
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000145a8  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008ac  08014768  08014768  00024768  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015014  08015014  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08015014  08015014  00025014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801501c  0801501c  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801501c  0801501c  0002501c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015024  08015024  00025024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08015028  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ec8  200001dc  08015204  000301dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200050a4  08015204  000350a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c765  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006031  00000000  00000000  0005c971  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001e90  00000000  00000000  000629a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001c00  00000000  00000000  00064838  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00034ab7  00000000  00000000  00066438  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001ff4a  00000000  00000000  0009aeef  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010c6e8  00000000  00000000  000bae39  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c7521  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009408  00000000  00000000  001c759c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08014750 	.word	0x08014750

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	08014750 	.word	0x08014750

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f004 fe20 	bl	8005c1c <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20002c54 	.word	0x20002c54

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f004 fe08 	bl	8005c1c <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20002c54 	.word	0x20002c54

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f004 fc91 	bl	8005948 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f003 f9f8 	bl	800441c <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f003 f9f2 	bl	800441c <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f003 f9ec 	bl	800441c <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f003 f9e6 	bl	800441c <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f003 f9e0 	bl	800441c <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f003 f9da 	bl	800441c <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f003 f9d4 	bl	800441c <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f003 f9ce 	bl	800441c <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f003 f9c8 	bl	800441c <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f003 f9c2 	bl	800441c <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f003 f9b6 	bl	800441c <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f003 f9b0 	bl	800441c <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f010 fa95 	bl	8011658 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:
#include "G_variables.h"

#define MAX_ENCODER_CNT 65535
#define CNT_OFFSET 32768

Encoder::Encoder() : cnt_l_(CNT_OFFSET), cnt_r_(CNT_OFFSET){}
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001162:	801a      	strh	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800116a:	805a      	strh	r2, [r3, #2]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4618      	mov	r0, r3
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
	...

0800117c <_ZN7Encoder4initEv>:

void Encoder::init()
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8001184:	213c      	movs	r1, #60	; 0x3c
 8001186:	4809      	ldr	r0, [pc, #36]	; (80011ac <_ZN7Encoder4initEv+0x30>)
 8001188:	f008 fbe0 	bl	800994c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 800118c:	213c      	movs	r1, #60	; 0x3c
 800118e:	4808      	ldr	r0, [pc, #32]	; (80011b0 <_ZN7Encoder4initEv+0x34>)
 8001190:	f008 fbdc 	bl	800994c <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 8001194:	4b07      	ldr	r3, [pc, #28]	; (80011b4 <_ZN7Encoder4initEv+0x38>)
 8001196:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800119a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <_ZN7Encoder4initEv+0x3c>)
 800119e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011a2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011a4:	bf00      	nop
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20002e80 	.word	0x20002e80
 80011b0:	20002b8c 	.word	0x20002b8c
 80011b4:	40010000 	.word	0x40010000
 80011b8:	40010400 	.word	0x40010400

080011bc <_ZN7Encoder9updateCntEv>:

void Encoder::updateCnt()
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	cnt_l_ = TIM1 -> CNT;
 80011c4:	4b07      	ldr	r3, [pc, #28]	; (80011e4 <_ZN7Encoder9updateCntEv+0x28>)
 80011c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	801a      	strh	r2, [r3, #0]
	cnt_r_ = TIM8 -> CNT;
 80011ce:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <_ZN7Encoder9updateCntEv+0x2c>)
 80011d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d2:	b29a      	uxth	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	805a      	strh	r2, [r3, #2]
}
 80011d8:	bf00      	nop
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	40010000 	.word	0x40010000
 80011e8:	40010400 	.word	0x40010400

080011ec <_ZN7Encoder6getCntERsS0_>:

void Encoder::getCnt(int16_t &cnt_l, int16_t &cnt_r)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
	cnt_l = CNT_OFFSET - cnt_l_;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	881a      	ldrh	r2, [r3, #0]
 80011fc:	4b09      	ldr	r3, [pc, #36]	; (8001224 <_ZN7Encoder6getCntERsS0_+0x38>)
 80011fe:	1a9b      	subs	r3, r3, r2
 8001200:	b29b      	uxth	r3, r3
 8001202:	b21a      	sxth	r2, r3
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	801a      	strh	r2, [r3, #0]
	cnt_r = cnt_r_ - CNT_OFFSET;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	885b      	ldrh	r3, [r3, #2]
 800120c:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8001210:	b29b      	uxth	r3, r3
 8001212:	b21a      	sxth	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	801a      	strh	r2, [r3, #0]
}
 8001218:	bf00      	nop
 800121a:	3714      	adds	r7, #20
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	ffff8000 	.word	0xffff8000

08001228 <_ZN7Encoder8clearCntEv>:

void Encoder::clearCnt()
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2200      	movs	r2, #0
 8001234:	801a      	strh	r2, [r3, #0]
	cnt_r_ = 0;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	805a      	strh	r2, [r3, #2]
	TIM1 -> CNT = CNT_OFFSET;
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <_ZN7Encoder8clearCntEv+0x30>)
 800123e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001242:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 8001244:	4b05      	ldr	r3, [pc, #20]	; (800125c <_ZN7Encoder8clearCntEv+0x34>)
 8001246:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800124a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	40010000 	.word	0x40010000
 800125c:	40010400 	.word	0x40010400

08001260 <sd_write_array_int>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_int(char *p_folder_name, char *p_file_name, short size, int *data, char state){
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	603b      	str	r3, [r7, #0]
 800126c:	4613      	mov	r3, r2
 800126e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001274:	68b9      	ldr	r1, [r7, #8]
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f000 f8cc 	bl	8001414 <create_path>

	if(state == OVER_WRITE){
 800127c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d108      	bne.n	8001296 <sd_write_array_int+0x36>
		f_chdir(dirpath);
 8001284:	481e      	ldr	r0, [pc, #120]	; (8001300 <sd_write_array_int+0xa0>)
 8001286:	f00d fdbc 	bl	800ee02 <f_chdir>
		f_unlink(filepath);	//
 800128a:	481e      	ldr	r0, [pc, #120]	; (8001304 <sd_write_array_int+0xa4>)
 800128c:	f00e f827 	bl	800f2de <f_unlink>
		f_chdir("..");
 8001290:	481d      	ldr	r0, [pc, #116]	; (8001308 <sd_write_array_int+0xa8>)
 8001292:	f00d fdb6 	bl	800ee02 <f_chdir>
	}

	fopen_folder_and_file();	//
 8001296:	f000 f8d3 	bl	8001440 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800129a:	2300      	movs	r3, #0
 800129c:	82fb      	strh	r3, [r7, #22]
 800129e:	e021      	b.n	80012e4 <sd_write_array_int+0x84>
		snprintf(buffer, BUFF_SIZE, "%d\n", *(data + i));	//floatstring
 80012a0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	683a      	ldr	r2, [r7, #0]
 80012a8:	4413      	add	r3, r2
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a17      	ldr	r2, [pc, #92]	; (800130c <sd_write_array_int+0xac>)
 80012ae:	2180      	movs	r1, #128	; 0x80
 80012b0:	4817      	ldr	r0, [pc, #92]	; (8001310 <sd_write_array_int+0xb0>)
 80012b2:	f00f fa41 	bl	8010738 <sniprintf>
		}
		else{
			f_lseek(&fil, 0);	//
		}
*/
		f_lseek(&fil, f_size(&fil));	//
 80012b6:	4b17      	ldr	r3, [pc, #92]	; (8001314 <sd_write_array_int+0xb4>)
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	4619      	mov	r1, r3
 80012bc:	4815      	ldr	r0, [pc, #84]	; (8001314 <sd_write_array_int+0xb4>)
 80012be:	f00d fdea 	bl	800ee96 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//
 80012c2:	4813      	ldr	r0, [pc, #76]	; (8001310 <sd_write_array_int+0xb0>)
 80012c4:	f7fe ff9c 	bl	8000200 <strlen>
 80012c8:	4602      	mov	r2, r0
 80012ca:	4b13      	ldr	r3, [pc, #76]	; (8001318 <sd_write_array_int+0xb8>)
 80012cc:	4910      	ldr	r1, [pc, #64]	; (8001310 <sd_write_array_int+0xb0>)
 80012ce:	4811      	ldr	r0, [pc, #68]	; (8001314 <sd_write_array_int+0xb4>)
 80012d0:	f00d fb5b 	bl	800e98a <f_write>

		bufclear();	//
 80012d4:	f000 f8ce 	bl	8001474 <bufclear>
	for(short i = 0 ; i < size; i++){
 80012d8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012dc:	b29b      	uxth	r3, r3
 80012de:	3301      	adds	r3, #1
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	82fb      	strh	r3, [r7, #22]
 80012e4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80012e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	dbd7      	blt.n	80012a0 <sd_write_array_int+0x40>
	}

	f_close(&fil);	//
 80012f0:	4808      	ldr	r0, [pc, #32]	; (8001314 <sd_write_array_int+0xb4>)
 80012f2:	f00d fd5c 	bl	800edae <f_close>

	return ret;
 80012f6:	7d7b      	ldrb	r3, [r7, #21]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20001904 	.word	0x20001904
 8001304:	200007c0 	.word	0x200007c0
 8001308:	08014770 	.word	0x08014770
 800130c:	08014774 	.word	0x08014774
 8001310:	20001a04 	.word	0x20001a04
 8001314:	20001a94 	.word	0x20001a94
 8001318:	20001a84 	.word	0x20001a84

0800131c <sd_read_array_int>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_int(char *p_folder_name, char *p_file_name, short size, int *data){
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	603b      	str	r3, [r7, #0]
 8001328:	4613      	mov	r3, r2
 800132a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001334:	68b9      	ldr	r1, [r7, #8]
 8001336:	68f8      	ldr	r0, [r7, #12]
 8001338:	f000 f86c 	bl	8001414 <create_path>
	fopen_folder_and_file();	//
 800133c:	f000 f880 	bl	8001440 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001340:	e019      	b.n	8001376 <sd_read_array_int+0x5a>
		sscanf(buffer, "%d", data + i);
 8001342:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	683a      	ldr	r2, [r7, #0]
 800134a:	4413      	add	r3, r2
 800134c:	461a      	mov	r2, r3
 800134e:	4913      	ldr	r1, [pc, #76]	; (800139c <sd_read_array_int+0x80>)
 8001350:	4813      	ldr	r0, [pc, #76]	; (80013a0 <sd_read_array_int+0x84>)
 8001352:	f00f fa45 	bl	80107e0 <siscanf>
		i++;
 8001356:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800135a:	b29b      	uxth	r3, r3
 800135c:	3301      	adds	r3, #1
 800135e:	b29b      	uxth	r3, r3
 8001360:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001362:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001366:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800136a:	429a      	cmp	r2, r3
 800136c:	db03      	blt.n	8001376 <sd_read_array_int+0x5a>
 800136e:	88fb      	ldrh	r3, [r7, #6]
 8001370:	3b01      	subs	r3, #1
 8001372:	b29b      	uxth	r3, r3
 8001374:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001376:	4a0b      	ldr	r2, [pc, #44]	; (80013a4 <sd_read_array_int+0x88>)
 8001378:	2180      	movs	r1, #128	; 0x80
 800137a:	4809      	ldr	r0, [pc, #36]	; (80013a0 <sd_read_array_int+0x84>)
 800137c:	f00e f98a 	bl	800f694 <f_gets>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1dd      	bne.n	8001342 <sd_read_array_int+0x26>

	}

	bufclear();	//
 8001386:	f000 f875 	bl	8001474 <bufclear>

	f_close(&fil);	//
 800138a:	4806      	ldr	r0, [pc, #24]	; (80013a4 <sd_read_array_int+0x88>)
 800138c:	f00d fd0f 	bl	800edae <f_close>

	return ret;
 8001390:	7d7b      	ldrb	r3, [r7, #21]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	08014778 	.word	0x08014778
 80013a0:	20001a04 	.word	0x20001a04
 80013a4:	20001a94 	.word	0x20001a94

080013a8 <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 80013b2:	2201      	movs	r2, #1
 80013b4:	4908      	ldr	r1, [pc, #32]	; (80013d8 <sd_mount+0x30>)
 80013b6:	4809      	ldr	r0, [pc, #36]	; (80013dc <sd_mount+0x34>)
 80013b8:	f00c ff76 	bl	800e2a8 <f_mount>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d102      	bne.n	80013c8 <sd_mount+0x20>
 80013c2:	2301      	movs	r3, #1
 80013c4:	71fb      	strb	r3, [r7, #7]
 80013c6:	e001      	b.n	80013cc <sd_mount+0x24>
	else ret = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	71fb      	strb	r3, [r7, #7]

	return ret;
 80013cc:	79fb      	ldrb	r3, [r7, #7]
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	0801477c 	.word	0x0801477c
 80013dc:	200008c0 	.word	0x200008c0

080013e0 <sd_unmount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_unmount(){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	71fb      	strb	r3, [r7, #7]

	if(f_mount(NULL, "", 1) == FR_OK) ret = 1;
 80013ea:	2201      	movs	r2, #1
 80013ec:	4908      	ldr	r1, [pc, #32]	; (8001410 <sd_unmount+0x30>)
 80013ee:	2000      	movs	r0, #0
 80013f0:	f00c ff5a 	bl	800e2a8 <f_mount>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d102      	bne.n	8001400 <sd_unmount+0x20>
 80013fa:	2301      	movs	r3, #1
 80013fc:	71fb      	strb	r3, [r7, #7]
 80013fe:	e001      	b.n	8001404 <sd_unmount+0x24>
	else ret = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	71fb      	strb	r3, [r7, #7]

	return ret;
 8001404:	79fb      	ldrb	r3, [r7, #7]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	0801477c 	.word	0x0801477c

08001414 <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char *p_folder_name, char *p_file_name){
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	4805      	ldr	r0, [pc, #20]	; (8001438 <create_path+0x24>)
 8001422:	f00f fa4c 	bl	80108be <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001426:	6839      	ldr	r1, [r7, #0]
 8001428:	4804      	ldr	r0, [pc, #16]	; (800143c <create_path+0x28>)
 800142a:	f00f fa48 	bl	80108be <strcpy>

}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20001904 	.word	0x20001904
 800143c:	200007c0 	.word	0x200007c0

08001440 <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001444:	4807      	ldr	r0, [pc, #28]	; (8001464 <fopen_folder_and_file+0x24>)
 8001446:	f00e f80b 	bl	800f460 <f_mkdir>

	f_chdir(dirpath);
 800144a:	4806      	ldr	r0, [pc, #24]	; (8001464 <fopen_folder_and_file+0x24>)
 800144c:	f00d fcd9 	bl	800ee02 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001450:	2213      	movs	r2, #19
 8001452:	4905      	ldr	r1, [pc, #20]	; (8001468 <fopen_folder_and_file+0x28>)
 8001454:	4805      	ldr	r0, [pc, #20]	; (800146c <fopen_folder_and_file+0x2c>)
 8001456:	f00c ff6d 	bl	800e334 <f_open>

	f_chdir("..");
 800145a:	4805      	ldr	r0, [pc, #20]	; (8001470 <fopen_folder_and_file+0x30>)
 800145c:	f00d fcd1 	bl	800ee02 <f_chdir>


}
 8001460:	bf00      	nop
 8001462:	bd80      	pop	{r7, pc}
 8001464:	20001904 	.word	0x20001904
 8001468:	200007c0 	.word	0x200007c0
 800146c:	20001a94 	.word	0x20001a94
 8001470:	08014770 	.word	0x08014770

08001474 <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 800147a:	2300      	movs	r3, #0
 800147c:	607b      	str	r3, [r7, #4]
 800147e:	e007      	b.n	8001490 <bufclear+0x1c>
		buffer[i] = '\0';
 8001480:	4a08      	ldr	r2, [pc, #32]	; (80014a4 <bufclear+0x30>)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4413      	add	r3, r2
 8001486:	2200      	movs	r2, #0
 8001488:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	3301      	adds	r3, #1
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b7f      	cmp	r3, #127	; 0x7f
 8001494:	ddf4      	ble.n	8001480 <bufclear+0xc>
	}
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	20001a04 	.word	0x20001a04

080014a8 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80014bc:	2200      	movs	r2, #0
 80014be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014c2:	480e      	ldr	r0, [pc, #56]	; (80014fc <read_byte+0x54>)
 80014c4:	f004 fa40 	bl	8005948 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80014c8:	f107 010f 	add.w	r1, r7, #15
 80014cc:	2364      	movs	r3, #100	; 0x64
 80014ce:	2201      	movs	r2, #1
 80014d0:	480b      	ldr	r0, [pc, #44]	; (8001500 <read_byte+0x58>)
 80014d2:	f007 fc01 	bl	8008cd8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 80014d6:	f107 010e 	add.w	r1, r7, #14
 80014da:	2364      	movs	r3, #100	; 0x64
 80014dc:	2201      	movs	r2, #1
 80014de:	4808      	ldr	r0, [pc, #32]	; (8001500 <read_byte+0x58>)
 80014e0:	f007 fd2e 	bl	8008f40 <HAL_SPI_Receive>
	CS_SET;
 80014e4:	2201      	movs	r2, #1
 80014e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014ea:	4804      	ldr	r0, [pc, #16]	; (80014fc <read_byte+0x54>)
 80014ec:	f004 fa2c 	bl	8005948 <HAL_GPIO_WritePin>

	return val;
 80014f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3710      	adds	r7, #16
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40020400 	.word	0x40020400
 8001500:	20002b34 	.word	0x20002b34

08001504 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	460a      	mov	r2, r1
 800150e:	71fb      	strb	r3, [r7, #7]
 8001510:	4613      	mov	r3, r2
 8001512:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800151a:	b2db      	uxtb	r3, r3
 800151c:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800151e:	2200      	movs	r2, #0
 8001520:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001524:	480c      	ldr	r0, [pc, #48]	; (8001558 <write_byte+0x54>)
 8001526:	f004 fa0f 	bl	8005948 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 800152a:	f107 010f 	add.w	r1, r7, #15
 800152e:	2364      	movs	r3, #100	; 0x64
 8001530:	2201      	movs	r2, #1
 8001532:	480a      	ldr	r0, [pc, #40]	; (800155c <write_byte+0x58>)
 8001534:	f007 fbd0 	bl	8008cd8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001538:	1db9      	adds	r1, r7, #6
 800153a:	2364      	movs	r3, #100	; 0x64
 800153c:	2201      	movs	r2, #1
 800153e:	4807      	ldr	r0, [pc, #28]	; (800155c <write_byte+0x58>)
 8001540:	f007 fbca 	bl	8008cd8 <HAL_SPI_Transmit>
	CS_SET;
 8001544:	2201      	movs	r2, #1
 8001546:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800154a:	4803      	ldr	r0, [pc, #12]	; (8001558 <write_byte+0x54>)
 800154c:	f004 f9fc 	bl	8005948 <HAL_GPIO_WritePin>
}
 8001550:	bf00      	nop
 8001552:	3710      	adds	r7, #16
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40020400 	.word	0x40020400
 800155c:	20002b34 	.word	0x20002b34

08001560 <IMU_init>:

uint16_t IMU_init() {
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 800156a:	2000      	movs	r0, #0
 800156c:	f7ff ff9c 	bl	80014a8 <read_byte>
 8001570:	4603      	mov	r3, r0
 8001572:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001574:	797b      	ldrb	r3, [r7, #5]
 8001576:	2be0      	cmp	r3, #224	; 0xe0
 8001578:	d119      	bne.n	80015ae <IMU_init+0x4e>
		ret = 1;
 800157a:	2301      	movs	r3, #1
 800157c:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800157e:	2101      	movs	r1, #1
 8001580:	2006      	movs	r0, #6
 8001582:	f7ff ffbf 	bl	8001504 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 8001586:	2110      	movs	r1, #16
 8001588:	2003      	movs	r0, #3
 800158a:	f7ff ffbb 	bl	8001504 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800158e:	2120      	movs	r1, #32
 8001590:	207f      	movs	r0, #127	; 0x7f
 8001592:	f7ff ffb7 	bl	8001504 <write_byte>
		write_byte(0x01,0x06);	//2000dps
 8001596:	2106      	movs	r1, #6
 8001598:	2001      	movs	r0, #1
 800159a:	f7ff ffb3 	bl	8001504 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 800159e:	2106      	movs	r1, #6
 80015a0:	2014      	movs	r0, #20
 80015a2:	f7ff ffaf 	bl	8001504 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 80015a6:	2100      	movs	r1, #0
 80015a8:	207f      	movs	r0, #127	; 0x7f
 80015aa:	f7ff ffab 	bl	8001504 <write_byte>
	}
	return ret;
 80015ae:	88fb      	ldrh	r3, [r7, #6]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <read_gyro_data>:

void read_gyro_data() {
 80015b8:	b598      	push	{r3, r4, r7, lr}
 80015ba:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 80015bc:	2033      	movs	r0, #51	; 0x33
 80015be:	f7ff ff73 	bl	80014a8 <read_byte>
 80015c2:	4603      	mov	r3, r0
 80015c4:	021b      	lsls	r3, r3, #8
 80015c6:	b21c      	sxth	r4, r3
 80015c8:	2034      	movs	r0, #52	; 0x34
 80015ca:	f7ff ff6d 	bl	80014a8 <read_byte>
 80015ce:	4603      	mov	r3, r0
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	4323      	orrs	r3, r4
 80015d4:	b21a      	sxth	r2, r3
 80015d6:	4b11      	ldr	r3, [pc, #68]	; (800161c <read_gyro_data+0x64>)
 80015d8:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 80015da:	2035      	movs	r0, #53	; 0x35
 80015dc:	f7ff ff64 	bl	80014a8 <read_byte>
 80015e0:	4603      	mov	r3, r0
 80015e2:	021b      	lsls	r3, r3, #8
 80015e4:	b21c      	sxth	r4, r3
 80015e6:	2036      	movs	r0, #54	; 0x36
 80015e8:	f7ff ff5e 	bl	80014a8 <read_byte>
 80015ec:	4603      	mov	r3, r0
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	4323      	orrs	r3, r4
 80015f2:	b21a      	sxth	r2, r3
 80015f4:	4b0a      	ldr	r3, [pc, #40]	; (8001620 <read_gyro_data+0x68>)
 80015f6:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 80015f8:	2037      	movs	r0, #55	; 0x37
 80015fa:	f7ff ff55 	bl	80014a8 <read_byte>
 80015fe:	4603      	mov	r3, r0
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	b21c      	sxth	r4, r3
 8001604:	2038      	movs	r0, #56	; 0x38
 8001606:	f7ff ff4f 	bl	80014a8 <read_byte>
 800160a:	4603      	mov	r3, r0
 800160c:	b21b      	sxth	r3, r3
 800160e:	4323      	orrs	r3, r4
 8001610:	b21a      	sxth	r2, r3
 8001612:	4b04      	ldr	r3, [pc, #16]	; (8001624 <read_gyro_data+0x6c>)
 8001614:	801a      	strh	r2, [r3, #0]
}
 8001616:	bf00      	nop
 8001618:	bd98      	pop	{r3, r4, r7, pc}
 800161a:	bf00      	nop
 800161c:	20002acc 	.word	0x20002acc
 8001620:	20002aca 	.word	0x20002aca
 8001624:	20002ac4 	.word	0x20002ac4

08001628 <read_accel_data>:

void read_accel_data() {
 8001628:	b598      	push	{r3, r4, r7, lr}
 800162a:	af00      	add	r7, sp, #0
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
 800162c:	202d      	movs	r0, #45	; 0x2d
 800162e:	f7ff ff3b 	bl	80014a8 <read_byte>
 8001632:	4603      	mov	r3, r0
 8001634:	021b      	lsls	r3, r3, #8
 8001636:	b21c      	sxth	r4, r3
 8001638:	202e      	movs	r0, #46	; 0x2e
 800163a:	f7ff ff35 	bl	80014a8 <read_byte>
 800163e:	4603      	mov	r3, r0
 8001640:	b21b      	sxth	r3, r3
 8001642:	4323      	orrs	r3, r4
 8001644:	b21a      	sxth	r2, r3
 8001646:	4b11      	ldr	r3, [pc, #68]	; (800168c <read_accel_data+0x64>)
 8001648:	801a      	strh	r2, [r3, #0]
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
 800164a:	202f      	movs	r0, #47	; 0x2f
 800164c:	f7ff ff2c 	bl	80014a8 <read_byte>
 8001650:	4603      	mov	r3, r0
 8001652:	021b      	lsls	r3, r3, #8
 8001654:	b21c      	sxth	r4, r3
 8001656:	2030      	movs	r0, #48	; 0x30
 8001658:	f7ff ff26 	bl	80014a8 <read_byte>
 800165c:	4603      	mov	r3, r0
 800165e:	b21b      	sxth	r3, r3
 8001660:	4323      	orrs	r3, r4
 8001662:	b21a      	sxth	r2, r3
 8001664:	4b0a      	ldr	r3, [pc, #40]	; (8001690 <read_accel_data+0x68>)
 8001666:	801a      	strh	r2, [r3, #0]
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
 8001668:	2031      	movs	r0, #49	; 0x31
 800166a:	f7ff ff1d 	bl	80014a8 <read_byte>
 800166e:	4603      	mov	r3, r0
 8001670:	021b      	lsls	r3, r3, #8
 8001672:	b21c      	sxth	r4, r3
 8001674:	2032      	movs	r0, #50	; 0x32
 8001676:	f7ff ff17 	bl	80014a8 <read_byte>
 800167a:	4603      	mov	r3, r0
 800167c:	b21b      	sxth	r3, r3
 800167e:	4323      	orrs	r3, r4
 8001680:	b21a      	sxth	r2, r3
 8001682:	4b04      	ldr	r3, [pc, #16]	; (8001694 <read_accel_data+0x6c>)
 8001684:	801a      	strh	r2, [r3, #0]
}
 8001686:	bf00      	nop
 8001688:	bd98      	pop	{r3, r4, r7, pc}
 800168a:	bf00      	nop
 800168c:	20002ac8 	.word	0x20002ac8
 8001690:	20002ace 	.word	0x20002ace
 8001694:	20002ac6 	.word	0x20002ac6

08001698 <INA260_read>:

#include "INA260.h"

#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte) {
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af02      	add	r7, sp, #8
 800169e:	4603      	mov	r3, r0
 80016a0:	71fb      	strb	r3, [r7, #7]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2,SLAVEADRESS1,&pointer_byte,1,100);
 80016a2:	1dfa      	adds	r2, r7, #7
 80016a4:	2364      	movs	r3, #100	; 0x64
 80016a6:	9300      	str	r3, [sp, #0]
 80016a8:	2301      	movs	r3, #1
 80016aa:	2188      	movs	r1, #136	; 0x88
 80016ac:	480c      	ldr	r0, [pc, #48]	; (80016e0 <INA260_read+0x48>)
 80016ae:	f004 fab5 	bl	8005c1c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2,SLAVEADRESS1,Rxdata,2,100);
 80016b2:	f107 020c 	add.w	r2, r7, #12
 80016b6:	2364      	movs	r3, #100	; 0x64
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	2302      	movs	r3, #2
 80016bc:	2188      	movs	r1, #136	; 0x88
 80016be:	4808      	ldr	r0, [pc, #32]	; (80016e0 <INA260_read+0x48>)
 80016c0:	f004 fbaa 	bl	8005e18 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 80016c4:	7b3b      	ldrb	r3, [r7, #12]
 80016c6:	021b      	lsls	r3, r3, #8
 80016c8:	b21a      	sxth	r2, r3
 80016ca:	7b7b      	ldrb	r3, [r7, #13]
 80016cc:	b21b      	sxth	r3, r3
 80016ce:	4313      	orrs	r3, r2
 80016d0:	b21b      	sxth	r3, r3
 80016d2:	81fb      	strh	r3, [r7, #14]
	return val;
 80016d4:	89fb      	ldrh	r3, [r7, #14]
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20002ce8 	.word	0x20002ce8

080016e4 <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte) {
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af02      	add	r7, sp, #8
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
 80016ee:	460b      	mov	r3, r1
 80016f0:	71bb      	strb	r3, [r7, #6]
 80016f2:	4613      	mov	r3, r2
 80016f4:	717b      	strb	r3, [r7, #5]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	733b      	strb	r3, [r7, #12]
 80016fa:	79bb      	ldrb	r3, [r7, #6]
 80016fc:	737b      	strb	r3, [r7, #13]
 80016fe:	797b      	ldrb	r3, [r7, #5]
 8001700:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2,SLAVEADRESS1,Txcmd,3,100);
 8001702:	f107 020c 	add.w	r2, r7, #12
 8001706:	2364      	movs	r3, #100	; 0x64
 8001708:	9300      	str	r3, [sp, #0]
 800170a:	2303      	movs	r3, #3
 800170c:	2188      	movs	r1, #136	; 0x88
 800170e:	4803      	ldr	r0, [pc, #12]	; (800171c <INA260_write+0x38>)
 8001710:	f004 fa84 	bl	8005c1c <HAL_I2C_Master_Transmit>
}
 8001714:	bf00      	nop
 8001716:	3710      	adds	r7, #16
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20002ce8 	.word	0x20002ce8

08001720 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte) {
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	460a      	mov	r2, r1
 800172a:	71fb      	strb	r3, [r7, #7]
 800172c:	4613      	mov	r3, r2
 800172e:	71bb      	strb	r3, [r7, #6]
	INA260_write(0x00 , msbyte , lsbyte);
 8001730:	79ba      	ldrb	r2, [r7, #6]
 8001732:	79fb      	ldrb	r3, [r7, #7]
 8001734:	4619      	mov	r1, r3
 8001736:	2000      	movs	r0, #0
 8001738:	f7ff ffd4 	bl	80016e4 <INA260_write>
}
 800173c:	bf00      	nop
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}

08001744 <INA260_init>:

void INA260_init() {
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
	setConfig(0x00,0xDF);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001748:	21df      	movs	r1, #223	; 0xdf
 800174a:	2000      	movs	r0, #0
 800174c:	f7ff ffe8 	bl	8001720 <setConfig>
}
 8001750:	bf00      	nop
 8001752:	bd80      	pop	{r7, pc}

08001754 <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
{

}
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	4618      	mov	r0, r3
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
	...

0800176c <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	460b      	mov	r3, r1
 8001776:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8001778:	78fb      	ldrb	r3, [r7, #3]
 800177a:	2b52      	cmp	r3, #82	; 0x52
 800177c:	d112      	bne.n	80017a4 <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800177e:	2200      	movs	r2, #0
 8001780:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001784:	4856      	ldr	r0, [pc, #344]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 8001786:	f004 f8df 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800178a:	2201      	movs	r2, #1
 800178c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001790:	4853      	ldr	r0, [pc, #332]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 8001792:	f004 f8d9 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001796:	2201      	movs	r2, #1
 8001798:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800179c:	4850      	ldr	r0, [pc, #320]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 800179e:	f004 f8d3 	bl	8005948 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 80017a2:	e098      	b.n	80018d6 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 80017a4:	78fb      	ldrb	r3, [r7, #3]
 80017a6:	2b47      	cmp	r3, #71	; 0x47
 80017a8:	d112      	bne.n	80017d0 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80017aa:	2201      	movs	r2, #1
 80017ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017b0:	484b      	ldr	r0, [pc, #300]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 80017b2:	f004 f8c9 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80017b6:	2200      	movs	r2, #0
 80017b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017bc:	4848      	ldr	r0, [pc, #288]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 80017be:	f004 f8c3 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80017c2:	2201      	movs	r2, #1
 80017c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017c8:	4845      	ldr	r0, [pc, #276]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 80017ca:	f004 f8bd 	bl	8005948 <HAL_GPIO_WritePin>
}
 80017ce:	e082      	b.n	80018d6 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 80017d0:	78fb      	ldrb	r3, [r7, #3]
 80017d2:	2b42      	cmp	r3, #66	; 0x42
 80017d4:	d112      	bne.n	80017fc <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80017d6:	2201      	movs	r2, #1
 80017d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017dc:	4840      	ldr	r0, [pc, #256]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 80017de:	f004 f8b3 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80017e2:	2201      	movs	r2, #1
 80017e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017e8:	483d      	ldr	r0, [pc, #244]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 80017ea:	f004 f8ad 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80017ee:	2200      	movs	r2, #0
 80017f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017f4:	483a      	ldr	r0, [pc, #232]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 80017f6:	f004 f8a7 	bl	8005948 <HAL_GPIO_WritePin>
}
 80017fa:	e06c      	b.n	80018d6 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 80017fc:	78fb      	ldrb	r3, [r7, #3]
 80017fe:	2b43      	cmp	r3, #67	; 0x43
 8001800:	d112      	bne.n	8001828 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001802:	2201      	movs	r2, #1
 8001804:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001808:	4835      	ldr	r0, [pc, #212]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 800180a:	f004 f89d 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800180e:	2200      	movs	r2, #0
 8001810:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001814:	4832      	ldr	r0, [pc, #200]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 8001816:	f004 f897 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800181a:	2200      	movs	r2, #0
 800181c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001820:	482f      	ldr	r0, [pc, #188]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 8001822:	f004 f891 	bl	8005948 <HAL_GPIO_WritePin>
}
 8001826:	e056      	b.n	80018d6 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8001828:	78fb      	ldrb	r3, [r7, #3]
 800182a:	2b4d      	cmp	r3, #77	; 0x4d
 800182c:	d112      	bne.n	8001854 <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800182e:	2200      	movs	r2, #0
 8001830:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001834:	482a      	ldr	r0, [pc, #168]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 8001836:	f004 f887 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800183a:	2201      	movs	r2, #1
 800183c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001840:	4827      	ldr	r0, [pc, #156]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 8001842:	f004 f881 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001846:	2200      	movs	r2, #0
 8001848:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800184c:	4824      	ldr	r0, [pc, #144]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 800184e:	f004 f87b 	bl	8005948 <HAL_GPIO_WritePin>
}
 8001852:	e040      	b.n	80018d6 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 8001854:	78fb      	ldrb	r3, [r7, #3]
 8001856:	2b59      	cmp	r3, #89	; 0x59
 8001858:	d112      	bne.n	8001880 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800185a:	2200      	movs	r2, #0
 800185c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001860:	481f      	ldr	r0, [pc, #124]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 8001862:	f004 f871 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001866:	2200      	movs	r2, #0
 8001868:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800186c:	481c      	ldr	r0, [pc, #112]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 800186e:	f004 f86b 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001872:	2201      	movs	r2, #1
 8001874:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001878:	4819      	ldr	r0, [pc, #100]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 800187a:	f004 f865 	bl	8005948 <HAL_GPIO_WritePin>
}
 800187e:	e02a      	b.n	80018d6 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8001880:	78fb      	ldrb	r3, [r7, #3]
 8001882:	2b57      	cmp	r3, #87	; 0x57
 8001884:	d112      	bne.n	80018ac <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001886:	2200      	movs	r2, #0
 8001888:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800188c:	4814      	ldr	r0, [pc, #80]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 800188e:	f004 f85b 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001892:	2200      	movs	r2, #0
 8001894:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001898:	4811      	ldr	r0, [pc, #68]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 800189a:	f004 f855 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800189e:	2200      	movs	r2, #0
 80018a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018a4:	480e      	ldr	r0, [pc, #56]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 80018a6:	f004 f84f 	bl	8005948 <HAL_GPIO_WritePin>
}
 80018aa:	e014      	b.n	80018d6 <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 80018ac:	78fb      	ldrb	r3, [r7, #3]
 80018ae:	2b7e      	cmp	r3, #126	; 0x7e
 80018b0:	d111      	bne.n	80018d6 <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80018b2:	2201      	movs	r2, #1
 80018b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018b8:	4809      	ldr	r0, [pc, #36]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 80018ba:	f004 f845 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80018be:	2201      	movs	r2, #1
 80018c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018c4:	4806      	ldr	r0, [pc, #24]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 80018c6:	f004 f83f 	bl	8005948 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80018ca:	2201      	movs	r2, #1
 80018cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018d0:	4803      	ldr	r0, [pc, #12]	; (80018e0 <_ZN3LED9fullColorEc+0x174>)
 80018d2:	f004 f839 	bl	8005948 <HAL_GPIO_WritePin>
}
 80018d6:	bf00      	nop
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	40020000 	.word	0x40020000

080018e4 <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	460b      	mov	r3, r1
 80018ee:	70fb      	strb	r3, [r7, #3]
 80018f0:	4613      	mov	r3, r2
 80018f2:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 80018f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d106      	bne.n	800190a <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80018fc:	2201      	movs	r2, #1
 80018fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001902:	4813      	ldr	r0, [pc, #76]	; (8001950 <_ZN3LED2LREaa+0x6c>)
 8001904:	f004 f820 	bl	8005948 <HAL_GPIO_WritePin>
 8001908:	e009      	b.n	800191e <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 800190a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d105      	bne.n	800191e <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001912:	2200      	movs	r2, #0
 8001914:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001918:	480d      	ldr	r0, [pc, #52]	; (8001950 <_ZN3LED2LREaa+0x6c>)
 800191a:	f004 f815 	bl	8005948 <HAL_GPIO_WritePin>

	if(r_status == 1)
 800191e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d106      	bne.n	8001934 <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001926:	2201      	movs	r2, #1
 8001928:	f44f 7100 	mov.w	r1, #512	; 0x200
 800192c:	4808      	ldr	r0, [pc, #32]	; (8001950 <_ZN3LED2LREaa+0x6c>)
 800192e:	f004 f80b 	bl	8005948 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 8001932:	e009      	b.n	8001948 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 8001934:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d105      	bne.n	8001948 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 800193c:	2200      	movs	r2, #0
 800193e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001942:	4803      	ldr	r0, [pc, #12]	; (8001950 <_ZN3LED2LREaa+0x6c>)
 8001944:	f004 f800 	bl	8005948 <HAL_GPIO_WritePin>
}
 8001948:	bf00      	nop
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40020000 	.word	0x40020000

08001954 <_ZN10LineSensorC1Ev>:
#include <LineSensor.hpp>
#include <algorithm>
#include "G_variables.h"
#include "Macro.h"

LineSensor::LineSensor()
 8001954:	b580      	push	{r7, lr}
 8001956:	b092      	sub	sp, #72	; 0x48
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff fef6 	bl	8001754 <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	637b      	str	r3, [r7, #52]	; 0x34
 800196c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800196e:	647b      	str	r3, [r7, #68]	; 0x44
 8001970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001972:	331c      	adds	r3, #28
 8001974:	633b      	str	r3, [r7, #48]	; 0x30
 8001976:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800197a:	429a      	cmp	r2, r3
 800197c:	d008      	beq.n	8001990 <_ZN10LineSensorC1Ev+0x3c>
 800197e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001980:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 8001982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001984:	2200      	movs	r2, #0
 8001986:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8001988:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800198a:	3302      	adds	r3, #2
 800198c:	647b      	str	r3, [r7, #68]	; 0x44
 800198e:	e7f2      	b.n	8001976 <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8001996:	62bb      	str	r3, [r7, #40]	; 0x28
 8001998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800199a:	643b      	str	r3, [r7, #64]	; 0x40
 800199c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800199e:	3338      	adds	r3, #56	; 0x38
 80019a0:	627b      	str	r3, [r7, #36]	; 0x24
 80019a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80019a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d009      	beq.n	80019be <_ZN10LineSensorC1Ev+0x6a>
 80019aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019ac:	623b      	str	r3, [r7, #32]
		s = 0;
 80019ae:	6a3b      	ldr	r3, [r7, #32]
 80019b0:	f04f 0200 	mov.w	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 80019b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019b8:	3304      	adds	r3, #4
 80019ba:	643b      	str	r3, [r7, #64]	; 0x40
 80019bc:	e7f1      	b.n	80019a2 <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80019c4:	61fb      	str	r3, [r7, #28]
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	3338      	adds	r3, #56	; 0x38
 80019ce:	61bb      	str	r3, [r7, #24]
 80019d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80019d2:	69bb      	ldr	r3, [r7, #24]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d009      	beq.n	80019ec <_ZN10LineSensorC1Ev+0x98>
 80019d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019da:	617b      	str	r3, [r7, #20]
		m = 0;
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	f04f 0200 	mov.w	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 80019e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019e6:	3304      	adds	r3, #4
 80019e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019ea:	e7f1      	b.n	80019d0 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 80019f2:	613b      	str	r3, [r7, #16]
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	3338      	adds	r3, #56	; 0x38
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d009      	beq.n	8001a1a <_ZN10LineSensorC1Ev+0xc6>
 8001a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a08:	60bb      	str	r3, [r7, #8]
		s = 1;
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001a10:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 8001a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a14:	3304      	adds	r3, #4
 8001a16:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a18:	e7f1      	b.n	80019fe <_ZN10LineSensorC1Ev+0xaa>
	}

}
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3748      	adds	r7, #72	; 0x48
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	220e      	movs	r2, #14
 8001a30:	4619      	mov	r1, r3
 8001a32:	4803      	ldr	r0, [pc, #12]	; (8001a40 <_ZN10LineSensor8ADCStartEv+0x1c>)
 8001a34:	f002 fd58 	bl	80044e8 <HAL_ADC_Start_DMA>
}
 8001a38:	bf00      	nop
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	20002c0c 	.word	0x20002c0c

08001a44 <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 8001a44:	b480      	push	{r7}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2b0d      	cmp	r3, #13
 8001a54:	dc2f      	bgt.n	8001ab6 <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	3392      	adds	r3, #146	; 0x92
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	4413      	add	r3, r2
 8001a60:	3304      	adds	r3, #4
 8001a62:	ed93 7a00 	vldr	s14, [r3]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	68fa      	ldr	r2, [r7, #12]
 8001a6a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001a6e:	ee07 3a90 	vmov	s15, r3
 8001a72:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	33a0      	adds	r3, #160	; 0xa0
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	4413      	add	r3, r2
 8001a80:	3304      	adds	r3, #4
 8001a82:	edd3 7a00 	vldr	s15, [r3]
 8001a86:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001a8a:	4b14      	ldr	r3, [pc, #80]	; (8001adc <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	4619      	mov	r1, r3
 8001a90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	460b      	mov	r3, r1
 8001a98:	00db      	lsls	r3, r3, #3
 8001a9a:	1a5b      	subs	r3, r3, r1
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	68f9      	ldr	r1, [r7, #12]
 8001aa0:	440b      	add	r3, r1
 8001aa2:	3306      	adds	r3, #6
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	4413      	add	r3, r2
 8001aa8:	3304      	adds	r3, #4
 8001aaa:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	e7cc      	b.n	8001a50 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 8001ab6:	4b09      	ldr	r3, [pc, #36]	; (8001adc <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	3301      	adds	r3, #1
 8001abc:	b2da      	uxtb	r2, r3
 8001abe:	4b07      	ldr	r3, [pc, #28]	; (8001adc <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001ac0:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 8001ac2:	4b06      	ldr	r3, [pc, #24]	; (8001adc <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	2b09      	cmp	r3, #9
 8001ac8:	d902      	bls.n	8001ad0 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 8001aca:	4b04      	ldr	r3, [pc, #16]	; (8001adc <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	701a      	strb	r2, [r3, #0]


}
 8001ad0:	bf00      	nop
 8001ad2:	3714      	adds	r7, #20
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	200001f8 	.word	0x200001f8

08001ae0 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8001ae0:	b490      	push	{r4, r7}
 8001ae2:	b08e      	sub	sp, #56	; 0x38
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
	float temp_val[10];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8001ae8:	2300      	movs	r3, #0
 8001aea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001aee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001af2:	2b0d      	cmp	r3, #13
 8001af4:	f200 8087 	bhi.w	8001c06 <_ZN10LineSensor18updateSensorValuesEv+0x126>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8001af8:	2300      	movs	r3, #0
 8001afa:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001afe:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001b02:	2b09      	cmp	r3, #9
 8001b04:	d81c      	bhi.n	8001b40 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 8001b06:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8001b0a:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 8001b0e:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	4613      	mov	r3, r2
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	1a9b      	subs	r3, r3, r2
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	4423      	add	r3, r4
 8001b1e:	3306      	adds	r3, #6
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	4403      	add	r3, r0
 8001b24:	3304      	adds	r3, #4
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	008b      	lsls	r3, r1, #2
 8001b2a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001b2e:	440b      	add	r3, r1
 8001b30:	3b30      	subs	r3, #48	; 0x30
 8001b32:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8001b34:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001b38:	3301      	adds	r3, #1
 8001b3a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001b3e:	e7de      	b.n	8001afe <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		//std::sort(temp_val, temp_val + AD_DATA_SIZE);
		// sort
		for(uint8_t i = 0; i < 10; i++){
 8001b40:	2300      	movs	r3, #0
 8001b42:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8001b46:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001b4a:	2b09      	cmp	r3, #9
 8001b4c:	d84d      	bhi.n	8001bea <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 8001b4e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001b52:	3301      	adds	r3, #1
 8001b54:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8001b58:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001b5c:	2b09      	cmp	r3, #9
 8001b5e:	d83e      	bhi.n	8001bde <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 8001b60:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001b6a:	4413      	add	r3, r2
 8001b6c:	3b30      	subs	r3, #48	; 0x30
 8001b6e:	ed93 7a00 	vldr	s14, [r3]
 8001b72:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001b7c:	4413      	add	r3, r2
 8001b7e:	3b30      	subs	r3, #48	; 0x30
 8001b80:	edd3 7a00 	vldr	s15, [r3]
 8001b84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b8c:	d521      	bpl.n	8001bd2 <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 8001b8e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001b98:	4413      	add	r3, r2
 8001b9a:	3b30      	subs	r3, #48	; 0x30
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8001ba0:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8001ba4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001ba8:	0092      	lsls	r2, r2, #2
 8001baa:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001bae:	440a      	add	r2, r1
 8001bb0:	3a30      	subs	r2, #48	; 0x30
 8001bb2:	6812      	ldr	r2, [r2, #0]
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001bba:	440b      	add	r3, r1
 8001bbc:	3b30      	subs	r3, #48	; 0x30
 8001bbe:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 8001bc0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001bca:	4413      	add	r3, r2
 8001bcc:	3b30      	subs	r3, #48	; 0x30
 8001bce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001bd0:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 8001bd2:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8001bdc:	e7bc      	b.n	8001b58 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 8001bde:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001be2:	3301      	adds	r3, #1
 8001be4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8001be8:	e7ad      	b.n	8001b46 <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = temp_val[5];
 8001bea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001bee:	69fa      	ldr	r2, [r7, #28]
 8001bf0:	6879      	ldr	r1, [r7, #4]
 8001bf2:	33b0      	adds	r3, #176	; 0xb0
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	440b      	add	r3, r1
 8001bf8:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8001bfa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001bfe:	3301      	adds	r3, #1
 8001c00:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001c04:	e773      	b.n	8001aee <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}
}
 8001c06:	bf00      	nop
 8001c08:	3738      	adds	r7, #56	; 0x38
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc90      	pop	{r4, r7}
 8001c0e:	4770      	bx	lr

08001c10 <_ZN9LineTraceC1EP5MotorP10LineSensor>:
 */

#include "LineTrace.hpp"
#include <stdio.h>

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor) : kp_(0), kd_(0), ki_(0), excution_flag_(false), normal_ratio_(0){
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	60b9      	str	r1, [r7, #8]
 8001c1a:	607a      	str	r2, [r7, #4]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f04f 0200 	mov.w	r2, #0
 8001c22:	60da      	str	r2, [r3, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f04f 0200 	mov.w	r2, #0
 8001c32:	615a      	str	r2, [r3, #20]
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2200      	movs	r2, #0
 8001c38:	761a      	strb	r2, [r3, #24]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	f04f 0200 	mov.w	r2, #0
 8001c40:	61da      	str	r2, [r3, #28]
	motor_ = motor;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	68ba      	ldr	r2, [r7, #8]
 8001c46:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	605a      	str	r2, [r3, #4]
}
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	4618      	mov	r0, r3
 8001c52:	3714      	adds	r7, #20
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <_ZN9LineTrace7setGainEfff>:
{

}

void LineTrace::setGain(float kp, float kd, float ki)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c68:	edc7 0a01 	vstr	s1, [r7, #4]
 8001c6c:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	68ba      	ldr	r2, [r7, #8]
 8001c74:	60da      	str	r2, [r3, #12]
	kd_ = kd;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	687a      	ldr	r2, [r7, #4]
 8001c7a:	611a      	str	r2, [r3, #16]
	ki_ = ki;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	683a      	ldr	r2, [r7, #0]
 8001c80:	615a      	str	r2, [r3, #20]

}
 8001c82:	bf00      	nop
 8001c84:	3714      	adds	r7, #20
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8001c8e:	b480      	push	{r7}
 8001c90:	b083      	sub	sp, #12
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	801a      	strh	r2, [r3, #0]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	805a      	strh	r2, [r3, #2]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <_ZN5Motor4initEv>:

void Motor::init()
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001cb8:	2108      	movs	r1, #8
 8001cba:	4805      	ldr	r0, [pc, #20]	; (8001cd0 <_ZN5Motor4initEv+0x20>)
 8001cbc:	f007 fd76 	bl	80097ac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001cc0:	210c      	movs	r1, #12
 8001cc2:	4803      	ldr	r0, [pc, #12]	; (8001cd0 <_ZN5Motor4initEv+0x20>)
 8001cc4:	f007 fd72 	bl	80097ac <HAL_TIM_PWM_Start>

}
 8001cc8:	bf00      	nop
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	20002bcc 	.word	0x20002bcc

08001cd4 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	da0d      	bge.n	8001d02 <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cec:	481f      	ldr	r0, [pc, #124]	; (8001d6c <_ZN5Motor9motorCtrlEv+0x98>)
 8001cee:	f003 fe2b 	bl	8005948 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cf8:	b29b      	uxth	r3, r3
 8001cfa:	425b      	negs	r3, r3
 8001cfc:	b29b      	uxth	r3, r3
 8001cfe:	81fb      	strh	r3, [r7, #14]
 8001d00:	e00a      	b.n	8001d18 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8001d02:	2201      	movs	r2, #1
 8001d04:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d08:	4818      	ldr	r0, [pc, #96]	; (8001d6c <_ZN5Motor9motorCtrlEv+0x98>)
 8001d0a:	f003 fe1d 	bl	8005948 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	da0d      	bge.n	8001d3e <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8001d22:	2201      	movs	r2, #1
 8001d24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d28:	4810      	ldr	r0, [pc, #64]	; (8001d6c <_ZN5Motor9motorCtrlEv+0x98>)
 8001d2a:	f003 fe0d 	bl	8005948 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	425b      	negs	r3, r3
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	81bb      	strh	r3, [r7, #12]
 8001d3c:	e00a      	b.n	8001d54 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d44:	4809      	ldr	r0, [pc, #36]	; (8001d6c <_ZN5Motor9motorCtrlEv+0x98>)
 8001d46:	f003 fdff 	bl	8005948 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8001d54:	89fa      	ldrh	r2, [r7, #14]
 8001d56:	4b06      	ldr	r3, [pc, #24]	; (8001d70 <_ZN5Motor9motorCtrlEv+0x9c>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8001d5c:	89ba      	ldrh	r2, [r7, #12]
 8001d5e:	4b04      	ldr	r3, [pc, #16]	; (8001d70 <_ZN5Motor9motorCtrlEv+0x9c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001d64:	bf00      	nop
 8001d66:	3710      	adds	r7, #16
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40020c00 	.word	0x40020c00
 8001d70:	20002bcc 	.word	0x20002bcc

08001d74 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8001d74:	b590      	push	{r4, r7, lr}
 8001d76:	b087      	sub	sp, #28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6178      	str	r0, [r7, #20]
 8001d7c:	ed87 0b02 	vstr	d0, [r7, #8]
 8001d80:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8001d84:	f04f 0200 	mov.w	r2, #0
 8001d88:	4b30      	ldr	r3, [pc, #192]	; (8001e4c <_ZN5Motor8setRatioEdd+0xd8>)
 8001d8a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d8e:	f7fe fedb 	bl	8000b48 <__aeabi_dcmpgt>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d005      	beq.n	8001da4 <_ZN5Motor8setRatioEdd+0x30>
 8001d98:	f04f 0300 	mov.w	r3, #0
 8001d9c:	4c2b      	ldr	r4, [pc, #172]	; (8001e4c <_ZN5Motor8setRatioEdd+0xd8>)
 8001d9e:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8001da2:	e00e      	b.n	8001dc2 <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	4b29      	ldr	r3, [pc, #164]	; (8001e50 <_ZN5Motor8setRatioEdd+0xdc>)
 8001daa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001dae:	f7fe fead 	bl	8000b0c <__aeabi_dcmplt>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d004      	beq.n	8001dc2 <_ZN5Motor8setRatioEdd+0x4e>
 8001db8:	f04f 0300 	mov.w	r3, #0
 8001dbc:	4c24      	ldr	r4, [pc, #144]	; (8001e50 <_ZN5Motor8setRatioEdd+0xdc>)
 8001dbe:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8001dc2:	f04f 0200 	mov.w	r2, #0
 8001dc6:	4b21      	ldr	r3, [pc, #132]	; (8001e4c <_ZN5Motor8setRatioEdd+0xd8>)
 8001dc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001dcc:	f7fe febc 	bl	8000b48 <__aeabi_dcmpgt>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d005      	beq.n	8001de2 <_ZN5Motor8setRatioEdd+0x6e>
 8001dd6:	f04f 0300 	mov.w	r3, #0
 8001dda:	4c1c      	ldr	r4, [pc, #112]	; (8001e4c <_ZN5Motor8setRatioEdd+0xd8>)
 8001ddc:	e9c7 3400 	strd	r3, r4, [r7]
 8001de0:	e00e      	b.n	8001e00 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8001de2:	f04f 0200 	mov.w	r2, #0
 8001de6:	4b1a      	ldr	r3, [pc, #104]	; (8001e50 <_ZN5Motor8setRatioEdd+0xdc>)
 8001de8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001dec:	f7fe fe8e 	bl	8000b0c <__aeabi_dcmplt>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d004      	beq.n	8001e00 <_ZN5Motor8setRatioEdd+0x8c>
 8001df6:	f04f 0300 	mov.w	r3, #0
 8001dfa:	4c15      	ldr	r4, [pc, #84]	; (8001e50 <_ZN5Motor8setRatioEdd+0xdc>)
 8001dfc:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8001e00:	f04f 0200 	mov.w	r2, #0
 8001e04:	4b13      	ldr	r3, [pc, #76]	; (8001e54 <_ZN5Motor8setRatioEdd+0xe0>)
 8001e06:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e0a:	f7fe fc0d 	bl	8000628 <__aeabi_dmul>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	460c      	mov	r4, r1
 8001e12:	4618      	mov	r0, r3
 8001e14:	4621      	mov	r1, r4
 8001e16:	f7fe feb7 	bl	8000b88 <__aeabi_d2iz>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	b21a      	sxth	r2, r3
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <_ZN5Motor8setRatioEdd+0xe0>)
 8001e28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e2c:	f7fe fbfc 	bl	8000628 <__aeabi_dmul>
 8001e30:	4603      	mov	r3, r0
 8001e32:	460c      	mov	r4, r1
 8001e34:	4618      	mov	r0, r3
 8001e36:	4621      	mov	r1, r4
 8001e38:	f7fe fea6 	bl	8000b88 <__aeabi_d2iz>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	b21a      	sxth	r2, r3
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	805a      	strh	r2, [r3, #2]

}
 8001e44:	bf00      	nop
 8001e46:	371c      	adds	r7, #28
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd90      	pop	{r4, r7, pc}
 8001e4c:	3ff00000 	.word	0x3ff00000
 8001e50:	bff00000 	.word	0xbff00000
 8001e54:	409c2000 	.word	0x409c2000

08001e58 <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8001e64:	2102      	movs	r1, #2
 8001e66:	4822      	ldr	r0, [pc, #136]	; (8001ef0 <_ZN12RotarySwitch8getValueEv+0x98>)
 8001e68:	f003 fd56 	bl	8005918 <HAL_GPIO_ReadPin>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	bf0c      	ite	eq
 8001e72:	2301      	moveq	r3, #1
 8001e74:	2300      	movne	r3, #0
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <_ZN12RotarySwitch8getValueEv+0x2c>
 8001e7c:	89fb      	ldrh	r3, [r7, #14]
 8001e7e:	f043 0301 	orr.w	r3, r3, #1
 8001e82:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 8001e84:	2108      	movs	r1, #8
 8001e86:	481a      	ldr	r0, [pc, #104]	; (8001ef0 <_ZN12RotarySwitch8getValueEv+0x98>)
 8001e88:	f003 fd46 	bl	8005918 <HAL_GPIO_ReadPin>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	bf0c      	ite	eq
 8001e92:	2301      	moveq	r3, #1
 8001e94:	2300      	movne	r3, #0
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <_ZN12RotarySwitch8getValueEv+0x4c>
 8001e9c:	89fb      	ldrh	r3, [r7, #14]
 8001e9e:	f043 0302 	orr.w	r3, r3, #2
 8001ea2:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 8001ea4:	2110      	movs	r1, #16
 8001ea6:	4812      	ldr	r0, [pc, #72]	; (8001ef0 <_ZN12RotarySwitch8getValueEv+0x98>)
 8001ea8:	f003 fd36 	bl	8005918 <HAL_GPIO_ReadPin>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	bf0c      	ite	eq
 8001eb2:	2301      	moveq	r3, #1
 8001eb4:	2300      	movne	r3, #0
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <_ZN12RotarySwitch8getValueEv+0x6c>
 8001ebc:	89fb      	ldrh	r3, [r7, #14]
 8001ebe:	f043 0304 	orr.w	r3, r3, #4
 8001ec2:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 8001ec4:	2180      	movs	r1, #128	; 0x80
 8001ec6:	480a      	ldr	r0, [pc, #40]	; (8001ef0 <_ZN12RotarySwitch8getValueEv+0x98>)
 8001ec8:	f003 fd26 	bl	8005918 <HAL_GPIO_ReadPin>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	bf0c      	ite	eq
 8001ed2:	2301      	moveq	r3, #1
 8001ed4:	2300      	movne	r3, #0
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d003      	beq.n	8001ee4 <_ZN12RotarySwitch8getValueEv+0x8c>
 8001edc:	89fb      	ldrh	r3, [r7, #14]
 8001ede:	f043 0308 	orr.w	r3, r3, #8
 8001ee2:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8001ee4:	89fb      	ldrh	r3, [r7, #14]

}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40020c00 	.word	0x40020c00

08001ef4 <_ZN10SideSensorC1Ev>:
 *      Author: under
 */

#include "SideSensor.hpp"

SideSensor::SideSensor()
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
{

}
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4618      	mov	r0, r3
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
	...

08001f0c <_ZN10SideSensor12updateStatusEt>:


void SideSensor::updateStatus(uint16_t gpio_pin)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	460b      	mov	r3, r1
 8001f16:	807b      	strh	r3, [r7, #2]
	static bool white_flag1 = false;
	static bool white_flag2 = false;

	if (gpio_pin == GPIO_PIN_2 && white_flag1 == false){
 8001f18:	887b      	ldrh	r3, [r7, #2]
 8001f1a:	2b04      	cmp	r3, #4
 8001f1c:	d111      	bne.n	8001f42 <_ZN10SideSensor12updateStatusEt+0x36>
 8001f1e:	4b28      	ldr	r3, [pc, #160]	; (8001fc0 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	f083 0301 	eor.w	r3, r3, #1
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d00a      	beq.n	8001f42 <_ZN10SideSensor12updateStatusEt+0x36>
		status_ |= 0x01;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	881b      	ldrh	r3, [r3, #0]
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	b29a      	uxth	r2, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	801a      	strh	r2, [r3, #0]
		white_flag1 = true;
 8001f3a:	4b21      	ldr	r3, [pc, #132]	; (8001fc0 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	701a      	strb	r2, [r3, #0]
 8001f40:	e010      	b.n	8001f64 <_ZN10SideSensor12updateStatusEt+0x58>
	}
	else if(gpio_pin == GPIO_PIN_2 && white_flag1 == true){
 8001f42:	887b      	ldrh	r3, [r7, #2]
 8001f44:	2b04      	cmp	r3, #4
 8001f46:	d10d      	bne.n	8001f64 <_ZN10SideSensor12updateStatusEt+0x58>
 8001f48:	4b1d      	ldr	r3, [pc, #116]	; (8001fc0 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d009      	beq.n	8001f64 <_ZN10SideSensor12updateStatusEt+0x58>
		status_ ^= 0x01;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	881b      	ldrh	r3, [r3, #0]
 8001f54:	f083 0301 	eor.w	r3, r3, #1
 8001f58:	b29a      	uxth	r2, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	801a      	strh	r2, [r3, #0]
		white_flag1 = false;
 8001f5e:	4b18      	ldr	r3, [pc, #96]	; (8001fc0 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	701a      	strb	r2, [r3, #0]

	}

	if (gpio_pin == GPIO_PIN_8 && white_flag2 == false){
 8001f64:	887b      	ldrh	r3, [r7, #2]
 8001f66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f6a:	d111      	bne.n	8001f90 <_ZN10SideSensor12updateStatusEt+0x84>
 8001f6c:	4b15      	ldr	r3, [pc, #84]	; (8001fc4 <_ZN10SideSensor12updateStatusEt+0xb8>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	f083 0301 	eor.w	r3, r3, #1
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d00a      	beq.n	8001f90 <_ZN10SideSensor12updateStatusEt+0x84>
		status_ |= 0x02;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	881b      	ldrh	r3, [r3, #0]
 8001f7e:	f043 0302 	orr.w	r3, r3, #2
 8001f82:	b29a      	uxth	r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	801a      	strh	r2, [r3, #0]
		white_flag2 = true;
 8001f88:	4b0e      	ldr	r3, [pc, #56]	; (8001fc4 <_ZN10SideSensor12updateStatusEt+0xb8>)
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	701a      	strb	r2, [r3, #0]
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
		status_ ^= 0x02;
		white_flag2 = false;
	}

}
 8001f8e:	e011      	b.n	8001fb4 <_ZN10SideSensor12updateStatusEt+0xa8>
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
 8001f90:	887b      	ldrh	r3, [r7, #2]
 8001f92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f96:	d10d      	bne.n	8001fb4 <_ZN10SideSensor12updateStatusEt+0xa8>
 8001f98:	4b0a      	ldr	r3, [pc, #40]	; (8001fc4 <_ZN10SideSensor12updateStatusEt+0xb8>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d009      	beq.n	8001fb4 <_ZN10SideSensor12updateStatusEt+0xa8>
		status_ ^= 0x02;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	881b      	ldrh	r3, [r3, #0]
 8001fa4:	f083 0302 	eor.w	r3, r3, #2
 8001fa8:	b29a      	uxth	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	801a      	strh	r2, [r3, #0]
		white_flag2 = false;
 8001fae:	4b05      	ldr	r3, [pc, #20]	; (8001fc4 <_ZN10SideSensor12updateStatusEt+0xb8>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	701a      	strb	r2, [r3, #0]
}
 8001fb4:	bf00      	nop
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr
 8001fc0:	200001f9 	.word	0x200001f9
 8001fc4:	200001fa 	.word	0x200001fa

08001fc8 <_ZN12VelocityCtrlC1EP5MotorP7Encoder>:

#include "VelocityCtrl.hpp"
#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder) :
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false)
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f04f 0200 	mov.w	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f04f 0200 	mov.w	r2, #0
 8001fe2:	605a      	str	r2, [r3, #4]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f04f 0200 	mov.w	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f04f 0200 	mov.w	r2, #0
 8001ff2:	60da      	str	r2, [r3, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f04f 0200 	mov.w	r2, #0
 8001ffa:	611a      	str	r2, [r3, #16]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f04f 0200 	mov.w	r2, #0
 8002002:	615a      	str	r2, [r3, #20]
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f04f 0200 	mov.w	r2, #0
 800200a:	619a      	str	r2, [r3, #24]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f04f 0200 	mov.w	r2, #0
 8002012:	61da      	str	r2, [r3, #28]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	621a      	str	r2, [r3, #32]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f04f 0200 	mov.w	r2, #0
 8002022:	625a      	str	r2, [r3, #36]	; 0x24
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2200      	movs	r2, #0
 8002028:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
{
	motor_ = motor;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	68ba      	ldr	r2, [r7, #8]
 8002030:	62da      	str	r2, [r3, #44]	; 0x2c
	encoder_ = encoder;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	631a      	str	r2, [r3, #48]	; 0x30

}
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4618      	mov	r0, r3
 800203c:	3714      	adds	r7, #20
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
	...

08002048 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 8002048:	b590      	push	{r4, r7, lr}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
	int16_t enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002054:	f107 0208 	add.w	r2, r7, #8
 8002058:	f107 010a 	add.w	r1, r7, #10
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff f8c5 	bl	80011ec <_ZN7Encoder6getCntERsS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 8002062:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002066:	461a      	mov	r2, r3
 8002068:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800206c:	4413      	add	r3, r2
 800206e:	0fda      	lsrs	r2, r3, #31
 8002070:	4413      	add	r3, r2
 8002072:	105b      	asrs	r3, r3, #1
 8002074:	ee07 3a90 	vmov	s15, r3
 8002078:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800207c:	edc7 7a03 	vstr	s15, [r7, #12]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 8002080:	68f8      	ldr	r0, [r7, #12]
 8002082:	f7fe fa79 	bl	8000578 <__aeabi_f2d>
 8002086:	a30c      	add	r3, pc, #48	; (adr r3, 80020b8 <_ZN12VelocityCtrl12calcVelocityEv+0x70>)
 8002088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208c:	f7fe facc 	bl	8000628 <__aeabi_dmul>
 8002090:	4603      	mov	r3, r0
 8002092:	460c      	mov	r4, r1
 8002094:	4618      	mov	r0, r3
 8002096:	4621      	mov	r1, r4
 8002098:	f7fe fdbe 	bl	8000c18 <__aeabi_d2f>
 800209c:	4602      	mov	r2, r0
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	609a      	str	r2, [r3, #8]


	return current_velocity_;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	ee07 3a90 	vmov	s15, r3
}
 80020aa:	eeb0 0a67 	vmov.f32	s0, s15
 80020ae:	3714      	adds	r7, #20
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd90      	pop	{r4, r7, pc}
 80020b4:	f3af 8000 	nop.w
 80020b8:	1ab1d998 	.word	0x1ab1d998
 80020bc:	3f7830b5 	.word	0x3f7830b5

080020c0 <_ZN12VelocityCtrl9calcOmegaEv>:

float VelocityCtrl::calcOmega()
{
 80020c0:	b5b0      	push	{r4, r5, r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
	current_omega_ = -(zg / 16.4) * PI / 180;
 80020c8:	4b1d      	ldr	r3, [pc, #116]	; (8002140 <_ZN12VelocityCtrl9calcOmegaEv+0x80>)
 80020ca:	881b      	ldrh	r3, [r3, #0]
 80020cc:	b21b      	sxth	r3, r3
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7fe fa40 	bl	8000554 <__aeabi_i2d>
 80020d4:	a316      	add	r3, pc, #88	; (adr r3, 8002130 <_ZN12VelocityCtrl9calcOmegaEv+0x70>)
 80020d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020da:	f7fe fbcf 	bl	800087c <__aeabi_ddiv>
 80020de:	4602      	mov	r2, r0
 80020e0:	460b      	mov	r3, r1
 80020e2:	4614      	mov	r4, r2
 80020e4:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80020e8:	a313      	add	r3, pc, #76	; (adr r3, 8002138 <_ZN12VelocityCtrl9calcOmegaEv+0x78>)
 80020ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ee:	4620      	mov	r0, r4
 80020f0:	4629      	mov	r1, r5
 80020f2:	f7fe fa99 	bl	8000628 <__aeabi_dmul>
 80020f6:	4603      	mov	r3, r0
 80020f8:	460c      	mov	r4, r1
 80020fa:	4618      	mov	r0, r3
 80020fc:	4621      	mov	r1, r4
 80020fe:	f04f 0200 	mov.w	r2, #0
 8002102:	4b10      	ldr	r3, [pc, #64]	; (8002144 <_ZN12VelocityCtrl9calcOmegaEv+0x84>)
 8002104:	f7fe fbba 	bl	800087c <__aeabi_ddiv>
 8002108:	4603      	mov	r3, r0
 800210a:	460c      	mov	r4, r1
 800210c:	4618      	mov	r0, r3
 800210e:	4621      	mov	r1, r4
 8002110:	f7fe fd82 	bl	8000c18 <__aeabi_d2f>
 8002114:	4602      	mov	r2, r0
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	60da      	str	r2, [r3, #12]
	//printf("omegao: %f\n", current_omega_);

	return current_omega_;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	ee07 3a90 	vmov	s15, r3
}
 8002122:	eeb0 0a67 	vmov.f32	s0, s15
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bdb0      	pop	{r4, r5, r7, pc}
 800212c:	f3af 8000 	nop.w
 8002130:	66666666 	.word	0x66666666
 8002134:	40306666 	.word	0x40306666
 8002138:	54411744 	.word	0x54411744
 800213c:	400921fb 	.word	0x400921fb
 8002140:	20002ac4 	.word	0x20002ac4
 8002144:	40668000 	.word	0x40668000

08002148 <_ZN12VelocityCtrl3pidEv>:


void VelocityCtrl::pid()
{
 8002148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800214a:	b08d      	sub	sp, #52	; 0x34
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
	float static v_pre_diff, o_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	ed93 7a00 	vldr	s14, [r3]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	edd3 7a02 	vldr	s15, [r3, #8]
 800215c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002160:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float o_diff = target_omega_- current_omega_;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	ed93 7a01 	vldr	s14, [r3, #4]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002170:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002174:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	float v_p, v_d, o_p, o_d;
	static float v_i, o_i;

	v_p = v_kp_ * v_diff;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	edd3 7a04 	vldr	s15, [r3, #16]
 800217e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002182:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002186:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	v_d = v_kd_ * (v_diff - v_pre_diff) * DELTA_T;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002190:	4b73      	ldr	r3, [pc, #460]	; (8002360 <_ZN12VelocityCtrl3pidEv+0x218>)
 8002192:	edd3 7a00 	vldr	s15, [r3]
 8002196:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800219a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800219e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021a2:	ee17 0a90 	vmov	r0, s15
 80021a6:	f7fe f9e7 	bl	8000578 <__aeabi_f2d>
 80021aa:	a36b      	add	r3, pc, #428	; (adr r3, 8002358 <_ZN12VelocityCtrl3pidEv+0x210>)
 80021ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b0:	f7fe fa3a 	bl	8000628 <__aeabi_dmul>
 80021b4:	4603      	mov	r3, r0
 80021b6:	460c      	mov	r4, r1
 80021b8:	4618      	mov	r0, r3
 80021ba:	4621      	mov	r1, r4
 80021bc:	f7fe fd2c 	bl	8000c18 <__aeabi_d2f>
 80021c0:	4603      	mov	r3, r0
 80021c2:	623b      	str	r3, [r7, #32]
	v_i += v_ki_ * v_diff * DELTA_T;
 80021c4:	4b67      	ldr	r3, [pc, #412]	; (8002364 <_ZN12VelocityCtrl3pidEv+0x21c>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7fe f9d5 	bl	8000578 <__aeabi_f2d>
 80021ce:	4604      	mov	r4, r0
 80021d0:	460d      	mov	r5, r1
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	ed93 7a06 	vldr	s14, [r3, #24]
 80021d8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80021dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021e0:	ee17 0a90 	vmov	r0, s15
 80021e4:	f7fe f9c8 	bl	8000578 <__aeabi_f2d>
 80021e8:	a35b      	add	r3, pc, #364	; (adr r3, 8002358 <_ZN12VelocityCtrl3pidEv+0x210>)
 80021ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ee:	f7fe fa1b 	bl	8000628 <__aeabi_dmul>
 80021f2:	4602      	mov	r2, r0
 80021f4:	460b      	mov	r3, r1
 80021f6:	4620      	mov	r0, r4
 80021f8:	4629      	mov	r1, r5
 80021fa:	f7fe f85f 	bl	80002bc <__adddf3>
 80021fe:	4603      	mov	r3, r0
 8002200:	460c      	mov	r4, r1
 8002202:	4618      	mov	r0, r3
 8002204:	4621      	mov	r1, r4
 8002206:	f7fe fd07 	bl	8000c18 <__aeabi_d2f>
 800220a:	4602      	mov	r2, r0
 800220c:	4b55      	ldr	r3, [pc, #340]	; (8002364 <_ZN12VelocityCtrl3pidEv+0x21c>)
 800220e:	601a      	str	r2, [r3, #0]

	o_p = o_kp_ * o_diff;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	edd3 7a07 	vldr	s15, [r3, #28]
 8002216:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800221a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800221e:	edc7 7a07 	vstr	s15, [r7, #28]
	o_d = o_kd_ * (o_diff - o_pre_diff) * DELTA_T;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	ed93 7a08 	vldr	s14, [r3, #32]
 8002228:	4b4f      	ldr	r3, [pc, #316]	; (8002368 <_ZN12VelocityCtrl3pidEv+0x220>)
 800222a:	edd3 7a00 	vldr	s15, [r3]
 800222e:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8002232:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002236:	ee67 7a27 	vmul.f32	s15, s14, s15
 800223a:	ee17 0a90 	vmov	r0, s15
 800223e:	f7fe f99b 	bl	8000578 <__aeabi_f2d>
 8002242:	a345      	add	r3, pc, #276	; (adr r3, 8002358 <_ZN12VelocityCtrl3pidEv+0x210>)
 8002244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002248:	f7fe f9ee 	bl	8000628 <__aeabi_dmul>
 800224c:	4603      	mov	r3, r0
 800224e:	460c      	mov	r4, r1
 8002250:	4618      	mov	r0, r3
 8002252:	4621      	mov	r1, r4
 8002254:	f7fe fce0 	bl	8000c18 <__aeabi_d2f>
 8002258:	4603      	mov	r3, r0
 800225a:	61bb      	str	r3, [r7, #24]
	o_i += o_ki_ * o_diff * DELTA_T;
 800225c:	4b43      	ldr	r3, [pc, #268]	; (800236c <_ZN12VelocityCtrl3pidEv+0x224>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4618      	mov	r0, r3
 8002262:	f7fe f989 	bl	8000578 <__aeabi_f2d>
 8002266:	4604      	mov	r4, r0
 8002268:	460d      	mov	r5, r1
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002270:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002274:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002278:	ee17 0a90 	vmov	r0, s15
 800227c:	f7fe f97c 	bl	8000578 <__aeabi_f2d>
 8002280:	a335      	add	r3, pc, #212	; (adr r3, 8002358 <_ZN12VelocityCtrl3pidEv+0x210>)
 8002282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002286:	f7fe f9cf 	bl	8000628 <__aeabi_dmul>
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	4620      	mov	r0, r4
 8002290:	4629      	mov	r1, r5
 8002292:	f7fe f813 	bl	80002bc <__adddf3>
 8002296:	4603      	mov	r3, r0
 8002298:	460c      	mov	r4, r1
 800229a:	4618      	mov	r0, r3
 800229c:	4621      	mov	r1, r4
 800229e:	f7fe fcbb 	bl	8000c18 <__aeabi_d2f>
 80022a2:	4602      	mov	r2, r0
 80022a4:	4b31      	ldr	r3, [pc, #196]	; (800236c <_ZN12VelocityCtrl3pidEv+0x224>)
 80022a6:	601a      	str	r2, [r3, #0]

	float v_left_ratio, v_right_ratio, o_left_ratio, o_right_ratio;

	v_left_ratio = v_right_ratio =  v_p + v_d + v_i;
 80022a8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80022ac:	edd7 7a08 	vldr	s15, [r7, #32]
 80022b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022b4:	4b2b      	ldr	r3, [pc, #172]	; (8002364 <_ZN12VelocityCtrl3pidEv+0x21c>)
 80022b6:	edd3 7a00 	vldr	s15, [r3]
 80022ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022be:	edc7 7a05 	vstr	s15, [r7, #20]
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	613b      	str	r3, [r7, #16]

	o_left_ratio = o_p + o_d + o_i;
 80022c6:	ed97 7a07 	vldr	s14, [r7, #28]
 80022ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80022ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022d2:	4b26      	ldr	r3, [pc, #152]	; (800236c <_ZN12VelocityCtrl3pidEv+0x224>)
 80022d4:	edd3 7a00 	vldr	s15, [r3]
 80022d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022dc:	edc7 7a03 	vstr	s15, [r7, #12]
	o_right_ratio = -(o_p + o_d + o_i);
 80022e0:	ed97 7a07 	vldr	s14, [r7, #28]
 80022e4:	edd7 7a06 	vldr	s15, [r7, #24]
 80022e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022ec:	4b1f      	ldr	r3, [pc, #124]	; (800236c <_ZN12VelocityCtrl3pidEv+0x224>)
 80022ee:	edd3 7a00 	vldr	s15, [r3]
 80022f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022f6:	eef1 7a67 	vneg.f32	s15, s15
 80022fa:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(v_left_ratio + o_left_ratio, v_right_ratio + o_right_ratio);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8002302:	ed97 7a04 	vldr	s14, [r7, #16]
 8002306:	edd7 7a03 	vldr	s15, [r7, #12]
 800230a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800230e:	ee17 0a90 	vmov	r0, s15
 8002312:	f7fe f931 	bl	8000578 <__aeabi_f2d>
 8002316:	4605      	mov	r5, r0
 8002318:	460e      	mov	r6, r1
 800231a:	ed97 7a05 	vldr	s14, [r7, #20]
 800231e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002322:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002326:	ee17 0a90 	vmov	r0, s15
 800232a:	f7fe f925 	bl	8000578 <__aeabi_f2d>
 800232e:	4602      	mov	r2, r0
 8002330:	460b      	mov	r3, r1
 8002332:	ec43 2b11 	vmov	d1, r2, r3
 8002336:	ec46 5b10 	vmov	d0, r5, r6
 800233a:	4620      	mov	r0, r4
 800233c:	f7ff fd1a 	bl	8001d74 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8002340:	4a07      	ldr	r2, [pc, #28]	; (8002360 <_ZN12VelocityCtrl3pidEv+0x218>)
 8002342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002344:	6013      	str	r3, [r2, #0]
	o_pre_diff = o_diff;
 8002346:	4a08      	ldr	r2, [pc, #32]	; (8002368 <_ZN12VelocityCtrl3pidEv+0x220>)
 8002348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800234a:	6013      	str	r3, [r2, #0]
}
 800234c:	bf00      	nop
 800234e:	3734      	adds	r7, #52	; 0x34
 8002350:	46bd      	mov	sp, r7
 8002352:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002354:	f3af 8000 	nop.w
 8002358:	d2f1a9fc 	.word	0xd2f1a9fc
 800235c:	3f50624d 	.word	0x3f50624d
 8002360:	200001fc 	.word	0x200001fc
 8002364:	20000204 	.word	0x20000204
 8002368:	20000200 	.word	0x20000200
 800236c:	20000208 	.word	0x20000208

08002370 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	ed87 0a02 	vstr	s0, [r7, #8]
 800237c:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	68ba      	ldr	r2, [r7, #8]
 8002384:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	605a      	str	r2, [r3, #4]
}
 800238c:	bf00      	nop
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float kd, float ki)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	ed87 0a02 	vstr	s0, [r7, #8]
 80023a4:	edc7 0a01 	vstr	s1, [r7, #4]
 80023a8:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	68ba      	ldr	r2, [r7, #8]
 80023b0:	611a      	str	r2, [r3, #16]
	v_kd_ = kd;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	615a      	str	r2, [r3, #20]
	v_ki_ = ki;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	619a      	str	r2, [r3, #24]
}
 80023be:	bf00      	nop
 80023c0:	3714      	adds	r7, #20
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float kd, float ki)
{
 80023ca:	b480      	push	{r7}
 80023cc:	b085      	sub	sp, #20
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	ed87 0a02 	vstr	s0, [r7, #8]
 80023d6:	edc7 0a01 	vstr	s1, [r7, #4]
 80023da:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	68ba      	ldr	r2, [r7, #8]
 80023e2:	61da      	str	r2, [r3, #28]
	o_kd_ = kd;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	621a      	str	r2, [r3, #32]
	o_ki_ = ki;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	625a      	str	r2, [r3, #36]	; 0x24
}
 80023f0:	bf00      	nop
 80023f2:	3714      	adds	r7, #20
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <_ZN12VelocityCtrl4flipEv>:

float VelocityCtrl::flip()
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
	float velocity;
	velocity = calcVelocity();
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f7ff fe1f 	bl	8002048 <_ZN12VelocityCtrl12calcVelocityEv>
 800240a:	ed87 0a03 	vstr	s0, [r7, #12]
	calcOmega();
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f7ff fe56 	bl	80020c0 <_ZN12VelocityCtrl9calcOmegaEv>

	if(excution_flag_ == true){
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800241a:	2b00      	cmp	r3, #0
 800241c:	d002      	beq.n	8002424 <_ZN12VelocityCtrl4flipEv+0x28>
		pid();
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f7ff fe92 	bl	8002148 <_ZN12VelocityCtrl3pidEv>
	}

	return velocity;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	ee07 3a90 	vmov	s15, r3

}
 800242a:	eeb0 0a67 	vmov.f32	s0, s15
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2201      	movs	r2, #1
 8002440:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	calcOmega();
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f7ff fe3b 	bl	80020c0 <_ZN12VelocityCtrl9calcOmegaEv>
}
 800244a:	bf00      	nop
 800244c:	3708      	adds	r7, #8
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	0000      	movs	r0, r0
 8002454:	0000      	movs	r0, r0
	...

08002458 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2200      	movs	r2, #0
 8002464:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246c:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8002488 <_ZN12VelocityCtrl4stopEv+0x30>
 8002470:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8002488 <_ZN12VelocityCtrl4stopEv+0x30>
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff fc7d 	bl	8001d74 <_ZN5Motor8setRatioEdd>

}
 800247a:	bf00      	nop
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	f3af 8000 	nop.w
	...

08002490 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002498:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800249c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80024a0:	f003 0301 	and.w	r3, r3, #1
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d013      	beq.n	80024d0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80024a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80024ac:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80024b0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d00b      	beq.n	80024d0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80024b8:	e000      	b.n	80024bc <ITM_SendChar+0x2c>
    {
      __NOP();
 80024ba:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80024bc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d0f9      	beq.n	80024ba <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80024c6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80024d0:	687b      	ldr	r3, [r7, #4]
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int _write(int file, char *ptr, int len)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b086      	sub	sp, #24
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	60f8      	str	r0, [r7, #12]
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 80024ea:	2300      	movs	r3, #0
 80024ec:	617b      	str	r3, [r7, #20]
 80024ee:	e009      	b.n	8002504 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	1c5a      	adds	r2, r3, #1
 80024f4:	60ba      	str	r2, [r7, #8]
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff ffc9 	bl	8002490 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	3301      	adds	r3, #1
 8002502:	617b      	str	r3, [r7, #20]
 8002504:	697a      	ldr	r2, [r7, #20]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	429a      	cmp	r2, r3
 800250a:	dbf1      	blt.n	80024f0 <_write+0x12>
  }
  return len;
 800250c:	687b      	ldr	r3, [r7, #4]
}
 800250e:	4618      	mov	r0, r3
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b082      	sub	sp, #8
 800251a:	af00      	add	r7, sp, #0
 800251c:	4603      	mov	r3, r0
 800251e:	80fb      	strh	r3, [r7, #6]
	cppExit(GPIO_Pin);
 8002520:	88fb      	ldrh	r3, [r7, #6]
 8002522:	4618      	mov	r0, r3
 8002524:	f001 fe76 	bl	8004214 <cppExit>
}
 8002528:	bf00      	nop
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a11      	ldr	r2, [pc, #68]	; (8002584 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d10d      	bne.n	800255e <HAL_TIM_PeriodElapsedCallback+0x2e>
		//tim6_timer++;
		read_gyro_data();
 8002542:	f7ff f839 	bl	80015b8 <read_gyro_data>
		read_accel_data();
 8002546:	f7ff f86f 	bl	8001628 <read_accel_data>
		cppFlip1ms();
 800254a:	f001 fe0f 	bl	800416c <cppFlip1ms>
		if(tim6_timer >= 100000) tim6_timer = 0;
 800254e:	4b0e      	ldr	r3, [pc, #56]	; (8002588 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a0e      	ldr	r2, [pc, #56]	; (800258c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d902      	bls.n	800255e <HAL_TIM_PeriodElapsedCallback+0x2e>
 8002558:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]
	}
	if(htim->Instance == TIM7){
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a0b      	ldr	r2, [pc, #44]	; (8002590 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d109      	bne.n	800257c <HAL_TIM_PeriodElapsedCallback+0x4c>
		//tim7_timer++;
		cppFlip100ns();
 8002568:	f001 fe4a 	bl	8004200 <cppFlip100ns>
		if(tim7_timer >= 100000) tim7_timer = 0;
 800256c:	4b09      	ldr	r3, [pc, #36]	; (8002594 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a06      	ldr	r2, [pc, #24]	; (800258c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d902      	bls.n	800257c <HAL_TIM_PeriodElapsedCallback+0x4c>
 8002576:	4b07      	ldr	r3, [pc, #28]	; (8002594 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]
	}
}
 800257c:	bf00      	nop
 800257e:	3708      	adds	r7, #8
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	40001000 	.word	0x40001000
 8002588:	20002d3c 	.word	0x20002d3c
 800258c:	0001869f 	.word	0x0001869f
 8002590:	40001400 	.word	0x40001400
 8002594:	20002d88 	.word	0x20002d88

08002598 <init>:

}
*/

void init()
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af02      	add	r7, sp, #8
	      Error_Handler();
	}
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 65535);
	*/

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET);
 800259e:	2201      	movs	r2, #1
 80025a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025a4:	4822      	ldr	r0, [pc, #136]	; (8002630 <init+0x98>)
 80025a6:	f003 f9cf 	bl	8005948 <HAL_GPIO_WritePin>

	//HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
	//HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);

	//Timer intrruptin start
	HAL_TIM_Base_Start_IT(&htim6);
 80025aa:	4822      	ldr	r0, [pc, #136]	; (8002634 <init+0x9c>)
 80025ac:	f007 f8af 	bl	800970e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 80025b0:	4821      	ldr	r0, [pc, #132]	; (8002638 <init+0xa0>)
 80025b2:	f007 f8ac 	bl	800970e <HAL_TIM_Base_Start_IT>

	lcd_init();
 80025b6:	f7fe fd2f 	bl	8001018 <lcd_init>


	// SD card check
	if(sd_mount() == 1){
 80025ba:	f7fe fef5 	bl	80013a8 <sd_mount>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d103      	bne.n	80025cc <init+0x34>
	  printf("mount success\r\n");
 80025c4:	481d      	ldr	r0, [pc, #116]	; (800263c <init+0xa4>)
 80025c6:	f00e f8a9 	bl	801071c <puts>
 80025ca:	e002      	b.n	80025d2 <init+0x3a>
	}
	else{
	  printf("error\r\n");
 80025cc:	481c      	ldr	r0, [pc, #112]	; (8002640 <init+0xa8>)
 80025ce:	f00e f8a5 	bl	801071c <puts>
	}

	data[0] = 30;
 80025d2:	4b1c      	ldr	r3, [pc, #112]	; (8002644 <init+0xac>)
 80025d4:	221e      	movs	r2, #30
 80025d6:	601a      	str	r2, [r3, #0]
	sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
 80025d8:	2301      	movs	r3, #1
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	4b19      	ldr	r3, [pc, #100]	; (8002644 <init+0xac>)
 80025de:	2201      	movs	r2, #1
 80025e0:	4919      	ldr	r1, [pc, #100]	; (8002648 <init+0xb0>)
 80025e2:	481a      	ldr	r0, [pc, #104]	; (800264c <init+0xb4>)
 80025e4:	f7fe fe3c 	bl	8001260 <sd_write_array_int>
	sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
 80025e8:	4b19      	ldr	r3, [pc, #100]	; (8002650 <init+0xb8>)
 80025ea:	2201      	movs	r2, #1
 80025ec:	4916      	ldr	r1, [pc, #88]	; (8002648 <init+0xb0>)
 80025ee:	4817      	ldr	r0, [pc, #92]	; (800264c <init+0xb4>)
 80025f0:	f7fe fe94 	bl	800131c <sd_read_array_int>
	sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write
 80025f4:	2301      	movs	r3, #1
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	4b15      	ldr	r3, [pc, #84]	; (8002650 <init+0xb8>)
 80025fa:	2201      	movs	r2, #1
 80025fc:	4915      	ldr	r1, [pc, #84]	; (8002654 <init+0xbc>)
 80025fe:	4813      	ldr	r0, [pc, #76]	; (800264c <init+0xb4>)
 8002600:	f7fe fe2e 	bl	8001260 <sd_write_array_int>

	printf("sd write and read success!!\r\n");
 8002604:	4814      	ldr	r0, [pc, #80]	; (8002658 <init+0xc0>)
 8002606:	f00e f889 	bl	801071c <puts>
	sd_unmount();
 800260a:	f7fe fee9 	bl	80013e0 <sd_unmount>

	cppInit();
 800260e:	f001 fd73 	bl	80040f8 <cppInit>

	uint16_t who_i_am;
	who_i_am = IMU_init();
 8002612:	f7fe ffa5 	bl	8001560 <IMU_init>
 8002616:	4603      	mov	r3, r0
 8002618:	80fb      	strh	r3, [r7, #6]
	printf("who i am: %d\n", who_i_am);
 800261a:	88fb      	ldrh	r3, [r7, #6]
 800261c:	4619      	mov	r1, r3
 800261e:	480f      	ldr	r0, [pc, #60]	; (800265c <init+0xc4>)
 8002620:	f00e f808 	bl	8010634 <iprintf>

	INA260_init();
 8002624:	f7ff f88e 	bl	8001744 <INA260_init>
}
 8002628:	bf00      	nop
 800262a:	3708      	adds	r7, #8
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40021000 	.word	0x40021000
 8002634:	20002e40 	.word	0x20002e40
 8002638:	20002fe8 	.word	0x20002fe8
 800263c:	08014780 	.word	0x08014780
 8002640:	08014790 	.word	0x08014790
 8002644:	20002e3c 	.word	0x20002e3c
 8002648:	08014798 	.word	0x08014798
 800264c:	080147a4 	.word	0x080147a4
 8002650:	20002d40 	.word	0x20002d40
 8002654:	080147ac 	.word	0x080147ac
 8002658:	080147b8 	.word	0x080147b8
 800265c:	080147d8 	.word	0x080147d8

08002660 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002660:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002662:	b083      	sub	sp, #12
 8002664:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002666:	f001 fe67 	bl	8004338 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800266a:	f000 f887 	bl	800277c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800266e:	f000 fdf5 	bl	800325c <MX_GPIO_Init>
  MX_DMA_Init();
 8002672:	f000 fdc3 	bl	80031fc <MX_DMA_Init>
  MX_I2C2_Init();
 8002676:	f000 fa45 	bl	8002b04 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 800267a:	f000 fa71 	bl	8002b60 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 800267e:	f000 fa8f 	bl	8002ba0 <MX_SPI2_Init>
  MX_TIM1_Init();
 8002682:	f000 fac3 	bl	8002c0c <MX_TIM1_Init>
  MX_TIM4_Init();
 8002686:	f000 fbcd 	bl	8002e24 <MX_TIM4_Init>
  MX_TIM8_Init();
 800268a:	f000 fc99 	bl	8002fc0 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 800268e:	f000 fd8b 	bl	80031a8 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8002692:	f009 f80f 	bl	800b6b4 <MX_FATFS_Init>
  MX_TIM6_Init();
 8002696:	f000 fc29 	bl	8002eec <MX_TIM6_Init>
  MX_TIM7_Init();
 800269a:	f000 fc5d 	bl	8002f58 <MX_TIM7_Init>
  MX_I2C1_Init();
 800269e:	f000 fa03 	bl	8002aa8 <MX_I2C1_Init>
  MX_TIM3_Init();
 80026a2:	f000 fb5b 	bl	8002d5c <MX_TIM3_Init>
  MX_TIM10_Init();
 80026a6:	f000 fce3 	bl	8003070 <MX_TIM10_Init>
  MX_TIM11_Init();
 80026aa:	f000 fd2f 	bl	800310c <MX_TIM11_Init>
  MX_ADC2_Init();
 80026ae:	f000 f8f3 	bl	8002898 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  init();
 80026b2:	f7ff ff71 	bl	8002598 <init>
	  //HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);

	  //printf("Timer: %d\n", timer);


	  lcd_clear();
 80026b6:	f7fe fcf3 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 80026ba:	2100      	movs	r1, #0
 80026bc:	2000      	movs	r0, #0
 80026be:	f7fe fcff 	bl	80010c0 <lcd_locate>
	  lcd_printf("LCD");
 80026c2:	4829      	ldr	r0, [pc, #164]	; (8002768 <main+0x108>)
 80026c4:	f7fe fd26 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 80026c8:	2101      	movs	r1, #1
 80026ca:	2000      	movs	r0, #0
 80026cc:	f7fe fcf8 	bl	80010c0 <lcd_locate>
	  lcd_printf("TEST");
 80026d0:	4826      	ldr	r0, [pc, #152]	; (800276c <main+0x10c>)
 80026d2:	f7fe fd1f 	bl	8001114 <lcd_printf>


	  //printf("side: %d\n", side);


	  cppLoop();
 80026d6:	f001 fdad 	bl	8004234 <cppLoop>
	  current = INA260_read(0x01) * 0.00125;
 80026da:	2001      	movs	r0, #1
 80026dc:	f7fe ffdc 	bl	8001698 <INA260_read>
 80026e0:	4603      	mov	r3, r0
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7fd ff36 	bl	8000554 <__aeabi_i2d>
 80026e8:	a31d      	add	r3, pc, #116	; (adr r3, 8002760 <main+0x100>)
 80026ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ee:	f7fd ff9b 	bl	8000628 <__aeabi_dmul>
 80026f2:	4603      	mov	r3, r0
 80026f4:	460c      	mov	r4, r1
 80026f6:	4618      	mov	r0, r3
 80026f8:	4621      	mov	r1, r4
 80026fa:	f7fe fa8d 	bl	8000c18 <__aeabi_d2f>
 80026fe:	4602      	mov	r2, r0
 8002700:	4b1b      	ldr	r3, [pc, #108]	; (8002770 <main+0x110>)
 8002702:	601a      	str	r2, [r3, #0]
	  voltage = INA260_read(0x02) * 0.00125;
 8002704:	2002      	movs	r0, #2
 8002706:	f7fe ffc7 	bl	8001698 <INA260_read>
 800270a:	4603      	mov	r3, r0
 800270c:	4618      	mov	r0, r3
 800270e:	f7fd ff21 	bl	8000554 <__aeabi_i2d>
 8002712:	a313      	add	r3, pc, #76	; (adr r3, 8002760 <main+0x100>)
 8002714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002718:	f7fd ff86 	bl	8000628 <__aeabi_dmul>
 800271c:	4603      	mov	r3, r0
 800271e:	460c      	mov	r4, r1
 8002720:	4618      	mov	r0, r3
 8002722:	4621      	mov	r1, r4
 8002724:	f7fe fa78 	bl	8000c18 <__aeabi_d2f>
 8002728:	4602      	mov	r2, r0
 800272a:	4b12      	ldr	r3, [pc, #72]	; (8002774 <main+0x114>)
 800272c:	601a      	str	r2, [r3, #0]
	  printf("current: %f, valtage: %f", current, voltage);
 800272e:	4b10      	ldr	r3, [pc, #64]	; (8002770 <main+0x110>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f7fd ff20 	bl	8000578 <__aeabi_f2d>
 8002738:	4605      	mov	r5, r0
 800273a:	460e      	mov	r6, r1
 800273c:	4b0d      	ldr	r3, [pc, #52]	; (8002774 <main+0x114>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4618      	mov	r0, r3
 8002742:	f7fd ff19 	bl	8000578 <__aeabi_f2d>
 8002746:	4603      	mov	r3, r0
 8002748:	460c      	mov	r4, r1
 800274a:	e9cd 3400 	strd	r3, r4, [sp]
 800274e:	462a      	mov	r2, r5
 8002750:	4633      	mov	r3, r6
 8002752:	4809      	ldr	r0, [pc, #36]	; (8002778 <main+0x118>)
 8002754:	f00d ff6e 	bl	8010634 <iprintf>
	  lcd_clear();
 8002758:	e7ad      	b.n	80026b6 <main+0x56>
 800275a:	bf00      	nop
 800275c:	f3af 8000 	nop.w
 8002760:	47ae147b 	.word	0x47ae147b
 8002764:	3f547ae1 	.word	0x3f547ae1
 8002768:	080147e8 	.word	0x080147e8
 800276c:	080147ec 	.word	0x080147ec
 8002770:	20002dd4 	.word	0x20002dd4
 8002774:	20002d8c 	.word	0x20002d8c
 8002778:	080147f4 	.word	0x080147f4

0800277c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b0a4      	sub	sp, #144	; 0x90
 8002780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002782:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002786:	2234      	movs	r2, #52	; 0x34
 8002788:	2100      	movs	r1, #0
 800278a:	4618      	mov	r0, r3
 800278c:	f00d f90c 	bl	800f9a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002790:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
 8002798:	605a      	str	r2, [r3, #4]
 800279a:	609a      	str	r2, [r3, #8]
 800279c:	60da      	str	r2, [r3, #12]
 800279e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027a0:	f107 030c 	add.w	r3, r7, #12
 80027a4:	223c      	movs	r2, #60	; 0x3c
 80027a6:	2100      	movs	r1, #0
 80027a8:	4618      	mov	r0, r3
 80027aa:	f00d f8fd 	bl	800f9a8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80027ae:	2300      	movs	r3, #0
 80027b0:	60bb      	str	r3, [r7, #8]
 80027b2:	4b37      	ldr	r3, [pc, #220]	; (8002890 <SystemClock_Config+0x114>)
 80027b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b6:	4a36      	ldr	r2, [pc, #216]	; (8002890 <SystemClock_Config+0x114>)
 80027b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027bc:	6413      	str	r3, [r2, #64]	; 0x40
 80027be:	4b34      	ldr	r3, [pc, #208]	; (8002890 <SystemClock_Config+0x114>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027c6:	60bb      	str	r3, [r7, #8]
 80027c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80027ca:	2300      	movs	r3, #0
 80027cc:	607b      	str	r3, [r7, #4]
 80027ce:	4b31      	ldr	r3, [pc, #196]	; (8002894 <SystemClock_Config+0x118>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a30      	ldr	r2, [pc, #192]	; (8002894 <SystemClock_Config+0x118>)
 80027d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80027d8:	6013      	str	r3, [r2, #0]
 80027da:	4b2e      	ldr	r3, [pc, #184]	; (8002894 <SystemClock_Config+0x118>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80027e2:	607b      	str	r3, [r7, #4]
 80027e4:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80027e6:	2301      	movs	r3, #1
 80027e8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80027ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027ee:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027f0:	2302      	movs	r3, #2
 80027f2:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80027f8:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 80027fa:	2308      	movs	r3, #8
 80027fc:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80027fe:	23b4      	movs	r3, #180	; 0xb4
 8002800:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002804:	2302      	movs	r3, #2
 8002806:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800280a:	2308      	movs	r3, #8
 800280c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002810:	2302      	movs	r3, #2
 8002812:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002816:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800281a:	4618      	mov	r0, r3
 800281c:	f004 fcce 	bl	80071bc <HAL_RCC_OscConfig>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002826:	f000 fe6f 	bl	8003508 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800282a:	f004 f849 	bl	80068c0 <HAL_PWREx_EnableOverDrive>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8002834:	f000 fe68 	bl	8003508 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002838:	230f      	movs	r3, #15
 800283a:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800283c:	2302      	movs	r3, #2
 800283e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002840:	2300      	movs	r3, #0
 8002842:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002844:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002848:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800284a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800284e:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002850:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002854:	2105      	movs	r1, #5
 8002856:	4618      	mov	r0, r3
 8002858:	f004 f882 	bl	8006960 <HAL_RCC_ClockConfig>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8002862:	f000 fe51 	bl	8003508 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8002866:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800286a:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800286c:	2300      	movs	r3, #0
 800286e:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8002870:	2300      	movs	r3, #0
 8002872:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002874:	f107 030c 	add.w	r3, r7, #12
 8002878:	4618      	mov	r0, r3
 800287a:	f004 fa61 	bl	8006d40 <HAL_RCCEx_PeriphCLKConfig>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8002884:	f000 fe40 	bl	8003508 <Error_Handler>
  }
}
 8002888:	bf00      	nop
 800288a:	3790      	adds	r7, #144	; 0x90
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40023800 	.word	0x40023800
 8002894:	40007000 	.word	0x40007000

08002898 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800289e:	463b      	mov	r3, r7
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80028aa:	4b7c      	ldr	r3, [pc, #496]	; (8002a9c <MX_ADC2_Init+0x204>)
 80028ac:	4a7c      	ldr	r2, [pc, #496]	; (8002aa0 <MX_ADC2_Init+0x208>)
 80028ae:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80028b0:	4b7a      	ldr	r3, [pc, #488]	; (8002a9c <MX_ADC2_Init+0x204>)
 80028b2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80028b6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80028b8:	4b78      	ldr	r3, [pc, #480]	; (8002a9c <MX_ADC2_Init+0x204>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80028be:	4b77      	ldr	r3, [pc, #476]	; (8002a9c <MX_ADC2_Init+0x204>)
 80028c0:	2201      	movs	r2, #1
 80028c2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80028c4:	4b75      	ldr	r3, [pc, #468]	; (8002a9c <MX_ADC2_Init+0x204>)
 80028c6:	2201      	movs	r2, #1
 80028c8:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80028ca:	4b74      	ldr	r3, [pc, #464]	; (8002a9c <MX_ADC2_Init+0x204>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80028d2:	4b72      	ldr	r3, [pc, #456]	; (8002a9c <MX_ADC2_Init+0x204>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80028d8:	4b70      	ldr	r3, [pc, #448]	; (8002a9c <MX_ADC2_Init+0x204>)
 80028da:	4a72      	ldr	r2, [pc, #456]	; (8002aa4 <MX_ADC2_Init+0x20c>)
 80028dc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028de:	4b6f      	ldr	r3, [pc, #444]	; (8002a9c <MX_ADC2_Init+0x204>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 80028e4:	4b6d      	ldr	r3, [pc, #436]	; (8002a9c <MX_ADC2_Init+0x204>)
 80028e6:	220e      	movs	r2, #14
 80028e8:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80028ea:	4b6c      	ldr	r3, [pc, #432]	; (8002a9c <MX_ADC2_Init+0x204>)
 80028ec:	2201      	movs	r2, #1
 80028ee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80028f2:	4b6a      	ldr	r3, [pc, #424]	; (8002a9c <MX_ADC2_Init+0x204>)
 80028f4:	2201      	movs	r2, #1
 80028f6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80028f8:	4868      	ldr	r0, [pc, #416]	; (8002a9c <MX_ADC2_Init+0x204>)
 80028fa:	f001 fdb1 	bl	8004460 <HAL_ADC_Init>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8002904:	f000 fe00 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8002908:	230a      	movs	r3, #10
 800290a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800290c:	2301      	movs	r3, #1
 800290e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8002910:	2306      	movs	r3, #6
 8002912:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002914:	463b      	mov	r3, r7
 8002916:	4619      	mov	r1, r3
 8002918:	4860      	ldr	r0, [pc, #384]	; (8002a9c <MX_ADC2_Init+0x204>)
 800291a:	f001 fef5 	bl	8004708 <HAL_ADC_ConfigChannel>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8002924:	f000 fdf0 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8002928:	230b      	movs	r3, #11
 800292a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800292c:	2302      	movs	r3, #2
 800292e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002930:	463b      	mov	r3, r7
 8002932:	4619      	mov	r1, r3
 8002934:	4859      	ldr	r0, [pc, #356]	; (8002a9c <MX_ADC2_Init+0x204>)
 8002936:	f001 fee7 	bl	8004708 <HAL_ADC_ConfigChannel>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8002940:	f000 fde2 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8002944:	230c      	movs	r3, #12
 8002946:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8002948:	2303      	movs	r3, #3
 800294a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800294c:	463b      	mov	r3, r7
 800294e:	4619      	mov	r1, r3
 8002950:	4852      	ldr	r0, [pc, #328]	; (8002a9c <MX_ADC2_Init+0x204>)
 8002952:	f001 fed9 	bl	8004708 <HAL_ADC_ConfigChannel>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d001      	beq.n	8002960 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 800295c:	f000 fdd4 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8002960:	230d      	movs	r3, #13
 8002962:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8002964:	2304      	movs	r3, #4
 8002966:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002968:	463b      	mov	r3, r7
 800296a:	4619      	mov	r1, r3
 800296c:	484b      	ldr	r0, [pc, #300]	; (8002a9c <MX_ADC2_Init+0x204>)
 800296e:	f001 fecb 	bl	8004708 <HAL_ADC_ConfigChannel>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8002978:	f000 fdc6 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800297c:	2300      	movs	r3, #0
 800297e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8002980:	2305      	movs	r3, #5
 8002982:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002984:	463b      	mov	r3, r7
 8002986:	4619      	mov	r1, r3
 8002988:	4844      	ldr	r0, [pc, #272]	; (8002a9c <MX_ADC2_Init+0x204>)
 800298a:	f001 febd 	bl	8004708 <HAL_ADC_ConfigChannel>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d001      	beq.n	8002998 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8002994:	f000 fdb8 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002998:	2301      	movs	r3, #1
 800299a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 800299c:	2306      	movs	r3, #6
 800299e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80029a0:	463b      	mov	r3, r7
 80029a2:	4619      	mov	r1, r3
 80029a4:	483d      	ldr	r0, [pc, #244]	; (8002a9c <MX_ADC2_Init+0x204>)
 80029a6:	f001 feaf 	bl	8004708 <HAL_ADC_ConfigChannel>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 80029b0:	f000 fdaa 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80029b4:	2302      	movs	r3, #2
 80029b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80029b8:	2307      	movs	r3, #7
 80029ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80029bc:	463b      	mov	r3, r7
 80029be:	4619      	mov	r1, r3
 80029c0:	4836      	ldr	r0, [pc, #216]	; (8002a9c <MX_ADC2_Init+0x204>)
 80029c2:	f001 fea1 	bl	8004708 <HAL_ADC_ConfigChannel>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d001      	beq.n	80029d0 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 80029cc:	f000 fd9c 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80029d0:	2303      	movs	r3, #3
 80029d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80029d4:	2308      	movs	r3, #8
 80029d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80029d8:	463b      	mov	r3, r7
 80029da:	4619      	mov	r1, r3
 80029dc:	482f      	ldr	r0, [pc, #188]	; (8002a9c <MX_ADC2_Init+0x204>)
 80029de:	f001 fe93 	bl	8004708 <HAL_ADC_ConfigChannel>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 80029e8:	f000 fd8e 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80029ec:	2304      	movs	r3, #4
 80029ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80029f0:	2309      	movs	r3, #9
 80029f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80029f4:	463b      	mov	r3, r7
 80029f6:	4619      	mov	r1, r3
 80029f8:	4828      	ldr	r0, [pc, #160]	; (8002a9c <MX_ADC2_Init+0x204>)
 80029fa:	f001 fe85 	bl	8004708 <HAL_ADC_ConfigChannel>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8002a04:	f000 fd80 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002a08:	2305      	movs	r3, #5
 8002a0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8002a0c:	230a      	movs	r3, #10
 8002a0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a10:	463b      	mov	r3, r7
 8002a12:	4619      	mov	r1, r3
 8002a14:	4821      	ldr	r0, [pc, #132]	; (8002a9c <MX_ADC2_Init+0x204>)
 8002a16:	f001 fe77 	bl	8004708 <HAL_ADC_ConfigChannel>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8002a20:	f000 fd72 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002a24:	2306      	movs	r3, #6
 8002a26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8002a28:	230b      	movs	r3, #11
 8002a2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a2c:	463b      	mov	r3, r7
 8002a2e:	4619      	mov	r1, r3
 8002a30:	481a      	ldr	r0, [pc, #104]	; (8002a9c <MX_ADC2_Init+0x204>)
 8002a32:	f001 fe69 	bl	8004708 <HAL_ADC_ConfigChannel>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8002a3c:	f000 fd64 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002a40:	2307      	movs	r3, #7
 8002a42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8002a44:	230c      	movs	r3, #12
 8002a46:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a48:	463b      	mov	r3, r7
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4813      	ldr	r0, [pc, #76]	; (8002a9c <MX_ADC2_Init+0x204>)
 8002a4e:	f001 fe5b 	bl	8004708 <HAL_ADC_ConfigChannel>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 8002a58:	f000 fd56 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002a5c:	2308      	movs	r3, #8
 8002a5e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8002a60:	230d      	movs	r3, #13
 8002a62:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a64:	463b      	mov	r3, r7
 8002a66:	4619      	mov	r1, r3
 8002a68:	480c      	ldr	r0, [pc, #48]	; (8002a9c <MX_ADC2_Init+0x204>)
 8002a6a:	f001 fe4d 	bl	8004708 <HAL_ADC_ConfigChannel>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8002a74:	f000 fd48 	bl	8003508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002a78:	2309      	movs	r3, #9
 8002a7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8002a7c:	230e      	movs	r3, #14
 8002a7e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002a80:	463b      	mov	r3, r7
 8002a82:	4619      	mov	r1, r3
 8002a84:	4805      	ldr	r0, [pc, #20]	; (8002a9c <MX_ADC2_Init+0x204>)
 8002a86:	f001 fe3f 	bl	8004708 <HAL_ADC_ConfigChannel>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8002a90:	f000 fd3a 	bl	8003508 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002a94:	bf00      	nop
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	20002c0c 	.word	0x20002c0c
 8002aa0:	40012100 	.word	0x40012100
 8002aa4:	0f000001 	.word	0x0f000001

08002aa8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002aac:	4b12      	ldr	r3, [pc, #72]	; (8002af8 <MX_I2C1_Init+0x50>)
 8002aae:	4a13      	ldr	r2, [pc, #76]	; (8002afc <MX_I2C1_Init+0x54>)
 8002ab0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002ab2:	4b11      	ldr	r3, [pc, #68]	; (8002af8 <MX_I2C1_Init+0x50>)
 8002ab4:	4a12      	ldr	r2, [pc, #72]	; (8002b00 <MX_I2C1_Init+0x58>)
 8002ab6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002ab8:	4b0f      	ldr	r3, [pc, #60]	; (8002af8 <MX_I2C1_Init+0x50>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002abe:	4b0e      	ldr	r3, [pc, #56]	; (8002af8 <MX_I2C1_Init+0x50>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ac4:	4b0c      	ldr	r3, [pc, #48]	; (8002af8 <MX_I2C1_Init+0x50>)
 8002ac6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002aca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002acc:	4b0a      	ldr	r3, [pc, #40]	; (8002af8 <MX_I2C1_Init+0x50>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002ad2:	4b09      	ldr	r3, [pc, #36]	; (8002af8 <MX_I2C1_Init+0x50>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ad8:	4b07      	ldr	r3, [pc, #28]	; (8002af8 <MX_I2C1_Init+0x50>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8002ade:	4b06      	ldr	r3, [pc, #24]	; (8002af8 <MX_I2C1_Init+0x50>)
 8002ae0:	2280      	movs	r2, #128	; 0x80
 8002ae2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ae4:	4804      	ldr	r0, [pc, #16]	; (8002af8 <MX_I2C1_Init+0x50>)
 8002ae6:	f002 ff61 	bl	80059ac <HAL_I2C_Init>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002af0:	f000 fd0a 	bl	8003508 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002af4:	bf00      	nop
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	20002c54 	.word	0x20002c54
 8002afc:	40005400 	.word	0x40005400
 8002b00:	000186a0 	.word	0x000186a0

08002b04 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002b08:	4b12      	ldr	r3, [pc, #72]	; (8002b54 <MX_I2C2_Init+0x50>)
 8002b0a:	4a13      	ldr	r2, [pc, #76]	; (8002b58 <MX_I2C2_Init+0x54>)
 8002b0c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002b0e:	4b11      	ldr	r3, [pc, #68]	; (8002b54 <MX_I2C2_Init+0x50>)
 8002b10:	4a12      	ldr	r2, [pc, #72]	; (8002b5c <MX_I2C2_Init+0x58>)
 8002b12:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b14:	4b0f      	ldr	r3, [pc, #60]	; (8002b54 <MX_I2C2_Init+0x50>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002b1a:	4b0e      	ldr	r3, [pc, #56]	; (8002b54 <MX_I2C2_Init+0x50>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b20:	4b0c      	ldr	r3, [pc, #48]	; (8002b54 <MX_I2C2_Init+0x50>)
 8002b22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b26:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b28:	4b0a      	ldr	r3, [pc, #40]	; (8002b54 <MX_I2C2_Init+0x50>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002b2e:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <MX_I2C2_Init+0x50>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b34:	4b07      	ldr	r3, [pc, #28]	; (8002b54 <MX_I2C2_Init+0x50>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8002b3a:	4b06      	ldr	r3, [pc, #24]	; (8002b54 <MX_I2C2_Init+0x50>)
 8002b3c:	2280      	movs	r2, #128	; 0x80
 8002b3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002b40:	4804      	ldr	r0, [pc, #16]	; (8002b54 <MX_I2C2_Init+0x50>)
 8002b42:	f002 ff33 	bl	80059ac <HAL_I2C_Init>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002b4c:	f000 fcdc 	bl	8003508 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002b50:	bf00      	nop
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	20002ce8 	.word	0x20002ce8
 8002b58:	40005800 	.word	0x40005800
 8002b5c:	000186a0 	.word	0x000186a0

08002b60 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002b64:	4b0c      	ldr	r3, [pc, #48]	; (8002b98 <MX_SDIO_SD_Init+0x38>)
 8002b66:	4a0d      	ldr	r2, [pc, #52]	; (8002b9c <MX_SDIO_SD_Init+0x3c>)
 8002b68:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002b6a:	4b0b      	ldr	r3, [pc, #44]	; (8002b98 <MX_SDIO_SD_Init+0x38>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002b70:	4b09      	ldr	r3, [pc, #36]	; (8002b98 <MX_SDIO_SD_Init+0x38>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002b76:	4b08      	ldr	r3, [pc, #32]	; (8002b98 <MX_SDIO_SD_Init+0x38>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002b7c:	4b06      	ldr	r3, [pc, #24]	; (8002b98 <MX_SDIO_SD_Init+0x38>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002b82:	4b05      	ldr	r3, [pc, #20]	; (8002b98 <MX_SDIO_SD_Init+0x38>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002b88:	4b03      	ldr	r3, [pc, #12]	; (8002b98 <MX_SDIO_SD_Init+0x38>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002b8e:	bf00      	nop
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr
 8002b98:	20002ec0 	.word	0x20002ec0
 8002b9c:	40012c00 	.word	0x40012c00

08002ba0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002ba4:	4b17      	ldr	r3, [pc, #92]	; (8002c04 <MX_SPI2_Init+0x64>)
 8002ba6:	4a18      	ldr	r2, [pc, #96]	; (8002c08 <MX_SPI2_Init+0x68>)
 8002ba8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002baa:	4b16      	ldr	r3, [pc, #88]	; (8002c04 <MX_SPI2_Init+0x64>)
 8002bac:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002bb0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002bb2:	4b14      	ldr	r3, [pc, #80]	; (8002c04 <MX_SPI2_Init+0x64>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002bb8:	4b12      	ldr	r3, [pc, #72]	; (8002c04 <MX_SPI2_Init+0x64>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002bbe:	4b11      	ldr	r3, [pc, #68]	; (8002c04 <MX_SPI2_Init+0x64>)
 8002bc0:	2202      	movs	r2, #2
 8002bc2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002bc4:	4b0f      	ldr	r3, [pc, #60]	; (8002c04 <MX_SPI2_Init+0x64>)
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002bca:	4b0e      	ldr	r3, [pc, #56]	; (8002c04 <MX_SPI2_Init+0x64>)
 8002bcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bd0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002bd2:	4b0c      	ldr	r3, [pc, #48]	; (8002c04 <MX_SPI2_Init+0x64>)
 8002bd4:	2228      	movs	r2, #40	; 0x28
 8002bd6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002bd8:	4b0a      	ldr	r3, [pc, #40]	; (8002c04 <MX_SPI2_Init+0x64>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002bde:	4b09      	ldr	r3, [pc, #36]	; (8002c04 <MX_SPI2_Init+0x64>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002be4:	4b07      	ldr	r3, [pc, #28]	; (8002c04 <MX_SPI2_Init+0x64>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002bea:	4b06      	ldr	r3, [pc, #24]	; (8002c04 <MX_SPI2_Init+0x64>)
 8002bec:	220a      	movs	r2, #10
 8002bee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002bf0:	4804      	ldr	r0, [pc, #16]	; (8002c04 <MX_SPI2_Init+0x64>)
 8002bf2:	f006 f80d 	bl	8008c10 <HAL_SPI_Init>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002bfc:	f000 fc84 	bl	8003508 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002c00:	bf00      	nop
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	20002b34 	.word	0x20002b34
 8002c08:	40003800 	.word	0x40003800

08002c0c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b09a      	sub	sp, #104	; 0x68
 8002c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002c12:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002c16:	2224      	movs	r2, #36	; 0x24
 8002c18:	2100      	movs	r1, #0
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f00c fec4 	bl	800f9a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c20:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002c24:	2200      	movs	r2, #0
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c2a:	f107 0320 	add.w	r3, r7, #32
 8002c2e:	2200      	movs	r2, #0
 8002c30:	601a      	str	r2, [r3, #0]
 8002c32:	605a      	str	r2, [r3, #4]
 8002c34:	609a      	str	r2, [r3, #8]
 8002c36:	60da      	str	r2, [r3, #12]
 8002c38:	611a      	str	r2, [r3, #16]
 8002c3a:	615a      	str	r2, [r3, #20]
 8002c3c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002c3e:	463b      	mov	r3, r7
 8002c40:	2220      	movs	r2, #32
 8002c42:	2100      	movs	r1, #0
 8002c44:	4618      	mov	r0, r3
 8002c46:	f00c feaf 	bl	800f9a8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002c4a:	4b42      	ldr	r3, [pc, #264]	; (8002d54 <MX_TIM1_Init+0x148>)
 8002c4c:	4a42      	ldr	r2, [pc, #264]	; (8002d58 <MX_TIM1_Init+0x14c>)
 8002c4e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002c50:	4b40      	ldr	r3, [pc, #256]	; (8002d54 <MX_TIM1_Init+0x148>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c56:	4b3f      	ldr	r3, [pc, #252]	; (8002d54 <MX_TIM1_Init+0x148>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002c5c:	4b3d      	ldr	r3, [pc, #244]	; (8002d54 <MX_TIM1_Init+0x148>)
 8002c5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c62:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c64:	4b3b      	ldr	r3, [pc, #236]	; (8002d54 <MX_TIM1_Init+0x148>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002c6a:	4b3a      	ldr	r3, [pc, #232]	; (8002d54 <MX_TIM1_Init+0x148>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c70:	4b38      	ldr	r3, [pc, #224]	; (8002d54 <MX_TIM1_Init+0x148>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002c76:	4837      	ldr	r0, [pc, #220]	; (8002d54 <MX_TIM1_Init+0x148>)
 8002c78:	f006 fd6d 	bl	8009756 <HAL_TIM_PWM_Init>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002c82:	f000 fc41 	bl	8003508 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002c86:	2303      	movs	r3, #3
 8002c88:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002c92:	2300      	movs	r3, #0
 8002c94:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8002c96:	2300      	movs	r3, #0
 8002c98:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002caa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002cae:	4619      	mov	r1, r3
 8002cb0:	4828      	ldr	r0, [pc, #160]	; (8002d54 <MX_TIM1_Init+0x148>)
 8002cb2:	f006 fdb9 	bl	8009828 <HAL_TIM_Encoder_Init>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8002cbc:	f000 fc24 	bl	8003508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002cc8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4821      	ldr	r0, [pc, #132]	; (8002d54 <MX_TIM1_Init+0x148>)
 8002cd0:	f007 fae0 	bl	800a294 <HAL_TIMEx_MasterConfigSynchronization>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8002cda:	f000 fc15 	bl	8003508 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002cde:	2360      	movs	r3, #96	; 0x60
 8002ce0:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002cea:	2300      	movs	r3, #0
 8002cec:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002cfa:	f107 0320 	add.w	r3, r7, #32
 8002cfe:	2208      	movs	r2, #8
 8002d00:	4619      	mov	r1, r3
 8002d02:	4814      	ldr	r0, [pc, #80]	; (8002d54 <MX_TIM1_Init+0x148>)
 8002d04:	f006 ff62 	bl	8009bcc <HAL_TIM_PWM_ConfigChannel>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8002d0e:	f000 fbfb 	bl	8003508 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d12:	2300      	movs	r3, #0
 8002d14:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d16:	2300      	movs	r3, #0
 8002d18:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d22:	2300      	movs	r3, #0
 8002d24:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d2a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002d30:	463b      	mov	r3, r7
 8002d32:	4619      	mov	r1, r3
 8002d34:	4807      	ldr	r0, [pc, #28]	; (8002d54 <MX_TIM1_Init+0x148>)
 8002d36:	f007 fb29 	bl	800a38c <HAL_TIMEx_ConfigBreakDeadTime>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8002d40:	f000 fbe2 	bl	8003508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002d44:	4803      	ldr	r0, [pc, #12]	; (8002d54 <MX_TIM1_Init+0x148>)
 8002d46:	f000 ffa1 	bl	8003c8c <HAL_TIM_MspPostInit>

}
 8002d4a:	bf00      	nop
 8002d4c:	3768      	adds	r7, #104	; 0x68
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	20002e80 	.word	0x20002e80
 8002d58:	40010000 	.word	0x40010000

08002d5c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b08a      	sub	sp, #40	; 0x28
 8002d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d62:	f107 0320 	add.w	r3, r7, #32
 8002d66:	2200      	movs	r2, #0
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d6c:	1d3b      	adds	r3, r7, #4
 8002d6e:	2200      	movs	r2, #0
 8002d70:	601a      	str	r2, [r3, #0]
 8002d72:	605a      	str	r2, [r3, #4]
 8002d74:	609a      	str	r2, [r3, #8]
 8002d76:	60da      	str	r2, [r3, #12]
 8002d78:	611a      	str	r2, [r3, #16]
 8002d7a:	615a      	str	r2, [r3, #20]
 8002d7c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d7e:	4b27      	ldr	r3, [pc, #156]	; (8002e1c <MX_TIM3_Init+0xc0>)
 8002d80:	4a27      	ldr	r2, [pc, #156]	; (8002e20 <MX_TIM3_Init+0xc4>)
 8002d82:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002d84:	4b25      	ldr	r3, [pc, #148]	; (8002e1c <MX_TIM3_Init+0xc0>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d8a:	4b24      	ldr	r3, [pc, #144]	; (8002e1c <MX_TIM3_Init+0xc0>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002d90:	4b22      	ldr	r3, [pc, #136]	; (8002e1c <MX_TIM3_Init+0xc0>)
 8002d92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d96:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d98:	4b20      	ldr	r3, [pc, #128]	; (8002e1c <MX_TIM3_Init+0xc0>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d9e:	4b1f      	ldr	r3, [pc, #124]	; (8002e1c <MX_TIM3_Init+0xc0>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002da4:	481d      	ldr	r0, [pc, #116]	; (8002e1c <MX_TIM3_Init+0xc0>)
 8002da6:	f006 fcd6 	bl	8009756 <HAL_TIM_PWM_Init>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002db0:	f000 fbaa 	bl	8003508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002db4:	2300      	movs	r3, #0
 8002db6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002db8:	2300      	movs	r3, #0
 8002dba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002dbc:	f107 0320 	add.w	r3, r7, #32
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	4816      	ldr	r0, [pc, #88]	; (8002e1c <MX_TIM3_Init+0xc0>)
 8002dc4:	f007 fa66 	bl	800a294 <HAL_TIMEx_MasterConfigSynchronization>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002dce:	f000 fb9b 	bl	8003508 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002dd2:	2360      	movs	r3, #96	; 0x60
 8002dd4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dde:	2300      	movs	r3, #0
 8002de0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002de2:	1d3b      	adds	r3, r7, #4
 8002de4:	2200      	movs	r2, #0
 8002de6:	4619      	mov	r1, r3
 8002de8:	480c      	ldr	r0, [pc, #48]	; (8002e1c <MX_TIM3_Init+0xc0>)
 8002dea:	f006 feef 	bl	8009bcc <HAL_TIM_PWM_ConfigChannel>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d001      	beq.n	8002df8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002df4:	f000 fb88 	bl	8003508 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002df8:	1d3b      	adds	r3, r7, #4
 8002dfa:	2204      	movs	r2, #4
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4807      	ldr	r0, [pc, #28]	; (8002e1c <MX_TIM3_Init+0xc0>)
 8002e00:	f006 fee4 	bl	8009bcc <HAL_TIM_PWM_ConfigChannel>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002e0a:	f000 fb7d 	bl	8003508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002e0e:	4803      	ldr	r0, [pc, #12]	; (8002e1c <MX_TIM3_Init+0xc0>)
 8002e10:	f000 ff3c 	bl	8003c8c <HAL_TIM_MspPostInit>

}
 8002e14:	bf00      	nop
 8002e16:	3728      	adds	r7, #40	; 0x28
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	20002d48 	.word	0x20002d48
 8002e20:	40000400 	.word	0x40000400

08002e24 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b08a      	sub	sp, #40	; 0x28
 8002e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e2a:	f107 0320 	add.w	r3, r7, #32
 8002e2e:	2200      	movs	r2, #0
 8002e30:	601a      	str	r2, [r3, #0]
 8002e32:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e34:	1d3b      	adds	r3, r7, #4
 8002e36:	2200      	movs	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]
 8002e3a:	605a      	str	r2, [r3, #4]
 8002e3c:	609a      	str	r2, [r3, #8]
 8002e3e:	60da      	str	r2, [r3, #12]
 8002e40:	611a      	str	r2, [r3, #16]
 8002e42:	615a      	str	r2, [r3, #20]
 8002e44:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002e46:	4b27      	ldr	r3, [pc, #156]	; (8002ee4 <MX_TIM4_Init+0xc0>)
 8002e48:	4a27      	ldr	r2, [pc, #156]	; (8002ee8 <MX_TIM4_Init+0xc4>)
 8002e4a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002e4c:	4b25      	ldr	r3, [pc, #148]	; (8002ee4 <MX_TIM4_Init+0xc0>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e52:	4b24      	ldr	r3, [pc, #144]	; (8002ee4 <MX_TIM4_Init+0xc0>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 8002e58:	4b22      	ldr	r3, [pc, #136]	; (8002ee4 <MX_TIM4_Init+0xc0>)
 8002e5a:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8002e5e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e60:	4b20      	ldr	r3, [pc, #128]	; (8002ee4 <MX_TIM4_Init+0xc0>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e66:	4b1f      	ldr	r3, [pc, #124]	; (8002ee4 <MX_TIM4_Init+0xc0>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002e6c:	481d      	ldr	r0, [pc, #116]	; (8002ee4 <MX_TIM4_Init+0xc0>)
 8002e6e:	f006 fc72 	bl	8009756 <HAL_TIM_PWM_Init>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d001      	beq.n	8002e7c <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002e78:	f000 fb46 	bl	8003508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e80:	2300      	movs	r3, #0
 8002e82:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002e84:	f107 0320 	add.w	r3, r7, #32
 8002e88:	4619      	mov	r1, r3
 8002e8a:	4816      	ldr	r0, [pc, #88]	; (8002ee4 <MX_TIM4_Init+0xc0>)
 8002e8c:	f007 fa02 	bl	800a294 <HAL_TIMEx_MasterConfigSynchronization>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002e96:	f000 fb37 	bl	8003508 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e9a:	2360      	movs	r3, #96	; 0x60
 8002e9c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002eaa:	1d3b      	adds	r3, r7, #4
 8002eac:	2208      	movs	r2, #8
 8002eae:	4619      	mov	r1, r3
 8002eb0:	480c      	ldr	r0, [pc, #48]	; (8002ee4 <MX_TIM4_Init+0xc0>)
 8002eb2:	f006 fe8b 	bl	8009bcc <HAL_TIM_PWM_ConfigChannel>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d001      	beq.n	8002ec0 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002ebc:	f000 fb24 	bl	8003508 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002ec0:	1d3b      	adds	r3, r7, #4
 8002ec2:	220c      	movs	r2, #12
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4807      	ldr	r0, [pc, #28]	; (8002ee4 <MX_TIM4_Init+0xc0>)
 8002ec8:	f006 fe80 	bl	8009bcc <HAL_TIM_PWM_ConfigChannel>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002ed2:	f000 fb19 	bl	8003508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002ed6:	4803      	ldr	r0, [pc, #12]	; (8002ee4 <MX_TIM4_Init+0xc0>)
 8002ed8:	f000 fed8 	bl	8003c8c <HAL_TIM_MspPostInit>

}
 8002edc:	bf00      	nop
 8002ede:	3728      	adds	r7, #40	; 0x28
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	20002bcc 	.word	0x20002bcc
 8002ee8:	40000800 	.word	0x40000800

08002eec <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ef2:	463b      	mov	r3, r7
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002efa:	4b15      	ldr	r3, [pc, #84]	; (8002f50 <MX_TIM6_Init+0x64>)
 8002efc:	4a15      	ldr	r2, [pc, #84]	; (8002f54 <MX_TIM6_Init+0x68>)
 8002efe:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8002f00:	4b13      	ldr	r3, [pc, #76]	; (8002f50 <MX_TIM6_Init+0x64>)
 8002f02:	2259      	movs	r2, #89	; 0x59
 8002f04:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f06:	4b12      	ldr	r3, [pc, #72]	; (8002f50 <MX_TIM6_Init+0x64>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8002f0c:	4b10      	ldr	r3, [pc, #64]	; (8002f50 <MX_TIM6_Init+0x64>)
 8002f0e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002f12:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f14:	4b0e      	ldr	r3, [pc, #56]	; (8002f50 <MX_TIM6_Init+0x64>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002f1a:	480d      	ldr	r0, [pc, #52]	; (8002f50 <MX_TIM6_Init+0x64>)
 8002f1c:	f006 fbcc 	bl	80096b8 <HAL_TIM_Base_Init>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002f26:	f000 faef 	bl	8003508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002f32:	463b      	mov	r3, r7
 8002f34:	4619      	mov	r1, r3
 8002f36:	4806      	ldr	r0, [pc, #24]	; (8002f50 <MX_TIM6_Init+0x64>)
 8002f38:	f007 f9ac 	bl	800a294 <HAL_TIMEx_MasterConfigSynchronization>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002f42:	f000 fae1 	bl	8003508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002f46:	bf00      	nop
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	20002e40 	.word	0x20002e40
 8002f54:	40001000 	.word	0x40001000

08002f58 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f5e:	463b      	mov	r3, r7
 8002f60:	2200      	movs	r2, #0
 8002f62:	601a      	str	r2, [r3, #0]
 8002f64:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002f66:	4b14      	ldr	r3, [pc, #80]	; (8002fb8 <MX_TIM7_Init+0x60>)
 8002f68:	4a14      	ldr	r2, [pc, #80]	; (8002fbc <MX_TIM7_Init+0x64>)
 8002f6a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 89;
 8002f6c:	4b12      	ldr	r3, [pc, #72]	; (8002fb8 <MX_TIM7_Init+0x60>)
 8002f6e:	2259      	movs	r2, #89	; 0x59
 8002f70:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f72:	4b11      	ldr	r3, [pc, #68]	; (8002fb8 <MX_TIM7_Init+0x60>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100;
 8002f78:	4b0f      	ldr	r3, [pc, #60]	; (8002fb8 <MX_TIM7_Init+0x60>)
 8002f7a:	2264      	movs	r2, #100	; 0x64
 8002f7c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f7e:	4b0e      	ldr	r3, [pc, #56]	; (8002fb8 <MX_TIM7_Init+0x60>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002f84:	480c      	ldr	r0, [pc, #48]	; (8002fb8 <MX_TIM7_Init+0x60>)
 8002f86:	f006 fb97 	bl	80096b8 <HAL_TIM_Base_Init>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d001      	beq.n	8002f94 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8002f90:	f000 faba 	bl	8003508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f94:	2300      	movs	r3, #0
 8002f96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002f9c:	463b      	mov	r3, r7
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4805      	ldr	r0, [pc, #20]	; (8002fb8 <MX_TIM7_Init+0x60>)
 8002fa2:	f007 f977 	bl	800a294 <HAL_TIMEx_MasterConfigSynchronization>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8002fac:	f000 faac 	bl	8003508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002fb0:	bf00      	nop
 8002fb2:	3708      	adds	r7, #8
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	20002fe8 	.word	0x20002fe8
 8002fbc:	40001400 	.word	0x40001400

08002fc0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b08c      	sub	sp, #48	; 0x30
 8002fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002fc6:	f107 030c 	add.w	r3, r7, #12
 8002fca:	2224      	movs	r2, #36	; 0x24
 8002fcc:	2100      	movs	r1, #0
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f00c fcea 	bl	800f9a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fd4:	1d3b      	adds	r3, r7, #4
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002fdc:	4b22      	ldr	r3, [pc, #136]	; (8003068 <MX_TIM8_Init+0xa8>)
 8002fde:	4a23      	ldr	r2, [pc, #140]	; (800306c <MX_TIM8_Init+0xac>)
 8002fe0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002fe2:	4b21      	ldr	r3, [pc, #132]	; (8003068 <MX_TIM8_Init+0xa8>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8002fe8:	4b1f      	ldr	r3, [pc, #124]	; (8003068 <MX_TIM8_Init+0xa8>)
 8002fea:	2210      	movs	r2, #16
 8002fec:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002fee:	4b1e      	ldr	r3, [pc, #120]	; (8003068 <MX_TIM8_Init+0xa8>)
 8002ff0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ff4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ff6:	4b1c      	ldr	r3, [pc, #112]	; (8003068 <MX_TIM8_Init+0xa8>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002ffc:	4b1a      	ldr	r3, [pc, #104]	; (8003068 <MX_TIM8_Init+0xa8>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003002:	4b19      	ldr	r3, [pc, #100]	; (8003068 <MX_TIM8_Init+0xa8>)
 8003004:	2200      	movs	r2, #0
 8003006:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003008:	2303      	movs	r3, #3
 800300a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800300c:	2300      	movs	r3, #0
 800300e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003010:	2301      	movs	r3, #1
 8003012:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003014:	2300      	movs	r3, #0
 8003016:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003018:	2300      	movs	r3, #0
 800301a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800301c:	2300      	movs	r3, #0
 800301e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003020:	2301      	movs	r3, #1
 8003022:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003024:	2300      	movs	r3, #0
 8003026:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003028:	2300      	movs	r3, #0
 800302a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800302c:	f107 030c 	add.w	r3, r7, #12
 8003030:	4619      	mov	r1, r3
 8003032:	480d      	ldr	r0, [pc, #52]	; (8003068 <MX_TIM8_Init+0xa8>)
 8003034:	f006 fbf8 	bl	8009828 <HAL_TIM_Encoder_Init>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800303e:	f000 fa63 	bl	8003508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003042:	2300      	movs	r3, #0
 8003044:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003046:	2300      	movs	r3, #0
 8003048:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800304a:	1d3b      	adds	r3, r7, #4
 800304c:	4619      	mov	r1, r3
 800304e:	4806      	ldr	r0, [pc, #24]	; (8003068 <MX_TIM8_Init+0xa8>)
 8003050:	f007 f920 	bl	800a294 <HAL_TIMEx_MasterConfigSynchronization>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800305a:	f000 fa55 	bl	8003508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800305e:	bf00      	nop
 8003060:	3730      	adds	r7, #48	; 0x30
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	20002b8c 	.word	0x20002b8c
 800306c:	40010400 	.word	0x40010400

08003070 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b088      	sub	sp, #32
 8003074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003076:	1d3b      	adds	r3, r7, #4
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]
 800307c:	605a      	str	r2, [r3, #4]
 800307e:	609a      	str	r2, [r3, #8]
 8003080:	60da      	str	r2, [r3, #12]
 8003082:	611a      	str	r2, [r3, #16]
 8003084:	615a      	str	r2, [r3, #20]
 8003086:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8003088:	4b1e      	ldr	r3, [pc, #120]	; (8003104 <MX_TIM10_Init+0x94>)
 800308a:	4a1f      	ldr	r2, [pc, #124]	; (8003108 <MX_TIM10_Init+0x98>)
 800308c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800308e:	4b1d      	ldr	r3, [pc, #116]	; (8003104 <MX_TIM10_Init+0x94>)
 8003090:	2200      	movs	r2, #0
 8003092:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003094:	4b1b      	ldr	r3, [pc, #108]	; (8003104 <MX_TIM10_Init+0x94>)
 8003096:	2200      	movs	r2, #0
 8003098:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800309a:	4b1a      	ldr	r3, [pc, #104]	; (8003104 <MX_TIM10_Init+0x94>)
 800309c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030a0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030a2:	4b18      	ldr	r3, [pc, #96]	; (8003104 <MX_TIM10_Init+0x94>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030a8:	4b16      	ldr	r3, [pc, #88]	; (8003104 <MX_TIM10_Init+0x94>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80030ae:	4815      	ldr	r0, [pc, #84]	; (8003104 <MX_TIM10_Init+0x94>)
 80030b0:	f006 fb02 	bl	80096b8 <HAL_TIM_Base_Init>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80030ba:	f000 fa25 	bl	8003508 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80030be:	4811      	ldr	r0, [pc, #68]	; (8003104 <MX_TIM10_Init+0x94>)
 80030c0:	f006 fb49 	bl	8009756 <HAL_TIM_PWM_Init>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80030ca:	f000 fa1d 	bl	8003508 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80030ce:	2360      	movs	r3, #96	; 0x60
 80030d0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80030d2:	2300      	movs	r3, #0
 80030d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030d6:	2300      	movs	r3, #0
 80030d8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80030da:	2300      	movs	r3, #0
 80030dc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80030de:	1d3b      	adds	r3, r7, #4
 80030e0:	2200      	movs	r2, #0
 80030e2:	4619      	mov	r1, r3
 80030e4:	4807      	ldr	r0, [pc, #28]	; (8003104 <MX_TIM10_Init+0x94>)
 80030e6:	f006 fd71 	bl	8009bcc <HAL_TIM_PWM_ConfigChannel>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d001      	beq.n	80030f4 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80030f0:	f000 fa0a 	bl	8003508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80030f4:	4803      	ldr	r0, [pc, #12]	; (8003104 <MX_TIM10_Init+0x94>)
 80030f6:	f000 fdc9 	bl	8003c8c <HAL_TIM_MspPostInit>

}
 80030fa:	bf00      	nop
 80030fc:	3720      	adds	r7, #32
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	20002ca8 	.word	0x20002ca8
 8003108:	40014400 	.word	0x40014400

0800310c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b088      	sub	sp, #32
 8003110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003112:	1d3b      	adds	r3, r7, #4
 8003114:	2200      	movs	r2, #0
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	605a      	str	r2, [r3, #4]
 800311a:	609a      	str	r2, [r3, #8]
 800311c:	60da      	str	r2, [r3, #12]
 800311e:	611a      	str	r2, [r3, #16]
 8003120:	615a      	str	r2, [r3, #20]
 8003122:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8003124:	4b1e      	ldr	r3, [pc, #120]	; (80031a0 <MX_TIM11_Init+0x94>)
 8003126:	4a1f      	ldr	r2, [pc, #124]	; (80031a4 <MX_TIM11_Init+0x98>)
 8003128:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 800312a:	4b1d      	ldr	r3, [pc, #116]	; (80031a0 <MX_TIM11_Init+0x94>)
 800312c:	2200      	movs	r2, #0
 800312e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003130:	4b1b      	ldr	r3, [pc, #108]	; (80031a0 <MX_TIM11_Init+0x94>)
 8003132:	2200      	movs	r2, #0
 8003134:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8003136:	4b1a      	ldr	r3, [pc, #104]	; (80031a0 <MX_TIM11_Init+0x94>)
 8003138:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800313c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800313e:	4b18      	ldr	r3, [pc, #96]	; (80031a0 <MX_TIM11_Init+0x94>)
 8003140:	2200      	movs	r2, #0
 8003142:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003144:	4b16      	ldr	r3, [pc, #88]	; (80031a0 <MX_TIM11_Init+0x94>)
 8003146:	2200      	movs	r2, #0
 8003148:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800314a:	4815      	ldr	r0, [pc, #84]	; (80031a0 <MX_TIM11_Init+0x94>)
 800314c:	f006 fab4 	bl	80096b8 <HAL_TIM_Base_Init>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8003156:	f000 f9d7 	bl	8003508 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800315a:	4811      	ldr	r0, [pc, #68]	; (80031a0 <MX_TIM11_Init+0x94>)
 800315c:	f006 fafb 	bl	8009756 <HAL_TIM_PWM_Init>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8003166:	f000 f9cf 	bl	8003508 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800316a:	2360      	movs	r3, #96	; 0x60
 800316c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800316e:	2300      	movs	r3, #0
 8003170:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003172:	2300      	movs	r3, #0
 8003174:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003176:	2300      	movs	r3, #0
 8003178:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800317a:	1d3b      	adds	r3, r7, #4
 800317c:	2200      	movs	r2, #0
 800317e:	4619      	mov	r1, r3
 8003180:	4807      	ldr	r0, [pc, #28]	; (80031a0 <MX_TIM11_Init+0x94>)
 8003182:	f006 fd23 	bl	8009bcc <HAL_TIM_PWM_ConfigChannel>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d001      	beq.n	8003190 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 800318c:	f000 f9bc 	bl	8003508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8003190:	4803      	ldr	r0, [pc, #12]	; (80031a0 <MX_TIM11_Init+0x94>)
 8003192:	f000 fd7b 	bl	8003c8c <HAL_TIM_MspPostInit>

}
 8003196:	bf00      	nop
 8003198:	3720      	adds	r7, #32
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	20002d94 	.word	0x20002d94
 80031a4:	40014800 	.word	0x40014800

080031a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80031ac:	4b11      	ldr	r3, [pc, #68]	; (80031f4 <MX_USART2_UART_Init+0x4c>)
 80031ae:	4a12      	ldr	r2, [pc, #72]	; (80031f8 <MX_USART2_UART_Init+0x50>)
 80031b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80031b2:	4b10      	ldr	r3, [pc, #64]	; (80031f4 <MX_USART2_UART_Init+0x4c>)
 80031b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80031b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80031ba:	4b0e      	ldr	r3, [pc, #56]	; (80031f4 <MX_USART2_UART_Init+0x4c>)
 80031bc:	2200      	movs	r2, #0
 80031be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80031c0:	4b0c      	ldr	r3, [pc, #48]	; (80031f4 <MX_USART2_UART_Init+0x4c>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80031c6:	4b0b      	ldr	r3, [pc, #44]	; (80031f4 <MX_USART2_UART_Init+0x4c>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80031cc:	4b09      	ldr	r3, [pc, #36]	; (80031f4 <MX_USART2_UART_Init+0x4c>)
 80031ce:	220c      	movs	r2, #12
 80031d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031d2:	4b08      	ldr	r3, [pc, #32]	; (80031f4 <MX_USART2_UART_Init+0x4c>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031d8:	4b06      	ldr	r3, [pc, #24]	; (80031f4 <MX_USART2_UART_Init+0x4c>)
 80031da:	2200      	movs	r2, #0
 80031dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80031de:	4805      	ldr	r0, [pc, #20]	; (80031f4 <MX_USART2_UART_Init+0x4c>)
 80031e0:	f007 f93a 	bl	800a458 <HAL_UART_Init>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80031ea:	f000 f98d 	bl	8003508 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80031ee:	bf00      	nop
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	20002f48 	.word	0x20002f48
 80031f8:	40004400 	.word	0x40004400

080031fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003202:	2300      	movs	r3, #0
 8003204:	607b      	str	r3, [r7, #4]
 8003206:	4b14      	ldr	r3, [pc, #80]	; (8003258 <MX_DMA_Init+0x5c>)
 8003208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320a:	4a13      	ldr	r2, [pc, #76]	; (8003258 <MX_DMA_Init+0x5c>)
 800320c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003210:	6313      	str	r3, [r2, #48]	; 0x30
 8003212:	4b11      	ldr	r3, [pc, #68]	; (8003258 <MX_DMA_Init+0x5c>)
 8003214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003216:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800321a:	607b      	str	r3, [r7, #4]
 800321c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800321e:	2200      	movs	r2, #0
 8003220:	2100      	movs	r1, #0
 8003222:	203a      	movs	r0, #58	; 0x3a
 8003224:	f001 fdfb 	bl	8004e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003228:	203a      	movs	r0, #58	; 0x3a
 800322a:	f001 fe14 	bl	8004e56 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800322e:	2200      	movs	r2, #0
 8003230:	2100      	movs	r1, #0
 8003232:	203b      	movs	r0, #59	; 0x3b
 8003234:	f001 fdf3 	bl	8004e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8003238:	203b      	movs	r0, #59	; 0x3b
 800323a:	f001 fe0c 	bl	8004e56 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800323e:	2200      	movs	r2, #0
 8003240:	2100      	movs	r1, #0
 8003242:	2045      	movs	r0, #69	; 0x45
 8003244:	f001 fdeb 	bl	8004e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8003248:	2045      	movs	r0, #69	; 0x45
 800324a:	f001 fe04 	bl	8004e56 <HAL_NVIC_EnableIRQ>

}
 800324e:	bf00      	nop
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	40023800 	.word	0x40023800

0800325c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08c      	sub	sp, #48	; 0x30
 8003260:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003262:	f107 031c 	add.w	r3, r7, #28
 8003266:	2200      	movs	r2, #0
 8003268:	601a      	str	r2, [r3, #0]
 800326a:	605a      	str	r2, [r3, #4]
 800326c:	609a      	str	r2, [r3, #8]
 800326e:	60da      	str	r2, [r3, #12]
 8003270:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003272:	2300      	movs	r3, #0
 8003274:	61bb      	str	r3, [r7, #24]
 8003276:	4b9c      	ldr	r3, [pc, #624]	; (80034e8 <MX_GPIO_Init+0x28c>)
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	4a9b      	ldr	r2, [pc, #620]	; (80034e8 <MX_GPIO_Init+0x28c>)
 800327c:	f043 0310 	orr.w	r3, r3, #16
 8003280:	6313      	str	r3, [r2, #48]	; 0x30
 8003282:	4b99      	ldr	r3, [pc, #612]	; (80034e8 <MX_GPIO_Init+0x28c>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	f003 0310 	and.w	r3, r3, #16
 800328a:	61bb      	str	r3, [r7, #24]
 800328c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800328e:	2300      	movs	r3, #0
 8003290:	617b      	str	r3, [r7, #20]
 8003292:	4b95      	ldr	r3, [pc, #596]	; (80034e8 <MX_GPIO_Init+0x28c>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003296:	4a94      	ldr	r2, [pc, #592]	; (80034e8 <MX_GPIO_Init+0x28c>)
 8003298:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800329c:	6313      	str	r3, [r2, #48]	; 0x30
 800329e:	4b92      	ldr	r3, [pc, #584]	; (80034e8 <MX_GPIO_Init+0x28c>)
 80032a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032a6:	617b      	str	r3, [r7, #20]
 80032a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032aa:	2300      	movs	r3, #0
 80032ac:	613b      	str	r3, [r7, #16]
 80032ae:	4b8e      	ldr	r3, [pc, #568]	; (80034e8 <MX_GPIO_Init+0x28c>)
 80032b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b2:	4a8d      	ldr	r2, [pc, #564]	; (80034e8 <MX_GPIO_Init+0x28c>)
 80032b4:	f043 0304 	orr.w	r3, r3, #4
 80032b8:	6313      	str	r3, [r2, #48]	; 0x30
 80032ba:	4b8b      	ldr	r3, [pc, #556]	; (80034e8 <MX_GPIO_Init+0x28c>)
 80032bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032be:	f003 0304 	and.w	r3, r3, #4
 80032c2:	613b      	str	r3, [r7, #16]
 80032c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032c6:	2300      	movs	r3, #0
 80032c8:	60fb      	str	r3, [r7, #12]
 80032ca:	4b87      	ldr	r3, [pc, #540]	; (80034e8 <MX_GPIO_Init+0x28c>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ce:	4a86      	ldr	r2, [pc, #536]	; (80034e8 <MX_GPIO_Init+0x28c>)
 80032d0:	f043 0301 	orr.w	r3, r3, #1
 80032d4:	6313      	str	r3, [r2, #48]	; 0x30
 80032d6:	4b84      	ldr	r3, [pc, #528]	; (80034e8 <MX_GPIO_Init+0x28c>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032e2:	2300      	movs	r3, #0
 80032e4:	60bb      	str	r3, [r7, #8]
 80032e6:	4b80      	ldr	r3, [pc, #512]	; (80034e8 <MX_GPIO_Init+0x28c>)
 80032e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ea:	4a7f      	ldr	r2, [pc, #508]	; (80034e8 <MX_GPIO_Init+0x28c>)
 80032ec:	f043 0302 	orr.w	r3, r3, #2
 80032f0:	6313      	str	r3, [r2, #48]	; 0x30
 80032f2:	4b7d      	ldr	r3, [pc, #500]	; (80034e8 <MX_GPIO_Init+0x28c>)
 80032f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	60bb      	str	r3, [r7, #8]
 80032fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032fe:	2300      	movs	r3, #0
 8003300:	607b      	str	r3, [r7, #4]
 8003302:	4b79      	ldr	r3, [pc, #484]	; (80034e8 <MX_GPIO_Init+0x28c>)
 8003304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003306:	4a78      	ldr	r2, [pc, #480]	; (80034e8 <MX_GPIO_Init+0x28c>)
 8003308:	f043 0308 	orr.w	r3, r3, #8
 800330c:	6313      	str	r3, [r2, #48]	; 0x30
 800330e:	4b76      	ldr	r3, [pc, #472]	; (80034e8 <MX_GPIO_Init+0x28c>)
 8003310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003312:	f003 0308 	and.w	r3, r3, #8
 8003316:	607b      	str	r3, [r7, #4]
 8003318:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 800331a:	2200      	movs	r2, #0
 800331c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003320:	4872      	ldr	r0, [pc, #456]	; (80034ec <MX_GPIO_Init+0x290>)
 8003322:	f002 fb11 	bl	8005948 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8003326:	2200      	movs	r2, #0
 8003328:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800332c:	4870      	ldr	r0, [pc, #448]	; (80034f0 <MX_GPIO_Init+0x294>)
 800332e:	f002 fb0b 	bl	8005948 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8003332:	2200      	movs	r2, #0
 8003334:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003338:	486e      	ldr	r0, [pc, #440]	; (80034f4 <MX_GPIO_Init+0x298>)
 800333a:	f002 fb05 	bl	8005948 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800333e:	2200      	movs	r2, #0
 8003340:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8003344:	486c      	ldr	r0, [pc, #432]	; (80034f8 <MX_GPIO_Init+0x29c>)
 8003346:	f002 faff 	bl	8005948 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800334a:	2304      	movs	r3, #4
 800334c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800334e:	4b6b      	ldr	r3, [pc, #428]	; (80034fc <MX_GPIO_Init+0x2a0>)
 8003350:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003352:	2300      	movs	r3, #0
 8003354:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003356:	f107 031c 	add.w	r3, r7, #28
 800335a:	4619      	mov	r1, r3
 800335c:	4863      	ldr	r0, [pc, #396]	; (80034ec <MX_GPIO_Init+0x290>)
 800335e:	f002 f931 	bl	80055c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003362:	230f      	movs	r3, #15
 8003364:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003366:	2303      	movs	r3, #3
 8003368:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800336a:	2300      	movs	r3, #0
 800336c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800336e:	f107 031c 	add.w	r3, r7, #28
 8003372:	4619      	mov	r1, r3
 8003374:	4862      	ldr	r0, [pc, #392]	; (8003500 <MX_GPIO_Init+0x2a4>)
 8003376:	f002 f925 	bl	80055c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800337a:	23e1      	movs	r3, #225	; 0xe1
 800337c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800337e:	2303      	movs	r3, #3
 8003380:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003382:	2300      	movs	r3, #0
 8003384:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003386:	f107 031c 	add.w	r3, r7, #28
 800338a:	4619      	mov	r1, r3
 800338c:	485a      	ldr	r0, [pc, #360]	; (80034f8 <MX_GPIO_Init+0x29c>)
 800338e:	f002 f919 	bl	80055c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003392:	2303      	movs	r3, #3
 8003394:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003396:	2303      	movs	r3, #3
 8003398:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800339a:	2300      	movs	r3, #0
 800339c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800339e:	f107 031c 	add.w	r3, r7, #28
 80033a2:	4619      	mov	r1, r3
 80033a4:	4852      	ldr	r0, [pc, #328]	; (80034f0 <MX_GPIO_Init+0x294>)
 80033a6:	f002 f90d 	bl	80055c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80033aa:	2304      	movs	r3, #4
 80033ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033ae:	2300      	movs	r3, #0
 80033b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80033b2:	2301      	movs	r3, #1
 80033b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033b6:	f107 031c 	add.w	r3, r7, #28
 80033ba:	4619      	mov	r1, r3
 80033bc:	484c      	ldr	r0, [pc, #304]	; (80034f0 <MX_GPIO_Init+0x294>)
 80033be:	f002 f901 	bl	80055c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 80033c2:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 80033c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033c8:	2300      	movs	r3, #0
 80033ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80033cc:	2301      	movs	r3, #1
 80033ce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80033d0:	f107 031c 	add.w	r3, r7, #28
 80033d4:	4619      	mov	r1, r3
 80033d6:	4845      	ldr	r0, [pc, #276]	; (80034ec <MX_GPIO_Init+0x290>)
 80033d8:	f002 f8f4 	bl	80055c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80033dc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80033e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033e2:	2301      	movs	r3, #1
 80033e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e6:	2300      	movs	r3, #0
 80033e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ea:	2300      	movs	r3, #0
 80033ec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80033ee:	f107 031c 	add.w	r3, r7, #28
 80033f2:	4619      	mov	r1, r3
 80033f4:	483d      	ldr	r0, [pc, #244]	; (80034ec <MX_GPIO_Init+0x290>)
 80033f6:	f002 f8e5 	bl	80055c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80033fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003400:	2301      	movs	r3, #1
 8003402:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003404:	2300      	movs	r3, #0
 8003406:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003408:	2300      	movs	r3, #0
 800340a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800340c:	f107 031c 	add.w	r3, r7, #28
 8003410:	4619      	mov	r1, r3
 8003412:	4837      	ldr	r0, [pc, #220]	; (80034f0 <MX_GPIO_Init+0x294>)
 8003414:	f002 f8d6 	bl	80055c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003418:	f44f 7380 	mov.w	r3, #256	; 0x100
 800341c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800341e:	4b39      	ldr	r3, [pc, #228]	; (8003504 <MX_GPIO_Init+0x2a8>)
 8003420:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003422:	2300      	movs	r3, #0
 8003424:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003426:	f107 031c 	add.w	r3, r7, #28
 800342a:	4619      	mov	r1, r3
 800342c:	4831      	ldr	r0, [pc, #196]	; (80034f4 <MX_GPIO_Init+0x298>)
 800342e:	f002 f8c9 	bl	80055c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003432:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003436:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003438:	2301      	movs	r3, #1
 800343a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800343c:	2300      	movs	r3, #0
 800343e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003440:	2300      	movs	r3, #0
 8003442:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003444:	f107 031c 	add.w	r3, r7, #28
 8003448:	4619      	mov	r1, r3
 800344a:	482a      	ldr	r0, [pc, #168]	; (80034f4 <MX_GPIO_Init+0x298>)
 800344c:	f002 f8ba 	bl	80055c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003450:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003454:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003456:	2301      	movs	r3, #1
 8003458:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800345a:	2301      	movs	r3, #1
 800345c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800345e:	2300      	movs	r3, #0
 8003460:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003462:	f107 031c 	add.w	r3, r7, #28
 8003466:	4619      	mov	r1, r3
 8003468:	4822      	ldr	r0, [pc, #136]	; (80034f4 <MX_GPIO_Init+0x298>)
 800346a:	f002 f8ab 	bl	80055c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800346e:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8003472:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003474:	2301      	movs	r3, #1
 8003476:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003478:	2300      	movs	r3, #0
 800347a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800347c:	2300      	movs	r3, #0
 800347e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003480:	f107 031c 	add.w	r3, r7, #28
 8003484:	4619      	mov	r1, r3
 8003486:	481c      	ldr	r0, [pc, #112]	; (80034f8 <MX_GPIO_Init+0x29c>)
 8003488:	f002 f89c 	bl	80055c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800348c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003490:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003492:	2300      	movs	r3, #0
 8003494:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003496:	2300      	movs	r3, #0
 8003498:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800349a:	f107 031c 	add.w	r3, r7, #28
 800349e:	4619      	mov	r1, r3
 80034a0:	4815      	ldr	r0, [pc, #84]	; (80034f8 <MX_GPIO_Init+0x29c>)
 80034a2:	f002 f88f 	bl	80055c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 80034a6:	239b      	movs	r3, #155	; 0x9b
 80034a8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034aa:	2300      	movs	r3, #0
 80034ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034ae:	2301      	movs	r3, #1
 80034b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034b2:	f107 031c 	add.w	r3, r7, #28
 80034b6:	4619      	mov	r1, r3
 80034b8:	480e      	ldr	r0, [pc, #56]	; (80034f4 <MX_GPIO_Init+0x298>)
 80034ba:	f002 f883 	bl	80055c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80034be:	2200      	movs	r2, #0
 80034c0:	2100      	movs	r1, #0
 80034c2:	2008      	movs	r0, #8
 80034c4:	f001 fcab 	bl	8004e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80034c8:	2008      	movs	r0, #8
 80034ca:	f001 fcc4 	bl	8004e56 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80034ce:	2200      	movs	r2, #0
 80034d0:	2100      	movs	r1, #0
 80034d2:	2017      	movs	r0, #23
 80034d4:	f001 fca3 	bl	8004e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80034d8:	2017      	movs	r0, #23
 80034da:	f001 fcbc 	bl	8004e56 <HAL_NVIC_EnableIRQ>

}
 80034de:	bf00      	nop
 80034e0:	3730      	adds	r7, #48	; 0x30
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	40023800 	.word	0x40023800
 80034ec:	40021000 	.word	0x40021000
 80034f0:	40020400 	.word	0x40020400
 80034f4:	40020c00 	.word	0x40020c00
 80034f8:	40020000 	.word	0x40020000
 80034fc:	10310000 	.word	0x10310000
 8003500:	40020800 	.word	0x40020800
 8003504:	10110000 	.word	0x10110000

08003508 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800350c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800350e:	e7fe      	b.n	800350e <Error_Handler+0x6>

08003510 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003516:	2300      	movs	r3, #0
 8003518:	607b      	str	r3, [r7, #4]
 800351a:	4b10      	ldr	r3, [pc, #64]	; (800355c <HAL_MspInit+0x4c>)
 800351c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800351e:	4a0f      	ldr	r2, [pc, #60]	; (800355c <HAL_MspInit+0x4c>)
 8003520:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003524:	6453      	str	r3, [r2, #68]	; 0x44
 8003526:	4b0d      	ldr	r3, [pc, #52]	; (800355c <HAL_MspInit+0x4c>)
 8003528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800352a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800352e:	607b      	str	r3, [r7, #4]
 8003530:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	603b      	str	r3, [r7, #0]
 8003536:	4b09      	ldr	r3, [pc, #36]	; (800355c <HAL_MspInit+0x4c>)
 8003538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353a:	4a08      	ldr	r2, [pc, #32]	; (800355c <HAL_MspInit+0x4c>)
 800353c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003540:	6413      	str	r3, [r2, #64]	; 0x40
 8003542:	4b06      	ldr	r3, [pc, #24]	; (800355c <HAL_MspInit+0x4c>)
 8003544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800354a:	603b      	str	r3, [r7, #0]
 800354c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800354e:	bf00      	nop
 8003550:	370c      	adds	r7, #12
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	40023800 	.word	0x40023800

08003560 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b08c      	sub	sp, #48	; 0x30
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003568:	f107 031c 	add.w	r3, r7, #28
 800356c:	2200      	movs	r2, #0
 800356e:	601a      	str	r2, [r3, #0]
 8003570:	605a      	str	r2, [r3, #4]
 8003572:	609a      	str	r2, [r3, #8]
 8003574:	60da      	str	r2, [r3, #12]
 8003576:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a4a      	ldr	r2, [pc, #296]	; (80036a8 <HAL_ADC_MspInit+0x148>)
 800357e:	4293      	cmp	r3, r2
 8003580:	f040 808e 	bne.w	80036a0 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003584:	2300      	movs	r3, #0
 8003586:	61bb      	str	r3, [r7, #24]
 8003588:	4b48      	ldr	r3, [pc, #288]	; (80036ac <HAL_ADC_MspInit+0x14c>)
 800358a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358c:	4a47      	ldr	r2, [pc, #284]	; (80036ac <HAL_ADC_MspInit+0x14c>)
 800358e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003592:	6453      	str	r3, [r2, #68]	; 0x44
 8003594:	4b45      	ldr	r3, [pc, #276]	; (80036ac <HAL_ADC_MspInit+0x14c>)
 8003596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003598:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800359c:	61bb      	str	r3, [r7, #24]
 800359e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035a0:	2300      	movs	r3, #0
 80035a2:	617b      	str	r3, [r7, #20]
 80035a4:	4b41      	ldr	r3, [pc, #260]	; (80036ac <HAL_ADC_MspInit+0x14c>)
 80035a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a8:	4a40      	ldr	r2, [pc, #256]	; (80036ac <HAL_ADC_MspInit+0x14c>)
 80035aa:	f043 0304 	orr.w	r3, r3, #4
 80035ae:	6313      	str	r3, [r2, #48]	; 0x30
 80035b0:	4b3e      	ldr	r3, [pc, #248]	; (80036ac <HAL_ADC_MspInit+0x14c>)
 80035b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b4:	f003 0304 	and.w	r3, r3, #4
 80035b8:	617b      	str	r3, [r7, #20]
 80035ba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035bc:	2300      	movs	r3, #0
 80035be:	613b      	str	r3, [r7, #16]
 80035c0:	4b3a      	ldr	r3, [pc, #232]	; (80036ac <HAL_ADC_MspInit+0x14c>)
 80035c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c4:	4a39      	ldr	r2, [pc, #228]	; (80036ac <HAL_ADC_MspInit+0x14c>)
 80035c6:	f043 0301 	orr.w	r3, r3, #1
 80035ca:	6313      	str	r3, [r2, #48]	; 0x30
 80035cc:	4b37      	ldr	r3, [pc, #220]	; (80036ac <HAL_ADC_MspInit+0x14c>)
 80035ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	613b      	str	r3, [r7, #16]
 80035d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035d8:	2300      	movs	r3, #0
 80035da:	60fb      	str	r3, [r7, #12]
 80035dc:	4b33      	ldr	r3, [pc, #204]	; (80036ac <HAL_ADC_MspInit+0x14c>)
 80035de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e0:	4a32      	ldr	r2, [pc, #200]	; (80036ac <HAL_ADC_MspInit+0x14c>)
 80035e2:	f043 0302 	orr.w	r3, r3, #2
 80035e6:	6313      	str	r3, [r2, #48]	; 0x30
 80035e8:	4b30      	ldr	r3, [pc, #192]	; (80036ac <HAL_ADC_MspInit+0x14c>)
 80035ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ec:	f003 0302 	and.w	r3, r3, #2
 80035f0:	60fb      	str	r3, [r7, #12]
 80035f2:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80035f4:	230f      	movs	r3, #15
 80035f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035f8:	2303      	movs	r3, #3
 80035fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035fc:	2300      	movs	r3, #0
 80035fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003600:	f107 031c 	add.w	r3, r7, #28
 8003604:	4619      	mov	r1, r3
 8003606:	482a      	ldr	r0, [pc, #168]	; (80036b0 <HAL_ADC_MspInit+0x150>)
 8003608:	f001 ffdc 	bl	80055c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800360c:	23ff      	movs	r3, #255	; 0xff
 800360e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003610:	2303      	movs	r3, #3
 8003612:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003614:	2300      	movs	r3, #0
 8003616:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003618:	f107 031c 	add.w	r3, r7, #28
 800361c:	4619      	mov	r1, r3
 800361e:	4825      	ldr	r0, [pc, #148]	; (80036b4 <HAL_ADC_MspInit+0x154>)
 8003620:	f001 ffd0 	bl	80055c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003624:	2303      	movs	r3, #3
 8003626:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003628:	2303      	movs	r3, #3
 800362a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362c:	2300      	movs	r3, #0
 800362e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003630:	f107 031c 	add.w	r3, r7, #28
 8003634:	4619      	mov	r1, r3
 8003636:	4820      	ldr	r0, [pc, #128]	; (80036b8 <HAL_ADC_MspInit+0x158>)
 8003638:	f001 ffc4 	bl	80055c4 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 800363c:	4b1f      	ldr	r3, [pc, #124]	; (80036bc <HAL_ADC_MspInit+0x15c>)
 800363e:	4a20      	ldr	r2, [pc, #128]	; (80036c0 <HAL_ADC_MspInit+0x160>)
 8003640:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8003642:	4b1e      	ldr	r3, [pc, #120]	; (80036bc <HAL_ADC_MspInit+0x15c>)
 8003644:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003648:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800364a:	4b1c      	ldr	r3, [pc, #112]	; (80036bc <HAL_ADC_MspInit+0x15c>)
 800364c:	2200      	movs	r2, #0
 800364e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003650:	4b1a      	ldr	r3, [pc, #104]	; (80036bc <HAL_ADC_MspInit+0x15c>)
 8003652:	2200      	movs	r2, #0
 8003654:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8003656:	4b19      	ldr	r3, [pc, #100]	; (80036bc <HAL_ADC_MspInit+0x15c>)
 8003658:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800365c:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800365e:	4b17      	ldr	r3, [pc, #92]	; (80036bc <HAL_ADC_MspInit+0x15c>)
 8003660:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003664:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003666:	4b15      	ldr	r3, [pc, #84]	; (80036bc <HAL_ADC_MspInit+0x15c>)
 8003668:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800366c:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800366e:	4b13      	ldr	r3, [pc, #76]	; (80036bc <HAL_ADC_MspInit+0x15c>)
 8003670:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003674:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003676:	4b11      	ldr	r3, [pc, #68]	; (80036bc <HAL_ADC_MspInit+0x15c>)
 8003678:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800367c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800367e:	4b0f      	ldr	r3, [pc, #60]	; (80036bc <HAL_ADC_MspInit+0x15c>)
 8003680:	2200      	movs	r2, #0
 8003682:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8003684:	480d      	ldr	r0, [pc, #52]	; (80036bc <HAL_ADC_MspInit+0x15c>)
 8003686:	f001 fc01 	bl	8004e8c <HAL_DMA_Init>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8003690:	f7ff ff3a 	bl	8003508 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a09      	ldr	r2, [pc, #36]	; (80036bc <HAL_ADC_MspInit+0x15c>)
 8003698:	639a      	str	r2, [r3, #56]	; 0x38
 800369a:	4a08      	ldr	r2, [pc, #32]	; (80036bc <HAL_ADC_MspInit+0x15c>)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80036a0:	bf00      	nop
 80036a2:	3730      	adds	r7, #48	; 0x30
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	40012100 	.word	0x40012100
 80036ac:	40023800 	.word	0x40023800
 80036b0:	40020800 	.word	0x40020800
 80036b4:	40020000 	.word	0x40020000
 80036b8:	40020400 	.word	0x40020400
 80036bc:	20002f88 	.word	0x20002f88
 80036c0:	40026440 	.word	0x40026440

080036c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b08c      	sub	sp, #48	; 0x30
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036cc:	f107 031c 	add.w	r3, r7, #28
 80036d0:	2200      	movs	r2, #0
 80036d2:	601a      	str	r2, [r3, #0]
 80036d4:	605a      	str	r2, [r3, #4]
 80036d6:	609a      	str	r2, [r3, #8]
 80036d8:	60da      	str	r2, [r3, #12]
 80036da:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a32      	ldr	r2, [pc, #200]	; (80037ac <HAL_I2C_MspInit+0xe8>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d12c      	bne.n	8003740 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036e6:	2300      	movs	r3, #0
 80036e8:	61bb      	str	r3, [r7, #24]
 80036ea:	4b31      	ldr	r3, [pc, #196]	; (80037b0 <HAL_I2C_MspInit+0xec>)
 80036ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ee:	4a30      	ldr	r2, [pc, #192]	; (80037b0 <HAL_I2C_MspInit+0xec>)
 80036f0:	f043 0302 	orr.w	r3, r3, #2
 80036f4:	6313      	str	r3, [r2, #48]	; 0x30
 80036f6:	4b2e      	ldr	r3, [pc, #184]	; (80037b0 <HAL_I2C_MspInit+0xec>)
 80036f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	61bb      	str	r3, [r7, #24]
 8003700:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003702:	23c0      	movs	r3, #192	; 0xc0
 8003704:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003706:	2312      	movs	r3, #18
 8003708:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800370a:	2301      	movs	r3, #1
 800370c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800370e:	2303      	movs	r3, #3
 8003710:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003712:	2304      	movs	r3, #4
 8003714:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003716:	f107 031c 	add.w	r3, r7, #28
 800371a:	4619      	mov	r1, r3
 800371c:	4825      	ldr	r0, [pc, #148]	; (80037b4 <HAL_I2C_MspInit+0xf0>)
 800371e:	f001 ff51 	bl	80055c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003722:	2300      	movs	r3, #0
 8003724:	617b      	str	r3, [r7, #20]
 8003726:	4b22      	ldr	r3, [pc, #136]	; (80037b0 <HAL_I2C_MspInit+0xec>)
 8003728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372a:	4a21      	ldr	r2, [pc, #132]	; (80037b0 <HAL_I2C_MspInit+0xec>)
 800372c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003730:	6413      	str	r3, [r2, #64]	; 0x40
 8003732:	4b1f      	ldr	r3, [pc, #124]	; (80037b0 <HAL_I2C_MspInit+0xec>)
 8003734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003736:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800373a:	617b      	str	r3, [r7, #20]
 800373c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800373e:	e031      	b.n	80037a4 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a1c      	ldr	r2, [pc, #112]	; (80037b8 <HAL_I2C_MspInit+0xf4>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d12c      	bne.n	80037a4 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800374a:	2300      	movs	r3, #0
 800374c:	613b      	str	r3, [r7, #16]
 800374e:	4b18      	ldr	r3, [pc, #96]	; (80037b0 <HAL_I2C_MspInit+0xec>)
 8003750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003752:	4a17      	ldr	r2, [pc, #92]	; (80037b0 <HAL_I2C_MspInit+0xec>)
 8003754:	f043 0302 	orr.w	r3, r3, #2
 8003758:	6313      	str	r3, [r2, #48]	; 0x30
 800375a:	4b15      	ldr	r3, [pc, #84]	; (80037b0 <HAL_I2C_MspInit+0xec>)
 800375c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	613b      	str	r3, [r7, #16]
 8003764:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003766:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800376a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800376c:	2312      	movs	r3, #18
 800376e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003770:	2301      	movs	r3, #1
 8003772:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003774:	2303      	movs	r3, #3
 8003776:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003778:	2304      	movs	r3, #4
 800377a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800377c:	f107 031c 	add.w	r3, r7, #28
 8003780:	4619      	mov	r1, r3
 8003782:	480c      	ldr	r0, [pc, #48]	; (80037b4 <HAL_I2C_MspInit+0xf0>)
 8003784:	f001 ff1e 	bl	80055c4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003788:	2300      	movs	r3, #0
 800378a:	60fb      	str	r3, [r7, #12]
 800378c:	4b08      	ldr	r3, [pc, #32]	; (80037b0 <HAL_I2C_MspInit+0xec>)
 800378e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003790:	4a07      	ldr	r2, [pc, #28]	; (80037b0 <HAL_I2C_MspInit+0xec>)
 8003792:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003796:	6413      	str	r3, [r2, #64]	; 0x40
 8003798:	4b05      	ldr	r3, [pc, #20]	; (80037b0 <HAL_I2C_MspInit+0xec>)
 800379a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037a0:	60fb      	str	r3, [r7, #12]
 80037a2:	68fb      	ldr	r3, [r7, #12]
}
 80037a4:	bf00      	nop
 80037a6:	3730      	adds	r7, #48	; 0x30
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	40005400 	.word	0x40005400
 80037b0:	40023800 	.word	0x40023800
 80037b4:	40020400 	.word	0x40020400
 80037b8:	40005800 	.word	0x40005800

080037bc <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b08a      	sub	sp, #40	; 0x28
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037c4:	f107 0314 	add.w	r3, r7, #20
 80037c8:	2200      	movs	r2, #0
 80037ca:	601a      	str	r2, [r3, #0]
 80037cc:	605a      	str	r2, [r3, #4]
 80037ce:	609a      	str	r2, [r3, #8]
 80037d0:	60da      	str	r2, [r3, #12]
 80037d2:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a69      	ldr	r2, [pc, #420]	; (8003980 <HAL_SD_MspInit+0x1c4>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	f040 80cb 	bne.w	8003976 <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80037e0:	2300      	movs	r3, #0
 80037e2:	613b      	str	r3, [r7, #16]
 80037e4:	4b67      	ldr	r3, [pc, #412]	; (8003984 <HAL_SD_MspInit+0x1c8>)
 80037e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e8:	4a66      	ldr	r2, [pc, #408]	; (8003984 <HAL_SD_MspInit+0x1c8>)
 80037ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80037ee:	6453      	str	r3, [r2, #68]	; 0x44
 80037f0:	4b64      	ldr	r3, [pc, #400]	; (8003984 <HAL_SD_MspInit+0x1c8>)
 80037f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037f8:	613b      	str	r3, [r7, #16]
 80037fa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037fc:	2300      	movs	r3, #0
 80037fe:	60fb      	str	r3, [r7, #12]
 8003800:	4b60      	ldr	r3, [pc, #384]	; (8003984 <HAL_SD_MspInit+0x1c8>)
 8003802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003804:	4a5f      	ldr	r2, [pc, #380]	; (8003984 <HAL_SD_MspInit+0x1c8>)
 8003806:	f043 0304 	orr.w	r3, r3, #4
 800380a:	6313      	str	r3, [r2, #48]	; 0x30
 800380c:	4b5d      	ldr	r3, [pc, #372]	; (8003984 <HAL_SD_MspInit+0x1c8>)
 800380e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	60fb      	str	r3, [r7, #12]
 8003816:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003818:	2300      	movs	r3, #0
 800381a:	60bb      	str	r3, [r7, #8]
 800381c:	4b59      	ldr	r3, [pc, #356]	; (8003984 <HAL_SD_MspInit+0x1c8>)
 800381e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003820:	4a58      	ldr	r2, [pc, #352]	; (8003984 <HAL_SD_MspInit+0x1c8>)
 8003822:	f043 0308 	orr.w	r3, r3, #8
 8003826:	6313      	str	r3, [r2, #48]	; 0x30
 8003828:	4b56      	ldr	r3, [pc, #344]	; (8003984 <HAL_SD_MspInit+0x1c8>)
 800382a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382c:	f003 0308 	and.w	r3, r3, #8
 8003830:	60bb      	str	r3, [r7, #8]
 8003832:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003834:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8003838:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800383a:	2302      	movs	r3, #2
 800383c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800383e:	2300      	movs	r3, #0
 8003840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003842:	2303      	movs	r3, #3
 8003844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003846:	230c      	movs	r3, #12
 8003848:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800384a:	f107 0314 	add.w	r3, r7, #20
 800384e:	4619      	mov	r1, r3
 8003850:	484d      	ldr	r0, [pc, #308]	; (8003988 <HAL_SD_MspInit+0x1cc>)
 8003852:	f001 feb7 	bl	80055c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003856:	2304      	movs	r3, #4
 8003858:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800385a:	2302      	movs	r3, #2
 800385c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800385e:	2300      	movs	r3, #0
 8003860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003862:	2303      	movs	r3, #3
 8003864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003866:	230c      	movs	r3, #12
 8003868:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800386a:	f107 0314 	add.w	r3, r7, #20
 800386e:	4619      	mov	r1, r3
 8003870:	4846      	ldr	r0, [pc, #280]	; (800398c <HAL_SD_MspInit+0x1d0>)
 8003872:	f001 fea7 	bl	80055c4 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8003876:	4b46      	ldr	r3, [pc, #280]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 8003878:	4a46      	ldr	r2, [pc, #280]	; (8003994 <HAL_SD_MspInit+0x1d8>)
 800387a:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800387c:	4b44      	ldr	r3, [pc, #272]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 800387e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003882:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003884:	4b42      	ldr	r3, [pc, #264]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 8003886:	2200      	movs	r2, #0
 8003888:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800388a:	4b41      	ldr	r3, [pc, #260]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 800388c:	2200      	movs	r2, #0
 800388e:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003890:	4b3f      	ldr	r3, [pc, #252]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 8003892:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003896:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003898:	4b3d      	ldr	r3, [pc, #244]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 800389a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800389e:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80038a0:	4b3b      	ldr	r3, [pc, #236]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 80038a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80038a6:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80038a8:	4b39      	ldr	r3, [pc, #228]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 80038aa:	2220      	movs	r2, #32
 80038ac:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80038ae:	4b38      	ldr	r3, [pc, #224]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 80038b0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80038b4:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80038b6:	4b36      	ldr	r3, [pc, #216]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 80038b8:	2204      	movs	r2, #4
 80038ba:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80038bc:	4b34      	ldr	r3, [pc, #208]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 80038be:	2203      	movs	r2, #3
 80038c0:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80038c2:	4b33      	ldr	r3, [pc, #204]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 80038c4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80038c8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80038ca:	4b31      	ldr	r3, [pc, #196]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 80038cc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80038d0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80038d2:	482f      	ldr	r0, [pc, #188]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 80038d4:	f001 fada 	bl	8004e8c <HAL_DMA_Init>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d001      	beq.n	80038e2 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 80038de:	f7ff fe13 	bl	8003508 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a2a      	ldr	r2, [pc, #168]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 80038e6:	641a      	str	r2, [r3, #64]	; 0x40
 80038e8:	4a29      	ldr	r2, [pc, #164]	; (8003990 <HAL_SD_MspInit+0x1d4>)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80038ee:	4b2a      	ldr	r3, [pc, #168]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 80038f0:	4a2a      	ldr	r2, [pc, #168]	; (800399c <HAL_SD_MspInit+0x1e0>)
 80038f2:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80038f4:	4b28      	ldr	r3, [pc, #160]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 80038f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038fa:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80038fc:	4b26      	ldr	r3, [pc, #152]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 80038fe:	2240      	movs	r2, #64	; 0x40
 8003900:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003902:	4b25      	ldr	r3, [pc, #148]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 8003904:	2200      	movs	r2, #0
 8003906:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003908:	4b23      	ldr	r3, [pc, #140]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 800390a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800390e:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003910:	4b21      	ldr	r3, [pc, #132]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 8003912:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003916:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003918:	4b1f      	ldr	r3, [pc, #124]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 800391a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800391e:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8003920:	4b1d      	ldr	r3, [pc, #116]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 8003922:	2220      	movs	r2, #32
 8003924:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003926:	4b1c      	ldr	r3, [pc, #112]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 8003928:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800392c:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800392e:	4b1a      	ldr	r3, [pc, #104]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 8003930:	2204      	movs	r2, #4
 8003932:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003934:	4b18      	ldr	r3, [pc, #96]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 8003936:	2203      	movs	r2, #3
 8003938:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800393a:	4b17      	ldr	r3, [pc, #92]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 800393c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003940:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003942:	4b15      	ldr	r3, [pc, #84]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 8003944:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003948:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800394a:	4813      	ldr	r0, [pc, #76]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 800394c:	f001 fa9e 	bl	8004e8c <HAL_DMA_Init>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8003956:	f7ff fdd7 	bl	8003508 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a0e      	ldr	r2, [pc, #56]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 800395e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003960:	4a0d      	ldr	r2, [pc, #52]	; (8003998 <HAL_SD_MspInit+0x1dc>)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8003966:	2200      	movs	r2, #0
 8003968:	2100      	movs	r1, #0
 800396a:	2031      	movs	r0, #49	; 0x31
 800396c:	f001 fa57 	bl	8004e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8003970:	2031      	movs	r0, #49	; 0x31
 8003972:	f001 fa70 	bl	8004e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8003976:	bf00      	nop
 8003978:	3728      	adds	r7, #40	; 0x28
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	40012c00 	.word	0x40012c00
 8003984:	40023800 	.word	0x40023800
 8003988:	40020800 	.word	0x40020800
 800398c:	40020c00 	.word	0x40020c00
 8003990:	20002ad0 	.word	0x20002ad0
 8003994:	40026458 	.word	0x40026458
 8003998:	20002ddc 	.word	0x20002ddc
 800399c:	400264a0 	.word	0x400264a0

080039a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b08a      	sub	sp, #40	; 0x28
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039a8:	f107 0314 	add.w	r3, r7, #20
 80039ac:	2200      	movs	r2, #0
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	605a      	str	r2, [r3, #4]
 80039b2:	609a      	str	r2, [r3, #8]
 80039b4:	60da      	str	r2, [r3, #12]
 80039b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a19      	ldr	r2, [pc, #100]	; (8003a24 <HAL_SPI_MspInit+0x84>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d12c      	bne.n	8003a1c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80039c2:	2300      	movs	r3, #0
 80039c4:	613b      	str	r3, [r7, #16]
 80039c6:	4b18      	ldr	r3, [pc, #96]	; (8003a28 <HAL_SPI_MspInit+0x88>)
 80039c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ca:	4a17      	ldr	r2, [pc, #92]	; (8003a28 <HAL_SPI_MspInit+0x88>)
 80039cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039d0:	6413      	str	r3, [r2, #64]	; 0x40
 80039d2:	4b15      	ldr	r3, [pc, #84]	; (8003a28 <HAL_SPI_MspInit+0x88>)
 80039d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039da:	613b      	str	r3, [r7, #16]
 80039dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039de:	2300      	movs	r3, #0
 80039e0:	60fb      	str	r3, [r7, #12]
 80039e2:	4b11      	ldr	r3, [pc, #68]	; (8003a28 <HAL_SPI_MspInit+0x88>)
 80039e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e6:	4a10      	ldr	r2, [pc, #64]	; (8003a28 <HAL_SPI_MspInit+0x88>)
 80039e8:	f043 0302 	orr.w	r3, r3, #2
 80039ec:	6313      	str	r3, [r2, #48]	; 0x30
 80039ee:	4b0e      	ldr	r3, [pc, #56]	; (8003a28 <HAL_SPI_MspInit+0x88>)
 80039f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80039fa:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80039fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a00:	2302      	movs	r3, #2
 8003a02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a04:	2300      	movs	r3, #0
 8003a06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003a0c:	2305      	movs	r3, #5
 8003a0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a10:	f107 0314 	add.w	r3, r7, #20
 8003a14:	4619      	mov	r1, r3
 8003a16:	4805      	ldr	r0, [pc, #20]	; (8003a2c <HAL_SPI_MspInit+0x8c>)
 8003a18:	f001 fdd4 	bl	80055c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003a1c:	bf00      	nop
 8003a1e:	3728      	adds	r7, #40	; 0x28
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40003800 	.word	0x40003800
 8003a28:	40023800 	.word	0x40023800
 8003a2c:	40020400 	.word	0x40020400

08003a30 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b08c      	sub	sp, #48	; 0x30
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a38:	f107 031c 	add.w	r3, r7, #28
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	605a      	str	r2, [r3, #4]
 8003a42:	609a      	str	r2, [r3, #8]
 8003a44:	60da      	str	r2, [r3, #12]
 8003a46:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a2d      	ldr	r2, [pc, #180]	; (8003b04 <HAL_TIM_PWM_MspInit+0xd4>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d12d      	bne.n	8003aae <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003a52:	2300      	movs	r3, #0
 8003a54:	61bb      	str	r3, [r7, #24]
 8003a56:	4b2c      	ldr	r3, [pc, #176]	; (8003b08 <HAL_TIM_PWM_MspInit+0xd8>)
 8003a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5a:	4a2b      	ldr	r2, [pc, #172]	; (8003b08 <HAL_TIM_PWM_MspInit+0xd8>)
 8003a5c:	f043 0301 	orr.w	r3, r3, #1
 8003a60:	6453      	str	r3, [r2, #68]	; 0x44
 8003a62:	4b29      	ldr	r3, [pc, #164]	; (8003b08 <HAL_TIM_PWM_MspInit+0xd8>)
 8003a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a66:	f003 0301 	and.w	r3, r3, #1
 8003a6a:	61bb      	str	r3, [r7, #24]
 8003a6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a6e:	2300      	movs	r3, #0
 8003a70:	617b      	str	r3, [r7, #20]
 8003a72:	4b25      	ldr	r3, [pc, #148]	; (8003b08 <HAL_TIM_PWM_MspInit+0xd8>)
 8003a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a76:	4a24      	ldr	r2, [pc, #144]	; (8003b08 <HAL_TIM_PWM_MspInit+0xd8>)
 8003a78:	f043 0310 	orr.w	r3, r3, #16
 8003a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a7e:	4b22      	ldr	r3, [pc, #136]	; (8003b08 <HAL_TIM_PWM_MspInit+0xd8>)
 8003a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a82:	f003 0310 	and.w	r3, r3, #16
 8003a86:	617b      	str	r3, [r7, #20]
 8003a88:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8003a8a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8003a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a90:	2302      	movs	r3, #2
 8003a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a94:	2300      	movs	r3, #0
 8003a96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003aa0:	f107 031c 	add.w	r3, r7, #28
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	4819      	ldr	r0, [pc, #100]	; (8003b0c <HAL_TIM_PWM_MspInit+0xdc>)
 8003aa8:	f001 fd8c 	bl	80055c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003aac:	e026      	b.n	8003afc <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a17      	ldr	r2, [pc, #92]	; (8003b10 <HAL_TIM_PWM_MspInit+0xe0>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d10e      	bne.n	8003ad6 <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ab8:	2300      	movs	r3, #0
 8003aba:	613b      	str	r3, [r7, #16]
 8003abc:	4b12      	ldr	r3, [pc, #72]	; (8003b08 <HAL_TIM_PWM_MspInit+0xd8>)
 8003abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac0:	4a11      	ldr	r2, [pc, #68]	; (8003b08 <HAL_TIM_PWM_MspInit+0xd8>)
 8003ac2:	f043 0302 	orr.w	r3, r3, #2
 8003ac6:	6413      	str	r3, [r2, #64]	; 0x40
 8003ac8:	4b0f      	ldr	r3, [pc, #60]	; (8003b08 <HAL_TIM_PWM_MspInit+0xd8>)
 8003aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003acc:	f003 0302 	and.w	r3, r3, #2
 8003ad0:	613b      	str	r3, [r7, #16]
 8003ad2:	693b      	ldr	r3, [r7, #16]
}
 8003ad4:	e012      	b.n	8003afc <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a0e      	ldr	r2, [pc, #56]	; (8003b14 <HAL_TIM_PWM_MspInit+0xe4>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d10d      	bne.n	8003afc <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	60fb      	str	r3, [r7, #12]
 8003ae4:	4b08      	ldr	r3, [pc, #32]	; (8003b08 <HAL_TIM_PWM_MspInit+0xd8>)
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae8:	4a07      	ldr	r2, [pc, #28]	; (8003b08 <HAL_TIM_PWM_MspInit+0xd8>)
 8003aea:	f043 0304 	orr.w	r3, r3, #4
 8003aee:	6413      	str	r3, [r2, #64]	; 0x40
 8003af0:	4b05      	ldr	r3, [pc, #20]	; (8003b08 <HAL_TIM_PWM_MspInit+0xd8>)
 8003af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af4:	f003 0304 	and.w	r3, r3, #4
 8003af8:	60fb      	str	r3, [r7, #12]
 8003afa:	68fb      	ldr	r3, [r7, #12]
}
 8003afc:	bf00      	nop
 8003afe:	3730      	adds	r7, #48	; 0x30
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	40010000 	.word	0x40010000
 8003b08:	40023800 	.word	0x40023800
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	40000400 	.word	0x40000400
 8003b14:	40000800 	.word	0x40000800

08003b18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b086      	sub	sp, #24
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a30      	ldr	r2, [pc, #192]	; (8003be8 <HAL_TIM_Base_MspInit+0xd0>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d116      	bne.n	8003b58 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	617b      	str	r3, [r7, #20]
 8003b2e:	4b2f      	ldr	r3, [pc, #188]	; (8003bec <HAL_TIM_Base_MspInit+0xd4>)
 8003b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b32:	4a2e      	ldr	r2, [pc, #184]	; (8003bec <HAL_TIM_Base_MspInit+0xd4>)
 8003b34:	f043 0310 	orr.w	r3, r3, #16
 8003b38:	6413      	str	r3, [r2, #64]	; 0x40
 8003b3a:	4b2c      	ldr	r3, [pc, #176]	; (8003bec <HAL_TIM_Base_MspInit+0xd4>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	f003 0310 	and.w	r3, r3, #16
 8003b42:	617b      	str	r3, [r7, #20]
 8003b44:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003b46:	2200      	movs	r2, #0
 8003b48:	2100      	movs	r1, #0
 8003b4a:	2036      	movs	r0, #54	; 0x36
 8003b4c:	f001 f967 	bl	8004e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003b50:	2036      	movs	r0, #54	; 0x36
 8003b52:	f001 f980 	bl	8004e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8003b56:	e042      	b.n	8003bde <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM7)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a24      	ldr	r2, [pc, #144]	; (8003bf0 <HAL_TIM_Base_MspInit+0xd8>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d116      	bne.n	8003b90 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003b62:	2300      	movs	r3, #0
 8003b64:	613b      	str	r3, [r7, #16]
 8003b66:	4b21      	ldr	r3, [pc, #132]	; (8003bec <HAL_TIM_Base_MspInit+0xd4>)
 8003b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6a:	4a20      	ldr	r2, [pc, #128]	; (8003bec <HAL_TIM_Base_MspInit+0xd4>)
 8003b6c:	f043 0320 	orr.w	r3, r3, #32
 8003b70:	6413      	str	r3, [r2, #64]	; 0x40
 8003b72:	4b1e      	ldr	r3, [pc, #120]	; (8003bec <HAL_TIM_Base_MspInit+0xd4>)
 8003b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b76:	f003 0320 	and.w	r3, r3, #32
 8003b7a:	613b      	str	r3, [r7, #16]
 8003b7c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003b7e:	2200      	movs	r2, #0
 8003b80:	2100      	movs	r1, #0
 8003b82:	2037      	movs	r0, #55	; 0x37
 8003b84:	f001 f94b 	bl	8004e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003b88:	2037      	movs	r0, #55	; 0x37
 8003b8a:	f001 f964 	bl	8004e56 <HAL_NVIC_EnableIRQ>
}
 8003b8e:	e026      	b.n	8003bde <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM10)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a17      	ldr	r2, [pc, #92]	; (8003bf4 <HAL_TIM_Base_MspInit+0xdc>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d10e      	bne.n	8003bb8 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	60fb      	str	r3, [r7, #12]
 8003b9e:	4b13      	ldr	r3, [pc, #76]	; (8003bec <HAL_TIM_Base_MspInit+0xd4>)
 8003ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba2:	4a12      	ldr	r2, [pc, #72]	; (8003bec <HAL_TIM_Base_MspInit+0xd4>)
 8003ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ba8:	6453      	str	r3, [r2, #68]	; 0x44
 8003baa:	4b10      	ldr	r3, [pc, #64]	; (8003bec <HAL_TIM_Base_MspInit+0xd4>)
 8003bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb2:	60fb      	str	r3, [r7, #12]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
}
 8003bb6:	e012      	b.n	8003bde <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM11)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a0e      	ldr	r2, [pc, #56]	; (8003bf8 <HAL_TIM_Base_MspInit+0xe0>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d10d      	bne.n	8003bde <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	60bb      	str	r3, [r7, #8]
 8003bc6:	4b09      	ldr	r3, [pc, #36]	; (8003bec <HAL_TIM_Base_MspInit+0xd4>)
 8003bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bca:	4a08      	ldr	r2, [pc, #32]	; (8003bec <HAL_TIM_Base_MspInit+0xd4>)
 8003bcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bd0:	6453      	str	r3, [r2, #68]	; 0x44
 8003bd2:	4b06      	ldr	r3, [pc, #24]	; (8003bec <HAL_TIM_Base_MspInit+0xd4>)
 8003bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bda:	60bb      	str	r3, [r7, #8]
 8003bdc:	68bb      	ldr	r3, [r7, #8]
}
 8003bde:	bf00      	nop
 8003be0:	3718      	adds	r7, #24
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	40001000 	.word	0x40001000
 8003bec:	40023800 	.word	0x40023800
 8003bf0:	40001400 	.word	0x40001400
 8003bf4:	40014400 	.word	0x40014400
 8003bf8:	40014800 	.word	0x40014800

08003bfc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b08a      	sub	sp, #40	; 0x28
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c04:	f107 0314 	add.w	r3, r7, #20
 8003c08:	2200      	movs	r2, #0
 8003c0a:	601a      	str	r2, [r3, #0]
 8003c0c:	605a      	str	r2, [r3, #4]
 8003c0e:	609a      	str	r2, [r3, #8]
 8003c10:	60da      	str	r2, [r3, #12]
 8003c12:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a19      	ldr	r2, [pc, #100]	; (8003c80 <HAL_TIM_Encoder_MspInit+0x84>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d12b      	bne.n	8003c76 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003c1e:	2300      	movs	r3, #0
 8003c20:	613b      	str	r3, [r7, #16]
 8003c22:	4b18      	ldr	r3, [pc, #96]	; (8003c84 <HAL_TIM_Encoder_MspInit+0x88>)
 8003c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c26:	4a17      	ldr	r2, [pc, #92]	; (8003c84 <HAL_TIM_Encoder_MspInit+0x88>)
 8003c28:	f043 0302 	orr.w	r3, r3, #2
 8003c2c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c2e:	4b15      	ldr	r3, [pc, #84]	; (8003c84 <HAL_TIM_Encoder_MspInit+0x88>)
 8003c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	613b      	str	r3, [r7, #16]
 8003c38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	60fb      	str	r3, [r7, #12]
 8003c3e:	4b11      	ldr	r3, [pc, #68]	; (8003c84 <HAL_TIM_Encoder_MspInit+0x88>)
 8003c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c42:	4a10      	ldr	r2, [pc, #64]	; (8003c84 <HAL_TIM_Encoder_MspInit+0x88>)
 8003c44:	f043 0304 	orr.w	r3, r3, #4
 8003c48:	6313      	str	r3, [r2, #48]	; 0x30
 8003c4a:	4b0e      	ldr	r3, [pc, #56]	; (8003c84 <HAL_TIM_Encoder_MspInit+0x88>)
 8003c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4e:	f003 0304 	and.w	r3, r3, #4
 8003c52:	60fb      	str	r3, [r7, #12]
 8003c54:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c56:	23c0      	movs	r3, #192	; 0xc0
 8003c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c5a:	2302      	movs	r3, #2
 8003c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c62:	2300      	movs	r3, #0
 8003c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003c66:	2303      	movs	r3, #3
 8003c68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c6a:	f107 0314 	add.w	r3, r7, #20
 8003c6e:	4619      	mov	r1, r3
 8003c70:	4805      	ldr	r0, [pc, #20]	; (8003c88 <HAL_TIM_Encoder_MspInit+0x8c>)
 8003c72:	f001 fca7 	bl	80055c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003c76:	bf00      	nop
 8003c78:	3728      	adds	r7, #40	; 0x28
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	40010400 	.word	0x40010400
 8003c84:	40023800 	.word	0x40023800
 8003c88:	40020800 	.word	0x40020800

08003c8c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b08c      	sub	sp, #48	; 0x30
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c94:	f107 031c 	add.w	r3, r7, #28
 8003c98:	2200      	movs	r2, #0
 8003c9a:	601a      	str	r2, [r3, #0]
 8003c9c:	605a      	str	r2, [r3, #4]
 8003c9e:	609a      	str	r2, [r3, #8]
 8003ca0:	60da      	str	r2, [r3, #12]
 8003ca2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a5c      	ldr	r2, [pc, #368]	; (8003e1c <HAL_TIM_MspPostInit+0x190>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d11f      	bne.n	8003cee <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003cae:	2300      	movs	r3, #0
 8003cb0:	61bb      	str	r3, [r7, #24]
 8003cb2:	4b5b      	ldr	r3, [pc, #364]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb6:	4a5a      	ldr	r2, [pc, #360]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003cb8:	f043 0310 	orr.w	r3, r3, #16
 8003cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8003cbe:	4b58      	ldr	r3, [pc, #352]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc2:	f003 0310 	and.w	r3, r3, #16
 8003cc6:	61bb      	str	r3, [r7, #24]
 8003cc8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003cca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cd0:	2302      	movs	r3, #2
 8003cd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003ce0:	f107 031c 	add.w	r3, r7, #28
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	484f      	ldr	r0, [pc, #316]	; (8003e24 <HAL_TIM_MspPostInit+0x198>)
 8003ce8:	f001 fc6c 	bl	80055c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8003cec:	e091      	b.n	8003e12 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a4d      	ldr	r2, [pc, #308]	; (8003e28 <HAL_TIM_MspPostInit+0x19c>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d11e      	bne.n	8003d36 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	617b      	str	r3, [r7, #20]
 8003cfc:	4b48      	ldr	r3, [pc, #288]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d00:	4a47      	ldr	r2, [pc, #284]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003d02:	f043 0302 	orr.w	r3, r3, #2
 8003d06:	6313      	str	r3, [r2, #48]	; 0x30
 8003d08:	4b45      	ldr	r3, [pc, #276]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	617b      	str	r3, [r7, #20]
 8003d12:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003d14:	2330      	movs	r3, #48	; 0x30
 8003d16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d18:	2302      	movs	r3, #2
 8003d1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d20:	2300      	movs	r3, #0
 8003d22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003d24:	2302      	movs	r3, #2
 8003d26:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d28:	f107 031c 	add.w	r3, r7, #28
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	483f      	ldr	r0, [pc, #252]	; (8003e2c <HAL_TIM_MspPostInit+0x1a0>)
 8003d30:	f001 fc48 	bl	80055c4 <HAL_GPIO_Init>
}
 8003d34:	e06d      	b.n	8003e12 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a3d      	ldr	r2, [pc, #244]	; (8003e30 <HAL_TIM_MspPostInit+0x1a4>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d11f      	bne.n	8003d80 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d40:	2300      	movs	r3, #0
 8003d42:	613b      	str	r3, [r7, #16]
 8003d44:	4b36      	ldr	r3, [pc, #216]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d48:	4a35      	ldr	r2, [pc, #212]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003d4a:	f043 0308 	orr.w	r3, r3, #8
 8003d4e:	6313      	str	r3, [r2, #48]	; 0x30
 8003d50:	4b33      	ldr	r3, [pc, #204]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d54:	f003 0308 	and.w	r3, r3, #8
 8003d58:	613b      	str	r3, [r7, #16]
 8003d5a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003d5c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d62:	2302      	movs	r3, #2
 8003d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d66:	2300      	movs	r3, #0
 8003d68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003d6e:	2302      	movs	r3, #2
 8003d70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d72:	f107 031c 	add.w	r3, r7, #28
 8003d76:	4619      	mov	r1, r3
 8003d78:	482e      	ldr	r0, [pc, #184]	; (8003e34 <HAL_TIM_MspPostInit+0x1a8>)
 8003d7a:	f001 fc23 	bl	80055c4 <HAL_GPIO_Init>
}
 8003d7e:	e048      	b.n	8003e12 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a2c      	ldr	r2, [pc, #176]	; (8003e38 <HAL_TIM_MspPostInit+0x1ac>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d11f      	bne.n	8003dca <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	60fb      	str	r3, [r7, #12]
 8003d8e:	4b24      	ldr	r3, [pc, #144]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d92:	4a23      	ldr	r2, [pc, #140]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003d94:	f043 0302 	orr.w	r3, r3, #2
 8003d98:	6313      	str	r3, [r2, #48]	; 0x30
 8003d9a:	4b21      	ldr	r3, [pc, #132]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	60fb      	str	r3, [r7, #12]
 8003da4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003da6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dac:	2302      	movs	r3, #2
 8003dae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db0:	2300      	movs	r3, #0
 8003db2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003db4:	2300      	movs	r3, #0
 8003db6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003db8:	2303      	movs	r3, #3
 8003dba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dbc:	f107 031c 	add.w	r3, r7, #28
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	481a      	ldr	r0, [pc, #104]	; (8003e2c <HAL_TIM_MspPostInit+0x1a0>)
 8003dc4:	f001 fbfe 	bl	80055c4 <HAL_GPIO_Init>
}
 8003dc8:	e023      	b.n	8003e12 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a1b      	ldr	r2, [pc, #108]	; (8003e3c <HAL_TIM_MspPostInit+0x1b0>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d11e      	bne.n	8003e12 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	60bb      	str	r3, [r7, #8]
 8003dd8:	4b11      	ldr	r3, [pc, #68]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ddc:	4a10      	ldr	r2, [pc, #64]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003dde:	f043 0302 	orr.w	r3, r3, #2
 8003de2:	6313      	str	r3, [r2, #48]	; 0x30
 8003de4:	4b0e      	ldr	r3, [pc, #56]	; (8003e20 <HAL_TIM_MspPostInit+0x194>)
 8003de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	60bb      	str	r3, [r7, #8]
 8003dee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003df0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003df4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003df6:	2302      	movs	r3, #2
 8003df8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8003e02:	2303      	movs	r3, #3
 8003e04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e06:	f107 031c 	add.w	r3, r7, #28
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	4807      	ldr	r0, [pc, #28]	; (8003e2c <HAL_TIM_MspPostInit+0x1a0>)
 8003e0e:	f001 fbd9 	bl	80055c4 <HAL_GPIO_Init>
}
 8003e12:	bf00      	nop
 8003e14:	3730      	adds	r7, #48	; 0x30
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	40010000 	.word	0x40010000
 8003e20:	40023800 	.word	0x40023800
 8003e24:	40021000 	.word	0x40021000
 8003e28:	40000400 	.word	0x40000400
 8003e2c:	40020400 	.word	0x40020400
 8003e30:	40000800 	.word	0x40000800
 8003e34:	40020c00 	.word	0x40020c00
 8003e38:	40014400 	.word	0x40014400
 8003e3c:	40014800 	.word	0x40014800

08003e40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b08a      	sub	sp, #40	; 0x28
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e48:	f107 0314 	add.w	r3, r7, #20
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	605a      	str	r2, [r3, #4]
 8003e52:	609a      	str	r2, [r3, #8]
 8003e54:	60da      	str	r2, [r3, #12]
 8003e56:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a19      	ldr	r2, [pc, #100]	; (8003ec4 <HAL_UART_MspInit+0x84>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d12b      	bne.n	8003eba <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003e62:	2300      	movs	r3, #0
 8003e64:	613b      	str	r3, [r7, #16]
 8003e66:	4b18      	ldr	r3, [pc, #96]	; (8003ec8 <HAL_UART_MspInit+0x88>)
 8003e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6a:	4a17      	ldr	r2, [pc, #92]	; (8003ec8 <HAL_UART_MspInit+0x88>)
 8003e6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e70:	6413      	str	r3, [r2, #64]	; 0x40
 8003e72:	4b15      	ldr	r3, [pc, #84]	; (8003ec8 <HAL_UART_MspInit+0x88>)
 8003e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e7a:	613b      	str	r3, [r7, #16]
 8003e7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e7e:	2300      	movs	r3, #0
 8003e80:	60fb      	str	r3, [r7, #12]
 8003e82:	4b11      	ldr	r3, [pc, #68]	; (8003ec8 <HAL_UART_MspInit+0x88>)
 8003e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e86:	4a10      	ldr	r2, [pc, #64]	; (8003ec8 <HAL_UART_MspInit+0x88>)
 8003e88:	f043 0308 	orr.w	r3, r3, #8
 8003e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e8e:	4b0e      	ldr	r3, [pc, #56]	; (8003ec8 <HAL_UART_MspInit+0x88>)
 8003e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e92:	f003 0308 	and.w	r3, r3, #8
 8003e96:	60fb      	str	r3, [r7, #12]
 8003e98:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003e9a:	2360      	movs	r3, #96	; 0x60
 8003e9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003eaa:	2307      	movs	r3, #7
 8003eac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003eae:	f107 0314 	add.w	r3, r7, #20
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	4805      	ldr	r0, [pc, #20]	; (8003ecc <HAL_UART_MspInit+0x8c>)
 8003eb6:	f001 fb85 	bl	80055c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003eba:	bf00      	nop
 8003ebc:	3728      	adds	r7, #40	; 0x28
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	40004400 	.word	0x40004400
 8003ec8:	40023800 	.word	0x40023800
 8003ecc:	40020c00 	.word	0x40020c00

08003ed0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003ed4:	e7fe      	b.n	8003ed4 <NMI_Handler+0x4>

08003ed6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003eda:	e7fe      	b.n	8003eda <HardFault_Handler+0x4>

08003edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ee0:	e7fe      	b.n	8003ee0 <MemManage_Handler+0x4>

08003ee2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ee2:	b480      	push	{r7}
 8003ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ee6:	e7fe      	b.n	8003ee6 <BusFault_Handler+0x4>

08003ee8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003eec:	e7fe      	b.n	8003eec <UsageFault_Handler+0x4>

08003eee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ef2:	bf00      	nop
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f00:	bf00      	nop
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr

08003f0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f0a:	b480      	push	{r7}
 8003f0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f0e:	bf00      	nop
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f1c:	f000 fa5e 	bl	80043dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f20:	bf00      	nop
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003f28:	2004      	movs	r0, #4
 8003f2a:	f001 fd27 	bl	800597c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003f2e:	bf00      	nop
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8003f36:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003f3a:	f001 fd1f 	bl	800597c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003f3e:	bf00      	nop
 8003f40:	bd80      	pop	{r7, pc}
	...

08003f44 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8003f48:	4802      	ldr	r0, [pc, #8]	; (8003f54 <SDIO_IRQHandler+0x10>)
 8003f4a:	f003 fddd 	bl	8007b08 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8003f4e:	bf00      	nop
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	20002ec0 	.word	0x20002ec0

08003f58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003f5c:	4802      	ldr	r0, [pc, #8]	; (8003f68 <TIM6_DAC_IRQHandler+0x10>)
 8003f5e:	f005 fd2c 	bl	80099ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003f62:	bf00      	nop
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	20002e40 	.word	0x20002e40

08003f6c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003f70:	4802      	ldr	r0, [pc, #8]	; (8003f7c <TIM7_IRQHandler+0x10>)
 8003f72:	f005 fd22 	bl	80099ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003f76:	bf00      	nop
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	20002fe8 	.word	0x20002fe8

08003f80 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003f84:	4802      	ldr	r0, [pc, #8]	; (8003f90 <DMA2_Stream2_IRQHandler+0x10>)
 8003f86:	f001 f8a9 	bl	80050dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003f8a:	bf00      	nop
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	20002f88 	.word	0x20002f88

08003f94 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8003f98:	4802      	ldr	r0, [pc, #8]	; (8003fa4 <DMA2_Stream3_IRQHandler+0x10>)
 8003f9a:	f001 f89f 	bl	80050dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003f9e:	bf00      	nop
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	20002ad0 	.word	0x20002ad0

08003fa8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8003fac:	4802      	ldr	r0, [pc, #8]	; (8003fb8 <DMA2_Stream6_IRQHandler+0x10>)
 8003fae:	f001 f895 	bl	80050dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003fb2:	bf00      	nop
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	20002ddc 	.word	0x20002ddc

08003fbc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b086      	sub	sp, #24
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fc8:	2300      	movs	r3, #0
 8003fca:	617b      	str	r3, [r7, #20]
 8003fcc:	e00a      	b.n	8003fe4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003fce:	f3af 8000 	nop.w
 8003fd2:	4601      	mov	r1, r0
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	1c5a      	adds	r2, r3, #1
 8003fd8:	60ba      	str	r2, [r7, #8]
 8003fda:	b2ca      	uxtb	r2, r1
 8003fdc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	617b      	str	r3, [r7, #20]
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	dbf0      	blt.n	8003fce <_read+0x12>
	}

return len;
 8003fec:	687b      	ldr	r3, [r7, #4]
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3718      	adds	r7, #24
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}

08003ff6 <_close>:
	}
	return len;
}

int _close(int file)
{
 8003ff6:	b480      	push	{r7}
 8003ff8:	b083      	sub	sp, #12
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	6078      	str	r0, [r7, #4]
	return -1;
 8003ffe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004002:	4618      	mov	r0, r3
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr

0800400e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800400e:	b480      	push	{r7}
 8004010:	b083      	sub	sp, #12
 8004012:	af00      	add	r7, sp, #0
 8004014:	6078      	str	r0, [r7, #4]
 8004016:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800401e:	605a      	str	r2, [r3, #4]
	return 0;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	370c      	adds	r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr

0800402e <_isatty>:

int _isatty(int file)
{
 800402e:	b480      	push	{r7}
 8004030:	b083      	sub	sp, #12
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
	return 1;
 8004036:	2301      	movs	r3, #1
}
 8004038:	4618      	mov	r0, r3
 800403a:	370c      	adds	r7, #12
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr

08004044 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004044:	b480      	push	{r7}
 8004046:	b085      	sub	sp, #20
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	607a      	str	r2, [r7, #4]
	return 0;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3714      	adds	r7, #20
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
	...

08004060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004068:	4a14      	ldr	r2, [pc, #80]	; (80040bc <_sbrk+0x5c>)
 800406a:	4b15      	ldr	r3, [pc, #84]	; (80040c0 <_sbrk+0x60>)
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004074:	4b13      	ldr	r3, [pc, #76]	; (80040c4 <_sbrk+0x64>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d102      	bne.n	8004082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800407c:	4b11      	ldr	r3, [pc, #68]	; (80040c4 <_sbrk+0x64>)
 800407e:	4a12      	ldr	r2, [pc, #72]	; (80040c8 <_sbrk+0x68>)
 8004080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004082:	4b10      	ldr	r3, [pc, #64]	; (80040c4 <_sbrk+0x64>)
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4413      	add	r3, r2
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	429a      	cmp	r2, r3
 800408e:	d207      	bcs.n	80040a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004090:	f00b fc60 	bl	800f954 <__errno>
 8004094:	4602      	mov	r2, r0
 8004096:	230c      	movs	r3, #12
 8004098:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800409a:	f04f 33ff 	mov.w	r3, #4294967295
 800409e:	e009      	b.n	80040b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80040a0:	4b08      	ldr	r3, [pc, #32]	; (80040c4 <_sbrk+0x64>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80040a6:	4b07      	ldr	r3, [pc, #28]	; (80040c4 <_sbrk+0x64>)
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4413      	add	r3, r2
 80040ae:	4a05      	ldr	r2, [pc, #20]	; (80040c4 <_sbrk+0x64>)
 80040b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80040b2:	68fb      	ldr	r3, [r7, #12]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3718      	adds	r7, #24
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	20050000 	.word	0x20050000
 80040c0:	00000400 	.word	0x00000400
 80040c4:	2000020c 	.word	0x2000020c
 80040c8:	200050a8 	.word	0x200050a8

080040cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80040cc:	b480      	push	{r7}
 80040ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80040d0:	4b08      	ldr	r3, [pc, #32]	; (80040f4 <SystemInit+0x28>)
 80040d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040d6:	4a07      	ldr	r2, [pc, #28]	; (80040f4 <SystemInit+0x28>)
 80040d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80040dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80040e0:	4b04      	ldr	r3, [pc, #16]	; (80040f4 <SystemInit+0x28>)
 80040e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80040e6:	609a      	str	r2, [r3, #8]
#endif
}
 80040e8:	bf00      	nop
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	e000ed00 	.word	0xe000ed00

080040f8 <cppInit>:
LineTrace line_trace(&motor, &line_sensor);

float velocity;

void cppInit(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0
	line_sensor.ADCStart();
 80040fc:	4812      	ldr	r0, [pc, #72]	; (8004148 <cppInit+0x50>)
 80040fe:	f7fd fc91 	bl	8001a24 <_ZN10LineSensor8ADCStartEv>
	motor.init();
 8004102:	4812      	ldr	r0, [pc, #72]	; (800414c <cppInit+0x54>)
 8004104:	f7fd fdd4 	bl	8001cb0 <_ZN5Motor4initEv>
	encoder.init();
 8004108:	4811      	ldr	r0, [pc, #68]	; (8004150 <cppInit+0x58>)
 800410a:	f7fd f837 	bl	800117c <_ZN7Encoder4initEv>

	//line_sensor.calibration();

	line_trace.setGain(0.0005, 0.000003, 0);
 800410e:	ed9f 1a11 	vldr	s2, [pc, #68]	; 8004154 <cppInit+0x5c>
 8004112:	eddf 0a11 	vldr	s1, [pc, #68]	; 8004158 <cppInit+0x60>
 8004116:	ed9f 0a11 	vldr	s0, [pc, #68]	; 800415c <cppInit+0x64>
 800411a:	4811      	ldr	r0, [pc, #68]	; (8004160 <cppInit+0x68>)
 800411c:	f7fd fd9e 	bl	8001c5c <_ZN9LineTrace7setGainEfff>
	velocity_ctrl.setVelocityGain(1.5, 0, 20);
 8004120:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 8004124:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8004154 <cppInit+0x5c>
 8004128:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 800412c:	480d      	ldr	r0, [pc, #52]	; (8004164 <cppInit+0x6c>)
 800412e:	f7fe f933 	bl	8002398 <_ZN12VelocityCtrl15setVelocityGainEfff>
	//velocity_ctrl.setVelocityGain(0, 0, 0);
	velocity_ctrl.setOmegaGain(0.2, 0, 20);
 8004132:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 8004136:	eddf 0a07 	vldr	s1, [pc, #28]	; 8004154 <cppInit+0x5c>
 800413a:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8004168 <cppInit+0x70>
 800413e:	4809      	ldr	r0, [pc, #36]	; (8004164 <cppInit+0x6c>)
 8004140:	f7fe f943 	bl	80023ca <_ZN12VelocityCtrl12setOmegaGainEfff>
}
 8004144:	bf00      	nop
 8004146:	bd80      	pop	{r7, pc}
 8004148:	20000210 	.word	0x20000210
 800414c:	20000514 	.word	0x20000514
 8004150:	2000051c 	.word	0x2000051c
 8004154:	00000000 	.word	0x00000000
 8004158:	3649539c 	.word	0x3649539c
 800415c:	3a03126f 	.word	0x3a03126f
 8004160:	20000554 	.word	0x20000554
 8004164:	20000520 	.word	0x20000520
 8004168:	3e4ccccd 	.word	0x3e4ccccd

0800416c <cppFlip1ms>:

void cppFlip1ms(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8004170:	481b      	ldr	r0, [pc, #108]	; (80041e0 <cppFlip1ms+0x74>)
 8004172:	f7fd fcb5 	bl	8001ae0 <_ZN10LineSensor18updateSensorValuesEv>
	encoder.updateCnt();
 8004176:	481b      	ldr	r0, [pc, #108]	; (80041e4 <cppFlip1ms+0x78>)
 8004178:	f7fd f820 	bl	80011bc <_ZN7Encoder9updateCntEv>

	velocity = velocity_ctrl.flip();
 800417c:	481a      	ldr	r0, [pc, #104]	; (80041e8 <cppFlip1ms+0x7c>)
 800417e:	f7fe f93d 	bl	80023fc <_ZN12VelocityCtrl4flipEv>
 8004182:	eef0 7a40 	vmov.f32	s15, s0
 8004186:	4b19      	ldr	r3, [pc, #100]	; (80041ec <cppFlip1ms+0x80>)
 8004188:	edc3 7a00 	vstr	s15, [r3]
	//line_trace.flip();

	motor.motorCtrl();
 800418c:	4818      	ldr	r0, [pc, #96]	; (80041f0 <cppFlip1ms+0x84>)
 800418e:	f7fd fda1 	bl	8001cd4 <_ZN5Motor9motorCtrlEv>

	encoder.clearCnt();
 8004192:	4814      	ldr	r0, [pc, #80]	; (80041e4 <cppFlip1ms+0x78>)
 8004194:	f7fd f848 	bl	8001228 <_ZN7Encoder8clearCntEv>

	if(rotary_switch.getValue() == 1){
 8004198:	4816      	ldr	r0, [pc, #88]	; (80041f4 <cppFlip1ms+0x88>)
 800419a:	f7fd fe5d 	bl	8001e58 <_ZN12RotarySwitch8getValueEv>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	bf0c      	ite	eq
 80041a4:	2301      	moveq	r3, #1
 80041a6:	2300      	movne	r3, #0
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00e      	beq.n	80041cc <cppFlip1ms+0x60>
		//line_trace.start();
		//line_trace.setNormalRatio(0.1);
		velocity_ctrl.start();
 80041ae:	480e      	ldr	r0, [pc, #56]	; (80041e8 <cppFlip1ms+0x7c>)
 80041b0:	f7fe f940 	bl	8002434 <_ZN12VelocityCtrl5startEv>
		velocity_ctrl.setVelocity(0, 0);
 80041b4:	eddf 0a10 	vldr	s1, [pc, #64]	; 80041f8 <cppFlip1ms+0x8c>
 80041b8:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 80041f8 <cppFlip1ms+0x8c>
 80041bc:	480a      	ldr	r0, [pc, #40]	; (80041e8 <cppFlip1ms+0x7c>)
 80041be:	f7fe f8d7 	bl	8002370 <_ZN12VelocityCtrl11setVelocityEff>
		led.fullColor('R');
 80041c2:	2152      	movs	r1, #82	; 0x52
 80041c4:	480d      	ldr	r0, [pc, #52]	; (80041fc <cppFlip1ms+0x90>)
 80041c6:	f7fd fad1 	bl	800176c <_ZN3LED9fullColorEc>
		//line_trace.stop();
		//line_trace.setNormalRatio(0.0);
		velocity_ctrl.stop();
		led.fullColor('G');
	}
}
 80041ca:	e006      	b.n	80041da <cppFlip1ms+0x6e>
		velocity_ctrl.stop();
 80041cc:	4806      	ldr	r0, [pc, #24]	; (80041e8 <cppFlip1ms+0x7c>)
 80041ce:	f7fe f943 	bl	8002458 <_ZN12VelocityCtrl4stopEv>
		led.fullColor('G');
 80041d2:	2147      	movs	r1, #71	; 0x47
 80041d4:	4809      	ldr	r0, [pc, #36]	; (80041fc <cppFlip1ms+0x90>)
 80041d6:	f7fd fac9 	bl	800176c <_ZN3LED9fullColorEc>
}
 80041da:	bf00      	nop
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	20000210 	.word	0x20000210
 80041e4:	2000051c 	.word	0x2000051c
 80041e8:	20000520 	.word	0x20000520
 80041ec:	20000574 	.word	0x20000574
 80041f0:	20000514 	.word	0x20000514
 80041f4:	20000510 	.word	0x20000510
 80041f8:	00000000 	.word	0x00000000
 80041fc:	20000518 	.word	0x20000518

08004200 <cppFlip100ns>:

void cppFlip100ns(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8004204:	4802      	ldr	r0, [pc, #8]	; (8004210 <cppFlip100ns+0x10>)
 8004206:	f7fd fc1d 	bl	8001a44 <_ZN10LineSensor17storeSensorValuesEv>
}
 800420a:	bf00      	nop
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	20000210 	.word	0x20000210

08004214 <cppExit>:

void cppExit(uint16_t gpio_pin)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	4603      	mov	r3, r0
 800421c:	80fb      	strh	r3, [r7, #6]
	side_sensor.updateStatus(gpio_pin);
 800421e:	88fb      	ldrh	r3, [r7, #6]
 8004220:	4619      	mov	r1, r3
 8004222:	4803      	ldr	r0, [pc, #12]	; (8004230 <cppExit+0x1c>)
 8004224:	f7fd fe72 	bl	8001f0c <_ZN10SideSensor12updateStatusEt>
}
 8004228:	bf00      	nop
 800422a:	3708      	adds	r7, #8
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	20000508 	.word	0x20000508

08004234 <cppLoop>:

void cppLoop(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	af00      	add	r7, sp, #0

	//line_sensor.updateSensorValues();
	//line_sensor.printSensorValues();

	//led.fullColor('C');
	led.LR(-1, 1);
 8004238:	2201      	movs	r2, #1
 800423a:	f04f 31ff 	mov.w	r1, #4294967295
 800423e:	4808      	ldr	r0, [pc, #32]	; (8004260 <cppLoop+0x2c>)
 8004240:	f7fd fb50 	bl	80018e4 <_ZN3LED2LREaa>

	HAL_Delay(100);
 8004244:	2064      	movs	r0, #100	; 0x64
 8004246:	f000 f8e9 	bl	800441c <HAL_Delay>

	//motor.setRatio(0, -0.5);
	//velocity_ctrl.setOmegaGain(1, 1, 1);
	//led.fullColor('Y');
	led.LR(-1, 0);
 800424a:	2200      	movs	r2, #0
 800424c:	f04f 31ff 	mov.w	r1, #4294967295
 8004250:	4803      	ldr	r0, [pc, #12]	; (8004260 <cppLoop+0x2c>)
 8004252:	f7fd fb47 	bl	80018e4 <_ZN3LED2LREaa>

	HAL_Delay(100);
 8004256:	2064      	movs	r0, #100	; 0x64
 8004258:	f000 f8e0 	bl	800441c <HAL_Delay>

}
 800425c:	bf00      	nop
 800425e:	bd80      	pop	{r7, pc}
 8004260:	20000518 	.word	0x20000518

08004264 <_Z41__static_initialization_and_destruction_0ii>:
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	6039      	str	r1, [r7, #0]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d11d      	bne.n	80042b0 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800427a:	4293      	cmp	r3, r2
 800427c:	d118      	bne.n	80042b0 <_Z41__static_initialization_and_destruction_0ii+0x4c>
LineSensor line_sensor;
 800427e:	480e      	ldr	r0, [pc, #56]	; (80042b8 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8004280:	f7fd fb68 	bl	8001954 <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 8004284:	480d      	ldr	r0, [pc, #52]	; (80042bc <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8004286:	f7fd fe35 	bl	8001ef4 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 800428a:	480d      	ldr	r0, [pc, #52]	; (80042c0 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800428c:	f7fd fa62 	bl	8001754 <_ZN8JoyStickC1Ev>
Motor motor;
 8004290:	480c      	ldr	r0, [pc, #48]	; (80042c4 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8004292:	f7fd fcfc 	bl	8001c8e <_ZN5MotorC1Ev>
Encoder encoder;
 8004296:	480c      	ldr	r0, [pc, #48]	; (80042c8 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8004298:	f7fc ff5c 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder);
 800429c:	4a0a      	ldr	r2, [pc, #40]	; (80042c8 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 800429e:	4909      	ldr	r1, [pc, #36]	; (80042c4 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 80042a0:	480a      	ldr	r0, [pc, #40]	; (80042cc <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80042a2:	f7fd fe91 	bl	8001fc8 <_ZN12VelocityCtrlC1EP5MotorP7Encoder>
LineTrace line_trace(&motor, &line_sensor);
 80042a6:	4a04      	ldr	r2, [pc, #16]	; (80042b8 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80042a8:	4906      	ldr	r1, [pc, #24]	; (80042c4 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 80042aa:	4809      	ldr	r0, [pc, #36]	; (80042d0 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80042ac:	f7fd fcb0 	bl	8001c10 <_ZN9LineTraceC1EP5MotorP10LineSensor>
}
 80042b0:	bf00      	nop
 80042b2:	3708      	adds	r7, #8
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	20000210 	.word	0x20000210
 80042bc:	20000508 	.word	0x20000508
 80042c0:	2000050c 	.word	0x2000050c
 80042c4:	20000514 	.word	0x20000514
 80042c8:	2000051c 	.word	0x2000051c
 80042cc:	20000520 	.word	0x20000520
 80042d0:	20000554 	.word	0x20000554

080042d4 <_GLOBAL__sub_I_line_sensor>:
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80042dc:	2001      	movs	r0, #1
 80042de:	f7ff ffc1 	bl	8004264 <_Z41__static_initialization_and_destruction_0ii>
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80042e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800431c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80042e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80042ea:	e003      	b.n	80042f4 <LoopCopyDataInit>

080042ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80042ec:	4b0c      	ldr	r3, [pc, #48]	; (8004320 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80042ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80042f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80042f2:	3104      	adds	r1, #4

080042f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80042f4:	480b      	ldr	r0, [pc, #44]	; (8004324 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80042f6:	4b0c      	ldr	r3, [pc, #48]	; (8004328 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80042f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80042fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80042fc:	d3f6      	bcc.n	80042ec <CopyDataInit>
  ldr  r2, =_sbss
 80042fe:	4a0b      	ldr	r2, [pc, #44]	; (800432c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004300:	e002      	b.n	8004308 <LoopFillZerobss>

08004302 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004302:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004304:	f842 3b04 	str.w	r3, [r2], #4

08004308 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004308:	4b09      	ldr	r3, [pc, #36]	; (8004330 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800430a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800430c:	d3f9      	bcc.n	8004302 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800430e:	f7ff fedd 	bl	80040cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004312:	f00b fb25 	bl	800f960 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004316:	f7fe f9a3 	bl	8002660 <main>
  bx  lr    
 800431a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800431c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8004320:	08015028 	.word	0x08015028
  ldr  r0, =_sdata
 8004324:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004328:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 800432c:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8004330:	200050a4 	.word	0x200050a4

08004334 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004334:	e7fe      	b.n	8004334 <ADC_IRQHandler>
	...

08004338 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800433c:	4b0e      	ldr	r3, [pc, #56]	; (8004378 <HAL_Init+0x40>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a0d      	ldr	r2, [pc, #52]	; (8004378 <HAL_Init+0x40>)
 8004342:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004346:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004348:	4b0b      	ldr	r3, [pc, #44]	; (8004378 <HAL_Init+0x40>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a0a      	ldr	r2, [pc, #40]	; (8004378 <HAL_Init+0x40>)
 800434e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004352:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004354:	4b08      	ldr	r3, [pc, #32]	; (8004378 <HAL_Init+0x40>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a07      	ldr	r2, [pc, #28]	; (8004378 <HAL_Init+0x40>)
 800435a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800435e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004360:	2003      	movs	r0, #3
 8004362:	f000 fd51 	bl	8004e08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004366:	2000      	movs	r0, #0
 8004368:	f000 f808 	bl	800437c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800436c:	f7ff f8d0 	bl	8003510 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	40023c00 	.word	0x40023c00

0800437c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004384:	4b12      	ldr	r3, [pc, #72]	; (80043d0 <HAL_InitTick+0x54>)
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	4b12      	ldr	r3, [pc, #72]	; (80043d4 <HAL_InitTick+0x58>)
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	4619      	mov	r1, r3
 800438e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004392:	fbb3 f3f1 	udiv	r3, r3, r1
 8004396:	fbb2 f3f3 	udiv	r3, r2, r3
 800439a:	4618      	mov	r0, r3
 800439c:	f000 fd69 	bl	8004e72 <HAL_SYSTICK_Config>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d001      	beq.n	80043aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e00e      	b.n	80043c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2b0f      	cmp	r3, #15
 80043ae:	d80a      	bhi.n	80043c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80043b0:	2200      	movs	r2, #0
 80043b2:	6879      	ldr	r1, [r7, #4]
 80043b4:	f04f 30ff 	mov.w	r0, #4294967295
 80043b8:	f000 fd31 	bl	8004e1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80043bc:	4a06      	ldr	r2, [pc, #24]	; (80043d8 <HAL_InitTick+0x5c>)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80043c2:	2300      	movs	r3, #0
 80043c4:	e000      	b.n	80043c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3708      	adds	r7, #8
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	20000000 	.word	0x20000000
 80043d4:	20000008 	.word	0x20000008
 80043d8:	20000004 	.word	0x20000004

080043dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043dc:	b480      	push	{r7}
 80043de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043e0:	4b06      	ldr	r3, [pc, #24]	; (80043fc <HAL_IncTick+0x20>)
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	461a      	mov	r2, r3
 80043e6:	4b06      	ldr	r3, [pc, #24]	; (8004400 <HAL_IncTick+0x24>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4413      	add	r3, r2
 80043ec:	4a04      	ldr	r2, [pc, #16]	; (8004400 <HAL_IncTick+0x24>)
 80043ee:	6013      	str	r3, [r2, #0]
}
 80043f0:	bf00      	nop
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	20000008 	.word	0x20000008
 8004400:	20003028 	.word	0x20003028

08004404 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004404:	b480      	push	{r7}
 8004406:	af00      	add	r7, sp, #0
  return uwTick;
 8004408:	4b03      	ldr	r3, [pc, #12]	; (8004418 <HAL_GetTick+0x14>)
 800440a:	681b      	ldr	r3, [r3, #0]
}
 800440c:	4618      	mov	r0, r3
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	20003028 	.word	0x20003028

0800441c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004424:	f7ff ffee 	bl	8004404 <HAL_GetTick>
 8004428:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004434:	d005      	beq.n	8004442 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004436:	4b09      	ldr	r3, [pc, #36]	; (800445c <HAL_Delay+0x40>)
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	461a      	mov	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	4413      	add	r3, r2
 8004440:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004442:	bf00      	nop
 8004444:	f7ff ffde 	bl	8004404 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	429a      	cmp	r2, r3
 8004452:	d8f7      	bhi.n	8004444 <HAL_Delay+0x28>
  {
  }
}
 8004454:	bf00      	nop
 8004456:	3710      	adds	r7, #16
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}
 800445c:	20000008 	.word	0x20000008

08004460 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004468:	2300      	movs	r3, #0
 800446a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e033      	b.n	80044de <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447a:	2b00      	cmp	r3, #0
 800447c:	d109      	bne.n	8004492 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f7ff f86e 	bl	8003560 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004496:	f003 0310 	and.w	r3, r3, #16
 800449a:	2b00      	cmp	r3, #0
 800449c:	d118      	bne.n	80044d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80044a6:	f023 0302 	bic.w	r3, r3, #2
 80044aa:	f043 0202 	orr.w	r2, r3, #2
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 fa5a 	bl	800496c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c2:	f023 0303 	bic.w	r3, r3, #3
 80044c6:	f043 0201 	orr.w	r2, r3, #1
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	641a      	str	r2, [r3, #64]	; 0x40
 80044ce:	e001      	b.n	80044d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80044dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3710      	adds	r7, #16
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
	...

080044e8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b086      	sub	sp, #24
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80044f4:	2300      	movs	r3, #0
 80044f6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d101      	bne.n	8004506 <HAL_ADC_Start_DMA+0x1e>
 8004502:	2302      	movs	r3, #2
 8004504:	e0cc      	b.n	80046a0 <HAL_ADC_Start_DMA+0x1b8>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2201      	movs	r2, #1
 800450a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b01      	cmp	r3, #1
 800451a:	d018      	beq.n	800454e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689a      	ldr	r2, [r3, #8]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f042 0201 	orr.w	r2, r2, #1
 800452a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800452c:	4b5e      	ldr	r3, [pc, #376]	; (80046a8 <HAL_ADC_Start_DMA+0x1c0>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a5e      	ldr	r2, [pc, #376]	; (80046ac <HAL_ADC_Start_DMA+0x1c4>)
 8004532:	fba2 2303 	umull	r2, r3, r2, r3
 8004536:	0c9a      	lsrs	r2, r3, #18
 8004538:	4613      	mov	r3, r2
 800453a:	005b      	lsls	r3, r3, #1
 800453c:	4413      	add	r3, r2
 800453e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004540:	e002      	b.n	8004548 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	3b01      	subs	r3, #1
 8004546:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d1f9      	bne.n	8004542 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	f003 0301 	and.w	r3, r3, #1
 8004558:	2b01      	cmp	r3, #1
 800455a:	f040 80a0 	bne.w	800469e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004562:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004566:	f023 0301 	bic.w	r3, r3, #1
 800456a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800457c:	2b00      	cmp	r3, #0
 800457e:	d007      	beq.n	8004590 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004584:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004588:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004594:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004598:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800459c:	d106      	bne.n	80045ac <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045a2:	f023 0206 	bic.w	r2, r3, #6
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	645a      	str	r2, [r3, #68]	; 0x44
 80045aa:	e002      	b.n	80045b2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80045ba:	4b3d      	ldr	r3, [pc, #244]	; (80046b0 <HAL_ADC_Start_DMA+0x1c8>)
 80045bc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045c2:	4a3c      	ldr	r2, [pc, #240]	; (80046b4 <HAL_ADC_Start_DMA+0x1cc>)
 80045c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ca:	4a3b      	ldr	r2, [pc, #236]	; (80046b8 <HAL_ADC_Start_DMA+0x1d0>)
 80045cc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d2:	4a3a      	ldr	r2, [pc, #232]	; (80046bc <HAL_ADC_Start_DMA+0x1d4>)
 80045d4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80045de:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	685a      	ldr	r2, [r3, #4]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80045ee:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	689a      	ldr	r2, [r3, #8]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045fe:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	334c      	adds	r3, #76	; 0x4c
 800460a:	4619      	mov	r1, r3
 800460c:	68ba      	ldr	r2, [r7, #8]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f000 fcea 	bl	8004fe8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	f003 031f 	and.w	r3, r3, #31
 800461c:	2b00      	cmp	r3, #0
 800461e:	d12a      	bne.n	8004676 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a26      	ldr	r2, [pc, #152]	; (80046c0 <HAL_ADC_Start_DMA+0x1d8>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d015      	beq.n	8004656 <HAL_ADC_Start_DMA+0x16e>
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a25      	ldr	r2, [pc, #148]	; (80046c4 <HAL_ADC_Start_DMA+0x1dc>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d105      	bne.n	8004640 <HAL_ADC_Start_DMA+0x158>
 8004634:	4b1e      	ldr	r3, [pc, #120]	; (80046b0 <HAL_ADC_Start_DMA+0x1c8>)
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f003 031f 	and.w	r3, r3, #31
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00a      	beq.n	8004656 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a20      	ldr	r2, [pc, #128]	; (80046c8 <HAL_ADC_Start_DMA+0x1e0>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d129      	bne.n	800469e <HAL_ADC_Start_DMA+0x1b6>
 800464a:	4b19      	ldr	r3, [pc, #100]	; (80046b0 <HAL_ADC_Start_DMA+0x1c8>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f003 031f 	and.w	r3, r3, #31
 8004652:	2b0f      	cmp	r3, #15
 8004654:	d823      	bhi.n	800469e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d11c      	bne.n	800469e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	689a      	ldr	r2, [r3, #8]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004672:	609a      	str	r2, [r3, #8]
 8004674:	e013      	b.n	800469e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a11      	ldr	r2, [pc, #68]	; (80046c0 <HAL_ADC_Start_DMA+0x1d8>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d10e      	bne.n	800469e <HAL_ADC_Start_DMA+0x1b6>
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d107      	bne.n	800469e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	689a      	ldr	r2, [r3, #8]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800469c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800469e:	2300      	movs	r3, #0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3718      	adds	r7, #24
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	20000000 	.word	0x20000000
 80046ac:	431bde83 	.word	0x431bde83
 80046b0:	40012300 	.word	0x40012300
 80046b4:	08004b65 	.word	0x08004b65
 80046b8:	08004c1f 	.word	0x08004c1f
 80046bc:	08004c3b 	.word	0x08004c3b
 80046c0:	40012000 	.word	0x40012000
 80046c4:	40012100 	.word	0x40012100
 80046c8:	40012200 	.word	0x40012200

080046cc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80046d4:	bf00      	nop
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr

08004708 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004712:	2300      	movs	r3, #0
 8004714:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800471c:	2b01      	cmp	r3, #1
 800471e:	d101      	bne.n	8004724 <HAL_ADC_ConfigChannel+0x1c>
 8004720:	2302      	movs	r3, #2
 8004722:	e113      	b.n	800494c <HAL_ADC_ConfigChannel+0x244>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2b09      	cmp	r3, #9
 8004732:	d925      	bls.n	8004780 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68d9      	ldr	r1, [r3, #12]
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	b29b      	uxth	r3, r3
 8004740:	461a      	mov	r2, r3
 8004742:	4613      	mov	r3, r2
 8004744:	005b      	lsls	r3, r3, #1
 8004746:	4413      	add	r3, r2
 8004748:	3b1e      	subs	r3, #30
 800474a:	2207      	movs	r2, #7
 800474c:	fa02 f303 	lsl.w	r3, r2, r3
 8004750:	43da      	mvns	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	400a      	ands	r2, r1
 8004758:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	68d9      	ldr	r1, [r3, #12]
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	689a      	ldr	r2, [r3, #8]
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	b29b      	uxth	r3, r3
 800476a:	4618      	mov	r0, r3
 800476c:	4603      	mov	r3, r0
 800476e:	005b      	lsls	r3, r3, #1
 8004770:	4403      	add	r3, r0
 8004772:	3b1e      	subs	r3, #30
 8004774:	409a      	lsls	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	430a      	orrs	r2, r1
 800477c:	60da      	str	r2, [r3, #12]
 800477e:	e022      	b.n	80047c6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	6919      	ldr	r1, [r3, #16]
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	b29b      	uxth	r3, r3
 800478c:	461a      	mov	r2, r3
 800478e:	4613      	mov	r3, r2
 8004790:	005b      	lsls	r3, r3, #1
 8004792:	4413      	add	r3, r2
 8004794:	2207      	movs	r2, #7
 8004796:	fa02 f303 	lsl.w	r3, r2, r3
 800479a:	43da      	mvns	r2, r3
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	400a      	ands	r2, r1
 80047a2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	6919      	ldr	r1, [r3, #16]
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	689a      	ldr	r2, [r3, #8]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	4618      	mov	r0, r3
 80047b6:	4603      	mov	r3, r0
 80047b8:	005b      	lsls	r3, r3, #1
 80047ba:	4403      	add	r3, r0
 80047bc:	409a      	lsls	r2, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	2b06      	cmp	r3, #6
 80047cc:	d824      	bhi.n	8004818 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	685a      	ldr	r2, [r3, #4]
 80047d8:	4613      	mov	r3, r2
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	4413      	add	r3, r2
 80047de:	3b05      	subs	r3, #5
 80047e0:	221f      	movs	r2, #31
 80047e2:	fa02 f303 	lsl.w	r3, r2, r3
 80047e6:	43da      	mvns	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	400a      	ands	r2, r1
 80047ee:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	4618      	mov	r0, r3
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	685a      	ldr	r2, [r3, #4]
 8004802:	4613      	mov	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	3b05      	subs	r3, #5
 800480a:	fa00 f203 	lsl.w	r2, r0, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	430a      	orrs	r2, r1
 8004814:	635a      	str	r2, [r3, #52]	; 0x34
 8004816:	e04c      	b.n	80048b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	2b0c      	cmp	r3, #12
 800481e:	d824      	bhi.n	800486a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	685a      	ldr	r2, [r3, #4]
 800482a:	4613      	mov	r3, r2
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	4413      	add	r3, r2
 8004830:	3b23      	subs	r3, #35	; 0x23
 8004832:	221f      	movs	r2, #31
 8004834:	fa02 f303 	lsl.w	r3, r2, r3
 8004838:	43da      	mvns	r2, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	400a      	ands	r2, r1
 8004840:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	b29b      	uxth	r3, r3
 800484e:	4618      	mov	r0, r3
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	685a      	ldr	r2, [r3, #4]
 8004854:	4613      	mov	r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	4413      	add	r3, r2
 800485a:	3b23      	subs	r3, #35	; 0x23
 800485c:	fa00 f203 	lsl.w	r2, r0, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	430a      	orrs	r2, r1
 8004866:	631a      	str	r2, [r3, #48]	; 0x30
 8004868:	e023      	b.n	80048b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	685a      	ldr	r2, [r3, #4]
 8004874:	4613      	mov	r3, r2
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	4413      	add	r3, r2
 800487a:	3b41      	subs	r3, #65	; 0x41
 800487c:	221f      	movs	r2, #31
 800487e:	fa02 f303 	lsl.w	r3, r2, r3
 8004882:	43da      	mvns	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	400a      	ands	r2, r1
 800488a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	b29b      	uxth	r3, r3
 8004898:	4618      	mov	r0, r3
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	685a      	ldr	r2, [r3, #4]
 800489e:	4613      	mov	r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	4413      	add	r3, r2
 80048a4:	3b41      	subs	r3, #65	; 0x41
 80048a6:	fa00 f203 	lsl.w	r2, r0, r3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	430a      	orrs	r2, r1
 80048b0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80048b2:	4b29      	ldr	r3, [pc, #164]	; (8004958 <HAL_ADC_ConfigChannel+0x250>)
 80048b4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a28      	ldr	r2, [pc, #160]	; (800495c <HAL_ADC_ConfigChannel+0x254>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d10f      	bne.n	80048e0 <HAL_ADC_ConfigChannel+0x1d8>
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2b12      	cmp	r3, #18
 80048c6:	d10b      	bne.n	80048e0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a1d      	ldr	r2, [pc, #116]	; (800495c <HAL_ADC_ConfigChannel+0x254>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d12b      	bne.n	8004942 <HAL_ADC_ConfigChannel+0x23a>
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a1c      	ldr	r2, [pc, #112]	; (8004960 <HAL_ADC_ConfigChannel+0x258>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d003      	beq.n	80048fc <HAL_ADC_ConfigChannel+0x1f4>
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2b11      	cmp	r3, #17
 80048fa:	d122      	bne.n	8004942 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a11      	ldr	r2, [pc, #68]	; (8004960 <HAL_ADC_ConfigChannel+0x258>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d111      	bne.n	8004942 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800491e:	4b11      	ldr	r3, [pc, #68]	; (8004964 <HAL_ADC_ConfigChannel+0x25c>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a11      	ldr	r2, [pc, #68]	; (8004968 <HAL_ADC_ConfigChannel+0x260>)
 8004924:	fba2 2303 	umull	r2, r3, r2, r3
 8004928:	0c9a      	lsrs	r2, r3, #18
 800492a:	4613      	mov	r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	4413      	add	r3, r2
 8004930:	005b      	lsls	r3, r3, #1
 8004932:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004934:	e002      	b.n	800493c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	3b01      	subs	r3, #1
 800493a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1f9      	bne.n	8004936 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800494a:	2300      	movs	r3, #0
}
 800494c:	4618      	mov	r0, r3
 800494e:	3714      	adds	r7, #20
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr
 8004958:	40012300 	.word	0x40012300
 800495c:	40012000 	.word	0x40012000
 8004960:	10000012 	.word	0x10000012
 8004964:	20000000 	.word	0x20000000
 8004968:	431bde83 	.word	0x431bde83

0800496c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800496c:	b480      	push	{r7}
 800496e:	b085      	sub	sp, #20
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004974:	4b79      	ldr	r3, [pc, #484]	; (8004b5c <ADC_Init+0x1f0>)
 8004976:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	685a      	ldr	r2, [r3, #4]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	431a      	orrs	r2, r3
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	685a      	ldr	r2, [r3, #4]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	6859      	ldr	r1, [r3, #4]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	691b      	ldr	r3, [r3, #16]
 80049ac:	021a      	lsls	r2, r3, #8
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685a      	ldr	r2, [r3, #4]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80049c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	6859      	ldr	r1, [r3, #4]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689a      	ldr	r2, [r3, #8]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	430a      	orrs	r2, r1
 80049d6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	689a      	ldr	r2, [r3, #8]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	6899      	ldr	r1, [r3, #8]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	68da      	ldr	r2, [r3, #12]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	430a      	orrs	r2, r1
 80049f8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049fe:	4a58      	ldr	r2, [pc, #352]	; (8004b60 <ADC_Init+0x1f4>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d022      	beq.n	8004a4a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	689a      	ldr	r2, [r3, #8]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004a12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	6899      	ldr	r1, [r3, #8]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	430a      	orrs	r2, r1
 8004a24:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	689a      	ldr	r2, [r3, #8]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004a34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	6899      	ldr	r1, [r3, #8]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	609a      	str	r2, [r3, #8]
 8004a48:	e00f      	b.n	8004a6a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	689a      	ldr	r2, [r3, #8]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004a58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	689a      	ldr	r2, [r3, #8]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004a68:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	689a      	ldr	r2, [r3, #8]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f022 0202 	bic.w	r2, r2, #2
 8004a78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	6899      	ldr	r1, [r3, #8]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	7e1b      	ldrb	r3, [r3, #24]
 8004a84:	005a      	lsls	r2, r3, #1
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	430a      	orrs	r2, r1
 8004a8c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d01b      	beq.n	8004ad0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004aa6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004ab6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6859      	ldr	r1, [r3, #4]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	035a      	lsls	r2, r3, #13
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	430a      	orrs	r2, r1
 8004acc:	605a      	str	r2, [r3, #4]
 8004ace:	e007      	b.n	8004ae0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	685a      	ldr	r2, [r3, #4]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ade:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004aee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	69db      	ldr	r3, [r3, #28]
 8004afa:	3b01      	subs	r3, #1
 8004afc:	051a      	lsls	r2, r3, #20
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	430a      	orrs	r2, r1
 8004b04:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	689a      	ldr	r2, [r3, #8]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004b14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	6899      	ldr	r1, [r3, #8]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004b22:	025a      	lsls	r2, r3, #9
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	689a      	ldr	r2, [r3, #8]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6899      	ldr	r1, [r3, #8]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	029a      	lsls	r2, r3, #10
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	430a      	orrs	r2, r1
 8004b4e:	609a      	str	r2, [r3, #8]
}
 8004b50:	bf00      	nop
 8004b52:	3714      	adds	r7, #20
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	40012300 	.word	0x40012300
 8004b60:	0f000001 	.word	0x0f000001

08004b64 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b70:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b76:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d13c      	bne.n	8004bf8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b82:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d12b      	bne.n	8004bf0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d127      	bne.n	8004bf0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d006      	beq.n	8004bbc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d119      	bne.n	8004bf0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	685a      	ldr	r2, [r3, #4]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f022 0220 	bic.w	r2, r2, #32
 8004bca:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bdc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d105      	bne.n	8004bf0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be8:	f043 0201 	orr.w	r2, r3, #1
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004bf0:	68f8      	ldr	r0, [r7, #12]
 8004bf2:	f7ff fd6b 	bl	80046cc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004bf6:	e00e      	b.n	8004c16 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfc:	f003 0310 	and.w	r3, r3, #16
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d003      	beq.n	8004c0c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004c04:	68f8      	ldr	r0, [r7, #12]
 8004c06:	f7ff fd75 	bl	80046f4 <HAL_ADC_ErrorCallback>
}
 8004c0a:	e004      	b.n	8004c16 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	4798      	blx	r3
}
 8004c16:	bf00      	nop
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b084      	sub	sp, #16
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c2a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	f7ff fd57 	bl	80046e0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004c32:	bf00      	nop
 8004c34:	3710      	adds	r7, #16
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}

08004c3a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004c3a:	b580      	push	{r7, lr}
 8004c3c:	b084      	sub	sp, #16
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c46:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2240      	movs	r2, #64	; 0x40
 8004c4c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c52:	f043 0204 	orr.w	r2, r3, #4
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f7ff fd4a 	bl	80046f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004c60:	bf00      	nop
 8004c62:	3710      	adds	r7, #16
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <__NVIC_SetPriorityGrouping>:
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f003 0307 	and.w	r3, r3, #7
 8004c76:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c78:	4b0c      	ldr	r3, [pc, #48]	; (8004cac <__NVIC_SetPriorityGrouping+0x44>)
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c7e:	68ba      	ldr	r2, [r7, #8]
 8004c80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c84:	4013      	ands	r3, r2
 8004c86:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c9a:	4a04      	ldr	r2, [pc, #16]	; (8004cac <__NVIC_SetPriorityGrouping+0x44>)
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	60d3      	str	r3, [r2, #12]
}
 8004ca0:	bf00      	nop
 8004ca2:	3714      	adds	r7, #20
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr
 8004cac:	e000ed00 	.word	0xe000ed00

08004cb0 <__NVIC_GetPriorityGrouping>:
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004cb4:	4b04      	ldr	r3, [pc, #16]	; (8004cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	0a1b      	lsrs	r3, r3, #8
 8004cba:	f003 0307 	and.w	r3, r3, #7
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr
 8004cc8:	e000ed00 	.word	0xe000ed00

08004ccc <__NVIC_EnableIRQ>:
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	db0b      	blt.n	8004cf6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cde:	79fb      	ldrb	r3, [r7, #7]
 8004ce0:	f003 021f 	and.w	r2, r3, #31
 8004ce4:	4907      	ldr	r1, [pc, #28]	; (8004d04 <__NVIC_EnableIRQ+0x38>)
 8004ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cea:	095b      	lsrs	r3, r3, #5
 8004cec:	2001      	movs	r0, #1
 8004cee:	fa00 f202 	lsl.w	r2, r0, r2
 8004cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004cf6:	bf00      	nop
 8004cf8:	370c      	adds	r7, #12
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr
 8004d02:	bf00      	nop
 8004d04:	e000e100 	.word	0xe000e100

08004d08 <__NVIC_SetPriority>:
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	4603      	mov	r3, r0
 8004d10:	6039      	str	r1, [r7, #0]
 8004d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	db0a      	blt.n	8004d32 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	b2da      	uxtb	r2, r3
 8004d20:	490c      	ldr	r1, [pc, #48]	; (8004d54 <__NVIC_SetPriority+0x4c>)
 8004d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d26:	0112      	lsls	r2, r2, #4
 8004d28:	b2d2      	uxtb	r2, r2
 8004d2a:	440b      	add	r3, r1
 8004d2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004d30:	e00a      	b.n	8004d48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	b2da      	uxtb	r2, r3
 8004d36:	4908      	ldr	r1, [pc, #32]	; (8004d58 <__NVIC_SetPriority+0x50>)
 8004d38:	79fb      	ldrb	r3, [r7, #7]
 8004d3a:	f003 030f 	and.w	r3, r3, #15
 8004d3e:	3b04      	subs	r3, #4
 8004d40:	0112      	lsls	r2, r2, #4
 8004d42:	b2d2      	uxtb	r2, r2
 8004d44:	440b      	add	r3, r1
 8004d46:	761a      	strb	r2, [r3, #24]
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr
 8004d54:	e000e100 	.word	0xe000e100
 8004d58:	e000ed00 	.word	0xe000ed00

08004d5c <NVIC_EncodePriority>:
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b089      	sub	sp, #36	; 0x24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f003 0307 	and.w	r3, r3, #7
 8004d6e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	f1c3 0307 	rsb	r3, r3, #7
 8004d76:	2b04      	cmp	r3, #4
 8004d78:	bf28      	it	cs
 8004d7a:	2304      	movcs	r3, #4
 8004d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	3304      	adds	r3, #4
 8004d82:	2b06      	cmp	r3, #6
 8004d84:	d902      	bls.n	8004d8c <NVIC_EncodePriority+0x30>
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	3b03      	subs	r3, #3
 8004d8a:	e000      	b.n	8004d8e <NVIC_EncodePriority+0x32>
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d90:	f04f 32ff 	mov.w	r2, #4294967295
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9a:	43da      	mvns	r2, r3
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	401a      	ands	r2, r3
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004da4:	f04f 31ff 	mov.w	r1, #4294967295
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	fa01 f303 	lsl.w	r3, r1, r3
 8004dae:	43d9      	mvns	r1, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004db4:	4313      	orrs	r3, r2
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3724      	adds	r7, #36	; 0x24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
	...

08004dc4 <SysTick_Config>:
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004dd4:	d301      	bcc.n	8004dda <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e00f      	b.n	8004dfa <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004dda:	4a0a      	ldr	r2, [pc, #40]	; (8004e04 <SysTick_Config+0x40>)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	3b01      	subs	r3, #1
 8004de0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004de2:	210f      	movs	r1, #15
 8004de4:	f04f 30ff 	mov.w	r0, #4294967295
 8004de8:	f7ff ff8e 	bl	8004d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004dec:	4b05      	ldr	r3, [pc, #20]	; (8004e04 <SysTick_Config+0x40>)
 8004dee:	2200      	movs	r2, #0
 8004df0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004df2:	4b04      	ldr	r3, [pc, #16]	; (8004e04 <SysTick_Config+0x40>)
 8004df4:	2207      	movs	r2, #7
 8004df6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3708      	adds	r7, #8
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	e000e010 	.word	0xe000e010

08004e08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b082      	sub	sp, #8
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f7ff ff29 	bl	8004c68 <__NVIC_SetPriorityGrouping>
}
 8004e16:	bf00      	nop
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b086      	sub	sp, #24
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	4603      	mov	r3, r0
 8004e26:	60b9      	str	r1, [r7, #8]
 8004e28:	607a      	str	r2, [r7, #4]
 8004e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e30:	f7ff ff3e 	bl	8004cb0 <__NVIC_GetPriorityGrouping>
 8004e34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	68b9      	ldr	r1, [r7, #8]
 8004e3a:	6978      	ldr	r0, [r7, #20]
 8004e3c:	f7ff ff8e 	bl	8004d5c <NVIC_EncodePriority>
 8004e40:	4602      	mov	r2, r0
 8004e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e46:	4611      	mov	r1, r2
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7ff ff5d 	bl	8004d08 <__NVIC_SetPriority>
}
 8004e4e:	bf00      	nop
 8004e50:	3718      	adds	r7, #24
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b082      	sub	sp, #8
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7ff ff31 	bl	8004ccc <__NVIC_EnableIRQ>
}
 8004e6a:	bf00      	nop
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b082      	sub	sp, #8
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f7ff ffa2 	bl	8004dc4 <SysTick_Config>
 8004e80:	4603      	mov	r3, r0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3708      	adds	r7, #8
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
	...

08004e8c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004e94:	2300      	movs	r3, #0
 8004e96:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004e98:	f7ff fab4 	bl	8004404 <HAL_GetTick>
 8004e9c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d101      	bne.n	8004ea8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e099      	b.n	8004fdc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f022 0201 	bic.w	r2, r2, #1
 8004ec6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ec8:	e00f      	b.n	8004eea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004eca:	f7ff fa9b 	bl	8004404 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	2b05      	cmp	r3, #5
 8004ed6:	d908      	bls.n	8004eea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2220      	movs	r2, #32
 8004edc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2203      	movs	r2, #3
 8004ee2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e078      	b.n	8004fdc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0301 	and.w	r3, r3, #1
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1e8      	bne.n	8004eca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004f00:	697a      	ldr	r2, [r7, #20]
 8004f02:	4b38      	ldr	r3, [pc, #224]	; (8004fe4 <HAL_DMA_Init+0x158>)
 8004f04:	4013      	ands	r3, r2
 8004f06:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685a      	ldr	r2, [r3, #4]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f16:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	699b      	ldr	r3, [r3, #24]
 8004f28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a1b      	ldr	r3, [r3, #32]
 8004f34:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f40:	2b04      	cmp	r3, #4
 8004f42:	d107      	bne.n	8004f54 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	697a      	ldr	r2, [r7, #20]
 8004f5a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	695b      	ldr	r3, [r3, #20]
 8004f62:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	f023 0307 	bic.w	r3, r3, #7
 8004f6a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	d117      	bne.n	8004fae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00e      	beq.n	8004fae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f000 fa9d 	bl	80054d0 <DMA_CheckFifoParam>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d008      	beq.n	8004fae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2240      	movs	r2, #64	; 0x40
 8004fa0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004faa:	2301      	movs	r3, #1
 8004fac:	e016      	b.n	8004fdc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	697a      	ldr	r2, [r7, #20]
 8004fb4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 fa54 	bl	8005464 <DMA_CalcBaseAndBitshift>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fc4:	223f      	movs	r2, #63	; 0x3f
 8004fc6:	409a      	lsls	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004fda:	2300      	movs	r3, #0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3718      	adds	r7, #24
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	f010803f 	.word	0xf010803f

08004fe8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b086      	sub	sp, #24
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
 8004ff4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ffe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_DMA_Start_IT+0x26>
 800500a:	2302      	movs	r3, #2
 800500c:	e040      	b.n	8005090 <HAL_DMA_Start_IT+0xa8>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800501c:	b2db      	uxtb	r3, r3
 800501e:	2b01      	cmp	r3, #1
 8005020:	d12f      	bne.n	8005082 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2202      	movs	r2, #2
 8005026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	68b9      	ldr	r1, [r7, #8]
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f000 f9e6 	bl	8005408 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005040:	223f      	movs	r2, #63	; 0x3f
 8005042:	409a      	lsls	r2, r3
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f042 0216 	orr.w	r2, r2, #22
 8005056:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505c:	2b00      	cmp	r3, #0
 800505e:	d007      	beq.n	8005070 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0208 	orr.w	r2, r2, #8
 800506e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	601a      	str	r2, [r3, #0]
 8005080:	e005      	b.n	800508e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800508a:	2302      	movs	r3, #2
 800508c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800508e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005090:	4618      	mov	r0, r3
 8005092:	3718      	adds	r7, #24
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	d004      	beq.n	80050b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2280      	movs	r2, #128	; 0x80
 80050b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e00c      	b.n	80050d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2205      	movs	r2, #5
 80050ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f022 0201 	bic.w	r2, r2, #1
 80050cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b086      	sub	sp, #24
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80050e8:	4b92      	ldr	r3, [pc, #584]	; (8005334 <HAL_DMA_IRQHandler+0x258>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a92      	ldr	r2, [pc, #584]	; (8005338 <HAL_DMA_IRQHandler+0x25c>)
 80050ee:	fba2 2303 	umull	r2, r3, r2, r3
 80050f2:	0a9b      	lsrs	r3, r3, #10
 80050f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005106:	2208      	movs	r2, #8
 8005108:	409a      	lsls	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	4013      	ands	r3, r2
 800510e:	2b00      	cmp	r3, #0
 8005110:	d01a      	beq.n	8005148 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 0304 	and.w	r3, r3, #4
 800511c:	2b00      	cmp	r3, #0
 800511e:	d013      	beq.n	8005148 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f022 0204 	bic.w	r2, r2, #4
 800512e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005134:	2208      	movs	r2, #8
 8005136:	409a      	lsls	r2, r3
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005140:	f043 0201 	orr.w	r2, r3, #1
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800514c:	2201      	movs	r2, #1
 800514e:	409a      	lsls	r2, r3
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	4013      	ands	r3, r2
 8005154:	2b00      	cmp	r3, #0
 8005156:	d012      	beq.n	800517e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	695b      	ldr	r3, [r3, #20]
 800515e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00b      	beq.n	800517e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800516a:	2201      	movs	r2, #1
 800516c:	409a      	lsls	r2, r3
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005176:	f043 0202 	orr.w	r2, r3, #2
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005182:	2204      	movs	r2, #4
 8005184:	409a      	lsls	r2, r3
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	4013      	ands	r3, r2
 800518a:	2b00      	cmp	r3, #0
 800518c:	d012      	beq.n	80051b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 0302 	and.w	r3, r3, #2
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00b      	beq.n	80051b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051a0:	2204      	movs	r2, #4
 80051a2:	409a      	lsls	r2, r3
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ac:	f043 0204 	orr.w	r2, r3, #4
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051b8:	2210      	movs	r2, #16
 80051ba:	409a      	lsls	r2, r3
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	4013      	ands	r3, r2
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d043      	beq.n	800524c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0308 	and.w	r3, r3, #8
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d03c      	beq.n	800524c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051d6:	2210      	movs	r2, #16
 80051d8:	409a      	lsls	r2, r3
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d018      	beq.n	800521e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d108      	bne.n	800520c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d024      	beq.n	800524c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	4798      	blx	r3
 800520a:	e01f      	b.n	800524c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005210:	2b00      	cmp	r3, #0
 8005212:	d01b      	beq.n	800524c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	4798      	blx	r3
 800521c:	e016      	b.n	800524c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005228:	2b00      	cmp	r3, #0
 800522a:	d107      	bne.n	800523c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f022 0208 	bic.w	r2, r2, #8
 800523a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005240:	2b00      	cmp	r3, #0
 8005242:	d003      	beq.n	800524c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005250:	2220      	movs	r2, #32
 8005252:	409a      	lsls	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	4013      	ands	r3, r2
 8005258:	2b00      	cmp	r3, #0
 800525a:	f000 808e 	beq.w	800537a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0310 	and.w	r3, r3, #16
 8005268:	2b00      	cmp	r3, #0
 800526a:	f000 8086 	beq.w	800537a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005272:	2220      	movs	r2, #32
 8005274:	409a      	lsls	r2, r3
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005280:	b2db      	uxtb	r3, r3
 8005282:	2b05      	cmp	r3, #5
 8005284:	d136      	bne.n	80052f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f022 0216 	bic.w	r2, r2, #22
 8005294:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	695a      	ldr	r2, [r3, #20]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d103      	bne.n	80052b6 <HAL_DMA_IRQHandler+0x1da>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d007      	beq.n	80052c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f022 0208 	bic.w	r2, r2, #8
 80052c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052ca:	223f      	movs	r2, #63	; 0x3f
 80052cc:	409a      	lsls	r2, r3
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d07d      	beq.n	80053e6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	4798      	blx	r3
        }
        return;
 80052f2:	e078      	b.n	80053e6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d01c      	beq.n	800533c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800530c:	2b00      	cmp	r3, #0
 800530e:	d108      	bne.n	8005322 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005314:	2b00      	cmp	r3, #0
 8005316:	d030      	beq.n	800537a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	4798      	blx	r3
 8005320:	e02b      	b.n	800537a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005326:	2b00      	cmp	r3, #0
 8005328:	d027      	beq.n	800537a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	4798      	blx	r3
 8005332:	e022      	b.n	800537a <HAL_DMA_IRQHandler+0x29e>
 8005334:	20000000 	.word	0x20000000
 8005338:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005346:	2b00      	cmp	r3, #0
 8005348:	d10f      	bne.n	800536a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f022 0210 	bic.w	r2, r2, #16
 8005358:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800536e:	2b00      	cmp	r3, #0
 8005370:	d003      	beq.n	800537a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800537e:	2b00      	cmp	r3, #0
 8005380:	d032      	beq.n	80053e8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	2b00      	cmp	r3, #0
 800538c:	d022      	beq.n	80053d4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2205      	movs	r2, #5
 8005392:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 0201 	bic.w	r2, r2, #1
 80053a4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	3301      	adds	r3, #1
 80053aa:	60bb      	str	r3, [r7, #8]
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d307      	bcc.n	80053c2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0301 	and.w	r3, r3, #1
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1f2      	bne.n	80053a6 <HAL_DMA_IRQHandler+0x2ca>
 80053c0:	e000      	b.n	80053c4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80053c2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d005      	beq.n	80053e8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	4798      	blx	r3
 80053e4:	e000      	b.n	80053e8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80053e6:	bf00      	nop
    }
  }
}
 80053e8:	3718      	adds	r7, #24
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop

080053f0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b083      	sub	sp, #12
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005408:	b480      	push	{r7}
 800540a:	b085      	sub	sp, #20
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
 8005414:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005424:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	683a      	ldr	r2, [r7, #0]
 800542c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	2b40      	cmp	r3, #64	; 0x40
 8005434:	d108      	bne.n	8005448 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	68ba      	ldr	r2, [r7, #8]
 8005444:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005446:	e007      	b.n	8005458 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68ba      	ldr	r2, [r7, #8]
 800544e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	60da      	str	r2, [r3, #12]
}
 8005458:	bf00      	nop
 800545a:	3714      	adds	r7, #20
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005464:	b480      	push	{r7}
 8005466:	b085      	sub	sp, #20
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	b2db      	uxtb	r3, r3
 8005472:	3b10      	subs	r3, #16
 8005474:	4a14      	ldr	r2, [pc, #80]	; (80054c8 <DMA_CalcBaseAndBitshift+0x64>)
 8005476:	fba2 2303 	umull	r2, r3, r2, r3
 800547a:	091b      	lsrs	r3, r3, #4
 800547c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800547e:	4a13      	ldr	r2, [pc, #76]	; (80054cc <DMA_CalcBaseAndBitshift+0x68>)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	4413      	add	r3, r2
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	461a      	mov	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2b03      	cmp	r3, #3
 8005490:	d909      	bls.n	80054a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800549a:	f023 0303 	bic.w	r3, r3, #3
 800549e:	1d1a      	adds	r2, r3, #4
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	659a      	str	r2, [r3, #88]	; 0x58
 80054a4:	e007      	b.n	80054b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80054ae:	f023 0303 	bic.w	r3, r3, #3
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3714      	adds	r7, #20
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	aaaaaaab 	.word	0xaaaaaaab
 80054cc:	0801487c 	.word	0x0801487c

080054d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054d8:	2300      	movs	r3, #0
 80054da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d11f      	bne.n	800552a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	2b03      	cmp	r3, #3
 80054ee:	d855      	bhi.n	800559c <DMA_CheckFifoParam+0xcc>
 80054f0:	a201      	add	r2, pc, #4	; (adr r2, 80054f8 <DMA_CheckFifoParam+0x28>)
 80054f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f6:	bf00      	nop
 80054f8:	08005509 	.word	0x08005509
 80054fc:	0800551b 	.word	0x0800551b
 8005500:	08005509 	.word	0x08005509
 8005504:	0800559d 	.word	0x0800559d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800550c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d045      	beq.n	80055a0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005518:	e042      	b.n	80055a0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800551e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005522:	d13f      	bne.n	80055a4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005528:	e03c      	b.n	80055a4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005532:	d121      	bne.n	8005578 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	2b03      	cmp	r3, #3
 8005538:	d836      	bhi.n	80055a8 <DMA_CheckFifoParam+0xd8>
 800553a:	a201      	add	r2, pc, #4	; (adr r2, 8005540 <DMA_CheckFifoParam+0x70>)
 800553c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005540:	08005551 	.word	0x08005551
 8005544:	08005557 	.word	0x08005557
 8005548:	08005551 	.word	0x08005551
 800554c:	08005569 	.word	0x08005569
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	73fb      	strb	r3, [r7, #15]
      break;
 8005554:	e02f      	b.n	80055b6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800555a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d024      	beq.n	80055ac <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005566:	e021      	b.n	80055ac <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800556c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005570:	d11e      	bne.n	80055b0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005576:	e01b      	b.n	80055b0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	2b02      	cmp	r3, #2
 800557c:	d902      	bls.n	8005584 <DMA_CheckFifoParam+0xb4>
 800557e:	2b03      	cmp	r3, #3
 8005580:	d003      	beq.n	800558a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005582:	e018      	b.n	80055b6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	73fb      	strb	r3, [r7, #15]
      break;
 8005588:	e015      	b.n	80055b6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800558e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00e      	beq.n	80055b4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	73fb      	strb	r3, [r7, #15]
      break;
 800559a:	e00b      	b.n	80055b4 <DMA_CheckFifoParam+0xe4>
      break;
 800559c:	bf00      	nop
 800559e:	e00a      	b.n	80055b6 <DMA_CheckFifoParam+0xe6>
      break;
 80055a0:	bf00      	nop
 80055a2:	e008      	b.n	80055b6 <DMA_CheckFifoParam+0xe6>
      break;
 80055a4:	bf00      	nop
 80055a6:	e006      	b.n	80055b6 <DMA_CheckFifoParam+0xe6>
      break;
 80055a8:	bf00      	nop
 80055aa:	e004      	b.n	80055b6 <DMA_CheckFifoParam+0xe6>
      break;
 80055ac:	bf00      	nop
 80055ae:	e002      	b.n	80055b6 <DMA_CheckFifoParam+0xe6>
      break;   
 80055b0:	bf00      	nop
 80055b2:	e000      	b.n	80055b6 <DMA_CheckFifoParam+0xe6>
      break;
 80055b4:	bf00      	nop
    }
  } 
  
  return status; 
 80055b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3714      	adds	r7, #20
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr

080055c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b089      	sub	sp, #36	; 0x24
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80055ce:	2300      	movs	r3, #0
 80055d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80055d2:	2300      	movs	r3, #0
 80055d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80055d6:	2300      	movs	r3, #0
 80055d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80055da:	2300      	movs	r3, #0
 80055dc:	61fb      	str	r3, [r7, #28]
 80055de:	e177      	b.n	80058d0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80055e0:	2201      	movs	r2, #1
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	fa02 f303 	lsl.w	r3, r2, r3
 80055e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	4013      	ands	r3, r2
 80055f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	429a      	cmp	r2, r3
 80055fa:	f040 8166 	bne.w	80058ca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	2b01      	cmp	r3, #1
 8005604:	d00b      	beq.n	800561e <HAL_GPIO_Init+0x5a>
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	2b02      	cmp	r3, #2
 800560c:	d007      	beq.n	800561e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005612:	2b11      	cmp	r3, #17
 8005614:	d003      	beq.n	800561e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	2b12      	cmp	r3, #18
 800561c:	d130      	bne.n	8005680 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005624:	69fb      	ldr	r3, [r7, #28]
 8005626:	005b      	lsls	r3, r3, #1
 8005628:	2203      	movs	r2, #3
 800562a:	fa02 f303 	lsl.w	r3, r2, r3
 800562e:	43db      	mvns	r3, r3
 8005630:	69ba      	ldr	r2, [r7, #24]
 8005632:	4013      	ands	r3, r2
 8005634:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	68da      	ldr	r2, [r3, #12]
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	005b      	lsls	r3, r3, #1
 800563e:	fa02 f303 	lsl.w	r3, r2, r3
 8005642:	69ba      	ldr	r2, [r7, #24]
 8005644:	4313      	orrs	r3, r2
 8005646:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	69ba      	ldr	r2, [r7, #24]
 800564c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005654:	2201      	movs	r2, #1
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	fa02 f303 	lsl.w	r3, r2, r3
 800565c:	43db      	mvns	r3, r3
 800565e:	69ba      	ldr	r2, [r7, #24]
 8005660:	4013      	ands	r3, r2
 8005662:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	091b      	lsrs	r3, r3, #4
 800566a:	f003 0201 	and.w	r2, r3, #1
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	fa02 f303 	lsl.w	r3, r2, r3
 8005674:	69ba      	ldr	r2, [r7, #24]
 8005676:	4313      	orrs	r3, r2
 8005678:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	69ba      	ldr	r2, [r7, #24]
 800567e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	005b      	lsls	r3, r3, #1
 800568a:	2203      	movs	r2, #3
 800568c:	fa02 f303 	lsl.w	r3, r2, r3
 8005690:	43db      	mvns	r3, r3
 8005692:	69ba      	ldr	r2, [r7, #24]
 8005694:	4013      	ands	r3, r2
 8005696:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	689a      	ldr	r2, [r3, #8]
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	005b      	lsls	r3, r3, #1
 80056a0:	fa02 f303 	lsl.w	r3, r2, r3
 80056a4:	69ba      	ldr	r2, [r7, #24]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	69ba      	ldr	r2, [r7, #24]
 80056ae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d003      	beq.n	80056c0 <HAL_GPIO_Init+0xfc>
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	2b12      	cmp	r3, #18
 80056be:	d123      	bne.n	8005708 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	08da      	lsrs	r2, r3, #3
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	3208      	adds	r2, #8
 80056c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	f003 0307 	and.w	r3, r3, #7
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	220f      	movs	r2, #15
 80056d8:	fa02 f303 	lsl.w	r3, r2, r3
 80056dc:	43db      	mvns	r3, r3
 80056de:	69ba      	ldr	r2, [r7, #24]
 80056e0:	4013      	ands	r3, r2
 80056e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	691a      	ldr	r2, [r3, #16]
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	f003 0307 	and.w	r3, r3, #7
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	fa02 f303 	lsl.w	r3, r2, r3
 80056f4:	69ba      	ldr	r2, [r7, #24]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	08da      	lsrs	r2, r3, #3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	3208      	adds	r2, #8
 8005702:	69b9      	ldr	r1, [r7, #24]
 8005704:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	005b      	lsls	r3, r3, #1
 8005712:	2203      	movs	r2, #3
 8005714:	fa02 f303 	lsl.w	r3, r2, r3
 8005718:	43db      	mvns	r3, r3
 800571a:	69ba      	ldr	r2, [r7, #24]
 800571c:	4013      	ands	r3, r2
 800571e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	f003 0203 	and.w	r2, r3, #3
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	005b      	lsls	r3, r3, #1
 800572c:	fa02 f303 	lsl.w	r3, r2, r3
 8005730:	69ba      	ldr	r2, [r7, #24]
 8005732:	4313      	orrs	r3, r2
 8005734:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	69ba      	ldr	r2, [r7, #24]
 800573a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005744:	2b00      	cmp	r3, #0
 8005746:	f000 80c0 	beq.w	80058ca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800574a:	2300      	movs	r3, #0
 800574c:	60fb      	str	r3, [r7, #12]
 800574e:	4b65      	ldr	r3, [pc, #404]	; (80058e4 <HAL_GPIO_Init+0x320>)
 8005750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005752:	4a64      	ldr	r2, [pc, #400]	; (80058e4 <HAL_GPIO_Init+0x320>)
 8005754:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005758:	6453      	str	r3, [r2, #68]	; 0x44
 800575a:	4b62      	ldr	r3, [pc, #392]	; (80058e4 <HAL_GPIO_Init+0x320>)
 800575c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800575e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005762:	60fb      	str	r3, [r7, #12]
 8005764:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005766:	4a60      	ldr	r2, [pc, #384]	; (80058e8 <HAL_GPIO_Init+0x324>)
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	089b      	lsrs	r3, r3, #2
 800576c:	3302      	adds	r3, #2
 800576e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005772:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	f003 0303 	and.w	r3, r3, #3
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	220f      	movs	r2, #15
 800577e:	fa02 f303 	lsl.w	r3, r2, r3
 8005782:	43db      	mvns	r3, r3
 8005784:	69ba      	ldr	r2, [r7, #24]
 8005786:	4013      	ands	r3, r2
 8005788:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a57      	ldr	r2, [pc, #348]	; (80058ec <HAL_GPIO_Init+0x328>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d037      	beq.n	8005802 <HAL_GPIO_Init+0x23e>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a56      	ldr	r2, [pc, #344]	; (80058f0 <HAL_GPIO_Init+0x32c>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d031      	beq.n	80057fe <HAL_GPIO_Init+0x23a>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a55      	ldr	r2, [pc, #340]	; (80058f4 <HAL_GPIO_Init+0x330>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d02b      	beq.n	80057fa <HAL_GPIO_Init+0x236>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a54      	ldr	r2, [pc, #336]	; (80058f8 <HAL_GPIO_Init+0x334>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d025      	beq.n	80057f6 <HAL_GPIO_Init+0x232>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a53      	ldr	r2, [pc, #332]	; (80058fc <HAL_GPIO_Init+0x338>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d01f      	beq.n	80057f2 <HAL_GPIO_Init+0x22e>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4a52      	ldr	r2, [pc, #328]	; (8005900 <HAL_GPIO_Init+0x33c>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d019      	beq.n	80057ee <HAL_GPIO_Init+0x22a>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4a51      	ldr	r2, [pc, #324]	; (8005904 <HAL_GPIO_Init+0x340>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d013      	beq.n	80057ea <HAL_GPIO_Init+0x226>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a50      	ldr	r2, [pc, #320]	; (8005908 <HAL_GPIO_Init+0x344>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d00d      	beq.n	80057e6 <HAL_GPIO_Init+0x222>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a4f      	ldr	r2, [pc, #316]	; (800590c <HAL_GPIO_Init+0x348>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d007      	beq.n	80057e2 <HAL_GPIO_Init+0x21e>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a4e      	ldr	r2, [pc, #312]	; (8005910 <HAL_GPIO_Init+0x34c>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d101      	bne.n	80057de <HAL_GPIO_Init+0x21a>
 80057da:	2309      	movs	r3, #9
 80057dc:	e012      	b.n	8005804 <HAL_GPIO_Init+0x240>
 80057de:	230a      	movs	r3, #10
 80057e0:	e010      	b.n	8005804 <HAL_GPIO_Init+0x240>
 80057e2:	2308      	movs	r3, #8
 80057e4:	e00e      	b.n	8005804 <HAL_GPIO_Init+0x240>
 80057e6:	2307      	movs	r3, #7
 80057e8:	e00c      	b.n	8005804 <HAL_GPIO_Init+0x240>
 80057ea:	2306      	movs	r3, #6
 80057ec:	e00a      	b.n	8005804 <HAL_GPIO_Init+0x240>
 80057ee:	2305      	movs	r3, #5
 80057f0:	e008      	b.n	8005804 <HAL_GPIO_Init+0x240>
 80057f2:	2304      	movs	r3, #4
 80057f4:	e006      	b.n	8005804 <HAL_GPIO_Init+0x240>
 80057f6:	2303      	movs	r3, #3
 80057f8:	e004      	b.n	8005804 <HAL_GPIO_Init+0x240>
 80057fa:	2302      	movs	r3, #2
 80057fc:	e002      	b.n	8005804 <HAL_GPIO_Init+0x240>
 80057fe:	2301      	movs	r3, #1
 8005800:	e000      	b.n	8005804 <HAL_GPIO_Init+0x240>
 8005802:	2300      	movs	r3, #0
 8005804:	69fa      	ldr	r2, [r7, #28]
 8005806:	f002 0203 	and.w	r2, r2, #3
 800580a:	0092      	lsls	r2, r2, #2
 800580c:	4093      	lsls	r3, r2
 800580e:	69ba      	ldr	r2, [r7, #24]
 8005810:	4313      	orrs	r3, r2
 8005812:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005814:	4934      	ldr	r1, [pc, #208]	; (80058e8 <HAL_GPIO_Init+0x324>)
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	089b      	lsrs	r3, r3, #2
 800581a:	3302      	adds	r3, #2
 800581c:	69ba      	ldr	r2, [r7, #24]
 800581e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005822:	4b3c      	ldr	r3, [pc, #240]	; (8005914 <HAL_GPIO_Init+0x350>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	43db      	mvns	r3, r3
 800582c:	69ba      	ldr	r2, [r7, #24]
 800582e:	4013      	ands	r3, r2
 8005830:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d003      	beq.n	8005846 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800583e:	69ba      	ldr	r2, [r7, #24]
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	4313      	orrs	r3, r2
 8005844:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005846:	4a33      	ldr	r2, [pc, #204]	; (8005914 <HAL_GPIO_Init+0x350>)
 8005848:	69bb      	ldr	r3, [r7, #24]
 800584a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800584c:	4b31      	ldr	r3, [pc, #196]	; (8005914 <HAL_GPIO_Init+0x350>)
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	43db      	mvns	r3, r3
 8005856:	69ba      	ldr	r2, [r7, #24]
 8005858:	4013      	ands	r3, r2
 800585a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005864:	2b00      	cmp	r3, #0
 8005866:	d003      	beq.n	8005870 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005868:	69ba      	ldr	r2, [r7, #24]
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	4313      	orrs	r3, r2
 800586e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005870:	4a28      	ldr	r2, [pc, #160]	; (8005914 <HAL_GPIO_Init+0x350>)
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005876:	4b27      	ldr	r3, [pc, #156]	; (8005914 <HAL_GPIO_Init+0x350>)
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	43db      	mvns	r3, r3
 8005880:	69ba      	ldr	r2, [r7, #24]
 8005882:	4013      	ands	r3, r2
 8005884:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800588e:	2b00      	cmp	r3, #0
 8005890:	d003      	beq.n	800589a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005892:	69ba      	ldr	r2, [r7, #24]
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	4313      	orrs	r3, r2
 8005898:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800589a:	4a1e      	ldr	r2, [pc, #120]	; (8005914 <HAL_GPIO_Init+0x350>)
 800589c:	69bb      	ldr	r3, [r7, #24]
 800589e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80058a0:	4b1c      	ldr	r3, [pc, #112]	; (8005914 <HAL_GPIO_Init+0x350>)
 80058a2:	68db      	ldr	r3, [r3, #12]
 80058a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	43db      	mvns	r3, r3
 80058aa:	69ba      	ldr	r2, [r7, #24]
 80058ac:	4013      	ands	r3, r2
 80058ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d003      	beq.n	80058c4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80058bc:	69ba      	ldr	r2, [r7, #24]
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80058c4:	4a13      	ldr	r2, [pc, #76]	; (8005914 <HAL_GPIO_Init+0x350>)
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	3301      	adds	r3, #1
 80058ce:	61fb      	str	r3, [r7, #28]
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	2b0f      	cmp	r3, #15
 80058d4:	f67f ae84 	bls.w	80055e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80058d8:	bf00      	nop
 80058da:	3724      	adds	r7, #36	; 0x24
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr
 80058e4:	40023800 	.word	0x40023800
 80058e8:	40013800 	.word	0x40013800
 80058ec:	40020000 	.word	0x40020000
 80058f0:	40020400 	.word	0x40020400
 80058f4:	40020800 	.word	0x40020800
 80058f8:	40020c00 	.word	0x40020c00
 80058fc:	40021000 	.word	0x40021000
 8005900:	40021400 	.word	0x40021400
 8005904:	40021800 	.word	0x40021800
 8005908:	40021c00 	.word	0x40021c00
 800590c:	40022000 	.word	0x40022000
 8005910:	40022400 	.word	0x40022400
 8005914:	40013c00 	.word	0x40013c00

08005918 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005918:	b480      	push	{r7}
 800591a:	b085      	sub	sp, #20
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	460b      	mov	r3, r1
 8005922:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	691a      	ldr	r2, [r3, #16]
 8005928:	887b      	ldrh	r3, [r7, #2]
 800592a:	4013      	ands	r3, r2
 800592c:	2b00      	cmp	r3, #0
 800592e:	d002      	beq.n	8005936 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005930:	2301      	movs	r3, #1
 8005932:	73fb      	strb	r3, [r7, #15]
 8005934:	e001      	b.n	800593a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005936:	2300      	movs	r3, #0
 8005938:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800593a:	7bfb      	ldrb	r3, [r7, #15]
}
 800593c:	4618      	mov	r0, r3
 800593e:	3714      	adds	r7, #20
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr

08005948 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005948:	b480      	push	{r7}
 800594a:	b083      	sub	sp, #12
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
 8005950:	460b      	mov	r3, r1
 8005952:	807b      	strh	r3, [r7, #2]
 8005954:	4613      	mov	r3, r2
 8005956:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005958:	787b      	ldrb	r3, [r7, #1]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d003      	beq.n	8005966 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800595e:	887a      	ldrh	r2, [r7, #2]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005964:	e003      	b.n	800596e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005966:	887b      	ldrh	r3, [r7, #2]
 8005968:	041a      	lsls	r2, r3, #16
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	619a      	str	r2, [r3, #24]
}
 800596e:	bf00      	nop
 8005970:	370c      	adds	r7, #12
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
	...

0800597c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b082      	sub	sp, #8
 8005980:	af00      	add	r7, sp, #0
 8005982:	4603      	mov	r3, r0
 8005984:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005986:	4b08      	ldr	r3, [pc, #32]	; (80059a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005988:	695a      	ldr	r2, [r3, #20]
 800598a:	88fb      	ldrh	r3, [r7, #6]
 800598c:	4013      	ands	r3, r2
 800598e:	2b00      	cmp	r3, #0
 8005990:	d006      	beq.n	80059a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005992:	4a05      	ldr	r2, [pc, #20]	; (80059a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005994:	88fb      	ldrh	r3, [r7, #6]
 8005996:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005998:	88fb      	ldrh	r3, [r7, #6]
 800599a:	4618      	mov	r0, r3
 800599c:	f7fc fdbb 	bl	8002516 <HAL_GPIO_EXTI_Callback>
  }
}
 80059a0:	bf00      	nop
 80059a2:	3708      	adds	r7, #8
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}
 80059a8:	40013c00 	.word	0x40013c00

080059ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d101      	bne.n	80059be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e11f      	b.n	8005bfe <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d106      	bne.n	80059d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f7fd fe76 	bl	80036c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2224      	movs	r2, #36	; 0x24
 80059dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f022 0201 	bic.w	r2, r2, #1
 80059ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80059fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005a0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005a10:	f001 f96e 	bl	8006cf0 <HAL_RCC_GetPCLK1Freq>
 8005a14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	4a7b      	ldr	r2, [pc, #492]	; (8005c08 <HAL_I2C_Init+0x25c>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d807      	bhi.n	8005a30 <HAL_I2C_Init+0x84>
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	4a7a      	ldr	r2, [pc, #488]	; (8005c0c <HAL_I2C_Init+0x260>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	bf94      	ite	ls
 8005a28:	2301      	movls	r3, #1
 8005a2a:	2300      	movhi	r3, #0
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	e006      	b.n	8005a3e <HAL_I2C_Init+0x92>
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	4a77      	ldr	r2, [pc, #476]	; (8005c10 <HAL_I2C_Init+0x264>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	bf94      	ite	ls
 8005a38:	2301      	movls	r3, #1
 8005a3a:	2300      	movhi	r3, #0
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d001      	beq.n	8005a46 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e0db      	b.n	8005bfe <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	4a72      	ldr	r2, [pc, #456]	; (8005c14 <HAL_I2C_Init+0x268>)
 8005a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a4e:	0c9b      	lsrs	r3, r3, #18
 8005a50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	68ba      	ldr	r2, [r7, #8]
 8005a62:	430a      	orrs	r2, r1
 8005a64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	6a1b      	ldr	r3, [r3, #32]
 8005a6c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	4a64      	ldr	r2, [pc, #400]	; (8005c08 <HAL_I2C_Init+0x25c>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d802      	bhi.n	8005a80 <HAL_I2C_Init+0xd4>
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	e009      	b.n	8005a94 <HAL_I2C_Init+0xe8>
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005a86:	fb02 f303 	mul.w	r3, r2, r3
 8005a8a:	4a63      	ldr	r2, [pc, #396]	; (8005c18 <HAL_I2C_Init+0x26c>)
 8005a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a90:	099b      	lsrs	r3, r3, #6
 8005a92:	3301      	adds	r3, #1
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	6812      	ldr	r2, [r2, #0]
 8005a98:	430b      	orrs	r3, r1
 8005a9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	69db      	ldr	r3, [r3, #28]
 8005aa2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005aa6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	4956      	ldr	r1, [pc, #344]	; (8005c08 <HAL_I2C_Init+0x25c>)
 8005ab0:	428b      	cmp	r3, r1
 8005ab2:	d80d      	bhi.n	8005ad0 <HAL_I2C_Init+0x124>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	1e59      	subs	r1, r3, #1
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	005b      	lsls	r3, r3, #1
 8005abe:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ac2:	3301      	adds	r3, #1
 8005ac4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ac8:	2b04      	cmp	r3, #4
 8005aca:	bf38      	it	cc
 8005acc:	2304      	movcc	r3, #4
 8005ace:	e04f      	b.n	8005b70 <HAL_I2C_Init+0x1c4>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d111      	bne.n	8005afc <HAL_I2C_Init+0x150>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	1e58      	subs	r0, r3, #1
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6859      	ldr	r1, [r3, #4]
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	005b      	lsls	r3, r3, #1
 8005ae4:	440b      	add	r3, r1
 8005ae6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005aea:	3301      	adds	r3, #1
 8005aec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	bf0c      	ite	eq
 8005af4:	2301      	moveq	r3, #1
 8005af6:	2300      	movne	r3, #0
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	e012      	b.n	8005b22 <HAL_I2C_Init+0x176>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	1e58      	subs	r0, r3, #1
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6859      	ldr	r1, [r3, #4]
 8005b04:	460b      	mov	r3, r1
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	440b      	add	r3, r1
 8005b0a:	0099      	lsls	r1, r3, #2
 8005b0c:	440b      	add	r3, r1
 8005b0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b12:	3301      	adds	r3, #1
 8005b14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	bf0c      	ite	eq
 8005b1c:	2301      	moveq	r3, #1
 8005b1e:	2300      	movne	r3, #0
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d001      	beq.n	8005b2a <HAL_I2C_Init+0x17e>
 8005b26:	2301      	movs	r3, #1
 8005b28:	e022      	b.n	8005b70 <HAL_I2C_Init+0x1c4>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d10e      	bne.n	8005b50 <HAL_I2C_Init+0x1a4>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	1e58      	subs	r0, r3, #1
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6859      	ldr	r1, [r3, #4]
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	005b      	lsls	r3, r3, #1
 8005b3e:	440b      	add	r3, r1
 8005b40:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b44:	3301      	adds	r3, #1
 8005b46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b4e:	e00f      	b.n	8005b70 <HAL_I2C_Init+0x1c4>
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	1e58      	subs	r0, r3, #1
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6859      	ldr	r1, [r3, #4]
 8005b58:	460b      	mov	r3, r1
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	440b      	add	r3, r1
 8005b5e:	0099      	lsls	r1, r3, #2
 8005b60:	440b      	add	r3, r1
 8005b62:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b66:	3301      	adds	r3, #1
 8005b68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b6c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005b70:	6879      	ldr	r1, [r7, #4]
 8005b72:	6809      	ldr	r1, [r1, #0]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	69da      	ldr	r2, [r3, #28]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a1b      	ldr	r3, [r3, #32]
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	430a      	orrs	r2, r1
 8005b92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005b9e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	6911      	ldr	r1, [r2, #16]
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	68d2      	ldr	r2, [r2, #12]
 8005baa:	4311      	orrs	r1, r2
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	6812      	ldr	r2, [r2, #0]
 8005bb0:	430b      	orrs	r3, r1
 8005bb2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	695a      	ldr	r2, [r3, #20]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	699b      	ldr	r3, [r3, #24]
 8005bc6:	431a      	orrs	r2, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	430a      	orrs	r2, r1
 8005bce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f042 0201 	orr.w	r2, r2, #1
 8005bde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2220      	movs	r2, #32
 8005bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3710      	adds	r7, #16
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	000186a0 	.word	0x000186a0
 8005c0c:	001e847f 	.word	0x001e847f
 8005c10:	003d08ff 	.word	0x003d08ff
 8005c14:	431bde83 	.word	0x431bde83
 8005c18:	10624dd3 	.word	0x10624dd3

08005c1c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b088      	sub	sp, #32
 8005c20:	af02      	add	r7, sp, #8
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	607a      	str	r2, [r7, #4]
 8005c26:	461a      	mov	r2, r3
 8005c28:	460b      	mov	r3, r1
 8005c2a:	817b      	strh	r3, [r7, #10]
 8005c2c:	4613      	mov	r3, r2
 8005c2e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005c30:	f7fe fbe8 	bl	8004404 <HAL_GetTick>
 8005c34:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b20      	cmp	r3, #32
 8005c40:	f040 80e0 	bne.w	8005e04 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	9300      	str	r3, [sp, #0]
 8005c48:	2319      	movs	r3, #25
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	4970      	ldr	r1, [pc, #448]	; (8005e10 <HAL_I2C_Master_Transmit+0x1f4>)
 8005c4e:	68f8      	ldr	r0, [r7, #12]
 8005c50:	f000 fc58 	bl	8006504 <I2C_WaitOnFlagUntilTimeout>
 8005c54:	4603      	mov	r3, r0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d001      	beq.n	8005c5e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005c5a:	2302      	movs	r3, #2
 8005c5c:	e0d3      	b.n	8005e06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d101      	bne.n	8005c6c <HAL_I2C_Master_Transmit+0x50>
 8005c68:	2302      	movs	r3, #2
 8005c6a:	e0cc      	b.n	8005e06 <HAL_I2C_Master_Transmit+0x1ea>
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 0301 	and.w	r3, r3, #1
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d007      	beq.n	8005c92 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f042 0201 	orr.w	r2, r2, #1
 8005c90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ca0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2221      	movs	r2, #33	; 0x21
 8005ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2210      	movs	r2, #16
 8005cae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	893a      	ldrh	r2, [r7, #8]
 8005cc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc8:	b29a      	uxth	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	4a50      	ldr	r2, [pc, #320]	; (8005e14 <HAL_I2C_Master_Transmit+0x1f8>)
 8005cd2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005cd4:	8979      	ldrh	r1, [r7, #10]
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	6a3a      	ldr	r2, [r7, #32]
 8005cda:	68f8      	ldr	r0, [r7, #12]
 8005cdc:	f000 fac2 	bl	8006264 <I2C_MasterRequestWrite>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d001      	beq.n	8005cea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e08d      	b.n	8005e06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cea:	2300      	movs	r3, #0
 8005cec:	613b      	str	r3, [r7, #16]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	695b      	ldr	r3, [r3, #20]
 8005cf4:	613b      	str	r3, [r7, #16]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	699b      	ldr	r3, [r3, #24]
 8005cfc:	613b      	str	r3, [r7, #16]
 8005cfe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005d00:	e066      	b.n	8005dd0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d02:	697a      	ldr	r2, [r7, #20]
 8005d04:	6a39      	ldr	r1, [r7, #32]
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f000 fcd2 	bl	80066b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d00d      	beq.n	8005d2e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d16:	2b04      	cmp	r3, #4
 8005d18:	d107      	bne.n	8005d2a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d28:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e06b      	b.n	8005e06 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d32:	781a      	ldrb	r2, [r3, #0]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d3e:	1c5a      	adds	r2, r3, #1
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	3b01      	subs	r3, #1
 8005d4c:	b29a      	uxth	r2, r3
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d56:	3b01      	subs	r3, #1
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	695b      	ldr	r3, [r3, #20]
 8005d64:	f003 0304 	and.w	r3, r3, #4
 8005d68:	2b04      	cmp	r3, #4
 8005d6a:	d11b      	bne.n	8005da4 <HAL_I2C_Master_Transmit+0x188>
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d017      	beq.n	8005da4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d78:	781a      	ldrb	r2, [r3, #0]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d84:	1c5a      	adds	r2, r3, #1
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	3b01      	subs	r3, #1
 8005d92:	b29a      	uxth	r2, r3
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d9c:	3b01      	subs	r3, #1
 8005d9e:	b29a      	uxth	r2, r3
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005da4:	697a      	ldr	r2, [r7, #20]
 8005da6:	6a39      	ldr	r1, [r7, #32]
 8005da8:	68f8      	ldr	r0, [r7, #12]
 8005daa:	f000 fcc2 	bl	8006732 <I2C_WaitOnBTFFlagUntilTimeout>
 8005dae:	4603      	mov	r3, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00d      	beq.n	8005dd0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db8:	2b04      	cmp	r3, #4
 8005dba:	d107      	bne.n	8005dcc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e01a      	b.n	8005e06 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d194      	bne.n	8005d02 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005de6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2220      	movs	r2, #32
 8005dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2200      	movs	r2, #0
 8005df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005e00:	2300      	movs	r3, #0
 8005e02:	e000      	b.n	8005e06 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005e04:	2302      	movs	r3, #2
  }
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3718      	adds	r7, #24
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	00100002 	.word	0x00100002
 8005e14:	ffff0000 	.word	0xffff0000

08005e18 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b08c      	sub	sp, #48	; 0x30
 8005e1c:	af02      	add	r7, sp, #8
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	607a      	str	r2, [r7, #4]
 8005e22:	461a      	mov	r2, r3
 8005e24:	460b      	mov	r3, r1
 8005e26:	817b      	strh	r3, [r7, #10]
 8005e28:	4613      	mov	r3, r2
 8005e2a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005e2c:	f7fe faea 	bl	8004404 <HAL_GetTick>
 8005e30:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	2b20      	cmp	r3, #32
 8005e3c:	f040 820b 	bne.w	8006256 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e42:	9300      	str	r3, [sp, #0]
 8005e44:	2319      	movs	r3, #25
 8005e46:	2201      	movs	r2, #1
 8005e48:	497c      	ldr	r1, [pc, #496]	; (800603c <HAL_I2C_Master_Receive+0x224>)
 8005e4a:	68f8      	ldr	r0, [r7, #12]
 8005e4c:	f000 fb5a 	bl	8006504 <I2C_WaitOnFlagUntilTimeout>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d001      	beq.n	8005e5a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005e56:	2302      	movs	r3, #2
 8005e58:	e1fe      	b.n	8006258 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d101      	bne.n	8005e68 <HAL_I2C_Master_Receive+0x50>
 8005e64:	2302      	movs	r3, #2
 8005e66:	e1f7      	b.n	8006258 <HAL_I2C_Master_Receive+0x440>
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 0301 	and.w	r3, r3, #1
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d007      	beq.n	8005e8e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f042 0201 	orr.w	r2, r2, #1
 8005e8c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e9c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2222      	movs	r2, #34	; 0x22
 8005ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2210      	movs	r2, #16
 8005eaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	893a      	ldrh	r2, [r7, #8]
 8005ebe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ec4:	b29a      	uxth	r2, r3
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	4a5c      	ldr	r2, [pc, #368]	; (8006040 <HAL_I2C_Master_Receive+0x228>)
 8005ece:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005ed0:	8979      	ldrh	r1, [r7, #10]
 8005ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ed6:	68f8      	ldr	r0, [r7, #12]
 8005ed8:	f000 fa46 	bl	8006368 <I2C_MasterRequestRead>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d001      	beq.n	8005ee6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e1b8      	b.n	8006258 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d113      	bne.n	8005f16 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eee:	2300      	movs	r3, #0
 8005ef0:	623b      	str	r3, [r7, #32]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	695b      	ldr	r3, [r3, #20]
 8005ef8:	623b      	str	r3, [r7, #32]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	699b      	ldr	r3, [r3, #24]
 8005f00:	623b      	str	r3, [r7, #32]
 8005f02:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f12:	601a      	str	r2, [r3, #0]
 8005f14:	e18c      	b.n	8006230 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d11b      	bne.n	8005f56 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f2c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f2e:	2300      	movs	r3, #0
 8005f30:	61fb      	str	r3, [r7, #28]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	695b      	ldr	r3, [r3, #20]
 8005f38:	61fb      	str	r3, [r7, #28]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	699b      	ldr	r3, [r3, #24]
 8005f40:	61fb      	str	r3, [r7, #28]
 8005f42:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f52:	601a      	str	r2, [r3, #0]
 8005f54:	e16c      	b.n	8006230 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f5a:	2b02      	cmp	r3, #2
 8005f5c:	d11b      	bne.n	8005f96 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f6c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f7e:	2300      	movs	r3, #0
 8005f80:	61bb      	str	r3, [r7, #24]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	695b      	ldr	r3, [r3, #20]
 8005f88:	61bb      	str	r3, [r7, #24]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	699b      	ldr	r3, [r3, #24]
 8005f90:	61bb      	str	r3, [r7, #24]
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	e14c      	b.n	8006230 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005fa4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	617b      	str	r3, [r7, #20]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	695b      	ldr	r3, [r3, #20]
 8005fb0:	617b      	str	r3, [r7, #20]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	699b      	ldr	r3, [r3, #24]
 8005fb8:	617b      	str	r3, [r7, #20]
 8005fba:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005fbc:	e138      	b.n	8006230 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fc2:	2b03      	cmp	r3, #3
 8005fc4:	f200 80f1 	bhi.w	80061aa <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d123      	bne.n	8006018 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fd2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005fd4:	68f8      	ldr	r0, [r7, #12]
 8005fd6:	f000 fbed 	bl	80067b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d001      	beq.n	8005fe4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e139      	b.n	8006258 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	691a      	ldr	r2, [r3, #16]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fee:	b2d2      	uxtb	r2, r2
 8005ff0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff6:	1c5a      	adds	r2, r3, #1
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006000:	3b01      	subs	r3, #1
 8006002:	b29a      	uxth	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800600c:	b29b      	uxth	r3, r3
 800600e:	3b01      	subs	r3, #1
 8006010:	b29a      	uxth	r2, r3
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006016:	e10b      	b.n	8006230 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800601c:	2b02      	cmp	r3, #2
 800601e:	d14e      	bne.n	80060be <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006022:	9300      	str	r3, [sp, #0]
 8006024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006026:	2200      	movs	r2, #0
 8006028:	4906      	ldr	r1, [pc, #24]	; (8006044 <HAL_I2C_Master_Receive+0x22c>)
 800602a:	68f8      	ldr	r0, [r7, #12]
 800602c:	f000 fa6a 	bl	8006504 <I2C_WaitOnFlagUntilTimeout>
 8006030:	4603      	mov	r3, r0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d008      	beq.n	8006048 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e10e      	b.n	8006258 <HAL_I2C_Master_Receive+0x440>
 800603a:	bf00      	nop
 800603c:	00100002 	.word	0x00100002
 8006040:	ffff0000 	.word	0xffff0000
 8006044:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006056:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	691a      	ldr	r2, [r3, #16]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006062:	b2d2      	uxtb	r2, r2
 8006064:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800606a:	1c5a      	adds	r2, r3, #1
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006074:	3b01      	subs	r3, #1
 8006076:	b29a      	uxth	r2, r3
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006080:	b29b      	uxth	r3, r3
 8006082:	3b01      	subs	r3, #1
 8006084:	b29a      	uxth	r2, r3
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	691a      	ldr	r2, [r3, #16]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006094:	b2d2      	uxtb	r2, r2
 8006096:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800609c:	1c5a      	adds	r2, r3, #1
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060a6:	3b01      	subs	r3, #1
 80060a8:	b29a      	uxth	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	3b01      	subs	r3, #1
 80060b6:	b29a      	uxth	r2, r3
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80060bc:	e0b8      	b.n	8006230 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80060be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c0:	9300      	str	r3, [sp, #0]
 80060c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c4:	2200      	movs	r2, #0
 80060c6:	4966      	ldr	r1, [pc, #408]	; (8006260 <HAL_I2C_Master_Receive+0x448>)
 80060c8:	68f8      	ldr	r0, [r7, #12]
 80060ca:	f000 fa1b 	bl	8006504 <I2C_WaitOnFlagUntilTimeout>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d001      	beq.n	80060d8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e0bf      	b.n	8006258 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	691a      	ldr	r2, [r3, #16]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f2:	b2d2      	uxtb	r2, r2
 80060f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060fa:	1c5a      	adds	r2, r3, #1
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006104:	3b01      	subs	r3, #1
 8006106:	b29a      	uxth	r2, r3
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006110:	b29b      	uxth	r3, r3
 8006112:	3b01      	subs	r3, #1
 8006114:	b29a      	uxth	r2, r3
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800611a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800611c:	9300      	str	r3, [sp, #0]
 800611e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006120:	2200      	movs	r2, #0
 8006122:	494f      	ldr	r1, [pc, #316]	; (8006260 <HAL_I2C_Master_Receive+0x448>)
 8006124:	68f8      	ldr	r0, [r7, #12]
 8006126:	f000 f9ed 	bl	8006504 <I2C_WaitOnFlagUntilTimeout>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d001      	beq.n	8006134 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e091      	b.n	8006258 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006142:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	691a      	ldr	r2, [r3, #16]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614e:	b2d2      	uxtb	r2, r2
 8006150:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006156:	1c5a      	adds	r2, r3, #1
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006160:	3b01      	subs	r3, #1
 8006162:	b29a      	uxth	r2, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800616c:	b29b      	uxth	r3, r3
 800616e:	3b01      	subs	r3, #1
 8006170:	b29a      	uxth	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	691a      	ldr	r2, [r3, #16]
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006180:	b2d2      	uxtb	r2, r2
 8006182:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006188:	1c5a      	adds	r2, r3, #1
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006192:	3b01      	subs	r3, #1
 8006194:	b29a      	uxth	r2, r3
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800619e:	b29b      	uxth	r3, r3
 80061a0:	3b01      	subs	r3, #1
 80061a2:	b29a      	uxth	r2, r3
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80061a8:	e042      	b.n	8006230 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f000 fb00 	bl	80067b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d001      	beq.n	80061be <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e04c      	b.n	8006258 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	691a      	ldr	r2, [r3, #16]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c8:	b2d2      	uxtb	r2, r2
 80061ca:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d0:	1c5a      	adds	r2, r3, #1
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061da:	3b01      	subs	r3, #1
 80061dc:	b29a      	uxth	r2, r3
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	3b01      	subs	r3, #1
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	695b      	ldr	r3, [r3, #20]
 80061f6:	f003 0304 	and.w	r3, r3, #4
 80061fa:	2b04      	cmp	r3, #4
 80061fc:	d118      	bne.n	8006230 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	691a      	ldr	r2, [r3, #16]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006208:	b2d2      	uxtb	r2, r2
 800620a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006210:	1c5a      	adds	r2, r3, #1
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800621a:	3b01      	subs	r3, #1
 800621c:	b29a      	uxth	r2, r3
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006226:	b29b      	uxth	r3, r3
 8006228:	3b01      	subs	r3, #1
 800622a:	b29a      	uxth	r2, r3
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006234:	2b00      	cmp	r3, #0
 8006236:	f47f aec2 	bne.w	8005fbe <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2220      	movs	r2, #32
 800623e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2200      	movs	r2, #0
 8006246:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2200      	movs	r2, #0
 800624e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006252:	2300      	movs	r3, #0
 8006254:	e000      	b.n	8006258 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006256:	2302      	movs	r3, #2
  }
}
 8006258:	4618      	mov	r0, r3
 800625a:	3728      	adds	r7, #40	; 0x28
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	00010004 	.word	0x00010004

08006264 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b088      	sub	sp, #32
 8006268:	af02      	add	r7, sp, #8
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	607a      	str	r2, [r7, #4]
 800626e:	603b      	str	r3, [r7, #0]
 8006270:	460b      	mov	r3, r1
 8006272:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006278:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	2b08      	cmp	r3, #8
 800627e:	d006      	beq.n	800628e <I2C_MasterRequestWrite+0x2a>
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	2b01      	cmp	r3, #1
 8006284:	d003      	beq.n	800628e <I2C_MasterRequestWrite+0x2a>
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800628c:	d108      	bne.n	80062a0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800629c:	601a      	str	r2, [r3, #0]
 800629e:	e00b      	b.n	80062b8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a4:	2b12      	cmp	r3, #18
 80062a6:	d107      	bne.n	80062b8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062b6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	9300      	str	r3, [sp, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80062c4:	68f8      	ldr	r0, [r7, #12]
 80062c6:	f000 f91d 	bl	8006504 <I2C_WaitOnFlagUntilTimeout>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d00d      	beq.n	80062ec <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062de:	d103      	bne.n	80062e8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80062e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80062e8:	2303      	movs	r3, #3
 80062ea:	e035      	b.n	8006358 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80062f4:	d108      	bne.n	8006308 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80062f6:	897b      	ldrh	r3, [r7, #10]
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	461a      	mov	r2, r3
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006304:	611a      	str	r2, [r3, #16]
 8006306:	e01b      	b.n	8006340 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006308:	897b      	ldrh	r3, [r7, #10]
 800630a:	11db      	asrs	r3, r3, #7
 800630c:	b2db      	uxtb	r3, r3
 800630e:	f003 0306 	and.w	r3, r3, #6
 8006312:	b2db      	uxtb	r3, r3
 8006314:	f063 030f 	orn	r3, r3, #15
 8006318:	b2da      	uxtb	r2, r3
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	490e      	ldr	r1, [pc, #56]	; (8006360 <I2C_MasterRequestWrite+0xfc>)
 8006326:	68f8      	ldr	r0, [r7, #12]
 8006328:	f000 f943 	bl	80065b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800632c:	4603      	mov	r3, r0
 800632e:	2b00      	cmp	r3, #0
 8006330:	d001      	beq.n	8006336 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e010      	b.n	8006358 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006336:	897b      	ldrh	r3, [r7, #10]
 8006338:	b2da      	uxtb	r2, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	4907      	ldr	r1, [pc, #28]	; (8006364 <I2C_MasterRequestWrite+0x100>)
 8006346:	68f8      	ldr	r0, [r7, #12]
 8006348:	f000 f933 	bl	80065b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800634c:	4603      	mov	r3, r0
 800634e:	2b00      	cmp	r3, #0
 8006350:	d001      	beq.n	8006356 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e000      	b.n	8006358 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006356:	2300      	movs	r3, #0
}
 8006358:	4618      	mov	r0, r3
 800635a:	3718      	adds	r7, #24
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}
 8006360:	00010008 	.word	0x00010008
 8006364:	00010002 	.word	0x00010002

08006368 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b088      	sub	sp, #32
 800636c:	af02      	add	r7, sp, #8
 800636e:	60f8      	str	r0, [r7, #12]
 8006370:	607a      	str	r2, [r7, #4]
 8006372:	603b      	str	r3, [r7, #0]
 8006374:	460b      	mov	r3, r1
 8006376:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800637c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800638c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	2b08      	cmp	r3, #8
 8006392:	d006      	beq.n	80063a2 <I2C_MasterRequestRead+0x3a>
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	2b01      	cmp	r3, #1
 8006398:	d003      	beq.n	80063a2 <I2C_MasterRequestRead+0x3a>
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80063a0:	d108      	bne.n	80063b4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063b0:	601a      	str	r2, [r3, #0]
 80063b2:	e00b      	b.n	80063cc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063b8:	2b11      	cmp	r3, #17
 80063ba:	d107      	bne.n	80063cc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	9300      	str	r3, [sp, #0]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80063d8:	68f8      	ldr	r0, [r7, #12]
 80063da:	f000 f893 	bl	8006504 <I2C_WaitOnFlagUntilTimeout>
 80063de:	4603      	mov	r3, r0
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d00d      	beq.n	8006400 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063f2:	d103      	bne.n	80063fc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80063fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80063fc:	2303      	movs	r3, #3
 80063fe:	e079      	b.n	80064f4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	691b      	ldr	r3, [r3, #16]
 8006404:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006408:	d108      	bne.n	800641c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800640a:	897b      	ldrh	r3, [r7, #10]
 800640c:	b2db      	uxtb	r3, r3
 800640e:	f043 0301 	orr.w	r3, r3, #1
 8006412:	b2da      	uxtb	r2, r3
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	611a      	str	r2, [r3, #16]
 800641a:	e05f      	b.n	80064dc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800641c:	897b      	ldrh	r3, [r7, #10]
 800641e:	11db      	asrs	r3, r3, #7
 8006420:	b2db      	uxtb	r3, r3
 8006422:	f003 0306 	and.w	r3, r3, #6
 8006426:	b2db      	uxtb	r3, r3
 8006428:	f063 030f 	orn	r3, r3, #15
 800642c:	b2da      	uxtb	r2, r3
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	4930      	ldr	r1, [pc, #192]	; (80064fc <I2C_MasterRequestRead+0x194>)
 800643a:	68f8      	ldr	r0, [r7, #12]
 800643c:	f000 f8b9 	bl	80065b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006440:	4603      	mov	r3, r0
 8006442:	2b00      	cmp	r3, #0
 8006444:	d001      	beq.n	800644a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	e054      	b.n	80064f4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800644a:	897b      	ldrh	r3, [r7, #10]
 800644c:	b2da      	uxtb	r2, r3
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	687a      	ldr	r2, [r7, #4]
 8006458:	4929      	ldr	r1, [pc, #164]	; (8006500 <I2C_MasterRequestRead+0x198>)
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	f000 f8a9 	bl	80065b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d001      	beq.n	800646a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e044      	b.n	80064f4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800646a:	2300      	movs	r3, #0
 800646c:	613b      	str	r3, [r7, #16]
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	695b      	ldr	r3, [r3, #20]
 8006474:	613b      	str	r3, [r7, #16]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	699b      	ldr	r3, [r3, #24]
 800647c:	613b      	str	r3, [r7, #16]
 800647e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800648e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	9300      	str	r3, [sp, #0]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f000 f831 	bl	8006504 <I2C_WaitOnFlagUntilTimeout>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d00d      	beq.n	80064c4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064b6:	d103      	bne.n	80064c0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064be:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80064c0:	2303      	movs	r3, #3
 80064c2:	e017      	b.n	80064f4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80064c4:	897b      	ldrh	r3, [r7, #10]
 80064c6:	11db      	asrs	r3, r3, #7
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	f003 0306 	and.w	r3, r3, #6
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	f063 030e 	orn	r3, r3, #14
 80064d4:	b2da      	uxtb	r2, r3
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	4907      	ldr	r1, [pc, #28]	; (8006500 <I2C_MasterRequestRead+0x198>)
 80064e2:	68f8      	ldr	r0, [r7, #12]
 80064e4:	f000 f865 	bl	80065b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d001      	beq.n	80064f2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	e000      	b.n	80064f4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80064f2:	2300      	movs	r3, #0
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3718      	adds	r7, #24
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	00010008 	.word	0x00010008
 8006500:	00010002 	.word	0x00010002

08006504 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	60f8      	str	r0, [r7, #12]
 800650c:	60b9      	str	r1, [r7, #8]
 800650e:	603b      	str	r3, [r7, #0]
 8006510:	4613      	mov	r3, r2
 8006512:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006514:	e025      	b.n	8006562 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800651c:	d021      	beq.n	8006562 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800651e:	f7fd ff71 	bl	8004404 <HAL_GetTick>
 8006522:	4602      	mov	r2, r0
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	1ad3      	subs	r3, r2, r3
 8006528:	683a      	ldr	r2, [r7, #0]
 800652a:	429a      	cmp	r2, r3
 800652c:	d302      	bcc.n	8006534 <I2C_WaitOnFlagUntilTimeout+0x30>
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d116      	bne.n	8006562 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2220      	movs	r2, #32
 800653e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800654e:	f043 0220 	orr.w	r2, r3, #32
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2200      	movs	r2, #0
 800655a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	e023      	b.n	80065aa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	0c1b      	lsrs	r3, r3, #16
 8006566:	b2db      	uxtb	r3, r3
 8006568:	2b01      	cmp	r3, #1
 800656a:	d10d      	bne.n	8006588 <I2C_WaitOnFlagUntilTimeout+0x84>
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	43da      	mvns	r2, r3
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	4013      	ands	r3, r2
 8006578:	b29b      	uxth	r3, r3
 800657a:	2b00      	cmp	r3, #0
 800657c:	bf0c      	ite	eq
 800657e:	2301      	moveq	r3, #1
 8006580:	2300      	movne	r3, #0
 8006582:	b2db      	uxtb	r3, r3
 8006584:	461a      	mov	r2, r3
 8006586:	e00c      	b.n	80065a2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	699b      	ldr	r3, [r3, #24]
 800658e:	43da      	mvns	r2, r3
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	4013      	ands	r3, r2
 8006594:	b29b      	uxth	r3, r3
 8006596:	2b00      	cmp	r3, #0
 8006598:	bf0c      	ite	eq
 800659a:	2301      	moveq	r3, #1
 800659c:	2300      	movne	r3, #0
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	461a      	mov	r2, r3
 80065a2:	79fb      	ldrb	r3, [r7, #7]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d0b6      	beq.n	8006516 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3710      	adds	r7, #16
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}

080065b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80065b2:	b580      	push	{r7, lr}
 80065b4:	b084      	sub	sp, #16
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	60f8      	str	r0, [r7, #12]
 80065ba:	60b9      	str	r1, [r7, #8]
 80065bc:	607a      	str	r2, [r7, #4]
 80065be:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80065c0:	e051      	b.n	8006666 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	695b      	ldr	r3, [r3, #20]
 80065c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065d0:	d123      	bne.n	800661a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065e0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80065ea:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2220      	movs	r2, #32
 80065f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2200      	movs	r2, #0
 80065fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006606:	f043 0204 	orr.w	r2, r3, #4
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e046      	b.n	80066a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006620:	d021      	beq.n	8006666 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006622:	f7fd feef 	bl	8004404 <HAL_GetTick>
 8006626:	4602      	mov	r2, r0
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	1ad3      	subs	r3, r2, r3
 800662c:	687a      	ldr	r2, [r7, #4]
 800662e:	429a      	cmp	r2, r3
 8006630:	d302      	bcc.n	8006638 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d116      	bne.n	8006666 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2220      	movs	r2, #32
 8006642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006652:	f043 0220 	orr.w	r2, r3, #32
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2200      	movs	r2, #0
 800665e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e020      	b.n	80066a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	0c1b      	lsrs	r3, r3, #16
 800666a:	b2db      	uxtb	r3, r3
 800666c:	2b01      	cmp	r3, #1
 800666e:	d10c      	bne.n	800668a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	695b      	ldr	r3, [r3, #20]
 8006676:	43da      	mvns	r2, r3
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	4013      	ands	r3, r2
 800667c:	b29b      	uxth	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	bf14      	ite	ne
 8006682:	2301      	movne	r3, #1
 8006684:	2300      	moveq	r3, #0
 8006686:	b2db      	uxtb	r3, r3
 8006688:	e00b      	b.n	80066a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	699b      	ldr	r3, [r3, #24]
 8006690:	43da      	mvns	r2, r3
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	4013      	ands	r3, r2
 8006696:	b29b      	uxth	r3, r3
 8006698:	2b00      	cmp	r3, #0
 800669a:	bf14      	ite	ne
 800669c:	2301      	movne	r3, #1
 800669e:	2300      	moveq	r3, #0
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d18d      	bne.n	80065c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80066a6:	2300      	movs	r3, #0
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3710      	adds	r7, #16
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}

080066b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b084      	sub	sp, #16
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80066bc:	e02d      	b.n	800671a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80066be:	68f8      	ldr	r0, [r7, #12]
 80066c0:	f000 f8ce 	bl	8006860 <I2C_IsAcknowledgeFailed>
 80066c4:	4603      	mov	r3, r0
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d001      	beq.n	80066ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	e02d      	b.n	800672a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066d4:	d021      	beq.n	800671a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066d6:	f7fd fe95 	bl	8004404 <HAL_GetTick>
 80066da:	4602      	mov	r2, r0
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	1ad3      	subs	r3, r2, r3
 80066e0:	68ba      	ldr	r2, [r7, #8]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d302      	bcc.n	80066ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d116      	bne.n	800671a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2200      	movs	r2, #0
 80066f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2220      	movs	r2, #32
 80066f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006706:	f043 0220 	orr.w	r2, r3, #32
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e007      	b.n	800672a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	695b      	ldr	r3, [r3, #20]
 8006720:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006724:	2b80      	cmp	r3, #128	; 0x80
 8006726:	d1ca      	bne.n	80066be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006728:	2300      	movs	r3, #0
}
 800672a:	4618      	mov	r0, r3
 800672c:	3710      	adds	r7, #16
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}

08006732 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006732:	b580      	push	{r7, lr}
 8006734:	b084      	sub	sp, #16
 8006736:	af00      	add	r7, sp, #0
 8006738:	60f8      	str	r0, [r7, #12]
 800673a:	60b9      	str	r1, [r7, #8]
 800673c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800673e:	e02d      	b.n	800679c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006740:	68f8      	ldr	r0, [r7, #12]
 8006742:	f000 f88d 	bl	8006860 <I2C_IsAcknowledgeFailed>
 8006746:	4603      	mov	r3, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d001      	beq.n	8006750 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e02d      	b.n	80067ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006756:	d021      	beq.n	800679c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006758:	f7fd fe54 	bl	8004404 <HAL_GetTick>
 800675c:	4602      	mov	r2, r0
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	1ad3      	subs	r3, r2, r3
 8006762:	68ba      	ldr	r2, [r7, #8]
 8006764:	429a      	cmp	r2, r3
 8006766:	d302      	bcc.n	800676e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d116      	bne.n	800679c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2220      	movs	r2, #32
 8006778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006788:	f043 0220 	orr.w	r2, r3, #32
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2200      	movs	r2, #0
 8006794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006798:	2301      	movs	r3, #1
 800679a:	e007      	b.n	80067ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	f003 0304 	and.w	r3, r3, #4
 80067a6:	2b04      	cmp	r3, #4
 80067a8:	d1ca      	bne.n	8006740 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3710      	adds	r7, #16
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	60f8      	str	r0, [r7, #12]
 80067bc:	60b9      	str	r1, [r7, #8]
 80067be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80067c0:	e042      	b.n	8006848 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	695b      	ldr	r3, [r3, #20]
 80067c8:	f003 0310 	and.w	r3, r3, #16
 80067cc:	2b10      	cmp	r3, #16
 80067ce:	d119      	bne.n	8006804 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f06f 0210 	mvn.w	r2, #16
 80067d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2200      	movs	r2, #0
 80067de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2220      	movs	r2, #32
 80067e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2200      	movs	r2, #0
 80067ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	e029      	b.n	8006858 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006804:	f7fd fdfe 	bl	8004404 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	68ba      	ldr	r2, [r7, #8]
 8006810:	429a      	cmp	r2, r3
 8006812:	d302      	bcc.n	800681a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d116      	bne.n	8006848 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2200      	movs	r2, #0
 800681e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2220      	movs	r2, #32
 8006824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2200      	movs	r2, #0
 800682c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006834:	f043 0220 	orr.w	r2, r3, #32
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2200      	movs	r2, #0
 8006840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	e007      	b.n	8006858 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	695b      	ldr	r3, [r3, #20]
 800684e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006852:	2b40      	cmp	r3, #64	; 0x40
 8006854:	d1b5      	bne.n	80067c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006856:	2300      	movs	r3, #0
}
 8006858:	4618      	mov	r0, r3
 800685a:	3710      	adds	r7, #16
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	695b      	ldr	r3, [r3, #20]
 800686e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006872:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006876:	d11b      	bne.n	80068b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006880:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2220      	movs	r2, #32
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2200      	movs	r2, #0
 8006894:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800689c:	f043 0204 	orr.w	r2, r3, #4
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	e000      	b.n	80068b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	370c      	adds	r7, #12
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr
	...

080068c0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b082      	sub	sp, #8
 80068c4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80068c6:	2300      	movs	r3, #0
 80068c8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80068ca:	2300      	movs	r3, #0
 80068cc:	603b      	str	r3, [r7, #0]
 80068ce:	4b20      	ldr	r3, [pc, #128]	; (8006950 <HAL_PWREx_EnableOverDrive+0x90>)
 80068d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d2:	4a1f      	ldr	r2, [pc, #124]	; (8006950 <HAL_PWREx_EnableOverDrive+0x90>)
 80068d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068d8:	6413      	str	r3, [r2, #64]	; 0x40
 80068da:	4b1d      	ldr	r3, [pc, #116]	; (8006950 <HAL_PWREx_EnableOverDrive+0x90>)
 80068dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068e2:	603b      	str	r3, [r7, #0]
 80068e4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80068e6:	4b1b      	ldr	r3, [pc, #108]	; (8006954 <HAL_PWREx_EnableOverDrive+0x94>)
 80068e8:	2201      	movs	r2, #1
 80068ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80068ec:	f7fd fd8a 	bl	8004404 <HAL_GetTick>
 80068f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80068f2:	e009      	b.n	8006908 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80068f4:	f7fd fd86 	bl	8004404 <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006902:	d901      	bls.n	8006908 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e01f      	b.n	8006948 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006908:	4b13      	ldr	r3, [pc, #76]	; (8006958 <HAL_PWREx_EnableOverDrive+0x98>)
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006910:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006914:	d1ee      	bne.n	80068f4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006916:	4b11      	ldr	r3, [pc, #68]	; (800695c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006918:	2201      	movs	r2, #1
 800691a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800691c:	f7fd fd72 	bl	8004404 <HAL_GetTick>
 8006920:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006922:	e009      	b.n	8006938 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006924:	f7fd fd6e 	bl	8004404 <HAL_GetTick>
 8006928:	4602      	mov	r2, r0
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	1ad3      	subs	r3, r2, r3
 800692e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006932:	d901      	bls.n	8006938 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006934:	2303      	movs	r3, #3
 8006936:	e007      	b.n	8006948 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006938:	4b07      	ldr	r3, [pc, #28]	; (8006958 <HAL_PWREx_EnableOverDrive+0x98>)
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006940:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006944:	d1ee      	bne.n	8006924 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006946:	2300      	movs	r3, #0
}
 8006948:	4618      	mov	r0, r3
 800694a:	3708      	adds	r7, #8
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}
 8006950:	40023800 	.word	0x40023800
 8006954:	420e0040 	.word	0x420e0040
 8006958:	40007000 	.word	0x40007000
 800695c:	420e0044 	.word	0x420e0044

08006960 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b084      	sub	sp, #16
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d101      	bne.n	8006974 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006970:	2301      	movs	r3, #1
 8006972:	e0cc      	b.n	8006b0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006974:	4b68      	ldr	r3, [pc, #416]	; (8006b18 <HAL_RCC_ClockConfig+0x1b8>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 030f 	and.w	r3, r3, #15
 800697c:	683a      	ldr	r2, [r7, #0]
 800697e:	429a      	cmp	r2, r3
 8006980:	d90c      	bls.n	800699c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006982:	4b65      	ldr	r3, [pc, #404]	; (8006b18 <HAL_RCC_ClockConfig+0x1b8>)
 8006984:	683a      	ldr	r2, [r7, #0]
 8006986:	b2d2      	uxtb	r2, r2
 8006988:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800698a:	4b63      	ldr	r3, [pc, #396]	; (8006b18 <HAL_RCC_ClockConfig+0x1b8>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f003 030f 	and.w	r3, r3, #15
 8006992:	683a      	ldr	r2, [r7, #0]
 8006994:	429a      	cmp	r2, r3
 8006996:	d001      	beq.n	800699c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	e0b8      	b.n	8006b0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0302 	and.w	r3, r3, #2
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d020      	beq.n	80069ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0304 	and.w	r3, r3, #4
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d005      	beq.n	80069c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069b4:	4b59      	ldr	r3, [pc, #356]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	4a58      	ldr	r2, [pc, #352]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 80069ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80069be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f003 0308 	and.w	r3, r3, #8
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d005      	beq.n	80069d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80069cc:	4b53      	ldr	r3, [pc, #332]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	4a52      	ldr	r2, [pc, #328]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 80069d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80069d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069d8:	4b50      	ldr	r3, [pc, #320]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	494d      	ldr	r1, [pc, #308]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 80069e6:	4313      	orrs	r3, r2
 80069e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 0301 	and.w	r3, r3, #1
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d044      	beq.n	8006a80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d107      	bne.n	8006a0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069fe:	4b47      	ldr	r3, [pc, #284]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d119      	bne.n	8006a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e07f      	b.n	8006b0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d003      	beq.n	8006a1e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a1a:	2b03      	cmp	r3, #3
 8006a1c:	d107      	bne.n	8006a2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a1e:	4b3f      	ldr	r3, [pc, #252]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d109      	bne.n	8006a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e06f      	b.n	8006b0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a2e:	4b3b      	ldr	r3, [pc, #236]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f003 0302 	and.w	r3, r3, #2
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d101      	bne.n	8006a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e067      	b.n	8006b0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a3e:	4b37      	ldr	r3, [pc, #220]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	f023 0203 	bic.w	r2, r3, #3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	4934      	ldr	r1, [pc, #208]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a50:	f7fd fcd8 	bl	8004404 <HAL_GetTick>
 8006a54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a56:	e00a      	b.n	8006a6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a58:	f7fd fcd4 	bl	8004404 <HAL_GetTick>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	1ad3      	subs	r3, r2, r3
 8006a62:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d901      	bls.n	8006a6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a6a:	2303      	movs	r3, #3
 8006a6c:	e04f      	b.n	8006b0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a6e:	4b2b      	ldr	r3, [pc, #172]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	f003 020c 	and.w	r2, r3, #12
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d1eb      	bne.n	8006a58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a80:	4b25      	ldr	r3, [pc, #148]	; (8006b18 <HAL_RCC_ClockConfig+0x1b8>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 030f 	and.w	r3, r3, #15
 8006a88:	683a      	ldr	r2, [r7, #0]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d20c      	bcs.n	8006aa8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a8e:	4b22      	ldr	r3, [pc, #136]	; (8006b18 <HAL_RCC_ClockConfig+0x1b8>)
 8006a90:	683a      	ldr	r2, [r7, #0]
 8006a92:	b2d2      	uxtb	r2, r2
 8006a94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a96:	4b20      	ldr	r3, [pc, #128]	; (8006b18 <HAL_RCC_ClockConfig+0x1b8>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 030f 	and.w	r3, r3, #15
 8006a9e:	683a      	ldr	r2, [r7, #0]
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d001      	beq.n	8006aa8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	e032      	b.n	8006b0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 0304 	and.w	r3, r3, #4
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d008      	beq.n	8006ac6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ab4:	4b19      	ldr	r3, [pc, #100]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	4916      	ldr	r1, [pc, #88]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 0308 	and.w	r3, r3, #8
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d009      	beq.n	8006ae6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ad2:	4b12      	ldr	r3, [pc, #72]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	691b      	ldr	r3, [r3, #16]
 8006ade:	00db      	lsls	r3, r3, #3
 8006ae0:	490e      	ldr	r1, [pc, #56]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006ae6:	f000 f821 	bl	8006b2c <HAL_RCC_GetSysClockFreq>
 8006aea:	4601      	mov	r1, r0
 8006aec:	4b0b      	ldr	r3, [pc, #44]	; (8006b1c <HAL_RCC_ClockConfig+0x1bc>)
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	091b      	lsrs	r3, r3, #4
 8006af2:	f003 030f 	and.w	r3, r3, #15
 8006af6:	4a0a      	ldr	r2, [pc, #40]	; (8006b20 <HAL_RCC_ClockConfig+0x1c0>)
 8006af8:	5cd3      	ldrb	r3, [r2, r3]
 8006afa:	fa21 f303 	lsr.w	r3, r1, r3
 8006afe:	4a09      	ldr	r2, [pc, #36]	; (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 8006b00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006b02:	4b09      	ldr	r3, [pc, #36]	; (8006b28 <HAL_RCC_ClockConfig+0x1c8>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4618      	mov	r0, r3
 8006b08:	f7fd fc38 	bl	800437c <HAL_InitTick>

  return HAL_OK;
 8006b0c:	2300      	movs	r3, #0
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3710      	adds	r7, #16
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	bf00      	nop
 8006b18:	40023c00 	.word	0x40023c00
 8006b1c:	40023800 	.word	0x40023800
 8006b20:	08014864 	.word	0x08014864
 8006b24:	20000000 	.word	0x20000000
 8006b28:	20000004 	.word	0x20000004

08006b2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b2e:	b085      	sub	sp, #20
 8006b30:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006b32:	2300      	movs	r3, #0
 8006b34:	607b      	str	r3, [r7, #4]
 8006b36:	2300      	movs	r3, #0
 8006b38:	60fb      	str	r3, [r7, #12]
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b42:	4b63      	ldr	r3, [pc, #396]	; (8006cd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f003 030c 	and.w	r3, r3, #12
 8006b4a:	2b04      	cmp	r3, #4
 8006b4c:	d007      	beq.n	8006b5e <HAL_RCC_GetSysClockFreq+0x32>
 8006b4e:	2b08      	cmp	r3, #8
 8006b50:	d008      	beq.n	8006b64 <HAL_RCC_GetSysClockFreq+0x38>
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	f040 80b4 	bne.w	8006cc0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b58:	4b5e      	ldr	r3, [pc, #376]	; (8006cd4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006b5a:	60bb      	str	r3, [r7, #8]
       break;
 8006b5c:	e0b3      	b.n	8006cc6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b5e:	4b5d      	ldr	r3, [pc, #372]	; (8006cd4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006b60:	60bb      	str	r3, [r7, #8]
      break;
 8006b62:	e0b0      	b.n	8006cc6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b64:	4b5a      	ldr	r3, [pc, #360]	; (8006cd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b6c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b6e:	4b58      	ldr	r3, [pc, #352]	; (8006cd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d04a      	beq.n	8006c10 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b7a:	4b55      	ldr	r3, [pc, #340]	; (8006cd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	099b      	lsrs	r3, r3, #6
 8006b80:	f04f 0400 	mov.w	r4, #0
 8006b84:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006b88:	f04f 0200 	mov.w	r2, #0
 8006b8c:	ea03 0501 	and.w	r5, r3, r1
 8006b90:	ea04 0602 	and.w	r6, r4, r2
 8006b94:	4629      	mov	r1, r5
 8006b96:	4632      	mov	r2, r6
 8006b98:	f04f 0300 	mov.w	r3, #0
 8006b9c:	f04f 0400 	mov.w	r4, #0
 8006ba0:	0154      	lsls	r4, r2, #5
 8006ba2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006ba6:	014b      	lsls	r3, r1, #5
 8006ba8:	4619      	mov	r1, r3
 8006baa:	4622      	mov	r2, r4
 8006bac:	1b49      	subs	r1, r1, r5
 8006bae:	eb62 0206 	sbc.w	r2, r2, r6
 8006bb2:	f04f 0300 	mov.w	r3, #0
 8006bb6:	f04f 0400 	mov.w	r4, #0
 8006bba:	0194      	lsls	r4, r2, #6
 8006bbc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006bc0:	018b      	lsls	r3, r1, #6
 8006bc2:	1a5b      	subs	r3, r3, r1
 8006bc4:	eb64 0402 	sbc.w	r4, r4, r2
 8006bc8:	f04f 0100 	mov.w	r1, #0
 8006bcc:	f04f 0200 	mov.w	r2, #0
 8006bd0:	00e2      	lsls	r2, r4, #3
 8006bd2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006bd6:	00d9      	lsls	r1, r3, #3
 8006bd8:	460b      	mov	r3, r1
 8006bda:	4614      	mov	r4, r2
 8006bdc:	195b      	adds	r3, r3, r5
 8006bde:	eb44 0406 	adc.w	r4, r4, r6
 8006be2:	f04f 0100 	mov.w	r1, #0
 8006be6:	f04f 0200 	mov.w	r2, #0
 8006bea:	02a2      	lsls	r2, r4, #10
 8006bec:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006bf0:	0299      	lsls	r1, r3, #10
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	4614      	mov	r4, r2
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	4621      	mov	r1, r4
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f04f 0400 	mov.w	r4, #0
 8006c00:	461a      	mov	r2, r3
 8006c02:	4623      	mov	r3, r4
 8006c04:	f7fa f858 	bl	8000cb8 <__aeabi_uldivmod>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	460c      	mov	r4, r1
 8006c0c:	60fb      	str	r3, [r7, #12]
 8006c0e:	e049      	b.n	8006ca4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c10:	4b2f      	ldr	r3, [pc, #188]	; (8006cd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	099b      	lsrs	r3, r3, #6
 8006c16:	f04f 0400 	mov.w	r4, #0
 8006c1a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006c1e:	f04f 0200 	mov.w	r2, #0
 8006c22:	ea03 0501 	and.w	r5, r3, r1
 8006c26:	ea04 0602 	and.w	r6, r4, r2
 8006c2a:	4629      	mov	r1, r5
 8006c2c:	4632      	mov	r2, r6
 8006c2e:	f04f 0300 	mov.w	r3, #0
 8006c32:	f04f 0400 	mov.w	r4, #0
 8006c36:	0154      	lsls	r4, r2, #5
 8006c38:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006c3c:	014b      	lsls	r3, r1, #5
 8006c3e:	4619      	mov	r1, r3
 8006c40:	4622      	mov	r2, r4
 8006c42:	1b49      	subs	r1, r1, r5
 8006c44:	eb62 0206 	sbc.w	r2, r2, r6
 8006c48:	f04f 0300 	mov.w	r3, #0
 8006c4c:	f04f 0400 	mov.w	r4, #0
 8006c50:	0194      	lsls	r4, r2, #6
 8006c52:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006c56:	018b      	lsls	r3, r1, #6
 8006c58:	1a5b      	subs	r3, r3, r1
 8006c5a:	eb64 0402 	sbc.w	r4, r4, r2
 8006c5e:	f04f 0100 	mov.w	r1, #0
 8006c62:	f04f 0200 	mov.w	r2, #0
 8006c66:	00e2      	lsls	r2, r4, #3
 8006c68:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006c6c:	00d9      	lsls	r1, r3, #3
 8006c6e:	460b      	mov	r3, r1
 8006c70:	4614      	mov	r4, r2
 8006c72:	195b      	adds	r3, r3, r5
 8006c74:	eb44 0406 	adc.w	r4, r4, r6
 8006c78:	f04f 0100 	mov.w	r1, #0
 8006c7c:	f04f 0200 	mov.w	r2, #0
 8006c80:	02a2      	lsls	r2, r4, #10
 8006c82:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006c86:	0299      	lsls	r1, r3, #10
 8006c88:	460b      	mov	r3, r1
 8006c8a:	4614      	mov	r4, r2
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	4621      	mov	r1, r4
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f04f 0400 	mov.w	r4, #0
 8006c96:	461a      	mov	r2, r3
 8006c98:	4623      	mov	r3, r4
 8006c9a:	f7fa f80d 	bl	8000cb8 <__aeabi_uldivmod>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	460c      	mov	r4, r1
 8006ca2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006ca4:	4b0a      	ldr	r3, [pc, #40]	; (8006cd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	0c1b      	lsrs	r3, r3, #16
 8006caa:	f003 0303 	and.w	r3, r3, #3
 8006cae:	3301      	adds	r3, #1
 8006cb0:	005b      	lsls	r3, r3, #1
 8006cb2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006cb4:	68fa      	ldr	r2, [r7, #12]
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cbc:	60bb      	str	r3, [r7, #8]
      break;
 8006cbe:	e002      	b.n	8006cc6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006cc0:	4b04      	ldr	r3, [pc, #16]	; (8006cd4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006cc2:	60bb      	str	r3, [r7, #8]
      break;
 8006cc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006cc6:	68bb      	ldr	r3, [r7, #8]
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3714      	adds	r7, #20
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cd0:	40023800 	.word	0x40023800
 8006cd4:	00f42400 	.word	0x00f42400

08006cd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cdc:	4b03      	ldr	r3, [pc, #12]	; (8006cec <HAL_RCC_GetHCLKFreq+0x14>)
 8006cde:	681b      	ldr	r3, [r3, #0]
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr
 8006cea:	bf00      	nop
 8006cec:	20000000 	.word	0x20000000

08006cf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006cf4:	f7ff fff0 	bl	8006cd8 <HAL_RCC_GetHCLKFreq>
 8006cf8:	4601      	mov	r1, r0
 8006cfa:	4b05      	ldr	r3, [pc, #20]	; (8006d10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	0a9b      	lsrs	r3, r3, #10
 8006d00:	f003 0307 	and.w	r3, r3, #7
 8006d04:	4a03      	ldr	r2, [pc, #12]	; (8006d14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d06:	5cd3      	ldrb	r3, [r2, r3]
 8006d08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	bd80      	pop	{r7, pc}
 8006d10:	40023800 	.word	0x40023800
 8006d14:	08014874 	.word	0x08014874

08006d18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006d1c:	f7ff ffdc 	bl	8006cd8 <HAL_RCC_GetHCLKFreq>
 8006d20:	4601      	mov	r1, r0
 8006d22:	4b05      	ldr	r3, [pc, #20]	; (8006d38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	0b5b      	lsrs	r3, r3, #13
 8006d28:	f003 0307 	and.w	r3, r3, #7
 8006d2c:	4a03      	ldr	r2, [pc, #12]	; (8006d3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d2e:	5cd3      	ldrb	r3, [r2, r3]
 8006d30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	40023800 	.word	0x40023800
 8006d3c:	08014874 	.word	0x08014874

08006d40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b088      	sub	sp, #32
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 8006d50:	2300      	movs	r3, #0
 8006d52:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 8006d54:	2300      	movs	r3, #0
 8006d56:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d00a      	beq.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006d68:	4b66      	ldr	r3, [pc, #408]	; (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006d6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d6e:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d76:	4963      	ldr	r1, [pc, #396]	; (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00a      	beq.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8006d8a:	4b5e      	ldr	r3, [pc, #376]	; (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006d8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d90:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d98:	495a      	ldr	r1, [pc, #360]	; (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f003 0301 	and.w	r3, r3, #1
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d10b      	bne.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d105      	bne.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d075      	beq.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006dc4:	4b50      	ldr	r3, [pc, #320]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006dca:	f7fd fb1b 	bl	8004404 <HAL_GetTick>
 8006dce:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006dd0:	e008      	b.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006dd2:	f7fd fb17 	bl	8004404 <HAL_GetTick>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	1ad3      	subs	r3, r2, r3
 8006ddc:	2b02      	cmp	r3, #2
 8006dde:	d901      	bls.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006de0:	2303      	movs	r3, #3
 8006de2:	e1dc      	b.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006de4:	4b47      	ldr	r3, [pc, #284]	; (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d1f0      	bne.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 0301 	and.w	r3, r3, #1
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d009      	beq.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	019a      	lsls	r2, r3, #6
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	071b      	lsls	r3, r3, #28
 8006e08:	493e      	ldr	r1, [pc, #248]	; (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f003 0302 	and.w	r3, r3, #2
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d01f      	beq.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006e1c:	4b39      	ldr	r3, [pc, #228]	; (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006e1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e22:	0f1b      	lsrs	r3, r3, #28
 8006e24:	f003 0307 	and.w	r3, r3, #7
 8006e28:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	019a      	lsls	r2, r3, #6
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	061b      	lsls	r3, r3, #24
 8006e36:	431a      	orrs	r2, r3
 8006e38:	69bb      	ldr	r3, [r7, #24]
 8006e3a:	071b      	lsls	r3, r3, #28
 8006e3c:	4931      	ldr	r1, [pc, #196]	; (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006e44:	4b2f      	ldr	r3, [pc, #188]	; (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006e46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e4a:	f023 021f 	bic.w	r2, r3, #31
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6a1b      	ldr	r3, [r3, #32]
 8006e52:	3b01      	subs	r3, #1
 8006e54:	492b      	ldr	r1, [pc, #172]	; (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006e56:	4313      	orrs	r3, r2
 8006e58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d00d      	beq.n	8006e84 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	019a      	lsls	r2, r3, #6
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	68db      	ldr	r3, [r3, #12]
 8006e72:	061b      	lsls	r3, r3, #24
 8006e74:	431a      	orrs	r2, r3
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	689b      	ldr	r3, [r3, #8]
 8006e7a:	071b      	lsls	r3, r3, #28
 8006e7c:	4921      	ldr	r1, [pc, #132]	; (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006e84:	4b20      	ldr	r3, [pc, #128]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006e86:	2201      	movs	r2, #1
 8006e88:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e8a:	f7fd fabb 	bl	8004404 <HAL_GetTick>
 8006e8e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e90:	e008      	b.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006e92:	f7fd fab7 	bl	8004404 <HAL_GetTick>
 8006e96:	4602      	mov	r2, r0
 8006e98:	69fb      	ldr	r3, [r7, #28]
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	2b02      	cmp	r3, #2
 8006e9e:	d901      	bls.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	e17c      	b.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ea4:	4b17      	ldr	r3, [pc, #92]	; (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d0f0      	beq.n	8006e92 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f003 0304 	and.w	r3, r3, #4
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d112      	bne.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d10c      	bne.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f000 80ce 	beq.w	8007072 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8006eda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006ede:	f040 80c8 	bne.w	8007072 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006ee2:	4b0a      	ldr	r3, [pc, #40]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ee8:	f7fd fa8c 	bl	8004404 <HAL_GetTick>
 8006eec:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006eee:	e00f      	b.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006ef0:	f7fd fa88 	bl	8004404 <HAL_GetTick>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	69fb      	ldr	r3, [r7, #28]
 8006ef8:	1ad3      	subs	r3, r2, r3
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d908      	bls.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e14d      	b.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8006f02:	bf00      	nop
 8006f04:	40023800 	.word	0x40023800
 8006f08:	42470068 	.word	0x42470068
 8006f0c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006f10:	4ba5      	ldr	r3, [pc, #660]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f1c:	d0e8      	beq.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f003 0304 	and.w	r3, r3, #4
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d02e      	beq.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8006f2a:	4b9f      	ldr	r3, [pc, #636]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f30:	0c1b      	lsrs	r3, r3, #16
 8006f32:	f003 0303 	and.w	r3, r3, #3
 8006f36:	3301      	adds	r3, #1
 8006f38:	005b      	lsls	r3, r3, #1
 8006f3a:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006f3c:	4b9a      	ldr	r3, [pc, #616]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f42:	0f1b      	lsrs	r3, r3, #28
 8006f44:	f003 0307 	and.w	r3, r3, #7
 8006f48:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	691b      	ldr	r3, [r3, #16]
 8006f4e:	019a      	lsls	r2, r3, #6
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	085b      	lsrs	r3, r3, #1
 8006f54:	3b01      	subs	r3, #1
 8006f56:	041b      	lsls	r3, r3, #16
 8006f58:	431a      	orrs	r2, r3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	699b      	ldr	r3, [r3, #24]
 8006f5e:	061b      	lsls	r3, r3, #24
 8006f60:	431a      	orrs	r2, r3
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	071b      	lsls	r3, r3, #28
 8006f66:	4990      	ldr	r1, [pc, #576]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006f6e:	4b8e      	ldr	r3, [pc, #568]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006f70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f74:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7c:	3b01      	subs	r3, #1
 8006f7e:	021b      	lsls	r3, r3, #8
 8006f80:	4989      	ldr	r1, [pc, #548]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006f82:	4313      	orrs	r3, r2
 8006f84:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f003 0308 	and.w	r3, r3, #8
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d02c      	beq.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8006f94:	4b84      	ldr	r3, [pc, #528]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f9a:	0c1b      	lsrs	r3, r3, #16
 8006f9c:	f003 0303 	and.w	r3, r3, #3
 8006fa0:	3301      	adds	r3, #1
 8006fa2:	005b      	lsls	r3, r3, #1
 8006fa4:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006fa6:	4b80      	ldr	r3, [pc, #512]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fac:	0e1b      	lsrs	r3, r3, #24
 8006fae:	f003 030f 	and.w	r3, r3, #15
 8006fb2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	691b      	ldr	r3, [r3, #16]
 8006fb8:	019a      	lsls	r2, r3, #6
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	085b      	lsrs	r3, r3, #1
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	041b      	lsls	r3, r3, #16
 8006fc2:	431a      	orrs	r2, r3
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	061b      	lsls	r3, r3, #24
 8006fc8:	431a      	orrs	r2, r3
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	69db      	ldr	r3, [r3, #28]
 8006fce:	071b      	lsls	r3, r3, #28
 8006fd0:	4975      	ldr	r1, [pc, #468]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006fd8:	4b73      	ldr	r3, [pc, #460]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006fda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fde:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fe6:	4970      	ldr	r1, [pc, #448]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d024      	beq.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8006ffe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007002:	d11f      	bne.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007004:	4b68      	ldr	r3, [pc, #416]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800700a:	0e1b      	lsrs	r3, r3, #24
 800700c:	f003 030f 	and.w	r3, r3, #15
 8007010:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007012:	4b65      	ldr	r3, [pc, #404]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007014:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007018:	0f1b      	lsrs	r3, r3, #28
 800701a:	f003 0307 	and.w	r3, r3, #7
 800701e:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	691b      	ldr	r3, [r3, #16]
 8007024:	019a      	lsls	r2, r3, #6
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	695b      	ldr	r3, [r3, #20]
 800702a:	085b      	lsrs	r3, r3, #1
 800702c:	3b01      	subs	r3, #1
 800702e:	041b      	lsls	r3, r3, #16
 8007030:	431a      	orrs	r2, r3
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	061b      	lsls	r3, r3, #24
 8007036:	431a      	orrs	r2, r3
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	071b      	lsls	r3, r3, #28
 800703c:	495a      	ldr	r1, [pc, #360]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800703e:	4313      	orrs	r3, r2
 8007040:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007044:	4b59      	ldr	r3, [pc, #356]	; (80071ac <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8007046:	2201      	movs	r2, #1
 8007048:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800704a:	f7fd f9db 	bl	8004404 <HAL_GetTick>
 800704e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007050:	e008      	b.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007052:	f7fd f9d7 	bl	8004404 <HAL_GetTick>
 8007056:	4602      	mov	r2, r0
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	1ad3      	subs	r3, r2, r3
 800705c:	2b02      	cmp	r3, #2
 800705e:	d901      	bls.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007060:	2303      	movs	r3, #3
 8007062:	e09c      	b.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007064:	4b50      	ldr	r3, [pc, #320]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800706c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007070:	d1ef      	bne.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 0320 	and.w	r3, r3, #32
 800707a:	2b00      	cmp	r3, #0
 800707c:	f000 8083 	beq.w	8007186 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007080:	2300      	movs	r3, #0
 8007082:	60bb      	str	r3, [r7, #8]
 8007084:	4b48      	ldr	r3, [pc, #288]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007088:	4a47      	ldr	r2, [pc, #284]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800708a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800708e:	6413      	str	r3, [r2, #64]	; 0x40
 8007090:	4b45      	ldr	r3, [pc, #276]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007094:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007098:	60bb      	str	r3, [r7, #8]
 800709a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800709c:	4b44      	ldr	r3, [pc, #272]	; (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a43      	ldr	r2, [pc, #268]	; (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80070a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070a6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80070a8:	f7fd f9ac 	bl	8004404 <HAL_GetTick>
 80070ac:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80070ae:	e008      	b.n	80070c2 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80070b0:	f7fd f9a8 	bl	8004404 <HAL_GetTick>
 80070b4:	4602      	mov	r2, r0
 80070b6:	69fb      	ldr	r3, [r7, #28]
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	2b02      	cmp	r3, #2
 80070bc:	d901      	bls.n	80070c2 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 80070be:	2303      	movs	r3, #3
 80070c0:	e06d      	b.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80070c2:	4b3b      	ldr	r3, [pc, #236]	; (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d0f0      	beq.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80070ce:	4b36      	ldr	r3, [pc, #216]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80070d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070d6:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80070d8:	69bb      	ldr	r3, [r7, #24]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d02f      	beq.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070e6:	69ba      	ldr	r2, [r7, #24]
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d028      	beq.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80070ec:	4b2e      	ldr	r3, [pc, #184]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80070ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070f4:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80070f6:	4b2f      	ldr	r3, [pc, #188]	; (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80070f8:	2201      	movs	r2, #1
 80070fa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80070fc:	4b2d      	ldr	r3, [pc, #180]	; (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80070fe:	2200      	movs	r2, #0
 8007100:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007102:	4a29      	ldr	r2, [pc, #164]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007104:	69bb      	ldr	r3, [r7, #24]
 8007106:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007108:	4b27      	ldr	r3, [pc, #156]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800710a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800710c:	f003 0301 	and.w	r3, r3, #1
 8007110:	2b01      	cmp	r3, #1
 8007112:	d114      	bne.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007114:	f7fd f976 	bl	8004404 <HAL_GetTick>
 8007118:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800711a:	e00a      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800711c:	f7fd f972 	bl	8004404 <HAL_GetTick>
 8007120:	4602      	mov	r2, r0
 8007122:	69fb      	ldr	r3, [r7, #28]
 8007124:	1ad3      	subs	r3, r2, r3
 8007126:	f241 3288 	movw	r2, #5000	; 0x1388
 800712a:	4293      	cmp	r3, r2
 800712c:	d901      	bls.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800712e:	2303      	movs	r3, #3
 8007130:	e035      	b.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007132:	4b1d      	ldr	r3, [pc, #116]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007136:	f003 0302 	and.w	r3, r3, #2
 800713a:	2b00      	cmp	r3, #0
 800713c:	d0ee      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007142:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007146:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800714a:	d10d      	bne.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800714c:	4b16      	ldr	r3, [pc, #88]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007158:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800715c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007160:	4911      	ldr	r1, [pc, #68]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007162:	4313      	orrs	r3, r2
 8007164:	608b      	str	r3, [r1, #8]
 8007166:	e005      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8007168:	4b0f      	ldr	r3, [pc, #60]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	4a0e      	ldr	r2, [pc, #56]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800716e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007172:	6093      	str	r3, [r2, #8]
 8007174:	4b0c      	ldr	r3, [pc, #48]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007176:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800717c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007180:	4909      	ldr	r1, [pc, #36]	; (80071a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007182:	4313      	orrs	r3, r2
 8007184:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f003 0310 	and.w	r3, r3, #16
 800718e:	2b00      	cmp	r3, #0
 8007190:	d004      	beq.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8007198:	4b07      	ldr	r3, [pc, #28]	; (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800719a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800719c:	2300      	movs	r3, #0
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3720      	adds	r7, #32
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	40023800 	.word	0x40023800
 80071ac:	42470070 	.word	0x42470070
 80071b0:	40007000 	.word	0x40007000
 80071b4:	42470e40 	.word	0x42470e40
 80071b8:	424711e0 	.word	0x424711e0

080071bc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b086      	sub	sp, #24
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80071c4:	2300      	movs	r3, #0
 80071c6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 0301 	and.w	r3, r3, #1
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d075      	beq.n	80072c0 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80071d4:	4ba2      	ldr	r3, [pc, #648]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	f003 030c 	and.w	r3, r3, #12
 80071dc:	2b04      	cmp	r3, #4
 80071de:	d00c      	beq.n	80071fa <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80071e0:	4b9f      	ldr	r3, [pc, #636]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80071e8:	2b08      	cmp	r3, #8
 80071ea:	d112      	bne.n	8007212 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80071ec:	4b9c      	ldr	r3, [pc, #624]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80071f8:	d10b      	bne.n	8007212 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071fa:	4b99      	ldr	r3, [pc, #612]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007202:	2b00      	cmp	r3, #0
 8007204:	d05b      	beq.n	80072be <HAL_RCC_OscConfig+0x102>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d157      	bne.n	80072be <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800720e:	2301      	movs	r3, #1
 8007210:	e20b      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800721a:	d106      	bne.n	800722a <HAL_RCC_OscConfig+0x6e>
 800721c:	4b90      	ldr	r3, [pc, #576]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a8f      	ldr	r2, [pc, #572]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007222:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007226:	6013      	str	r3, [r2, #0]
 8007228:	e01d      	b.n	8007266 <HAL_RCC_OscConfig+0xaa>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007232:	d10c      	bne.n	800724e <HAL_RCC_OscConfig+0x92>
 8007234:	4b8a      	ldr	r3, [pc, #552]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a89      	ldr	r2, [pc, #548]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 800723a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800723e:	6013      	str	r3, [r2, #0]
 8007240:	4b87      	ldr	r3, [pc, #540]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a86      	ldr	r2, [pc, #536]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007246:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800724a:	6013      	str	r3, [r2, #0]
 800724c:	e00b      	b.n	8007266 <HAL_RCC_OscConfig+0xaa>
 800724e:	4b84      	ldr	r3, [pc, #528]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a83      	ldr	r2, [pc, #524]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007254:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007258:	6013      	str	r3, [r2, #0]
 800725a:	4b81      	ldr	r3, [pc, #516]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a80      	ldr	r2, [pc, #512]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007260:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007264:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d013      	beq.n	8007296 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800726e:	f7fd f8c9 	bl	8004404 <HAL_GetTick>
 8007272:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007274:	e008      	b.n	8007288 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007276:	f7fd f8c5 	bl	8004404 <HAL_GetTick>
 800727a:	4602      	mov	r2, r0
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	2b64      	cmp	r3, #100	; 0x64
 8007282:	d901      	bls.n	8007288 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8007284:	2303      	movs	r3, #3
 8007286:	e1d0      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007288:	4b75      	ldr	r3, [pc, #468]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007290:	2b00      	cmp	r3, #0
 8007292:	d0f0      	beq.n	8007276 <HAL_RCC_OscConfig+0xba>
 8007294:	e014      	b.n	80072c0 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007296:	f7fd f8b5 	bl	8004404 <HAL_GetTick>
 800729a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800729c:	e008      	b.n	80072b0 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800729e:	f7fd f8b1 	bl	8004404 <HAL_GetTick>
 80072a2:	4602      	mov	r2, r0
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	1ad3      	subs	r3, r2, r3
 80072a8:	2b64      	cmp	r3, #100	; 0x64
 80072aa:	d901      	bls.n	80072b0 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 80072ac:	2303      	movs	r3, #3
 80072ae:	e1bc      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072b0:	4b6b      	ldr	r3, [pc, #428]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d1f0      	bne.n	800729e <HAL_RCC_OscConfig+0xe2>
 80072bc:	e000      	b.n	80072c0 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072be:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f003 0302 	and.w	r3, r3, #2
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d063      	beq.n	8007394 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80072cc:	4b64      	ldr	r3, [pc, #400]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f003 030c 	and.w	r3, r3, #12
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d00b      	beq.n	80072f0 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80072d8:	4b61      	ldr	r3, [pc, #388]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80072e0:	2b08      	cmp	r3, #8
 80072e2:	d11c      	bne.n	800731e <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80072e4:	4b5e      	ldr	r3, [pc, #376]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d116      	bne.n	800731e <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80072f0:	4b5b      	ldr	r3, [pc, #364]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f003 0302 	and.w	r3, r3, #2
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d005      	beq.n	8007308 <HAL_RCC_OscConfig+0x14c>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	2b01      	cmp	r3, #1
 8007302:	d001      	beq.n	8007308 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8007304:	2301      	movs	r3, #1
 8007306:	e190      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007308:	4b55      	ldr	r3, [pc, #340]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	691b      	ldr	r3, [r3, #16]
 8007314:	00db      	lsls	r3, r3, #3
 8007316:	4952      	ldr	r1, [pc, #328]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007318:	4313      	orrs	r3, r2
 800731a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800731c:	e03a      	b.n	8007394 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d020      	beq.n	8007368 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007326:	4b4f      	ldr	r3, [pc, #316]	; (8007464 <HAL_RCC_OscConfig+0x2a8>)
 8007328:	2201      	movs	r2, #1
 800732a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800732c:	f7fd f86a 	bl	8004404 <HAL_GetTick>
 8007330:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007332:	e008      	b.n	8007346 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007334:	f7fd f866 	bl	8004404 <HAL_GetTick>
 8007338:	4602      	mov	r2, r0
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	1ad3      	subs	r3, r2, r3
 800733e:	2b02      	cmp	r3, #2
 8007340:	d901      	bls.n	8007346 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8007342:	2303      	movs	r3, #3
 8007344:	e171      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007346:	4b46      	ldr	r3, [pc, #280]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f003 0302 	and.w	r3, r3, #2
 800734e:	2b00      	cmp	r3, #0
 8007350:	d0f0      	beq.n	8007334 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007352:	4b43      	ldr	r3, [pc, #268]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	00db      	lsls	r3, r3, #3
 8007360:	493f      	ldr	r1, [pc, #252]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007362:	4313      	orrs	r3, r2
 8007364:	600b      	str	r3, [r1, #0]
 8007366:	e015      	b.n	8007394 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007368:	4b3e      	ldr	r3, [pc, #248]	; (8007464 <HAL_RCC_OscConfig+0x2a8>)
 800736a:	2200      	movs	r2, #0
 800736c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800736e:	f7fd f849 	bl	8004404 <HAL_GetTick>
 8007372:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007374:	e008      	b.n	8007388 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007376:	f7fd f845 	bl	8004404 <HAL_GetTick>
 800737a:	4602      	mov	r2, r0
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	1ad3      	subs	r3, r2, r3
 8007380:	2b02      	cmp	r3, #2
 8007382:	d901      	bls.n	8007388 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	e150      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007388:	4b35      	ldr	r3, [pc, #212]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 0302 	and.w	r3, r3, #2
 8007390:	2b00      	cmp	r3, #0
 8007392:	d1f0      	bne.n	8007376 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f003 0308 	and.w	r3, r3, #8
 800739c:	2b00      	cmp	r3, #0
 800739e:	d030      	beq.n	8007402 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	695b      	ldr	r3, [r3, #20]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d016      	beq.n	80073d6 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80073a8:	4b2f      	ldr	r3, [pc, #188]	; (8007468 <HAL_RCC_OscConfig+0x2ac>)
 80073aa:	2201      	movs	r2, #1
 80073ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073ae:	f7fd f829 	bl	8004404 <HAL_GetTick>
 80073b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073b4:	e008      	b.n	80073c8 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80073b6:	f7fd f825 	bl	8004404 <HAL_GetTick>
 80073ba:	4602      	mov	r2, r0
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	1ad3      	subs	r3, r2, r3
 80073c0:	2b02      	cmp	r3, #2
 80073c2:	d901      	bls.n	80073c8 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 80073c4:	2303      	movs	r3, #3
 80073c6:	e130      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073c8:	4b25      	ldr	r3, [pc, #148]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 80073ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073cc:	f003 0302 	and.w	r3, r3, #2
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d0f0      	beq.n	80073b6 <HAL_RCC_OscConfig+0x1fa>
 80073d4:	e015      	b.n	8007402 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80073d6:	4b24      	ldr	r3, [pc, #144]	; (8007468 <HAL_RCC_OscConfig+0x2ac>)
 80073d8:	2200      	movs	r2, #0
 80073da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073dc:	f7fd f812 	bl	8004404 <HAL_GetTick>
 80073e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80073e2:	e008      	b.n	80073f6 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80073e4:	f7fd f80e 	bl	8004404 <HAL_GetTick>
 80073e8:	4602      	mov	r2, r0
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	1ad3      	subs	r3, r2, r3
 80073ee:	2b02      	cmp	r3, #2
 80073f0:	d901      	bls.n	80073f6 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 80073f2:	2303      	movs	r3, #3
 80073f4:	e119      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80073f6:	4b1a      	ldr	r3, [pc, #104]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 80073f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073fa:	f003 0302 	and.w	r3, r3, #2
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d1f0      	bne.n	80073e4 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f003 0304 	and.w	r3, r3, #4
 800740a:	2b00      	cmp	r3, #0
 800740c:	f000 809f 	beq.w	800754e <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007410:	2300      	movs	r3, #0
 8007412:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007414:	4b12      	ldr	r3, [pc, #72]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007418:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800741c:	2b00      	cmp	r3, #0
 800741e:	d10f      	bne.n	8007440 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007420:	2300      	movs	r3, #0
 8007422:	60fb      	str	r3, [r7, #12]
 8007424:	4b0e      	ldr	r3, [pc, #56]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007428:	4a0d      	ldr	r2, [pc, #52]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 800742a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800742e:	6413      	str	r3, [r2, #64]	; 0x40
 8007430:	4b0b      	ldr	r3, [pc, #44]	; (8007460 <HAL_RCC_OscConfig+0x2a4>)
 8007432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007434:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007438:	60fb      	str	r3, [r7, #12]
 800743a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800743c:	2301      	movs	r3, #1
 800743e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007440:	4b0a      	ldr	r3, [pc, #40]	; (800746c <HAL_RCC_OscConfig+0x2b0>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007448:	2b00      	cmp	r3, #0
 800744a:	d120      	bne.n	800748e <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800744c:	4b07      	ldr	r3, [pc, #28]	; (800746c <HAL_RCC_OscConfig+0x2b0>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a06      	ldr	r2, [pc, #24]	; (800746c <HAL_RCC_OscConfig+0x2b0>)
 8007452:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007456:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007458:	f7fc ffd4 	bl	8004404 <HAL_GetTick>
 800745c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800745e:	e010      	b.n	8007482 <HAL_RCC_OscConfig+0x2c6>
 8007460:	40023800 	.word	0x40023800
 8007464:	42470000 	.word	0x42470000
 8007468:	42470e80 	.word	0x42470e80
 800746c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007470:	f7fc ffc8 	bl	8004404 <HAL_GetTick>
 8007474:	4602      	mov	r2, r0
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	2b02      	cmp	r3, #2
 800747c:	d901      	bls.n	8007482 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e0d3      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007482:	4b6c      	ldr	r3, [pc, #432]	; (8007634 <HAL_RCC_OscConfig+0x478>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800748a:	2b00      	cmp	r3, #0
 800748c:	d0f0      	beq.n	8007470 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	2b01      	cmp	r3, #1
 8007494:	d106      	bne.n	80074a4 <HAL_RCC_OscConfig+0x2e8>
 8007496:	4b68      	ldr	r3, [pc, #416]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 8007498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800749a:	4a67      	ldr	r2, [pc, #412]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 800749c:	f043 0301 	orr.w	r3, r3, #1
 80074a0:	6713      	str	r3, [r2, #112]	; 0x70
 80074a2:	e01c      	b.n	80074de <HAL_RCC_OscConfig+0x322>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	2b05      	cmp	r3, #5
 80074aa:	d10c      	bne.n	80074c6 <HAL_RCC_OscConfig+0x30a>
 80074ac:	4b62      	ldr	r3, [pc, #392]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 80074ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074b0:	4a61      	ldr	r2, [pc, #388]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 80074b2:	f043 0304 	orr.w	r3, r3, #4
 80074b6:	6713      	str	r3, [r2, #112]	; 0x70
 80074b8:	4b5f      	ldr	r3, [pc, #380]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 80074ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074bc:	4a5e      	ldr	r2, [pc, #376]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 80074be:	f043 0301 	orr.w	r3, r3, #1
 80074c2:	6713      	str	r3, [r2, #112]	; 0x70
 80074c4:	e00b      	b.n	80074de <HAL_RCC_OscConfig+0x322>
 80074c6:	4b5c      	ldr	r3, [pc, #368]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 80074c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074ca:	4a5b      	ldr	r2, [pc, #364]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 80074cc:	f023 0301 	bic.w	r3, r3, #1
 80074d0:	6713      	str	r3, [r2, #112]	; 0x70
 80074d2:	4b59      	ldr	r3, [pc, #356]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 80074d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074d6:	4a58      	ldr	r2, [pc, #352]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 80074d8:	f023 0304 	bic.w	r3, r3, #4
 80074dc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d015      	beq.n	8007512 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074e6:	f7fc ff8d 	bl	8004404 <HAL_GetTick>
 80074ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074ec:	e00a      	b.n	8007504 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074ee:	f7fc ff89 	bl	8004404 <HAL_GetTick>
 80074f2:	4602      	mov	r2, r0
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	1ad3      	subs	r3, r2, r3
 80074f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d901      	bls.n	8007504 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8007500:	2303      	movs	r3, #3
 8007502:	e092      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007504:	4b4c      	ldr	r3, [pc, #304]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 8007506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007508:	f003 0302 	and.w	r3, r3, #2
 800750c:	2b00      	cmp	r3, #0
 800750e:	d0ee      	beq.n	80074ee <HAL_RCC_OscConfig+0x332>
 8007510:	e014      	b.n	800753c <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007512:	f7fc ff77 	bl	8004404 <HAL_GetTick>
 8007516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007518:	e00a      	b.n	8007530 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800751a:	f7fc ff73 	bl	8004404 <HAL_GetTick>
 800751e:	4602      	mov	r2, r0
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	1ad3      	subs	r3, r2, r3
 8007524:	f241 3288 	movw	r2, #5000	; 0x1388
 8007528:	4293      	cmp	r3, r2
 800752a:	d901      	bls.n	8007530 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800752c:	2303      	movs	r3, #3
 800752e:	e07c      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007530:	4b41      	ldr	r3, [pc, #260]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 8007532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007534:	f003 0302 	and.w	r3, r3, #2
 8007538:	2b00      	cmp	r3, #0
 800753a:	d1ee      	bne.n	800751a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800753c:	7dfb      	ldrb	r3, [r7, #23]
 800753e:	2b01      	cmp	r3, #1
 8007540:	d105      	bne.n	800754e <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007542:	4b3d      	ldr	r3, [pc, #244]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 8007544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007546:	4a3c      	ldr	r2, [pc, #240]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 8007548:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800754c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	699b      	ldr	r3, [r3, #24]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d068      	beq.n	8007628 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007556:	4b38      	ldr	r3, [pc, #224]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	f003 030c 	and.w	r3, r3, #12
 800755e:	2b08      	cmp	r3, #8
 8007560:	d060      	beq.n	8007624 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	699b      	ldr	r3, [r3, #24]
 8007566:	2b02      	cmp	r3, #2
 8007568:	d145      	bne.n	80075f6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800756a:	4b34      	ldr	r3, [pc, #208]	; (800763c <HAL_RCC_OscConfig+0x480>)
 800756c:	2200      	movs	r2, #0
 800756e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007570:	f7fc ff48 	bl	8004404 <HAL_GetTick>
 8007574:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007576:	e008      	b.n	800758a <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007578:	f7fc ff44 	bl	8004404 <HAL_GetTick>
 800757c:	4602      	mov	r2, r0
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	1ad3      	subs	r3, r2, r3
 8007582:	2b02      	cmp	r3, #2
 8007584:	d901      	bls.n	800758a <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e04f      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800758a:	4b2b      	ldr	r3, [pc, #172]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d1f0      	bne.n	8007578 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	69da      	ldr	r2, [r3, #28]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6a1b      	ldr	r3, [r3, #32]
 800759e:	431a      	orrs	r2, r3
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075a4:	019b      	lsls	r3, r3, #6
 80075a6:	431a      	orrs	r2, r3
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ac:	085b      	lsrs	r3, r3, #1
 80075ae:	3b01      	subs	r3, #1
 80075b0:	041b      	lsls	r3, r3, #16
 80075b2:	431a      	orrs	r2, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075b8:	061b      	lsls	r3, r3, #24
 80075ba:	431a      	orrs	r2, r3
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075c0:	071b      	lsls	r3, r3, #28
 80075c2:	491d      	ldr	r1, [pc, #116]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 80075c4:	4313      	orrs	r3, r2
 80075c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80075c8:	4b1c      	ldr	r3, [pc, #112]	; (800763c <HAL_RCC_OscConfig+0x480>)
 80075ca:	2201      	movs	r2, #1
 80075cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ce:	f7fc ff19 	bl	8004404 <HAL_GetTick>
 80075d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075d4:	e008      	b.n	80075e8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80075d6:	f7fc ff15 	bl	8004404 <HAL_GetTick>
 80075da:	4602      	mov	r2, r0
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	1ad3      	subs	r3, r2, r3
 80075e0:	2b02      	cmp	r3, #2
 80075e2:	d901      	bls.n	80075e8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80075e4:	2303      	movs	r3, #3
 80075e6:	e020      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075e8:	4b13      	ldr	r3, [pc, #76]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d0f0      	beq.n	80075d6 <HAL_RCC_OscConfig+0x41a>
 80075f4:	e018      	b.n	8007628 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075f6:	4b11      	ldr	r3, [pc, #68]	; (800763c <HAL_RCC_OscConfig+0x480>)
 80075f8:	2200      	movs	r2, #0
 80075fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075fc:	f7fc ff02 	bl	8004404 <HAL_GetTick>
 8007600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007602:	e008      	b.n	8007616 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007604:	f7fc fefe 	bl	8004404 <HAL_GetTick>
 8007608:	4602      	mov	r2, r0
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	1ad3      	subs	r3, r2, r3
 800760e:	2b02      	cmp	r3, #2
 8007610:	d901      	bls.n	8007616 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8007612:	2303      	movs	r3, #3
 8007614:	e009      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007616:	4b08      	ldr	r3, [pc, #32]	; (8007638 <HAL_RCC_OscConfig+0x47c>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800761e:	2b00      	cmp	r3, #0
 8007620:	d1f0      	bne.n	8007604 <HAL_RCC_OscConfig+0x448>
 8007622:	e001      	b.n	8007628 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	e000      	b.n	800762a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8007628:	2300      	movs	r3, #0
}
 800762a:	4618      	mov	r0, r3
 800762c:	3718      	adds	r7, #24
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}
 8007632:	bf00      	nop
 8007634:	40007000 	.word	0x40007000
 8007638:	40023800 	.word	0x40023800
 800763c:	42470060 	.word	0x42470060

08007640 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b082      	sub	sp, #8
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d101      	bne.n	8007652 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	e022      	b.n	8007698 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007658:	b2db      	uxtb	r3, r3
 800765a:	2b00      	cmp	r3, #0
 800765c:	d105      	bne.n	800766a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f7fc f8a9 	bl	80037bc <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2203      	movs	r2, #3
 800766e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f000 f814 	bl	80076a0 <HAL_SD_InitCard>
 8007678:	4603      	mov	r3, r0
 800767a:	2b00      	cmp	r3, #0
 800767c:	d001      	beq.n	8007682 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	e00a      	b.n	8007698 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2201      	movs	r2, #1
 8007692:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007696:	2300      	movs	r3, #0
}
 8007698:	4618      	mov	r0, r3
 800769a:	3708      	adds	r7, #8
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80076a0:	b5b0      	push	{r4, r5, r7, lr}
 80076a2:	b08e      	sub	sp, #56	; 0x38
 80076a4:	af04      	add	r7, sp, #16
 80076a6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80076a8:	2300      	movs	r3, #0
 80076aa:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80076ac:	2300      	movs	r3, #0
 80076ae:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80076b0:	2300      	movs	r3, #0
 80076b2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80076b4:	2300      	movs	r3, #0
 80076b6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80076b8:	2300      	movs	r3, #0
 80076ba:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80076bc:	2376      	movs	r3, #118	; 0x76
 80076be:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681d      	ldr	r5, [r3, #0]
 80076c4:	466c      	mov	r4, sp
 80076c6:	f107 0314 	add.w	r3, r7, #20
 80076ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80076ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80076d2:	f107 0308 	add.w	r3, r7, #8
 80076d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80076d8:	4628      	mov	r0, r5
 80076da:	f003 fa87 	bl	800abec <SDIO_Init>
 80076de:	4603      	mov	r3, r0
 80076e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80076e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d001      	beq.n	80076f0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	e031      	b.n	8007754 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80076f0:	4b1a      	ldr	r3, [pc, #104]	; (800775c <HAL_SD_InitCard+0xbc>)
 80076f2:	2200      	movs	r2, #0
 80076f4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4618      	mov	r0, r3
 80076fc:	f003 fabf 	bl	800ac7e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8007700:	4b16      	ldr	r3, [pc, #88]	; (800775c <HAL_SD_InitCard+0xbc>)
 8007702:	2201      	movs	r2, #1
 8007704:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 ffc6 	bl	8008698 <SD_PowerON>
 800770c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800770e:	6a3b      	ldr	r3, [r7, #32]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d00b      	beq.n	800772c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007720:	6a3b      	ldr	r3, [r7, #32]
 8007722:	431a      	orrs	r2, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007728:	2301      	movs	r3, #1
 800772a:	e013      	b.n	8007754 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f000 fee5 	bl	80084fc <SD_InitCard>
 8007732:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007734:	6a3b      	ldr	r3, [r7, #32]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00b      	beq.n	8007752 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007746:	6a3b      	ldr	r3, [r7, #32]
 8007748:	431a      	orrs	r2, r3
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	e000      	b.n	8007754 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8007752:	2300      	movs	r3, #0
}
 8007754:	4618      	mov	r0, r3
 8007756:	3728      	adds	r7, #40	; 0x28
 8007758:	46bd      	mov	sp, r7
 800775a:	bdb0      	pop	{r4, r5, r7, pc}
 800775c:	422580a0 	.word	0x422580a0

08007760 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b08c      	sub	sp, #48	; 0x30
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	60b9      	str	r1, [r7, #8]
 800776a:	607a      	str	r2, [r7, #4]
 800776c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d107      	bne.n	8007788 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800777c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	e0c7      	b.n	8007918 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800778e:	b2db      	uxtb	r3, r3
 8007790:	2b01      	cmp	r3, #1
 8007792:	f040 80c0 	bne.w	8007916 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2200      	movs	r2, #0
 800779a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800779c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	441a      	add	r2, r3
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d907      	bls.n	80077ba <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ae:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	e0ae      	b.n	8007918 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2203      	movs	r2, #3
 80077be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	2200      	movs	r2, #0
 80077c8:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 80077d8:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077de:	4a50      	ldr	r2, [pc, #320]	; (8007920 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80077e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077e6:	4a4f      	ldr	r2, [pc, #316]	; (8007924 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 80077e8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ee:	2200      	movs	r2, #0
 80077f0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	3380      	adds	r3, #128	; 0x80
 80077fc:	4619      	mov	r1, r3
 80077fe:	68ba      	ldr	r2, [r7, #8]
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	025b      	lsls	r3, r3, #9
 8007804:	089b      	lsrs	r3, r3, #2
 8007806:	f7fd fbef 	bl	8004fe8 <HAL_DMA_Start_IT>
 800780a:	4603      	mov	r3, r0
 800780c:	2b00      	cmp	r3, #0
 800780e:	d017      	beq.n	8007840 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800781e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4a40      	ldr	r2, [pc, #256]	; (8007928 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8007826:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800782c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800783c:	2301      	movs	r3, #1
 800783e:	e06b      	b.n	8007918 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8007840:	4b3a      	ldr	r3, [pc, #232]	; (800792c <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8007842:	2201      	movs	r2, #1
 8007844:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800784a:	2b01      	cmp	r3, #1
 800784c:	d002      	beq.n	8007854 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800784e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007850:	025b      	lsls	r3, r3, #9
 8007852:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f44f 7100 	mov.w	r1, #512	; 0x200
 800785c:	4618      	mov	r0, r3
 800785e:	f003 faa1 	bl	800ada4 <SDMMC_CmdBlockLength>
 8007862:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 8007864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00f      	beq.n	800788a <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a2e      	ldr	r2, [pc, #184]	; (8007928 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8007870:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007878:	431a      	orrs	r2, r3
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2201      	movs	r2, #1
 8007882:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e046      	b.n	8007918 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800788a:	f04f 33ff 	mov.w	r3, #4294967295
 800788e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	025b      	lsls	r3, r3, #9
 8007894:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007896:	2390      	movs	r3, #144	; 0x90
 8007898:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800789a:	2302      	movs	r3, #2
 800789c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800789e:	2300      	movs	r3, #0
 80078a0:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80078a2:	2301      	movs	r3, #1
 80078a4:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f107 0210 	add.w	r2, r7, #16
 80078ae:	4611      	mov	r1, r2
 80078b0:	4618      	mov	r0, r3
 80078b2:	f003 fa4b 	bl	800ad4c <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d90a      	bls.n	80078d2 <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2282      	movs	r2, #130	; 0x82
 80078c0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078c8:	4618      	mov	r0, r3
 80078ca:	f003 faaf 	bl	800ae2c <SDMMC_CmdReadMultiBlock>
 80078ce:	62f8      	str	r0, [r7, #44]	; 0x2c
 80078d0:	e009      	b.n	80078e6 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2281      	movs	r2, #129	; 0x81
 80078d6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078de:	4618      	mov	r0, r3
 80078e0:	f003 fa82 	bl	800ade8 <SDMMC_CmdReadSingleBlock>
 80078e4:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80078e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d012      	beq.n	8007912 <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a0d      	ldr	r2, [pc, #52]	; (8007928 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 80078f2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078fa:	431a      	orrs	r2, r3
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2201      	movs	r2, #1
 8007904:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	e002      	b.n	8007918 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 8007912:	2300      	movs	r3, #0
 8007914:	e000      	b.n	8007918 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 8007916:	2302      	movs	r3, #2
  }
}
 8007918:	4618      	mov	r0, r3
 800791a:	3730      	adds	r7, #48	; 0x30
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}
 8007920:	0800830b 	.word	0x0800830b
 8007924:	0800837d 	.word	0x0800837d
 8007928:	004005ff 	.word	0x004005ff
 800792c:	4225858c 	.word	0x4225858c

08007930 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b08c      	sub	sp, #48	; 0x30
 8007934:	af00      	add	r7, sp, #0
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	60b9      	str	r1, [r7, #8]
 800793a:	607a      	str	r2, [r7, #4]
 800793c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d107      	bne.n	8007958 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800794c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007954:	2301      	movs	r3, #1
 8007956:	e0ca      	b.n	8007aee <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800795e:	b2db      	uxtb	r3, r3
 8007960:	2b01      	cmp	r3, #1
 8007962:	f040 80c3 	bne.w	8007aec <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800796c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	441a      	add	r2, r3
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007976:	429a      	cmp	r2, r3
 8007978:	d907      	bls.n	800798a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	e0b1      	b.n	8007aee <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2203      	movs	r2, #3
 800798e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	2200      	movs	r2, #0
 8007998:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f042 021a 	orr.w	r2, r2, #26
 80079a8:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079ae:	4a52      	ldr	r2, [pc, #328]	; (8007af8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80079b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079b6:	4a51      	ldr	r2, [pc, #324]	; (8007afc <HAL_SD_WriteBlocks_DMA+0x1cc>)
 80079b8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079be:	2200      	movs	r2, #0
 80079c0:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d002      	beq.n	80079d0 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 80079ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079cc:	025b      	lsls	r3, r3, #9
 80079ce:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80079d8:	4618      	mov	r0, r3
 80079da:	f003 f9e3 	bl	800ada4 <SDMMC_CmdBlockLength>
 80079de:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 80079e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d00f      	beq.n	8007a06 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a45      	ldr	r2, [pc, #276]	; (8007b00 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 80079ec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079f4:	431a      	orrs	r2, r3
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2201      	movs	r2, #1
 80079fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007a02:	2301      	movs	r3, #1
 8007a04:	e073      	b.n	8007aee <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d90a      	bls.n	8007a22 <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	22a0      	movs	r2, #160	; 0xa0
 8007a10:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f003 fa4b 	bl	800aeb4 <SDMMC_CmdWriteMultiBlock>
 8007a1e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007a20:	e009      	b.n	8007a36 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2290      	movs	r2, #144	; 0x90
 8007a26:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f003 fa1e 	bl	800ae70 <SDMMC_CmdWriteSingleBlock>
 8007a34:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d012      	beq.n	8007a62 <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a2f      	ldr	r2, [pc, #188]	; (8007b00 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8007a42:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a4a:	431a      	orrs	r2, r3
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2201      	movs	r2, #1
 8007a54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	e045      	b.n	8007aee <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8007a62:	4b28      	ldr	r3, [pc, #160]	; (8007b04 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 8007a64:	2201      	movs	r2, #1
 8007a66:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8007a6c:	68b9      	ldr	r1, [r7, #8]
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	3380      	adds	r3, #128	; 0x80
 8007a74:	461a      	mov	r2, r3
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	025b      	lsls	r3, r3, #9
 8007a7a:	089b      	lsrs	r3, r3, #2
 8007a7c:	f7fd fab4 	bl	8004fe8 <HAL_DMA_Start_IT>
 8007a80:	4603      	mov	r3, r0
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d01a      	beq.n	8007abc <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f022 021a 	bic.w	r2, r2, #26
 8007a94:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a19      	ldr	r2, [pc, #100]	; (8007b00 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8007a9c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aa2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	e018      	b.n	8007aee <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007abc:	f04f 33ff 	mov.w	r3, #4294967295
 8007ac0:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	025b      	lsls	r3, r3, #9
 8007ac6:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007ac8:	2390      	movs	r3, #144	; 0x90
 8007aca:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8007acc:	2300      	movs	r3, #0
 8007ace:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f107 0210 	add.w	r2, r7, #16
 8007ae0:	4611      	mov	r1, r2
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f003 f932 	bl	800ad4c <SDIO_ConfigData>

      return HAL_OK;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	e000      	b.n	8007aee <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 8007aec:	2302      	movs	r3, #2
  }
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3730      	adds	r7, #48	; 0x30
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}
 8007af6:	bf00      	nop
 8007af8:	080082e1 	.word	0x080082e1
 8007afc:	0800837d 	.word	0x0800837d
 8007b00:	004005ff 	.word	0x004005ff
 8007b04:	4225858c 	.word	0x4225858c

08007b08 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b084      	sub	sp, #16
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b14:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d008      	beq.n	8007b36 <HAL_SD_IRQHandler+0x2e>
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f003 0308 	and.w	r3, r3, #8
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d003      	beq.n	8007b36 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 ffc8 	bl	8008ac4 <SD_Read_IT>
 8007b34:	e155      	b.n	8007de2 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	f000 808f 	beq.w	8007c64 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b4e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	6812      	ldr	r2, [r2, #0]
 8007b5a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8007b5e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8007b62:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f022 0201 	bic.w	r2, r2, #1
 8007b72:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f003 0308 	and.w	r3, r3, #8
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d039      	beq.n	8007bf2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f003 0302 	and.w	r3, r3, #2
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d104      	bne.n	8007b92 <HAL_SD_IRQHandler+0x8a>
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f003 0320 	and.w	r3, r3, #32
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d011      	beq.n	8007bb6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4618      	mov	r0, r3
 8007b98:	f003 f9ae 	bl	800aef8 <SDMMC_CmdStopTransfer>
 8007b9c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d008      	beq.n	8007bb6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	431a      	orrs	r2, r3
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f000 f91f 	bl	8007df4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f240 523a 	movw	r2, #1338	; 0x53a
 8007bbe:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f003 0301 	and.w	r3, r3, #1
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d104      	bne.n	8007be2 <HAL_SD_IRQHandler+0xda>
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f003 0302 	and.w	r3, r3, #2
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d003      	beq.n	8007bea <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f003 fe0c 	bl	800b800 <HAL_SD_RxCpltCallback>
 8007be8:	e0fb      	b.n	8007de2 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f003 fdfe 	bl	800b7ec <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007bf0:	e0f7      	b.n	8007de2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f000 80f2 	beq.w	8007de2 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f003 0320 	and.w	r3, r3, #32
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d011      	beq.n	8007c2c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f003 f973 	bl	800aef8 <SDMMC_CmdStopTransfer>
 8007c12:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d008      	beq.n	8007c2c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	431a      	orrs	r2, r3
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f000 f8e4 	bl	8007df4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f003 0301 	and.w	r3, r3, #1
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	f040 80d5 	bne.w	8007de2 <HAL_SD_IRQHandler+0x2da>
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f003 0302 	and.w	r3, r3, #2
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	f040 80cf 	bne.w	8007de2 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f022 0208 	bic.w	r2, r2, #8
 8007c52:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2201      	movs	r2, #1
 8007c58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f003 fdc5 	bl	800b7ec <HAL_SD_TxCpltCallback>
}
 8007c62:	e0be      	b.n	8007de2 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d008      	beq.n	8007c84 <HAL_SD_IRQHandler+0x17c>
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f003 0308 	and.w	r3, r3, #8
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d003      	beq.n	8007c84 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f000 ff72 	bl	8008b66 <SD_Write_IT>
 8007c82:	e0ae      	b.n	8007de2 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c8a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	f000 80a7 	beq.w	8007de2 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c9a:	f003 0302 	and.w	r3, r3, #2
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d005      	beq.n	8007cae <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ca6:	f043 0202 	orr.w	r2, r3, #2
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cb4:	f003 0308 	and.w	r3, r3, #8
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d005      	beq.n	8007cc8 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cc0:	f043 0208 	orr.w	r2, r3, #8
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cce:	f003 0320 	and.w	r3, r3, #32
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d005      	beq.n	8007ce2 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cda:	f043 0220 	orr.w	r2, r3, #32
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ce8:	f003 0310 	and.w	r3, r3, #16
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d005      	beq.n	8007cfc <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf4:	f043 0210 	orr.w	r2, r3, #16
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f240 523a 	movw	r2, #1338	; 0x53a
 8007d04:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8007d14:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f003 f8ec 	bl	800aef8 <SDMMC_CmdStopTransfer>
 8007d20:	4602      	mov	r2, r0
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d26:	431a      	orrs	r2, r3
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f003 0308 	and.w	r3, r3, #8
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d00a      	beq.n	8007d4c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2201      	movs	r2, #1
 8007d3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f000 f855 	bl	8007df4 <HAL_SD_ErrorCallback>
}
 8007d4a:	e04a      	b.n	8007de2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d045      	beq.n	8007de2 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f003 0310 	and.w	r3, r3, #16
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d104      	bne.n	8007d6a <HAL_SD_IRQHandler+0x262>
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	f003 0320 	and.w	r3, r3, #32
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d011      	beq.n	8007d8e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d6e:	4a1f      	ldr	r2, [pc, #124]	; (8007dec <HAL_SD_IRQHandler+0x2e4>)
 8007d70:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d76:	4618      	mov	r0, r3
 8007d78:	f7fd f98e 	bl	8005098 <HAL_DMA_Abort_IT>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d02f      	beq.n	8007de2 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d86:	4618      	mov	r0, r3
 8007d88:	f000 fb4a 	bl	8008420 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007d8c:	e029      	b.n	8007de2 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	f003 0301 	and.w	r3, r3, #1
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d104      	bne.n	8007da2 <HAL_SD_IRQHandler+0x29a>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	f003 0302 	and.w	r3, r3, #2
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d011      	beq.n	8007dc6 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007da6:	4a12      	ldr	r2, [pc, #72]	; (8007df0 <HAL_SD_IRQHandler+0x2e8>)
 8007da8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dae:	4618      	mov	r0, r3
 8007db0:	f7fd f972 	bl	8005098 <HAL_DMA_Abort_IT>
 8007db4:	4603      	mov	r3, r0
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d013      	beq.n	8007de2 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f000 fb65 	bl	800848e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007dc4:	e00d      	b.n	8007de2 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2201      	movs	r2, #1
 8007dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f003 fcfc 	bl	800b7d8 <HAL_SD_AbortCallback>
}
 8007de0:	e7ff      	b.n	8007de2 <HAL_SD_IRQHandler+0x2da>
 8007de2:	bf00      	nop
 8007de4:	3710      	adds	r7, #16
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop
 8007dec:	08008421 	.word	0x08008421
 8007df0:	0800848f 	.word	0x0800848f

08007df4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007df4:	b480      	push	{r7}
 8007df6:	b083      	sub	sp, #12
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007dfc:	bf00      	nop
 8007dfe:	370c      	adds	r7, #12
 8007e00:	46bd      	mov	sp, r7
 8007e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e06:	4770      	bx	lr

08007e08 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b083      	sub	sp, #12
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e16:	0f9b      	lsrs	r3, r3, #30
 8007e18:	b2da      	uxtb	r2, r3
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e22:	0e9b      	lsrs	r3, r3, #26
 8007e24:	b2db      	uxtb	r3, r3
 8007e26:	f003 030f 	and.w	r3, r3, #15
 8007e2a:	b2da      	uxtb	r2, r3
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e34:	0e1b      	lsrs	r3, r3, #24
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	f003 0303 	and.w	r3, r3, #3
 8007e3c:	b2da      	uxtb	r2, r3
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e46:	0c1b      	lsrs	r3, r3, #16
 8007e48:	b2da      	uxtb	r2, r3
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e52:	0a1b      	lsrs	r3, r3, #8
 8007e54:	b2da      	uxtb	r2, r3
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e5e:	b2da      	uxtb	r2, r3
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e68:	0d1b      	lsrs	r3, r3, #20
 8007e6a:	b29a      	uxth	r2, r3
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e74:	0c1b      	lsrs	r3, r3, #16
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	f003 030f 	and.w	r3, r3, #15
 8007e7c:	b2da      	uxtb	r2, r3
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e86:	0bdb      	lsrs	r3, r3, #15
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	f003 0301 	and.w	r3, r3, #1
 8007e8e:	b2da      	uxtb	r2, r3
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e98:	0b9b      	lsrs	r3, r3, #14
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	f003 0301 	and.w	r3, r3, #1
 8007ea0:	b2da      	uxtb	r2, r3
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007eaa:	0b5b      	lsrs	r3, r3, #13
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	f003 0301 	and.w	r3, r3, #1
 8007eb2:	b2da      	uxtb	r2, r3
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ebc:	0b1b      	lsrs	r3, r3, #12
 8007ebe:	b2db      	uxtb	r3, r3
 8007ec0:	f003 0301 	and.w	r3, r3, #1
 8007ec4:	b2da      	uxtb	r2, r3
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d163      	bne.n	8007fa0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007edc:	009a      	lsls	r2, r3, #2
 8007ede:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007ee2:	4013      	ands	r3, r2
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007ee8:	0f92      	lsrs	r2, r2, #30
 8007eea:	431a      	orrs	r2, r3
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ef4:	0edb      	lsrs	r3, r3, #27
 8007ef6:	b2db      	uxtb	r3, r3
 8007ef8:	f003 0307 	and.w	r3, r3, #7
 8007efc:	b2da      	uxtb	r2, r3
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f06:	0e1b      	lsrs	r3, r3, #24
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	f003 0307 	and.w	r3, r3, #7
 8007f0e:	b2da      	uxtb	r2, r3
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f18:	0d5b      	lsrs	r3, r3, #21
 8007f1a:	b2db      	uxtb	r3, r3
 8007f1c:	f003 0307 	and.w	r3, r3, #7
 8007f20:	b2da      	uxtb	r2, r3
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f2a:	0c9b      	lsrs	r3, r3, #18
 8007f2c:	b2db      	uxtb	r3, r3
 8007f2e:	f003 0307 	and.w	r3, r3, #7
 8007f32:	b2da      	uxtb	r2, r3
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f3c:	0bdb      	lsrs	r3, r3, #15
 8007f3e:	b2db      	uxtb	r3, r3
 8007f40:	f003 0307 	and.w	r3, r3, #7
 8007f44:	b2da      	uxtb	r2, r3
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	691b      	ldr	r3, [r3, #16]
 8007f4e:	1c5a      	adds	r2, r3, #1
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	7e1b      	ldrb	r3, [r3, #24]
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	f003 0307 	and.w	r3, r3, #7
 8007f5e:	3302      	adds	r3, #2
 8007f60:	2201      	movs	r2, #1
 8007f62:	fa02 f303 	lsl.w	r3, r2, r3
 8007f66:	687a      	ldr	r2, [r7, #4]
 8007f68:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8007f6a:	fb02 f203 	mul.w	r2, r2, r3
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	7a1b      	ldrb	r3, [r3, #8]
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	f003 030f 	and.w	r3, r3, #15
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	409a      	lsls	r2, r3
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007f8c:	0a52      	lsrs	r2, r2, #9
 8007f8e:	fb02 f203 	mul.w	r2, r2, r3
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f9c:	661a      	str	r2, [r3, #96]	; 0x60
 8007f9e:	e031      	b.n	8008004 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	d11d      	bne.n	8007fe4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007fac:	041b      	lsls	r3, r3, #16
 8007fae:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fb6:	0c1b      	lsrs	r3, r3, #16
 8007fb8:	431a      	orrs	r2, r3
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	691b      	ldr	r3, [r3, #16]
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	029a      	lsls	r2, r3, #10
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007fd8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	661a      	str	r2, [r3, #96]	; 0x60
 8007fe2:	e00f      	b.n	8008004 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a58      	ldr	r2, [pc, #352]	; (800814c <HAL_SD_GetCardCSD+0x344>)
 8007fea:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	e09d      	b.n	8008140 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008008:	0b9b      	lsrs	r3, r3, #14
 800800a:	b2db      	uxtb	r3, r3
 800800c:	f003 0301 	and.w	r3, r3, #1
 8008010:	b2da      	uxtb	r2, r3
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800801a:	09db      	lsrs	r3, r3, #7
 800801c:	b2db      	uxtb	r3, r3
 800801e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008022:	b2da      	uxtb	r2, r3
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800802c:	b2db      	uxtb	r3, r3
 800802e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008032:	b2da      	uxtb	r2, r3
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800803c:	0fdb      	lsrs	r3, r3, #31
 800803e:	b2da      	uxtb	r2, r3
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008048:	0f5b      	lsrs	r3, r3, #29
 800804a:	b2db      	uxtb	r3, r3
 800804c:	f003 0303 	and.w	r3, r3, #3
 8008050:	b2da      	uxtb	r2, r3
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800805a:	0e9b      	lsrs	r3, r3, #26
 800805c:	b2db      	uxtb	r3, r3
 800805e:	f003 0307 	and.w	r3, r3, #7
 8008062:	b2da      	uxtb	r2, r3
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800806c:	0d9b      	lsrs	r3, r3, #22
 800806e:	b2db      	uxtb	r3, r3
 8008070:	f003 030f 	and.w	r3, r3, #15
 8008074:	b2da      	uxtb	r2, r3
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800807e:	0d5b      	lsrs	r3, r3, #21
 8008080:	b2db      	uxtb	r3, r3
 8008082:	f003 0301 	and.w	r3, r3, #1
 8008086:	b2da      	uxtb	r2, r3
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	2200      	movs	r2, #0
 8008092:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800809a:	0c1b      	lsrs	r3, r3, #16
 800809c:	b2db      	uxtb	r3, r3
 800809e:	f003 0301 	and.w	r3, r3, #1
 80080a2:	b2da      	uxtb	r2, r3
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080ae:	0bdb      	lsrs	r3, r3, #15
 80080b0:	b2db      	uxtb	r3, r3
 80080b2:	f003 0301 	and.w	r3, r3, #1
 80080b6:	b2da      	uxtb	r2, r3
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080c2:	0b9b      	lsrs	r3, r3, #14
 80080c4:	b2db      	uxtb	r3, r3
 80080c6:	f003 0301 	and.w	r3, r3, #1
 80080ca:	b2da      	uxtb	r2, r3
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080d6:	0b5b      	lsrs	r3, r3, #13
 80080d8:	b2db      	uxtb	r3, r3
 80080da:	f003 0301 	and.w	r3, r3, #1
 80080de:	b2da      	uxtb	r2, r3
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080ea:	0b1b      	lsrs	r3, r3, #12
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	f003 0301 	and.w	r3, r3, #1
 80080f2:	b2da      	uxtb	r2, r3
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080fe:	0a9b      	lsrs	r3, r3, #10
 8008100:	b2db      	uxtb	r3, r3
 8008102:	f003 0303 	and.w	r3, r3, #3
 8008106:	b2da      	uxtb	r2, r3
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008112:	0a1b      	lsrs	r3, r3, #8
 8008114:	b2db      	uxtb	r3, r3
 8008116:	f003 0303 	and.w	r3, r3, #3
 800811a:	b2da      	uxtb	r2, r3
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008126:	085b      	lsrs	r3, r3, #1
 8008128:	b2db      	uxtb	r3, r3
 800812a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800812e:	b2da      	uxtb	r2, r3
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	2201      	movs	r2, #1
 800813a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800813e:	2300      	movs	r3, #0
}
 8008140:	4618      	mov	r0, r3
 8008142:	370c      	adds	r7, #12
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr
 800814c:	004005ff 	.word	0x004005ff

08008150 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008150:	b480      	push	{r7}
 8008152:	b083      	sub	sp, #12
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800819a:	2300      	movs	r3, #0
}
 800819c:	4618      	mov	r0, r3
 800819e:	370c      	adds	r7, #12
 80081a0:	46bd      	mov	sp, r7
 80081a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a6:	4770      	bx	lr

080081a8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80081a8:	b5b0      	push	{r4, r5, r7, lr}
 80081aa:	b08e      	sub	sp, #56	; 0x38
 80081ac:	af04      	add	r7, sp, #16
 80081ae:	6078      	str	r0, [r7, #4]
 80081b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2203      	movs	r2, #3
 80081b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081be:	2b03      	cmp	r3, #3
 80081c0:	d02e      	beq.n	8008220 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081c8:	d106      	bne.n	80081d8 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ce:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	639a      	str	r2, [r3, #56]	; 0x38
 80081d6:	e029      	b.n	800822c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80081de:	d10a      	bne.n	80081f6 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f000 fb0f 	bl	8008804 <SD_WideBus_Enable>
 80081e6:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ee:	431a      	orrs	r2, r3
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	639a      	str	r2, [r3, #56]	; 0x38
 80081f4:	e01a      	b.n	800822c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d10a      	bne.n	8008212 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 fb4c 	bl	800889a <SD_WideBus_Disable>
 8008202:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800820a:	431a      	orrs	r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	639a      	str	r2, [r3, #56]	; 0x38
 8008210:	e00c      	b.n	800822c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008216:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	639a      	str	r2, [r3, #56]	; 0x38
 800821e:	e005      	b.n	800822c <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008224:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008230:	2b00      	cmp	r3, #0
 8008232:	d009      	beq.n	8008248 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a18      	ldr	r2, [pc, #96]	; (800829c <HAL_SD_ConfigWideBusOperation+0xf4>)
 800823a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2201      	movs	r2, #1
 8008240:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008244:	2301      	movs	r3, #1
 8008246:	e024      	b.n	8008292 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	695b      	ldr	r3, [r3, #20]
 8008262:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	699b      	ldr	r3, [r3, #24]
 8008268:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681d      	ldr	r5, [r3, #0]
 800826e:	466c      	mov	r4, sp
 8008270:	f107 0318 	add.w	r3, r7, #24
 8008274:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008278:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800827c:	f107 030c 	add.w	r3, r7, #12
 8008280:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008282:	4628      	mov	r0, r5
 8008284:	f002 fcb2 	bl	800abec <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2201      	movs	r2, #1
 800828c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008290:	2300      	movs	r3, #0
}
 8008292:	4618      	mov	r0, r3
 8008294:	3728      	adds	r7, #40	; 0x28
 8008296:	46bd      	mov	sp, r7
 8008298:	bdb0      	pop	{r4, r5, r7, pc}
 800829a:	bf00      	nop
 800829c:	004005ff 	.word	0x004005ff

080082a0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b086      	sub	sp, #24
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80082a8:	2300      	movs	r3, #0
 80082aa:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80082ac:	f107 030c 	add.w	r3, r7, #12
 80082b0:	4619      	mov	r1, r3
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f000 fa7e 	bl	80087b4 <SD_SendStatus>
 80082b8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d005      	beq.n	80082cc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	431a      	orrs	r2, r3
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	0a5b      	lsrs	r3, r3, #9
 80082d0:	f003 030f 	and.w	r3, r3, #15
 80082d4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80082d6:	693b      	ldr	r3, [r7, #16]
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3718      	adds	r7, #24
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082ec:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80082fc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80082fe:	bf00      	nop
 8008300:	3714      	adds	r7, #20
 8008302:	46bd      	mov	sp, r7
 8008304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008308:	4770      	bx	lr

0800830a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800830a:	b580      	push	{r7, lr}
 800830c:	b084      	sub	sp, #16
 800830e:	af00      	add	r7, sp, #0
 8008310:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008316:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800831c:	2b82      	cmp	r3, #130	; 0x82
 800831e:	d111      	bne.n	8008344 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4618      	mov	r0, r3
 8008326:	f002 fde7 	bl	800aef8 <SDMMC_CmdStopTransfer>
 800832a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d008      	beq.n	8008344 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	431a      	orrs	r2, r3
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f7ff fd58 	bl	8007df4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f022 0208 	bic.w	r2, r2, #8
 8008352:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f240 523a 	movw	r2, #1338	; 0x53a
 800835c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2201      	movs	r2, #1
 8008362:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2200      	movs	r2, #0
 800836a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f003 fa47 	bl	800b800 <HAL_SD_RxCpltCallback>
#endif
}
 8008372:	bf00      	nop
 8008374:	3710      	adds	r7, #16
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
	...

0800837c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b086      	sub	sp, #24
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008388:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f7fd f830 	bl	80053f0 <HAL_DMA_GetError>
 8008390:	4603      	mov	r3, r0
 8008392:	2b02      	cmp	r3, #2
 8008394:	d03e      	beq.n	8008414 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800839a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800839c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083a4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	d002      	beq.n	80083b2 <SD_DMAError+0x36>
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2b01      	cmp	r3, #1
 80083b0:	d12d      	bne.n	800840e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a19      	ldr	r2, [pc, #100]	; (800841c <SD_DMAError+0xa0>)
 80083b8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80083c8:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ce:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80083d6:	6978      	ldr	r0, [r7, #20]
 80083d8:	f7ff ff62 	bl	80082a0 <HAL_SD_GetCardState>
 80083dc:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	2b06      	cmp	r3, #6
 80083e2:	d002      	beq.n	80083ea <SD_DMAError+0x6e>
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	2b05      	cmp	r3, #5
 80083e8:	d10a      	bne.n	8008400 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4618      	mov	r0, r3
 80083f0:	f002 fd82 	bl	800aef8 <SDMMC_CmdStopTransfer>
 80083f4:	4602      	mov	r2, r0
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083fa:	431a      	orrs	r2, r3
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	2201      	movs	r2, #1
 8008404:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008408:	697b      	ldr	r3, [r7, #20]
 800840a:	2200      	movs	r2, #0
 800840c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800840e:	6978      	ldr	r0, [r7, #20]
 8008410:	f7ff fcf0 	bl	8007df4 <HAL_SD_ErrorCallback>
#endif
  }
}
 8008414:	bf00      	nop
 8008416:	3718      	adds	r7, #24
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}
 800841c:	004005ff 	.word	0x004005ff

08008420 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b084      	sub	sp, #16
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800842c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f240 523a 	movw	r2, #1338	; 0x53a
 8008436:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008438:	68f8      	ldr	r0, [r7, #12]
 800843a:	f7ff ff31 	bl	80082a0 <HAL_SD_GetCardState>
 800843e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2201      	movs	r2, #1
 8008444:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2200      	movs	r2, #0
 800844c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	2b06      	cmp	r3, #6
 8008452:	d002      	beq.n	800845a <SD_DMATxAbort+0x3a>
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	2b05      	cmp	r3, #5
 8008458:	d10a      	bne.n	8008470 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4618      	mov	r0, r3
 8008460:	f002 fd4a 	bl	800aef8 <SDMMC_CmdStopTransfer>
 8008464:	4602      	mov	r2, r0
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800846a:	431a      	orrs	r2, r3
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008474:	2b00      	cmp	r3, #0
 8008476:	d103      	bne.n	8008480 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008478:	68f8      	ldr	r0, [r7, #12]
 800847a:	f003 f9ad 	bl	800b7d8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800847e:	e002      	b.n	8008486 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008480:	68f8      	ldr	r0, [r7, #12]
 8008482:	f7ff fcb7 	bl	8007df4 <HAL_SD_ErrorCallback>
}
 8008486:	bf00      	nop
 8008488:	3710      	adds	r7, #16
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}

0800848e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800848e:	b580      	push	{r7, lr}
 8008490:	b084      	sub	sp, #16
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800849a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f240 523a 	movw	r2, #1338	; 0x53a
 80084a4:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80084a6:	68f8      	ldr	r0, [r7, #12]
 80084a8:	f7ff fefa 	bl	80082a0 <HAL_SD_GetCardState>
 80084ac:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	2201      	movs	r2, #1
 80084b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2200      	movs	r2, #0
 80084ba:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	2b06      	cmp	r3, #6
 80084c0:	d002      	beq.n	80084c8 <SD_DMARxAbort+0x3a>
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	2b05      	cmp	r3, #5
 80084c6:	d10a      	bne.n	80084de <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4618      	mov	r0, r3
 80084ce:	f002 fd13 	bl	800aef8 <SDMMC_CmdStopTransfer>
 80084d2:	4602      	mov	r2, r0
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084d8:	431a      	orrs	r2, r3
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d103      	bne.n	80084ee <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80084e6:	68f8      	ldr	r0, [r7, #12]
 80084e8:	f003 f976 	bl	800b7d8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80084ec:	e002      	b.n	80084f4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80084ee:	68f8      	ldr	r0, [r7, #12]
 80084f0:	f7ff fc80 	bl	8007df4 <HAL_SD_ErrorCallback>
}
 80084f4:	bf00      	nop
 80084f6:	3710      	adds	r7, #16
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80084fc:	b5b0      	push	{r4, r5, r7, lr}
 80084fe:	b094      	sub	sp, #80	; 0x50
 8008500:	af04      	add	r7, sp, #16
 8008502:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008504:	2301      	movs	r3, #1
 8008506:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4618      	mov	r0, r3
 800850e:	f002 fbc5 	bl	800ac9c <SDIO_GetPowerState>
 8008512:	4603      	mov	r3, r0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d102      	bne.n	800851e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008518:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800851c:	e0b7      	b.n	800868e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008522:	2b03      	cmp	r3, #3
 8008524:	d02f      	beq.n	8008586 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4618      	mov	r0, r3
 800852c:	f002 fdee 	bl	800b10c <SDMMC_CmdSendCID>
 8008530:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008532:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008534:	2b00      	cmp	r3, #0
 8008536:	d001      	beq.n	800853c <SD_InitCard+0x40>
    {
      return errorstate;
 8008538:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800853a:	e0a8      	b.n	800868e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	2100      	movs	r1, #0
 8008542:	4618      	mov	r0, r3
 8008544:	f002 fbef 	bl	800ad26 <SDIO_GetResponse>
 8008548:	4602      	mov	r2, r0
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	2104      	movs	r1, #4
 8008554:	4618      	mov	r0, r3
 8008556:	f002 fbe6 	bl	800ad26 <SDIO_GetResponse>
 800855a:	4602      	mov	r2, r0
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	2108      	movs	r1, #8
 8008566:	4618      	mov	r0, r3
 8008568:	f002 fbdd 	bl	800ad26 <SDIO_GetResponse>
 800856c:	4602      	mov	r2, r0
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	210c      	movs	r1, #12
 8008578:	4618      	mov	r0, r3
 800857a:	f002 fbd4 	bl	800ad26 <SDIO_GetResponse>
 800857e:	4602      	mov	r2, r0
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800858a:	2b03      	cmp	r3, #3
 800858c:	d00d      	beq.n	80085aa <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f107 020e 	add.w	r2, r7, #14
 8008596:	4611      	mov	r1, r2
 8008598:	4618      	mov	r0, r3
 800859a:	f002 fdf4 	bl	800b186 <SDMMC_CmdSetRelAdd>
 800859e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80085a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d001      	beq.n	80085aa <SD_InitCard+0xae>
    {
      return errorstate;
 80085a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085a8:	e071      	b.n	800868e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085ae:	2b03      	cmp	r3, #3
 80085b0:	d036      	beq.n	8008620 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80085b2:	89fb      	ldrh	r3, [r7, #14]
 80085b4:	461a      	mov	r2, r3
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085c2:	041b      	lsls	r3, r3, #16
 80085c4:	4619      	mov	r1, r3
 80085c6:	4610      	mov	r0, r2
 80085c8:	f002 fdbe 	bl	800b148 <SDMMC_CmdSendCSD>
 80085cc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80085ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d001      	beq.n	80085d8 <SD_InitCard+0xdc>
    {
      return errorstate;
 80085d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085d6:	e05a      	b.n	800868e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	2100      	movs	r1, #0
 80085de:	4618      	mov	r0, r3
 80085e0:	f002 fba1 	bl	800ad26 <SDIO_GetResponse>
 80085e4:	4602      	mov	r2, r0
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	2104      	movs	r1, #4
 80085f0:	4618      	mov	r0, r3
 80085f2:	f002 fb98 	bl	800ad26 <SDIO_GetResponse>
 80085f6:	4602      	mov	r2, r0
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	2108      	movs	r1, #8
 8008602:	4618      	mov	r0, r3
 8008604:	f002 fb8f 	bl	800ad26 <SDIO_GetResponse>
 8008608:	4602      	mov	r2, r0
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	210c      	movs	r1, #12
 8008614:	4618      	mov	r0, r3
 8008616:	f002 fb86 	bl	800ad26 <SDIO_GetResponse>
 800861a:	4602      	mov	r2, r0
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2104      	movs	r1, #4
 8008626:	4618      	mov	r0, r3
 8008628:	f002 fb7d 	bl	800ad26 <SDIO_GetResponse>
 800862c:	4603      	mov	r3, r0
 800862e:	0d1a      	lsrs	r2, r3, #20
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008634:	f107 0310 	add.w	r3, r7, #16
 8008638:	4619      	mov	r1, r3
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f7ff fbe4 	bl	8007e08 <HAL_SD_GetCardCSD>
 8008640:	4603      	mov	r3, r0
 8008642:	2b00      	cmp	r3, #0
 8008644:	d002      	beq.n	800864c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008646:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800864a:	e020      	b.n	800868e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6819      	ldr	r1, [r3, #0]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008654:	041b      	lsls	r3, r3, #16
 8008656:	f04f 0400 	mov.w	r4, #0
 800865a:	461a      	mov	r2, r3
 800865c:	4623      	mov	r3, r4
 800865e:	4608      	mov	r0, r1
 8008660:	f002 fc6c 	bl	800af3c <SDMMC_CmdSelDesel>
 8008664:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008666:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008668:	2b00      	cmp	r3, #0
 800866a:	d001      	beq.n	8008670 <SD_InitCard+0x174>
  {
    return errorstate;
 800866c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800866e:	e00e      	b.n	800868e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681d      	ldr	r5, [r3, #0]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	466c      	mov	r4, sp
 8008678:	f103 0210 	add.w	r2, r3, #16
 800867c:	ca07      	ldmia	r2, {r0, r1, r2}
 800867e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008682:	3304      	adds	r3, #4
 8008684:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008686:	4628      	mov	r0, r5
 8008688:	f002 fab0 	bl	800abec <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800868c:	2300      	movs	r3, #0
}
 800868e:	4618      	mov	r0, r3
 8008690:	3740      	adds	r7, #64	; 0x40
 8008692:	46bd      	mov	sp, r7
 8008694:	bdb0      	pop	{r4, r5, r7, pc}
	...

08008698 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b086      	sub	sp, #24
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086a0:	2300      	movs	r3, #0
 80086a2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80086a4:	2300      	movs	r3, #0
 80086a6:	617b      	str	r3, [r7, #20]
 80086a8:	2300      	movs	r3, #0
 80086aa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4618      	mov	r0, r3
 80086b2:	f002 fc66 	bl	800af82 <SDMMC_CmdGoIdleState>
 80086b6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d001      	beq.n	80086c2 <SD_PowerON+0x2a>
  {
    return errorstate;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	e072      	b.n	80087a8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4618      	mov	r0, r3
 80086c8:	f002 fc79 	bl	800afbe <SDMMC_CmdOperCond>
 80086cc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d00d      	beq.n	80086f0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2200      	movs	r2, #0
 80086d8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4618      	mov	r0, r3
 80086e0:	f002 fc4f 	bl	800af82 <SDMMC_CmdGoIdleState>
 80086e4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d004      	beq.n	80086f6 <SD_PowerON+0x5e>
    {
      return errorstate;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	e05b      	b.n	80087a8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2201      	movs	r2, #1
 80086f4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d137      	bne.n	800876e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2100      	movs	r1, #0
 8008704:	4618      	mov	r0, r3
 8008706:	f002 fc79 	bl	800affc <SDMMC_CmdAppCommand>
 800870a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d02d      	beq.n	800876e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008712:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008716:	e047      	b.n	80087a8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2100      	movs	r1, #0
 800871e:	4618      	mov	r0, r3
 8008720:	f002 fc6c 	bl	800affc <SDMMC_CmdAppCommand>
 8008724:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d001      	beq.n	8008730 <SD_PowerON+0x98>
    {
      return errorstate;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	e03b      	b.n	80087a8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	491e      	ldr	r1, [pc, #120]	; (80087b0 <SD_PowerON+0x118>)
 8008736:	4618      	mov	r0, r3
 8008738:	f002 fc82 	bl	800b040 <SDMMC_CmdAppOperCommand>
 800873c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d002      	beq.n	800874a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008744:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008748:	e02e      	b.n	80087a8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2100      	movs	r1, #0
 8008750:	4618      	mov	r0, r3
 8008752:	f002 fae8 	bl	800ad26 <SDIO_GetResponse>
 8008756:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	0fdb      	lsrs	r3, r3, #31
 800875c:	2b01      	cmp	r3, #1
 800875e:	d101      	bne.n	8008764 <SD_PowerON+0xcc>
 8008760:	2301      	movs	r3, #1
 8008762:	e000      	b.n	8008766 <SD_PowerON+0xce>
 8008764:	2300      	movs	r3, #0
 8008766:	613b      	str	r3, [r7, #16]

    count++;
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	3301      	adds	r3, #1
 800876c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008774:	4293      	cmp	r3, r2
 8008776:	d802      	bhi.n	800877e <SD_PowerON+0xe6>
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d0cc      	beq.n	8008718 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008784:	4293      	cmp	r3, r2
 8008786:	d902      	bls.n	800878e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008788:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800878c:	e00c      	b.n	80087a8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008794:	2b00      	cmp	r3, #0
 8008796:	d003      	beq.n	80087a0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2201      	movs	r2, #1
 800879c:	645a      	str	r2, [r3, #68]	; 0x44
 800879e:	e002      	b.n	80087a6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2200      	movs	r2, #0
 80087a4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80087a6:	2300      	movs	r3, #0
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	3718      	adds	r7, #24
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}
 80087b0:	c1100000 	.word	0xc1100000

080087b4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d102      	bne.n	80087ca <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80087c4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80087c8:	e018      	b.n	80087fc <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087d2:	041b      	lsls	r3, r3, #16
 80087d4:	4619      	mov	r1, r3
 80087d6:	4610      	mov	r0, r2
 80087d8:	f002 fcf6 	bl	800b1c8 <SDMMC_CmdSendStatus>
 80087dc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d001      	beq.n	80087e8 <SD_SendStatus+0x34>
  {
    return errorstate;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	e009      	b.n	80087fc <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	2100      	movs	r1, #0
 80087ee:	4618      	mov	r0, r3
 80087f0:	f002 fa99 	bl	800ad26 <SDIO_GetResponse>
 80087f4:	4602      	mov	r2, r0
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80087fa:	2300      	movs	r3, #0
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3710      	adds	r7, #16
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}

08008804 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b086      	sub	sp, #24
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800880c:	2300      	movs	r3, #0
 800880e:	60fb      	str	r3, [r7, #12]
 8008810:	2300      	movs	r3, #0
 8008812:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	2100      	movs	r1, #0
 800881a:	4618      	mov	r0, r3
 800881c:	f002 fa83 	bl	800ad26 <SDIO_GetResponse>
 8008820:	4603      	mov	r3, r0
 8008822:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008826:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800882a:	d102      	bne.n	8008832 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800882c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008830:	e02f      	b.n	8008892 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008832:	f107 030c 	add.w	r3, r7, #12
 8008836:	4619      	mov	r1, r3
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f000 f879 	bl	8008930 <SD_FindSCR>
 800883e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d001      	beq.n	800884a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	e023      	b.n	8008892 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008850:	2b00      	cmp	r3, #0
 8008852:	d01c      	beq.n	800888e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800885c:	041b      	lsls	r3, r3, #16
 800885e:	4619      	mov	r1, r3
 8008860:	4610      	mov	r0, r2
 8008862:	f002 fbcb 	bl	800affc <SDMMC_CmdAppCommand>
 8008866:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d001      	beq.n	8008872 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800886e:	697b      	ldr	r3, [r7, #20]
 8008870:	e00f      	b.n	8008892 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2102      	movs	r1, #2
 8008878:	4618      	mov	r0, r3
 800887a:	f002 fc04 	bl	800b086 <SDMMC_CmdBusWidth>
 800887e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d001      	beq.n	800888a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	e003      	b.n	8008892 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800888a:	2300      	movs	r3, #0
 800888c:	e001      	b.n	8008892 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800888e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008892:	4618      	mov	r0, r3
 8008894:	3718      	adds	r7, #24
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}

0800889a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800889a:	b580      	push	{r7, lr}
 800889c:	b086      	sub	sp, #24
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80088a2:	2300      	movs	r3, #0
 80088a4:	60fb      	str	r3, [r7, #12]
 80088a6:	2300      	movs	r3, #0
 80088a8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	2100      	movs	r1, #0
 80088b0:	4618      	mov	r0, r3
 80088b2:	f002 fa38 	bl	800ad26 <SDIO_GetResponse>
 80088b6:	4603      	mov	r3, r0
 80088b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80088c0:	d102      	bne.n	80088c8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80088c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80088c6:	e02f      	b.n	8008928 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80088c8:	f107 030c 	add.w	r3, r7, #12
 80088cc:	4619      	mov	r1, r3
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f000 f82e 	bl	8008930 <SD_FindSCR>
 80088d4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80088d6:	697b      	ldr	r3, [r7, #20]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d001      	beq.n	80088e0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	e023      	b.n	8008928 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d01c      	beq.n	8008924 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681a      	ldr	r2, [r3, #0]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088f2:	041b      	lsls	r3, r3, #16
 80088f4:	4619      	mov	r1, r3
 80088f6:	4610      	mov	r0, r2
 80088f8:	f002 fb80 	bl	800affc <SDMMC_CmdAppCommand>
 80088fc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d001      	beq.n	8008908 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	e00f      	b.n	8008928 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	2100      	movs	r1, #0
 800890e:	4618      	mov	r0, r3
 8008910:	f002 fbb9 	bl	800b086 <SDMMC_CmdBusWidth>
 8008914:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d001      	beq.n	8008920 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	e003      	b.n	8008928 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008920:	2300      	movs	r3, #0
 8008922:	e001      	b.n	8008928 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008924:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008928:	4618      	mov	r0, r3
 800892a:	3718      	adds	r7, #24
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}

08008930 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008930:	b590      	push	{r4, r7, lr}
 8008932:	b08f      	sub	sp, #60	; 0x3c
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800893a:	f7fb fd63 	bl	8004404 <HAL_GetTick>
 800893e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8008940:	2300      	movs	r3, #0
 8008942:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8008944:	2300      	movs	r3, #0
 8008946:	60bb      	str	r3, [r7, #8]
 8008948:	2300      	movs	r3, #0
 800894a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	2108      	movs	r1, #8
 8008956:	4618      	mov	r0, r3
 8008958:	f002 fa24 	bl	800ada4 <SDMMC_CmdBlockLength>
 800895c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800895e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008960:	2b00      	cmp	r3, #0
 8008962:	d001      	beq.n	8008968 <SD_FindSCR+0x38>
  {
    return errorstate;
 8008964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008966:	e0a9      	b.n	8008abc <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681a      	ldr	r2, [r3, #0]
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008970:	041b      	lsls	r3, r3, #16
 8008972:	4619      	mov	r1, r3
 8008974:	4610      	mov	r0, r2
 8008976:	f002 fb41 	bl	800affc <SDMMC_CmdAppCommand>
 800897a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800897c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800897e:	2b00      	cmp	r3, #0
 8008980:	d001      	beq.n	8008986 <SD_FindSCR+0x56>
  {
    return errorstate;
 8008982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008984:	e09a      	b.n	8008abc <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008986:	f04f 33ff 	mov.w	r3, #4294967295
 800898a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800898c:	2308      	movs	r3, #8
 800898e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8008990:	2330      	movs	r3, #48	; 0x30
 8008992:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008994:	2302      	movs	r3, #2
 8008996:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008998:	2300      	movs	r3, #0
 800899a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800899c:	2301      	movs	r3, #1
 800899e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f107 0210 	add.w	r2, r7, #16
 80089a8:	4611      	mov	r1, r2
 80089aa:	4618      	mov	r0, r3
 80089ac:	f002 f9ce 	bl	800ad4c <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4618      	mov	r0, r3
 80089b6:	f002 fb88 	bl	800b0ca <SDMMC_CmdSendSCR>
 80089ba:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80089bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d022      	beq.n	8008a08 <SD_FindSCR+0xd8>
  {
    return errorstate;
 80089c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089c4:	e07a      	b.n	8008abc <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d00e      	beq.n	80089f2 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6819      	ldr	r1, [r3, #0]
 80089d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	f107 0208 	add.w	r2, r7, #8
 80089e0:	18d4      	adds	r4, r2, r3
 80089e2:	4608      	mov	r0, r1
 80089e4:	f002 f92d 	bl	800ac42 <SDIO_ReadFIFO>
 80089e8:	4603      	mov	r3, r0
 80089ea:	6023      	str	r3, [r4, #0]
      index++;
 80089ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089ee:	3301      	adds	r3, #1
 80089f0:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80089f2:	f7fb fd07 	bl	8004404 <HAL_GetTick>
 80089f6:	4602      	mov	r2, r0
 80089f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089fa:	1ad3      	subs	r3, r2, r3
 80089fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a00:	d102      	bne.n	8008a08 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008a02:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008a06:	e059      	b.n	8008abc <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a0e:	f240 432a 	movw	r3, #1066	; 0x42a
 8008a12:	4013      	ands	r3, r2
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d0d6      	beq.n	80089c6 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a1e:	f003 0308 	and.w	r3, r3, #8
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d005      	beq.n	8008a32 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	2208      	movs	r2, #8
 8008a2c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008a2e:	2308      	movs	r3, #8
 8008a30:	e044      	b.n	8008abc <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a38:	f003 0302 	and.w	r3, r3, #2
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d005      	beq.n	8008a4c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	2202      	movs	r2, #2
 8008a46:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008a48:	2302      	movs	r3, #2
 8008a4a:	e037      	b.n	8008abc <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a52:	f003 0320 	and.w	r3, r3, #32
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d005      	beq.n	8008a66 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	2220      	movs	r2, #32
 8008a60:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008a62:	2320      	movs	r3, #32
 8008a64:	e02a      	b.n	8008abc <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f240 523a 	movw	r2, #1338	; 0x53a
 8008a6e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	061a      	lsls	r2, r3, #24
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	021b      	lsls	r3, r3, #8
 8008a78:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008a7c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	0a1b      	lsrs	r3, r3, #8
 8008a82:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008a86:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	0e1b      	lsrs	r3, r3, #24
 8008a8c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a90:	601a      	str	r2, [r3, #0]
    scr++;
 8008a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a94:	3304      	adds	r3, #4
 8008a96:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	061a      	lsls	r2, r3, #24
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	021b      	lsls	r3, r3, #8
 8008aa0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008aa4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	0a1b      	lsrs	r3, r3, #8
 8008aaa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008aae:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	0e1b      	lsrs	r3, r3, #24
 8008ab4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ab8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008aba:	2300      	movs	r3, #0
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	373c      	adds	r7, #60	; 0x3c
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd90      	pop	{r4, r7, pc}

08008ac4 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b086      	sub	sp, #24
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ad0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ad6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d03f      	beq.n	8008b5e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8008ade:	2300      	movs	r3, #0
 8008ae0:	617b      	str	r3, [r7, #20]
 8008ae2:	e033      	b.n	8008b4c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f002 f8aa 	bl	800ac42 <SDIO_ReadFIFO>
 8008aee:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	b2da      	uxtb	r2, r3
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	3301      	adds	r3, #1
 8008afc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	3b01      	subs	r3, #1
 8008b02:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	0a1b      	lsrs	r3, r3, #8
 8008b08:	b2da      	uxtb	r2, r3
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	3301      	adds	r3, #1
 8008b12:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	3b01      	subs	r3, #1
 8008b18:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	0c1b      	lsrs	r3, r3, #16
 8008b1e:	b2da      	uxtb	r2, r3
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	3301      	adds	r3, #1
 8008b28:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	3b01      	subs	r3, #1
 8008b2e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	0e1b      	lsrs	r3, r3, #24
 8008b34:	b2da      	uxtb	r2, r3
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	3b01      	subs	r3, #1
 8008b44:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	3301      	adds	r3, #1
 8008b4a:	617b      	str	r3, [r7, #20]
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	2b07      	cmp	r3, #7
 8008b50:	d9c8      	bls.n	8008ae4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	68fa      	ldr	r2, [r7, #12]
 8008b56:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	693a      	ldr	r2, [r7, #16]
 8008b5c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8008b5e:	bf00      	nop
 8008b60:	3718      	adds	r7, #24
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}

08008b66 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008b66:	b580      	push	{r7, lr}
 8008b68:	b086      	sub	sp, #24
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6a1b      	ldr	r3, [r3, #32]
 8008b72:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b78:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008b7a:	693b      	ldr	r3, [r7, #16]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d043      	beq.n	8008c08 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008b80:	2300      	movs	r3, #0
 8008b82:	617b      	str	r3, [r7, #20]
 8008b84:	e037      	b.n	8008bf6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	781b      	ldrb	r3, [r3, #0]
 8008b8a:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	3301      	adds	r3, #1
 8008b90:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	3b01      	subs	r3, #1
 8008b96:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	781b      	ldrb	r3, [r3, #0]
 8008b9c:	021a      	lsls	r2, r3, #8
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008baa:	693b      	ldr	r3, [r7, #16]
 8008bac:	3b01      	subs	r3, #1
 8008bae:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	781b      	ldrb	r3, [r3, #0]
 8008bb4:	041a      	lsls	r2, r3, #16
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	4313      	orrs	r3, r2
 8008bba:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	3b01      	subs	r3, #1
 8008bc6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	061a      	lsls	r2, r3, #24
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	3b01      	subs	r3, #1
 8008bde:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f107 0208 	add.w	r2, r7, #8
 8008be8:	4611      	mov	r1, r2
 8008bea:	4618      	mov	r0, r3
 8008bec:	f002 f836 	bl	800ac5c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	3301      	adds	r3, #1
 8008bf4:	617b      	str	r3, [r7, #20]
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	2b07      	cmp	r3, #7
 8008bfa:	d9c4      	bls.n	8008b86 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	68fa      	ldr	r2, [r7, #12]
 8008c00:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	693a      	ldr	r2, [r7, #16]
 8008c06:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8008c08:	bf00      	nop
 8008c0a:	3718      	adds	r7, #24
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}

08008c10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b082      	sub	sp, #8
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d101      	bne.n	8008c22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e056      	b.n	8008cd0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2200      	movs	r2, #0
 8008c26:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008c2e:	b2db      	uxtb	r3, r3
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d106      	bne.n	8008c42 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2200      	movs	r2, #0
 8008c38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f7fa feaf 	bl	80039a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2202      	movs	r2, #2
 8008c46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	681a      	ldr	r2, [r3, #0]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c58:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	685a      	ldr	r2, [r3, #4]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	689b      	ldr	r3, [r3, #8]
 8008c62:	431a      	orrs	r2, r3
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	431a      	orrs	r2, r3
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	691b      	ldr	r3, [r3, #16]
 8008c6e:	431a      	orrs	r2, r3
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	695b      	ldr	r3, [r3, #20]
 8008c74:	431a      	orrs	r2, r3
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	699b      	ldr	r3, [r3, #24]
 8008c7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008c7e:	431a      	orrs	r2, r3
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	69db      	ldr	r3, [r3, #28]
 8008c84:	431a      	orrs	r2, r3
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6a1b      	ldr	r3, [r3, #32]
 8008c8a:	ea42 0103 	orr.w	r1, r2, r3
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	430a      	orrs	r2, r1
 8008c98:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	699b      	ldr	r3, [r3, #24]
 8008c9e:	0c1b      	lsrs	r3, r3, #16
 8008ca0:	f003 0104 	and.w	r1, r3, #4
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	430a      	orrs	r2, r1
 8008cae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	69da      	ldr	r2, [r3, #28]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008cbe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2201      	movs	r2, #1
 8008cca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008cce:	2300      	movs	r3, #0
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3708      	adds	r7, #8
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b088      	sub	sp, #32
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	60f8      	str	r0, [r7, #12]
 8008ce0:	60b9      	str	r1, [r7, #8]
 8008ce2:	603b      	str	r3, [r7, #0]
 8008ce4:	4613      	mov	r3, r2
 8008ce6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d101      	bne.n	8008cfa <HAL_SPI_Transmit+0x22>
 8008cf6:	2302      	movs	r3, #2
 8008cf8:	e11e      	b.n	8008f38 <HAL_SPI_Transmit+0x260>
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2201      	movs	r2, #1
 8008cfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008d02:	f7fb fb7f 	bl	8004404 <HAL_GetTick>
 8008d06:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008d08:	88fb      	ldrh	r3, [r7, #6]
 8008d0a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	d002      	beq.n	8008d1e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008d18:	2302      	movs	r3, #2
 8008d1a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008d1c:	e103      	b.n	8008f26 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d002      	beq.n	8008d2a <HAL_SPI_Transmit+0x52>
 8008d24:	88fb      	ldrh	r3, [r7, #6]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d102      	bne.n	8008d30 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008d2e:	e0fa      	b.n	8008f26 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2203      	movs	r2, #3
 8008d34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	68ba      	ldr	r2, [r7, #8]
 8008d42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	88fa      	ldrh	r2, [r7, #6]
 8008d48:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	88fa      	ldrh	r2, [r7, #6]
 8008d4e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2200      	movs	r2, #0
 8008d54:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2200      	movs	r2, #0
 8008d66:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d76:	d107      	bne.n	8008d88 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	681a      	ldr	r2, [r3, #0]
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008d86:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d92:	2b40      	cmp	r3, #64	; 0x40
 8008d94:	d007      	beq.n	8008da6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	681a      	ldr	r2, [r3, #0]
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008da4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	68db      	ldr	r3, [r3, #12]
 8008daa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008dae:	d14b      	bne.n	8008e48 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d002      	beq.n	8008dbe <HAL_SPI_Transmit+0xe6>
 8008db8:	8afb      	ldrh	r3, [r7, #22]
 8008dba:	2b01      	cmp	r3, #1
 8008dbc:	d13e      	bne.n	8008e3c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dc2:	881a      	ldrh	r2, [r3, #0]
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dce:	1c9a      	adds	r2, r3, #2
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008dd8:	b29b      	uxth	r3, r3
 8008dda:	3b01      	subs	r3, #1
 8008ddc:	b29a      	uxth	r2, r3
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008de2:	e02b      	b.n	8008e3c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	689b      	ldr	r3, [r3, #8]
 8008dea:	f003 0302 	and.w	r3, r3, #2
 8008dee:	2b02      	cmp	r3, #2
 8008df0:	d112      	bne.n	8008e18 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008df6:	881a      	ldrh	r2, [r3, #0]
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e02:	1c9a      	adds	r2, r3, #2
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e0c:	b29b      	uxth	r3, r3
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	b29a      	uxth	r2, r3
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	86da      	strh	r2, [r3, #54]	; 0x36
 8008e16:	e011      	b.n	8008e3c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e18:	f7fb faf4 	bl	8004404 <HAL_GetTick>
 8008e1c:	4602      	mov	r2, r0
 8008e1e:	69bb      	ldr	r3, [r7, #24]
 8008e20:	1ad3      	subs	r3, r2, r3
 8008e22:	683a      	ldr	r2, [r7, #0]
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d803      	bhi.n	8008e30 <HAL_SPI_Transmit+0x158>
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e2e:	d102      	bne.n	8008e36 <HAL_SPI_Transmit+0x15e>
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d102      	bne.n	8008e3c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8008e36:	2303      	movs	r3, #3
 8008e38:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008e3a:	e074      	b.n	8008f26 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d1ce      	bne.n	8008de4 <HAL_SPI_Transmit+0x10c>
 8008e46:	e04c      	b.n	8008ee2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d002      	beq.n	8008e56 <HAL_SPI_Transmit+0x17e>
 8008e50:	8afb      	ldrh	r3, [r7, #22]
 8008e52:	2b01      	cmp	r3, #1
 8008e54:	d140      	bne.n	8008ed8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	330c      	adds	r3, #12
 8008e60:	7812      	ldrb	r2, [r2, #0]
 8008e62:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e68:	1c5a      	adds	r2, r3, #1
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e72:	b29b      	uxth	r3, r3
 8008e74:	3b01      	subs	r3, #1
 8008e76:	b29a      	uxth	r2, r3
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008e7c:	e02c      	b.n	8008ed8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	f003 0302 	and.w	r3, r3, #2
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	d113      	bne.n	8008eb4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	330c      	adds	r3, #12
 8008e96:	7812      	ldrb	r2, [r2, #0]
 8008e98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e9e:	1c5a      	adds	r2, r3, #1
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	b29a      	uxth	r2, r3
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	86da      	strh	r2, [r3, #54]	; 0x36
 8008eb2:	e011      	b.n	8008ed8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008eb4:	f7fb faa6 	bl	8004404 <HAL_GetTick>
 8008eb8:	4602      	mov	r2, r0
 8008eba:	69bb      	ldr	r3, [r7, #24]
 8008ebc:	1ad3      	subs	r3, r2, r3
 8008ebe:	683a      	ldr	r2, [r7, #0]
 8008ec0:	429a      	cmp	r2, r3
 8008ec2:	d803      	bhi.n	8008ecc <HAL_SPI_Transmit+0x1f4>
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eca:	d102      	bne.n	8008ed2 <HAL_SPI_Transmit+0x1fa>
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d102      	bne.n	8008ed8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8008ed2:	2303      	movs	r3, #3
 8008ed4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008ed6:	e026      	b.n	8008f26 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008edc:	b29b      	uxth	r3, r3
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d1cd      	bne.n	8008e7e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008ee2:	69ba      	ldr	r2, [r7, #24]
 8008ee4:	6839      	ldr	r1, [r7, #0]
 8008ee6:	68f8      	ldr	r0, [r7, #12]
 8008ee8:	f000 fba4 	bl	8009634 <SPI_EndRxTxTransaction>
 8008eec:	4603      	mov	r3, r0
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d002      	beq.n	8008ef8 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2220      	movs	r2, #32
 8008ef6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	689b      	ldr	r3, [r3, #8]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d10a      	bne.n	8008f16 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008f00:	2300      	movs	r3, #0
 8008f02:	613b      	str	r3, [r7, #16]
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	613b      	str	r3, [r7, #16]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	689b      	ldr	r3, [r3, #8]
 8008f12:	613b      	str	r3, [r7, #16]
 8008f14:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d002      	beq.n	8008f24 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8008f1e:	2301      	movs	r3, #1
 8008f20:	77fb      	strb	r3, [r7, #31]
 8008f22:	e000      	b.n	8008f26 <HAL_SPI_Transmit+0x24e>
  }

error:
 8008f24:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2201      	movs	r2, #1
 8008f2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2200      	movs	r2, #0
 8008f32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008f36:	7ffb      	ldrb	r3, [r7, #31]
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3720      	adds	r7, #32
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b088      	sub	sp, #32
 8008f44:	af02      	add	r7, sp, #8
 8008f46:	60f8      	str	r0, [r7, #12]
 8008f48:	60b9      	str	r1, [r7, #8]
 8008f4a:	603b      	str	r3, [r7, #0]
 8008f4c:	4613      	mov	r3, r2
 8008f4e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008f50:	2300      	movs	r3, #0
 8008f52:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f5c:	d112      	bne.n	8008f84 <HAL_SPI_Receive+0x44>
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	689b      	ldr	r3, [r3, #8]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d10e      	bne.n	8008f84 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2204      	movs	r2, #4
 8008f6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008f6e:	88fa      	ldrh	r2, [r7, #6]
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	9300      	str	r3, [sp, #0]
 8008f74:	4613      	mov	r3, r2
 8008f76:	68ba      	ldr	r2, [r7, #8]
 8008f78:	68b9      	ldr	r1, [r7, #8]
 8008f7a:	68f8      	ldr	r0, [r7, #12]
 8008f7c:	f000 f8e9 	bl	8009152 <HAL_SPI_TransmitReceive>
 8008f80:	4603      	mov	r3, r0
 8008f82:	e0e2      	b.n	800914a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d101      	bne.n	8008f92 <HAL_SPI_Receive+0x52>
 8008f8e:	2302      	movs	r3, #2
 8008f90:	e0db      	b.n	800914a <HAL_SPI_Receive+0x20a>
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2201      	movs	r2, #1
 8008f96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f9a:	f7fb fa33 	bl	8004404 <HAL_GetTick>
 8008f9e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008fa6:	b2db      	uxtb	r3, r3
 8008fa8:	2b01      	cmp	r3, #1
 8008faa:	d002      	beq.n	8008fb2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008fac:	2302      	movs	r3, #2
 8008fae:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008fb0:	e0c2      	b.n	8009138 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d002      	beq.n	8008fbe <HAL_SPI_Receive+0x7e>
 8008fb8:	88fb      	ldrh	r3, [r7, #6]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d102      	bne.n	8008fc4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008fc2:	e0b9      	b.n	8009138 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2204      	movs	r2, #4
 8008fc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	68ba      	ldr	r2, [r7, #8]
 8008fd6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	88fa      	ldrh	r2, [r7, #6]
 8008fdc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	88fa      	ldrh	r2, [r7, #6]
 8008fe2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2200      	movs	r2, #0
 8008fee:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2200      	movs	r2, #0
 8009000:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	689b      	ldr	r3, [r3, #8]
 8009006:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800900a:	d107      	bne.n	800901c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	681a      	ldr	r2, [r3, #0]
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800901a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009026:	2b40      	cmp	r3, #64	; 0x40
 8009028:	d007      	beq.n	800903a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009038:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	68db      	ldr	r3, [r3, #12]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d162      	bne.n	8009108 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009042:	e02e      	b.n	80090a2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	f003 0301 	and.w	r3, r3, #1
 800904e:	2b01      	cmp	r3, #1
 8009050:	d115      	bne.n	800907e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f103 020c 	add.w	r2, r3, #12
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800905e:	7812      	ldrb	r2, [r2, #0]
 8009060:	b2d2      	uxtb	r2, r2
 8009062:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009068:	1c5a      	adds	r2, r3, #1
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009072:	b29b      	uxth	r3, r3
 8009074:	3b01      	subs	r3, #1
 8009076:	b29a      	uxth	r2, r3
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800907c:	e011      	b.n	80090a2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800907e:	f7fb f9c1 	bl	8004404 <HAL_GetTick>
 8009082:	4602      	mov	r2, r0
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	1ad3      	subs	r3, r2, r3
 8009088:	683a      	ldr	r2, [r7, #0]
 800908a:	429a      	cmp	r2, r3
 800908c:	d803      	bhi.n	8009096 <HAL_SPI_Receive+0x156>
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009094:	d102      	bne.n	800909c <HAL_SPI_Receive+0x15c>
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d102      	bne.n	80090a2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800909c:	2303      	movs	r3, #3
 800909e:	75fb      	strb	r3, [r7, #23]
          goto error;
 80090a0:	e04a      	b.n	8009138 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d1cb      	bne.n	8009044 <HAL_SPI_Receive+0x104>
 80090ac:	e031      	b.n	8009112 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	689b      	ldr	r3, [r3, #8]
 80090b4:	f003 0301 	and.w	r3, r3, #1
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d113      	bne.n	80090e4 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	68da      	ldr	r2, [r3, #12]
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c6:	b292      	uxth	r2, r2
 80090c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090ce:	1c9a      	adds	r2, r3, #2
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090d8:	b29b      	uxth	r3, r3
 80090da:	3b01      	subs	r3, #1
 80090dc:	b29a      	uxth	r2, r3
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80090e2:	e011      	b.n	8009108 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80090e4:	f7fb f98e 	bl	8004404 <HAL_GetTick>
 80090e8:	4602      	mov	r2, r0
 80090ea:	693b      	ldr	r3, [r7, #16]
 80090ec:	1ad3      	subs	r3, r2, r3
 80090ee:	683a      	ldr	r2, [r7, #0]
 80090f0:	429a      	cmp	r2, r3
 80090f2:	d803      	bhi.n	80090fc <HAL_SPI_Receive+0x1bc>
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090fa:	d102      	bne.n	8009102 <HAL_SPI_Receive+0x1c2>
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d102      	bne.n	8009108 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8009102:	2303      	movs	r3, #3
 8009104:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009106:	e017      	b.n	8009138 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800910c:	b29b      	uxth	r3, r3
 800910e:	2b00      	cmp	r3, #0
 8009110:	d1cd      	bne.n	80090ae <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009112:	693a      	ldr	r2, [r7, #16]
 8009114:	6839      	ldr	r1, [r7, #0]
 8009116:	68f8      	ldr	r0, [r7, #12]
 8009118:	f000 fa27 	bl	800956a <SPI_EndRxTransaction>
 800911c:	4603      	mov	r3, r0
 800911e:	2b00      	cmp	r3, #0
 8009120:	d002      	beq.n	8009128 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	2220      	movs	r2, #32
 8009126:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800912c:	2b00      	cmp	r3, #0
 800912e:	d002      	beq.n	8009136 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8009130:	2301      	movs	r3, #1
 8009132:	75fb      	strb	r3, [r7, #23]
 8009134:	e000      	b.n	8009138 <HAL_SPI_Receive+0x1f8>
  }

error :
 8009136:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	2201      	movs	r2, #1
 800913c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2200      	movs	r2, #0
 8009144:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009148:	7dfb      	ldrb	r3, [r7, #23]
}
 800914a:	4618      	mov	r0, r3
 800914c:	3718      	adds	r7, #24
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}

08009152 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009152:	b580      	push	{r7, lr}
 8009154:	b08c      	sub	sp, #48	; 0x30
 8009156:	af00      	add	r7, sp, #0
 8009158:	60f8      	str	r0, [r7, #12]
 800915a:	60b9      	str	r1, [r7, #8]
 800915c:	607a      	str	r2, [r7, #4]
 800915e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009160:	2301      	movs	r3, #1
 8009162:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009164:	2300      	movs	r3, #0
 8009166:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009170:	2b01      	cmp	r3, #1
 8009172:	d101      	bne.n	8009178 <HAL_SPI_TransmitReceive+0x26>
 8009174:	2302      	movs	r3, #2
 8009176:	e18a      	b.n	800948e <HAL_SPI_TransmitReceive+0x33c>
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	2201      	movs	r2, #1
 800917c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009180:	f7fb f940 	bl	8004404 <HAL_GetTick>
 8009184:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800918c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009196:	887b      	ldrh	r3, [r7, #2]
 8009198:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800919a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800919e:	2b01      	cmp	r3, #1
 80091a0:	d00f      	beq.n	80091c2 <HAL_SPI_TransmitReceive+0x70>
 80091a2:	69fb      	ldr	r3, [r7, #28]
 80091a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80091a8:	d107      	bne.n	80091ba <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	689b      	ldr	r3, [r3, #8]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d103      	bne.n	80091ba <HAL_SPI_TransmitReceive+0x68>
 80091b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80091b6:	2b04      	cmp	r3, #4
 80091b8:	d003      	beq.n	80091c2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80091ba:	2302      	movs	r3, #2
 80091bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80091c0:	e15b      	b.n	800947a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d005      	beq.n	80091d4 <HAL_SPI_TransmitReceive+0x82>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d002      	beq.n	80091d4 <HAL_SPI_TransmitReceive+0x82>
 80091ce:	887b      	ldrh	r3, [r7, #2]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d103      	bne.n	80091dc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80091d4:	2301      	movs	r3, #1
 80091d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80091da:	e14e      	b.n	800947a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80091e2:	b2db      	uxtb	r3, r3
 80091e4:	2b04      	cmp	r3, #4
 80091e6:	d003      	beq.n	80091f0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2205      	movs	r2, #5
 80091ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2200      	movs	r2, #0
 80091f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	687a      	ldr	r2, [r7, #4]
 80091fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	887a      	ldrh	r2, [r7, #2]
 8009200:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	887a      	ldrh	r2, [r7, #2]
 8009206:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	68ba      	ldr	r2, [r7, #8]
 800920c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	887a      	ldrh	r2, [r7, #2]
 8009212:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	887a      	ldrh	r2, [r7, #2]
 8009218:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2200      	movs	r2, #0
 800921e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2200      	movs	r2, #0
 8009224:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009230:	2b40      	cmp	r3, #64	; 0x40
 8009232:	d007      	beq.n	8009244 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009242:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	68db      	ldr	r3, [r3, #12]
 8009248:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800924c:	d178      	bne.n	8009340 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d002      	beq.n	800925c <HAL_SPI_TransmitReceive+0x10a>
 8009256:	8b7b      	ldrh	r3, [r7, #26]
 8009258:	2b01      	cmp	r3, #1
 800925a:	d166      	bne.n	800932a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009260:	881a      	ldrh	r2, [r3, #0]
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800926c:	1c9a      	adds	r2, r3, #2
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009276:	b29b      	uxth	r3, r3
 8009278:	3b01      	subs	r3, #1
 800927a:	b29a      	uxth	r2, r3
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009280:	e053      	b.n	800932a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	f003 0302 	and.w	r3, r3, #2
 800928c:	2b02      	cmp	r3, #2
 800928e:	d11b      	bne.n	80092c8 <HAL_SPI_TransmitReceive+0x176>
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009294:	b29b      	uxth	r3, r3
 8009296:	2b00      	cmp	r3, #0
 8009298:	d016      	beq.n	80092c8 <HAL_SPI_TransmitReceive+0x176>
 800929a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800929c:	2b01      	cmp	r3, #1
 800929e:	d113      	bne.n	80092c8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092a4:	881a      	ldrh	r2, [r3, #0]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092b0:	1c9a      	adds	r2, r3, #2
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092ba:	b29b      	uxth	r3, r3
 80092bc:	3b01      	subs	r3, #1
 80092be:	b29a      	uxth	r2, r3
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80092c4:	2300      	movs	r3, #0
 80092c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	f003 0301 	and.w	r3, r3, #1
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d119      	bne.n	800930a <HAL_SPI_TransmitReceive+0x1b8>
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092da:	b29b      	uxth	r3, r3
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d014      	beq.n	800930a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	68da      	ldr	r2, [r3, #12]
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092ea:	b292      	uxth	r2, r2
 80092ec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092f2:	1c9a      	adds	r2, r3, #2
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	3b01      	subs	r3, #1
 8009300:	b29a      	uxth	r2, r3
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009306:	2301      	movs	r3, #1
 8009308:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800930a:	f7fb f87b 	bl	8004404 <HAL_GetTick>
 800930e:	4602      	mov	r2, r0
 8009310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009312:	1ad3      	subs	r3, r2, r3
 8009314:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009316:	429a      	cmp	r2, r3
 8009318:	d807      	bhi.n	800932a <HAL_SPI_TransmitReceive+0x1d8>
 800931a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800931c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009320:	d003      	beq.n	800932a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009322:	2303      	movs	r3, #3
 8009324:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009328:	e0a7      	b.n	800947a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800932e:	b29b      	uxth	r3, r3
 8009330:	2b00      	cmp	r3, #0
 8009332:	d1a6      	bne.n	8009282 <HAL_SPI_TransmitReceive+0x130>
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009338:	b29b      	uxth	r3, r3
 800933a:	2b00      	cmp	r3, #0
 800933c:	d1a1      	bne.n	8009282 <HAL_SPI_TransmitReceive+0x130>
 800933e:	e07c      	b.n	800943a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	685b      	ldr	r3, [r3, #4]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d002      	beq.n	800934e <HAL_SPI_TransmitReceive+0x1fc>
 8009348:	8b7b      	ldrh	r3, [r7, #26]
 800934a:	2b01      	cmp	r3, #1
 800934c:	d16b      	bne.n	8009426 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	330c      	adds	r3, #12
 8009358:	7812      	ldrb	r2, [r2, #0]
 800935a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009360:	1c5a      	adds	r2, r3, #1
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800936a:	b29b      	uxth	r3, r3
 800936c:	3b01      	subs	r3, #1
 800936e:	b29a      	uxth	r2, r3
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009374:	e057      	b.n	8009426 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	f003 0302 	and.w	r3, r3, #2
 8009380:	2b02      	cmp	r3, #2
 8009382:	d11c      	bne.n	80093be <HAL_SPI_TransmitReceive+0x26c>
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009388:	b29b      	uxth	r3, r3
 800938a:	2b00      	cmp	r3, #0
 800938c:	d017      	beq.n	80093be <HAL_SPI_TransmitReceive+0x26c>
 800938e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009390:	2b01      	cmp	r3, #1
 8009392:	d114      	bne.n	80093be <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	330c      	adds	r3, #12
 800939e:	7812      	ldrb	r2, [r2, #0]
 80093a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093a6:	1c5a      	adds	r2, r3, #1
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093b0:	b29b      	uxth	r3, r3
 80093b2:	3b01      	subs	r3, #1
 80093b4:	b29a      	uxth	r2, r3
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80093ba:	2300      	movs	r3, #0
 80093bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	f003 0301 	and.w	r3, r3, #1
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d119      	bne.n	8009400 <HAL_SPI_TransmitReceive+0x2ae>
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093d0:	b29b      	uxth	r3, r3
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d014      	beq.n	8009400 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	68da      	ldr	r2, [r3, #12]
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093e0:	b2d2      	uxtb	r2, r2
 80093e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093e8:	1c5a      	adds	r2, r3, #1
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093f2:	b29b      	uxth	r3, r3
 80093f4:	3b01      	subs	r3, #1
 80093f6:	b29a      	uxth	r2, r3
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80093fc:	2301      	movs	r3, #1
 80093fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009400:	f7fb f800 	bl	8004404 <HAL_GetTick>
 8009404:	4602      	mov	r2, r0
 8009406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009408:	1ad3      	subs	r3, r2, r3
 800940a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800940c:	429a      	cmp	r2, r3
 800940e:	d803      	bhi.n	8009418 <HAL_SPI_TransmitReceive+0x2c6>
 8009410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009416:	d102      	bne.n	800941e <HAL_SPI_TransmitReceive+0x2cc>
 8009418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800941a:	2b00      	cmp	r3, #0
 800941c:	d103      	bne.n	8009426 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800941e:	2303      	movs	r3, #3
 8009420:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009424:	e029      	b.n	800947a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800942a:	b29b      	uxth	r3, r3
 800942c:	2b00      	cmp	r3, #0
 800942e:	d1a2      	bne.n	8009376 <HAL_SPI_TransmitReceive+0x224>
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009434:	b29b      	uxth	r3, r3
 8009436:	2b00      	cmp	r3, #0
 8009438:	d19d      	bne.n	8009376 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800943a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800943c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800943e:	68f8      	ldr	r0, [r7, #12]
 8009440:	f000 f8f8 	bl	8009634 <SPI_EndRxTxTransaction>
 8009444:	4603      	mov	r3, r0
 8009446:	2b00      	cmp	r3, #0
 8009448:	d006      	beq.n	8009458 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800944a:	2301      	movs	r3, #1
 800944c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2220      	movs	r2, #32
 8009454:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009456:	e010      	b.n	800947a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d10b      	bne.n	8009478 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009460:	2300      	movs	r3, #0
 8009462:	617b      	str	r3, [r7, #20]
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	68db      	ldr	r3, [r3, #12]
 800946a:	617b      	str	r3, [r7, #20]
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	689b      	ldr	r3, [r3, #8]
 8009472:	617b      	str	r3, [r7, #20]
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	e000      	b.n	800947a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009478:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2201      	movs	r2, #1
 800947e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2200      	movs	r2, #0
 8009486:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800948a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800948e:	4618      	mov	r0, r3
 8009490:	3730      	adds	r7, #48	; 0x30
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}

08009496 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009496:	b580      	push	{r7, lr}
 8009498:	b084      	sub	sp, #16
 800949a:	af00      	add	r7, sp, #0
 800949c:	60f8      	str	r0, [r7, #12]
 800949e:	60b9      	str	r1, [r7, #8]
 80094a0:	603b      	str	r3, [r7, #0]
 80094a2:	4613      	mov	r3, r2
 80094a4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094a6:	e04c      	b.n	8009542 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ae:	d048      	beq.n	8009542 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80094b0:	f7fa ffa8 	bl	8004404 <HAL_GetTick>
 80094b4:	4602      	mov	r2, r0
 80094b6:	69bb      	ldr	r3, [r7, #24]
 80094b8:	1ad3      	subs	r3, r2, r3
 80094ba:	683a      	ldr	r2, [r7, #0]
 80094bc:	429a      	cmp	r2, r3
 80094be:	d902      	bls.n	80094c6 <SPI_WaitFlagStateUntilTimeout+0x30>
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d13d      	bne.n	8009542 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	685a      	ldr	r2, [r3, #4]
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80094d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	685b      	ldr	r3, [r3, #4]
 80094da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80094de:	d111      	bne.n	8009504 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	689b      	ldr	r3, [r3, #8]
 80094e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094e8:	d004      	beq.n	80094f4 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	689b      	ldr	r3, [r3, #8]
 80094ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094f2:	d107      	bne.n	8009504 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	681a      	ldr	r2, [r3, #0]
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009502:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009508:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800950c:	d10f      	bne.n	800952e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	681a      	ldr	r2, [r3, #0]
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800951c:	601a      	str	r2, [r3, #0]
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	681a      	ldr	r2, [r3, #0]
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800952c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2201      	movs	r2, #1
 8009532:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	2200      	movs	r2, #0
 800953a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800953e:	2303      	movs	r3, #3
 8009540:	e00f      	b.n	8009562 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	689a      	ldr	r2, [r3, #8]
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	4013      	ands	r3, r2
 800954c:	68ba      	ldr	r2, [r7, #8]
 800954e:	429a      	cmp	r2, r3
 8009550:	bf0c      	ite	eq
 8009552:	2301      	moveq	r3, #1
 8009554:	2300      	movne	r3, #0
 8009556:	b2db      	uxtb	r3, r3
 8009558:	461a      	mov	r2, r3
 800955a:	79fb      	ldrb	r3, [r7, #7]
 800955c:	429a      	cmp	r2, r3
 800955e:	d1a3      	bne.n	80094a8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8009560:	2300      	movs	r3, #0
}
 8009562:	4618      	mov	r0, r3
 8009564:	3710      	adds	r7, #16
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}

0800956a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800956a:	b580      	push	{r7, lr}
 800956c:	b086      	sub	sp, #24
 800956e:	af02      	add	r7, sp, #8
 8009570:	60f8      	str	r0, [r7, #12]
 8009572:	60b9      	str	r1, [r7, #8]
 8009574:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800957e:	d111      	bne.n	80095a4 <SPI_EndRxTransaction+0x3a>
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009588:	d004      	beq.n	8009594 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	689b      	ldr	r3, [r3, #8]
 800958e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009592:	d107      	bne.n	80095a4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	681a      	ldr	r2, [r3, #0]
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095a2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	685b      	ldr	r3, [r3, #4]
 80095a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80095ac:	d12a      	bne.n	8009604 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	689b      	ldr	r3, [r3, #8]
 80095b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095b6:	d012      	beq.n	80095de <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	9300      	str	r3, [sp, #0]
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	2200      	movs	r2, #0
 80095c0:	2180      	movs	r1, #128	; 0x80
 80095c2:	68f8      	ldr	r0, [r7, #12]
 80095c4:	f7ff ff67 	bl	8009496 <SPI_WaitFlagStateUntilTimeout>
 80095c8:	4603      	mov	r3, r0
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d02d      	beq.n	800962a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095d2:	f043 0220 	orr.w	r2, r3, #32
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80095da:	2303      	movs	r3, #3
 80095dc:	e026      	b.n	800962c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	9300      	str	r3, [sp, #0]
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	2200      	movs	r2, #0
 80095e6:	2101      	movs	r1, #1
 80095e8:	68f8      	ldr	r0, [r7, #12]
 80095ea:	f7ff ff54 	bl	8009496 <SPI_WaitFlagStateUntilTimeout>
 80095ee:	4603      	mov	r3, r0
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d01a      	beq.n	800962a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095f8:	f043 0220 	orr.w	r2, r3, #32
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009600:	2303      	movs	r3, #3
 8009602:	e013      	b.n	800962c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	9300      	str	r3, [sp, #0]
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	2200      	movs	r2, #0
 800960c:	2101      	movs	r1, #1
 800960e:	68f8      	ldr	r0, [r7, #12]
 8009610:	f7ff ff41 	bl	8009496 <SPI_WaitFlagStateUntilTimeout>
 8009614:	4603      	mov	r3, r0
 8009616:	2b00      	cmp	r3, #0
 8009618:	d007      	beq.n	800962a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800961e:	f043 0220 	orr.w	r2, r3, #32
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009626:	2303      	movs	r3, #3
 8009628:	e000      	b.n	800962c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800962a:	2300      	movs	r3, #0
}
 800962c:	4618      	mov	r0, r3
 800962e:	3710      	adds	r7, #16
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}

08009634 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b088      	sub	sp, #32
 8009638:	af02      	add	r7, sp, #8
 800963a:	60f8      	str	r0, [r7, #12]
 800963c:	60b9      	str	r1, [r7, #8]
 800963e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009640:	4b1b      	ldr	r3, [pc, #108]	; (80096b0 <SPI_EndRxTxTransaction+0x7c>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	4a1b      	ldr	r2, [pc, #108]	; (80096b4 <SPI_EndRxTxTransaction+0x80>)
 8009646:	fba2 2303 	umull	r2, r3, r2, r3
 800964a:	0d5b      	lsrs	r3, r3, #21
 800964c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009650:	fb02 f303 	mul.w	r3, r2, r3
 8009654:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	685b      	ldr	r3, [r3, #4]
 800965a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800965e:	d112      	bne.n	8009686 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	9300      	str	r3, [sp, #0]
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	2200      	movs	r2, #0
 8009668:	2180      	movs	r1, #128	; 0x80
 800966a:	68f8      	ldr	r0, [r7, #12]
 800966c:	f7ff ff13 	bl	8009496 <SPI_WaitFlagStateUntilTimeout>
 8009670:	4603      	mov	r3, r0
 8009672:	2b00      	cmp	r3, #0
 8009674:	d016      	beq.n	80096a4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800967a:	f043 0220 	orr.w	r2, r3, #32
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009682:	2303      	movs	r3, #3
 8009684:	e00f      	b.n	80096a6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d00a      	beq.n	80096a2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800968c:	697b      	ldr	r3, [r7, #20]
 800968e:	3b01      	subs	r3, #1
 8009690:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	689b      	ldr	r3, [r3, #8]
 8009698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800969c:	2b80      	cmp	r3, #128	; 0x80
 800969e:	d0f2      	beq.n	8009686 <SPI_EndRxTxTransaction+0x52>
 80096a0:	e000      	b.n	80096a4 <SPI_EndRxTxTransaction+0x70>
        break;
 80096a2:	bf00      	nop
  }

  return HAL_OK;
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3718      	adds	r7, #24
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	20000000 	.word	0x20000000
 80096b4:	165e9f81 	.word	0x165e9f81

080096b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b082      	sub	sp, #8
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d101      	bne.n	80096ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80096c6:	2301      	movs	r3, #1
 80096c8:	e01d      	b.n	8009706 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096d0:	b2db      	uxtb	r3, r3
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d106      	bne.n	80096e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2200      	movs	r2, #0
 80096da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f7fa fa1a 	bl	8003b18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2202      	movs	r2, #2
 80096e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681a      	ldr	r2, [r3, #0]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	3304      	adds	r3, #4
 80096f4:	4619      	mov	r1, r3
 80096f6:	4610      	mov	r0, r2
 80096f8:	f000 fb56 	bl	8009da8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2201      	movs	r2, #1
 8009700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009704:	2300      	movs	r3, #0
}
 8009706:	4618      	mov	r0, r3
 8009708:	3708      	adds	r7, #8
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}

0800970e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800970e:	b480      	push	{r7}
 8009710:	b085      	sub	sp, #20
 8009712:	af00      	add	r7, sp, #0
 8009714:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	68da      	ldr	r2, [r3, #12]
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f042 0201 	orr.w	r2, r2, #1
 8009724:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	f003 0307 	and.w	r3, r3, #7
 8009730:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	2b06      	cmp	r3, #6
 8009736:	d007      	beq.n	8009748 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	681a      	ldr	r2, [r3, #0]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f042 0201 	orr.w	r2, r2, #1
 8009746:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009748:	2300      	movs	r3, #0
}
 800974a:	4618      	mov	r0, r3
 800974c:	3714      	adds	r7, #20
 800974e:	46bd      	mov	sp, r7
 8009750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009754:	4770      	bx	lr

08009756 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009756:	b580      	push	{r7, lr}
 8009758:	b082      	sub	sp, #8
 800975a:	af00      	add	r7, sp, #0
 800975c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d101      	bne.n	8009768 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009764:	2301      	movs	r3, #1
 8009766:	e01d      	b.n	80097a4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800976e:	b2db      	uxtb	r3, r3
 8009770:	2b00      	cmp	r3, #0
 8009772:	d106      	bne.n	8009782 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2200      	movs	r2, #0
 8009778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f7fa f957 	bl	8003a30 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2202      	movs	r2, #2
 8009786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681a      	ldr	r2, [r3, #0]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	3304      	adds	r3, #4
 8009792:	4619      	mov	r1, r3
 8009794:	4610      	mov	r0, r2
 8009796:	f000 fb07 	bl	8009da8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2201      	movs	r2, #1
 800979e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80097a2:	2300      	movs	r3, #0
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	3708      	adds	r7, #8
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}

080097ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b084      	sub	sp, #16
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
 80097b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	2201      	movs	r2, #1
 80097bc:	6839      	ldr	r1, [r7, #0]
 80097be:	4618      	mov	r0, r3
 80097c0:	f000 fd42 	bl	800a248 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4a15      	ldr	r2, [pc, #84]	; (8009820 <HAL_TIM_PWM_Start+0x74>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d004      	beq.n	80097d8 <HAL_TIM_PWM_Start+0x2c>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4a14      	ldr	r2, [pc, #80]	; (8009824 <HAL_TIM_PWM_Start+0x78>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d101      	bne.n	80097dc <HAL_TIM_PWM_Start+0x30>
 80097d8:	2301      	movs	r3, #1
 80097da:	e000      	b.n	80097de <HAL_TIM_PWM_Start+0x32>
 80097dc:	2300      	movs	r3, #0
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d007      	beq.n	80097f2 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80097f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	689b      	ldr	r3, [r3, #8]
 80097f8:	f003 0307 	and.w	r3, r3, #7
 80097fc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2b06      	cmp	r3, #6
 8009802:	d007      	beq.n	8009814 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	681a      	ldr	r2, [r3, #0]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f042 0201 	orr.w	r2, r2, #1
 8009812:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009814:	2300      	movs	r3, #0
}
 8009816:	4618      	mov	r0, r3
 8009818:	3710      	adds	r7, #16
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	40010000 	.word	0x40010000
 8009824:	40010400 	.word	0x40010400

08009828 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b086      	sub	sp, #24
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d101      	bne.n	800983c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009838:	2301      	movs	r3, #1
 800983a:	e083      	b.n	8009944 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009842:	b2db      	uxtb	r3, r3
 8009844:	2b00      	cmp	r3, #0
 8009846:	d106      	bne.n	8009856 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2200      	movs	r2, #0
 800984c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f7fa f9d3 	bl	8003bfc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2202      	movs	r2, #2
 800985a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	687a      	ldr	r2, [r7, #4]
 8009866:	6812      	ldr	r2, [r2, #0]
 8009868:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800986c:	f023 0307 	bic.w	r3, r3, #7
 8009870:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681a      	ldr	r2, [r3, #0]
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	3304      	adds	r3, #4
 800987a:	4619      	mov	r1, r3
 800987c:	4610      	mov	r0, r2
 800987e:	f000 fa93 	bl	8009da8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	689b      	ldr	r3, [r3, #8]
 8009888:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	699b      	ldr	r3, [r3, #24]
 8009890:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	6a1b      	ldr	r3, [r3, #32]
 8009898:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	697a      	ldr	r2, [r7, #20]
 80098a0:	4313      	orrs	r3, r2
 80098a2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80098a4:	693b      	ldr	r3, [r7, #16]
 80098a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098aa:	f023 0303 	bic.w	r3, r3, #3
 80098ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	689a      	ldr	r2, [r3, #8]
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	699b      	ldr	r3, [r3, #24]
 80098b8:	021b      	lsls	r3, r3, #8
 80098ba:	4313      	orrs	r3, r2
 80098bc:	693a      	ldr	r2, [r7, #16]
 80098be:	4313      	orrs	r3, r2
 80098c0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80098c2:	693b      	ldr	r3, [r7, #16]
 80098c4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80098c8:	f023 030c 	bic.w	r3, r3, #12
 80098cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80098d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80098d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	68da      	ldr	r2, [r3, #12]
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	69db      	ldr	r3, [r3, #28]
 80098e2:	021b      	lsls	r3, r3, #8
 80098e4:	4313      	orrs	r3, r2
 80098e6:	693a      	ldr	r2, [r7, #16]
 80098e8:	4313      	orrs	r3, r2
 80098ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	011a      	lsls	r2, r3, #4
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	6a1b      	ldr	r3, [r3, #32]
 80098f6:	031b      	lsls	r3, r3, #12
 80098f8:	4313      	orrs	r3, r2
 80098fa:	693a      	ldr	r2, [r7, #16]
 80098fc:	4313      	orrs	r3, r2
 80098fe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009906:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800990e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	685a      	ldr	r2, [r3, #4]
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	695b      	ldr	r3, [r3, #20]
 8009918:	011b      	lsls	r3, r3, #4
 800991a:	4313      	orrs	r3, r2
 800991c:	68fa      	ldr	r2, [r7, #12]
 800991e:	4313      	orrs	r3, r2
 8009920:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	697a      	ldr	r2, [r7, #20]
 8009928:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	693a      	ldr	r2, [r7, #16]
 8009930:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	68fa      	ldr	r2, [r7, #12]
 8009938:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2201      	movs	r2, #1
 800993e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009942:	2300      	movs	r3, #0
}
 8009944:	4618      	mov	r0, r3
 8009946:	3718      	adds	r7, #24
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b082      	sub	sp, #8
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d002      	beq.n	8009962 <HAL_TIM_Encoder_Start+0x16>
 800995c:	2b04      	cmp	r3, #4
 800995e:	d008      	beq.n	8009972 <HAL_TIM_Encoder_Start+0x26>
 8009960:	e00f      	b.n	8009982 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	2201      	movs	r2, #1
 8009968:	2100      	movs	r1, #0
 800996a:	4618      	mov	r0, r3
 800996c:	f000 fc6c 	bl	800a248 <TIM_CCxChannelCmd>
      break;
 8009970:	e016      	b.n	80099a0 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	2201      	movs	r2, #1
 8009978:	2104      	movs	r1, #4
 800997a:	4618      	mov	r0, r3
 800997c:	f000 fc64 	bl	800a248 <TIM_CCxChannelCmd>
      break;
 8009980:	e00e      	b.n	80099a0 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	2201      	movs	r2, #1
 8009988:	2100      	movs	r1, #0
 800998a:	4618      	mov	r0, r3
 800998c:	f000 fc5c 	bl	800a248 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	2201      	movs	r2, #1
 8009996:	2104      	movs	r1, #4
 8009998:	4618      	mov	r0, r3
 800999a:	f000 fc55 	bl	800a248 <TIM_CCxChannelCmd>
      break;
 800999e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	681a      	ldr	r2, [r3, #0]
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f042 0201 	orr.w	r2, r2, #1
 80099ae:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80099b0:	2300      	movs	r3, #0
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	3708      	adds	r7, #8
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}

080099ba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80099ba:	b580      	push	{r7, lr}
 80099bc:	b082      	sub	sp, #8
 80099be:	af00      	add	r7, sp, #0
 80099c0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	691b      	ldr	r3, [r3, #16]
 80099c8:	f003 0302 	and.w	r3, r3, #2
 80099cc:	2b02      	cmp	r3, #2
 80099ce:	d122      	bne.n	8009a16 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	68db      	ldr	r3, [r3, #12]
 80099d6:	f003 0302 	and.w	r3, r3, #2
 80099da:	2b02      	cmp	r3, #2
 80099dc:	d11b      	bne.n	8009a16 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f06f 0202 	mvn.w	r2, #2
 80099e6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2201      	movs	r2, #1
 80099ec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	699b      	ldr	r3, [r3, #24]
 80099f4:	f003 0303 	and.w	r3, r3, #3
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d003      	beq.n	8009a04 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f000 f9b5 	bl	8009d6c <HAL_TIM_IC_CaptureCallback>
 8009a02:	e005      	b.n	8009a10 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f000 f9a7 	bl	8009d58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f000 f9b8 	bl	8009d80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2200      	movs	r2, #0
 8009a14:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	691b      	ldr	r3, [r3, #16]
 8009a1c:	f003 0304 	and.w	r3, r3, #4
 8009a20:	2b04      	cmp	r3, #4
 8009a22:	d122      	bne.n	8009a6a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	68db      	ldr	r3, [r3, #12]
 8009a2a:	f003 0304 	and.w	r3, r3, #4
 8009a2e:	2b04      	cmp	r3, #4
 8009a30:	d11b      	bne.n	8009a6a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f06f 0204 	mvn.w	r2, #4
 8009a3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2202      	movs	r2, #2
 8009a40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	699b      	ldr	r3, [r3, #24]
 8009a48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d003      	beq.n	8009a58 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f000 f98b 	bl	8009d6c <HAL_TIM_IC_CaptureCallback>
 8009a56:	e005      	b.n	8009a64 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f000 f97d 	bl	8009d58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	f000 f98e 	bl	8009d80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2200      	movs	r2, #0
 8009a68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	691b      	ldr	r3, [r3, #16]
 8009a70:	f003 0308 	and.w	r3, r3, #8
 8009a74:	2b08      	cmp	r3, #8
 8009a76:	d122      	bne.n	8009abe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	68db      	ldr	r3, [r3, #12]
 8009a7e:	f003 0308 	and.w	r3, r3, #8
 8009a82:	2b08      	cmp	r3, #8
 8009a84:	d11b      	bne.n	8009abe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f06f 0208 	mvn.w	r2, #8
 8009a8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2204      	movs	r2, #4
 8009a94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	69db      	ldr	r3, [r3, #28]
 8009a9c:	f003 0303 	and.w	r3, r3, #3
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d003      	beq.n	8009aac <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f000 f961 	bl	8009d6c <HAL_TIM_IC_CaptureCallback>
 8009aaa:	e005      	b.n	8009ab8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f000 f953 	bl	8009d58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ab2:	6878      	ldr	r0, [r7, #4]
 8009ab4:	f000 f964 	bl	8009d80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2200      	movs	r2, #0
 8009abc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	691b      	ldr	r3, [r3, #16]
 8009ac4:	f003 0310 	and.w	r3, r3, #16
 8009ac8:	2b10      	cmp	r3, #16
 8009aca:	d122      	bne.n	8009b12 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	68db      	ldr	r3, [r3, #12]
 8009ad2:	f003 0310 	and.w	r3, r3, #16
 8009ad6:	2b10      	cmp	r3, #16
 8009ad8:	d11b      	bne.n	8009b12 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f06f 0210 	mvn.w	r2, #16
 8009ae2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2208      	movs	r2, #8
 8009ae8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	69db      	ldr	r3, [r3, #28]
 8009af0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d003      	beq.n	8009b00 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f000 f937 	bl	8009d6c <HAL_TIM_IC_CaptureCallback>
 8009afe:	e005      	b.n	8009b0c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 f929 	bl	8009d58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 f93a 	bl	8009d80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2200      	movs	r2, #0
 8009b10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	691b      	ldr	r3, [r3, #16]
 8009b18:	f003 0301 	and.w	r3, r3, #1
 8009b1c:	2b01      	cmp	r3, #1
 8009b1e:	d10e      	bne.n	8009b3e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	68db      	ldr	r3, [r3, #12]
 8009b26:	f003 0301 	and.w	r3, r3, #1
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	d107      	bne.n	8009b3e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f06f 0201 	mvn.w	r2, #1
 8009b36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f7f8 fcf9 	bl	8002530 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	691b      	ldr	r3, [r3, #16]
 8009b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b48:	2b80      	cmp	r3, #128	; 0x80
 8009b4a:	d10e      	bne.n	8009b6a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	68db      	ldr	r3, [r3, #12]
 8009b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b56:	2b80      	cmp	r3, #128	; 0x80
 8009b58:	d107      	bne.n	8009b6a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009b62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f000 fc6d 	bl	800a444 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	691b      	ldr	r3, [r3, #16]
 8009b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b74:	2b40      	cmp	r3, #64	; 0x40
 8009b76:	d10e      	bne.n	8009b96 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	68db      	ldr	r3, [r3, #12]
 8009b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b82:	2b40      	cmp	r3, #64	; 0x40
 8009b84:	d107      	bne.n	8009b96 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f000 f8ff 	bl	8009d94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	691b      	ldr	r3, [r3, #16]
 8009b9c:	f003 0320 	and.w	r3, r3, #32
 8009ba0:	2b20      	cmp	r3, #32
 8009ba2:	d10e      	bne.n	8009bc2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	68db      	ldr	r3, [r3, #12]
 8009baa:	f003 0320 	and.w	r3, r3, #32
 8009bae:	2b20      	cmp	r3, #32
 8009bb0:	d107      	bne.n	8009bc2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f06f 0220 	mvn.w	r2, #32
 8009bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f000 fc37 	bl	800a430 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009bc2:	bf00      	nop
 8009bc4:	3708      	adds	r7, #8
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}
	...

08009bcc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b084      	sub	sp, #16
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	60b9      	str	r1, [r7, #8]
 8009bd6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009bde:	2b01      	cmp	r3, #1
 8009be0:	d101      	bne.n	8009be6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009be2:	2302      	movs	r3, #2
 8009be4:	e0b4      	b.n	8009d50 <HAL_TIM_PWM_ConfigChannel+0x184>
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	2201      	movs	r2, #1
 8009bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2202      	movs	r2, #2
 8009bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2b0c      	cmp	r3, #12
 8009bfa:	f200 809f 	bhi.w	8009d3c <HAL_TIM_PWM_ConfigChannel+0x170>
 8009bfe:	a201      	add	r2, pc, #4	; (adr r2, 8009c04 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c04:	08009c39 	.word	0x08009c39
 8009c08:	08009d3d 	.word	0x08009d3d
 8009c0c:	08009d3d 	.word	0x08009d3d
 8009c10:	08009d3d 	.word	0x08009d3d
 8009c14:	08009c79 	.word	0x08009c79
 8009c18:	08009d3d 	.word	0x08009d3d
 8009c1c:	08009d3d 	.word	0x08009d3d
 8009c20:	08009d3d 	.word	0x08009d3d
 8009c24:	08009cbb 	.word	0x08009cbb
 8009c28:	08009d3d 	.word	0x08009d3d
 8009c2c:	08009d3d 	.word	0x08009d3d
 8009c30:	08009d3d 	.word	0x08009d3d
 8009c34:	08009cfb 	.word	0x08009cfb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	68b9      	ldr	r1, [r7, #8]
 8009c3e:	4618      	mov	r0, r3
 8009c40:	f000 f952 	bl	8009ee8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	699a      	ldr	r2, [r3, #24]
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f042 0208 	orr.w	r2, r2, #8
 8009c52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	699a      	ldr	r2, [r3, #24]
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f022 0204 	bic.w	r2, r2, #4
 8009c62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	6999      	ldr	r1, [r3, #24]
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	691a      	ldr	r2, [r3, #16]
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	430a      	orrs	r2, r1
 8009c74:	619a      	str	r2, [r3, #24]
      break;
 8009c76:	e062      	b.n	8009d3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	68b9      	ldr	r1, [r7, #8]
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f000 f9a2 	bl	8009fc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	699a      	ldr	r2, [r3, #24]
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009c92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	699a      	ldr	r2, [r3, #24]
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ca2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	6999      	ldr	r1, [r3, #24]
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	691b      	ldr	r3, [r3, #16]
 8009cae:	021a      	lsls	r2, r3, #8
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	430a      	orrs	r2, r1
 8009cb6:	619a      	str	r2, [r3, #24]
      break;
 8009cb8:	e041      	b.n	8009d3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	68b9      	ldr	r1, [r7, #8]
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f000 f9f7 	bl	800a0b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	69da      	ldr	r2, [r3, #28]
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f042 0208 	orr.w	r2, r2, #8
 8009cd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	69da      	ldr	r2, [r3, #28]
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f022 0204 	bic.w	r2, r2, #4
 8009ce4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	69d9      	ldr	r1, [r3, #28]
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	691a      	ldr	r2, [r3, #16]
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	430a      	orrs	r2, r1
 8009cf6:	61da      	str	r2, [r3, #28]
      break;
 8009cf8:	e021      	b.n	8009d3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	68b9      	ldr	r1, [r7, #8]
 8009d00:	4618      	mov	r0, r3
 8009d02:	f000 fa4b 	bl	800a19c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	69da      	ldr	r2, [r3, #28]
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009d14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	69da      	ldr	r2, [r3, #28]
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009d24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	69d9      	ldr	r1, [r3, #28]
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	691b      	ldr	r3, [r3, #16]
 8009d30:	021a      	lsls	r2, r3, #8
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	430a      	orrs	r2, r1
 8009d38:	61da      	str	r2, [r3, #28]
      break;
 8009d3a:	e000      	b.n	8009d3e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8009d3c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	2201      	movs	r2, #1
 8009d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2200      	movs	r2, #0
 8009d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d4e:	2300      	movs	r3, #0
}
 8009d50:	4618      	mov	r0, r3
 8009d52:	3710      	adds	r7, #16
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	b083      	sub	sp, #12
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009d60:	bf00      	nop
 8009d62:	370c      	adds	r7, #12
 8009d64:	46bd      	mov	sp, r7
 8009d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6a:	4770      	bx	lr

08009d6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b083      	sub	sp, #12
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009d74:	bf00      	nop
 8009d76:	370c      	adds	r7, #12
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr

08009d80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009d80:	b480      	push	{r7}
 8009d82:	b083      	sub	sp, #12
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009d88:	bf00      	nop
 8009d8a:	370c      	adds	r7, #12
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d92:	4770      	bx	lr

08009d94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b083      	sub	sp, #12
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009d9c:	bf00      	nop
 8009d9e:	370c      	adds	r7, #12
 8009da0:	46bd      	mov	sp, r7
 8009da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da6:	4770      	bx	lr

08009da8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009da8:	b480      	push	{r7}
 8009daa:	b085      	sub	sp, #20
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
 8009db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	4a40      	ldr	r2, [pc, #256]	; (8009ebc <TIM_Base_SetConfig+0x114>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d013      	beq.n	8009de8 <TIM_Base_SetConfig+0x40>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009dc6:	d00f      	beq.n	8009de8 <TIM_Base_SetConfig+0x40>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	4a3d      	ldr	r2, [pc, #244]	; (8009ec0 <TIM_Base_SetConfig+0x118>)
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d00b      	beq.n	8009de8 <TIM_Base_SetConfig+0x40>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	4a3c      	ldr	r2, [pc, #240]	; (8009ec4 <TIM_Base_SetConfig+0x11c>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d007      	beq.n	8009de8 <TIM_Base_SetConfig+0x40>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4a3b      	ldr	r2, [pc, #236]	; (8009ec8 <TIM_Base_SetConfig+0x120>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d003      	beq.n	8009de8 <TIM_Base_SetConfig+0x40>
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4a3a      	ldr	r2, [pc, #232]	; (8009ecc <TIM_Base_SetConfig+0x124>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d108      	bne.n	8009dfa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009dee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	685b      	ldr	r3, [r3, #4]
 8009df4:	68fa      	ldr	r2, [r7, #12]
 8009df6:	4313      	orrs	r3, r2
 8009df8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	4a2f      	ldr	r2, [pc, #188]	; (8009ebc <TIM_Base_SetConfig+0x114>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d02b      	beq.n	8009e5a <TIM_Base_SetConfig+0xb2>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e08:	d027      	beq.n	8009e5a <TIM_Base_SetConfig+0xb2>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	4a2c      	ldr	r2, [pc, #176]	; (8009ec0 <TIM_Base_SetConfig+0x118>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d023      	beq.n	8009e5a <TIM_Base_SetConfig+0xb2>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	4a2b      	ldr	r2, [pc, #172]	; (8009ec4 <TIM_Base_SetConfig+0x11c>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d01f      	beq.n	8009e5a <TIM_Base_SetConfig+0xb2>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	4a2a      	ldr	r2, [pc, #168]	; (8009ec8 <TIM_Base_SetConfig+0x120>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d01b      	beq.n	8009e5a <TIM_Base_SetConfig+0xb2>
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	4a29      	ldr	r2, [pc, #164]	; (8009ecc <TIM_Base_SetConfig+0x124>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d017      	beq.n	8009e5a <TIM_Base_SetConfig+0xb2>
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	4a28      	ldr	r2, [pc, #160]	; (8009ed0 <TIM_Base_SetConfig+0x128>)
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d013      	beq.n	8009e5a <TIM_Base_SetConfig+0xb2>
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	4a27      	ldr	r2, [pc, #156]	; (8009ed4 <TIM_Base_SetConfig+0x12c>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d00f      	beq.n	8009e5a <TIM_Base_SetConfig+0xb2>
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	4a26      	ldr	r2, [pc, #152]	; (8009ed8 <TIM_Base_SetConfig+0x130>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d00b      	beq.n	8009e5a <TIM_Base_SetConfig+0xb2>
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	4a25      	ldr	r2, [pc, #148]	; (8009edc <TIM_Base_SetConfig+0x134>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	d007      	beq.n	8009e5a <TIM_Base_SetConfig+0xb2>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	4a24      	ldr	r2, [pc, #144]	; (8009ee0 <TIM_Base_SetConfig+0x138>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d003      	beq.n	8009e5a <TIM_Base_SetConfig+0xb2>
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	4a23      	ldr	r2, [pc, #140]	; (8009ee4 <TIM_Base_SetConfig+0x13c>)
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d108      	bne.n	8009e6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009e60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	68db      	ldr	r3, [r3, #12]
 8009e66:	68fa      	ldr	r2, [r7, #12]
 8009e68:	4313      	orrs	r3, r2
 8009e6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	695b      	ldr	r3, [r3, #20]
 8009e76:	4313      	orrs	r3, r2
 8009e78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	689a      	ldr	r2, [r3, #8]
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	681a      	ldr	r2, [r3, #0]
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	4a0a      	ldr	r2, [pc, #40]	; (8009ebc <TIM_Base_SetConfig+0x114>)
 8009e94:	4293      	cmp	r3, r2
 8009e96:	d003      	beq.n	8009ea0 <TIM_Base_SetConfig+0xf8>
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	4a0c      	ldr	r2, [pc, #48]	; (8009ecc <TIM_Base_SetConfig+0x124>)
 8009e9c:	4293      	cmp	r3, r2
 8009e9e:	d103      	bne.n	8009ea8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	691a      	ldr	r2, [r3, #16]
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2201      	movs	r2, #1
 8009eac:	615a      	str	r2, [r3, #20]
}
 8009eae:	bf00      	nop
 8009eb0:	3714      	adds	r7, #20
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb8:	4770      	bx	lr
 8009eba:	bf00      	nop
 8009ebc:	40010000 	.word	0x40010000
 8009ec0:	40000400 	.word	0x40000400
 8009ec4:	40000800 	.word	0x40000800
 8009ec8:	40000c00 	.word	0x40000c00
 8009ecc:	40010400 	.word	0x40010400
 8009ed0:	40014000 	.word	0x40014000
 8009ed4:	40014400 	.word	0x40014400
 8009ed8:	40014800 	.word	0x40014800
 8009edc:	40001800 	.word	0x40001800
 8009ee0:	40001c00 	.word	0x40001c00
 8009ee4:	40002000 	.word	0x40002000

08009ee8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b087      	sub	sp, #28
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
 8009ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6a1b      	ldr	r3, [r3, #32]
 8009ef6:	f023 0201 	bic.w	r2, r3, #1
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6a1b      	ldr	r3, [r3, #32]
 8009f02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	699b      	ldr	r3, [r3, #24]
 8009f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	f023 0303 	bic.w	r3, r3, #3
 8009f1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	68fa      	ldr	r2, [r7, #12]
 8009f26:	4313      	orrs	r3, r2
 8009f28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009f2a:	697b      	ldr	r3, [r7, #20]
 8009f2c:	f023 0302 	bic.w	r3, r3, #2
 8009f30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	689b      	ldr	r3, [r3, #8]
 8009f36:	697a      	ldr	r2, [r7, #20]
 8009f38:	4313      	orrs	r3, r2
 8009f3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	4a20      	ldr	r2, [pc, #128]	; (8009fc0 <TIM_OC1_SetConfig+0xd8>)
 8009f40:	4293      	cmp	r3, r2
 8009f42:	d003      	beq.n	8009f4c <TIM_OC1_SetConfig+0x64>
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	4a1f      	ldr	r2, [pc, #124]	; (8009fc4 <TIM_OC1_SetConfig+0xdc>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d10c      	bne.n	8009f66 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	f023 0308 	bic.w	r3, r3, #8
 8009f52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	68db      	ldr	r3, [r3, #12]
 8009f58:	697a      	ldr	r2, [r7, #20]
 8009f5a:	4313      	orrs	r3, r2
 8009f5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	f023 0304 	bic.w	r3, r3, #4
 8009f64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	4a15      	ldr	r2, [pc, #84]	; (8009fc0 <TIM_OC1_SetConfig+0xd8>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d003      	beq.n	8009f76 <TIM_OC1_SetConfig+0x8e>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	4a14      	ldr	r2, [pc, #80]	; (8009fc4 <TIM_OC1_SetConfig+0xdc>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d111      	bne.n	8009f9a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009f76:	693b      	ldr	r3, [r7, #16]
 8009f78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009f84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	695b      	ldr	r3, [r3, #20]
 8009f8a:	693a      	ldr	r2, [r7, #16]
 8009f8c:	4313      	orrs	r3, r2
 8009f8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	699b      	ldr	r3, [r3, #24]
 8009f94:	693a      	ldr	r2, [r7, #16]
 8009f96:	4313      	orrs	r3, r2
 8009f98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	693a      	ldr	r2, [r7, #16]
 8009f9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	68fa      	ldr	r2, [r7, #12]
 8009fa4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	685a      	ldr	r2, [r3, #4]
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	697a      	ldr	r2, [r7, #20]
 8009fb2:	621a      	str	r2, [r3, #32]
}
 8009fb4:	bf00      	nop
 8009fb6:	371c      	adds	r7, #28
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr
 8009fc0:	40010000 	.word	0x40010000
 8009fc4:	40010400 	.word	0x40010400

08009fc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b087      	sub	sp, #28
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
 8009fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6a1b      	ldr	r3, [r3, #32]
 8009fd6:	f023 0210 	bic.w	r2, r3, #16
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6a1b      	ldr	r3, [r3, #32]
 8009fe2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	685b      	ldr	r3, [r3, #4]
 8009fe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	699b      	ldr	r3, [r3, #24]
 8009fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ffe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	021b      	lsls	r3, r3, #8
 800a006:	68fa      	ldr	r2, [r7, #12]
 800a008:	4313      	orrs	r3, r2
 800a00a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	f023 0320 	bic.w	r3, r3, #32
 800a012:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	689b      	ldr	r3, [r3, #8]
 800a018:	011b      	lsls	r3, r3, #4
 800a01a:	697a      	ldr	r2, [r7, #20]
 800a01c:	4313      	orrs	r3, r2
 800a01e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	4a22      	ldr	r2, [pc, #136]	; (800a0ac <TIM_OC2_SetConfig+0xe4>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d003      	beq.n	800a030 <TIM_OC2_SetConfig+0x68>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	4a21      	ldr	r2, [pc, #132]	; (800a0b0 <TIM_OC2_SetConfig+0xe8>)
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d10d      	bne.n	800a04c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a036:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	68db      	ldr	r3, [r3, #12]
 800a03c:	011b      	lsls	r3, r3, #4
 800a03e:	697a      	ldr	r2, [r7, #20]
 800a040:	4313      	orrs	r3, r2
 800a042:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a044:	697b      	ldr	r3, [r7, #20]
 800a046:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a04a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	4a17      	ldr	r2, [pc, #92]	; (800a0ac <TIM_OC2_SetConfig+0xe4>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d003      	beq.n	800a05c <TIM_OC2_SetConfig+0x94>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	4a16      	ldr	r2, [pc, #88]	; (800a0b0 <TIM_OC2_SetConfig+0xe8>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d113      	bne.n	800a084 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a062:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a064:	693b      	ldr	r3, [r7, #16]
 800a066:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a06a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	695b      	ldr	r3, [r3, #20]
 800a070:	009b      	lsls	r3, r3, #2
 800a072:	693a      	ldr	r2, [r7, #16]
 800a074:	4313      	orrs	r3, r2
 800a076:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	699b      	ldr	r3, [r3, #24]
 800a07c:	009b      	lsls	r3, r3, #2
 800a07e:	693a      	ldr	r2, [r7, #16]
 800a080:	4313      	orrs	r3, r2
 800a082:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	693a      	ldr	r2, [r7, #16]
 800a088:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	68fa      	ldr	r2, [r7, #12]
 800a08e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	685a      	ldr	r2, [r3, #4]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	697a      	ldr	r2, [r7, #20]
 800a09c:	621a      	str	r2, [r3, #32]
}
 800a09e:	bf00      	nop
 800a0a0:	371c      	adds	r7, #28
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a8:	4770      	bx	lr
 800a0aa:	bf00      	nop
 800a0ac:	40010000 	.word	0x40010000
 800a0b0:	40010400 	.word	0x40010400

0800a0b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b087      	sub	sp, #28
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
 800a0bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	6a1b      	ldr	r3, [r3, #32]
 800a0c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	6a1b      	ldr	r3, [r3, #32]
 800a0ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	69db      	ldr	r3, [r3, #28]
 800a0da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	f023 0303 	bic.w	r3, r3, #3
 800a0ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	68fa      	ldr	r2, [r7, #12]
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a0f6:	697b      	ldr	r3, [r7, #20]
 800a0f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a0fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	021b      	lsls	r3, r3, #8
 800a104:	697a      	ldr	r2, [r7, #20]
 800a106:	4313      	orrs	r3, r2
 800a108:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4a21      	ldr	r2, [pc, #132]	; (800a194 <TIM_OC3_SetConfig+0xe0>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d003      	beq.n	800a11a <TIM_OC3_SetConfig+0x66>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	4a20      	ldr	r2, [pc, #128]	; (800a198 <TIM_OC3_SetConfig+0xe4>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d10d      	bne.n	800a136 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a11a:	697b      	ldr	r3, [r7, #20]
 800a11c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a120:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	68db      	ldr	r3, [r3, #12]
 800a126:	021b      	lsls	r3, r3, #8
 800a128:	697a      	ldr	r2, [r7, #20]
 800a12a:	4313      	orrs	r3, r2
 800a12c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a134:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	4a16      	ldr	r2, [pc, #88]	; (800a194 <TIM_OC3_SetConfig+0xe0>)
 800a13a:	4293      	cmp	r3, r2
 800a13c:	d003      	beq.n	800a146 <TIM_OC3_SetConfig+0x92>
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	4a15      	ldr	r2, [pc, #84]	; (800a198 <TIM_OC3_SetConfig+0xe4>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d113      	bne.n	800a16e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a14c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a14e:	693b      	ldr	r3, [r7, #16]
 800a150:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a154:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	695b      	ldr	r3, [r3, #20]
 800a15a:	011b      	lsls	r3, r3, #4
 800a15c:	693a      	ldr	r2, [r7, #16]
 800a15e:	4313      	orrs	r3, r2
 800a160:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	699b      	ldr	r3, [r3, #24]
 800a166:	011b      	lsls	r3, r3, #4
 800a168:	693a      	ldr	r2, [r7, #16]
 800a16a:	4313      	orrs	r3, r2
 800a16c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	693a      	ldr	r2, [r7, #16]
 800a172:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	68fa      	ldr	r2, [r7, #12]
 800a178:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	685a      	ldr	r2, [r3, #4]
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	697a      	ldr	r2, [r7, #20]
 800a186:	621a      	str	r2, [r3, #32]
}
 800a188:	bf00      	nop
 800a18a:	371c      	adds	r7, #28
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr
 800a194:	40010000 	.word	0x40010000
 800a198:	40010400 	.word	0x40010400

0800a19c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a19c:	b480      	push	{r7}
 800a19e:	b087      	sub	sp, #28
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
 800a1a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6a1b      	ldr	r3, [r3, #32]
 800a1aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6a1b      	ldr	r3, [r3, #32]
 800a1b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	685b      	ldr	r3, [r3, #4]
 800a1bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	69db      	ldr	r3, [r3, #28]
 800a1c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a1ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a1d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	021b      	lsls	r3, r3, #8
 800a1da:	68fa      	ldr	r2, [r7, #12]
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a1e0:	693b      	ldr	r3, [r7, #16]
 800a1e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a1e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	689b      	ldr	r3, [r3, #8]
 800a1ec:	031b      	lsls	r3, r3, #12
 800a1ee:	693a      	ldr	r2, [r7, #16]
 800a1f0:	4313      	orrs	r3, r2
 800a1f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	4a12      	ldr	r2, [pc, #72]	; (800a240 <TIM_OC4_SetConfig+0xa4>)
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d003      	beq.n	800a204 <TIM_OC4_SetConfig+0x68>
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	4a11      	ldr	r2, [pc, #68]	; (800a244 <TIM_OC4_SetConfig+0xa8>)
 800a200:	4293      	cmp	r3, r2
 800a202:	d109      	bne.n	800a218 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a204:	697b      	ldr	r3, [r7, #20]
 800a206:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a20a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	695b      	ldr	r3, [r3, #20]
 800a210:	019b      	lsls	r3, r3, #6
 800a212:	697a      	ldr	r2, [r7, #20]
 800a214:	4313      	orrs	r3, r2
 800a216:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	697a      	ldr	r2, [r7, #20]
 800a21c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	68fa      	ldr	r2, [r7, #12]
 800a222:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	685a      	ldr	r2, [r3, #4]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	693a      	ldr	r2, [r7, #16]
 800a230:	621a      	str	r2, [r3, #32]
}
 800a232:	bf00      	nop
 800a234:	371c      	adds	r7, #28
 800a236:	46bd      	mov	sp, r7
 800a238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23c:	4770      	bx	lr
 800a23e:	bf00      	nop
 800a240:	40010000 	.word	0x40010000
 800a244:	40010400 	.word	0x40010400

0800a248 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a248:	b480      	push	{r7}
 800a24a:	b087      	sub	sp, #28
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	60f8      	str	r0, [r7, #12]
 800a250:	60b9      	str	r1, [r7, #8]
 800a252:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	f003 031f 	and.w	r3, r3, #31
 800a25a:	2201      	movs	r2, #1
 800a25c:	fa02 f303 	lsl.w	r3, r2, r3
 800a260:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	6a1a      	ldr	r2, [r3, #32]
 800a266:	697b      	ldr	r3, [r7, #20]
 800a268:	43db      	mvns	r3, r3
 800a26a:	401a      	ands	r2, r3
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6a1a      	ldr	r2, [r3, #32]
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	f003 031f 	and.w	r3, r3, #31
 800a27a:	6879      	ldr	r1, [r7, #4]
 800a27c:	fa01 f303 	lsl.w	r3, r1, r3
 800a280:	431a      	orrs	r2, r3
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	621a      	str	r2, [r3, #32]
}
 800a286:	bf00      	nop
 800a288:	371c      	adds	r7, #28
 800a28a:	46bd      	mov	sp, r7
 800a28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a290:	4770      	bx	lr
	...

0800a294 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a294:	b480      	push	{r7}
 800a296:	b085      	sub	sp, #20
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
 800a29c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a2a4:	2b01      	cmp	r3, #1
 800a2a6:	d101      	bne.n	800a2ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a2a8:	2302      	movs	r3, #2
 800a2aa:	e05a      	b.n	800a362 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2202      	movs	r2, #2
 800a2b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	685b      	ldr	r3, [r3, #4]
 800a2c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	689b      	ldr	r3, [r3, #8]
 800a2ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	68fa      	ldr	r2, [r7, #12]
 800a2da:	4313      	orrs	r3, r2
 800a2dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	68fa      	ldr	r2, [r7, #12]
 800a2e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	4a21      	ldr	r2, [pc, #132]	; (800a370 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a2ec:	4293      	cmp	r3, r2
 800a2ee:	d022      	beq.n	800a336 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2f8:	d01d      	beq.n	800a336 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	4a1d      	ldr	r2, [pc, #116]	; (800a374 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a300:	4293      	cmp	r3, r2
 800a302:	d018      	beq.n	800a336 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4a1b      	ldr	r2, [pc, #108]	; (800a378 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d013      	beq.n	800a336 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	4a1a      	ldr	r2, [pc, #104]	; (800a37c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a314:	4293      	cmp	r3, r2
 800a316:	d00e      	beq.n	800a336 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	4a18      	ldr	r2, [pc, #96]	; (800a380 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d009      	beq.n	800a336 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	4a17      	ldr	r2, [pc, #92]	; (800a384 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a328:	4293      	cmp	r3, r2
 800a32a:	d004      	beq.n	800a336 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	4a15      	ldr	r2, [pc, #84]	; (800a388 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d10c      	bne.n	800a350 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a33c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	68ba      	ldr	r2, [r7, #8]
 800a344:	4313      	orrs	r3, r2
 800a346:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	68ba      	ldr	r2, [r7, #8]
 800a34e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2201      	movs	r2, #1
 800a354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2200      	movs	r2, #0
 800a35c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a360:	2300      	movs	r3, #0
}
 800a362:	4618      	mov	r0, r3
 800a364:	3714      	adds	r7, #20
 800a366:	46bd      	mov	sp, r7
 800a368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36c:	4770      	bx	lr
 800a36e:	bf00      	nop
 800a370:	40010000 	.word	0x40010000
 800a374:	40000400 	.word	0x40000400
 800a378:	40000800 	.word	0x40000800
 800a37c:	40000c00 	.word	0x40000c00
 800a380:	40010400 	.word	0x40010400
 800a384:	40014000 	.word	0x40014000
 800a388:	40001800 	.word	0x40001800

0800a38c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a38c:	b480      	push	{r7}
 800a38e:	b085      	sub	sp, #20
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
 800a394:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a396:	2300      	movs	r3, #0
 800a398:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a3a0:	2b01      	cmp	r3, #1
 800a3a2:	d101      	bne.n	800a3a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a3a4:	2302      	movs	r3, #2
 800a3a6:	e03d      	b.n	800a424 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2201      	movs	r2, #1
 800a3ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	68db      	ldr	r3, [r3, #12]
 800a3ba:	4313      	orrs	r3, r2
 800a3bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	689b      	ldr	r3, [r3, #8]
 800a3c8:	4313      	orrs	r3, r2
 800a3ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4313      	orrs	r3, r2
 800a3e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	691b      	ldr	r3, [r3, #16]
 800a3f2:	4313      	orrs	r3, r2
 800a3f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	695b      	ldr	r3, [r3, #20]
 800a400:	4313      	orrs	r3, r2
 800a402:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	69db      	ldr	r3, [r3, #28]
 800a40e:	4313      	orrs	r3, r2
 800a410:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	68fa      	ldr	r2, [r7, #12]
 800a418:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2200      	movs	r2, #0
 800a41e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a422:	2300      	movs	r3, #0
}
 800a424:	4618      	mov	r0, r3
 800a426:	3714      	adds	r7, #20
 800a428:	46bd      	mov	sp, r7
 800a42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42e:	4770      	bx	lr

0800a430 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a430:	b480      	push	{r7}
 800a432:	b083      	sub	sp, #12
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a438:	bf00      	nop
 800a43a:	370c      	adds	r7, #12
 800a43c:	46bd      	mov	sp, r7
 800a43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a442:	4770      	bx	lr

0800a444 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a444:	b480      	push	{r7}
 800a446:	b083      	sub	sp, #12
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a44c:	bf00      	nop
 800a44e:	370c      	adds	r7, #12
 800a450:	46bd      	mov	sp, r7
 800a452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a456:	4770      	bx	lr

0800a458 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b082      	sub	sp, #8
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d101      	bne.n	800a46a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a466:	2301      	movs	r3, #1
 800a468:	e03f      	b.n	800a4ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a470:	b2db      	uxtb	r3, r3
 800a472:	2b00      	cmp	r3, #0
 800a474:	d106      	bne.n	800a484 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2200      	movs	r2, #0
 800a47a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f7f9 fcde 	bl	8003e40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2224      	movs	r2, #36	; 0x24
 800a488:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	68da      	ldr	r2, [r3, #12]
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a49a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	f000 f829 	bl	800a4f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	691a      	ldr	r2, [r3, #16]
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a4b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	695a      	ldr	r2, [r3, #20]
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a4c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	68da      	ldr	r2, [r3, #12]
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a4d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2220      	movs	r2, #32
 800a4dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2220      	movs	r2, #32
 800a4e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a4e8:	2300      	movs	r3, #0
}
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	3708      	adds	r7, #8
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd80      	pop	{r7, pc}
	...

0800a4f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a4f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4f8:	b085      	sub	sp, #20
 800a4fa:	af00      	add	r7, sp, #0
 800a4fc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	691b      	ldr	r3, [r3, #16]
 800a504:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	68da      	ldr	r2, [r3, #12]
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	430a      	orrs	r2, r1
 800a512:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	689a      	ldr	r2, [r3, #8]
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	691b      	ldr	r3, [r3, #16]
 800a51c:	431a      	orrs	r2, r3
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	695b      	ldr	r3, [r3, #20]
 800a522:	431a      	orrs	r2, r3
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	69db      	ldr	r3, [r3, #28]
 800a528:	4313      	orrs	r3, r2
 800a52a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	68db      	ldr	r3, [r3, #12]
 800a532:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a536:	f023 030c 	bic.w	r3, r3, #12
 800a53a:	687a      	ldr	r2, [r7, #4]
 800a53c:	6812      	ldr	r2, [r2, #0]
 800a53e:	68f9      	ldr	r1, [r7, #12]
 800a540:	430b      	orrs	r3, r1
 800a542:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	695b      	ldr	r3, [r3, #20]
 800a54a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	699a      	ldr	r2, [r3, #24]
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	430a      	orrs	r2, r1
 800a558:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	69db      	ldr	r3, [r3, #28]
 800a55e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a562:	f040 818b 	bne.w	800a87c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4ac1      	ldr	r2, [pc, #772]	; (800a870 <UART_SetConfig+0x37c>)
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d005      	beq.n	800a57c <UART_SetConfig+0x88>
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	4abf      	ldr	r2, [pc, #764]	; (800a874 <UART_SetConfig+0x380>)
 800a576:	4293      	cmp	r3, r2
 800a578:	f040 80bd 	bne.w	800a6f6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a57c:	f7fc fbcc 	bl	8006d18 <HAL_RCC_GetPCLK2Freq>
 800a580:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	461d      	mov	r5, r3
 800a586:	f04f 0600 	mov.w	r6, #0
 800a58a:	46a8      	mov	r8, r5
 800a58c:	46b1      	mov	r9, r6
 800a58e:	eb18 0308 	adds.w	r3, r8, r8
 800a592:	eb49 0409 	adc.w	r4, r9, r9
 800a596:	4698      	mov	r8, r3
 800a598:	46a1      	mov	r9, r4
 800a59a:	eb18 0805 	adds.w	r8, r8, r5
 800a59e:	eb49 0906 	adc.w	r9, r9, r6
 800a5a2:	f04f 0100 	mov.w	r1, #0
 800a5a6:	f04f 0200 	mov.w	r2, #0
 800a5aa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a5ae:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a5b2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a5b6:	4688      	mov	r8, r1
 800a5b8:	4691      	mov	r9, r2
 800a5ba:	eb18 0005 	adds.w	r0, r8, r5
 800a5be:	eb49 0106 	adc.w	r1, r9, r6
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	685b      	ldr	r3, [r3, #4]
 800a5c6:	461d      	mov	r5, r3
 800a5c8:	f04f 0600 	mov.w	r6, #0
 800a5cc:	196b      	adds	r3, r5, r5
 800a5ce:	eb46 0406 	adc.w	r4, r6, r6
 800a5d2:	461a      	mov	r2, r3
 800a5d4:	4623      	mov	r3, r4
 800a5d6:	f7f6 fb6f 	bl	8000cb8 <__aeabi_uldivmod>
 800a5da:	4603      	mov	r3, r0
 800a5dc:	460c      	mov	r4, r1
 800a5de:	461a      	mov	r2, r3
 800a5e0:	4ba5      	ldr	r3, [pc, #660]	; (800a878 <UART_SetConfig+0x384>)
 800a5e2:	fba3 2302 	umull	r2, r3, r3, r2
 800a5e6:	095b      	lsrs	r3, r3, #5
 800a5e8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	461d      	mov	r5, r3
 800a5f0:	f04f 0600 	mov.w	r6, #0
 800a5f4:	46a9      	mov	r9, r5
 800a5f6:	46b2      	mov	sl, r6
 800a5f8:	eb19 0309 	adds.w	r3, r9, r9
 800a5fc:	eb4a 040a 	adc.w	r4, sl, sl
 800a600:	4699      	mov	r9, r3
 800a602:	46a2      	mov	sl, r4
 800a604:	eb19 0905 	adds.w	r9, r9, r5
 800a608:	eb4a 0a06 	adc.w	sl, sl, r6
 800a60c:	f04f 0100 	mov.w	r1, #0
 800a610:	f04f 0200 	mov.w	r2, #0
 800a614:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a618:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a61c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a620:	4689      	mov	r9, r1
 800a622:	4692      	mov	sl, r2
 800a624:	eb19 0005 	adds.w	r0, r9, r5
 800a628:	eb4a 0106 	adc.w	r1, sl, r6
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	685b      	ldr	r3, [r3, #4]
 800a630:	461d      	mov	r5, r3
 800a632:	f04f 0600 	mov.w	r6, #0
 800a636:	196b      	adds	r3, r5, r5
 800a638:	eb46 0406 	adc.w	r4, r6, r6
 800a63c:	461a      	mov	r2, r3
 800a63e:	4623      	mov	r3, r4
 800a640:	f7f6 fb3a 	bl	8000cb8 <__aeabi_uldivmod>
 800a644:	4603      	mov	r3, r0
 800a646:	460c      	mov	r4, r1
 800a648:	461a      	mov	r2, r3
 800a64a:	4b8b      	ldr	r3, [pc, #556]	; (800a878 <UART_SetConfig+0x384>)
 800a64c:	fba3 1302 	umull	r1, r3, r3, r2
 800a650:	095b      	lsrs	r3, r3, #5
 800a652:	2164      	movs	r1, #100	; 0x64
 800a654:	fb01 f303 	mul.w	r3, r1, r3
 800a658:	1ad3      	subs	r3, r2, r3
 800a65a:	00db      	lsls	r3, r3, #3
 800a65c:	3332      	adds	r3, #50	; 0x32
 800a65e:	4a86      	ldr	r2, [pc, #536]	; (800a878 <UART_SetConfig+0x384>)
 800a660:	fba2 2303 	umull	r2, r3, r2, r3
 800a664:	095b      	lsrs	r3, r3, #5
 800a666:	005b      	lsls	r3, r3, #1
 800a668:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a66c:	4498      	add	r8, r3
 800a66e:	68bb      	ldr	r3, [r7, #8]
 800a670:	461d      	mov	r5, r3
 800a672:	f04f 0600 	mov.w	r6, #0
 800a676:	46a9      	mov	r9, r5
 800a678:	46b2      	mov	sl, r6
 800a67a:	eb19 0309 	adds.w	r3, r9, r9
 800a67e:	eb4a 040a 	adc.w	r4, sl, sl
 800a682:	4699      	mov	r9, r3
 800a684:	46a2      	mov	sl, r4
 800a686:	eb19 0905 	adds.w	r9, r9, r5
 800a68a:	eb4a 0a06 	adc.w	sl, sl, r6
 800a68e:	f04f 0100 	mov.w	r1, #0
 800a692:	f04f 0200 	mov.w	r2, #0
 800a696:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a69a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a69e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a6a2:	4689      	mov	r9, r1
 800a6a4:	4692      	mov	sl, r2
 800a6a6:	eb19 0005 	adds.w	r0, r9, r5
 800a6aa:	eb4a 0106 	adc.w	r1, sl, r6
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	685b      	ldr	r3, [r3, #4]
 800a6b2:	461d      	mov	r5, r3
 800a6b4:	f04f 0600 	mov.w	r6, #0
 800a6b8:	196b      	adds	r3, r5, r5
 800a6ba:	eb46 0406 	adc.w	r4, r6, r6
 800a6be:	461a      	mov	r2, r3
 800a6c0:	4623      	mov	r3, r4
 800a6c2:	f7f6 faf9 	bl	8000cb8 <__aeabi_uldivmod>
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	460c      	mov	r4, r1
 800a6ca:	461a      	mov	r2, r3
 800a6cc:	4b6a      	ldr	r3, [pc, #424]	; (800a878 <UART_SetConfig+0x384>)
 800a6ce:	fba3 1302 	umull	r1, r3, r3, r2
 800a6d2:	095b      	lsrs	r3, r3, #5
 800a6d4:	2164      	movs	r1, #100	; 0x64
 800a6d6:	fb01 f303 	mul.w	r3, r1, r3
 800a6da:	1ad3      	subs	r3, r2, r3
 800a6dc:	00db      	lsls	r3, r3, #3
 800a6de:	3332      	adds	r3, #50	; 0x32
 800a6e0:	4a65      	ldr	r2, [pc, #404]	; (800a878 <UART_SetConfig+0x384>)
 800a6e2:	fba2 2303 	umull	r2, r3, r2, r3
 800a6e6:	095b      	lsrs	r3, r3, #5
 800a6e8:	f003 0207 	and.w	r2, r3, #7
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4442      	add	r2, r8
 800a6f2:	609a      	str	r2, [r3, #8]
 800a6f4:	e26f      	b.n	800abd6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a6f6:	f7fc fafb 	bl	8006cf0 <HAL_RCC_GetPCLK1Freq>
 800a6fa:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	461d      	mov	r5, r3
 800a700:	f04f 0600 	mov.w	r6, #0
 800a704:	46a8      	mov	r8, r5
 800a706:	46b1      	mov	r9, r6
 800a708:	eb18 0308 	adds.w	r3, r8, r8
 800a70c:	eb49 0409 	adc.w	r4, r9, r9
 800a710:	4698      	mov	r8, r3
 800a712:	46a1      	mov	r9, r4
 800a714:	eb18 0805 	adds.w	r8, r8, r5
 800a718:	eb49 0906 	adc.w	r9, r9, r6
 800a71c:	f04f 0100 	mov.w	r1, #0
 800a720:	f04f 0200 	mov.w	r2, #0
 800a724:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a728:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a72c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a730:	4688      	mov	r8, r1
 800a732:	4691      	mov	r9, r2
 800a734:	eb18 0005 	adds.w	r0, r8, r5
 800a738:	eb49 0106 	adc.w	r1, r9, r6
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	685b      	ldr	r3, [r3, #4]
 800a740:	461d      	mov	r5, r3
 800a742:	f04f 0600 	mov.w	r6, #0
 800a746:	196b      	adds	r3, r5, r5
 800a748:	eb46 0406 	adc.w	r4, r6, r6
 800a74c:	461a      	mov	r2, r3
 800a74e:	4623      	mov	r3, r4
 800a750:	f7f6 fab2 	bl	8000cb8 <__aeabi_uldivmod>
 800a754:	4603      	mov	r3, r0
 800a756:	460c      	mov	r4, r1
 800a758:	461a      	mov	r2, r3
 800a75a:	4b47      	ldr	r3, [pc, #284]	; (800a878 <UART_SetConfig+0x384>)
 800a75c:	fba3 2302 	umull	r2, r3, r3, r2
 800a760:	095b      	lsrs	r3, r3, #5
 800a762:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	461d      	mov	r5, r3
 800a76a:	f04f 0600 	mov.w	r6, #0
 800a76e:	46a9      	mov	r9, r5
 800a770:	46b2      	mov	sl, r6
 800a772:	eb19 0309 	adds.w	r3, r9, r9
 800a776:	eb4a 040a 	adc.w	r4, sl, sl
 800a77a:	4699      	mov	r9, r3
 800a77c:	46a2      	mov	sl, r4
 800a77e:	eb19 0905 	adds.w	r9, r9, r5
 800a782:	eb4a 0a06 	adc.w	sl, sl, r6
 800a786:	f04f 0100 	mov.w	r1, #0
 800a78a:	f04f 0200 	mov.w	r2, #0
 800a78e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a792:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a796:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a79a:	4689      	mov	r9, r1
 800a79c:	4692      	mov	sl, r2
 800a79e:	eb19 0005 	adds.w	r0, r9, r5
 800a7a2:	eb4a 0106 	adc.w	r1, sl, r6
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	685b      	ldr	r3, [r3, #4]
 800a7aa:	461d      	mov	r5, r3
 800a7ac:	f04f 0600 	mov.w	r6, #0
 800a7b0:	196b      	adds	r3, r5, r5
 800a7b2:	eb46 0406 	adc.w	r4, r6, r6
 800a7b6:	461a      	mov	r2, r3
 800a7b8:	4623      	mov	r3, r4
 800a7ba:	f7f6 fa7d 	bl	8000cb8 <__aeabi_uldivmod>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	460c      	mov	r4, r1
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	4b2c      	ldr	r3, [pc, #176]	; (800a878 <UART_SetConfig+0x384>)
 800a7c6:	fba3 1302 	umull	r1, r3, r3, r2
 800a7ca:	095b      	lsrs	r3, r3, #5
 800a7cc:	2164      	movs	r1, #100	; 0x64
 800a7ce:	fb01 f303 	mul.w	r3, r1, r3
 800a7d2:	1ad3      	subs	r3, r2, r3
 800a7d4:	00db      	lsls	r3, r3, #3
 800a7d6:	3332      	adds	r3, #50	; 0x32
 800a7d8:	4a27      	ldr	r2, [pc, #156]	; (800a878 <UART_SetConfig+0x384>)
 800a7da:	fba2 2303 	umull	r2, r3, r2, r3
 800a7de:	095b      	lsrs	r3, r3, #5
 800a7e0:	005b      	lsls	r3, r3, #1
 800a7e2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a7e6:	4498      	add	r8, r3
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	461d      	mov	r5, r3
 800a7ec:	f04f 0600 	mov.w	r6, #0
 800a7f0:	46a9      	mov	r9, r5
 800a7f2:	46b2      	mov	sl, r6
 800a7f4:	eb19 0309 	adds.w	r3, r9, r9
 800a7f8:	eb4a 040a 	adc.w	r4, sl, sl
 800a7fc:	4699      	mov	r9, r3
 800a7fe:	46a2      	mov	sl, r4
 800a800:	eb19 0905 	adds.w	r9, r9, r5
 800a804:	eb4a 0a06 	adc.w	sl, sl, r6
 800a808:	f04f 0100 	mov.w	r1, #0
 800a80c:	f04f 0200 	mov.w	r2, #0
 800a810:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a814:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a818:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a81c:	4689      	mov	r9, r1
 800a81e:	4692      	mov	sl, r2
 800a820:	eb19 0005 	adds.w	r0, r9, r5
 800a824:	eb4a 0106 	adc.w	r1, sl, r6
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	685b      	ldr	r3, [r3, #4]
 800a82c:	461d      	mov	r5, r3
 800a82e:	f04f 0600 	mov.w	r6, #0
 800a832:	196b      	adds	r3, r5, r5
 800a834:	eb46 0406 	adc.w	r4, r6, r6
 800a838:	461a      	mov	r2, r3
 800a83a:	4623      	mov	r3, r4
 800a83c:	f7f6 fa3c 	bl	8000cb8 <__aeabi_uldivmod>
 800a840:	4603      	mov	r3, r0
 800a842:	460c      	mov	r4, r1
 800a844:	461a      	mov	r2, r3
 800a846:	4b0c      	ldr	r3, [pc, #48]	; (800a878 <UART_SetConfig+0x384>)
 800a848:	fba3 1302 	umull	r1, r3, r3, r2
 800a84c:	095b      	lsrs	r3, r3, #5
 800a84e:	2164      	movs	r1, #100	; 0x64
 800a850:	fb01 f303 	mul.w	r3, r1, r3
 800a854:	1ad3      	subs	r3, r2, r3
 800a856:	00db      	lsls	r3, r3, #3
 800a858:	3332      	adds	r3, #50	; 0x32
 800a85a:	4a07      	ldr	r2, [pc, #28]	; (800a878 <UART_SetConfig+0x384>)
 800a85c:	fba2 2303 	umull	r2, r3, r2, r3
 800a860:	095b      	lsrs	r3, r3, #5
 800a862:	f003 0207 	and.w	r2, r3, #7
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	4442      	add	r2, r8
 800a86c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800a86e:	e1b2      	b.n	800abd6 <UART_SetConfig+0x6e2>
 800a870:	40011000 	.word	0x40011000
 800a874:	40011400 	.word	0x40011400
 800a878:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	4ad7      	ldr	r2, [pc, #860]	; (800abe0 <UART_SetConfig+0x6ec>)
 800a882:	4293      	cmp	r3, r2
 800a884:	d005      	beq.n	800a892 <UART_SetConfig+0x39e>
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	4ad6      	ldr	r2, [pc, #856]	; (800abe4 <UART_SetConfig+0x6f0>)
 800a88c:	4293      	cmp	r3, r2
 800a88e:	f040 80d1 	bne.w	800aa34 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800a892:	f7fc fa41 	bl	8006d18 <HAL_RCC_GetPCLK2Freq>
 800a896:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	469a      	mov	sl, r3
 800a89c:	f04f 0b00 	mov.w	fp, #0
 800a8a0:	46d0      	mov	r8, sl
 800a8a2:	46d9      	mov	r9, fp
 800a8a4:	eb18 0308 	adds.w	r3, r8, r8
 800a8a8:	eb49 0409 	adc.w	r4, r9, r9
 800a8ac:	4698      	mov	r8, r3
 800a8ae:	46a1      	mov	r9, r4
 800a8b0:	eb18 080a 	adds.w	r8, r8, sl
 800a8b4:	eb49 090b 	adc.w	r9, r9, fp
 800a8b8:	f04f 0100 	mov.w	r1, #0
 800a8bc:	f04f 0200 	mov.w	r2, #0
 800a8c0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a8c4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a8c8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a8cc:	4688      	mov	r8, r1
 800a8ce:	4691      	mov	r9, r2
 800a8d0:	eb1a 0508 	adds.w	r5, sl, r8
 800a8d4:	eb4b 0609 	adc.w	r6, fp, r9
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	4619      	mov	r1, r3
 800a8de:	f04f 0200 	mov.w	r2, #0
 800a8e2:	f04f 0300 	mov.w	r3, #0
 800a8e6:	f04f 0400 	mov.w	r4, #0
 800a8ea:	0094      	lsls	r4, r2, #2
 800a8ec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a8f0:	008b      	lsls	r3, r1, #2
 800a8f2:	461a      	mov	r2, r3
 800a8f4:	4623      	mov	r3, r4
 800a8f6:	4628      	mov	r0, r5
 800a8f8:	4631      	mov	r1, r6
 800a8fa:	f7f6 f9dd 	bl	8000cb8 <__aeabi_uldivmod>
 800a8fe:	4603      	mov	r3, r0
 800a900:	460c      	mov	r4, r1
 800a902:	461a      	mov	r2, r3
 800a904:	4bb8      	ldr	r3, [pc, #736]	; (800abe8 <UART_SetConfig+0x6f4>)
 800a906:	fba3 2302 	umull	r2, r3, r3, r2
 800a90a:	095b      	lsrs	r3, r3, #5
 800a90c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	469b      	mov	fp, r3
 800a914:	f04f 0c00 	mov.w	ip, #0
 800a918:	46d9      	mov	r9, fp
 800a91a:	46e2      	mov	sl, ip
 800a91c:	eb19 0309 	adds.w	r3, r9, r9
 800a920:	eb4a 040a 	adc.w	r4, sl, sl
 800a924:	4699      	mov	r9, r3
 800a926:	46a2      	mov	sl, r4
 800a928:	eb19 090b 	adds.w	r9, r9, fp
 800a92c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a930:	f04f 0100 	mov.w	r1, #0
 800a934:	f04f 0200 	mov.w	r2, #0
 800a938:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a93c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a940:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a944:	4689      	mov	r9, r1
 800a946:	4692      	mov	sl, r2
 800a948:	eb1b 0509 	adds.w	r5, fp, r9
 800a94c:	eb4c 060a 	adc.w	r6, ip, sl
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	685b      	ldr	r3, [r3, #4]
 800a954:	4619      	mov	r1, r3
 800a956:	f04f 0200 	mov.w	r2, #0
 800a95a:	f04f 0300 	mov.w	r3, #0
 800a95e:	f04f 0400 	mov.w	r4, #0
 800a962:	0094      	lsls	r4, r2, #2
 800a964:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a968:	008b      	lsls	r3, r1, #2
 800a96a:	461a      	mov	r2, r3
 800a96c:	4623      	mov	r3, r4
 800a96e:	4628      	mov	r0, r5
 800a970:	4631      	mov	r1, r6
 800a972:	f7f6 f9a1 	bl	8000cb8 <__aeabi_uldivmod>
 800a976:	4603      	mov	r3, r0
 800a978:	460c      	mov	r4, r1
 800a97a:	461a      	mov	r2, r3
 800a97c:	4b9a      	ldr	r3, [pc, #616]	; (800abe8 <UART_SetConfig+0x6f4>)
 800a97e:	fba3 1302 	umull	r1, r3, r3, r2
 800a982:	095b      	lsrs	r3, r3, #5
 800a984:	2164      	movs	r1, #100	; 0x64
 800a986:	fb01 f303 	mul.w	r3, r1, r3
 800a98a:	1ad3      	subs	r3, r2, r3
 800a98c:	011b      	lsls	r3, r3, #4
 800a98e:	3332      	adds	r3, #50	; 0x32
 800a990:	4a95      	ldr	r2, [pc, #596]	; (800abe8 <UART_SetConfig+0x6f4>)
 800a992:	fba2 2303 	umull	r2, r3, r2, r3
 800a996:	095b      	lsrs	r3, r3, #5
 800a998:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a99c:	4498      	add	r8, r3
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	469b      	mov	fp, r3
 800a9a2:	f04f 0c00 	mov.w	ip, #0
 800a9a6:	46d9      	mov	r9, fp
 800a9a8:	46e2      	mov	sl, ip
 800a9aa:	eb19 0309 	adds.w	r3, r9, r9
 800a9ae:	eb4a 040a 	adc.w	r4, sl, sl
 800a9b2:	4699      	mov	r9, r3
 800a9b4:	46a2      	mov	sl, r4
 800a9b6:	eb19 090b 	adds.w	r9, r9, fp
 800a9ba:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a9be:	f04f 0100 	mov.w	r1, #0
 800a9c2:	f04f 0200 	mov.w	r2, #0
 800a9c6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a9ca:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a9ce:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a9d2:	4689      	mov	r9, r1
 800a9d4:	4692      	mov	sl, r2
 800a9d6:	eb1b 0509 	adds.w	r5, fp, r9
 800a9da:	eb4c 060a 	adc.w	r6, ip, sl
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	685b      	ldr	r3, [r3, #4]
 800a9e2:	4619      	mov	r1, r3
 800a9e4:	f04f 0200 	mov.w	r2, #0
 800a9e8:	f04f 0300 	mov.w	r3, #0
 800a9ec:	f04f 0400 	mov.w	r4, #0
 800a9f0:	0094      	lsls	r4, r2, #2
 800a9f2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a9f6:	008b      	lsls	r3, r1, #2
 800a9f8:	461a      	mov	r2, r3
 800a9fa:	4623      	mov	r3, r4
 800a9fc:	4628      	mov	r0, r5
 800a9fe:	4631      	mov	r1, r6
 800aa00:	f7f6 f95a 	bl	8000cb8 <__aeabi_uldivmod>
 800aa04:	4603      	mov	r3, r0
 800aa06:	460c      	mov	r4, r1
 800aa08:	461a      	mov	r2, r3
 800aa0a:	4b77      	ldr	r3, [pc, #476]	; (800abe8 <UART_SetConfig+0x6f4>)
 800aa0c:	fba3 1302 	umull	r1, r3, r3, r2
 800aa10:	095b      	lsrs	r3, r3, #5
 800aa12:	2164      	movs	r1, #100	; 0x64
 800aa14:	fb01 f303 	mul.w	r3, r1, r3
 800aa18:	1ad3      	subs	r3, r2, r3
 800aa1a:	011b      	lsls	r3, r3, #4
 800aa1c:	3332      	adds	r3, #50	; 0x32
 800aa1e:	4a72      	ldr	r2, [pc, #456]	; (800abe8 <UART_SetConfig+0x6f4>)
 800aa20:	fba2 2303 	umull	r2, r3, r2, r3
 800aa24:	095b      	lsrs	r3, r3, #5
 800aa26:	f003 020f 	and.w	r2, r3, #15
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	4442      	add	r2, r8
 800aa30:	609a      	str	r2, [r3, #8]
 800aa32:	e0d0      	b.n	800abd6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800aa34:	f7fc f95c 	bl	8006cf0 <HAL_RCC_GetPCLK1Freq>
 800aa38:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	469a      	mov	sl, r3
 800aa3e:	f04f 0b00 	mov.w	fp, #0
 800aa42:	46d0      	mov	r8, sl
 800aa44:	46d9      	mov	r9, fp
 800aa46:	eb18 0308 	adds.w	r3, r8, r8
 800aa4a:	eb49 0409 	adc.w	r4, r9, r9
 800aa4e:	4698      	mov	r8, r3
 800aa50:	46a1      	mov	r9, r4
 800aa52:	eb18 080a 	adds.w	r8, r8, sl
 800aa56:	eb49 090b 	adc.w	r9, r9, fp
 800aa5a:	f04f 0100 	mov.w	r1, #0
 800aa5e:	f04f 0200 	mov.w	r2, #0
 800aa62:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800aa66:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800aa6a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800aa6e:	4688      	mov	r8, r1
 800aa70:	4691      	mov	r9, r2
 800aa72:	eb1a 0508 	adds.w	r5, sl, r8
 800aa76:	eb4b 0609 	adc.w	r6, fp, r9
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	685b      	ldr	r3, [r3, #4]
 800aa7e:	4619      	mov	r1, r3
 800aa80:	f04f 0200 	mov.w	r2, #0
 800aa84:	f04f 0300 	mov.w	r3, #0
 800aa88:	f04f 0400 	mov.w	r4, #0
 800aa8c:	0094      	lsls	r4, r2, #2
 800aa8e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aa92:	008b      	lsls	r3, r1, #2
 800aa94:	461a      	mov	r2, r3
 800aa96:	4623      	mov	r3, r4
 800aa98:	4628      	mov	r0, r5
 800aa9a:	4631      	mov	r1, r6
 800aa9c:	f7f6 f90c 	bl	8000cb8 <__aeabi_uldivmod>
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	460c      	mov	r4, r1
 800aaa4:	461a      	mov	r2, r3
 800aaa6:	4b50      	ldr	r3, [pc, #320]	; (800abe8 <UART_SetConfig+0x6f4>)
 800aaa8:	fba3 2302 	umull	r2, r3, r3, r2
 800aaac:	095b      	lsrs	r3, r3, #5
 800aaae:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	469b      	mov	fp, r3
 800aab6:	f04f 0c00 	mov.w	ip, #0
 800aaba:	46d9      	mov	r9, fp
 800aabc:	46e2      	mov	sl, ip
 800aabe:	eb19 0309 	adds.w	r3, r9, r9
 800aac2:	eb4a 040a 	adc.w	r4, sl, sl
 800aac6:	4699      	mov	r9, r3
 800aac8:	46a2      	mov	sl, r4
 800aaca:	eb19 090b 	adds.w	r9, r9, fp
 800aace:	eb4a 0a0c 	adc.w	sl, sl, ip
 800aad2:	f04f 0100 	mov.w	r1, #0
 800aad6:	f04f 0200 	mov.w	r2, #0
 800aada:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aade:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800aae2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800aae6:	4689      	mov	r9, r1
 800aae8:	4692      	mov	sl, r2
 800aaea:	eb1b 0509 	adds.w	r5, fp, r9
 800aaee:	eb4c 060a 	adc.w	r6, ip, sl
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	685b      	ldr	r3, [r3, #4]
 800aaf6:	4619      	mov	r1, r3
 800aaf8:	f04f 0200 	mov.w	r2, #0
 800aafc:	f04f 0300 	mov.w	r3, #0
 800ab00:	f04f 0400 	mov.w	r4, #0
 800ab04:	0094      	lsls	r4, r2, #2
 800ab06:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ab0a:	008b      	lsls	r3, r1, #2
 800ab0c:	461a      	mov	r2, r3
 800ab0e:	4623      	mov	r3, r4
 800ab10:	4628      	mov	r0, r5
 800ab12:	4631      	mov	r1, r6
 800ab14:	f7f6 f8d0 	bl	8000cb8 <__aeabi_uldivmod>
 800ab18:	4603      	mov	r3, r0
 800ab1a:	460c      	mov	r4, r1
 800ab1c:	461a      	mov	r2, r3
 800ab1e:	4b32      	ldr	r3, [pc, #200]	; (800abe8 <UART_SetConfig+0x6f4>)
 800ab20:	fba3 1302 	umull	r1, r3, r3, r2
 800ab24:	095b      	lsrs	r3, r3, #5
 800ab26:	2164      	movs	r1, #100	; 0x64
 800ab28:	fb01 f303 	mul.w	r3, r1, r3
 800ab2c:	1ad3      	subs	r3, r2, r3
 800ab2e:	011b      	lsls	r3, r3, #4
 800ab30:	3332      	adds	r3, #50	; 0x32
 800ab32:	4a2d      	ldr	r2, [pc, #180]	; (800abe8 <UART_SetConfig+0x6f4>)
 800ab34:	fba2 2303 	umull	r2, r3, r2, r3
 800ab38:	095b      	lsrs	r3, r3, #5
 800ab3a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ab3e:	4498      	add	r8, r3
 800ab40:	68bb      	ldr	r3, [r7, #8]
 800ab42:	469b      	mov	fp, r3
 800ab44:	f04f 0c00 	mov.w	ip, #0
 800ab48:	46d9      	mov	r9, fp
 800ab4a:	46e2      	mov	sl, ip
 800ab4c:	eb19 0309 	adds.w	r3, r9, r9
 800ab50:	eb4a 040a 	adc.w	r4, sl, sl
 800ab54:	4699      	mov	r9, r3
 800ab56:	46a2      	mov	sl, r4
 800ab58:	eb19 090b 	adds.w	r9, r9, fp
 800ab5c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ab60:	f04f 0100 	mov.w	r1, #0
 800ab64:	f04f 0200 	mov.w	r2, #0
 800ab68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ab6c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ab70:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ab74:	4689      	mov	r9, r1
 800ab76:	4692      	mov	sl, r2
 800ab78:	eb1b 0509 	adds.w	r5, fp, r9
 800ab7c:	eb4c 060a 	adc.w	r6, ip, sl
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	685b      	ldr	r3, [r3, #4]
 800ab84:	4619      	mov	r1, r3
 800ab86:	f04f 0200 	mov.w	r2, #0
 800ab8a:	f04f 0300 	mov.w	r3, #0
 800ab8e:	f04f 0400 	mov.w	r4, #0
 800ab92:	0094      	lsls	r4, r2, #2
 800ab94:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ab98:	008b      	lsls	r3, r1, #2
 800ab9a:	461a      	mov	r2, r3
 800ab9c:	4623      	mov	r3, r4
 800ab9e:	4628      	mov	r0, r5
 800aba0:	4631      	mov	r1, r6
 800aba2:	f7f6 f889 	bl	8000cb8 <__aeabi_uldivmod>
 800aba6:	4603      	mov	r3, r0
 800aba8:	460c      	mov	r4, r1
 800abaa:	461a      	mov	r2, r3
 800abac:	4b0e      	ldr	r3, [pc, #56]	; (800abe8 <UART_SetConfig+0x6f4>)
 800abae:	fba3 1302 	umull	r1, r3, r3, r2
 800abb2:	095b      	lsrs	r3, r3, #5
 800abb4:	2164      	movs	r1, #100	; 0x64
 800abb6:	fb01 f303 	mul.w	r3, r1, r3
 800abba:	1ad3      	subs	r3, r2, r3
 800abbc:	011b      	lsls	r3, r3, #4
 800abbe:	3332      	adds	r3, #50	; 0x32
 800abc0:	4a09      	ldr	r2, [pc, #36]	; (800abe8 <UART_SetConfig+0x6f4>)
 800abc2:	fba2 2303 	umull	r2, r3, r2, r3
 800abc6:	095b      	lsrs	r3, r3, #5
 800abc8:	f003 020f 	and.w	r2, r3, #15
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	4442      	add	r2, r8
 800abd2:	609a      	str	r2, [r3, #8]
}
 800abd4:	e7ff      	b.n	800abd6 <UART_SetConfig+0x6e2>
 800abd6:	bf00      	nop
 800abd8:	3714      	adds	r7, #20
 800abda:	46bd      	mov	sp, r7
 800abdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abe0:	40011000 	.word	0x40011000
 800abe4:	40011400 	.word	0x40011400
 800abe8:	51eb851f 	.word	0x51eb851f

0800abec <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800abec:	b084      	sub	sp, #16
 800abee:	b480      	push	{r7}
 800abf0:	b085      	sub	sp, #20
 800abf2:	af00      	add	r7, sp, #0
 800abf4:	6078      	str	r0, [r7, #4]
 800abf6:	f107 001c 	add.w	r0, r7, #28
 800abfa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800abfe:	2300      	movs	r3, #0
 800ac00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800ac02:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800ac04:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800ac06:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800ac08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800ac0a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800ac0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800ac0e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800ac10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800ac12:	431a      	orrs	r2, r3
             Init.ClockDiv
 800ac14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800ac16:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800ac18:	68fa      	ldr	r2, [r7, #12]
 800ac1a:	4313      	orrs	r3, r2
 800ac1c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	685b      	ldr	r3, [r3, #4]
 800ac22:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800ac26:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ac2a:	68fa      	ldr	r2, [r7, #12]
 800ac2c:	431a      	orrs	r2, r3
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800ac32:	2300      	movs	r3, #0
}
 800ac34:	4618      	mov	r0, r3
 800ac36:	3714      	adds	r7, #20
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3e:	b004      	add	sp, #16
 800ac40:	4770      	bx	lr

0800ac42 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800ac42:	b480      	push	{r7}
 800ac44:	b083      	sub	sp, #12
 800ac46:	af00      	add	r7, sp, #0
 800ac48:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800ac50:	4618      	mov	r0, r3
 800ac52:	370c      	adds	r7, #12
 800ac54:	46bd      	mov	sp, r7
 800ac56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5a:	4770      	bx	lr

0800ac5c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800ac5c:	b480      	push	{r7}
 800ac5e:	b083      	sub	sp, #12
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
 800ac64:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800ac66:	683b      	ldr	r3, [r7, #0]
 800ac68:	681a      	ldr	r2, [r3, #0]
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ac70:	2300      	movs	r3, #0
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	370c      	adds	r7, #12
 800ac76:	46bd      	mov	sp, r7
 800ac78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7c:	4770      	bx	lr

0800ac7e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800ac7e:	b580      	push	{r7, lr}
 800ac80:	b082      	sub	sp, #8
 800ac82:	af00      	add	r7, sp, #0
 800ac84:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2203      	movs	r2, #3
 800ac8a:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800ac8c:	2002      	movs	r0, #2
 800ac8e:	f7f9 fbc5 	bl	800441c <HAL_Delay>
  
  return HAL_OK;
 800ac92:	2300      	movs	r3, #0
}
 800ac94:	4618      	mov	r0, r3
 800ac96:	3708      	adds	r7, #8
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	bd80      	pop	{r7, pc}

0800ac9c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800ac9c:	b480      	push	{r7}
 800ac9e:	b083      	sub	sp, #12
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f003 0303 	and.w	r3, r3, #3
}
 800acac:	4618      	mov	r0, r3
 800acae:	370c      	adds	r7, #12
 800acb0:	46bd      	mov	sp, r7
 800acb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb6:	4770      	bx	lr

0800acb8 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800acb8:	b480      	push	{r7}
 800acba:	b085      	sub	sp, #20
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
 800acc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800acc2:	2300      	movs	r3, #0
 800acc4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	681a      	ldr	r2, [r3, #0]
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800acd6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800acdc:	431a      	orrs	r2, r3
                       Command->CPSM);
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800ace2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ace4:	68fa      	ldr	r2, [r7, #12]
 800ace6:	4313      	orrs	r3, r2
 800ace8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	68db      	ldr	r3, [r3, #12]
 800acee:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800acf2:	f023 030f 	bic.w	r3, r3, #15
 800acf6:	68fa      	ldr	r2, [r7, #12]
 800acf8:	431a      	orrs	r2, r3
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800acfe:	2300      	movs	r3, #0
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	3714      	adds	r7, #20
 800ad04:	46bd      	mov	sp, r7
 800ad06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0a:	4770      	bx	lr

0800ad0c <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b083      	sub	sp, #12
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	691b      	ldr	r3, [r3, #16]
 800ad18:	b2db      	uxtb	r3, r3
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	370c      	adds	r7, #12
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad24:	4770      	bx	lr

0800ad26 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800ad26:	b480      	push	{r7}
 800ad28:	b085      	sub	sp, #20
 800ad2a:	af00      	add	r7, sp, #0
 800ad2c:	6078      	str	r0, [r7, #4]
 800ad2e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	3314      	adds	r3, #20
 800ad34:	461a      	mov	r2, r3
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	4413      	add	r3, r2
 800ad3a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	681b      	ldr	r3, [r3, #0]
}  
 800ad40:	4618      	mov	r0, r3
 800ad42:	3714      	adds	r7, #20
 800ad44:	46bd      	mov	sp, r7
 800ad46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4a:	4770      	bx	lr

0800ad4c <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800ad4c:	b480      	push	{r7}
 800ad4e:	b085      	sub	sp, #20
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
 800ad54:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ad56:	2300      	movs	r3, #0
 800ad58:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	681a      	ldr	r2, [r3, #0]
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	685a      	ldr	r2, [r3, #4]
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ad6a:	683b      	ldr	r3, [r7, #0]
 800ad6c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ad72:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800ad78:	431a      	orrs	r2, r3
                       Data->DPSM);
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800ad7e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ad80:	68fa      	ldr	r2, [r7, #12]
 800ad82:	4313      	orrs	r3, r2
 800ad84:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad8a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	431a      	orrs	r2, r3
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800ad96:	2300      	movs	r3, #0

}
 800ad98:	4618      	mov	r0, r3
 800ad9a:	3714      	adds	r7, #20
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada2:	4770      	bx	lr

0800ada4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b088      	sub	sp, #32
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
 800adac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800adb2:	2310      	movs	r3, #16
 800adb4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800adb6:	2340      	movs	r3, #64	; 0x40
 800adb8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800adba:	2300      	movs	r3, #0
 800adbc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800adbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800adc2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800adc4:	f107 0308 	add.w	r3, r7, #8
 800adc8:	4619      	mov	r1, r3
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	f7ff ff74 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800add0:	f241 3288 	movw	r2, #5000	; 0x1388
 800add4:	2110      	movs	r1, #16
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f000 fa40 	bl	800b25c <SDMMC_GetCmdResp1>
 800addc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800adde:	69fb      	ldr	r3, [r7, #28]
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	3720      	adds	r7, #32
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}

0800ade8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b088      	sub	sp, #32
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800adf6:	2311      	movs	r3, #17
 800adf8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800adfa:	2340      	movs	r3, #64	; 0x40
 800adfc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800adfe:	2300      	movs	r3, #0
 800ae00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ae02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae06:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae08:	f107 0308 	add.w	r3, r7, #8
 800ae0c:	4619      	mov	r1, r3
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	f7ff ff52 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800ae14:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae18:	2111      	movs	r1, #17
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f000 fa1e 	bl	800b25c <SDMMC_GetCmdResp1>
 800ae20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae22:	69fb      	ldr	r3, [r7, #28]
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	3720      	adds	r7, #32
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	bd80      	pop	{r7, pc}

0800ae2c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b088      	sub	sp, #32
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
 800ae34:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ae3a:	2312      	movs	r3, #18
 800ae3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ae3e:	2340      	movs	r3, #64	; 0x40
 800ae40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ae42:	2300      	movs	r3, #0
 800ae44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ae46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae4a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae4c:	f107 0308 	add.w	r3, r7, #8
 800ae50:	4619      	mov	r1, r3
 800ae52:	6878      	ldr	r0, [r7, #4]
 800ae54:	f7ff ff30 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800ae58:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae5c:	2112      	movs	r1, #18
 800ae5e:	6878      	ldr	r0, [r7, #4]
 800ae60:	f000 f9fc 	bl	800b25c <SDMMC_GetCmdResp1>
 800ae64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae66:	69fb      	ldr	r3, [r7, #28]
}
 800ae68:	4618      	mov	r0, r3
 800ae6a:	3720      	adds	r7, #32
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	bd80      	pop	{r7, pc}

0800ae70 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b088      	sub	sp, #32
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
 800ae78:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800ae7e:	2318      	movs	r3, #24
 800ae80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ae82:	2340      	movs	r3, #64	; 0x40
 800ae84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ae86:	2300      	movs	r3, #0
 800ae88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ae8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae8e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae90:	f107 0308 	add.w	r3, r7, #8
 800ae94:	4619      	mov	r1, r3
 800ae96:	6878      	ldr	r0, [r7, #4]
 800ae98:	f7ff ff0e 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800ae9c:	f241 3288 	movw	r2, #5000	; 0x1388
 800aea0:	2118      	movs	r1, #24
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f000 f9da 	bl	800b25c <SDMMC_GetCmdResp1>
 800aea8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aeaa:	69fb      	ldr	r3, [r7, #28]
}
 800aeac:	4618      	mov	r0, r3
 800aeae:	3720      	adds	r7, #32
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	bd80      	pop	{r7, pc}

0800aeb4 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b088      	sub	sp, #32
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
 800aebc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800aec2:	2319      	movs	r3, #25
 800aec4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aec6:	2340      	movs	r3, #64	; 0x40
 800aec8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aeca:	2300      	movs	r3, #0
 800aecc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aece:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aed2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aed4:	f107 0308 	add.w	r3, r7, #8
 800aed8:	4619      	mov	r1, r3
 800aeda:	6878      	ldr	r0, [r7, #4]
 800aedc:	f7ff feec 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800aee0:	f241 3288 	movw	r2, #5000	; 0x1388
 800aee4:	2119      	movs	r1, #25
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f000 f9b8 	bl	800b25c <SDMMC_GetCmdResp1>
 800aeec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aeee:	69fb      	ldr	r3, [r7, #28]
}
 800aef0:	4618      	mov	r0, r3
 800aef2:	3720      	adds	r7, #32
 800aef4:	46bd      	mov	sp, r7
 800aef6:	bd80      	pop	{r7, pc}

0800aef8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b088      	sub	sp, #32
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800af00:	2300      	movs	r3, #0
 800af02:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800af04:	230c      	movs	r3, #12
 800af06:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800af08:	2340      	movs	r3, #64	; 0x40
 800af0a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800af0c:	2300      	movs	r3, #0
 800af0e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800af10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af14:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800af16:	f107 0308 	add.w	r3, r7, #8
 800af1a:	4619      	mov	r1, r3
 800af1c:	6878      	ldr	r0, [r7, #4]
 800af1e:	f7ff fecb 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800af22:	4a05      	ldr	r2, [pc, #20]	; (800af38 <SDMMC_CmdStopTransfer+0x40>)
 800af24:	210c      	movs	r1, #12
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f000 f998 	bl	800b25c <SDMMC_GetCmdResp1>
 800af2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af2e:	69fb      	ldr	r3, [r7, #28]
}
 800af30:	4618      	mov	r0, r3
 800af32:	3720      	adds	r7, #32
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}
 800af38:	05f5e100 	.word	0x05f5e100

0800af3c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b08a      	sub	sp, #40	; 0x28
 800af40:	af00      	add	r7, sp, #0
 800af42:	60f8      	str	r0, [r7, #12]
 800af44:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800af4c:	2307      	movs	r3, #7
 800af4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800af50:	2340      	movs	r3, #64	; 0x40
 800af52:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800af54:	2300      	movs	r3, #0
 800af56:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800af58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af5c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800af5e:	f107 0310 	add.w	r3, r7, #16
 800af62:	4619      	mov	r1, r3
 800af64:	68f8      	ldr	r0, [r7, #12]
 800af66:	f7ff fea7 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800af6a:	f241 3288 	movw	r2, #5000	; 0x1388
 800af6e:	2107      	movs	r1, #7
 800af70:	68f8      	ldr	r0, [r7, #12]
 800af72:	f000 f973 	bl	800b25c <SDMMC_GetCmdResp1>
 800af76:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800af78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800af7a:	4618      	mov	r0, r3
 800af7c:	3728      	adds	r7, #40	; 0x28
 800af7e:	46bd      	mov	sp, r7
 800af80:	bd80      	pop	{r7, pc}

0800af82 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800af82:	b580      	push	{r7, lr}
 800af84:	b088      	sub	sp, #32
 800af86:	af00      	add	r7, sp, #0
 800af88:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800af8a:	2300      	movs	r3, #0
 800af8c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800af8e:	2300      	movs	r3, #0
 800af90:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800af92:	2300      	movs	r3, #0
 800af94:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800af96:	2300      	movs	r3, #0
 800af98:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800af9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af9e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800afa0:	f107 0308 	add.w	r3, r7, #8
 800afa4:	4619      	mov	r1, r3
 800afa6:	6878      	ldr	r0, [r7, #4]
 800afa8:	f7ff fe86 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f000 f92d 	bl	800b20c <SDMMC_GetCmdError>
 800afb2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800afb4:	69fb      	ldr	r3, [r7, #28]
}
 800afb6:	4618      	mov	r0, r3
 800afb8:	3720      	adds	r7, #32
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}

0800afbe <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800afbe:	b580      	push	{r7, lr}
 800afc0:	b088      	sub	sp, #32
 800afc2:	af00      	add	r7, sp, #0
 800afc4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800afc6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800afca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800afcc:	2308      	movs	r3, #8
 800afce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800afd0:	2340      	movs	r3, #64	; 0x40
 800afd2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800afd4:	2300      	movs	r3, #0
 800afd6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800afd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800afdc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800afde:	f107 0308 	add.w	r3, r7, #8
 800afe2:	4619      	mov	r1, r3
 800afe4:	6878      	ldr	r0, [r7, #4]
 800afe6:	f7ff fe67 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f000 fb16 	bl	800b61c <SDMMC_GetCmdResp7>
 800aff0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aff2:	69fb      	ldr	r3, [r7, #28]
}
 800aff4:	4618      	mov	r0, r3
 800aff6:	3720      	adds	r7, #32
 800aff8:	46bd      	mov	sp, r7
 800affa:	bd80      	pop	{r7, pc}

0800affc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800affc:	b580      	push	{r7, lr}
 800affe:	b088      	sub	sp, #32
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
 800b004:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b00a:	2337      	movs	r3, #55	; 0x37
 800b00c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b00e:	2340      	movs	r3, #64	; 0x40
 800b010:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b012:	2300      	movs	r3, #0
 800b014:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b016:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b01a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b01c:	f107 0308 	add.w	r3, r7, #8
 800b020:	4619      	mov	r1, r3
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	f7ff fe48 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b028:	f241 3288 	movw	r2, #5000	; 0x1388
 800b02c:	2137      	movs	r1, #55	; 0x37
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f000 f914 	bl	800b25c <SDMMC_GetCmdResp1>
 800b034:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b036:	69fb      	ldr	r3, [r7, #28]
}
 800b038:	4618      	mov	r0, r3
 800b03a:	3720      	adds	r7, #32
 800b03c:	46bd      	mov	sp, r7
 800b03e:	bd80      	pop	{r7, pc}

0800b040 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b088      	sub	sp, #32
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
 800b048:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b04a:	683b      	ldr	r3, [r7, #0]
 800b04c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b050:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b054:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b056:	2329      	movs	r3, #41	; 0x29
 800b058:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b05a:	2340      	movs	r3, #64	; 0x40
 800b05c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b05e:	2300      	movs	r3, #0
 800b060:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b062:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b066:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b068:	f107 0308 	add.w	r3, r7, #8
 800b06c:	4619      	mov	r1, r3
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f7ff fe22 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f000 fa23 	bl	800b4c0 <SDMMC_GetCmdResp3>
 800b07a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b07c:	69fb      	ldr	r3, [r7, #28]
}
 800b07e:	4618      	mov	r0, r3
 800b080:	3720      	adds	r7, #32
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}

0800b086 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800b086:	b580      	push	{r7, lr}
 800b088:	b088      	sub	sp, #32
 800b08a:	af00      	add	r7, sp, #0
 800b08c:	6078      	str	r0, [r7, #4]
 800b08e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800b094:	2306      	movs	r3, #6
 800b096:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b098:	2340      	movs	r3, #64	; 0x40
 800b09a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b09c:	2300      	movs	r3, #0
 800b09e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b0a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0a4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b0a6:	f107 0308 	add.w	r3, r7, #8
 800b0aa:	4619      	mov	r1, r3
 800b0ac:	6878      	ldr	r0, [r7, #4]
 800b0ae:	f7ff fe03 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800b0b2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0b6:	2106      	movs	r1, #6
 800b0b8:	6878      	ldr	r0, [r7, #4]
 800b0ba:	f000 f8cf 	bl	800b25c <SDMMC_GetCmdResp1>
 800b0be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0c0:	69fb      	ldr	r3, [r7, #28]
}
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	3720      	adds	r7, #32
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}

0800b0ca <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800b0ca:	b580      	push	{r7, lr}
 800b0cc:	b088      	sub	sp, #32
 800b0ce:	af00      	add	r7, sp, #0
 800b0d0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800b0d6:	2333      	movs	r3, #51	; 0x33
 800b0d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b0da:	2340      	movs	r3, #64	; 0x40
 800b0dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b0e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b0e8:	f107 0308 	add.w	r3, r7, #8
 800b0ec:	4619      	mov	r1, r3
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f7ff fde2 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800b0f4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0f8:	2133      	movs	r1, #51	; 0x33
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f000 f8ae 	bl	800b25c <SDMMC_GetCmdResp1>
 800b100:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b102:	69fb      	ldr	r3, [r7, #28]
}
 800b104:	4618      	mov	r0, r3
 800b106:	3720      	adds	r7, #32
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}

0800b10c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b088      	sub	sp, #32
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b114:	2300      	movs	r3, #0
 800b116:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b118:	2302      	movs	r3, #2
 800b11a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b11c:	23c0      	movs	r3, #192	; 0xc0
 800b11e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b120:	2300      	movs	r3, #0
 800b122:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b124:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b128:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b12a:	f107 0308 	add.w	r3, r7, #8
 800b12e:	4619      	mov	r1, r3
 800b130:	6878      	ldr	r0, [r7, #4]
 800b132:	f7ff fdc1 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f000 f97c 	bl	800b434 <SDMMC_GetCmdResp2>
 800b13c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b13e:	69fb      	ldr	r3, [r7, #28]
}
 800b140:	4618      	mov	r0, r3
 800b142:	3720      	adds	r7, #32
 800b144:	46bd      	mov	sp, r7
 800b146:	bd80      	pop	{r7, pc}

0800b148 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b088      	sub	sp, #32
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
 800b150:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b156:	2309      	movs	r3, #9
 800b158:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b15a:	23c0      	movs	r3, #192	; 0xc0
 800b15c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b15e:	2300      	movs	r3, #0
 800b160:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b162:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b166:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b168:	f107 0308 	add.w	r3, r7, #8
 800b16c:	4619      	mov	r1, r3
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f7ff fda2 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f000 f95d 	bl	800b434 <SDMMC_GetCmdResp2>
 800b17a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b17c:	69fb      	ldr	r3, [r7, #28]
}
 800b17e:	4618      	mov	r0, r3
 800b180:	3720      	adds	r7, #32
 800b182:	46bd      	mov	sp, r7
 800b184:	bd80      	pop	{r7, pc}

0800b186 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b186:	b580      	push	{r7, lr}
 800b188:	b088      	sub	sp, #32
 800b18a:	af00      	add	r7, sp, #0
 800b18c:	6078      	str	r0, [r7, #4]
 800b18e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b190:	2300      	movs	r3, #0
 800b192:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b194:	2303      	movs	r3, #3
 800b196:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b198:	2340      	movs	r3, #64	; 0x40
 800b19a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b19c:	2300      	movs	r3, #0
 800b19e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1a4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1a6:	f107 0308 	add.w	r3, r7, #8
 800b1aa:	4619      	mov	r1, r3
 800b1ac:	6878      	ldr	r0, [r7, #4]
 800b1ae:	f7ff fd83 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b1b2:	683a      	ldr	r2, [r7, #0]
 800b1b4:	2103      	movs	r1, #3
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f000 f9bc 	bl	800b534 <SDMMC_GetCmdResp6>
 800b1bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1be:	69fb      	ldr	r3, [r7, #28]
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	3720      	adds	r7, #32
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd80      	pop	{r7, pc}

0800b1c8 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b088      	sub	sp, #32
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
 800b1d0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b1d6:	230d      	movs	r3, #13
 800b1d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b1da:	2340      	movs	r3, #64	; 0x40
 800b1dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1de:	2300      	movs	r3, #0
 800b1e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1e8:	f107 0308 	add.w	r3, r7, #8
 800b1ec:	4619      	mov	r1, r3
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f7ff fd62 	bl	800acb8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b1f4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1f8:	210d      	movs	r1, #13
 800b1fa:	6878      	ldr	r0, [r7, #4]
 800b1fc:	f000 f82e 	bl	800b25c <SDMMC_GetCmdResp1>
 800b200:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b202:	69fb      	ldr	r3, [r7, #28]
}
 800b204:	4618      	mov	r0, r3
 800b206:	3720      	adds	r7, #32
 800b208:	46bd      	mov	sp, r7
 800b20a:	bd80      	pop	{r7, pc}

0800b20c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b20c:	b490      	push	{r4, r7}
 800b20e:	b082      	sub	sp, #8
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b214:	4b0f      	ldr	r3, [pc, #60]	; (800b254 <SDMMC_GetCmdError+0x48>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	4a0f      	ldr	r2, [pc, #60]	; (800b258 <SDMMC_GetCmdError+0x4c>)
 800b21a:	fba2 2303 	umull	r2, r3, r2, r3
 800b21e:	0a5b      	lsrs	r3, r3, #9
 800b220:	f241 3288 	movw	r2, #5000	; 0x1388
 800b224:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b228:	4623      	mov	r3, r4
 800b22a:	1e5c      	subs	r4, r3, #1
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d102      	bne.n	800b236 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b230:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b234:	e009      	b.n	800b24a <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b23a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d0f2      	beq.n	800b228 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	22c5      	movs	r2, #197	; 0xc5
 800b246:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800b248:	2300      	movs	r3, #0
}
 800b24a:	4618      	mov	r0, r3
 800b24c:	3708      	adds	r7, #8
 800b24e:	46bd      	mov	sp, r7
 800b250:	bc90      	pop	{r4, r7}
 800b252:	4770      	bx	lr
 800b254:	20000000 	.word	0x20000000
 800b258:	10624dd3 	.word	0x10624dd3

0800b25c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b25c:	b590      	push	{r4, r7, lr}
 800b25e:	b087      	sub	sp, #28
 800b260:	af00      	add	r7, sp, #0
 800b262:	60f8      	str	r0, [r7, #12]
 800b264:	460b      	mov	r3, r1
 800b266:	607a      	str	r2, [r7, #4]
 800b268:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b26a:	4b6f      	ldr	r3, [pc, #444]	; (800b428 <SDMMC_GetCmdResp1+0x1cc>)
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	4a6f      	ldr	r2, [pc, #444]	; (800b42c <SDMMC_GetCmdResp1+0x1d0>)
 800b270:	fba2 2303 	umull	r2, r3, r2, r3
 800b274:	0a5b      	lsrs	r3, r3, #9
 800b276:	687a      	ldr	r2, [r7, #4]
 800b278:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b27c:	4623      	mov	r3, r4
 800b27e:	1e5c      	subs	r4, r3, #1
 800b280:	2b00      	cmp	r3, #0
 800b282:	d102      	bne.n	800b28a <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b284:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b288:	e0c9      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b28e:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b290:	697b      	ldr	r3, [r7, #20]
 800b292:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b296:	2b00      	cmp	r3, #0
 800b298:	d0f0      	beq.n	800b27c <SDMMC_GetCmdResp1+0x20>
 800b29a:	697b      	ldr	r3, [r7, #20]
 800b29c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d1eb      	bne.n	800b27c <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2a8:	f003 0304 	and.w	r3, r3, #4
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d004      	beq.n	800b2ba <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	2204      	movs	r2, #4
 800b2b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b2b6:	2304      	movs	r3, #4
 800b2b8:	e0b1      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2be:	f003 0301 	and.w	r3, r3, #1
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d004      	beq.n	800b2d0 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	2201      	movs	r2, #1
 800b2ca:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	e0a6      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	22c5      	movs	r2, #197	; 0xc5
 800b2d4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b2d6:	68f8      	ldr	r0, [r7, #12]
 800b2d8:	f7ff fd18 	bl	800ad0c <SDIO_GetCommandResponse>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	461a      	mov	r2, r3
 800b2e0:	7afb      	ldrb	r3, [r7, #11]
 800b2e2:	4293      	cmp	r3, r2
 800b2e4:	d001      	beq.n	800b2ea <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	e099      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b2ea:	2100      	movs	r1, #0
 800b2ec:	68f8      	ldr	r0, [r7, #12]
 800b2ee:	f7ff fd1a 	bl	800ad26 <SDIO_GetResponse>
 800b2f2:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b2f4:	693a      	ldr	r2, [r7, #16]
 800b2f6:	4b4e      	ldr	r3, [pc, #312]	; (800b430 <SDMMC_GetCmdResp1+0x1d4>)
 800b2f8:	4013      	ands	r3, r2
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d101      	bne.n	800b302 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800b2fe:	2300      	movs	r3, #0
 800b300:	e08d      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b302:	693b      	ldr	r3, [r7, #16]
 800b304:	2b00      	cmp	r3, #0
 800b306:	da02      	bge.n	800b30e <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b308:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b30c:	e087      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b30e:	693b      	ldr	r3, [r7, #16]
 800b310:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b314:	2b00      	cmp	r3, #0
 800b316:	d001      	beq.n	800b31c <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b318:	2340      	movs	r3, #64	; 0x40
 800b31a:	e080      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b31c:	693b      	ldr	r3, [r7, #16]
 800b31e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b322:	2b00      	cmp	r3, #0
 800b324:	d001      	beq.n	800b32a <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b326:	2380      	movs	r3, #128	; 0x80
 800b328:	e079      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b32a:	693b      	ldr	r3, [r7, #16]
 800b32c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b330:	2b00      	cmp	r3, #0
 800b332:	d002      	beq.n	800b33a <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b334:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b338:	e071      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b33a:	693b      	ldr	r3, [r7, #16]
 800b33c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b340:	2b00      	cmp	r3, #0
 800b342:	d002      	beq.n	800b34a <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b344:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b348:	e069      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b34a:	693b      	ldr	r3, [r7, #16]
 800b34c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b350:	2b00      	cmp	r3, #0
 800b352:	d002      	beq.n	800b35a <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b354:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b358:	e061      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b35a:	693b      	ldr	r3, [r7, #16]
 800b35c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b360:	2b00      	cmp	r3, #0
 800b362:	d002      	beq.n	800b36a <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b364:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b368:	e059      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b36a:	693b      	ldr	r3, [r7, #16]
 800b36c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b370:	2b00      	cmp	r3, #0
 800b372:	d002      	beq.n	800b37a <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b374:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b378:	e051      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b37a:	693b      	ldr	r3, [r7, #16]
 800b37c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b380:	2b00      	cmp	r3, #0
 800b382:	d002      	beq.n	800b38a <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b384:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b388:	e049      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b38a:	693b      	ldr	r3, [r7, #16]
 800b38c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b390:	2b00      	cmp	r3, #0
 800b392:	d002      	beq.n	800b39a <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b394:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b398:	e041      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b39a:	693b      	ldr	r3, [r7, #16]
 800b39c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d002      	beq.n	800b3aa <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800b3a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b3a8:	e039      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b3aa:	693b      	ldr	r3, [r7, #16]
 800b3ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d002      	beq.n	800b3ba <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b3b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b3b8:	e031      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b3ba:	693b      	ldr	r3, [r7, #16]
 800b3bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d002      	beq.n	800b3ca <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b3c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b3c8:	e029      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b3ca:	693b      	ldr	r3, [r7, #16]
 800b3cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d002      	beq.n	800b3da <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b3d4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b3d8:	e021      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d002      	beq.n	800b3ea <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b3e4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b3e8:	e019      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b3ea:	693b      	ldr	r3, [r7, #16]
 800b3ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d002      	beq.n	800b3fa <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b3f4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b3f8:	e011      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b400:	2b00      	cmp	r3, #0
 800b402:	d002      	beq.n	800b40a <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b404:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b408:	e009      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b40a:	693b      	ldr	r3, [r7, #16]
 800b40c:	f003 0308 	and.w	r3, r3, #8
 800b410:	2b00      	cmp	r3, #0
 800b412:	d002      	beq.n	800b41a <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b414:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b418:	e001      	b.n	800b41e <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b41a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b41e:	4618      	mov	r0, r3
 800b420:	371c      	adds	r7, #28
 800b422:	46bd      	mov	sp, r7
 800b424:	bd90      	pop	{r4, r7, pc}
 800b426:	bf00      	nop
 800b428:	20000000 	.word	0x20000000
 800b42c:	10624dd3 	.word	0x10624dd3
 800b430:	fdffe008 	.word	0xfdffe008

0800b434 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b434:	b490      	push	{r4, r7}
 800b436:	b084      	sub	sp, #16
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b43c:	4b1e      	ldr	r3, [pc, #120]	; (800b4b8 <SDMMC_GetCmdResp2+0x84>)
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	4a1e      	ldr	r2, [pc, #120]	; (800b4bc <SDMMC_GetCmdResp2+0x88>)
 800b442:	fba2 2303 	umull	r2, r3, r2, r3
 800b446:	0a5b      	lsrs	r3, r3, #9
 800b448:	f241 3288 	movw	r2, #5000	; 0x1388
 800b44c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b450:	4623      	mov	r3, r4
 800b452:	1e5c      	subs	r4, r3, #1
 800b454:	2b00      	cmp	r3, #0
 800b456:	d102      	bne.n	800b45e <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b458:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b45c:	e026      	b.n	800b4ac <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b462:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d0f0      	beq.n	800b450 <SDMMC_GetCmdResp2+0x1c>
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b474:	2b00      	cmp	r3, #0
 800b476:	d1eb      	bne.n	800b450 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b47c:	f003 0304 	and.w	r3, r3, #4
 800b480:	2b00      	cmp	r3, #0
 800b482:	d004      	beq.n	800b48e <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2204      	movs	r2, #4
 800b488:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b48a:	2304      	movs	r3, #4
 800b48c:	e00e      	b.n	800b4ac <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b492:	f003 0301 	and.w	r3, r3, #1
 800b496:	2b00      	cmp	r3, #0
 800b498:	d004      	beq.n	800b4a4 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2201      	movs	r2, #1
 800b49e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	e003      	b.n	800b4ac <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	22c5      	movs	r2, #197	; 0xc5
 800b4a8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b4aa:	2300      	movs	r3, #0
}
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	3710      	adds	r7, #16
 800b4b0:	46bd      	mov	sp, r7
 800b4b2:	bc90      	pop	{r4, r7}
 800b4b4:	4770      	bx	lr
 800b4b6:	bf00      	nop
 800b4b8:	20000000 	.word	0x20000000
 800b4bc:	10624dd3 	.word	0x10624dd3

0800b4c0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b4c0:	b490      	push	{r4, r7}
 800b4c2:	b084      	sub	sp, #16
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b4c8:	4b18      	ldr	r3, [pc, #96]	; (800b52c <SDMMC_GetCmdResp3+0x6c>)
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	4a18      	ldr	r2, [pc, #96]	; (800b530 <SDMMC_GetCmdResp3+0x70>)
 800b4ce:	fba2 2303 	umull	r2, r3, r2, r3
 800b4d2:	0a5b      	lsrs	r3, r3, #9
 800b4d4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b4d8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b4dc:	4623      	mov	r3, r4
 800b4de:	1e5c      	subs	r4, r3, #1
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d102      	bne.n	800b4ea <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b4e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b4e8:	e01b      	b.n	800b522 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4ee:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d0f0      	beq.n	800b4dc <SDMMC_GetCmdResp3+0x1c>
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b500:	2b00      	cmp	r3, #0
 800b502:	d1eb      	bne.n	800b4dc <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b508:	f003 0304 	and.w	r3, r3, #4
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d004      	beq.n	800b51a <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2204      	movs	r2, #4
 800b514:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b516:	2304      	movs	r3, #4
 800b518:	e003      	b.n	800b522 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	22c5      	movs	r2, #197	; 0xc5
 800b51e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b520:	2300      	movs	r3, #0
}
 800b522:	4618      	mov	r0, r3
 800b524:	3710      	adds	r7, #16
 800b526:	46bd      	mov	sp, r7
 800b528:	bc90      	pop	{r4, r7}
 800b52a:	4770      	bx	lr
 800b52c:	20000000 	.word	0x20000000
 800b530:	10624dd3 	.word	0x10624dd3

0800b534 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b534:	b590      	push	{r4, r7, lr}
 800b536:	b087      	sub	sp, #28
 800b538:	af00      	add	r7, sp, #0
 800b53a:	60f8      	str	r0, [r7, #12]
 800b53c:	460b      	mov	r3, r1
 800b53e:	607a      	str	r2, [r7, #4]
 800b540:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b542:	4b34      	ldr	r3, [pc, #208]	; (800b614 <SDMMC_GetCmdResp6+0xe0>)
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	4a34      	ldr	r2, [pc, #208]	; (800b618 <SDMMC_GetCmdResp6+0xe4>)
 800b548:	fba2 2303 	umull	r2, r3, r2, r3
 800b54c:	0a5b      	lsrs	r3, r3, #9
 800b54e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b552:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b556:	4623      	mov	r3, r4
 800b558:	1e5c      	subs	r4, r3, #1
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d102      	bne.n	800b564 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b55e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b562:	e052      	b.n	800b60a <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b568:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b56a:	697b      	ldr	r3, [r7, #20]
 800b56c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b570:	2b00      	cmp	r3, #0
 800b572:	d0f0      	beq.n	800b556 <SDMMC_GetCmdResp6+0x22>
 800b574:	697b      	ldr	r3, [r7, #20]
 800b576:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d1eb      	bne.n	800b556 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b582:	f003 0304 	and.w	r3, r3, #4
 800b586:	2b00      	cmp	r3, #0
 800b588:	d004      	beq.n	800b594 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	2204      	movs	r2, #4
 800b58e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b590:	2304      	movs	r3, #4
 800b592:	e03a      	b.n	800b60a <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b598:	f003 0301 	and.w	r3, r3, #1
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d004      	beq.n	800b5aa <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b5a6:	2301      	movs	r3, #1
 800b5a8:	e02f      	b.n	800b60a <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b5aa:	68f8      	ldr	r0, [r7, #12]
 800b5ac:	f7ff fbae 	bl	800ad0c <SDIO_GetCommandResponse>
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	461a      	mov	r2, r3
 800b5b4:	7afb      	ldrb	r3, [r7, #11]
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d001      	beq.n	800b5be <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b5ba:	2301      	movs	r3, #1
 800b5bc:	e025      	b.n	800b60a <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	22c5      	movs	r2, #197	; 0xc5
 800b5c2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b5c4:	2100      	movs	r1, #0
 800b5c6:	68f8      	ldr	r0, [r7, #12]
 800b5c8:	f7ff fbad 	bl	800ad26 <SDIO_GetResponse>
 800b5cc:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d106      	bne.n	800b5e6 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b5d8:	693b      	ldr	r3, [r7, #16]
 800b5da:	0c1b      	lsrs	r3, r3, #16
 800b5dc:	b29a      	uxth	r2, r3
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	e011      	b.n	800b60a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b5e6:	693b      	ldr	r3, [r7, #16]
 800b5e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d002      	beq.n	800b5f6 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b5f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b5f4:	e009      	b.n	800b60a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b5f6:	693b      	ldr	r3, [r7, #16]
 800b5f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d002      	beq.n	800b606 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b600:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b604:	e001      	b.n	800b60a <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b606:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	371c      	adds	r7, #28
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd90      	pop	{r4, r7, pc}
 800b612:	bf00      	nop
 800b614:	20000000 	.word	0x20000000
 800b618:	10624dd3 	.word	0x10624dd3

0800b61c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b61c:	b490      	push	{r4, r7}
 800b61e:	b084      	sub	sp, #16
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b624:	4b21      	ldr	r3, [pc, #132]	; (800b6ac <SDMMC_GetCmdResp7+0x90>)
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	4a21      	ldr	r2, [pc, #132]	; (800b6b0 <SDMMC_GetCmdResp7+0x94>)
 800b62a:	fba2 2303 	umull	r2, r3, r2, r3
 800b62e:	0a5b      	lsrs	r3, r3, #9
 800b630:	f241 3288 	movw	r2, #5000	; 0x1388
 800b634:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b638:	4623      	mov	r3, r4
 800b63a:	1e5c      	subs	r4, r3, #1
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d102      	bne.n	800b646 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b640:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b644:	e02c      	b.n	800b6a0 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b64a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b652:	2b00      	cmp	r3, #0
 800b654:	d0f0      	beq.n	800b638 <SDMMC_GetCmdResp7+0x1c>
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d1eb      	bne.n	800b638 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b664:	f003 0304 	and.w	r3, r3, #4
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d004      	beq.n	800b676 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2204      	movs	r2, #4
 800b670:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b672:	2304      	movs	r3, #4
 800b674:	e014      	b.n	800b6a0 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b67a:	f003 0301 	and.w	r3, r3, #1
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d004      	beq.n	800b68c <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2201      	movs	r2, #1
 800b686:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b688:	2301      	movs	r3, #1
 800b68a:	e009      	b.n	800b6a0 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b690:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b694:	2b00      	cmp	r3, #0
 800b696:	d002      	beq.n	800b69e <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2240      	movs	r2, #64	; 0x40
 800b69c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b69e:	2300      	movs	r3, #0
  
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3710      	adds	r7, #16
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bc90      	pop	{r4, r7}
 800b6a8:	4770      	bx	lr
 800b6aa:	bf00      	nop
 800b6ac:	20000000 	.word	0x20000000
 800b6b0:	10624dd3 	.word	0x10624dd3

0800b6b4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b6b8:	4904      	ldr	r1, [pc, #16]	; (800b6cc <MX_FATFS_Init+0x18>)
 800b6ba:	4805      	ldr	r0, [pc, #20]	; (800b6d0 <MX_FATFS_Init+0x1c>)
 800b6bc:	f004 f874 	bl	800f7a8 <FATFS_LinkDriver>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	461a      	mov	r2, r3
 800b6c4:	4b03      	ldr	r3, [pc, #12]	; (800b6d4 <MX_FATFS_Init+0x20>)
 800b6c6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b6c8:	bf00      	nop
 800b6ca:	bd80      	pop	{r7, pc}
 800b6cc:	20003030 	.word	0x20003030
 800b6d0:	08014884 	.word	0x08014884
 800b6d4:	2000302c 	.word	0x2000302c

0800b6d8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b6d8:	b480      	push	{r7}
 800b6da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b6dc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b6de:	4618      	mov	r0, r3
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e6:	4770      	bx	lr

0800b6e8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b082      	sub	sp, #8
 800b6ec:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b6f2:	f000 f896 	bl	800b822 <BSP_SD_IsDetected>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	2b01      	cmp	r3, #1
 800b6fa:	d001      	beq.n	800b700 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	e012      	b.n	800b726 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b700:	480b      	ldr	r0, [pc, #44]	; (800b730 <BSP_SD_Init+0x48>)
 800b702:	f7fb ff9d 	bl	8007640 <HAL_SD_Init>
 800b706:	4603      	mov	r3, r0
 800b708:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b70a:	79fb      	ldrb	r3, [r7, #7]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d109      	bne.n	800b724 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b710:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b714:	4806      	ldr	r0, [pc, #24]	; (800b730 <BSP_SD_Init+0x48>)
 800b716:	f7fc fd47 	bl	80081a8 <HAL_SD_ConfigWideBusOperation>
 800b71a:	4603      	mov	r3, r0
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d001      	beq.n	800b724 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b720:	2301      	movs	r3, #1
 800b722:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b724:	79fb      	ldrb	r3, [r7, #7]
}
 800b726:	4618      	mov	r0, r3
 800b728:	3708      	adds	r7, #8
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bd80      	pop	{r7, pc}
 800b72e:	bf00      	nop
 800b730:	20002ec0 	.word	0x20002ec0

0800b734 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	b086      	sub	sp, #24
 800b738:	af00      	add	r7, sp, #0
 800b73a:	60f8      	str	r0, [r7, #12]
 800b73c:	60b9      	str	r1, [r7, #8]
 800b73e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b740:	2300      	movs	r3, #0
 800b742:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	68ba      	ldr	r2, [r7, #8]
 800b748:	68f9      	ldr	r1, [r7, #12]
 800b74a:	4806      	ldr	r0, [pc, #24]	; (800b764 <BSP_SD_ReadBlocks_DMA+0x30>)
 800b74c:	f7fc f808 	bl	8007760 <HAL_SD_ReadBlocks_DMA>
 800b750:	4603      	mov	r3, r0
 800b752:	2b00      	cmp	r3, #0
 800b754:	d001      	beq.n	800b75a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b756:	2301      	movs	r3, #1
 800b758:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b75a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b75c:	4618      	mov	r0, r3
 800b75e:	3718      	adds	r7, #24
 800b760:	46bd      	mov	sp, r7
 800b762:	bd80      	pop	{r7, pc}
 800b764:	20002ec0 	.word	0x20002ec0

0800b768 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b086      	sub	sp, #24
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	60f8      	str	r0, [r7, #12]
 800b770:	60b9      	str	r1, [r7, #8]
 800b772:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b774:	2300      	movs	r3, #0
 800b776:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	68ba      	ldr	r2, [r7, #8]
 800b77c:	68f9      	ldr	r1, [r7, #12]
 800b77e:	4806      	ldr	r0, [pc, #24]	; (800b798 <BSP_SD_WriteBlocks_DMA+0x30>)
 800b780:	f7fc f8d6 	bl	8007930 <HAL_SD_WriteBlocks_DMA>
 800b784:	4603      	mov	r3, r0
 800b786:	2b00      	cmp	r3, #0
 800b788:	d001      	beq.n	800b78e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b78a:	2301      	movs	r3, #1
 800b78c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b78e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b790:	4618      	mov	r0, r3
 800b792:	3718      	adds	r7, #24
 800b794:	46bd      	mov	sp, r7
 800b796:	bd80      	pop	{r7, pc}
 800b798:	20002ec0 	.word	0x20002ec0

0800b79c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b7a0:	4805      	ldr	r0, [pc, #20]	; (800b7b8 <BSP_SD_GetCardState+0x1c>)
 800b7a2:	f7fc fd7d 	bl	80082a0 <HAL_SD_GetCardState>
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	2b04      	cmp	r3, #4
 800b7aa:	bf14      	ite	ne
 800b7ac:	2301      	movne	r3, #1
 800b7ae:	2300      	moveq	r3, #0
 800b7b0:	b2db      	uxtb	r3, r3
}
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	bd80      	pop	{r7, pc}
 800b7b6:	bf00      	nop
 800b7b8:	20002ec0 	.word	0x20002ec0

0800b7bc <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b082      	sub	sp, #8
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b7c4:	6879      	ldr	r1, [r7, #4]
 800b7c6:	4803      	ldr	r0, [pc, #12]	; (800b7d4 <BSP_SD_GetCardInfo+0x18>)
 800b7c8:	f7fc fcc2 	bl	8008150 <HAL_SD_GetCardInfo>
}
 800b7cc:	bf00      	nop
 800b7ce:	3708      	adds	r7, #8
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	bd80      	pop	{r7, pc}
 800b7d4:	20002ec0 	.word	0x20002ec0

0800b7d8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b082      	sub	sp, #8
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b7e0:	f000 f818 	bl	800b814 <BSP_SD_AbortCallback>
}
 800b7e4:	bf00      	nop
 800b7e6:	3708      	adds	r7, #8
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}

0800b7ec <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b082      	sub	sp, #8
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b7f4:	f000 f9a8 	bl	800bb48 <BSP_SD_WriteCpltCallback>
}
 800b7f8:	bf00      	nop
 800b7fa:	3708      	adds	r7, #8
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}

0800b800 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b082      	sub	sp, #8
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b808:	f000 f9aa 	bl	800bb60 <BSP_SD_ReadCpltCallback>
}
 800b80c:	bf00      	nop
 800b80e:	3708      	adds	r7, #8
 800b810:	46bd      	mov	sp, r7
 800b812:	bd80      	pop	{r7, pc}

0800b814 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b814:	b480      	push	{r7}
 800b816:	af00      	add	r7, sp, #0

}
 800b818:	bf00      	nop
 800b81a:	46bd      	mov	sp, r7
 800b81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b820:	4770      	bx	lr

0800b822 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b822:	b580      	push	{r7, lr}
 800b824:	b082      	sub	sp, #8
 800b826:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b828:	2301      	movs	r3, #1
 800b82a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800b82c:	f000 f80c 	bl	800b848 <BSP_PlatformIsDetected>
 800b830:	4603      	mov	r3, r0
 800b832:	2b00      	cmp	r3, #0
 800b834:	d101      	bne.n	800b83a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800b836:	2300      	movs	r3, #0
 800b838:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800b83a:	79fb      	ldrb	r3, [r7, #7]
 800b83c:	b2db      	uxtb	r3, r3
}
 800b83e:	4618      	mov	r0, r3
 800b840:	3708      	adds	r7, #8
 800b842:	46bd      	mov	sp, r7
 800b844:	bd80      	pop	{r7, pc}
	...

0800b848 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800b848:	b580      	push	{r7, lr}
 800b84a:	b082      	sub	sp, #8
 800b84c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800b84e:	2301      	movs	r3, #1
 800b850:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800b852:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b856:	4806      	ldr	r0, [pc, #24]	; (800b870 <BSP_PlatformIsDetected+0x28>)
 800b858:	f7fa f85e 	bl	8005918 <HAL_GPIO_ReadPin>
 800b85c:	4603      	mov	r3, r0
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d001      	beq.n	800b866 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800b862:	2300      	movs	r3, #0
 800b864:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800b866:	79fb      	ldrb	r3, [r7, #7]
}
 800b868:	4618      	mov	r0, r3
 800b86a:	3708      	adds	r7, #8
 800b86c:	46bd      	mov	sp, r7
 800b86e:	bd80      	pop	{r7, pc}
 800b870:	40020000 	.word	0x40020000

0800b874 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b084      	sub	sp, #16
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800b87c:	f7f8 fdc2 	bl	8004404 <HAL_GetTick>
 800b880:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800b882:	e006      	b.n	800b892 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b884:	f7ff ff8a 	bl	800b79c <BSP_SD_GetCardState>
 800b888:	4603      	mov	r3, r0
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d101      	bne.n	800b892 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800b88e:	2300      	movs	r3, #0
 800b890:	e009      	b.n	800b8a6 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800b892:	f7f8 fdb7 	bl	8004404 <HAL_GetTick>
 800b896:	4602      	mov	r2, r0
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	1ad3      	subs	r3, r2, r3
 800b89c:	687a      	ldr	r2, [r7, #4]
 800b89e:	429a      	cmp	r2, r3
 800b8a0:	d8f0      	bhi.n	800b884 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800b8a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3710      	adds	r7, #16
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}
	...

0800b8b0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b8b0:	b580      	push	{r7, lr}
 800b8b2:	b082      	sub	sp, #8
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b8ba:	4b0b      	ldr	r3, [pc, #44]	; (800b8e8 <SD_CheckStatus+0x38>)
 800b8bc:	2201      	movs	r2, #1
 800b8be:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b8c0:	f7ff ff6c 	bl	800b79c <BSP_SD_GetCardState>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d107      	bne.n	800b8da <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b8ca:	4b07      	ldr	r3, [pc, #28]	; (800b8e8 <SD_CheckStatus+0x38>)
 800b8cc:	781b      	ldrb	r3, [r3, #0]
 800b8ce:	b2db      	uxtb	r3, r3
 800b8d0:	f023 0301 	bic.w	r3, r3, #1
 800b8d4:	b2da      	uxtb	r2, r3
 800b8d6:	4b04      	ldr	r3, [pc, #16]	; (800b8e8 <SD_CheckStatus+0x38>)
 800b8d8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b8da:	4b03      	ldr	r3, [pc, #12]	; (800b8e8 <SD_CheckStatus+0x38>)
 800b8dc:	781b      	ldrb	r3, [r3, #0]
 800b8de:	b2db      	uxtb	r3, r3
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3708      	adds	r7, #8
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	20000009 	.word	0x20000009

0800b8ec <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b082      	sub	sp, #8
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	4603      	mov	r3, r0
 800b8f4:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b8f6:	f7ff fef7 	bl	800b6e8 <BSP_SD_Init>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d107      	bne.n	800b910 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800b900:	79fb      	ldrb	r3, [r7, #7]
 800b902:	4618      	mov	r0, r3
 800b904:	f7ff ffd4 	bl	800b8b0 <SD_CheckStatus>
 800b908:	4603      	mov	r3, r0
 800b90a:	461a      	mov	r2, r3
 800b90c:	4b04      	ldr	r3, [pc, #16]	; (800b920 <SD_initialize+0x34>)
 800b90e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b910:	4b03      	ldr	r3, [pc, #12]	; (800b920 <SD_initialize+0x34>)
 800b912:	781b      	ldrb	r3, [r3, #0]
 800b914:	b2db      	uxtb	r3, r3
}
 800b916:	4618      	mov	r0, r3
 800b918:	3708      	adds	r7, #8
 800b91a:	46bd      	mov	sp, r7
 800b91c:	bd80      	pop	{r7, pc}
 800b91e:	bf00      	nop
 800b920:	20000009 	.word	0x20000009

0800b924 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b082      	sub	sp, #8
 800b928:	af00      	add	r7, sp, #0
 800b92a:	4603      	mov	r3, r0
 800b92c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b92e:	79fb      	ldrb	r3, [r7, #7]
 800b930:	4618      	mov	r0, r3
 800b932:	f7ff ffbd 	bl	800b8b0 <SD_CheckStatus>
 800b936:	4603      	mov	r3, r0
}
 800b938:	4618      	mov	r0, r3
 800b93a:	3708      	adds	r7, #8
 800b93c:	46bd      	mov	sp, r7
 800b93e:	bd80      	pop	{r7, pc}

0800b940 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b086      	sub	sp, #24
 800b944:	af00      	add	r7, sp, #0
 800b946:	60b9      	str	r1, [r7, #8]
 800b948:	607a      	str	r2, [r7, #4]
 800b94a:	603b      	str	r3, [r7, #0]
 800b94c:	4603      	mov	r3, r0
 800b94e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b950:	2301      	movs	r3, #1
 800b952:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b954:	f247 5030 	movw	r0, #30000	; 0x7530
 800b958:	f7ff ff8c 	bl	800b874 <SD_CheckStatusWithTimeout>
 800b95c:	4603      	mov	r3, r0
 800b95e:	2b00      	cmp	r3, #0
 800b960:	da01      	bge.n	800b966 <SD_read+0x26>
  {
    return res;
 800b962:	7dfb      	ldrb	r3, [r7, #23]
 800b964:	e03b      	b.n	800b9de <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800b966:	683a      	ldr	r2, [r7, #0]
 800b968:	6879      	ldr	r1, [r7, #4]
 800b96a:	68b8      	ldr	r0, [r7, #8]
 800b96c:	f7ff fee2 	bl	800b734 <BSP_SD_ReadBlocks_DMA>
 800b970:	4603      	mov	r3, r0
 800b972:	2b00      	cmp	r3, #0
 800b974:	d132      	bne.n	800b9dc <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800b976:	4b1c      	ldr	r3, [pc, #112]	; (800b9e8 <SD_read+0xa8>)
 800b978:	2200      	movs	r2, #0
 800b97a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800b97c:	f7f8 fd42 	bl	8004404 <HAL_GetTick>
 800b980:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b982:	bf00      	nop
 800b984:	4b18      	ldr	r3, [pc, #96]	; (800b9e8 <SD_read+0xa8>)
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d108      	bne.n	800b99e <SD_read+0x5e>
 800b98c:	f7f8 fd3a 	bl	8004404 <HAL_GetTick>
 800b990:	4602      	mov	r2, r0
 800b992:	693b      	ldr	r3, [r7, #16]
 800b994:	1ad3      	subs	r3, r2, r3
 800b996:	f247 522f 	movw	r2, #29999	; 0x752f
 800b99a:	4293      	cmp	r3, r2
 800b99c:	d9f2      	bls.n	800b984 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800b99e:	4b12      	ldr	r3, [pc, #72]	; (800b9e8 <SD_read+0xa8>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d102      	bne.n	800b9ac <SD_read+0x6c>
      {
        res = RES_ERROR;
 800b9a6:	2301      	movs	r3, #1
 800b9a8:	75fb      	strb	r3, [r7, #23]
 800b9aa:	e017      	b.n	800b9dc <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800b9ac:	4b0e      	ldr	r3, [pc, #56]	; (800b9e8 <SD_read+0xa8>)
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800b9b2:	f7f8 fd27 	bl	8004404 <HAL_GetTick>
 800b9b6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b9b8:	e007      	b.n	800b9ca <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b9ba:	f7ff feef 	bl	800b79c <BSP_SD_GetCardState>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d102      	bne.n	800b9ca <SD_read+0x8a>
          {
            res = RES_OK;
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800b9c8:	e008      	b.n	800b9dc <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b9ca:	f7f8 fd1b 	bl	8004404 <HAL_GetTick>
 800b9ce:	4602      	mov	r2, r0
 800b9d0:	693b      	ldr	r3, [r7, #16]
 800b9d2:	1ad3      	subs	r3, r2, r3
 800b9d4:	f247 522f 	movw	r2, #29999	; 0x752f
 800b9d8:	4293      	cmp	r3, r2
 800b9da:	d9ee      	bls.n	800b9ba <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800b9dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3718      	adds	r7, #24
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}
 800b9e6:	bf00      	nop
 800b9e8:	2000057c 	.word	0x2000057c

0800b9ec <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b086      	sub	sp, #24
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	60b9      	str	r1, [r7, #8]
 800b9f4:	607a      	str	r2, [r7, #4]
 800b9f6:	603b      	str	r3, [r7, #0]
 800b9f8:	4603      	mov	r3, r0
 800b9fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b9fc:	2301      	movs	r3, #1
 800b9fe:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800ba00:	4b24      	ldr	r3, [pc, #144]	; (800ba94 <SD_write+0xa8>)
 800ba02:	2200      	movs	r2, #0
 800ba04:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ba06:	f247 5030 	movw	r0, #30000	; 0x7530
 800ba0a:	f7ff ff33 	bl	800b874 <SD_CheckStatusWithTimeout>
 800ba0e:	4603      	mov	r3, r0
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	da01      	bge.n	800ba18 <SD_write+0x2c>
  {
    return res;
 800ba14:	7dfb      	ldrb	r3, [r7, #23]
 800ba16:	e038      	b.n	800ba8a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800ba18:	683a      	ldr	r2, [r7, #0]
 800ba1a:	6879      	ldr	r1, [r7, #4]
 800ba1c:	68b8      	ldr	r0, [r7, #8]
 800ba1e:	f7ff fea3 	bl	800b768 <BSP_SD_WriteBlocks_DMA>
 800ba22:	4603      	mov	r3, r0
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d12f      	bne.n	800ba88 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800ba28:	f7f8 fcec 	bl	8004404 <HAL_GetTick>
 800ba2c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ba2e:	bf00      	nop
 800ba30:	4b18      	ldr	r3, [pc, #96]	; (800ba94 <SD_write+0xa8>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d108      	bne.n	800ba4a <SD_write+0x5e>
 800ba38:	f7f8 fce4 	bl	8004404 <HAL_GetTick>
 800ba3c:	4602      	mov	r2, r0
 800ba3e:	693b      	ldr	r3, [r7, #16]
 800ba40:	1ad3      	subs	r3, r2, r3
 800ba42:	f247 522f 	movw	r2, #29999	; 0x752f
 800ba46:	4293      	cmp	r3, r2
 800ba48:	d9f2      	bls.n	800ba30 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800ba4a:	4b12      	ldr	r3, [pc, #72]	; (800ba94 <SD_write+0xa8>)
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d102      	bne.n	800ba58 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800ba52:	2301      	movs	r3, #1
 800ba54:	75fb      	strb	r3, [r7, #23]
 800ba56:	e017      	b.n	800ba88 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800ba58:	4b0e      	ldr	r3, [pc, #56]	; (800ba94 <SD_write+0xa8>)
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ba5e:	f7f8 fcd1 	bl	8004404 <HAL_GetTick>
 800ba62:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ba64:	e007      	b.n	800ba76 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ba66:	f7ff fe99 	bl	800b79c <BSP_SD_GetCardState>
 800ba6a:	4603      	mov	r3, r0
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d102      	bne.n	800ba76 <SD_write+0x8a>
          {
            res = RES_OK;
 800ba70:	2300      	movs	r3, #0
 800ba72:	75fb      	strb	r3, [r7, #23]
            break;
 800ba74:	e008      	b.n	800ba88 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ba76:	f7f8 fcc5 	bl	8004404 <HAL_GetTick>
 800ba7a:	4602      	mov	r2, r0
 800ba7c:	693b      	ldr	r3, [r7, #16]
 800ba7e:	1ad3      	subs	r3, r2, r3
 800ba80:	f247 522f 	movw	r2, #29999	; 0x752f
 800ba84:	4293      	cmp	r3, r2
 800ba86:	d9ee      	bls.n	800ba66 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800ba88:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	3718      	adds	r7, #24
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}
 800ba92:	bf00      	nop
 800ba94:	20000578 	.word	0x20000578

0800ba98 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b08c      	sub	sp, #48	; 0x30
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	4603      	mov	r3, r0
 800baa0:	603a      	str	r2, [r7, #0]
 800baa2:	71fb      	strb	r3, [r7, #7]
 800baa4:	460b      	mov	r3, r1
 800baa6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800baa8:	2301      	movs	r3, #1
 800baaa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800baae:	4b25      	ldr	r3, [pc, #148]	; (800bb44 <SD_ioctl+0xac>)
 800bab0:	781b      	ldrb	r3, [r3, #0]
 800bab2:	b2db      	uxtb	r3, r3
 800bab4:	f003 0301 	and.w	r3, r3, #1
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d001      	beq.n	800bac0 <SD_ioctl+0x28>
 800babc:	2303      	movs	r3, #3
 800babe:	e03c      	b.n	800bb3a <SD_ioctl+0xa2>

  switch (cmd)
 800bac0:	79bb      	ldrb	r3, [r7, #6]
 800bac2:	2b03      	cmp	r3, #3
 800bac4:	d834      	bhi.n	800bb30 <SD_ioctl+0x98>
 800bac6:	a201      	add	r2, pc, #4	; (adr r2, 800bacc <SD_ioctl+0x34>)
 800bac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bacc:	0800badd 	.word	0x0800badd
 800bad0:	0800bae5 	.word	0x0800bae5
 800bad4:	0800bafd 	.word	0x0800bafd
 800bad8:	0800bb17 	.word	0x0800bb17
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800badc:	2300      	movs	r3, #0
 800bade:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bae2:	e028      	b.n	800bb36 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800bae4:	f107 030c 	add.w	r3, r7, #12
 800bae8:	4618      	mov	r0, r3
 800baea:	f7ff fe67 	bl	800b7bc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800baee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800baf4:	2300      	movs	r3, #0
 800baf6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bafa:	e01c      	b.n	800bb36 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bafc:	f107 030c 	add.w	r3, r7, #12
 800bb00:	4618      	mov	r0, r3
 800bb02:	f7ff fe5b 	bl	800b7bc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800bb06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb08:	b29a      	uxth	r2, r3
 800bb0a:	683b      	ldr	r3, [r7, #0]
 800bb0c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bb14:	e00f      	b.n	800bb36 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bb16:	f107 030c 	add.w	r3, r7, #12
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	f7ff fe4e 	bl	800b7bc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800bb20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb22:	0a5a      	lsrs	r2, r3, #9
 800bb24:	683b      	ldr	r3, [r7, #0]
 800bb26:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bb28:	2300      	movs	r3, #0
 800bb2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bb2e:	e002      	b.n	800bb36 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800bb30:	2304      	movs	r3, #4
 800bb32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800bb36:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	3730      	adds	r7, #48	; 0x30
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	bd80      	pop	{r7, pc}
 800bb42:	bf00      	nop
 800bb44:	20000009 	.word	0x20000009

0800bb48 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800bb4c:	4b03      	ldr	r3, [pc, #12]	; (800bb5c <BSP_SD_WriteCpltCallback+0x14>)
 800bb4e:	2201      	movs	r2, #1
 800bb50:	601a      	str	r2, [r3, #0]
}
 800bb52:	bf00      	nop
 800bb54:	46bd      	mov	sp, r7
 800bb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5a:	4770      	bx	lr
 800bb5c:	20000578 	.word	0x20000578

0800bb60 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800bb60:	b480      	push	{r7}
 800bb62:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800bb64:	4b03      	ldr	r3, [pc, #12]	; (800bb74 <BSP_SD_ReadCpltCallback+0x14>)
 800bb66:	2201      	movs	r2, #1
 800bb68:	601a      	str	r2, [r3, #0]
}
 800bb6a:	bf00      	nop
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb72:	4770      	bx	lr
 800bb74:	2000057c 	.word	0x2000057c

0800bb78 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b084      	sub	sp, #16
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	4603      	mov	r3, r0
 800bb80:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bb82:	79fb      	ldrb	r3, [r7, #7]
 800bb84:	4a08      	ldr	r2, [pc, #32]	; (800bba8 <disk_status+0x30>)
 800bb86:	009b      	lsls	r3, r3, #2
 800bb88:	4413      	add	r3, r2
 800bb8a:	685b      	ldr	r3, [r3, #4]
 800bb8c:	685b      	ldr	r3, [r3, #4]
 800bb8e:	79fa      	ldrb	r2, [r7, #7]
 800bb90:	4905      	ldr	r1, [pc, #20]	; (800bba8 <disk_status+0x30>)
 800bb92:	440a      	add	r2, r1
 800bb94:	7a12      	ldrb	r2, [r2, #8]
 800bb96:	4610      	mov	r0, r2
 800bb98:	4798      	blx	r3
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bb9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bba0:	4618      	mov	r0, r3
 800bba2:	3710      	adds	r7, #16
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bd80      	pop	{r7, pc}
 800bba8:	200007a8 	.word	0x200007a8

0800bbac <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b084      	sub	sp, #16
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	4603      	mov	r3, r0
 800bbb4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bbba:	79fb      	ldrb	r3, [r7, #7]
 800bbbc:	4a0d      	ldr	r2, [pc, #52]	; (800bbf4 <disk_initialize+0x48>)
 800bbbe:	5cd3      	ldrb	r3, [r2, r3]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d111      	bne.n	800bbe8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800bbc4:	79fb      	ldrb	r3, [r7, #7]
 800bbc6:	4a0b      	ldr	r2, [pc, #44]	; (800bbf4 <disk_initialize+0x48>)
 800bbc8:	2101      	movs	r1, #1
 800bbca:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bbcc:	79fb      	ldrb	r3, [r7, #7]
 800bbce:	4a09      	ldr	r2, [pc, #36]	; (800bbf4 <disk_initialize+0x48>)
 800bbd0:	009b      	lsls	r3, r3, #2
 800bbd2:	4413      	add	r3, r2
 800bbd4:	685b      	ldr	r3, [r3, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	79fa      	ldrb	r2, [r7, #7]
 800bbda:	4906      	ldr	r1, [pc, #24]	; (800bbf4 <disk_initialize+0x48>)
 800bbdc:	440a      	add	r2, r1
 800bbde:	7a12      	ldrb	r2, [r2, #8]
 800bbe0:	4610      	mov	r0, r2
 800bbe2:	4798      	blx	r3
 800bbe4:	4603      	mov	r3, r0
 800bbe6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800bbe8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbea:	4618      	mov	r0, r3
 800bbec:	3710      	adds	r7, #16
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}
 800bbf2:	bf00      	nop
 800bbf4:	200007a8 	.word	0x200007a8

0800bbf8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bbf8:	b590      	push	{r4, r7, lr}
 800bbfa:	b087      	sub	sp, #28
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	60b9      	str	r1, [r7, #8]
 800bc00:	607a      	str	r2, [r7, #4]
 800bc02:	603b      	str	r3, [r7, #0]
 800bc04:	4603      	mov	r3, r0
 800bc06:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bc08:	7bfb      	ldrb	r3, [r7, #15]
 800bc0a:	4a0a      	ldr	r2, [pc, #40]	; (800bc34 <disk_read+0x3c>)
 800bc0c:	009b      	lsls	r3, r3, #2
 800bc0e:	4413      	add	r3, r2
 800bc10:	685b      	ldr	r3, [r3, #4]
 800bc12:	689c      	ldr	r4, [r3, #8]
 800bc14:	7bfb      	ldrb	r3, [r7, #15]
 800bc16:	4a07      	ldr	r2, [pc, #28]	; (800bc34 <disk_read+0x3c>)
 800bc18:	4413      	add	r3, r2
 800bc1a:	7a18      	ldrb	r0, [r3, #8]
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	687a      	ldr	r2, [r7, #4]
 800bc20:	68b9      	ldr	r1, [r7, #8]
 800bc22:	47a0      	blx	r4
 800bc24:	4603      	mov	r3, r0
 800bc26:	75fb      	strb	r3, [r7, #23]
  return res;
 800bc28:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	371c      	adds	r7, #28
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd90      	pop	{r4, r7, pc}
 800bc32:	bf00      	nop
 800bc34:	200007a8 	.word	0x200007a8

0800bc38 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bc38:	b590      	push	{r4, r7, lr}
 800bc3a:	b087      	sub	sp, #28
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	60b9      	str	r1, [r7, #8]
 800bc40:	607a      	str	r2, [r7, #4]
 800bc42:	603b      	str	r3, [r7, #0]
 800bc44:	4603      	mov	r3, r0
 800bc46:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bc48:	7bfb      	ldrb	r3, [r7, #15]
 800bc4a:	4a0a      	ldr	r2, [pc, #40]	; (800bc74 <disk_write+0x3c>)
 800bc4c:	009b      	lsls	r3, r3, #2
 800bc4e:	4413      	add	r3, r2
 800bc50:	685b      	ldr	r3, [r3, #4]
 800bc52:	68dc      	ldr	r4, [r3, #12]
 800bc54:	7bfb      	ldrb	r3, [r7, #15]
 800bc56:	4a07      	ldr	r2, [pc, #28]	; (800bc74 <disk_write+0x3c>)
 800bc58:	4413      	add	r3, r2
 800bc5a:	7a18      	ldrb	r0, [r3, #8]
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	687a      	ldr	r2, [r7, #4]
 800bc60:	68b9      	ldr	r1, [r7, #8]
 800bc62:	47a0      	blx	r4
 800bc64:	4603      	mov	r3, r0
 800bc66:	75fb      	strb	r3, [r7, #23]
  return res;
 800bc68:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	371c      	adds	r7, #28
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	bd90      	pop	{r4, r7, pc}
 800bc72:	bf00      	nop
 800bc74:	200007a8 	.word	0x200007a8

0800bc78 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800bc78:	b580      	push	{r7, lr}
 800bc7a:	b084      	sub	sp, #16
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	4603      	mov	r3, r0
 800bc80:	603a      	str	r2, [r7, #0]
 800bc82:	71fb      	strb	r3, [r7, #7]
 800bc84:	460b      	mov	r3, r1
 800bc86:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800bc88:	79fb      	ldrb	r3, [r7, #7]
 800bc8a:	4a09      	ldr	r2, [pc, #36]	; (800bcb0 <disk_ioctl+0x38>)
 800bc8c:	009b      	lsls	r3, r3, #2
 800bc8e:	4413      	add	r3, r2
 800bc90:	685b      	ldr	r3, [r3, #4]
 800bc92:	691b      	ldr	r3, [r3, #16]
 800bc94:	79fa      	ldrb	r2, [r7, #7]
 800bc96:	4906      	ldr	r1, [pc, #24]	; (800bcb0 <disk_ioctl+0x38>)
 800bc98:	440a      	add	r2, r1
 800bc9a:	7a10      	ldrb	r0, [r2, #8]
 800bc9c:	79b9      	ldrb	r1, [r7, #6]
 800bc9e:	683a      	ldr	r2, [r7, #0]
 800bca0:	4798      	blx	r3
 800bca2:	4603      	mov	r3, r0
 800bca4:	73fb      	strb	r3, [r7, #15]
  return res;
 800bca6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bca8:	4618      	mov	r0, r3
 800bcaa:	3710      	adds	r7, #16
 800bcac:	46bd      	mov	sp, r7
 800bcae:	bd80      	pop	{r7, pc}
 800bcb0:	200007a8 	.word	0x200007a8

0800bcb4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bcb4:	b480      	push	{r7}
 800bcb6:	b085      	sub	sp, #20
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	3301      	adds	r3, #1
 800bcc0:	781b      	ldrb	r3, [r3, #0]
 800bcc2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bcc4:	89fb      	ldrh	r3, [r7, #14]
 800bcc6:	021b      	lsls	r3, r3, #8
 800bcc8:	b21a      	sxth	r2, r3
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	b21b      	sxth	r3, r3
 800bcd0:	4313      	orrs	r3, r2
 800bcd2:	b21b      	sxth	r3, r3
 800bcd4:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bcd6:	89fb      	ldrh	r3, [r7, #14]
}
 800bcd8:	4618      	mov	r0, r3
 800bcda:	3714      	adds	r7, #20
 800bcdc:	46bd      	mov	sp, r7
 800bcde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce2:	4770      	bx	lr

0800bce4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bce4:	b480      	push	{r7}
 800bce6:	b085      	sub	sp, #20
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	3303      	adds	r3, #3
 800bcf0:	781b      	ldrb	r3, [r3, #0]
 800bcf2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	021b      	lsls	r3, r3, #8
 800bcf8:	687a      	ldr	r2, [r7, #4]
 800bcfa:	3202      	adds	r2, #2
 800bcfc:	7812      	ldrb	r2, [r2, #0]
 800bcfe:	4313      	orrs	r3, r2
 800bd00:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	021b      	lsls	r3, r3, #8
 800bd06:	687a      	ldr	r2, [r7, #4]
 800bd08:	3201      	adds	r2, #1
 800bd0a:	7812      	ldrb	r2, [r2, #0]
 800bd0c:	4313      	orrs	r3, r2
 800bd0e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	021b      	lsls	r3, r3, #8
 800bd14:	687a      	ldr	r2, [r7, #4]
 800bd16:	7812      	ldrb	r2, [r2, #0]
 800bd18:	4313      	orrs	r3, r2
 800bd1a:	60fb      	str	r3, [r7, #12]
	return rv;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
}
 800bd1e:	4618      	mov	r0, r3
 800bd20:	3714      	adds	r7, #20
 800bd22:	46bd      	mov	sp, r7
 800bd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd28:	4770      	bx	lr

0800bd2a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bd2a:	b480      	push	{r7}
 800bd2c:	b083      	sub	sp, #12
 800bd2e:	af00      	add	r7, sp, #0
 800bd30:	6078      	str	r0, [r7, #4]
 800bd32:	460b      	mov	r3, r1
 800bd34:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	1c5a      	adds	r2, r3, #1
 800bd3a:	607a      	str	r2, [r7, #4]
 800bd3c:	887a      	ldrh	r2, [r7, #2]
 800bd3e:	b2d2      	uxtb	r2, r2
 800bd40:	701a      	strb	r2, [r3, #0]
 800bd42:	887b      	ldrh	r3, [r7, #2]
 800bd44:	0a1b      	lsrs	r3, r3, #8
 800bd46:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	1c5a      	adds	r2, r3, #1
 800bd4c:	607a      	str	r2, [r7, #4]
 800bd4e:	887a      	ldrh	r2, [r7, #2]
 800bd50:	b2d2      	uxtb	r2, r2
 800bd52:	701a      	strb	r2, [r3, #0]
}
 800bd54:	bf00      	nop
 800bd56:	370c      	adds	r7, #12
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5e:	4770      	bx	lr

0800bd60 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bd60:	b480      	push	{r7}
 800bd62:	b083      	sub	sp, #12
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
 800bd68:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	1c5a      	adds	r2, r3, #1
 800bd6e:	607a      	str	r2, [r7, #4]
 800bd70:	683a      	ldr	r2, [r7, #0]
 800bd72:	b2d2      	uxtb	r2, r2
 800bd74:	701a      	strb	r2, [r3, #0]
 800bd76:	683b      	ldr	r3, [r7, #0]
 800bd78:	0a1b      	lsrs	r3, r3, #8
 800bd7a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	1c5a      	adds	r2, r3, #1
 800bd80:	607a      	str	r2, [r7, #4]
 800bd82:	683a      	ldr	r2, [r7, #0]
 800bd84:	b2d2      	uxtb	r2, r2
 800bd86:	701a      	strb	r2, [r3, #0]
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	0a1b      	lsrs	r3, r3, #8
 800bd8c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	1c5a      	adds	r2, r3, #1
 800bd92:	607a      	str	r2, [r7, #4]
 800bd94:	683a      	ldr	r2, [r7, #0]
 800bd96:	b2d2      	uxtb	r2, r2
 800bd98:	701a      	strb	r2, [r3, #0]
 800bd9a:	683b      	ldr	r3, [r7, #0]
 800bd9c:	0a1b      	lsrs	r3, r3, #8
 800bd9e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	1c5a      	adds	r2, r3, #1
 800bda4:	607a      	str	r2, [r7, #4]
 800bda6:	683a      	ldr	r2, [r7, #0]
 800bda8:	b2d2      	uxtb	r2, r2
 800bdaa:	701a      	strb	r2, [r3, #0]
}
 800bdac:	bf00      	nop
 800bdae:	370c      	adds	r7, #12
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb6:	4770      	bx	lr

0800bdb8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bdb8:	b480      	push	{r7}
 800bdba:	b087      	sub	sp, #28
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	60f8      	str	r0, [r7, #12]
 800bdc0:	60b9      	str	r1, [r7, #8]
 800bdc2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bdc8:	68bb      	ldr	r3, [r7, #8]
 800bdca:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d00d      	beq.n	800bdee <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bdd2:	693a      	ldr	r2, [r7, #16]
 800bdd4:	1c53      	adds	r3, r2, #1
 800bdd6:	613b      	str	r3, [r7, #16]
 800bdd8:	697b      	ldr	r3, [r7, #20]
 800bdda:	1c59      	adds	r1, r3, #1
 800bddc:	6179      	str	r1, [r7, #20]
 800bdde:	7812      	ldrb	r2, [r2, #0]
 800bde0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	3b01      	subs	r3, #1
 800bde6:	607b      	str	r3, [r7, #4]
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d1f1      	bne.n	800bdd2 <mem_cpy+0x1a>
	}
}
 800bdee:	bf00      	nop
 800bdf0:	371c      	adds	r7, #28
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf8:	4770      	bx	lr

0800bdfa <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bdfa:	b480      	push	{r7}
 800bdfc:	b087      	sub	sp, #28
 800bdfe:	af00      	add	r7, sp, #0
 800be00:	60f8      	str	r0, [r7, #12]
 800be02:	60b9      	str	r1, [r7, #8]
 800be04:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800be0a:	697b      	ldr	r3, [r7, #20]
 800be0c:	1c5a      	adds	r2, r3, #1
 800be0e:	617a      	str	r2, [r7, #20]
 800be10:	68ba      	ldr	r2, [r7, #8]
 800be12:	b2d2      	uxtb	r2, r2
 800be14:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	3b01      	subs	r3, #1
 800be1a:	607b      	str	r3, [r7, #4]
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d1f3      	bne.n	800be0a <mem_set+0x10>
}
 800be22:	bf00      	nop
 800be24:	371c      	adds	r7, #28
 800be26:	46bd      	mov	sp, r7
 800be28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2c:	4770      	bx	lr

0800be2e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800be2e:	b480      	push	{r7}
 800be30:	b089      	sub	sp, #36	; 0x24
 800be32:	af00      	add	r7, sp, #0
 800be34:	60f8      	str	r0, [r7, #12]
 800be36:	60b9      	str	r1, [r7, #8]
 800be38:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	61fb      	str	r3, [r7, #28]
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800be42:	2300      	movs	r3, #0
 800be44:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800be46:	69fb      	ldr	r3, [r7, #28]
 800be48:	1c5a      	adds	r2, r3, #1
 800be4a:	61fa      	str	r2, [r7, #28]
 800be4c:	781b      	ldrb	r3, [r3, #0]
 800be4e:	4619      	mov	r1, r3
 800be50:	69bb      	ldr	r3, [r7, #24]
 800be52:	1c5a      	adds	r2, r3, #1
 800be54:	61ba      	str	r2, [r7, #24]
 800be56:	781b      	ldrb	r3, [r3, #0]
 800be58:	1acb      	subs	r3, r1, r3
 800be5a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	3b01      	subs	r3, #1
 800be60:	607b      	str	r3, [r7, #4]
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d002      	beq.n	800be6e <mem_cmp+0x40>
 800be68:	697b      	ldr	r3, [r7, #20]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d0eb      	beq.n	800be46 <mem_cmp+0x18>

	return r;
 800be6e:	697b      	ldr	r3, [r7, #20]
}
 800be70:	4618      	mov	r0, r3
 800be72:	3724      	adds	r7, #36	; 0x24
 800be74:	46bd      	mov	sp, r7
 800be76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7a:	4770      	bx	lr

0800be7c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800be7c:	b480      	push	{r7}
 800be7e:	b083      	sub	sp, #12
 800be80:	af00      	add	r7, sp, #0
 800be82:	6078      	str	r0, [r7, #4]
 800be84:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800be86:	e002      	b.n	800be8e <chk_chr+0x12>
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	3301      	adds	r3, #1
 800be8c:	607b      	str	r3, [r7, #4]
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	781b      	ldrb	r3, [r3, #0]
 800be92:	2b00      	cmp	r3, #0
 800be94:	d005      	beq.n	800bea2 <chk_chr+0x26>
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	781b      	ldrb	r3, [r3, #0]
 800be9a:	461a      	mov	r2, r3
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	4293      	cmp	r3, r2
 800bea0:	d1f2      	bne.n	800be88 <chk_chr+0xc>
	return *str;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	781b      	ldrb	r3, [r3, #0]
}
 800bea6:	4618      	mov	r0, r3
 800bea8:	370c      	adds	r7, #12
 800beaa:	46bd      	mov	sp, r7
 800beac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb0:	4770      	bx	lr
	...

0800beb4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800beb4:	b480      	push	{r7}
 800beb6:	b085      	sub	sp, #20
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
 800bebc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bebe:	2300      	movs	r3, #0
 800bec0:	60bb      	str	r3, [r7, #8]
 800bec2:	68bb      	ldr	r3, [r7, #8]
 800bec4:	60fb      	str	r3, [r7, #12]
 800bec6:	e029      	b.n	800bf1c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bec8:	4a27      	ldr	r2, [pc, #156]	; (800bf68 <chk_lock+0xb4>)
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	011b      	lsls	r3, r3, #4
 800bece:	4413      	add	r3, r2
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d01d      	beq.n	800bf12 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bed6:	4a24      	ldr	r2, [pc, #144]	; (800bf68 <chk_lock+0xb4>)
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	011b      	lsls	r3, r3, #4
 800bedc:	4413      	add	r3, r2
 800bede:	681a      	ldr	r2, [r3, #0]
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	429a      	cmp	r2, r3
 800bee6:	d116      	bne.n	800bf16 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800bee8:	4a1f      	ldr	r2, [pc, #124]	; (800bf68 <chk_lock+0xb4>)
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	011b      	lsls	r3, r3, #4
 800beee:	4413      	add	r3, r2
 800bef0:	3304      	adds	r3, #4
 800bef2:	681a      	ldr	r2, [r3, #0]
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bef8:	429a      	cmp	r2, r3
 800befa:	d10c      	bne.n	800bf16 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800befc:	4a1a      	ldr	r2, [pc, #104]	; (800bf68 <chk_lock+0xb4>)
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	011b      	lsls	r3, r3, #4
 800bf02:	4413      	add	r3, r2
 800bf04:	3308      	adds	r3, #8
 800bf06:	681a      	ldr	r2, [r3, #0]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800bf0c:	429a      	cmp	r2, r3
 800bf0e:	d102      	bne.n	800bf16 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bf10:	e007      	b.n	800bf22 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800bf12:	2301      	movs	r3, #1
 800bf14:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	3301      	adds	r3, #1
 800bf1a:	60fb      	str	r3, [r7, #12]
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	2b01      	cmp	r3, #1
 800bf20:	d9d2      	bls.n	800bec8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	2b02      	cmp	r3, #2
 800bf26:	d109      	bne.n	800bf3c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800bf28:	68bb      	ldr	r3, [r7, #8]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d102      	bne.n	800bf34 <chk_lock+0x80>
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	2b02      	cmp	r3, #2
 800bf32:	d101      	bne.n	800bf38 <chk_lock+0x84>
 800bf34:	2300      	movs	r3, #0
 800bf36:	e010      	b.n	800bf5a <chk_lock+0xa6>
 800bf38:	2312      	movs	r3, #18
 800bf3a:	e00e      	b.n	800bf5a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800bf3c:	683b      	ldr	r3, [r7, #0]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d108      	bne.n	800bf54 <chk_lock+0xa0>
 800bf42:	4a09      	ldr	r2, [pc, #36]	; (800bf68 <chk_lock+0xb4>)
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	011b      	lsls	r3, r3, #4
 800bf48:	4413      	add	r3, r2
 800bf4a:	330c      	adds	r3, #12
 800bf4c:	881b      	ldrh	r3, [r3, #0]
 800bf4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf52:	d101      	bne.n	800bf58 <chk_lock+0xa4>
 800bf54:	2310      	movs	r3, #16
 800bf56:	e000      	b.n	800bf5a <chk_lock+0xa6>
 800bf58:	2300      	movs	r3, #0
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	3714      	adds	r7, #20
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf64:	4770      	bx	lr
 800bf66:	bf00      	nop
 800bf68:	20000588 	.word	0x20000588

0800bf6c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b083      	sub	sp, #12
 800bf70:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bf72:	2300      	movs	r3, #0
 800bf74:	607b      	str	r3, [r7, #4]
 800bf76:	e002      	b.n	800bf7e <enq_lock+0x12>
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	3301      	adds	r3, #1
 800bf7c:	607b      	str	r3, [r7, #4]
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2b01      	cmp	r3, #1
 800bf82:	d806      	bhi.n	800bf92 <enq_lock+0x26>
 800bf84:	4a09      	ldr	r2, [pc, #36]	; (800bfac <enq_lock+0x40>)
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	011b      	lsls	r3, r3, #4
 800bf8a:	4413      	add	r3, r2
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d1f2      	bne.n	800bf78 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	2b02      	cmp	r3, #2
 800bf96:	bf14      	ite	ne
 800bf98:	2301      	movne	r3, #1
 800bf9a:	2300      	moveq	r3, #0
 800bf9c:	b2db      	uxtb	r3, r3
}
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	370c      	adds	r7, #12
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa8:	4770      	bx	lr
 800bfaa:	bf00      	nop
 800bfac:	20000588 	.word	0x20000588

0800bfb0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bfb0:	b480      	push	{r7}
 800bfb2:	b085      	sub	sp, #20
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
 800bfb8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bfba:	2300      	movs	r3, #0
 800bfbc:	60fb      	str	r3, [r7, #12]
 800bfbe:	e01f      	b.n	800c000 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800bfc0:	4a41      	ldr	r2, [pc, #260]	; (800c0c8 <inc_lock+0x118>)
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	011b      	lsls	r3, r3, #4
 800bfc6:	4413      	add	r3, r2
 800bfc8:	681a      	ldr	r2, [r3, #0]
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	429a      	cmp	r2, r3
 800bfd0:	d113      	bne.n	800bffa <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800bfd2:	4a3d      	ldr	r2, [pc, #244]	; (800c0c8 <inc_lock+0x118>)
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	011b      	lsls	r3, r3, #4
 800bfd8:	4413      	add	r3, r2
 800bfda:	3304      	adds	r3, #4
 800bfdc:	681a      	ldr	r2, [r3, #0]
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800bfe2:	429a      	cmp	r2, r3
 800bfe4:	d109      	bne.n	800bffa <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800bfe6:	4a38      	ldr	r2, [pc, #224]	; (800c0c8 <inc_lock+0x118>)
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	011b      	lsls	r3, r3, #4
 800bfec:	4413      	add	r3, r2
 800bfee:	3308      	adds	r3, #8
 800bff0:	681a      	ldr	r2, [r3, #0]
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800bff6:	429a      	cmp	r2, r3
 800bff8:	d006      	beq.n	800c008 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	3301      	adds	r3, #1
 800bffe:	60fb      	str	r3, [r7, #12]
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	2b01      	cmp	r3, #1
 800c004:	d9dc      	bls.n	800bfc0 <inc_lock+0x10>
 800c006:	e000      	b.n	800c00a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c008:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	2b02      	cmp	r3, #2
 800c00e:	d132      	bne.n	800c076 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c010:	2300      	movs	r3, #0
 800c012:	60fb      	str	r3, [r7, #12]
 800c014:	e002      	b.n	800c01c <inc_lock+0x6c>
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	3301      	adds	r3, #1
 800c01a:	60fb      	str	r3, [r7, #12]
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	2b01      	cmp	r3, #1
 800c020:	d806      	bhi.n	800c030 <inc_lock+0x80>
 800c022:	4a29      	ldr	r2, [pc, #164]	; (800c0c8 <inc_lock+0x118>)
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	011b      	lsls	r3, r3, #4
 800c028:	4413      	add	r3, r2
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d1f2      	bne.n	800c016 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	2b02      	cmp	r3, #2
 800c034:	d101      	bne.n	800c03a <inc_lock+0x8a>
 800c036:	2300      	movs	r3, #0
 800c038:	e040      	b.n	800c0bc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681a      	ldr	r2, [r3, #0]
 800c03e:	4922      	ldr	r1, [pc, #136]	; (800c0c8 <inc_lock+0x118>)
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	011b      	lsls	r3, r3, #4
 800c044:	440b      	add	r3, r1
 800c046:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	689a      	ldr	r2, [r3, #8]
 800c04c:	491e      	ldr	r1, [pc, #120]	; (800c0c8 <inc_lock+0x118>)
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	011b      	lsls	r3, r3, #4
 800c052:	440b      	add	r3, r1
 800c054:	3304      	adds	r3, #4
 800c056:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	695a      	ldr	r2, [r3, #20]
 800c05c:	491a      	ldr	r1, [pc, #104]	; (800c0c8 <inc_lock+0x118>)
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	011b      	lsls	r3, r3, #4
 800c062:	440b      	add	r3, r1
 800c064:	3308      	adds	r3, #8
 800c066:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c068:	4a17      	ldr	r2, [pc, #92]	; (800c0c8 <inc_lock+0x118>)
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	011b      	lsls	r3, r3, #4
 800c06e:	4413      	add	r3, r2
 800c070:	330c      	adds	r3, #12
 800c072:	2200      	movs	r2, #0
 800c074:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c076:	683b      	ldr	r3, [r7, #0]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d009      	beq.n	800c090 <inc_lock+0xe0>
 800c07c:	4a12      	ldr	r2, [pc, #72]	; (800c0c8 <inc_lock+0x118>)
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	011b      	lsls	r3, r3, #4
 800c082:	4413      	add	r3, r2
 800c084:	330c      	adds	r3, #12
 800c086:	881b      	ldrh	r3, [r3, #0]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d001      	beq.n	800c090 <inc_lock+0xe0>
 800c08c:	2300      	movs	r3, #0
 800c08e:	e015      	b.n	800c0bc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c090:	683b      	ldr	r3, [r7, #0]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d108      	bne.n	800c0a8 <inc_lock+0xf8>
 800c096:	4a0c      	ldr	r2, [pc, #48]	; (800c0c8 <inc_lock+0x118>)
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	011b      	lsls	r3, r3, #4
 800c09c:	4413      	add	r3, r2
 800c09e:	330c      	adds	r3, #12
 800c0a0:	881b      	ldrh	r3, [r3, #0]
 800c0a2:	3301      	adds	r3, #1
 800c0a4:	b29a      	uxth	r2, r3
 800c0a6:	e001      	b.n	800c0ac <inc_lock+0xfc>
 800c0a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c0ac:	4906      	ldr	r1, [pc, #24]	; (800c0c8 <inc_lock+0x118>)
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	011b      	lsls	r3, r3, #4
 800c0b2:	440b      	add	r3, r1
 800c0b4:	330c      	adds	r3, #12
 800c0b6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	3301      	adds	r3, #1
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	3714      	adds	r7, #20
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c6:	4770      	bx	lr
 800c0c8:	20000588 	.word	0x20000588

0800c0cc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c0cc:	b480      	push	{r7}
 800c0ce:	b085      	sub	sp, #20
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	3b01      	subs	r3, #1
 800c0d8:	607b      	str	r3, [r7, #4]
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	2b01      	cmp	r3, #1
 800c0de:	d825      	bhi.n	800c12c <dec_lock+0x60>
		n = Files[i].ctr;
 800c0e0:	4a17      	ldr	r2, [pc, #92]	; (800c140 <dec_lock+0x74>)
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	011b      	lsls	r3, r3, #4
 800c0e6:	4413      	add	r3, r2
 800c0e8:	330c      	adds	r3, #12
 800c0ea:	881b      	ldrh	r3, [r3, #0]
 800c0ec:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c0ee:	89fb      	ldrh	r3, [r7, #14]
 800c0f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c0f4:	d101      	bne.n	800c0fa <dec_lock+0x2e>
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c0fa:	89fb      	ldrh	r3, [r7, #14]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d002      	beq.n	800c106 <dec_lock+0x3a>
 800c100:	89fb      	ldrh	r3, [r7, #14]
 800c102:	3b01      	subs	r3, #1
 800c104:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c106:	4a0e      	ldr	r2, [pc, #56]	; (800c140 <dec_lock+0x74>)
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	011b      	lsls	r3, r3, #4
 800c10c:	4413      	add	r3, r2
 800c10e:	330c      	adds	r3, #12
 800c110:	89fa      	ldrh	r2, [r7, #14]
 800c112:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c114:	89fb      	ldrh	r3, [r7, #14]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d105      	bne.n	800c126 <dec_lock+0x5a>
 800c11a:	4a09      	ldr	r2, [pc, #36]	; (800c140 <dec_lock+0x74>)
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	011b      	lsls	r3, r3, #4
 800c120:	4413      	add	r3, r2
 800c122:	2200      	movs	r2, #0
 800c124:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c126:	2300      	movs	r3, #0
 800c128:	737b      	strb	r3, [r7, #13]
 800c12a:	e001      	b.n	800c130 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c12c:	2302      	movs	r3, #2
 800c12e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c130:	7b7b      	ldrb	r3, [r7, #13]
}
 800c132:	4618      	mov	r0, r3
 800c134:	3714      	adds	r7, #20
 800c136:	46bd      	mov	sp, r7
 800c138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13c:	4770      	bx	lr
 800c13e:	bf00      	nop
 800c140:	20000588 	.word	0x20000588

0800c144 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c144:	b480      	push	{r7}
 800c146:	b085      	sub	sp, #20
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c14c:	2300      	movs	r3, #0
 800c14e:	60fb      	str	r3, [r7, #12]
 800c150:	e010      	b.n	800c174 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c152:	4a0d      	ldr	r2, [pc, #52]	; (800c188 <clear_lock+0x44>)
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	011b      	lsls	r3, r3, #4
 800c158:	4413      	add	r3, r2
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	687a      	ldr	r2, [r7, #4]
 800c15e:	429a      	cmp	r2, r3
 800c160:	d105      	bne.n	800c16e <clear_lock+0x2a>
 800c162:	4a09      	ldr	r2, [pc, #36]	; (800c188 <clear_lock+0x44>)
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	011b      	lsls	r3, r3, #4
 800c168:	4413      	add	r3, r2
 800c16a:	2200      	movs	r2, #0
 800c16c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	3301      	adds	r3, #1
 800c172:	60fb      	str	r3, [r7, #12]
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	2b01      	cmp	r3, #1
 800c178:	d9eb      	bls.n	800c152 <clear_lock+0xe>
	}
}
 800c17a:	bf00      	nop
 800c17c:	3714      	adds	r7, #20
 800c17e:	46bd      	mov	sp, r7
 800c180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c184:	4770      	bx	lr
 800c186:	bf00      	nop
 800c188:	20000588 	.word	0x20000588

0800c18c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b086      	sub	sp, #24
 800c190:	af00      	add	r7, sp, #0
 800c192:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c194:	2300      	movs	r3, #0
 800c196:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	78db      	ldrb	r3, [r3, #3]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d034      	beq.n	800c20a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1a4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	7858      	ldrb	r0, [r3, #1]
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c1b0:	2301      	movs	r3, #1
 800c1b2:	697a      	ldr	r2, [r7, #20]
 800c1b4:	f7ff fd40 	bl	800bc38 <disk_write>
 800c1b8:	4603      	mov	r3, r0
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d002      	beq.n	800c1c4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c1be:	2301      	movs	r3, #1
 800c1c0:	73fb      	strb	r3, [r7, #15]
 800c1c2:	e022      	b.n	800c20a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1ce:	697a      	ldr	r2, [r7, #20]
 800c1d0:	1ad2      	subs	r2, r2, r3
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1d6:	429a      	cmp	r2, r3
 800c1d8:	d217      	bcs.n	800c20a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	789b      	ldrb	r3, [r3, #2]
 800c1de:	613b      	str	r3, [r7, #16]
 800c1e0:	e010      	b.n	800c204 <sync_window+0x78>
					wsect += fs->fsize;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1e6:	697a      	ldr	r2, [r7, #20]
 800c1e8:	4413      	add	r3, r2
 800c1ea:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	7858      	ldrb	r0, [r3, #1]
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c1f6:	2301      	movs	r3, #1
 800c1f8:	697a      	ldr	r2, [r7, #20]
 800c1fa:	f7ff fd1d 	bl	800bc38 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c1fe:	693b      	ldr	r3, [r7, #16]
 800c200:	3b01      	subs	r3, #1
 800c202:	613b      	str	r3, [r7, #16]
 800c204:	693b      	ldr	r3, [r7, #16]
 800c206:	2b01      	cmp	r3, #1
 800c208:	d8eb      	bhi.n	800c1e2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c20a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c20c:	4618      	mov	r0, r3
 800c20e:	3718      	adds	r7, #24
 800c210:	46bd      	mov	sp, r7
 800c212:	bd80      	pop	{r7, pc}

0800c214 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b084      	sub	sp, #16
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
 800c21c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c21e:	2300      	movs	r3, #0
 800c220:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c226:	683a      	ldr	r2, [r7, #0]
 800c228:	429a      	cmp	r2, r3
 800c22a:	d01b      	beq.n	800c264 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f7ff ffad 	bl	800c18c <sync_window>
 800c232:	4603      	mov	r3, r0
 800c234:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c236:	7bfb      	ldrb	r3, [r7, #15]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d113      	bne.n	800c264 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	7858      	ldrb	r0, [r3, #1]
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c246:	2301      	movs	r3, #1
 800c248:	683a      	ldr	r2, [r7, #0]
 800c24a:	f7ff fcd5 	bl	800bbf8 <disk_read>
 800c24e:	4603      	mov	r3, r0
 800c250:	2b00      	cmp	r3, #0
 800c252:	d004      	beq.n	800c25e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c254:	f04f 33ff 	mov.w	r3, #4294967295
 800c258:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c25a:	2301      	movs	r3, #1
 800c25c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	683a      	ldr	r2, [r7, #0]
 800c262:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
	return res;
 800c264:	7bfb      	ldrb	r3, [r7, #15]
}
 800c266:	4618      	mov	r0, r3
 800c268:	3710      	adds	r7, #16
 800c26a:	46bd      	mov	sp, r7
 800c26c:	bd80      	pop	{r7, pc}
	...

0800c270 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b084      	sub	sp, #16
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c278:	6878      	ldr	r0, [r7, #4]
 800c27a:	f7ff ff87 	bl	800c18c <sync_window>
 800c27e:	4603      	mov	r3, r0
 800c280:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c282:	7bfb      	ldrb	r3, [r7, #15]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d159      	bne.n	800c33c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	781b      	ldrb	r3, [r3, #0]
 800c28c:	2b03      	cmp	r3, #3
 800c28e:	d149      	bne.n	800c324 <sync_fs+0xb4>
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	791b      	ldrb	r3, [r3, #4]
 800c294:	2b01      	cmp	r3, #1
 800c296:	d145      	bne.n	800c324 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	899b      	ldrh	r3, [r3, #12]
 800c2a2:	461a      	mov	r2, r3
 800c2a4:	2100      	movs	r1, #0
 800c2a6:	f7ff fda8 	bl	800bdfa <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	333c      	adds	r3, #60	; 0x3c
 800c2ae:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c2b2:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	f7ff fd37 	bl	800bd2a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	333c      	adds	r3, #60	; 0x3c
 800c2c0:	4921      	ldr	r1, [pc, #132]	; (800c348 <sync_fs+0xd8>)
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	f7ff fd4c 	bl	800bd60 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	333c      	adds	r3, #60	; 0x3c
 800c2cc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c2d0:	491e      	ldr	r1, [pc, #120]	; (800c34c <sync_fs+0xdc>)
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f7ff fd44 	bl	800bd60 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	333c      	adds	r3, #60	; 0x3c
 800c2dc:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	699b      	ldr	r3, [r3, #24]
 800c2e4:	4619      	mov	r1, r3
 800c2e6:	4610      	mov	r0, r2
 800c2e8:	f7ff fd3a 	bl	800bd60 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	333c      	adds	r3, #60	; 0x3c
 800c2f0:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	695b      	ldr	r3, [r3, #20]
 800c2f8:	4619      	mov	r1, r3
 800c2fa:	4610      	mov	r0, r2
 800c2fc:	f7ff fd30 	bl	800bd60 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c304:	1c5a      	adds	r2, r3, #1
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	639a      	str	r2, [r3, #56]	; 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	7858      	ldrb	r0, [r3, #1]
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c318:	2301      	movs	r3, #1
 800c31a:	f7ff fc8d 	bl	800bc38 <disk_write>
			fs->fsi_flag = 0;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2200      	movs	r2, #0
 800c322:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	785b      	ldrb	r3, [r3, #1]
 800c328:	2200      	movs	r2, #0
 800c32a:	2100      	movs	r1, #0
 800c32c:	4618      	mov	r0, r3
 800c32e:	f7ff fca3 	bl	800bc78 <disk_ioctl>
 800c332:	4603      	mov	r3, r0
 800c334:	2b00      	cmp	r3, #0
 800c336:	d001      	beq.n	800c33c <sync_fs+0xcc>
 800c338:	2301      	movs	r3, #1
 800c33a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c33c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c33e:	4618      	mov	r0, r3
 800c340:	3710      	adds	r7, #16
 800c342:	46bd      	mov	sp, r7
 800c344:	bd80      	pop	{r7, pc}
 800c346:	bf00      	nop
 800c348:	41615252 	.word	0x41615252
 800c34c:	61417272 	.word	0x61417272

0800c350 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c350:	b480      	push	{r7}
 800c352:	b083      	sub	sp, #12
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
 800c358:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c35a:	683b      	ldr	r3, [r7, #0]
 800c35c:	3b02      	subs	r3, #2
 800c35e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	6a1b      	ldr	r3, [r3, #32]
 800c364:	3b02      	subs	r3, #2
 800c366:	683a      	ldr	r2, [r7, #0]
 800c368:	429a      	cmp	r2, r3
 800c36a:	d301      	bcc.n	800c370 <clust2sect+0x20>
 800c36c:	2300      	movs	r3, #0
 800c36e:	e008      	b.n	800c382 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	895b      	ldrh	r3, [r3, #10]
 800c374:	461a      	mov	r2, r3
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	fb03 f202 	mul.w	r2, r3, r2
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c380:	4413      	add	r3, r2
}
 800c382:	4618      	mov	r0, r3
 800c384:	370c      	adds	r7, #12
 800c386:	46bd      	mov	sp, r7
 800c388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c38c:	4770      	bx	lr

0800c38e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c38e:	b580      	push	{r7, lr}
 800c390:	b086      	sub	sp, #24
 800c392:	af00      	add	r7, sp, #0
 800c394:	6078      	str	r0, [r7, #4]
 800c396:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	2b01      	cmp	r3, #1
 800c3a2:	d904      	bls.n	800c3ae <get_fat+0x20>
 800c3a4:	693b      	ldr	r3, [r7, #16]
 800c3a6:	6a1b      	ldr	r3, [r3, #32]
 800c3a8:	683a      	ldr	r2, [r7, #0]
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	d302      	bcc.n	800c3b4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c3ae:	2301      	movs	r3, #1
 800c3b0:	617b      	str	r3, [r7, #20]
 800c3b2:	e0b7      	b.n	800c524 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c3b4:	f04f 33ff 	mov.w	r3, #4294967295
 800c3b8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c3ba:	693b      	ldr	r3, [r7, #16]
 800c3bc:	781b      	ldrb	r3, [r3, #0]
 800c3be:	2b02      	cmp	r3, #2
 800c3c0:	d05a      	beq.n	800c478 <get_fat+0xea>
 800c3c2:	2b03      	cmp	r3, #3
 800c3c4:	d07d      	beq.n	800c4c2 <get_fat+0x134>
 800c3c6:	2b01      	cmp	r3, #1
 800c3c8:	f040 80a2 	bne.w	800c510 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	60fb      	str	r3, [r7, #12]
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	085b      	lsrs	r3, r3, #1
 800c3d4:	68fa      	ldr	r2, [r7, #12]
 800c3d6:	4413      	add	r3, r2
 800c3d8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c3da:	693b      	ldr	r3, [r7, #16]
 800c3dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3de:	693b      	ldr	r3, [r7, #16]
 800c3e0:	899b      	ldrh	r3, [r3, #12]
 800c3e2:	4619      	mov	r1, r3
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	fbb3 f3f1 	udiv	r3, r3, r1
 800c3ea:	4413      	add	r3, r2
 800c3ec:	4619      	mov	r1, r3
 800c3ee:	6938      	ldr	r0, [r7, #16]
 800c3f0:	f7ff ff10 	bl	800c214 <move_window>
 800c3f4:	4603      	mov	r3, r0
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	f040 808d 	bne.w	800c516 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	1c5a      	adds	r2, r3, #1
 800c400:	60fa      	str	r2, [r7, #12]
 800c402:	693a      	ldr	r2, [r7, #16]
 800c404:	8992      	ldrh	r2, [r2, #12]
 800c406:	fbb3 f1f2 	udiv	r1, r3, r2
 800c40a:	fb02 f201 	mul.w	r2, r2, r1
 800c40e:	1a9b      	subs	r3, r3, r2
 800c410:	693a      	ldr	r2, [r7, #16]
 800c412:	4413      	add	r3, r2
 800c414:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c418:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c41a:	693b      	ldr	r3, [r7, #16]
 800c41c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c41e:	693b      	ldr	r3, [r7, #16]
 800c420:	899b      	ldrh	r3, [r3, #12]
 800c422:	4619      	mov	r1, r3
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	fbb3 f3f1 	udiv	r3, r3, r1
 800c42a:	4413      	add	r3, r2
 800c42c:	4619      	mov	r1, r3
 800c42e:	6938      	ldr	r0, [r7, #16]
 800c430:	f7ff fef0 	bl	800c214 <move_window>
 800c434:	4603      	mov	r3, r0
 800c436:	2b00      	cmp	r3, #0
 800c438:	d16f      	bne.n	800c51a <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c43a:	693b      	ldr	r3, [r7, #16]
 800c43c:	899b      	ldrh	r3, [r3, #12]
 800c43e:	461a      	mov	r2, r3
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	fbb3 f1f2 	udiv	r1, r3, r2
 800c446:	fb02 f201 	mul.w	r2, r2, r1
 800c44a:	1a9b      	subs	r3, r3, r2
 800c44c:	693a      	ldr	r2, [r7, #16]
 800c44e:	4413      	add	r3, r2
 800c450:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c454:	021b      	lsls	r3, r3, #8
 800c456:	461a      	mov	r2, r3
 800c458:	68bb      	ldr	r3, [r7, #8]
 800c45a:	4313      	orrs	r3, r2
 800c45c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c45e:	683b      	ldr	r3, [r7, #0]
 800c460:	f003 0301 	and.w	r3, r3, #1
 800c464:	2b00      	cmp	r3, #0
 800c466:	d002      	beq.n	800c46e <get_fat+0xe0>
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	091b      	lsrs	r3, r3, #4
 800c46c:	e002      	b.n	800c474 <get_fat+0xe6>
 800c46e:	68bb      	ldr	r3, [r7, #8]
 800c470:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c474:	617b      	str	r3, [r7, #20]
			break;
 800c476:	e055      	b.n	800c524 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c478:	693b      	ldr	r3, [r7, #16]
 800c47a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c47c:	693b      	ldr	r3, [r7, #16]
 800c47e:	899b      	ldrh	r3, [r3, #12]
 800c480:	085b      	lsrs	r3, r3, #1
 800c482:	b29b      	uxth	r3, r3
 800c484:	4619      	mov	r1, r3
 800c486:	683b      	ldr	r3, [r7, #0]
 800c488:	fbb3 f3f1 	udiv	r3, r3, r1
 800c48c:	4413      	add	r3, r2
 800c48e:	4619      	mov	r1, r3
 800c490:	6938      	ldr	r0, [r7, #16]
 800c492:	f7ff febf 	bl	800c214 <move_window>
 800c496:	4603      	mov	r3, r0
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d140      	bne.n	800c51e <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c49c:	693b      	ldr	r3, [r7, #16]
 800c49e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	005b      	lsls	r3, r3, #1
 800c4a6:	693a      	ldr	r2, [r7, #16]
 800c4a8:	8992      	ldrh	r2, [r2, #12]
 800c4aa:	fbb3 f0f2 	udiv	r0, r3, r2
 800c4ae:	fb02 f200 	mul.w	r2, r2, r0
 800c4b2:	1a9b      	subs	r3, r3, r2
 800c4b4:	440b      	add	r3, r1
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	f7ff fbfc 	bl	800bcb4 <ld_word>
 800c4bc:	4603      	mov	r3, r0
 800c4be:	617b      	str	r3, [r7, #20]
			break;
 800c4c0:	e030      	b.n	800c524 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c4c2:	693b      	ldr	r3, [r7, #16]
 800c4c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4c6:	693b      	ldr	r3, [r7, #16]
 800c4c8:	899b      	ldrh	r3, [r3, #12]
 800c4ca:	089b      	lsrs	r3, r3, #2
 800c4cc:	b29b      	uxth	r3, r3
 800c4ce:	4619      	mov	r1, r3
 800c4d0:	683b      	ldr	r3, [r7, #0]
 800c4d2:	fbb3 f3f1 	udiv	r3, r3, r1
 800c4d6:	4413      	add	r3, r2
 800c4d8:	4619      	mov	r1, r3
 800c4da:	6938      	ldr	r0, [r7, #16]
 800c4dc:	f7ff fe9a 	bl	800c214 <move_window>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d11d      	bne.n	800c522 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c4e6:	693b      	ldr	r3, [r7, #16]
 800c4e8:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c4ec:	683b      	ldr	r3, [r7, #0]
 800c4ee:	009b      	lsls	r3, r3, #2
 800c4f0:	693a      	ldr	r2, [r7, #16]
 800c4f2:	8992      	ldrh	r2, [r2, #12]
 800c4f4:	fbb3 f0f2 	udiv	r0, r3, r2
 800c4f8:	fb02 f200 	mul.w	r2, r2, r0
 800c4fc:	1a9b      	subs	r3, r3, r2
 800c4fe:	440b      	add	r3, r1
 800c500:	4618      	mov	r0, r3
 800c502:	f7ff fbef 	bl	800bce4 <ld_dword>
 800c506:	4603      	mov	r3, r0
 800c508:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c50c:	617b      	str	r3, [r7, #20]
			break;
 800c50e:	e009      	b.n	800c524 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c510:	2301      	movs	r3, #1
 800c512:	617b      	str	r3, [r7, #20]
 800c514:	e006      	b.n	800c524 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c516:	bf00      	nop
 800c518:	e004      	b.n	800c524 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c51a:	bf00      	nop
 800c51c:	e002      	b.n	800c524 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c51e:	bf00      	nop
 800c520:	e000      	b.n	800c524 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c522:	bf00      	nop
		}
	}

	return val;
 800c524:	697b      	ldr	r3, [r7, #20]
}
 800c526:	4618      	mov	r0, r3
 800c528:	3718      	adds	r7, #24
 800c52a:	46bd      	mov	sp, r7
 800c52c:	bd80      	pop	{r7, pc}

0800c52e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c52e:	b590      	push	{r4, r7, lr}
 800c530:	b089      	sub	sp, #36	; 0x24
 800c532:	af00      	add	r7, sp, #0
 800c534:	60f8      	str	r0, [r7, #12]
 800c536:	60b9      	str	r1, [r7, #8]
 800c538:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c53a:	2302      	movs	r3, #2
 800c53c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c53e:	68bb      	ldr	r3, [r7, #8]
 800c540:	2b01      	cmp	r3, #1
 800c542:	f240 8106 	bls.w	800c752 <put_fat+0x224>
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	6a1b      	ldr	r3, [r3, #32]
 800c54a:	68ba      	ldr	r2, [r7, #8]
 800c54c:	429a      	cmp	r2, r3
 800c54e:	f080 8100 	bcs.w	800c752 <put_fat+0x224>
		switch (fs->fs_type) {
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	2b02      	cmp	r3, #2
 800c558:	f000 8088 	beq.w	800c66c <put_fat+0x13e>
 800c55c:	2b03      	cmp	r3, #3
 800c55e:	f000 80b0 	beq.w	800c6c2 <put_fat+0x194>
 800c562:	2b01      	cmp	r3, #1
 800c564:	f040 80f5 	bne.w	800c752 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c568:	68bb      	ldr	r3, [r7, #8]
 800c56a:	61bb      	str	r3, [r7, #24]
 800c56c:	69bb      	ldr	r3, [r7, #24]
 800c56e:	085b      	lsrs	r3, r3, #1
 800c570:	69ba      	ldr	r2, [r7, #24]
 800c572:	4413      	add	r3, r2
 800c574:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	899b      	ldrh	r3, [r3, #12]
 800c57e:	4619      	mov	r1, r3
 800c580:	69bb      	ldr	r3, [r7, #24]
 800c582:	fbb3 f3f1 	udiv	r3, r3, r1
 800c586:	4413      	add	r3, r2
 800c588:	4619      	mov	r1, r3
 800c58a:	68f8      	ldr	r0, [r7, #12]
 800c58c:	f7ff fe42 	bl	800c214 <move_window>
 800c590:	4603      	mov	r3, r0
 800c592:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c594:	7ffb      	ldrb	r3, [r7, #31]
 800c596:	2b00      	cmp	r3, #0
 800c598:	f040 80d4 	bne.w	800c744 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c5a2:	69bb      	ldr	r3, [r7, #24]
 800c5a4:	1c5a      	adds	r2, r3, #1
 800c5a6:	61ba      	str	r2, [r7, #24]
 800c5a8:	68fa      	ldr	r2, [r7, #12]
 800c5aa:	8992      	ldrh	r2, [r2, #12]
 800c5ac:	fbb3 f0f2 	udiv	r0, r3, r2
 800c5b0:	fb02 f200 	mul.w	r2, r2, r0
 800c5b4:	1a9b      	subs	r3, r3, r2
 800c5b6:	440b      	add	r3, r1
 800c5b8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	f003 0301 	and.w	r3, r3, #1
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d00d      	beq.n	800c5e0 <put_fat+0xb2>
 800c5c4:	697b      	ldr	r3, [r7, #20]
 800c5c6:	781b      	ldrb	r3, [r3, #0]
 800c5c8:	b25b      	sxtb	r3, r3
 800c5ca:	f003 030f 	and.w	r3, r3, #15
 800c5ce:	b25a      	sxtb	r2, r3
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	b2db      	uxtb	r3, r3
 800c5d4:	011b      	lsls	r3, r3, #4
 800c5d6:	b25b      	sxtb	r3, r3
 800c5d8:	4313      	orrs	r3, r2
 800c5da:	b25b      	sxtb	r3, r3
 800c5dc:	b2db      	uxtb	r3, r3
 800c5de:	e001      	b.n	800c5e4 <put_fat+0xb6>
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	b2db      	uxtb	r3, r3
 800c5e4:	697a      	ldr	r2, [r7, #20]
 800c5e6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	2201      	movs	r2, #1
 800c5ec:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	899b      	ldrh	r3, [r3, #12]
 800c5f6:	4619      	mov	r1, r3
 800c5f8:	69bb      	ldr	r3, [r7, #24]
 800c5fa:	fbb3 f3f1 	udiv	r3, r3, r1
 800c5fe:	4413      	add	r3, r2
 800c600:	4619      	mov	r1, r3
 800c602:	68f8      	ldr	r0, [r7, #12]
 800c604:	f7ff fe06 	bl	800c214 <move_window>
 800c608:	4603      	mov	r3, r0
 800c60a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c60c:	7ffb      	ldrb	r3, [r7, #31]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	f040 809a 	bne.w	800c748 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	899b      	ldrh	r3, [r3, #12]
 800c61e:	461a      	mov	r2, r3
 800c620:	69bb      	ldr	r3, [r7, #24]
 800c622:	fbb3 f0f2 	udiv	r0, r3, r2
 800c626:	fb02 f200 	mul.w	r2, r2, r0
 800c62a:	1a9b      	subs	r3, r3, r2
 800c62c:	440b      	add	r3, r1
 800c62e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c630:	68bb      	ldr	r3, [r7, #8]
 800c632:	f003 0301 	and.w	r3, r3, #1
 800c636:	2b00      	cmp	r3, #0
 800c638:	d003      	beq.n	800c642 <put_fat+0x114>
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	091b      	lsrs	r3, r3, #4
 800c63e:	b2db      	uxtb	r3, r3
 800c640:	e00e      	b.n	800c660 <put_fat+0x132>
 800c642:	697b      	ldr	r3, [r7, #20]
 800c644:	781b      	ldrb	r3, [r3, #0]
 800c646:	b25b      	sxtb	r3, r3
 800c648:	f023 030f 	bic.w	r3, r3, #15
 800c64c:	b25a      	sxtb	r2, r3
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	0a1b      	lsrs	r3, r3, #8
 800c652:	b25b      	sxtb	r3, r3
 800c654:	f003 030f 	and.w	r3, r3, #15
 800c658:	b25b      	sxtb	r3, r3
 800c65a:	4313      	orrs	r3, r2
 800c65c:	b25b      	sxtb	r3, r3
 800c65e:	b2db      	uxtb	r3, r3
 800c660:	697a      	ldr	r2, [r7, #20]
 800c662:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	2201      	movs	r2, #1
 800c668:	70da      	strb	r2, [r3, #3]
			break;
 800c66a:	e072      	b.n	800c752 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	899b      	ldrh	r3, [r3, #12]
 800c674:	085b      	lsrs	r3, r3, #1
 800c676:	b29b      	uxth	r3, r3
 800c678:	4619      	mov	r1, r3
 800c67a:	68bb      	ldr	r3, [r7, #8]
 800c67c:	fbb3 f3f1 	udiv	r3, r3, r1
 800c680:	4413      	add	r3, r2
 800c682:	4619      	mov	r1, r3
 800c684:	68f8      	ldr	r0, [r7, #12]
 800c686:	f7ff fdc5 	bl	800c214 <move_window>
 800c68a:	4603      	mov	r3, r0
 800c68c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c68e:	7ffb      	ldrb	r3, [r7, #31]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d15b      	bne.n	800c74c <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c69a:	68bb      	ldr	r3, [r7, #8]
 800c69c:	005b      	lsls	r3, r3, #1
 800c69e:	68fa      	ldr	r2, [r7, #12]
 800c6a0:	8992      	ldrh	r2, [r2, #12]
 800c6a2:	fbb3 f0f2 	udiv	r0, r3, r2
 800c6a6:	fb02 f200 	mul.w	r2, r2, r0
 800c6aa:	1a9b      	subs	r3, r3, r2
 800c6ac:	440b      	add	r3, r1
 800c6ae:	687a      	ldr	r2, [r7, #4]
 800c6b0:	b292      	uxth	r2, r2
 800c6b2:	4611      	mov	r1, r2
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	f7ff fb38 	bl	800bd2a <st_word>
			fs->wflag = 1;
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	2201      	movs	r2, #1
 800c6be:	70da      	strb	r2, [r3, #3]
			break;
 800c6c0:	e047      	b.n	800c752 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	899b      	ldrh	r3, [r3, #12]
 800c6ca:	089b      	lsrs	r3, r3, #2
 800c6cc:	b29b      	uxth	r3, r3
 800c6ce:	4619      	mov	r1, r3
 800c6d0:	68bb      	ldr	r3, [r7, #8]
 800c6d2:	fbb3 f3f1 	udiv	r3, r3, r1
 800c6d6:	4413      	add	r3, r2
 800c6d8:	4619      	mov	r1, r3
 800c6da:	68f8      	ldr	r0, [r7, #12]
 800c6dc:	f7ff fd9a 	bl	800c214 <move_window>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c6e4:	7ffb      	ldrb	r3, [r7, #31]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d132      	bne.n	800c750 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c6f6:	68bb      	ldr	r3, [r7, #8]
 800c6f8:	009b      	lsls	r3, r3, #2
 800c6fa:	68fa      	ldr	r2, [r7, #12]
 800c6fc:	8992      	ldrh	r2, [r2, #12]
 800c6fe:	fbb3 f0f2 	udiv	r0, r3, r2
 800c702:	fb02 f200 	mul.w	r2, r2, r0
 800c706:	1a9b      	subs	r3, r3, r2
 800c708:	440b      	add	r3, r1
 800c70a:	4618      	mov	r0, r3
 800c70c:	f7ff faea 	bl	800bce4 <ld_dword>
 800c710:	4603      	mov	r3, r0
 800c712:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c716:	4323      	orrs	r3, r4
 800c718:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	009b      	lsls	r3, r3, #2
 800c724:	68fa      	ldr	r2, [r7, #12]
 800c726:	8992      	ldrh	r2, [r2, #12]
 800c728:	fbb3 f0f2 	udiv	r0, r3, r2
 800c72c:	fb02 f200 	mul.w	r2, r2, r0
 800c730:	1a9b      	subs	r3, r3, r2
 800c732:	440b      	add	r3, r1
 800c734:	6879      	ldr	r1, [r7, #4]
 800c736:	4618      	mov	r0, r3
 800c738:	f7ff fb12 	bl	800bd60 <st_dword>
			fs->wflag = 1;
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	2201      	movs	r2, #1
 800c740:	70da      	strb	r2, [r3, #3]
			break;
 800c742:	e006      	b.n	800c752 <put_fat+0x224>
			if (res != FR_OK) break;
 800c744:	bf00      	nop
 800c746:	e004      	b.n	800c752 <put_fat+0x224>
			if (res != FR_OK) break;
 800c748:	bf00      	nop
 800c74a:	e002      	b.n	800c752 <put_fat+0x224>
			if (res != FR_OK) break;
 800c74c:	bf00      	nop
 800c74e:	e000      	b.n	800c752 <put_fat+0x224>
			if (res != FR_OK) break;
 800c750:	bf00      	nop
		}
	}
	return res;
 800c752:	7ffb      	ldrb	r3, [r7, #31]
}
 800c754:	4618      	mov	r0, r3
 800c756:	3724      	adds	r7, #36	; 0x24
 800c758:	46bd      	mov	sp, r7
 800c75a:	bd90      	pop	{r4, r7, pc}

0800c75c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b088      	sub	sp, #32
 800c760:	af00      	add	r7, sp, #0
 800c762:	60f8      	str	r0, [r7, #12]
 800c764:	60b9      	str	r1, [r7, #8]
 800c766:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c768:	2300      	movs	r3, #0
 800c76a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c772:	68bb      	ldr	r3, [r7, #8]
 800c774:	2b01      	cmp	r3, #1
 800c776:	d904      	bls.n	800c782 <remove_chain+0x26>
 800c778:	69bb      	ldr	r3, [r7, #24]
 800c77a:	6a1b      	ldr	r3, [r3, #32]
 800c77c:	68ba      	ldr	r2, [r7, #8]
 800c77e:	429a      	cmp	r2, r3
 800c780:	d301      	bcc.n	800c786 <remove_chain+0x2a>
 800c782:	2302      	movs	r3, #2
 800c784:	e04b      	b.n	800c81e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d00c      	beq.n	800c7a6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c78c:	f04f 32ff 	mov.w	r2, #4294967295
 800c790:	6879      	ldr	r1, [r7, #4]
 800c792:	69b8      	ldr	r0, [r7, #24]
 800c794:	f7ff fecb 	bl	800c52e <put_fat>
 800c798:	4603      	mov	r3, r0
 800c79a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c79c:	7ffb      	ldrb	r3, [r7, #31]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d001      	beq.n	800c7a6 <remove_chain+0x4a>
 800c7a2:	7ffb      	ldrb	r3, [r7, #31]
 800c7a4:	e03b      	b.n	800c81e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c7a6:	68b9      	ldr	r1, [r7, #8]
 800c7a8:	68f8      	ldr	r0, [r7, #12]
 800c7aa:	f7ff fdf0 	bl	800c38e <get_fat>
 800c7ae:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c7b0:	697b      	ldr	r3, [r7, #20]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d031      	beq.n	800c81a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c7b6:	697b      	ldr	r3, [r7, #20]
 800c7b8:	2b01      	cmp	r3, #1
 800c7ba:	d101      	bne.n	800c7c0 <remove_chain+0x64>
 800c7bc:	2302      	movs	r3, #2
 800c7be:	e02e      	b.n	800c81e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c7c0:	697b      	ldr	r3, [r7, #20]
 800c7c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7c6:	d101      	bne.n	800c7cc <remove_chain+0x70>
 800c7c8:	2301      	movs	r3, #1
 800c7ca:	e028      	b.n	800c81e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	68b9      	ldr	r1, [r7, #8]
 800c7d0:	69b8      	ldr	r0, [r7, #24]
 800c7d2:	f7ff feac 	bl	800c52e <put_fat>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c7da:	7ffb      	ldrb	r3, [r7, #31]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d001      	beq.n	800c7e4 <remove_chain+0x88>
 800c7e0:	7ffb      	ldrb	r3, [r7, #31]
 800c7e2:	e01c      	b.n	800c81e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c7e4:	69bb      	ldr	r3, [r7, #24]
 800c7e6:	699a      	ldr	r2, [r3, #24]
 800c7e8:	69bb      	ldr	r3, [r7, #24]
 800c7ea:	6a1b      	ldr	r3, [r3, #32]
 800c7ec:	3b02      	subs	r3, #2
 800c7ee:	429a      	cmp	r2, r3
 800c7f0:	d20b      	bcs.n	800c80a <remove_chain+0xae>
			fs->free_clst++;
 800c7f2:	69bb      	ldr	r3, [r7, #24]
 800c7f4:	699b      	ldr	r3, [r3, #24]
 800c7f6:	1c5a      	adds	r2, r3, #1
 800c7f8:	69bb      	ldr	r3, [r7, #24]
 800c7fa:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800c7fc:	69bb      	ldr	r3, [r7, #24]
 800c7fe:	791b      	ldrb	r3, [r3, #4]
 800c800:	f043 0301 	orr.w	r3, r3, #1
 800c804:	b2da      	uxtb	r2, r3
 800c806:	69bb      	ldr	r3, [r7, #24]
 800c808:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c80a:	697b      	ldr	r3, [r7, #20]
 800c80c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c80e:	69bb      	ldr	r3, [r7, #24]
 800c810:	6a1b      	ldr	r3, [r3, #32]
 800c812:	68ba      	ldr	r2, [r7, #8]
 800c814:	429a      	cmp	r2, r3
 800c816:	d3c6      	bcc.n	800c7a6 <remove_chain+0x4a>
 800c818:	e000      	b.n	800c81c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c81a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c81c:	2300      	movs	r3, #0
}
 800c81e:	4618      	mov	r0, r3
 800c820:	3720      	adds	r7, #32
 800c822:	46bd      	mov	sp, r7
 800c824:	bd80      	pop	{r7, pc}

0800c826 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c826:	b580      	push	{r7, lr}
 800c828:	b088      	sub	sp, #32
 800c82a:	af00      	add	r7, sp, #0
 800c82c:	6078      	str	r0, [r7, #4]
 800c82e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c836:	683b      	ldr	r3, [r7, #0]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d10d      	bne.n	800c858 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c83c:	693b      	ldr	r3, [r7, #16]
 800c83e:	695b      	ldr	r3, [r3, #20]
 800c840:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c842:	69bb      	ldr	r3, [r7, #24]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d004      	beq.n	800c852 <create_chain+0x2c>
 800c848:	693b      	ldr	r3, [r7, #16]
 800c84a:	6a1b      	ldr	r3, [r3, #32]
 800c84c:	69ba      	ldr	r2, [r7, #24]
 800c84e:	429a      	cmp	r2, r3
 800c850:	d31b      	bcc.n	800c88a <create_chain+0x64>
 800c852:	2301      	movs	r3, #1
 800c854:	61bb      	str	r3, [r7, #24]
 800c856:	e018      	b.n	800c88a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c858:	6839      	ldr	r1, [r7, #0]
 800c85a:	6878      	ldr	r0, [r7, #4]
 800c85c:	f7ff fd97 	bl	800c38e <get_fat>
 800c860:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	2b01      	cmp	r3, #1
 800c866:	d801      	bhi.n	800c86c <create_chain+0x46>
 800c868:	2301      	movs	r3, #1
 800c86a:	e070      	b.n	800c94e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c872:	d101      	bne.n	800c878 <create_chain+0x52>
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	e06a      	b.n	800c94e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c878:	693b      	ldr	r3, [r7, #16]
 800c87a:	6a1b      	ldr	r3, [r3, #32]
 800c87c:	68fa      	ldr	r2, [r7, #12]
 800c87e:	429a      	cmp	r2, r3
 800c880:	d201      	bcs.n	800c886 <create_chain+0x60>
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	e063      	b.n	800c94e <create_chain+0x128>
		scl = clst;
 800c886:	683b      	ldr	r3, [r7, #0]
 800c888:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c88a:	69bb      	ldr	r3, [r7, #24]
 800c88c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c88e:	69fb      	ldr	r3, [r7, #28]
 800c890:	3301      	adds	r3, #1
 800c892:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c894:	693b      	ldr	r3, [r7, #16]
 800c896:	6a1b      	ldr	r3, [r3, #32]
 800c898:	69fa      	ldr	r2, [r7, #28]
 800c89a:	429a      	cmp	r2, r3
 800c89c:	d307      	bcc.n	800c8ae <create_chain+0x88>
				ncl = 2;
 800c89e:	2302      	movs	r3, #2
 800c8a0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c8a2:	69fa      	ldr	r2, [r7, #28]
 800c8a4:	69bb      	ldr	r3, [r7, #24]
 800c8a6:	429a      	cmp	r2, r3
 800c8a8:	d901      	bls.n	800c8ae <create_chain+0x88>
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	e04f      	b.n	800c94e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c8ae:	69f9      	ldr	r1, [r7, #28]
 800c8b0:	6878      	ldr	r0, [r7, #4]
 800c8b2:	f7ff fd6c 	bl	800c38e <get_fat>
 800c8b6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d00e      	beq.n	800c8dc <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	2b01      	cmp	r3, #1
 800c8c2:	d003      	beq.n	800c8cc <create_chain+0xa6>
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8ca:	d101      	bne.n	800c8d0 <create_chain+0xaa>
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	e03e      	b.n	800c94e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c8d0:	69fa      	ldr	r2, [r7, #28]
 800c8d2:	69bb      	ldr	r3, [r7, #24]
 800c8d4:	429a      	cmp	r2, r3
 800c8d6:	d1da      	bne.n	800c88e <create_chain+0x68>
 800c8d8:	2300      	movs	r3, #0
 800c8da:	e038      	b.n	800c94e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c8dc:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c8de:	f04f 32ff 	mov.w	r2, #4294967295
 800c8e2:	69f9      	ldr	r1, [r7, #28]
 800c8e4:	6938      	ldr	r0, [r7, #16]
 800c8e6:	f7ff fe22 	bl	800c52e <put_fat>
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c8ee:	7dfb      	ldrb	r3, [r7, #23]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d109      	bne.n	800c908 <create_chain+0xe2>
 800c8f4:	683b      	ldr	r3, [r7, #0]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d006      	beq.n	800c908 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c8fa:	69fa      	ldr	r2, [r7, #28]
 800c8fc:	6839      	ldr	r1, [r7, #0]
 800c8fe:	6938      	ldr	r0, [r7, #16]
 800c900:	f7ff fe15 	bl	800c52e <put_fat>
 800c904:	4603      	mov	r3, r0
 800c906:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c908:	7dfb      	ldrb	r3, [r7, #23]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d116      	bne.n	800c93c <create_chain+0x116>
		fs->last_clst = ncl;
 800c90e:	693b      	ldr	r3, [r7, #16]
 800c910:	69fa      	ldr	r2, [r7, #28]
 800c912:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	699a      	ldr	r2, [r3, #24]
 800c918:	693b      	ldr	r3, [r7, #16]
 800c91a:	6a1b      	ldr	r3, [r3, #32]
 800c91c:	3b02      	subs	r3, #2
 800c91e:	429a      	cmp	r2, r3
 800c920:	d804      	bhi.n	800c92c <create_chain+0x106>
 800c922:	693b      	ldr	r3, [r7, #16]
 800c924:	699b      	ldr	r3, [r3, #24]
 800c926:	1e5a      	subs	r2, r3, #1
 800c928:	693b      	ldr	r3, [r7, #16]
 800c92a:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800c92c:	693b      	ldr	r3, [r7, #16]
 800c92e:	791b      	ldrb	r3, [r3, #4]
 800c930:	f043 0301 	orr.w	r3, r3, #1
 800c934:	b2da      	uxtb	r2, r3
 800c936:	693b      	ldr	r3, [r7, #16]
 800c938:	711a      	strb	r2, [r3, #4]
 800c93a:	e007      	b.n	800c94c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c93c:	7dfb      	ldrb	r3, [r7, #23]
 800c93e:	2b01      	cmp	r3, #1
 800c940:	d102      	bne.n	800c948 <create_chain+0x122>
 800c942:	f04f 33ff 	mov.w	r3, #4294967295
 800c946:	e000      	b.n	800c94a <create_chain+0x124>
 800c948:	2301      	movs	r3, #1
 800c94a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c94c:	69fb      	ldr	r3, [r7, #28]
}
 800c94e:	4618      	mov	r0, r3
 800c950:	3720      	adds	r7, #32
 800c952:	46bd      	mov	sp, r7
 800c954:	bd80      	pop	{r7, pc}

0800c956 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c956:	b480      	push	{r7}
 800c958:	b087      	sub	sp, #28
 800c95a:	af00      	add	r7, sp, #0
 800c95c:	6078      	str	r0, [r7, #4]
 800c95e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c96a:	3304      	adds	r3, #4
 800c96c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	899b      	ldrh	r3, [r3, #12]
 800c972:	461a      	mov	r2, r3
 800c974:	683b      	ldr	r3, [r7, #0]
 800c976:	fbb3 f3f2 	udiv	r3, r3, r2
 800c97a:	68fa      	ldr	r2, [r7, #12]
 800c97c:	8952      	ldrh	r2, [r2, #10]
 800c97e:	fbb3 f3f2 	udiv	r3, r3, r2
 800c982:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c984:	693b      	ldr	r3, [r7, #16]
 800c986:	1d1a      	adds	r2, r3, #4
 800c988:	613a      	str	r2, [r7, #16]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c98e:	68bb      	ldr	r3, [r7, #8]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d101      	bne.n	800c998 <clmt_clust+0x42>
 800c994:	2300      	movs	r3, #0
 800c996:	e010      	b.n	800c9ba <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800c998:	697a      	ldr	r2, [r7, #20]
 800c99a:	68bb      	ldr	r3, [r7, #8]
 800c99c:	429a      	cmp	r2, r3
 800c99e:	d307      	bcc.n	800c9b0 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800c9a0:	697a      	ldr	r2, [r7, #20]
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	1ad3      	subs	r3, r2, r3
 800c9a6:	617b      	str	r3, [r7, #20]
 800c9a8:	693b      	ldr	r3, [r7, #16]
 800c9aa:	3304      	adds	r3, #4
 800c9ac:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c9ae:	e7e9      	b.n	800c984 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800c9b0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c9b2:	693b      	ldr	r3, [r7, #16]
 800c9b4:	681a      	ldr	r2, [r3, #0]
 800c9b6:	697b      	ldr	r3, [r7, #20]
 800c9b8:	4413      	add	r3, r2
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	371c      	adds	r7, #28
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr

0800c9c6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c9c6:	b580      	push	{r7, lr}
 800c9c8:	b086      	sub	sp, #24
 800c9ca:	af00      	add	r7, sp, #0
 800c9cc:	6078      	str	r0, [r7, #4]
 800c9ce:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c9dc:	d204      	bcs.n	800c9e8 <dir_sdi+0x22>
 800c9de:	683b      	ldr	r3, [r7, #0]
 800c9e0:	f003 031f 	and.w	r3, r3, #31
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d001      	beq.n	800c9ec <dir_sdi+0x26>
		return FR_INT_ERR;
 800c9e8:	2302      	movs	r3, #2
 800c9ea:	e071      	b.n	800cad0 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	683a      	ldr	r2, [r7, #0]
 800c9f0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	689b      	ldr	r3, [r3, #8]
 800c9f6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c9f8:	697b      	ldr	r3, [r7, #20]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d106      	bne.n	800ca0c <dir_sdi+0x46>
 800c9fe:	693b      	ldr	r3, [r7, #16]
 800ca00:	781b      	ldrb	r3, [r3, #0]
 800ca02:	2b02      	cmp	r3, #2
 800ca04:	d902      	bls.n	800ca0c <dir_sdi+0x46>
		clst = fs->dirbase;
 800ca06:	693b      	ldr	r3, [r7, #16]
 800ca08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca0a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ca0c:	697b      	ldr	r3, [r7, #20]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d10c      	bne.n	800ca2c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ca12:	683b      	ldr	r3, [r7, #0]
 800ca14:	095b      	lsrs	r3, r3, #5
 800ca16:	693a      	ldr	r2, [r7, #16]
 800ca18:	8912      	ldrh	r2, [r2, #8]
 800ca1a:	4293      	cmp	r3, r2
 800ca1c:	d301      	bcc.n	800ca22 <dir_sdi+0x5c>
 800ca1e:	2302      	movs	r3, #2
 800ca20:	e056      	b.n	800cad0 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800ca22:	693b      	ldr	r3, [r7, #16]
 800ca24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	61da      	str	r2, [r3, #28]
 800ca2a:	e02d      	b.n	800ca88 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800ca2c:	693b      	ldr	r3, [r7, #16]
 800ca2e:	895b      	ldrh	r3, [r3, #10]
 800ca30:	461a      	mov	r2, r3
 800ca32:	693b      	ldr	r3, [r7, #16]
 800ca34:	899b      	ldrh	r3, [r3, #12]
 800ca36:	fb03 f302 	mul.w	r3, r3, r2
 800ca3a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ca3c:	e019      	b.n	800ca72 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	6979      	ldr	r1, [r7, #20]
 800ca42:	4618      	mov	r0, r3
 800ca44:	f7ff fca3 	bl	800c38e <get_fat>
 800ca48:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca50:	d101      	bne.n	800ca56 <dir_sdi+0x90>
 800ca52:	2301      	movs	r3, #1
 800ca54:	e03c      	b.n	800cad0 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ca56:	697b      	ldr	r3, [r7, #20]
 800ca58:	2b01      	cmp	r3, #1
 800ca5a:	d904      	bls.n	800ca66 <dir_sdi+0xa0>
 800ca5c:	693b      	ldr	r3, [r7, #16]
 800ca5e:	6a1b      	ldr	r3, [r3, #32]
 800ca60:	697a      	ldr	r2, [r7, #20]
 800ca62:	429a      	cmp	r2, r3
 800ca64:	d301      	bcc.n	800ca6a <dir_sdi+0xa4>
 800ca66:	2302      	movs	r3, #2
 800ca68:	e032      	b.n	800cad0 <dir_sdi+0x10a>
			ofs -= csz;
 800ca6a:	683a      	ldr	r2, [r7, #0]
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	1ad3      	subs	r3, r2, r3
 800ca70:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ca72:	683a      	ldr	r2, [r7, #0]
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	429a      	cmp	r2, r3
 800ca78:	d2e1      	bcs.n	800ca3e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800ca7a:	6979      	ldr	r1, [r7, #20]
 800ca7c:	6938      	ldr	r0, [r7, #16]
 800ca7e:	f7ff fc67 	bl	800c350 <clust2sect>
 800ca82:	4602      	mov	r2, r0
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	697a      	ldr	r2, [r7, #20]
 800ca8c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	69db      	ldr	r3, [r3, #28]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d101      	bne.n	800ca9a <dir_sdi+0xd4>
 800ca96:	2302      	movs	r3, #2
 800ca98:	e01a      	b.n	800cad0 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	69da      	ldr	r2, [r3, #28]
 800ca9e:	693b      	ldr	r3, [r7, #16]
 800caa0:	899b      	ldrh	r3, [r3, #12]
 800caa2:	4619      	mov	r1, r3
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	fbb3 f3f1 	udiv	r3, r3, r1
 800caaa:	441a      	add	r2, r3
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cab0:	693b      	ldr	r3, [r7, #16]
 800cab2:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800cab6:	693b      	ldr	r3, [r7, #16]
 800cab8:	899b      	ldrh	r3, [r3, #12]
 800caba:	461a      	mov	r2, r3
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	fbb3 f0f2 	udiv	r0, r3, r2
 800cac2:	fb02 f200 	mul.w	r2, r2, r0
 800cac6:	1a9b      	subs	r3, r3, r2
 800cac8:	18ca      	adds	r2, r1, r3
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cace:	2300      	movs	r3, #0
}
 800cad0:	4618      	mov	r0, r3
 800cad2:	3718      	adds	r7, #24
 800cad4:	46bd      	mov	sp, r7
 800cad6:	bd80      	pop	{r7, pc}

0800cad8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b086      	sub	sp, #24
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
 800cae0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	695b      	ldr	r3, [r3, #20]
 800caec:	3320      	adds	r3, #32
 800caee:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	69db      	ldr	r3, [r3, #28]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d003      	beq.n	800cb00 <dir_next+0x28>
 800caf8:	68bb      	ldr	r3, [r7, #8]
 800cafa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cafe:	d301      	bcc.n	800cb04 <dir_next+0x2c>
 800cb00:	2304      	movs	r3, #4
 800cb02:	e0bb      	b.n	800cc7c <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	899b      	ldrh	r3, [r3, #12]
 800cb08:	461a      	mov	r2, r3
 800cb0a:	68bb      	ldr	r3, [r7, #8]
 800cb0c:	fbb3 f1f2 	udiv	r1, r3, r2
 800cb10:	fb02 f201 	mul.w	r2, r2, r1
 800cb14:	1a9b      	subs	r3, r3, r2
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	f040 809d 	bne.w	800cc56 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	69db      	ldr	r3, [r3, #28]
 800cb20:	1c5a      	adds	r2, r3, #1
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	699b      	ldr	r3, [r3, #24]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d10b      	bne.n	800cb46 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800cb2e:	68bb      	ldr	r3, [r7, #8]
 800cb30:	095b      	lsrs	r3, r3, #5
 800cb32:	68fa      	ldr	r2, [r7, #12]
 800cb34:	8912      	ldrh	r2, [r2, #8]
 800cb36:	4293      	cmp	r3, r2
 800cb38:	f0c0 808d 	bcc.w	800cc56 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2200      	movs	r2, #0
 800cb40:	61da      	str	r2, [r3, #28]
 800cb42:	2304      	movs	r3, #4
 800cb44:	e09a      	b.n	800cc7c <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	899b      	ldrh	r3, [r3, #12]
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	68bb      	ldr	r3, [r7, #8]
 800cb4e:	fbb3 f3f2 	udiv	r3, r3, r2
 800cb52:	68fa      	ldr	r2, [r7, #12]
 800cb54:	8952      	ldrh	r2, [r2, #10]
 800cb56:	3a01      	subs	r2, #1
 800cb58:	4013      	ands	r3, r2
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d17b      	bne.n	800cc56 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800cb5e:	687a      	ldr	r2, [r7, #4]
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	699b      	ldr	r3, [r3, #24]
 800cb64:	4619      	mov	r1, r3
 800cb66:	4610      	mov	r0, r2
 800cb68:	f7ff fc11 	bl	800c38e <get_fat>
 800cb6c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cb6e:	697b      	ldr	r3, [r7, #20]
 800cb70:	2b01      	cmp	r3, #1
 800cb72:	d801      	bhi.n	800cb78 <dir_next+0xa0>
 800cb74:	2302      	movs	r3, #2
 800cb76:	e081      	b.n	800cc7c <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cb78:	697b      	ldr	r3, [r7, #20]
 800cb7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb7e:	d101      	bne.n	800cb84 <dir_next+0xac>
 800cb80:	2301      	movs	r3, #1
 800cb82:	e07b      	b.n	800cc7c <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	6a1b      	ldr	r3, [r3, #32]
 800cb88:	697a      	ldr	r2, [r7, #20]
 800cb8a:	429a      	cmp	r2, r3
 800cb8c:	d359      	bcc.n	800cc42 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d104      	bne.n	800cb9e <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	2200      	movs	r2, #0
 800cb98:	61da      	str	r2, [r3, #28]
 800cb9a:	2304      	movs	r3, #4
 800cb9c:	e06e      	b.n	800cc7c <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cb9e:	687a      	ldr	r2, [r7, #4]
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	699b      	ldr	r3, [r3, #24]
 800cba4:	4619      	mov	r1, r3
 800cba6:	4610      	mov	r0, r2
 800cba8:	f7ff fe3d 	bl	800c826 <create_chain>
 800cbac:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cbae:	697b      	ldr	r3, [r7, #20]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d101      	bne.n	800cbb8 <dir_next+0xe0>
 800cbb4:	2307      	movs	r3, #7
 800cbb6:	e061      	b.n	800cc7c <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cbb8:	697b      	ldr	r3, [r7, #20]
 800cbba:	2b01      	cmp	r3, #1
 800cbbc:	d101      	bne.n	800cbc2 <dir_next+0xea>
 800cbbe:	2302      	movs	r3, #2
 800cbc0:	e05c      	b.n	800cc7c <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cbc2:	697b      	ldr	r3, [r7, #20]
 800cbc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbc8:	d101      	bne.n	800cbce <dir_next+0xf6>
 800cbca:	2301      	movs	r3, #1
 800cbcc:	e056      	b.n	800cc7c <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800cbce:	68f8      	ldr	r0, [r7, #12]
 800cbd0:	f7ff fadc 	bl	800c18c <sync_window>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d001      	beq.n	800cbde <dir_next+0x106>
 800cbda:	2301      	movs	r3, #1
 800cbdc:	e04e      	b.n	800cc7c <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	899b      	ldrh	r3, [r3, #12]
 800cbe8:	461a      	mov	r2, r3
 800cbea:	2100      	movs	r1, #0
 800cbec:	f7ff f905 	bl	800bdfa <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	613b      	str	r3, [r7, #16]
 800cbf4:	6979      	ldr	r1, [r7, #20]
 800cbf6:	68f8      	ldr	r0, [r7, #12]
 800cbf8:	f7ff fbaa 	bl	800c350 <clust2sect>
 800cbfc:	4602      	mov	r2, r0
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	639a      	str	r2, [r3, #56]	; 0x38
 800cc02:	e012      	b.n	800cc2a <dir_next+0x152>
						fs->wflag = 1;
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	2201      	movs	r2, #1
 800cc08:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800cc0a:	68f8      	ldr	r0, [r7, #12]
 800cc0c:	f7ff fabe 	bl	800c18c <sync_window>
 800cc10:	4603      	mov	r3, r0
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d001      	beq.n	800cc1a <dir_next+0x142>
 800cc16:	2301      	movs	r3, #1
 800cc18:	e030      	b.n	800cc7c <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cc1a:	693b      	ldr	r3, [r7, #16]
 800cc1c:	3301      	adds	r3, #1
 800cc1e:	613b      	str	r3, [r7, #16]
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc24:	1c5a      	adds	r2, r3, #1
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	639a      	str	r2, [r3, #56]	; 0x38
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	895b      	ldrh	r3, [r3, #10]
 800cc2e:	461a      	mov	r2, r3
 800cc30:	693b      	ldr	r3, [r7, #16]
 800cc32:	4293      	cmp	r3, r2
 800cc34:	d3e6      	bcc.n	800cc04 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc3a:	693b      	ldr	r3, [r7, #16]
 800cc3c:	1ad2      	subs	r2, r2, r3
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	639a      	str	r2, [r3, #56]	; 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	697a      	ldr	r2, [r7, #20]
 800cc46:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800cc48:	6979      	ldr	r1, [r7, #20]
 800cc4a:	68f8      	ldr	r0, [r7, #12]
 800cc4c:	f7ff fb80 	bl	800c350 <clust2sect>
 800cc50:	4602      	mov	r2, r0
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	68ba      	ldr	r2, [r7, #8]
 800cc5a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	899b      	ldrh	r3, [r3, #12]
 800cc66:	461a      	mov	r2, r3
 800cc68:	68bb      	ldr	r3, [r7, #8]
 800cc6a:	fbb3 f0f2 	udiv	r0, r3, r2
 800cc6e:	fb02 f200 	mul.w	r2, r2, r0
 800cc72:	1a9b      	subs	r3, r3, r2
 800cc74:	18ca      	adds	r2, r1, r3
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cc7a:	2300      	movs	r3, #0
}
 800cc7c:	4618      	mov	r0, r3
 800cc7e:	3718      	adds	r7, #24
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bd80      	pop	{r7, pc}

0800cc84 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b086      	sub	sp, #24
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
 800cc8c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800cc94:	2100      	movs	r1, #0
 800cc96:	6878      	ldr	r0, [r7, #4]
 800cc98:	f7ff fe95 	bl	800c9c6 <dir_sdi>
 800cc9c:	4603      	mov	r3, r0
 800cc9e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cca0:	7dfb      	ldrb	r3, [r7, #23]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d12b      	bne.n	800ccfe <dir_alloc+0x7a>
		n = 0;
 800cca6:	2300      	movs	r3, #0
 800cca8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	69db      	ldr	r3, [r3, #28]
 800ccae:	4619      	mov	r1, r3
 800ccb0:	68f8      	ldr	r0, [r7, #12]
 800ccb2:	f7ff faaf 	bl	800c214 <move_window>
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ccba:	7dfb      	ldrb	r3, [r7, #23]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d11d      	bne.n	800ccfc <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	6a1b      	ldr	r3, [r3, #32]
 800ccc4:	781b      	ldrb	r3, [r3, #0]
 800ccc6:	2be5      	cmp	r3, #229	; 0xe5
 800ccc8:	d004      	beq.n	800ccd4 <dir_alloc+0x50>
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	6a1b      	ldr	r3, [r3, #32]
 800ccce:	781b      	ldrb	r3, [r3, #0]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d107      	bne.n	800cce4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800ccd4:	693b      	ldr	r3, [r7, #16]
 800ccd6:	3301      	adds	r3, #1
 800ccd8:	613b      	str	r3, [r7, #16]
 800ccda:	693a      	ldr	r2, [r7, #16]
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	429a      	cmp	r2, r3
 800cce0:	d102      	bne.n	800cce8 <dir_alloc+0x64>
 800cce2:	e00c      	b.n	800ccfe <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800cce4:	2300      	movs	r3, #0
 800cce6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800cce8:	2101      	movs	r1, #1
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f7ff fef4 	bl	800cad8 <dir_next>
 800ccf0:	4603      	mov	r3, r0
 800ccf2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800ccf4:	7dfb      	ldrb	r3, [r7, #23]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d0d7      	beq.n	800ccaa <dir_alloc+0x26>
 800ccfa:	e000      	b.n	800ccfe <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800ccfc:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800ccfe:	7dfb      	ldrb	r3, [r7, #23]
 800cd00:	2b04      	cmp	r3, #4
 800cd02:	d101      	bne.n	800cd08 <dir_alloc+0x84>
 800cd04:	2307      	movs	r3, #7
 800cd06:	75fb      	strb	r3, [r7, #23]
	return res;
 800cd08:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	3718      	adds	r7, #24
 800cd0e:	46bd      	mov	sp, r7
 800cd10:	bd80      	pop	{r7, pc}

0800cd12 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cd12:	b580      	push	{r7, lr}
 800cd14:	b084      	sub	sp, #16
 800cd16:	af00      	add	r7, sp, #0
 800cd18:	6078      	str	r0, [r7, #4]
 800cd1a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cd1c:	683b      	ldr	r3, [r7, #0]
 800cd1e:	331a      	adds	r3, #26
 800cd20:	4618      	mov	r0, r3
 800cd22:	f7fe ffc7 	bl	800bcb4 <ld_word>
 800cd26:	4603      	mov	r3, r0
 800cd28:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	781b      	ldrb	r3, [r3, #0]
 800cd2e:	2b03      	cmp	r3, #3
 800cd30:	d109      	bne.n	800cd46 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cd32:	683b      	ldr	r3, [r7, #0]
 800cd34:	3314      	adds	r3, #20
 800cd36:	4618      	mov	r0, r3
 800cd38:	f7fe ffbc 	bl	800bcb4 <ld_word>
 800cd3c:	4603      	mov	r3, r0
 800cd3e:	041b      	lsls	r3, r3, #16
 800cd40:	68fa      	ldr	r2, [r7, #12]
 800cd42:	4313      	orrs	r3, r2
 800cd44:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cd46:	68fb      	ldr	r3, [r7, #12]
}
 800cd48:	4618      	mov	r0, r3
 800cd4a:	3710      	adds	r7, #16
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	bd80      	pop	{r7, pc}

0800cd50 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cd50:	b580      	push	{r7, lr}
 800cd52:	b084      	sub	sp, #16
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	60f8      	str	r0, [r7, #12]
 800cd58:	60b9      	str	r1, [r7, #8]
 800cd5a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cd5c:	68bb      	ldr	r3, [r7, #8]
 800cd5e:	331a      	adds	r3, #26
 800cd60:	687a      	ldr	r2, [r7, #4]
 800cd62:	b292      	uxth	r2, r2
 800cd64:	4611      	mov	r1, r2
 800cd66:	4618      	mov	r0, r3
 800cd68:	f7fe ffdf 	bl	800bd2a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	781b      	ldrb	r3, [r3, #0]
 800cd70:	2b03      	cmp	r3, #3
 800cd72:	d109      	bne.n	800cd88 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cd74:	68bb      	ldr	r3, [r7, #8]
 800cd76:	f103 0214 	add.w	r2, r3, #20
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	0c1b      	lsrs	r3, r3, #16
 800cd7e:	b29b      	uxth	r3, r3
 800cd80:	4619      	mov	r1, r3
 800cd82:	4610      	mov	r0, r2
 800cd84:	f7fe ffd1 	bl	800bd2a <st_word>
	}
}
 800cd88:	bf00      	nop
 800cd8a:	3710      	adds	r7, #16
 800cd8c:	46bd      	mov	sp, r7
 800cd8e:	bd80      	pop	{r7, pc}

0800cd90 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800cd90:	b590      	push	{r4, r7, lr}
 800cd92:	b087      	sub	sp, #28
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
 800cd98:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800cd9a:	683b      	ldr	r3, [r7, #0]
 800cd9c:	331a      	adds	r3, #26
 800cd9e:	4618      	mov	r0, r3
 800cda0:	f7fe ff88 	bl	800bcb4 <ld_word>
 800cda4:	4603      	mov	r3, r0
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d001      	beq.n	800cdae <cmp_lfn+0x1e>
 800cdaa:	2300      	movs	r3, #0
 800cdac:	e059      	b.n	800ce62 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800cdae:	683b      	ldr	r3, [r7, #0]
 800cdb0:	781b      	ldrb	r3, [r3, #0]
 800cdb2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cdb6:	1e5a      	subs	r2, r3, #1
 800cdb8:	4613      	mov	r3, r2
 800cdba:	005b      	lsls	r3, r3, #1
 800cdbc:	4413      	add	r3, r2
 800cdbe:	009b      	lsls	r3, r3, #2
 800cdc0:	4413      	add	r3, r2
 800cdc2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cdc4:	2301      	movs	r3, #1
 800cdc6:	81fb      	strh	r3, [r7, #14]
 800cdc8:	2300      	movs	r3, #0
 800cdca:	613b      	str	r3, [r7, #16]
 800cdcc:	e033      	b.n	800ce36 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800cdce:	4a27      	ldr	r2, [pc, #156]	; (800ce6c <cmp_lfn+0xdc>)
 800cdd0:	693b      	ldr	r3, [r7, #16]
 800cdd2:	4413      	add	r3, r2
 800cdd4:	781b      	ldrb	r3, [r3, #0]
 800cdd6:	461a      	mov	r2, r3
 800cdd8:	683b      	ldr	r3, [r7, #0]
 800cdda:	4413      	add	r3, r2
 800cddc:	4618      	mov	r0, r3
 800cdde:	f7fe ff69 	bl	800bcb4 <ld_word>
 800cde2:	4603      	mov	r3, r0
 800cde4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800cde6:	89fb      	ldrh	r3, [r7, #14]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d01a      	beq.n	800ce22 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800cdec:	697b      	ldr	r3, [r7, #20]
 800cdee:	2bfe      	cmp	r3, #254	; 0xfe
 800cdf0:	d812      	bhi.n	800ce18 <cmp_lfn+0x88>
 800cdf2:	89bb      	ldrh	r3, [r7, #12]
 800cdf4:	4618      	mov	r0, r3
 800cdf6:	f002 fd23 	bl	800f840 <ff_wtoupper>
 800cdfa:	4603      	mov	r3, r0
 800cdfc:	461c      	mov	r4, r3
 800cdfe:	697b      	ldr	r3, [r7, #20]
 800ce00:	1c5a      	adds	r2, r3, #1
 800ce02:	617a      	str	r2, [r7, #20]
 800ce04:	005b      	lsls	r3, r3, #1
 800ce06:	687a      	ldr	r2, [r7, #4]
 800ce08:	4413      	add	r3, r2
 800ce0a:	881b      	ldrh	r3, [r3, #0]
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	f002 fd17 	bl	800f840 <ff_wtoupper>
 800ce12:	4603      	mov	r3, r0
 800ce14:	429c      	cmp	r4, r3
 800ce16:	d001      	beq.n	800ce1c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800ce18:	2300      	movs	r3, #0
 800ce1a:	e022      	b.n	800ce62 <cmp_lfn+0xd2>
			}
			wc = uc;
 800ce1c:	89bb      	ldrh	r3, [r7, #12]
 800ce1e:	81fb      	strh	r3, [r7, #14]
 800ce20:	e006      	b.n	800ce30 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ce22:	89bb      	ldrh	r3, [r7, #12]
 800ce24:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ce28:	4293      	cmp	r3, r2
 800ce2a:	d001      	beq.n	800ce30 <cmp_lfn+0xa0>
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	e018      	b.n	800ce62 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ce30:	693b      	ldr	r3, [r7, #16]
 800ce32:	3301      	adds	r3, #1
 800ce34:	613b      	str	r3, [r7, #16]
 800ce36:	693b      	ldr	r3, [r7, #16]
 800ce38:	2b0c      	cmp	r3, #12
 800ce3a:	d9c8      	bls.n	800cdce <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	781b      	ldrb	r3, [r3, #0]
 800ce40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d00b      	beq.n	800ce60 <cmp_lfn+0xd0>
 800ce48:	89fb      	ldrh	r3, [r7, #14]
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d008      	beq.n	800ce60 <cmp_lfn+0xd0>
 800ce4e:	697b      	ldr	r3, [r7, #20]
 800ce50:	005b      	lsls	r3, r3, #1
 800ce52:	687a      	ldr	r2, [r7, #4]
 800ce54:	4413      	add	r3, r2
 800ce56:	881b      	ldrh	r3, [r3, #0]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d001      	beq.n	800ce60 <cmp_lfn+0xd0>
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	e000      	b.n	800ce62 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800ce60:	2301      	movs	r3, #1
}
 800ce62:	4618      	mov	r0, r3
 800ce64:	371c      	adds	r7, #28
 800ce66:	46bd      	mov	sp, r7
 800ce68:	bd90      	pop	{r4, r7, pc}
 800ce6a:	bf00      	nop
 800ce6c:	08014918 	.word	0x08014918

0800ce70 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b086      	sub	sp, #24
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
 800ce78:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800ce7a:	683b      	ldr	r3, [r7, #0]
 800ce7c:	331a      	adds	r3, #26
 800ce7e:	4618      	mov	r0, r3
 800ce80:	f7fe ff18 	bl	800bcb4 <ld_word>
 800ce84:	4603      	mov	r3, r0
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d001      	beq.n	800ce8e <pick_lfn+0x1e>
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	e04d      	b.n	800cf2a <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	781b      	ldrb	r3, [r3, #0]
 800ce92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ce96:	1e5a      	subs	r2, r3, #1
 800ce98:	4613      	mov	r3, r2
 800ce9a:	005b      	lsls	r3, r3, #1
 800ce9c:	4413      	add	r3, r2
 800ce9e:	009b      	lsls	r3, r3, #2
 800cea0:	4413      	add	r3, r2
 800cea2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cea4:	2301      	movs	r3, #1
 800cea6:	81fb      	strh	r3, [r7, #14]
 800cea8:	2300      	movs	r3, #0
 800ceaa:	613b      	str	r3, [r7, #16]
 800ceac:	e028      	b.n	800cf00 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800ceae:	4a21      	ldr	r2, [pc, #132]	; (800cf34 <pick_lfn+0xc4>)
 800ceb0:	693b      	ldr	r3, [r7, #16]
 800ceb2:	4413      	add	r3, r2
 800ceb4:	781b      	ldrb	r3, [r3, #0]
 800ceb6:	461a      	mov	r2, r3
 800ceb8:	683b      	ldr	r3, [r7, #0]
 800ceba:	4413      	add	r3, r2
 800cebc:	4618      	mov	r0, r3
 800cebe:	f7fe fef9 	bl	800bcb4 <ld_word>
 800cec2:	4603      	mov	r3, r0
 800cec4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800cec6:	89fb      	ldrh	r3, [r7, #14]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d00f      	beq.n	800ceec <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800cecc:	697b      	ldr	r3, [r7, #20]
 800cece:	2bfe      	cmp	r3, #254	; 0xfe
 800ced0:	d901      	bls.n	800ced6 <pick_lfn+0x66>
 800ced2:	2300      	movs	r3, #0
 800ced4:	e029      	b.n	800cf2a <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800ced6:	89bb      	ldrh	r3, [r7, #12]
 800ced8:	81fb      	strh	r3, [r7, #14]
 800ceda:	697b      	ldr	r3, [r7, #20]
 800cedc:	1c5a      	adds	r2, r3, #1
 800cede:	617a      	str	r2, [r7, #20]
 800cee0:	005b      	lsls	r3, r3, #1
 800cee2:	687a      	ldr	r2, [r7, #4]
 800cee4:	4413      	add	r3, r2
 800cee6:	89fa      	ldrh	r2, [r7, #14]
 800cee8:	801a      	strh	r2, [r3, #0]
 800ceea:	e006      	b.n	800cefa <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ceec:	89bb      	ldrh	r3, [r7, #12]
 800ceee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cef2:	4293      	cmp	r3, r2
 800cef4:	d001      	beq.n	800cefa <pick_lfn+0x8a>
 800cef6:	2300      	movs	r3, #0
 800cef8:	e017      	b.n	800cf2a <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cefa:	693b      	ldr	r3, [r7, #16]
 800cefc:	3301      	adds	r3, #1
 800cefe:	613b      	str	r3, [r7, #16]
 800cf00:	693b      	ldr	r3, [r7, #16]
 800cf02:	2b0c      	cmp	r3, #12
 800cf04:	d9d3      	bls.n	800ceae <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	781b      	ldrb	r3, [r3, #0]
 800cf0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d00a      	beq.n	800cf28 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800cf12:	697b      	ldr	r3, [r7, #20]
 800cf14:	2bfe      	cmp	r3, #254	; 0xfe
 800cf16:	d901      	bls.n	800cf1c <pick_lfn+0xac>
 800cf18:	2300      	movs	r3, #0
 800cf1a:	e006      	b.n	800cf2a <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800cf1c:	697b      	ldr	r3, [r7, #20]
 800cf1e:	005b      	lsls	r3, r3, #1
 800cf20:	687a      	ldr	r2, [r7, #4]
 800cf22:	4413      	add	r3, r2
 800cf24:	2200      	movs	r2, #0
 800cf26:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800cf28:	2301      	movs	r3, #1
}
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	3718      	adds	r7, #24
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	bd80      	pop	{r7, pc}
 800cf32:	bf00      	nop
 800cf34:	08014918 	.word	0x08014918

0800cf38 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b088      	sub	sp, #32
 800cf3c:	af00      	add	r7, sp, #0
 800cf3e:	60f8      	str	r0, [r7, #12]
 800cf40:	60b9      	str	r1, [r7, #8]
 800cf42:	4611      	mov	r1, r2
 800cf44:	461a      	mov	r2, r3
 800cf46:	460b      	mov	r3, r1
 800cf48:	71fb      	strb	r3, [r7, #7]
 800cf4a:	4613      	mov	r3, r2
 800cf4c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800cf4e:	68bb      	ldr	r3, [r7, #8]
 800cf50:	330d      	adds	r3, #13
 800cf52:	79ba      	ldrb	r2, [r7, #6]
 800cf54:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800cf56:	68bb      	ldr	r3, [r7, #8]
 800cf58:	330b      	adds	r3, #11
 800cf5a:	220f      	movs	r2, #15
 800cf5c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800cf5e:	68bb      	ldr	r3, [r7, #8]
 800cf60:	330c      	adds	r3, #12
 800cf62:	2200      	movs	r2, #0
 800cf64:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800cf66:	68bb      	ldr	r3, [r7, #8]
 800cf68:	331a      	adds	r3, #26
 800cf6a:	2100      	movs	r1, #0
 800cf6c:	4618      	mov	r0, r3
 800cf6e:	f7fe fedc 	bl	800bd2a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800cf72:	79fb      	ldrb	r3, [r7, #7]
 800cf74:	1e5a      	subs	r2, r3, #1
 800cf76:	4613      	mov	r3, r2
 800cf78:	005b      	lsls	r3, r3, #1
 800cf7a:	4413      	add	r3, r2
 800cf7c:	009b      	lsls	r3, r3, #2
 800cf7e:	4413      	add	r3, r2
 800cf80:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800cf82:	2300      	movs	r3, #0
 800cf84:	82fb      	strh	r3, [r7, #22]
 800cf86:	2300      	movs	r3, #0
 800cf88:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800cf8a:	8afb      	ldrh	r3, [r7, #22]
 800cf8c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cf90:	4293      	cmp	r3, r2
 800cf92:	d007      	beq.n	800cfa4 <put_lfn+0x6c>
 800cf94:	69fb      	ldr	r3, [r7, #28]
 800cf96:	1c5a      	adds	r2, r3, #1
 800cf98:	61fa      	str	r2, [r7, #28]
 800cf9a:	005b      	lsls	r3, r3, #1
 800cf9c:	68fa      	ldr	r2, [r7, #12]
 800cf9e:	4413      	add	r3, r2
 800cfa0:	881b      	ldrh	r3, [r3, #0]
 800cfa2:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800cfa4:	4a17      	ldr	r2, [pc, #92]	; (800d004 <put_lfn+0xcc>)
 800cfa6:	69bb      	ldr	r3, [r7, #24]
 800cfa8:	4413      	add	r3, r2
 800cfaa:	781b      	ldrb	r3, [r3, #0]
 800cfac:	461a      	mov	r2, r3
 800cfae:	68bb      	ldr	r3, [r7, #8]
 800cfb0:	4413      	add	r3, r2
 800cfb2:	8afa      	ldrh	r2, [r7, #22]
 800cfb4:	4611      	mov	r1, r2
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	f7fe feb7 	bl	800bd2a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800cfbc:	8afb      	ldrh	r3, [r7, #22]
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d102      	bne.n	800cfc8 <put_lfn+0x90>
 800cfc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cfc6:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800cfc8:	69bb      	ldr	r3, [r7, #24]
 800cfca:	3301      	adds	r3, #1
 800cfcc:	61bb      	str	r3, [r7, #24]
 800cfce:	69bb      	ldr	r3, [r7, #24]
 800cfd0:	2b0c      	cmp	r3, #12
 800cfd2:	d9da      	bls.n	800cf8a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800cfd4:	8afb      	ldrh	r3, [r7, #22]
 800cfd6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cfda:	4293      	cmp	r3, r2
 800cfdc:	d006      	beq.n	800cfec <put_lfn+0xb4>
 800cfde:	69fb      	ldr	r3, [r7, #28]
 800cfe0:	005b      	lsls	r3, r3, #1
 800cfe2:	68fa      	ldr	r2, [r7, #12]
 800cfe4:	4413      	add	r3, r2
 800cfe6:	881b      	ldrh	r3, [r3, #0]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d103      	bne.n	800cff4 <put_lfn+0xbc>
 800cfec:	79fb      	ldrb	r3, [r7, #7]
 800cfee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cff2:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800cff4:	68bb      	ldr	r3, [r7, #8]
 800cff6:	79fa      	ldrb	r2, [r7, #7]
 800cff8:	701a      	strb	r2, [r3, #0]
}
 800cffa:	bf00      	nop
 800cffc:	3720      	adds	r7, #32
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}
 800d002:	bf00      	nop
 800d004:	08014918 	.word	0x08014918

0800d008 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800d008:	b580      	push	{r7, lr}
 800d00a:	b08c      	sub	sp, #48	; 0x30
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	60f8      	str	r0, [r7, #12]
 800d010:	60b9      	str	r1, [r7, #8]
 800d012:	607a      	str	r2, [r7, #4]
 800d014:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800d016:	220b      	movs	r2, #11
 800d018:	68b9      	ldr	r1, [r7, #8]
 800d01a:	68f8      	ldr	r0, [r7, #12]
 800d01c:	f7fe fecc 	bl	800bdb8 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800d020:	683b      	ldr	r3, [r7, #0]
 800d022:	2b05      	cmp	r3, #5
 800d024:	d92b      	bls.n	800d07e <gen_numname+0x76>
		sr = seq;
 800d026:	683b      	ldr	r3, [r7, #0]
 800d028:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800d02a:	e022      	b.n	800d072 <gen_numname+0x6a>
			wc = *lfn++;
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	1c9a      	adds	r2, r3, #2
 800d030:	607a      	str	r2, [r7, #4]
 800d032:	881b      	ldrh	r3, [r3, #0]
 800d034:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800d036:	2300      	movs	r3, #0
 800d038:	62bb      	str	r3, [r7, #40]	; 0x28
 800d03a:	e017      	b.n	800d06c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800d03c:	69fb      	ldr	r3, [r7, #28]
 800d03e:	005a      	lsls	r2, r3, #1
 800d040:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d042:	f003 0301 	and.w	r3, r3, #1
 800d046:	4413      	add	r3, r2
 800d048:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800d04a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d04c:	085b      	lsrs	r3, r3, #1
 800d04e:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800d050:	69fb      	ldr	r3, [r7, #28]
 800d052:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d056:	2b00      	cmp	r3, #0
 800d058:	d005      	beq.n	800d066 <gen_numname+0x5e>
 800d05a:	69fb      	ldr	r3, [r7, #28]
 800d05c:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800d060:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800d064:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800d066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d068:	3301      	adds	r3, #1
 800d06a:	62bb      	str	r3, [r7, #40]	; 0x28
 800d06c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d06e:	2b0f      	cmp	r3, #15
 800d070:	d9e4      	bls.n	800d03c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	881b      	ldrh	r3, [r3, #0]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d1d8      	bne.n	800d02c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800d07a:	69fb      	ldr	r3, [r7, #28]
 800d07c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800d07e:	2307      	movs	r3, #7
 800d080:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	b2db      	uxtb	r3, r3
 800d086:	f003 030f 	and.w	r3, r3, #15
 800d08a:	b2db      	uxtb	r3, r3
 800d08c:	3330      	adds	r3, #48	; 0x30
 800d08e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800d092:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d096:	2b39      	cmp	r3, #57	; 0x39
 800d098:	d904      	bls.n	800d0a4 <gen_numname+0x9c>
 800d09a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d09e:	3307      	adds	r3, #7
 800d0a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800d0a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0a6:	1e5a      	subs	r2, r3, #1
 800d0a8:	62ba      	str	r2, [r7, #40]	; 0x28
 800d0aa:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800d0ae:	4413      	add	r3, r2
 800d0b0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800d0b4:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800d0b8:	683b      	ldr	r3, [r7, #0]
 800d0ba:	091b      	lsrs	r3, r3, #4
 800d0bc:	603b      	str	r3, [r7, #0]
	} while (seq);
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d1de      	bne.n	800d082 <gen_numname+0x7a>
	ns[i] = '~';
 800d0c4:	f107 0214 	add.w	r2, r7, #20
 800d0c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0ca:	4413      	add	r3, r2
 800d0cc:	227e      	movs	r2, #126	; 0x7e
 800d0ce:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	627b      	str	r3, [r7, #36]	; 0x24
 800d0d4:	e002      	b.n	800d0dc <gen_numname+0xd4>
 800d0d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0d8:	3301      	adds	r3, #1
 800d0da:	627b      	str	r3, [r7, #36]	; 0x24
 800d0dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0e0:	429a      	cmp	r2, r3
 800d0e2:	d205      	bcs.n	800d0f0 <gen_numname+0xe8>
 800d0e4:	68fa      	ldr	r2, [r7, #12]
 800d0e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e8:	4413      	add	r3, r2
 800d0ea:	781b      	ldrb	r3, [r3, #0]
 800d0ec:	2b20      	cmp	r3, #32
 800d0ee:	d1f2      	bne.n	800d0d6 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800d0f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0f2:	2b07      	cmp	r3, #7
 800d0f4:	d808      	bhi.n	800d108 <gen_numname+0x100>
 800d0f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0f8:	1c5a      	adds	r2, r3, #1
 800d0fa:	62ba      	str	r2, [r7, #40]	; 0x28
 800d0fc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800d100:	4413      	add	r3, r2
 800d102:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800d106:	e000      	b.n	800d10a <gen_numname+0x102>
 800d108:	2120      	movs	r1, #32
 800d10a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d10c:	1c5a      	adds	r2, r3, #1
 800d10e:	627a      	str	r2, [r7, #36]	; 0x24
 800d110:	68fa      	ldr	r2, [r7, #12]
 800d112:	4413      	add	r3, r2
 800d114:	460a      	mov	r2, r1
 800d116:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800d118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d11a:	2b07      	cmp	r3, #7
 800d11c:	d9e8      	bls.n	800d0f0 <gen_numname+0xe8>
}
 800d11e:	bf00      	nop
 800d120:	3730      	adds	r7, #48	; 0x30
 800d122:	46bd      	mov	sp, r7
 800d124:	bd80      	pop	{r7, pc}

0800d126 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800d126:	b480      	push	{r7}
 800d128:	b085      	sub	sp, #20
 800d12a:	af00      	add	r7, sp, #0
 800d12c:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800d12e:	2300      	movs	r3, #0
 800d130:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800d132:	230b      	movs	r3, #11
 800d134:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800d136:	7bfb      	ldrb	r3, [r7, #15]
 800d138:	b2da      	uxtb	r2, r3
 800d13a:	0852      	lsrs	r2, r2, #1
 800d13c:	01db      	lsls	r3, r3, #7
 800d13e:	4313      	orrs	r3, r2
 800d140:	b2da      	uxtb	r2, r3
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	1c59      	adds	r1, r3, #1
 800d146:	6079      	str	r1, [r7, #4]
 800d148:	781b      	ldrb	r3, [r3, #0]
 800d14a:	4413      	add	r3, r2
 800d14c:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800d14e:	68bb      	ldr	r3, [r7, #8]
 800d150:	3b01      	subs	r3, #1
 800d152:	60bb      	str	r3, [r7, #8]
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d1ed      	bne.n	800d136 <sum_sfn+0x10>
	return sum;
 800d15a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d15c:	4618      	mov	r0, r3
 800d15e:	3714      	adds	r7, #20
 800d160:	46bd      	mov	sp, r7
 800d162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d166:	4770      	bx	lr

0800d168 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b086      	sub	sp, #24
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
 800d170:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800d172:	2304      	movs	r3, #4
 800d174:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800d17c:	23ff      	movs	r3, #255	; 0xff
 800d17e:	757b      	strb	r3, [r7, #21]
 800d180:	23ff      	movs	r3, #255	; 0xff
 800d182:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800d184:	e081      	b.n	800d28a <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	69db      	ldr	r3, [r3, #28]
 800d18a:	4619      	mov	r1, r3
 800d18c:	6938      	ldr	r0, [r7, #16]
 800d18e:	f7ff f841 	bl	800c214 <move_window>
 800d192:	4603      	mov	r3, r0
 800d194:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d196:	7dfb      	ldrb	r3, [r7, #23]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d17c      	bne.n	800d296 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	6a1b      	ldr	r3, [r3, #32]
 800d1a0:	781b      	ldrb	r3, [r3, #0]
 800d1a2:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800d1a4:	7dbb      	ldrb	r3, [r7, #22]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d102      	bne.n	800d1b0 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800d1aa:	2304      	movs	r3, #4
 800d1ac:	75fb      	strb	r3, [r7, #23]
 800d1ae:	e077      	b.n	800d2a0 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	6a1b      	ldr	r3, [r3, #32]
 800d1b4:	330b      	adds	r3, #11
 800d1b6:	781b      	ldrb	r3, [r3, #0]
 800d1b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d1bc:	73fb      	strb	r3, [r7, #15]
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	7bfa      	ldrb	r2, [r7, #15]
 800d1c2:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800d1c4:	7dbb      	ldrb	r3, [r7, #22]
 800d1c6:	2be5      	cmp	r3, #229	; 0xe5
 800d1c8:	d00e      	beq.n	800d1e8 <dir_read+0x80>
 800d1ca:	7dbb      	ldrb	r3, [r7, #22]
 800d1cc:	2b2e      	cmp	r3, #46	; 0x2e
 800d1ce:	d00b      	beq.n	800d1e8 <dir_read+0x80>
 800d1d0:	7bfb      	ldrb	r3, [r7, #15]
 800d1d2:	f023 0320 	bic.w	r3, r3, #32
 800d1d6:	2b08      	cmp	r3, #8
 800d1d8:	bf0c      	ite	eq
 800d1da:	2301      	moveq	r3, #1
 800d1dc:	2300      	movne	r3, #0
 800d1de:	b2db      	uxtb	r3, r3
 800d1e0:	461a      	mov	r2, r3
 800d1e2:	683b      	ldr	r3, [r7, #0]
 800d1e4:	4293      	cmp	r3, r2
 800d1e6:	d002      	beq.n	800d1ee <dir_read+0x86>
				ord = 0xFF;
 800d1e8:	23ff      	movs	r3, #255	; 0xff
 800d1ea:	757b      	strb	r3, [r7, #21]
 800d1ec:	e044      	b.n	800d278 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800d1ee:	7bfb      	ldrb	r3, [r7, #15]
 800d1f0:	2b0f      	cmp	r3, #15
 800d1f2:	d12f      	bne.n	800d254 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800d1f4:	7dbb      	ldrb	r3, [r7, #22]
 800d1f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d00d      	beq.n	800d21a <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	6a1b      	ldr	r3, [r3, #32]
 800d202:	7b5b      	ldrb	r3, [r3, #13]
 800d204:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800d206:	7dbb      	ldrb	r3, [r7, #22]
 800d208:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d20c:	75bb      	strb	r3, [r7, #22]
 800d20e:	7dbb      	ldrb	r3, [r7, #22]
 800d210:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	695a      	ldr	r2, [r3, #20]
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d21a:	7dba      	ldrb	r2, [r7, #22]
 800d21c:	7d7b      	ldrb	r3, [r7, #21]
 800d21e:	429a      	cmp	r2, r3
 800d220:	d115      	bne.n	800d24e <dir_read+0xe6>
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	6a1b      	ldr	r3, [r3, #32]
 800d226:	330d      	adds	r3, #13
 800d228:	781b      	ldrb	r3, [r3, #0]
 800d22a:	7d3a      	ldrb	r2, [r7, #20]
 800d22c:	429a      	cmp	r2, r3
 800d22e:	d10e      	bne.n	800d24e <dir_read+0xe6>
 800d230:	693b      	ldr	r3, [r7, #16]
 800d232:	691a      	ldr	r2, [r3, #16]
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	6a1b      	ldr	r3, [r3, #32]
 800d238:	4619      	mov	r1, r3
 800d23a:	4610      	mov	r0, r2
 800d23c:	f7ff fe18 	bl	800ce70 <pick_lfn>
 800d240:	4603      	mov	r3, r0
 800d242:	2b00      	cmp	r3, #0
 800d244:	d003      	beq.n	800d24e <dir_read+0xe6>
 800d246:	7d7b      	ldrb	r3, [r7, #21]
 800d248:	3b01      	subs	r3, #1
 800d24a:	b2db      	uxtb	r3, r3
 800d24c:	e000      	b.n	800d250 <dir_read+0xe8>
 800d24e:	23ff      	movs	r3, #255	; 0xff
 800d250:	757b      	strb	r3, [r7, #21]
 800d252:	e011      	b.n	800d278 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800d254:	7d7b      	ldrb	r3, [r7, #21]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d109      	bne.n	800d26e <dir_read+0x106>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	6a1b      	ldr	r3, [r3, #32]
 800d25e:	4618      	mov	r0, r3
 800d260:	f7ff ff61 	bl	800d126 <sum_sfn>
 800d264:	4603      	mov	r3, r0
 800d266:	461a      	mov	r2, r3
 800d268:	7d3b      	ldrb	r3, [r7, #20]
 800d26a:	4293      	cmp	r3, r2
 800d26c:	d015      	beq.n	800d29a <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	f04f 32ff 	mov.w	r2, #4294967295
 800d274:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 800d276:	e010      	b.n	800d29a <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800d278:	2100      	movs	r1, #0
 800d27a:	6878      	ldr	r0, [r7, #4]
 800d27c:	f7ff fc2c 	bl	800cad8 <dir_next>
 800d280:	4603      	mov	r3, r0
 800d282:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d284:	7dfb      	ldrb	r3, [r7, #23]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d109      	bne.n	800d29e <dir_read+0x136>
	while (dp->sect) {
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	69db      	ldr	r3, [r3, #28]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	f47f af79 	bne.w	800d186 <dir_read+0x1e>
 800d294:	e004      	b.n	800d2a0 <dir_read+0x138>
		if (res != FR_OK) break;
 800d296:	bf00      	nop
 800d298:	e002      	b.n	800d2a0 <dir_read+0x138>
					break;
 800d29a:	bf00      	nop
 800d29c:	e000      	b.n	800d2a0 <dir_read+0x138>
		if (res != FR_OK) break;
 800d29e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800d2a0:	7dfb      	ldrb	r3, [r7, #23]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d002      	beq.n	800d2ac <dir_read+0x144>
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	2200      	movs	r2, #0
 800d2aa:	61da      	str	r2, [r3, #28]
	return res;
 800d2ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2ae:	4618      	mov	r0, r3
 800d2b0:	3718      	adds	r7, #24
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	bd80      	pop	{r7, pc}

0800d2b6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d2b6:	b580      	push	{r7, lr}
 800d2b8:	b086      	sub	sp, #24
 800d2ba:	af00      	add	r7, sp, #0
 800d2bc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d2c4:	2100      	movs	r1, #0
 800d2c6:	6878      	ldr	r0, [r7, #4]
 800d2c8:	f7ff fb7d 	bl	800c9c6 <dir_sdi>
 800d2cc:	4603      	mov	r3, r0
 800d2ce:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d2d0:	7dfb      	ldrb	r3, [r7, #23]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d001      	beq.n	800d2da <dir_find+0x24>
 800d2d6:	7dfb      	ldrb	r3, [r7, #23]
 800d2d8:	e0a9      	b.n	800d42e <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d2da:	23ff      	movs	r3, #255	; 0xff
 800d2dc:	753b      	strb	r3, [r7, #20]
 800d2de:	7d3b      	ldrb	r3, [r7, #20]
 800d2e0:	757b      	strb	r3, [r7, #21]
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	f04f 32ff 	mov.w	r2, #4294967295
 800d2e8:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	69db      	ldr	r3, [r3, #28]
 800d2ee:	4619      	mov	r1, r3
 800d2f0:	6938      	ldr	r0, [r7, #16]
 800d2f2:	f7fe ff8f 	bl	800c214 <move_window>
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d2fa:	7dfb      	ldrb	r3, [r7, #23]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	f040 8090 	bne.w	800d422 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	6a1b      	ldr	r3, [r3, #32]
 800d306:	781b      	ldrb	r3, [r3, #0]
 800d308:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d30a:	7dbb      	ldrb	r3, [r7, #22]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d102      	bne.n	800d316 <dir_find+0x60>
 800d310:	2304      	movs	r3, #4
 800d312:	75fb      	strb	r3, [r7, #23]
 800d314:	e08a      	b.n	800d42c <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	6a1b      	ldr	r3, [r3, #32]
 800d31a:	330b      	adds	r3, #11
 800d31c:	781b      	ldrb	r3, [r3, #0]
 800d31e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d322:	73fb      	strb	r3, [r7, #15]
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	7bfa      	ldrb	r2, [r7, #15]
 800d328:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800d32a:	7dbb      	ldrb	r3, [r7, #22]
 800d32c:	2be5      	cmp	r3, #229	; 0xe5
 800d32e:	d007      	beq.n	800d340 <dir_find+0x8a>
 800d330:	7bfb      	ldrb	r3, [r7, #15]
 800d332:	f003 0308 	and.w	r3, r3, #8
 800d336:	2b00      	cmp	r3, #0
 800d338:	d009      	beq.n	800d34e <dir_find+0x98>
 800d33a:	7bfb      	ldrb	r3, [r7, #15]
 800d33c:	2b0f      	cmp	r3, #15
 800d33e:	d006      	beq.n	800d34e <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d340:	23ff      	movs	r3, #255	; 0xff
 800d342:	757b      	strb	r3, [r7, #21]
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f04f 32ff 	mov.w	r2, #4294967295
 800d34a:	631a      	str	r2, [r3, #48]	; 0x30
 800d34c:	e05e      	b.n	800d40c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800d34e:	7bfb      	ldrb	r3, [r7, #15]
 800d350:	2b0f      	cmp	r3, #15
 800d352:	d136      	bne.n	800d3c2 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d35a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d154      	bne.n	800d40c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800d362:	7dbb      	ldrb	r3, [r7, #22]
 800d364:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d00d      	beq.n	800d388 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	6a1b      	ldr	r3, [r3, #32]
 800d370:	7b5b      	ldrb	r3, [r3, #13]
 800d372:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800d374:	7dbb      	ldrb	r3, [r7, #22]
 800d376:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d37a:	75bb      	strb	r3, [r7, #22]
 800d37c:	7dbb      	ldrb	r3, [r7, #22]
 800d37e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	695a      	ldr	r2, [r3, #20]
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d388:	7dba      	ldrb	r2, [r7, #22]
 800d38a:	7d7b      	ldrb	r3, [r7, #21]
 800d38c:	429a      	cmp	r2, r3
 800d38e:	d115      	bne.n	800d3bc <dir_find+0x106>
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	6a1b      	ldr	r3, [r3, #32]
 800d394:	330d      	adds	r3, #13
 800d396:	781b      	ldrb	r3, [r3, #0]
 800d398:	7d3a      	ldrb	r2, [r7, #20]
 800d39a:	429a      	cmp	r2, r3
 800d39c:	d10e      	bne.n	800d3bc <dir_find+0x106>
 800d39e:	693b      	ldr	r3, [r7, #16]
 800d3a0:	691a      	ldr	r2, [r3, #16]
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	6a1b      	ldr	r3, [r3, #32]
 800d3a6:	4619      	mov	r1, r3
 800d3a8:	4610      	mov	r0, r2
 800d3aa:	f7ff fcf1 	bl	800cd90 <cmp_lfn>
 800d3ae:	4603      	mov	r3, r0
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d003      	beq.n	800d3bc <dir_find+0x106>
 800d3b4:	7d7b      	ldrb	r3, [r7, #21]
 800d3b6:	3b01      	subs	r3, #1
 800d3b8:	b2db      	uxtb	r3, r3
 800d3ba:	e000      	b.n	800d3be <dir_find+0x108>
 800d3bc:	23ff      	movs	r3, #255	; 0xff
 800d3be:	757b      	strb	r3, [r7, #21]
 800d3c0:	e024      	b.n	800d40c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d3c2:	7d7b      	ldrb	r3, [r7, #21]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d109      	bne.n	800d3dc <dir_find+0x126>
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	6a1b      	ldr	r3, [r3, #32]
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	f7ff feaa 	bl	800d126 <sum_sfn>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	461a      	mov	r2, r3
 800d3d6:	7d3b      	ldrb	r3, [r7, #20]
 800d3d8:	4293      	cmp	r3, r2
 800d3da:	d024      	beq.n	800d426 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d3e2:	f003 0301 	and.w	r3, r3, #1
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d10a      	bne.n	800d400 <dir_find+0x14a>
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	6a18      	ldr	r0, [r3, #32]
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	3324      	adds	r3, #36	; 0x24
 800d3f2:	220b      	movs	r2, #11
 800d3f4:	4619      	mov	r1, r3
 800d3f6:	f7fe fd1a 	bl	800be2e <mem_cmp>
 800d3fa:	4603      	mov	r3, r0
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d014      	beq.n	800d42a <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d400:	23ff      	movs	r3, #255	; 0xff
 800d402:	757b      	strb	r3, [r7, #21]
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	f04f 32ff 	mov.w	r2, #4294967295
 800d40a:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d40c:	2100      	movs	r1, #0
 800d40e:	6878      	ldr	r0, [r7, #4]
 800d410:	f7ff fb62 	bl	800cad8 <dir_next>
 800d414:	4603      	mov	r3, r0
 800d416:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d418:	7dfb      	ldrb	r3, [r7, #23]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	f43f af65 	beq.w	800d2ea <dir_find+0x34>
 800d420:	e004      	b.n	800d42c <dir_find+0x176>
		if (res != FR_OK) break;
 800d422:	bf00      	nop
 800d424:	e002      	b.n	800d42c <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d426:	bf00      	nop
 800d428:	e000      	b.n	800d42c <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d42a:	bf00      	nop

	return res;
 800d42c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d42e:	4618      	mov	r0, r3
 800d430:	3718      	adds	r7, #24
 800d432:	46bd      	mov	sp, r7
 800d434:	bd80      	pop	{r7, pc}
	...

0800d438 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d438:	b580      	push	{r7, lr}
 800d43a:	b08c      	sub	sp, #48	; 0x30
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d44c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800d450:	2b00      	cmp	r3, #0
 800d452:	d001      	beq.n	800d458 <dir_register+0x20>
 800d454:	2306      	movs	r3, #6
 800d456:	e0e0      	b.n	800d61a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800d458:	2300      	movs	r3, #0
 800d45a:	627b      	str	r3, [r7, #36]	; 0x24
 800d45c:	e002      	b.n	800d464 <dir_register+0x2c>
 800d45e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d460:	3301      	adds	r3, #1
 800d462:	627b      	str	r3, [r7, #36]	; 0x24
 800d464:	69fb      	ldr	r3, [r7, #28]
 800d466:	691a      	ldr	r2, [r3, #16]
 800d468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d46a:	005b      	lsls	r3, r3, #1
 800d46c:	4413      	add	r3, r2
 800d46e:	881b      	ldrh	r3, [r3, #0]
 800d470:	2b00      	cmp	r3, #0
 800d472:	d1f4      	bne.n	800d45e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800d47a:	f107 030c 	add.w	r3, r7, #12
 800d47e:	220c      	movs	r2, #12
 800d480:	4618      	mov	r0, r3
 800d482:	f7fe fc99 	bl	800bdb8 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800d486:	7dfb      	ldrb	r3, [r7, #23]
 800d488:	f003 0301 	and.w	r3, r3, #1
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d032      	beq.n	800d4f6 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	2240      	movs	r2, #64	; 0x40
 800d494:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800d498:	2301      	movs	r3, #1
 800d49a:	62bb      	str	r3, [r7, #40]	; 0x28
 800d49c:	e016      	b.n	800d4cc <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800d4a4:	69fb      	ldr	r3, [r7, #28]
 800d4a6:	691a      	ldr	r2, [r3, #16]
 800d4a8:	f107 010c 	add.w	r1, r7, #12
 800d4ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4ae:	f7ff fdab 	bl	800d008 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	f7ff feff 	bl	800d2b6 <dir_find>
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800d4be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d106      	bne.n	800d4d4 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800d4c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4c8:	3301      	adds	r3, #1
 800d4ca:	62bb      	str	r3, [r7, #40]	; 0x28
 800d4cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4ce:	2b63      	cmp	r3, #99	; 0x63
 800d4d0:	d9e5      	bls.n	800d49e <dir_register+0x66>
 800d4d2:	e000      	b.n	800d4d6 <dir_register+0x9e>
			if (res != FR_OK) break;
 800d4d4:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800d4d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4d8:	2b64      	cmp	r3, #100	; 0x64
 800d4da:	d101      	bne.n	800d4e0 <dir_register+0xa8>
 800d4dc:	2307      	movs	r3, #7
 800d4de:	e09c      	b.n	800d61a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800d4e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d4e4:	2b04      	cmp	r3, #4
 800d4e6:	d002      	beq.n	800d4ee <dir_register+0xb6>
 800d4e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d4ec:	e095      	b.n	800d61a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800d4ee:	7dfa      	ldrb	r2, [r7, #23]
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800d4f6:	7dfb      	ldrb	r3, [r7, #23]
 800d4f8:	f003 0302 	and.w	r3, r3, #2
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d007      	beq.n	800d510 <dir_register+0xd8>
 800d500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d502:	330c      	adds	r3, #12
 800d504:	4a47      	ldr	r2, [pc, #284]	; (800d624 <dir_register+0x1ec>)
 800d506:	fba2 2303 	umull	r2, r3, r2, r3
 800d50a:	089b      	lsrs	r3, r3, #2
 800d50c:	3301      	adds	r3, #1
 800d50e:	e000      	b.n	800d512 <dir_register+0xda>
 800d510:	2301      	movs	r3, #1
 800d512:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800d514:	6a39      	ldr	r1, [r7, #32]
 800d516:	6878      	ldr	r0, [r7, #4]
 800d518:	f7ff fbb4 	bl	800cc84 <dir_alloc>
 800d51c:	4603      	mov	r3, r0
 800d51e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800d522:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d526:	2b00      	cmp	r3, #0
 800d528:	d148      	bne.n	800d5bc <dir_register+0x184>
 800d52a:	6a3b      	ldr	r3, [r7, #32]
 800d52c:	3b01      	subs	r3, #1
 800d52e:	623b      	str	r3, [r7, #32]
 800d530:	6a3b      	ldr	r3, [r7, #32]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d042      	beq.n	800d5bc <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	695a      	ldr	r2, [r3, #20]
 800d53a:	6a3b      	ldr	r3, [r7, #32]
 800d53c:	015b      	lsls	r3, r3, #5
 800d53e:	1ad3      	subs	r3, r2, r3
 800d540:	4619      	mov	r1, r3
 800d542:	6878      	ldr	r0, [r7, #4]
 800d544:	f7ff fa3f 	bl	800c9c6 <dir_sdi>
 800d548:	4603      	mov	r3, r0
 800d54a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d54e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d552:	2b00      	cmp	r3, #0
 800d554:	d132      	bne.n	800d5bc <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	3324      	adds	r3, #36	; 0x24
 800d55a:	4618      	mov	r0, r3
 800d55c:	f7ff fde3 	bl	800d126 <sum_sfn>
 800d560:	4603      	mov	r3, r0
 800d562:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	69db      	ldr	r3, [r3, #28]
 800d568:	4619      	mov	r1, r3
 800d56a:	69f8      	ldr	r0, [r7, #28]
 800d56c:	f7fe fe52 	bl	800c214 <move_window>
 800d570:	4603      	mov	r3, r0
 800d572:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800d576:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d11d      	bne.n	800d5ba <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800d57e:	69fb      	ldr	r3, [r7, #28]
 800d580:	6918      	ldr	r0, [r3, #16]
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	6a19      	ldr	r1, [r3, #32]
 800d586:	6a3b      	ldr	r3, [r7, #32]
 800d588:	b2da      	uxtb	r2, r3
 800d58a:	7efb      	ldrb	r3, [r7, #27]
 800d58c:	f7ff fcd4 	bl	800cf38 <put_lfn>
				fs->wflag = 1;
 800d590:	69fb      	ldr	r3, [r7, #28]
 800d592:	2201      	movs	r2, #1
 800d594:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800d596:	2100      	movs	r1, #0
 800d598:	6878      	ldr	r0, [r7, #4]
 800d59a:	f7ff fa9d 	bl	800cad8 <dir_next>
 800d59e:	4603      	mov	r3, r0
 800d5a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800d5a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d107      	bne.n	800d5bc <dir_register+0x184>
 800d5ac:	6a3b      	ldr	r3, [r7, #32]
 800d5ae:	3b01      	subs	r3, #1
 800d5b0:	623b      	str	r3, [r7, #32]
 800d5b2:	6a3b      	ldr	r3, [r7, #32]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d1d5      	bne.n	800d564 <dir_register+0x12c>
 800d5b8:	e000      	b.n	800d5bc <dir_register+0x184>
				if (res != FR_OK) break;
 800d5ba:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d5bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d128      	bne.n	800d616 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	69db      	ldr	r3, [r3, #28]
 800d5c8:	4619      	mov	r1, r3
 800d5ca:	69f8      	ldr	r0, [r7, #28]
 800d5cc:	f7fe fe22 	bl	800c214 <move_window>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d5d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d11b      	bne.n	800d616 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	6a1b      	ldr	r3, [r3, #32]
 800d5e2:	2220      	movs	r2, #32
 800d5e4:	2100      	movs	r1, #0
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f7fe fc07 	bl	800bdfa <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	6a18      	ldr	r0, [r3, #32]
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	3324      	adds	r3, #36	; 0x24
 800d5f4:	220b      	movs	r2, #11
 800d5f6:	4619      	mov	r1, r3
 800d5f8:	f7fe fbde 	bl	800bdb8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	6a1b      	ldr	r3, [r3, #32]
 800d606:	330c      	adds	r3, #12
 800d608:	f002 0218 	and.w	r2, r2, #24
 800d60c:	b2d2      	uxtb	r2, r2
 800d60e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800d610:	69fb      	ldr	r3, [r7, #28]
 800d612:	2201      	movs	r2, #1
 800d614:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d616:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d61a:	4618      	mov	r0, r3
 800d61c:	3730      	adds	r7, #48	; 0x30
 800d61e:	46bd      	mov	sp, r7
 800d620:	bd80      	pop	{r7, pc}
 800d622:	bf00      	nop
 800d624:	4ec4ec4f 	.word	0x4ec4ec4f

0800d628 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b086      	sub	sp, #24
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	695b      	ldr	r3, [r3, #20]
 800d63a:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d640:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d644:	d007      	beq.n	800d656 <dir_remove+0x2e>
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d64a:	4619      	mov	r1, r3
 800d64c:	6878      	ldr	r0, [r7, #4]
 800d64e:	f7ff f9ba 	bl	800c9c6 <dir_sdi>
 800d652:	4603      	mov	r3, r0
 800d654:	e000      	b.n	800d658 <dir_remove+0x30>
 800d656:	2300      	movs	r3, #0
 800d658:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d65a:	7dfb      	ldrb	r3, [r7, #23]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d128      	bne.n	800d6b2 <dir_remove+0x8a>
		do {
			res = move_window(fs, dp->sect);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	69db      	ldr	r3, [r3, #28]
 800d664:	4619      	mov	r1, r3
 800d666:	6938      	ldr	r0, [r7, #16]
 800d668:	f7fe fdd4 	bl	800c214 <move_window>
 800d66c:	4603      	mov	r3, r0
 800d66e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d670:	7dfb      	ldrb	r3, [r7, #23]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d115      	bne.n	800d6a2 <dir_remove+0x7a>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
				dp->dir[XDIR_Type] &= 0x7F;
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	6a1b      	ldr	r3, [r3, #32]
 800d67a:	22e5      	movs	r2, #229	; 0xe5
 800d67c:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 800d67e:	693b      	ldr	r3, [r7, #16]
 800d680:	2201      	movs	r2, #1
 800d682:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	695b      	ldr	r3, [r3, #20]
 800d688:	68fa      	ldr	r2, [r7, #12]
 800d68a:	429a      	cmp	r2, r3
 800d68c:	d90b      	bls.n	800d6a6 <dir_remove+0x7e>
			res = dir_next(dp, 0);	/* Next entry */
 800d68e:	2100      	movs	r1, #0
 800d690:	6878      	ldr	r0, [r7, #4]
 800d692:	f7ff fa21 	bl	800cad8 <dir_next>
 800d696:	4603      	mov	r3, r0
 800d698:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800d69a:	7dfb      	ldrb	r3, [r7, #23]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d0df      	beq.n	800d660 <dir_remove+0x38>
 800d6a0:	e002      	b.n	800d6a8 <dir_remove+0x80>
			if (res != FR_OK) break;
 800d6a2:	bf00      	nop
 800d6a4:	e000      	b.n	800d6a8 <dir_remove+0x80>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800d6a6:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 800d6a8:	7dfb      	ldrb	r3, [r7, #23]
 800d6aa:	2b04      	cmp	r3, #4
 800d6ac:	d101      	bne.n	800d6b2 <dir_remove+0x8a>
 800d6ae:	2302      	movs	r3, #2
 800d6b0:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 800d6b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	3718      	adds	r7, #24
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	bd80      	pop	{r7, pc}

0800d6bc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d6bc:	b580      	push	{r7, lr}
 800d6be:	b08a      	sub	sp, #40	; 0x28
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	6078      	str	r0, [r7, #4]
 800d6c4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	613b      	str	r3, [r7, #16]
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	691b      	ldr	r3, [r3, #16]
 800d6d2:	60fb      	str	r3, [r7, #12]
 800d6d4:	2300      	movs	r3, #0
 800d6d6:	617b      	str	r3, [r7, #20]
 800d6d8:	697b      	ldr	r3, [r7, #20]
 800d6da:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800d6dc:	69bb      	ldr	r3, [r7, #24]
 800d6de:	1c5a      	adds	r2, r3, #1
 800d6e0:	61ba      	str	r2, [r7, #24]
 800d6e2:	693a      	ldr	r2, [r7, #16]
 800d6e4:	4413      	add	r3, r2
 800d6e6:	781b      	ldrb	r3, [r3, #0]
 800d6e8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800d6ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d6ec:	2b1f      	cmp	r3, #31
 800d6ee:	d940      	bls.n	800d772 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800d6f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d6f2:	2b2f      	cmp	r3, #47	; 0x2f
 800d6f4:	d006      	beq.n	800d704 <create_name+0x48>
 800d6f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d6f8:	2b5c      	cmp	r3, #92	; 0x5c
 800d6fa:	d110      	bne.n	800d71e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d6fc:	e002      	b.n	800d704 <create_name+0x48>
 800d6fe:	69bb      	ldr	r3, [r7, #24]
 800d700:	3301      	adds	r3, #1
 800d702:	61bb      	str	r3, [r7, #24]
 800d704:	693a      	ldr	r2, [r7, #16]
 800d706:	69bb      	ldr	r3, [r7, #24]
 800d708:	4413      	add	r3, r2
 800d70a:	781b      	ldrb	r3, [r3, #0]
 800d70c:	2b2f      	cmp	r3, #47	; 0x2f
 800d70e:	d0f6      	beq.n	800d6fe <create_name+0x42>
 800d710:	693a      	ldr	r2, [r7, #16]
 800d712:	69bb      	ldr	r3, [r7, #24]
 800d714:	4413      	add	r3, r2
 800d716:	781b      	ldrb	r3, [r3, #0]
 800d718:	2b5c      	cmp	r3, #92	; 0x5c
 800d71a:	d0f0      	beq.n	800d6fe <create_name+0x42>
			break;
 800d71c:	e02a      	b.n	800d774 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800d71e:	697b      	ldr	r3, [r7, #20]
 800d720:	2bfe      	cmp	r3, #254	; 0xfe
 800d722:	d901      	bls.n	800d728 <create_name+0x6c>
 800d724:	2306      	movs	r3, #6
 800d726:	e1c9      	b.n	800dabc <create_name+0x400>
#if !_LFN_UNICODE
		w &= 0xFF;
 800d728:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d72a:	b2db      	uxtb	r3, r3
 800d72c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800d72e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d730:	2101      	movs	r1, #1
 800d732:	4618      	mov	r0, r3
 800d734:	f002 f848 	bl	800f7c8 <ff_convert>
 800d738:	4603      	mov	r3, r0
 800d73a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800d73c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d101      	bne.n	800d746 <create_name+0x8a>
 800d742:	2306      	movs	r3, #6
 800d744:	e1ba      	b.n	800dabc <create_name+0x400>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800d746:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d748:	2b7f      	cmp	r3, #127	; 0x7f
 800d74a:	d809      	bhi.n	800d760 <create_name+0xa4>
 800d74c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d74e:	4619      	mov	r1, r3
 800d750:	48a5      	ldr	r0, [pc, #660]	; (800d9e8 <create_name+0x32c>)
 800d752:	f7fe fb93 	bl	800be7c <chk_chr>
 800d756:	4603      	mov	r3, r0
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d001      	beq.n	800d760 <create_name+0xa4>
 800d75c:	2306      	movs	r3, #6
 800d75e:	e1ad      	b.n	800dabc <create_name+0x400>
		lfn[di++] = w;					/* Store the Unicode character */
 800d760:	697b      	ldr	r3, [r7, #20]
 800d762:	1c5a      	adds	r2, r3, #1
 800d764:	617a      	str	r2, [r7, #20]
 800d766:	005b      	lsls	r3, r3, #1
 800d768:	68fa      	ldr	r2, [r7, #12]
 800d76a:	4413      	add	r3, r2
 800d76c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d76e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800d770:	e7b4      	b.n	800d6dc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800d772:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800d774:	693a      	ldr	r2, [r7, #16]
 800d776:	69bb      	ldr	r3, [r7, #24]
 800d778:	441a      	add	r2, r3
 800d77a:	683b      	ldr	r3, [r7, #0]
 800d77c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d77e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d780:	2b1f      	cmp	r3, #31
 800d782:	d801      	bhi.n	800d788 <create_name+0xcc>
 800d784:	2304      	movs	r3, #4
 800d786:	e000      	b.n	800d78a <create_name+0xce>
 800d788:	2300      	movs	r3, #0
 800d78a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if _FS_RPATH != 0
	if ((di == 1 && lfn[di - 1] == '.') ||
 800d78e:	697b      	ldr	r3, [r7, #20]
 800d790:	2b01      	cmp	r3, #1
 800d792:	d109      	bne.n	800d7a8 <create_name+0xec>
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d79a:	3b01      	subs	r3, #1
 800d79c:	005b      	lsls	r3, r3, #1
 800d79e:	68fa      	ldr	r2, [r7, #12]
 800d7a0:	4413      	add	r3, r2
 800d7a2:	881b      	ldrh	r3, [r3, #0]
 800d7a4:	2b2e      	cmp	r3, #46	; 0x2e
 800d7a6:	d016      	beq.n	800d7d6 <create_name+0x11a>
 800d7a8:	697b      	ldr	r3, [r7, #20]
 800d7aa:	2b02      	cmp	r3, #2
 800d7ac:	d14e      	bne.n	800d84c <create_name+0x190>
		(di == 2 && lfn[di - 1] == '.' && lfn[di - 2] == '.')) {	/* Is this segment a dot name? */
 800d7ae:	697b      	ldr	r3, [r7, #20]
 800d7b0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d7b4:	3b01      	subs	r3, #1
 800d7b6:	005b      	lsls	r3, r3, #1
 800d7b8:	68fa      	ldr	r2, [r7, #12]
 800d7ba:	4413      	add	r3, r2
 800d7bc:	881b      	ldrh	r3, [r3, #0]
 800d7be:	2b2e      	cmp	r3, #46	; 0x2e
 800d7c0:	d144      	bne.n	800d84c <create_name+0x190>
 800d7c2:	697b      	ldr	r3, [r7, #20]
 800d7c4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d7c8:	3b02      	subs	r3, #2
 800d7ca:	005b      	lsls	r3, r3, #1
 800d7cc:	68fa      	ldr	r2, [r7, #12]
 800d7ce:	4413      	add	r3, r2
 800d7d0:	881b      	ldrh	r3, [r3, #0]
 800d7d2:	2b2e      	cmp	r3, #46	; 0x2e
 800d7d4:	d13a      	bne.n	800d84c <create_name+0x190>
		lfn[di] = 0;
 800d7d6:	697b      	ldr	r3, [r7, #20]
 800d7d8:	005b      	lsls	r3, r3, #1
 800d7da:	68fa      	ldr	r2, [r7, #12]
 800d7dc:	4413      	add	r3, r2
 800d7de:	2200      	movs	r2, #0
 800d7e0:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 11; i++)		/* Create dot name for SFN entry */
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	623b      	str	r3, [r7, #32]
 800d7e6:	e00f      	b.n	800d808 <create_name+0x14c>
			dp->fn[i] = (i < di) ? '.' : ' ';
 800d7e8:	6a3a      	ldr	r2, [r7, #32]
 800d7ea:	697b      	ldr	r3, [r7, #20]
 800d7ec:	429a      	cmp	r2, r3
 800d7ee:	d201      	bcs.n	800d7f4 <create_name+0x138>
 800d7f0:	212e      	movs	r1, #46	; 0x2e
 800d7f2:	e000      	b.n	800d7f6 <create_name+0x13a>
 800d7f4:	2120      	movs	r1, #32
 800d7f6:	687a      	ldr	r2, [r7, #4]
 800d7f8:	6a3b      	ldr	r3, [r7, #32]
 800d7fa:	4413      	add	r3, r2
 800d7fc:	3324      	adds	r3, #36	; 0x24
 800d7fe:	460a      	mov	r2, r1
 800d800:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 11; i++)		/* Create dot name for SFN entry */
 800d802:	6a3b      	ldr	r3, [r7, #32]
 800d804:	3301      	adds	r3, #1
 800d806:	623b      	str	r3, [r7, #32]
 800d808:	6a3b      	ldr	r3, [r7, #32]
 800d80a:	2b0a      	cmp	r3, #10
 800d80c:	d9ec      	bls.n	800d7e8 <create_name+0x12c>
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
 800d80e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d812:	f043 0320 	orr.w	r3, r3, #32
 800d816:	b2d9      	uxtb	r1, r3
 800d818:	687a      	ldr	r2, [r7, #4]
 800d81a:	6a3b      	ldr	r3, [r7, #32]
 800d81c:	4413      	add	r3, r2
 800d81e:	3324      	adds	r3, #36	; 0x24
 800d820:	460a      	mov	r2, r1
 800d822:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800d824:	2300      	movs	r3, #0
 800d826:	e149      	b.n	800dabc <create_name+0x400>
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
		w = lfn[di - 1];
 800d828:	697b      	ldr	r3, [r7, #20]
 800d82a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d82e:	3b01      	subs	r3, #1
 800d830:	005b      	lsls	r3, r3, #1
 800d832:	68fa      	ldr	r2, [r7, #12]
 800d834:	4413      	add	r3, r2
 800d836:	881b      	ldrh	r3, [r3, #0]
 800d838:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800d83a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d83c:	2b20      	cmp	r3, #32
 800d83e:	d002      	beq.n	800d846 <create_name+0x18a>
 800d840:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d842:	2b2e      	cmp	r3, #46	; 0x2e
 800d844:	d106      	bne.n	800d854 <create_name+0x198>
		di--;
 800d846:	697b      	ldr	r3, [r7, #20]
 800d848:	3b01      	subs	r3, #1
 800d84a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d84c:	697b      	ldr	r3, [r7, #20]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d1ea      	bne.n	800d828 <create_name+0x16c>
 800d852:	e000      	b.n	800d856 <create_name+0x19a>
		if (w != ' ' && w != '.') break;
 800d854:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800d856:	697b      	ldr	r3, [r7, #20]
 800d858:	005b      	lsls	r3, r3, #1
 800d85a:	68fa      	ldr	r2, [r7, #12]
 800d85c:	4413      	add	r3, r2
 800d85e:	2200      	movs	r2, #0
 800d860:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800d862:	697b      	ldr	r3, [r7, #20]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d101      	bne.n	800d86c <create_name+0x1b0>
 800d868:	2306      	movs	r3, #6
 800d86a:	e127      	b.n	800dabc <create_name+0x400>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	3324      	adds	r3, #36	; 0x24
 800d870:	220b      	movs	r2, #11
 800d872:	2120      	movs	r1, #32
 800d874:	4618      	mov	r0, r3
 800d876:	f7fe fac0 	bl	800bdfa <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800d87a:	2300      	movs	r3, #0
 800d87c:	61bb      	str	r3, [r7, #24]
 800d87e:	e002      	b.n	800d886 <create_name+0x1ca>
 800d880:	69bb      	ldr	r3, [r7, #24]
 800d882:	3301      	adds	r3, #1
 800d884:	61bb      	str	r3, [r7, #24]
 800d886:	69bb      	ldr	r3, [r7, #24]
 800d888:	005b      	lsls	r3, r3, #1
 800d88a:	68fa      	ldr	r2, [r7, #12]
 800d88c:	4413      	add	r3, r2
 800d88e:	881b      	ldrh	r3, [r3, #0]
 800d890:	2b20      	cmp	r3, #32
 800d892:	d0f5      	beq.n	800d880 <create_name+0x1c4>
 800d894:	69bb      	ldr	r3, [r7, #24]
 800d896:	005b      	lsls	r3, r3, #1
 800d898:	68fa      	ldr	r2, [r7, #12]
 800d89a:	4413      	add	r3, r2
 800d89c:	881b      	ldrh	r3, [r3, #0]
 800d89e:	2b2e      	cmp	r3, #46	; 0x2e
 800d8a0:	d0ee      	beq.n	800d880 <create_name+0x1c4>
	if (si) cf |= NS_LOSS | NS_LFN;
 800d8a2:	69bb      	ldr	r3, [r7, #24]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d009      	beq.n	800d8bc <create_name+0x200>
 800d8a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d8ac:	f043 0303 	orr.w	r3, r3, #3
 800d8b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800d8b4:	e002      	b.n	800d8bc <create_name+0x200>
 800d8b6:	697b      	ldr	r3, [r7, #20]
 800d8b8:	3b01      	subs	r3, #1
 800d8ba:	617b      	str	r3, [r7, #20]
 800d8bc:	697b      	ldr	r3, [r7, #20]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d009      	beq.n	800d8d6 <create_name+0x21a>
 800d8c2:	697b      	ldr	r3, [r7, #20]
 800d8c4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d8c8:	3b01      	subs	r3, #1
 800d8ca:	005b      	lsls	r3, r3, #1
 800d8cc:	68fa      	ldr	r2, [r7, #12]
 800d8ce:	4413      	add	r3, r2
 800d8d0:	881b      	ldrh	r3, [r3, #0]
 800d8d2:	2b2e      	cmp	r3, #46	; 0x2e
 800d8d4:	d1ef      	bne.n	800d8b6 <create_name+0x1fa>

	i = b = 0; ni = 8;
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d8dc:	2300      	movs	r3, #0
 800d8de:	623b      	str	r3, [r7, #32]
 800d8e0:	2308      	movs	r3, #8
 800d8e2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800d8e4:	69bb      	ldr	r3, [r7, #24]
 800d8e6:	1c5a      	adds	r2, r3, #1
 800d8e8:	61ba      	str	r2, [r7, #24]
 800d8ea:	005b      	lsls	r3, r3, #1
 800d8ec:	68fa      	ldr	r2, [r7, #12]
 800d8ee:	4413      	add	r3, r2
 800d8f0:	881b      	ldrh	r3, [r3, #0]
 800d8f2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800d8f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	f000 8096 	beq.w	800da28 <create_name+0x36c>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800d8fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d8fe:	2b20      	cmp	r3, #32
 800d900:	d006      	beq.n	800d910 <create_name+0x254>
 800d902:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d904:	2b2e      	cmp	r3, #46	; 0x2e
 800d906:	d10a      	bne.n	800d91e <create_name+0x262>
 800d908:	69ba      	ldr	r2, [r7, #24]
 800d90a:	697b      	ldr	r3, [r7, #20]
 800d90c:	429a      	cmp	r2, r3
 800d90e:	d006      	beq.n	800d91e <create_name+0x262>
			cf |= NS_LOSS | NS_LFN; continue;
 800d910:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d914:	f043 0303 	orr.w	r3, r3, #3
 800d918:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d91c:	e083      	b.n	800da26 <create_name+0x36a>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800d91e:	6a3a      	ldr	r2, [r7, #32]
 800d920:	69fb      	ldr	r3, [r7, #28]
 800d922:	429a      	cmp	r2, r3
 800d924:	d203      	bcs.n	800d92e <create_name+0x272>
 800d926:	69ba      	ldr	r2, [r7, #24]
 800d928:	697b      	ldr	r3, [r7, #20]
 800d92a:	429a      	cmp	r2, r3
 800d92c:	d123      	bne.n	800d976 <create_name+0x2ba>
			if (ni == 11) {				/* Long extension */
 800d92e:	69fb      	ldr	r3, [r7, #28]
 800d930:	2b0b      	cmp	r3, #11
 800d932:	d106      	bne.n	800d942 <create_name+0x286>
				cf |= NS_LOSS | NS_LFN; break;
 800d934:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d938:	f043 0303 	orr.w	r3, r3, #3
 800d93c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d940:	e075      	b.n	800da2e <create_name+0x372>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800d942:	69ba      	ldr	r2, [r7, #24]
 800d944:	697b      	ldr	r3, [r7, #20]
 800d946:	429a      	cmp	r2, r3
 800d948:	d005      	beq.n	800d956 <create_name+0x29a>
 800d94a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d94e:	f043 0303 	orr.w	r3, r3, #3
 800d952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800d956:	69ba      	ldr	r2, [r7, #24]
 800d958:	697b      	ldr	r3, [r7, #20]
 800d95a:	429a      	cmp	r2, r3
 800d95c:	d866      	bhi.n	800da2c <create_name+0x370>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800d95e:	697b      	ldr	r3, [r7, #20]
 800d960:	61bb      	str	r3, [r7, #24]
 800d962:	2308      	movs	r3, #8
 800d964:	623b      	str	r3, [r7, #32]
 800d966:	230b      	movs	r3, #11
 800d968:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800d96a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d96e:	009b      	lsls	r3, r3, #2
 800d970:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d974:	e057      	b.n	800da26 <create_name+0x36a>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800d976:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d978:	2b7f      	cmp	r3, #127	; 0x7f
 800d97a:	d914      	bls.n	800d9a6 <create_name+0x2ea>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800d97c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d97e:	2100      	movs	r1, #0
 800d980:	4618      	mov	r0, r3
 800d982:	f001 ff21 	bl	800f7c8 <ff_convert>
 800d986:	4603      	mov	r3, r0
 800d988:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800d98a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d004      	beq.n	800d99a <create_name+0x2de>
 800d990:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d992:	3b80      	subs	r3, #128	; 0x80
 800d994:	4a15      	ldr	r2, [pc, #84]	; (800d9ec <create_name+0x330>)
 800d996:	5cd3      	ldrb	r3, [r2, r3]
 800d998:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800d99a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d99e:	f043 0302 	orr.w	r3, r3, #2
 800d9a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800d9a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d007      	beq.n	800d9bc <create_name+0x300>
 800d9ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d9ae:	4619      	mov	r1, r3
 800d9b0:	480f      	ldr	r0, [pc, #60]	; (800d9f0 <create_name+0x334>)
 800d9b2:	f7fe fa63 	bl	800be7c <chk_chr>
 800d9b6:	4603      	mov	r3, r0
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d008      	beq.n	800d9ce <create_name+0x312>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800d9bc:	235f      	movs	r3, #95	; 0x5f
 800d9be:	84bb      	strh	r3, [r7, #36]	; 0x24
 800d9c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d9c4:	f043 0303 	orr.w	r3, r3, #3
 800d9c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d9cc:	e021      	b.n	800da12 <create_name+0x356>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800d9ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d9d0:	2b40      	cmp	r3, #64	; 0x40
 800d9d2:	d90f      	bls.n	800d9f4 <create_name+0x338>
 800d9d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d9d6:	2b5a      	cmp	r3, #90	; 0x5a
 800d9d8:	d80c      	bhi.n	800d9f4 <create_name+0x338>
					b |= 2;
 800d9da:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d9de:	f043 0302 	orr.w	r3, r3, #2
 800d9e2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d9e6:	e014      	b.n	800da12 <create_name+0x356>
 800d9e8:	08014810 	.word	0x08014810
 800d9ec:	08014898 	.word	0x08014898
 800d9f0:	0801481c 	.word	0x0801481c
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800d9f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d9f6:	2b60      	cmp	r3, #96	; 0x60
 800d9f8:	d90b      	bls.n	800da12 <create_name+0x356>
 800d9fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d9fc:	2b7a      	cmp	r3, #122	; 0x7a
 800d9fe:	d808      	bhi.n	800da12 <create_name+0x356>
						b |= 1; w -= 0x20;
 800da00:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800da04:	f043 0301 	orr.w	r3, r3, #1
 800da08:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800da0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da0e:	3b20      	subs	r3, #32
 800da10:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800da12:	6a3b      	ldr	r3, [r7, #32]
 800da14:	1c5a      	adds	r2, r3, #1
 800da16:	623a      	str	r2, [r7, #32]
 800da18:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800da1a:	b2d1      	uxtb	r1, r2
 800da1c:	687a      	ldr	r2, [r7, #4]
 800da1e:	4413      	add	r3, r2
 800da20:	460a      	mov	r2, r1
 800da22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800da26:	e75d      	b.n	800d8e4 <create_name+0x228>
		if (!w) break;					/* Break on end of the LFN */
 800da28:	bf00      	nop
 800da2a:	e000      	b.n	800da2e <create_name+0x372>
			if (si > di) break;			/* No extension */
 800da2c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800da34:	2be5      	cmp	r3, #229	; 0xe5
 800da36:	d103      	bne.n	800da40 <create_name+0x384>
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	2205      	movs	r2, #5
 800da3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800da40:	69fb      	ldr	r3, [r7, #28]
 800da42:	2b08      	cmp	r3, #8
 800da44:	d104      	bne.n	800da50 <create_name+0x394>
 800da46:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800da4a:	009b      	lsls	r3, r3, #2
 800da4c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800da50:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800da54:	f003 030c 	and.w	r3, r3, #12
 800da58:	2b0c      	cmp	r3, #12
 800da5a:	d005      	beq.n	800da68 <create_name+0x3ac>
 800da5c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800da60:	f003 0303 	and.w	r3, r3, #3
 800da64:	2b03      	cmp	r3, #3
 800da66:	d105      	bne.n	800da74 <create_name+0x3b8>
 800da68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800da6c:	f043 0302 	orr.w	r3, r3, #2
 800da70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800da74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800da78:	f003 0302 	and.w	r3, r3, #2
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d117      	bne.n	800dab0 <create_name+0x3f4>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800da80:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800da84:	f003 0303 	and.w	r3, r3, #3
 800da88:	2b01      	cmp	r3, #1
 800da8a:	d105      	bne.n	800da98 <create_name+0x3dc>
 800da8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800da90:	f043 0310 	orr.w	r3, r3, #16
 800da94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800da98:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800da9c:	f003 030c 	and.w	r3, r3, #12
 800daa0:	2b04      	cmp	r3, #4
 800daa2:	d105      	bne.n	800dab0 <create_name+0x3f4>
 800daa4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800daa8:	f043 0308 	orr.w	r3, r3, #8
 800daac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800dab6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800daba:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800dabc:	4618      	mov	r0, r3
 800dabe:	3728      	adds	r7, #40	; 0x28
 800dac0:	46bd      	mov	sp, r7
 800dac2:	bd80      	pop	{r7, pc}

0800dac4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800dac4:	b580      	push	{r7, lr}
 800dac6:	b086      	sub	sp, #24
 800dac8:	af00      	add	r7, sp, #0
 800daca:	6078      	str	r0, [r7, #4]
 800dacc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800dad2:	693b      	ldr	r3, [r7, #16]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 800dad8:	683b      	ldr	r3, [r7, #0]
 800dada:	781b      	ldrb	r3, [r3, #0]
 800dadc:	2b2f      	cmp	r3, #47	; 0x2f
 800dade:	d00b      	beq.n	800daf8 <follow_path+0x34>
 800dae0:	683b      	ldr	r3, [r7, #0]
 800dae2:	781b      	ldrb	r3, [r3, #0]
 800dae4:	2b5c      	cmp	r3, #92	; 0x5c
 800dae6:	d007      	beq.n	800daf8 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	69da      	ldr	r2, [r3, #28]
 800daec:	693b      	ldr	r3, [r7, #16]
 800daee:	609a      	str	r2, [r3, #8]
 800daf0:	e00d      	b.n	800db0e <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800daf2:	683b      	ldr	r3, [r7, #0]
 800daf4:	3301      	adds	r3, #1
 800daf6:	603b      	str	r3, [r7, #0]
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	781b      	ldrb	r3, [r3, #0]
 800dafc:	2b2f      	cmp	r3, #47	; 0x2f
 800dafe:	d0f8      	beq.n	800daf2 <follow_path+0x2e>
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	781b      	ldrb	r3, [r3, #0]
 800db04:	2b5c      	cmp	r3, #92	; 0x5c
 800db06:	d0f4      	beq.n	800daf2 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 800db08:	693b      	ldr	r3, [r7, #16]
 800db0a:	2200      	movs	r2, #0
 800db0c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800db0e:	683b      	ldr	r3, [r7, #0]
 800db10:	781b      	ldrb	r3, [r3, #0]
 800db12:	2b1f      	cmp	r3, #31
 800db14:	d80a      	bhi.n	800db2c <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	2280      	movs	r2, #128	; 0x80
 800db1a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800db1e:	2100      	movs	r1, #0
 800db20:	6878      	ldr	r0, [r7, #4]
 800db22:	f7fe ff50 	bl	800c9c6 <dir_sdi>
 800db26:	4603      	mov	r3, r0
 800db28:	75fb      	strb	r3, [r7, #23]
 800db2a:	e05b      	b.n	800dbe4 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800db2c:	463b      	mov	r3, r7
 800db2e:	4619      	mov	r1, r3
 800db30:	6878      	ldr	r0, [r7, #4]
 800db32:	f7ff fdc3 	bl	800d6bc <create_name>
 800db36:	4603      	mov	r3, r0
 800db38:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800db3a:	7dfb      	ldrb	r3, [r7, #23]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d14c      	bne.n	800dbda <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	f7ff fbb8 	bl	800d2b6 <dir_find>
 800db46:	4603      	mov	r3, r0
 800db48:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800db50:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800db52:	7dfb      	ldrb	r3, [r7, #23]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d01b      	beq.n	800db90 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800db58:	7dfb      	ldrb	r3, [r7, #23]
 800db5a:	2b04      	cmp	r3, #4
 800db5c:	d13f      	bne.n	800dbde <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 800db5e:	7afb      	ldrb	r3, [r7, #11]
 800db60:	f003 0320 	and.w	r3, r3, #32
 800db64:	2b00      	cmp	r3, #0
 800db66:	d00b      	beq.n	800db80 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800db68:	7afb      	ldrb	r3, [r7, #11]
 800db6a:	f003 0304 	and.w	r3, r3, #4
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d031      	beq.n	800dbd6 <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	2280      	movs	r2, #128	; 0x80
 800db76:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 800db7a:	2300      	movs	r3, #0
 800db7c:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 800db7e:	e02e      	b.n	800dbde <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800db80:	7afb      	ldrb	r3, [r7, #11]
 800db82:	f003 0304 	and.w	r3, r3, #4
 800db86:	2b00      	cmp	r3, #0
 800db88:	d129      	bne.n	800dbde <follow_path+0x11a>
 800db8a:	2305      	movs	r3, #5
 800db8c:	75fb      	strb	r3, [r7, #23]
				break;
 800db8e:	e026      	b.n	800dbde <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800db90:	7afb      	ldrb	r3, [r7, #11]
 800db92:	f003 0304 	and.w	r3, r3, #4
 800db96:	2b00      	cmp	r3, #0
 800db98:	d123      	bne.n	800dbe2 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800db9a:	693b      	ldr	r3, [r7, #16]
 800db9c:	799b      	ldrb	r3, [r3, #6]
 800db9e:	f003 0310 	and.w	r3, r3, #16
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d102      	bne.n	800dbac <follow_path+0xe8>
				res = FR_NO_PATH; break;
 800dba6:	2305      	movs	r3, #5
 800dba8:	75fb      	strb	r3, [r7, #23]
 800dbaa:	e01b      	b.n	800dbe4 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	695b      	ldr	r3, [r3, #20]
 800dbb6:	68fa      	ldr	r2, [r7, #12]
 800dbb8:	8992      	ldrh	r2, [r2, #12]
 800dbba:	fbb3 f0f2 	udiv	r0, r3, r2
 800dbbe:	fb02 f200 	mul.w	r2, r2, r0
 800dbc2:	1a9b      	subs	r3, r3, r2
 800dbc4:	440b      	add	r3, r1
 800dbc6:	4619      	mov	r1, r3
 800dbc8:	68f8      	ldr	r0, [r7, #12]
 800dbca:	f7ff f8a2 	bl	800cd12 <ld_clust>
 800dbce:	4602      	mov	r2, r0
 800dbd0:	693b      	ldr	r3, [r7, #16]
 800dbd2:	609a      	str	r2, [r3, #8]
 800dbd4:	e7aa      	b.n	800db2c <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800dbd6:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800dbd8:	e7a8      	b.n	800db2c <follow_path+0x68>
			if (res != FR_OK) break;
 800dbda:	bf00      	nop
 800dbdc:	e002      	b.n	800dbe4 <follow_path+0x120>
				break;
 800dbde:	bf00      	nop
 800dbe0:	e000      	b.n	800dbe4 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800dbe2:	bf00      	nop
			}
		}
	}

	return res;
 800dbe4:	7dfb      	ldrb	r3, [r7, #23]
}
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	3718      	adds	r7, #24
 800dbea:	46bd      	mov	sp, r7
 800dbec:	bd80      	pop	{r7, pc}

0800dbee <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800dbee:	b480      	push	{r7}
 800dbf0:	b087      	sub	sp, #28
 800dbf2:	af00      	add	r7, sp, #0
 800dbf4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800dbf6:	f04f 33ff 	mov.w	r3, #4294967295
 800dbfa:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d031      	beq.n	800dc68 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	617b      	str	r3, [r7, #20]
 800dc0a:	e002      	b.n	800dc12 <get_ldnumber+0x24>
 800dc0c:	697b      	ldr	r3, [r7, #20]
 800dc0e:	3301      	adds	r3, #1
 800dc10:	617b      	str	r3, [r7, #20]
 800dc12:	697b      	ldr	r3, [r7, #20]
 800dc14:	781b      	ldrb	r3, [r3, #0]
 800dc16:	2b1f      	cmp	r3, #31
 800dc18:	d903      	bls.n	800dc22 <get_ldnumber+0x34>
 800dc1a:	697b      	ldr	r3, [r7, #20]
 800dc1c:	781b      	ldrb	r3, [r3, #0]
 800dc1e:	2b3a      	cmp	r3, #58	; 0x3a
 800dc20:	d1f4      	bne.n	800dc0c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800dc22:	697b      	ldr	r3, [r7, #20]
 800dc24:	781b      	ldrb	r3, [r3, #0]
 800dc26:	2b3a      	cmp	r3, #58	; 0x3a
 800dc28:	d11c      	bne.n	800dc64 <get_ldnumber+0x76>
			tp = *path;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	1c5a      	adds	r2, r3, #1
 800dc34:	60fa      	str	r2, [r7, #12]
 800dc36:	781b      	ldrb	r3, [r3, #0]
 800dc38:	3b30      	subs	r3, #48	; 0x30
 800dc3a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800dc3c:	68bb      	ldr	r3, [r7, #8]
 800dc3e:	2b09      	cmp	r3, #9
 800dc40:	d80e      	bhi.n	800dc60 <get_ldnumber+0x72>
 800dc42:	68fa      	ldr	r2, [r7, #12]
 800dc44:	697b      	ldr	r3, [r7, #20]
 800dc46:	429a      	cmp	r2, r3
 800dc48:	d10a      	bne.n	800dc60 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800dc4a:	68bb      	ldr	r3, [r7, #8]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d107      	bne.n	800dc60 <get_ldnumber+0x72>
					vol = (int)i;
 800dc50:	68bb      	ldr	r3, [r7, #8]
 800dc52:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800dc54:	697b      	ldr	r3, [r7, #20]
 800dc56:	3301      	adds	r3, #1
 800dc58:	617b      	str	r3, [r7, #20]
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	697a      	ldr	r2, [r7, #20]
 800dc5e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800dc60:	693b      	ldr	r3, [r7, #16]
 800dc62:	e002      	b.n	800dc6a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800dc64:	2300      	movs	r3, #0
 800dc66:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800dc68:	693b      	ldr	r3, [r7, #16]
}
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	371c      	adds	r7, #28
 800dc6e:	46bd      	mov	sp, r7
 800dc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc74:	4770      	bx	lr
	...

0800dc78 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800dc78:	b580      	push	{r7, lr}
 800dc7a:	b082      	sub	sp, #8
 800dc7c:	af00      	add	r7, sp, #0
 800dc7e:	6078      	str	r0, [r7, #4]
 800dc80:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	2200      	movs	r2, #0
 800dc86:	70da      	strb	r2, [r3, #3]
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	f04f 32ff 	mov.w	r2, #4294967295
 800dc8e:	639a      	str	r2, [r3, #56]	; 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800dc90:	6839      	ldr	r1, [r7, #0]
 800dc92:	6878      	ldr	r0, [r7, #4]
 800dc94:	f7fe fabe 	bl	800c214 <move_window>
 800dc98:	4603      	mov	r3, r0
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d001      	beq.n	800dca2 <check_fs+0x2a>
 800dc9e:	2304      	movs	r3, #4
 800dca0:	e038      	b.n	800dd14 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	333c      	adds	r3, #60	; 0x3c
 800dca6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800dcaa:	4618      	mov	r0, r3
 800dcac:	f7fe f802 	bl	800bcb4 <ld_word>
 800dcb0:	4603      	mov	r3, r0
 800dcb2:	461a      	mov	r2, r3
 800dcb4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800dcb8:	429a      	cmp	r2, r3
 800dcba:	d001      	beq.n	800dcc0 <check_fs+0x48>
 800dcbc:	2303      	movs	r3, #3
 800dcbe:	e029      	b.n	800dd14 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dcc6:	2be9      	cmp	r3, #233	; 0xe9
 800dcc8:	d009      	beq.n	800dcde <check_fs+0x66>
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dcd0:	2beb      	cmp	r3, #235	; 0xeb
 800dcd2:	d11e      	bne.n	800dd12 <check_fs+0x9a>
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800dcda:	2b90      	cmp	r3, #144	; 0x90
 800dcdc:	d119      	bne.n	800dd12 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	333c      	adds	r3, #60	; 0x3c
 800dce2:	3336      	adds	r3, #54	; 0x36
 800dce4:	4618      	mov	r0, r3
 800dce6:	f7fd fffd 	bl	800bce4 <ld_dword>
 800dcea:	4603      	mov	r3, r0
 800dcec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800dcf0:	4a0a      	ldr	r2, [pc, #40]	; (800dd1c <check_fs+0xa4>)
 800dcf2:	4293      	cmp	r3, r2
 800dcf4:	d101      	bne.n	800dcfa <check_fs+0x82>
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	e00c      	b.n	800dd14 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	333c      	adds	r3, #60	; 0x3c
 800dcfe:	3352      	adds	r3, #82	; 0x52
 800dd00:	4618      	mov	r0, r3
 800dd02:	f7fd ffef 	bl	800bce4 <ld_dword>
 800dd06:	4602      	mov	r2, r0
 800dd08:	4b05      	ldr	r3, [pc, #20]	; (800dd20 <check_fs+0xa8>)
 800dd0a:	429a      	cmp	r2, r3
 800dd0c:	d101      	bne.n	800dd12 <check_fs+0x9a>
 800dd0e:	2300      	movs	r3, #0
 800dd10:	e000      	b.n	800dd14 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800dd12:	2302      	movs	r3, #2
}
 800dd14:	4618      	mov	r0, r3
 800dd16:	3708      	adds	r7, #8
 800dd18:	46bd      	mov	sp, r7
 800dd1a:	bd80      	pop	{r7, pc}
 800dd1c:	00544146 	.word	0x00544146
 800dd20:	33544146 	.word	0x33544146

0800dd24 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800dd24:	b580      	push	{r7, lr}
 800dd26:	b096      	sub	sp, #88	; 0x58
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	60f8      	str	r0, [r7, #12]
 800dd2c:	60b9      	str	r1, [r7, #8]
 800dd2e:	4613      	mov	r3, r2
 800dd30:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800dd32:	68bb      	ldr	r3, [r7, #8]
 800dd34:	2200      	movs	r2, #0
 800dd36:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800dd38:	68f8      	ldr	r0, [r7, #12]
 800dd3a:	f7ff ff58 	bl	800dbee <get_ldnumber>
 800dd3e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800dd40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	da01      	bge.n	800dd4a <find_volume+0x26>
 800dd46:	230b      	movs	r3, #11
 800dd48:	e26b      	b.n	800e222 <find_volume+0x4fe>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800dd4a:	4ab0      	ldr	r2, [pc, #704]	; (800e00c <find_volume+0x2e8>)
 800dd4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dd52:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800dd54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d101      	bne.n	800dd5e <find_volume+0x3a>
 800dd5a:	230c      	movs	r3, #12
 800dd5c:	e261      	b.n	800e222 <find_volume+0x4fe>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800dd5e:	68bb      	ldr	r3, [r7, #8]
 800dd60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dd62:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800dd64:	79fb      	ldrb	r3, [r7, #7]
 800dd66:	f023 0301 	bic.w	r3, r3, #1
 800dd6a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800dd6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd6e:	781b      	ldrb	r3, [r3, #0]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d01a      	beq.n	800ddaa <find_volume+0x86>
		stat = disk_status(fs->drv);
 800dd74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd76:	785b      	ldrb	r3, [r3, #1]
 800dd78:	4618      	mov	r0, r3
 800dd7a:	f7fd fefd 	bl	800bb78 <disk_status>
 800dd7e:	4603      	mov	r3, r0
 800dd80:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800dd84:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dd88:	f003 0301 	and.w	r3, r3, #1
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d10c      	bne.n	800ddaa <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800dd90:	79fb      	ldrb	r3, [r7, #7]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d007      	beq.n	800dda6 <find_volume+0x82>
 800dd96:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dd9a:	f003 0304 	and.w	r3, r3, #4
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d001      	beq.n	800dda6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800dda2:	230a      	movs	r3, #10
 800dda4:	e23d      	b.n	800e222 <find_volume+0x4fe>
			}
			return FR_OK;				/* The file system object is valid */
 800dda6:	2300      	movs	r3, #0
 800dda8:	e23b      	b.n	800e222 <find_volume+0x4fe>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800ddaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddac:	2200      	movs	r2, #0
 800ddae:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800ddb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ddb2:	b2da      	uxtb	r2, r3
 800ddb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddb6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800ddb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddba:	785b      	ldrb	r3, [r3, #1]
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	f7fd fef5 	bl	800bbac <disk_initialize>
 800ddc2:	4603      	mov	r3, r0
 800ddc4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800ddc8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ddcc:	f003 0301 	and.w	r3, r3, #1
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d001      	beq.n	800ddd8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ddd4:	2303      	movs	r3, #3
 800ddd6:	e224      	b.n	800e222 <find_volume+0x4fe>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800ddd8:	79fb      	ldrb	r3, [r7, #7]
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d007      	beq.n	800ddee <find_volume+0xca>
 800ddde:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dde2:	f003 0304 	and.w	r3, r3, #4
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d001      	beq.n	800ddee <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800ddea:	230a      	movs	r3, #10
 800ddec:	e219      	b.n	800e222 <find_volume+0x4fe>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800ddee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddf0:	7858      	ldrb	r0, [r3, #1]
 800ddf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddf4:	330c      	adds	r3, #12
 800ddf6:	461a      	mov	r2, r3
 800ddf8:	2102      	movs	r1, #2
 800ddfa:	f7fd ff3d 	bl	800bc78 <disk_ioctl>
 800ddfe:	4603      	mov	r3, r0
 800de00:	2b00      	cmp	r3, #0
 800de02:	d001      	beq.n	800de08 <find_volume+0xe4>
 800de04:	2301      	movs	r3, #1
 800de06:	e20c      	b.n	800e222 <find_volume+0x4fe>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800de08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de0a:	899b      	ldrh	r3, [r3, #12]
 800de0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800de10:	d80d      	bhi.n	800de2e <find_volume+0x10a>
 800de12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de14:	899b      	ldrh	r3, [r3, #12]
 800de16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800de1a:	d308      	bcc.n	800de2e <find_volume+0x10a>
 800de1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de1e:	899b      	ldrh	r3, [r3, #12]
 800de20:	461a      	mov	r2, r3
 800de22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de24:	899b      	ldrh	r3, [r3, #12]
 800de26:	3b01      	subs	r3, #1
 800de28:	4013      	ands	r3, r2
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d001      	beq.n	800de32 <find_volume+0x10e>
 800de2e:	2301      	movs	r3, #1
 800de30:	e1f7      	b.n	800e222 <find_volume+0x4fe>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800de32:	2300      	movs	r3, #0
 800de34:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800de36:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800de38:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800de3a:	f7ff ff1d 	bl	800dc78 <check_fs>
 800de3e:	4603      	mov	r3, r0
 800de40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800de44:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800de48:	2b02      	cmp	r3, #2
 800de4a:	d14b      	bne.n	800dee4 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800de4c:	2300      	movs	r3, #0
 800de4e:	643b      	str	r3, [r7, #64]	; 0x40
 800de50:	e01f      	b.n	800de92 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800de52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de54:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800de58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de5a:	011b      	lsls	r3, r3, #4
 800de5c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800de60:	4413      	add	r3, r2
 800de62:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800de64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de66:	3304      	adds	r3, #4
 800de68:	781b      	ldrb	r3, [r3, #0]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d006      	beq.n	800de7c <find_volume+0x158>
 800de6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de70:	3308      	adds	r3, #8
 800de72:	4618      	mov	r0, r3
 800de74:	f7fd ff36 	bl	800bce4 <ld_dword>
 800de78:	4602      	mov	r2, r0
 800de7a:	e000      	b.n	800de7e <find_volume+0x15a>
 800de7c:	2200      	movs	r2, #0
 800de7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de80:	009b      	lsls	r3, r3, #2
 800de82:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800de86:	440b      	add	r3, r1
 800de88:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800de8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de8e:	3301      	adds	r3, #1
 800de90:	643b      	str	r3, [r7, #64]	; 0x40
 800de92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de94:	2b03      	cmp	r3, #3
 800de96:	d9dc      	bls.n	800de52 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800de98:	2300      	movs	r3, #0
 800de9a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800de9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d002      	beq.n	800dea8 <find_volume+0x184>
 800dea2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dea4:	3b01      	subs	r3, #1
 800dea6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800dea8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800deaa:	009b      	lsls	r3, r3, #2
 800deac:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800deb0:	4413      	add	r3, r2
 800deb2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800deb6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800deb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800deba:	2b00      	cmp	r3, #0
 800debc:	d005      	beq.n	800deca <find_volume+0x1a6>
 800debe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800dec0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dec2:	f7ff fed9 	bl	800dc78 <check_fs>
 800dec6:	4603      	mov	r3, r0
 800dec8:	e000      	b.n	800decc <find_volume+0x1a8>
 800deca:	2303      	movs	r3, #3
 800decc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800ded0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ded4:	2b01      	cmp	r3, #1
 800ded6:	d905      	bls.n	800dee4 <find_volume+0x1c0>
 800ded8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800deda:	3301      	adds	r3, #1
 800dedc:	643b      	str	r3, [r7, #64]	; 0x40
 800dede:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dee0:	2b03      	cmp	r3, #3
 800dee2:	d9e1      	bls.n	800dea8 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800dee4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dee8:	2b04      	cmp	r3, #4
 800deea:	d101      	bne.n	800def0 <find_volume+0x1cc>
 800deec:	2301      	movs	r3, #1
 800deee:	e198      	b.n	800e222 <find_volume+0x4fe>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800def0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800def4:	2b01      	cmp	r3, #1
 800def6:	d901      	bls.n	800defc <find_volume+0x1d8>
 800def8:	230d      	movs	r3, #13
 800defa:	e192      	b.n	800e222 <find_volume+0x4fe>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800defc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800defe:	333c      	adds	r3, #60	; 0x3c
 800df00:	330b      	adds	r3, #11
 800df02:	4618      	mov	r0, r3
 800df04:	f7fd fed6 	bl	800bcb4 <ld_word>
 800df08:	4603      	mov	r3, r0
 800df0a:	461a      	mov	r2, r3
 800df0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df0e:	899b      	ldrh	r3, [r3, #12]
 800df10:	429a      	cmp	r2, r3
 800df12:	d001      	beq.n	800df18 <find_volume+0x1f4>
 800df14:	230d      	movs	r3, #13
 800df16:	e184      	b.n	800e222 <find_volume+0x4fe>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800df18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df1a:	333c      	adds	r3, #60	; 0x3c
 800df1c:	3316      	adds	r3, #22
 800df1e:	4618      	mov	r0, r3
 800df20:	f7fd fec8 	bl	800bcb4 <ld_word>
 800df24:	4603      	mov	r3, r0
 800df26:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800df28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d106      	bne.n	800df3c <find_volume+0x218>
 800df2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df30:	333c      	adds	r3, #60	; 0x3c
 800df32:	3324      	adds	r3, #36	; 0x24
 800df34:	4618      	mov	r0, r3
 800df36:	f7fd fed5 	bl	800bce4 <ld_dword>
 800df3a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800df3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df3e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800df40:	625a      	str	r2, [r3, #36]	; 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800df42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df44:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 800df48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df4a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800df4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df4e:	789b      	ldrb	r3, [r3, #2]
 800df50:	2b01      	cmp	r3, #1
 800df52:	d005      	beq.n	800df60 <find_volume+0x23c>
 800df54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df56:	789b      	ldrb	r3, [r3, #2]
 800df58:	2b02      	cmp	r3, #2
 800df5a:	d001      	beq.n	800df60 <find_volume+0x23c>
 800df5c:	230d      	movs	r3, #13
 800df5e:	e160      	b.n	800e222 <find_volume+0x4fe>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800df60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df62:	789b      	ldrb	r3, [r3, #2]
 800df64:	461a      	mov	r2, r3
 800df66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df68:	fb02 f303 	mul.w	r3, r2, r3
 800df6c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800df6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df70:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800df74:	b29a      	uxth	r2, r3
 800df76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df78:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800df7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df7c:	895b      	ldrh	r3, [r3, #10]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d008      	beq.n	800df94 <find_volume+0x270>
 800df82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df84:	895b      	ldrh	r3, [r3, #10]
 800df86:	461a      	mov	r2, r3
 800df88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df8a:	895b      	ldrh	r3, [r3, #10]
 800df8c:	3b01      	subs	r3, #1
 800df8e:	4013      	ands	r3, r2
 800df90:	2b00      	cmp	r3, #0
 800df92:	d001      	beq.n	800df98 <find_volume+0x274>
 800df94:	230d      	movs	r3, #13
 800df96:	e144      	b.n	800e222 <find_volume+0x4fe>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800df98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df9a:	333c      	adds	r3, #60	; 0x3c
 800df9c:	3311      	adds	r3, #17
 800df9e:	4618      	mov	r0, r3
 800dfa0:	f7fd fe88 	bl	800bcb4 <ld_word>
 800dfa4:	4603      	mov	r3, r0
 800dfa6:	461a      	mov	r2, r3
 800dfa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfaa:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800dfac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfae:	891b      	ldrh	r3, [r3, #8]
 800dfb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dfb2:	8992      	ldrh	r2, [r2, #12]
 800dfb4:	0952      	lsrs	r2, r2, #5
 800dfb6:	b292      	uxth	r2, r2
 800dfb8:	fbb3 f1f2 	udiv	r1, r3, r2
 800dfbc:	fb02 f201 	mul.w	r2, r2, r1
 800dfc0:	1a9b      	subs	r3, r3, r2
 800dfc2:	b29b      	uxth	r3, r3
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d001      	beq.n	800dfcc <find_volume+0x2a8>
 800dfc8:	230d      	movs	r3, #13
 800dfca:	e12a      	b.n	800e222 <find_volume+0x4fe>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800dfcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfce:	333c      	adds	r3, #60	; 0x3c
 800dfd0:	3313      	adds	r3, #19
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	f7fd fe6e 	bl	800bcb4 <ld_word>
 800dfd8:	4603      	mov	r3, r0
 800dfda:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800dfdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d106      	bne.n	800dff0 <find_volume+0x2cc>
 800dfe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfe4:	333c      	adds	r3, #60	; 0x3c
 800dfe6:	3320      	adds	r3, #32
 800dfe8:	4618      	mov	r0, r3
 800dfea:	f7fd fe7b 	bl	800bce4 <ld_dword>
 800dfee:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800dff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dff2:	333c      	adds	r3, #60	; 0x3c
 800dff4:	330e      	adds	r3, #14
 800dff6:	4618      	mov	r0, r3
 800dff8:	f7fd fe5c 	bl	800bcb4 <ld_word>
 800dffc:	4603      	mov	r3, r0
 800dffe:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e000:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e002:	2b00      	cmp	r3, #0
 800e004:	d104      	bne.n	800e010 <find_volume+0x2ec>
 800e006:	230d      	movs	r3, #13
 800e008:	e10b      	b.n	800e222 <find_volume+0x4fe>
 800e00a:	bf00      	nop
 800e00c:	20000580 	.word	0x20000580

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e010:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e012:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e014:	4413      	add	r3, r2
 800e016:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e018:	8911      	ldrh	r1, [r2, #8]
 800e01a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e01c:	8992      	ldrh	r2, [r2, #12]
 800e01e:	0952      	lsrs	r2, r2, #5
 800e020:	b292      	uxth	r2, r2
 800e022:	fbb1 f2f2 	udiv	r2, r1, r2
 800e026:	b292      	uxth	r2, r2
 800e028:	4413      	add	r3, r2
 800e02a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e02c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e02e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e030:	429a      	cmp	r2, r3
 800e032:	d201      	bcs.n	800e038 <find_volume+0x314>
 800e034:	230d      	movs	r3, #13
 800e036:	e0f4      	b.n	800e222 <find_volume+0x4fe>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e038:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e03a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e03c:	1ad3      	subs	r3, r2, r3
 800e03e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e040:	8952      	ldrh	r2, [r2, #10]
 800e042:	fbb3 f3f2 	udiv	r3, r3, r2
 800e046:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d101      	bne.n	800e052 <find_volume+0x32e>
 800e04e:	230d      	movs	r3, #13
 800e050:	e0e7      	b.n	800e222 <find_volume+0x4fe>
		fmt = FS_FAT32;
 800e052:	2303      	movs	r3, #3
 800e054:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e05a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800e05e:	4293      	cmp	r3, r2
 800e060:	d802      	bhi.n	800e068 <find_volume+0x344>
 800e062:	2302      	movs	r3, #2
 800e064:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e06a:	f640 72f5 	movw	r2, #4085	; 0xff5
 800e06e:	4293      	cmp	r3, r2
 800e070:	d802      	bhi.n	800e078 <find_volume+0x354>
 800e072:	2301      	movs	r3, #1
 800e074:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e07a:	1c9a      	adds	r2, r3, #2
 800e07c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e07e:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 800e080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e082:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e084:	629a      	str	r2, [r3, #40]	; 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e086:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e088:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e08a:	441a      	add	r2, r3
 800e08c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e08e:	62da      	str	r2, [r3, #44]	; 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 800e090:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e094:	441a      	add	r2, r3
 800e096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e098:	635a      	str	r2, [r3, #52]	; 0x34
		if (fmt == FS_FAT32) {
 800e09a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e09e:	2b03      	cmp	r3, #3
 800e0a0:	d11e      	bne.n	800e0e0 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e0a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0a4:	333c      	adds	r3, #60	; 0x3c
 800e0a6:	332a      	adds	r3, #42	; 0x2a
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	f7fd fe03 	bl	800bcb4 <ld_word>
 800e0ae:	4603      	mov	r3, r0
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d001      	beq.n	800e0b8 <find_volume+0x394>
 800e0b4:	230d      	movs	r3, #13
 800e0b6:	e0b4      	b.n	800e222 <find_volume+0x4fe>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e0b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0ba:	891b      	ldrh	r3, [r3, #8]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d001      	beq.n	800e0c4 <find_volume+0x3a0>
 800e0c0:	230d      	movs	r3, #13
 800e0c2:	e0ae      	b.n	800e222 <find_volume+0x4fe>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e0c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0c6:	333c      	adds	r3, #60	; 0x3c
 800e0c8:	332c      	adds	r3, #44	; 0x2c
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	f7fd fe0a 	bl	800bce4 <ld_dword>
 800e0d0:	4602      	mov	r2, r0
 800e0d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0d4:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e0d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0d8:	6a1b      	ldr	r3, [r3, #32]
 800e0da:	009b      	lsls	r3, r3, #2
 800e0dc:	647b      	str	r3, [r7, #68]	; 0x44
 800e0de:	e01f      	b.n	800e120 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e0e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0e2:	891b      	ldrh	r3, [r3, #8]
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d101      	bne.n	800e0ec <find_volume+0x3c8>
 800e0e8:	230d      	movs	r3, #13
 800e0ea:	e09a      	b.n	800e222 <find_volume+0x4fe>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e0ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e0f2:	441a      	add	r2, r3
 800e0f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0f6:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e0f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e0fc:	2b02      	cmp	r3, #2
 800e0fe:	d103      	bne.n	800e108 <find_volume+0x3e4>
 800e100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e102:	6a1b      	ldr	r3, [r3, #32]
 800e104:	005b      	lsls	r3, r3, #1
 800e106:	e00a      	b.n	800e11e <find_volume+0x3fa>
 800e108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e10a:	6a1a      	ldr	r2, [r3, #32]
 800e10c:	4613      	mov	r3, r2
 800e10e:	005b      	lsls	r3, r3, #1
 800e110:	4413      	add	r3, r2
 800e112:	085a      	lsrs	r2, r3, #1
 800e114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e116:	6a1b      	ldr	r3, [r3, #32]
 800e118:	f003 0301 	and.w	r3, r3, #1
 800e11c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e11e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e122:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e126:	899b      	ldrh	r3, [r3, #12]
 800e128:	4619      	mov	r1, r3
 800e12a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e12c:	440b      	add	r3, r1
 800e12e:	3b01      	subs	r3, #1
 800e130:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e132:	8989      	ldrh	r1, [r1, #12]
 800e134:	fbb3 f3f1 	udiv	r3, r3, r1
 800e138:	429a      	cmp	r2, r3
 800e13a:	d201      	bcs.n	800e140 <find_volume+0x41c>
 800e13c:	230d      	movs	r3, #13
 800e13e:	e070      	b.n	800e222 <find_volume+0x4fe>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e142:	f04f 32ff 	mov.w	r2, #4294967295
 800e146:	619a      	str	r2, [r3, #24]
 800e148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e14a:	699a      	ldr	r2, [r3, #24]
 800e14c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e14e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800e150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e152:	2280      	movs	r2, #128	; 0x80
 800e154:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e156:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e15a:	2b03      	cmp	r3, #3
 800e15c:	d149      	bne.n	800e1f2 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e15e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e160:	333c      	adds	r3, #60	; 0x3c
 800e162:	3330      	adds	r3, #48	; 0x30
 800e164:	4618      	mov	r0, r3
 800e166:	f7fd fda5 	bl	800bcb4 <ld_word>
 800e16a:	4603      	mov	r3, r0
 800e16c:	2b01      	cmp	r3, #1
 800e16e:	d140      	bne.n	800e1f2 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e170:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e172:	3301      	adds	r3, #1
 800e174:	4619      	mov	r1, r3
 800e176:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e178:	f7fe f84c 	bl	800c214 <move_window>
 800e17c:	4603      	mov	r3, r0
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d137      	bne.n	800e1f2 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800e182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e184:	2200      	movs	r2, #0
 800e186:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e18a:	333c      	adds	r3, #60	; 0x3c
 800e18c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e190:	4618      	mov	r0, r3
 800e192:	f7fd fd8f 	bl	800bcb4 <ld_word>
 800e196:	4603      	mov	r3, r0
 800e198:	461a      	mov	r2, r3
 800e19a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e19e:	429a      	cmp	r2, r3
 800e1a0:	d127      	bne.n	800e1f2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e1a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1a4:	333c      	adds	r3, #60	; 0x3c
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	f7fd fd9c 	bl	800bce4 <ld_dword>
 800e1ac:	4602      	mov	r2, r0
 800e1ae:	4b1f      	ldr	r3, [pc, #124]	; (800e22c <find_volume+0x508>)
 800e1b0:	429a      	cmp	r2, r3
 800e1b2:	d11e      	bne.n	800e1f2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e1b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1b6:	333c      	adds	r3, #60	; 0x3c
 800e1b8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800e1bc:	4618      	mov	r0, r3
 800e1be:	f7fd fd91 	bl	800bce4 <ld_dword>
 800e1c2:	4602      	mov	r2, r0
 800e1c4:	4b1a      	ldr	r3, [pc, #104]	; (800e230 <find_volume+0x50c>)
 800e1c6:	429a      	cmp	r2, r3
 800e1c8:	d113      	bne.n	800e1f2 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e1ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1cc:	333c      	adds	r3, #60	; 0x3c
 800e1ce:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	f7fd fd86 	bl	800bce4 <ld_dword>
 800e1d8:	4602      	mov	r2, r0
 800e1da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1dc:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e1de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1e0:	333c      	adds	r3, #60	; 0x3c
 800e1e2:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	f7fd fd7c 	bl	800bce4 <ld_dword>
 800e1ec:	4602      	mov	r2, r0
 800e1ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1f0:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e1f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1f4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800e1f8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e1fa:	4b0e      	ldr	r3, [pc, #56]	; (800e234 <find_volume+0x510>)
 800e1fc:	881b      	ldrh	r3, [r3, #0]
 800e1fe:	3301      	adds	r3, #1
 800e200:	b29a      	uxth	r2, r3
 800e202:	4b0c      	ldr	r3, [pc, #48]	; (800e234 <find_volume+0x510>)
 800e204:	801a      	strh	r2, [r3, #0]
 800e206:	4b0b      	ldr	r3, [pc, #44]	; (800e234 <find_volume+0x510>)
 800e208:	881a      	ldrh	r2, [r3, #0]
 800e20a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e20c:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800e20e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e210:	4a09      	ldr	r2, [pc, #36]	; (800e238 <find_volume+0x514>)
 800e212:	611a      	str	r2, [r3, #16]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 800e214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e216:	2200      	movs	r2, #0
 800e218:	61da      	str	r2, [r3, #28]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e21a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e21c:	f7fd ff92 	bl	800c144 <clear_lock>
#endif
	return FR_OK;
 800e220:	2300      	movs	r3, #0
}
 800e222:	4618      	mov	r0, r3
 800e224:	3758      	adds	r7, #88	; 0x58
 800e226:	46bd      	mov	sp, r7
 800e228:	bd80      	pop	{r7, pc}
 800e22a:	bf00      	nop
 800e22c:	41615252 	.word	0x41615252
 800e230:	61417272 	.word	0x61417272
 800e234:	20000584 	.word	0x20000584
 800e238:	200005a8 	.word	0x200005a8

0800e23c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e23c:	b580      	push	{r7, lr}
 800e23e:	b084      	sub	sp, #16
 800e240:	af00      	add	r7, sp, #0
 800e242:	6078      	str	r0, [r7, #4]
 800e244:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e246:	2309      	movs	r3, #9
 800e248:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d01c      	beq.n	800e28a <validate+0x4e>
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	2b00      	cmp	r3, #0
 800e256:	d018      	beq.n	800e28a <validate+0x4e>
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	781b      	ldrb	r3, [r3, #0]
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d013      	beq.n	800e28a <validate+0x4e>
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	889a      	ldrh	r2, [r3, #4]
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	88db      	ldrh	r3, [r3, #6]
 800e26c:	429a      	cmp	r2, r3
 800e26e:	d10c      	bne.n	800e28a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	785b      	ldrb	r3, [r3, #1]
 800e276:	4618      	mov	r0, r3
 800e278:	f7fd fc7e 	bl	800bb78 <disk_status>
 800e27c:	4603      	mov	r3, r0
 800e27e:	f003 0301 	and.w	r3, r3, #1
 800e282:	2b00      	cmp	r3, #0
 800e284:	d101      	bne.n	800e28a <validate+0x4e>
			res = FR_OK;
 800e286:	2300      	movs	r3, #0
 800e288:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e28a:	7bfb      	ldrb	r3, [r7, #15]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d102      	bne.n	800e296 <validate+0x5a>
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	e000      	b.n	800e298 <validate+0x5c>
 800e296:	2300      	movs	r3, #0
 800e298:	683a      	ldr	r2, [r7, #0]
 800e29a:	6013      	str	r3, [r2, #0]
	return res;
 800e29c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e29e:	4618      	mov	r0, r3
 800e2a0:	3710      	adds	r7, #16
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bd80      	pop	{r7, pc}
	...

0800e2a8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b088      	sub	sp, #32
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	60f8      	str	r0, [r7, #12]
 800e2b0:	60b9      	str	r1, [r7, #8]
 800e2b2:	4613      	mov	r3, r2
 800e2b4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e2b6:	68bb      	ldr	r3, [r7, #8]
 800e2b8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e2ba:	f107 0310 	add.w	r3, r7, #16
 800e2be:	4618      	mov	r0, r3
 800e2c0:	f7ff fc95 	bl	800dbee <get_ldnumber>
 800e2c4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e2c6:	69fb      	ldr	r3, [r7, #28]
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	da01      	bge.n	800e2d0 <f_mount+0x28>
 800e2cc:	230b      	movs	r3, #11
 800e2ce:	e02b      	b.n	800e328 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e2d0:	4a17      	ldr	r2, [pc, #92]	; (800e330 <f_mount+0x88>)
 800e2d2:	69fb      	ldr	r3, [r7, #28]
 800e2d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e2d8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e2da:	69bb      	ldr	r3, [r7, #24]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d005      	beq.n	800e2ec <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e2e0:	69b8      	ldr	r0, [r7, #24]
 800e2e2:	f7fd ff2f 	bl	800c144 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e2e6:	69bb      	ldr	r3, [r7, #24]
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d002      	beq.n	800e2f8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	2200      	movs	r2, #0
 800e2f6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e2f8:	68fa      	ldr	r2, [r7, #12]
 800e2fa:	490d      	ldr	r1, [pc, #52]	; (800e330 <f_mount+0x88>)
 800e2fc:	69fb      	ldr	r3, [r7, #28]
 800e2fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	2b00      	cmp	r3, #0
 800e306:	d002      	beq.n	800e30e <f_mount+0x66>
 800e308:	79fb      	ldrb	r3, [r7, #7]
 800e30a:	2b01      	cmp	r3, #1
 800e30c:	d001      	beq.n	800e312 <f_mount+0x6a>
 800e30e:	2300      	movs	r3, #0
 800e310:	e00a      	b.n	800e328 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e312:	f107 010c 	add.w	r1, r7, #12
 800e316:	f107 0308 	add.w	r3, r7, #8
 800e31a:	2200      	movs	r2, #0
 800e31c:	4618      	mov	r0, r3
 800e31e:	f7ff fd01 	bl	800dd24 <find_volume>
 800e322:	4603      	mov	r3, r0
 800e324:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e326:	7dfb      	ldrb	r3, [r7, #23]
}
 800e328:	4618      	mov	r0, r3
 800e32a:	3720      	adds	r7, #32
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}
 800e330:	20000580 	.word	0x20000580

0800e334 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e334:	b580      	push	{r7, lr}
 800e336:	b09a      	sub	sp, #104	; 0x68
 800e338:	af00      	add	r7, sp, #0
 800e33a:	60f8      	str	r0, [r7, #12]
 800e33c:	60b9      	str	r1, [r7, #8]
 800e33e:	4613      	mov	r3, r2
 800e340:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	2b00      	cmp	r3, #0
 800e346:	d101      	bne.n	800e34c <f_open+0x18>
 800e348:	2309      	movs	r3, #9
 800e34a:	e1bb      	b.n	800e6c4 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e34c:	79fb      	ldrb	r3, [r7, #7]
 800e34e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e352:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e354:	79fa      	ldrb	r2, [r7, #7]
 800e356:	f107 0114 	add.w	r1, r7, #20
 800e35a:	f107 0308 	add.w	r3, r7, #8
 800e35e:	4618      	mov	r0, r3
 800e360:	f7ff fce0 	bl	800dd24 <find_volume>
 800e364:	4603      	mov	r3, r0
 800e366:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800e36a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e36e:	2b00      	cmp	r3, #0
 800e370:	f040 819f 	bne.w	800e6b2 <f_open+0x37e>
		dj.obj.fs = fs;
 800e374:	697b      	ldr	r3, [r7, #20]
 800e376:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e378:	68ba      	ldr	r2, [r7, #8]
 800e37a:	f107 0318 	add.w	r3, r7, #24
 800e37e:	4611      	mov	r1, r2
 800e380:	4618      	mov	r0, r3
 800e382:	f7ff fb9f 	bl	800dac4 <follow_path>
 800e386:	4603      	mov	r3, r0
 800e388:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e38c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e390:	2b00      	cmp	r3, #0
 800e392:	d11a      	bne.n	800e3ca <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e394:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800e398:	b25b      	sxtb	r3, r3
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	da03      	bge.n	800e3a6 <f_open+0x72>
				res = FR_INVALID_NAME;
 800e39e:	2306      	movs	r3, #6
 800e3a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e3a4:	e011      	b.n	800e3ca <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e3a6:	79fb      	ldrb	r3, [r7, #7]
 800e3a8:	f023 0301 	bic.w	r3, r3, #1
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	bf14      	ite	ne
 800e3b0:	2301      	movne	r3, #1
 800e3b2:	2300      	moveq	r3, #0
 800e3b4:	b2db      	uxtb	r3, r3
 800e3b6:	461a      	mov	r2, r3
 800e3b8:	f107 0318 	add.w	r3, r7, #24
 800e3bc:	4611      	mov	r1, r2
 800e3be:	4618      	mov	r0, r3
 800e3c0:	f7fd fd78 	bl	800beb4 <chk_lock>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e3ca:	79fb      	ldrb	r3, [r7, #7]
 800e3cc:	f003 031c 	and.w	r3, r3, #28
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d07f      	beq.n	800e4d4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800e3d4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d017      	beq.n	800e40c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e3dc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e3e0:	2b04      	cmp	r3, #4
 800e3e2:	d10e      	bne.n	800e402 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e3e4:	f7fd fdc2 	bl	800bf6c <enq_lock>
 800e3e8:	4603      	mov	r3, r0
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d006      	beq.n	800e3fc <f_open+0xc8>
 800e3ee:	f107 0318 	add.w	r3, r7, #24
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	f7ff f820 	bl	800d438 <dir_register>
 800e3f8:	4603      	mov	r3, r0
 800e3fa:	e000      	b.n	800e3fe <f_open+0xca>
 800e3fc:	2312      	movs	r3, #18
 800e3fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e402:	79fb      	ldrb	r3, [r7, #7]
 800e404:	f043 0308 	orr.w	r3, r3, #8
 800e408:	71fb      	strb	r3, [r7, #7]
 800e40a:	e010      	b.n	800e42e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e40c:	7fbb      	ldrb	r3, [r7, #30]
 800e40e:	f003 0311 	and.w	r3, r3, #17
 800e412:	2b00      	cmp	r3, #0
 800e414:	d003      	beq.n	800e41e <f_open+0xea>
					res = FR_DENIED;
 800e416:	2307      	movs	r3, #7
 800e418:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e41c:	e007      	b.n	800e42e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e41e:	79fb      	ldrb	r3, [r7, #7]
 800e420:	f003 0304 	and.w	r3, r3, #4
 800e424:	2b00      	cmp	r3, #0
 800e426:	d002      	beq.n	800e42e <f_open+0xfa>
 800e428:	2308      	movs	r3, #8
 800e42a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e42e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e432:	2b00      	cmp	r3, #0
 800e434:	d168      	bne.n	800e508 <f_open+0x1d4>
 800e436:	79fb      	ldrb	r3, [r7, #7]
 800e438:	f003 0308 	and.w	r3, r3, #8
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d063      	beq.n	800e508 <f_open+0x1d4>
				dw = GET_FATTIME();
 800e440:	f7fd f94a 	bl	800b6d8 <get_fattime>
 800e444:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e448:	330e      	adds	r3, #14
 800e44a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e44c:	4618      	mov	r0, r3
 800e44e:	f7fd fc87 	bl	800bd60 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e454:	3316      	adds	r3, #22
 800e456:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e458:	4618      	mov	r0, r3
 800e45a:	f7fd fc81 	bl	800bd60 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e45e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e460:	330b      	adds	r3, #11
 800e462:	2220      	movs	r2, #32
 800e464:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e466:	697b      	ldr	r3, [r7, #20]
 800e468:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e46a:	4611      	mov	r1, r2
 800e46c:	4618      	mov	r0, r3
 800e46e:	f7fe fc50 	bl	800cd12 <ld_clust>
 800e472:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e474:	697b      	ldr	r3, [r7, #20]
 800e476:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e478:	2200      	movs	r2, #0
 800e47a:	4618      	mov	r0, r3
 800e47c:	f7fe fc68 	bl	800cd50 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e482:	331c      	adds	r3, #28
 800e484:	2100      	movs	r1, #0
 800e486:	4618      	mov	r0, r3
 800e488:	f7fd fc6a 	bl	800bd60 <st_dword>
					fs->wflag = 1;
 800e48c:	697b      	ldr	r3, [r7, #20]
 800e48e:	2201      	movs	r2, #1
 800e490:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e492:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e494:	2b00      	cmp	r3, #0
 800e496:	d037      	beq.n	800e508 <f_open+0x1d4>
						dw = fs->winsect;
 800e498:	697b      	ldr	r3, [r7, #20]
 800e49a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e49c:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800e49e:	f107 0318 	add.w	r3, r7, #24
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	f7fe f958 	bl	800c75c <remove_chain>
 800e4ac:	4603      	mov	r3, r0
 800e4ae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800e4b2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d126      	bne.n	800e508 <f_open+0x1d4>
							res = move_window(fs, dw);
 800e4ba:	697b      	ldr	r3, [r7, #20]
 800e4bc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e4be:	4618      	mov	r0, r3
 800e4c0:	f7fd fea8 	bl	800c214 <move_window>
 800e4c4:	4603      	mov	r3, r0
 800e4c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e4ca:	697b      	ldr	r3, [r7, #20]
 800e4cc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e4ce:	3a01      	subs	r2, #1
 800e4d0:	615a      	str	r2, [r3, #20]
 800e4d2:	e019      	b.n	800e508 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e4d4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d115      	bne.n	800e508 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e4dc:	7fbb      	ldrb	r3, [r7, #30]
 800e4de:	f003 0310 	and.w	r3, r3, #16
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d003      	beq.n	800e4ee <f_open+0x1ba>
					res = FR_NO_FILE;
 800e4e6:	2304      	movs	r3, #4
 800e4e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e4ec:	e00c      	b.n	800e508 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e4ee:	79fb      	ldrb	r3, [r7, #7]
 800e4f0:	f003 0302 	and.w	r3, r3, #2
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d007      	beq.n	800e508 <f_open+0x1d4>
 800e4f8:	7fbb      	ldrb	r3, [r7, #30]
 800e4fa:	f003 0301 	and.w	r3, r3, #1
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d002      	beq.n	800e508 <f_open+0x1d4>
						res = FR_DENIED;
 800e502:	2307      	movs	r3, #7
 800e504:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800e508:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d128      	bne.n	800e562 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e510:	79fb      	ldrb	r3, [r7, #7]
 800e512:	f003 0308 	and.w	r3, r3, #8
 800e516:	2b00      	cmp	r3, #0
 800e518:	d003      	beq.n	800e522 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800e51a:	79fb      	ldrb	r3, [r7, #7]
 800e51c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e520:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e522:	697b      	ldr	r3, [r7, #20]
 800e524:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800e52a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e530:	79fb      	ldrb	r3, [r7, #7]
 800e532:	f023 0301 	bic.w	r3, r3, #1
 800e536:	2b00      	cmp	r3, #0
 800e538:	bf14      	ite	ne
 800e53a:	2301      	movne	r3, #1
 800e53c:	2300      	moveq	r3, #0
 800e53e:	b2db      	uxtb	r3, r3
 800e540:	461a      	mov	r2, r3
 800e542:	f107 0318 	add.w	r3, r7, #24
 800e546:	4611      	mov	r1, r2
 800e548:	4618      	mov	r0, r3
 800e54a:	f7fd fd31 	bl	800bfb0 <inc_lock>
 800e54e:	4602      	mov	r2, r0
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	691b      	ldr	r3, [r3, #16]
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d102      	bne.n	800e562 <f_open+0x22e>
 800e55c:	2302      	movs	r3, #2
 800e55e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e562:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e566:	2b00      	cmp	r3, #0
 800e568:	f040 80a3 	bne.w	800e6b2 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e56c:	697b      	ldr	r3, [r7, #20]
 800e56e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e570:	4611      	mov	r1, r2
 800e572:	4618      	mov	r0, r3
 800e574:	f7fe fbcd 	bl	800cd12 <ld_clust>
 800e578:	4602      	mov	r2, r0
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e57e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e580:	331c      	adds	r3, #28
 800e582:	4618      	mov	r0, r3
 800e584:	f7fd fbae 	bl	800bce4 <ld_dword>
 800e588:	4602      	mov	r2, r0
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	2200      	movs	r2, #0
 800e592:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e594:	697a      	ldr	r2, [r7, #20]
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e59a:	697b      	ldr	r3, [r7, #20]
 800e59c:	88da      	ldrh	r2, [r3, #6]
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	79fa      	ldrb	r2, [r7, #7]
 800e5a6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	2200      	movs	r2, #0
 800e5b2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	2200      	movs	r2, #0
 800e5b8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	3330      	adds	r3, #48	; 0x30
 800e5be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e5c2:	2100      	movs	r1, #0
 800e5c4:	4618      	mov	r0, r3
 800e5c6:	f7fd fc18 	bl	800bdfa <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e5ca:	79fb      	ldrb	r3, [r7, #7]
 800e5cc:	f003 0320 	and.w	r3, r3, #32
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d06e      	beq.n	800e6b2 <f_open+0x37e>
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	68db      	ldr	r3, [r3, #12]
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d06a      	beq.n	800e6b2 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	68da      	ldr	r2, [r3, #12]
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e5e4:	697b      	ldr	r3, [r7, #20]
 800e5e6:	895b      	ldrh	r3, [r3, #10]
 800e5e8:	461a      	mov	r2, r3
 800e5ea:	697b      	ldr	r3, [r7, #20]
 800e5ec:	899b      	ldrh	r3, [r3, #12]
 800e5ee:	fb03 f302 	mul.w	r3, r3, r2
 800e5f2:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	689b      	ldr	r3, [r3, #8]
 800e5f8:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	68db      	ldr	r3, [r3, #12]
 800e5fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e600:	e016      	b.n	800e630 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e606:	4618      	mov	r0, r3
 800e608:	f7fd fec1 	bl	800c38e <get_fat>
 800e60c:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800e60e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e610:	2b01      	cmp	r3, #1
 800e612:	d802      	bhi.n	800e61a <f_open+0x2e6>
 800e614:	2302      	movs	r3, #2
 800e616:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e61a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e61c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e620:	d102      	bne.n	800e628 <f_open+0x2f4>
 800e622:	2301      	movs	r3, #1
 800e624:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e628:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e62a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e62c:	1ad3      	subs	r3, r2, r3
 800e62e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e630:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e634:	2b00      	cmp	r3, #0
 800e636:	d103      	bne.n	800e640 <f_open+0x30c>
 800e638:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e63a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e63c:	429a      	cmp	r2, r3
 800e63e:	d8e0      	bhi.n	800e602 <f_open+0x2ce>
				}
				fp->clust = clst;
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e644:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e646:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d131      	bne.n	800e6b2 <f_open+0x37e>
 800e64e:	697b      	ldr	r3, [r7, #20]
 800e650:	899b      	ldrh	r3, [r3, #12]
 800e652:	461a      	mov	r2, r3
 800e654:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e656:	fbb3 f1f2 	udiv	r1, r3, r2
 800e65a:	fb02 f201 	mul.w	r2, r2, r1
 800e65e:	1a9b      	subs	r3, r3, r2
 800e660:	2b00      	cmp	r3, #0
 800e662:	d026      	beq.n	800e6b2 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e664:	697b      	ldr	r3, [r7, #20]
 800e666:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e668:	4618      	mov	r0, r3
 800e66a:	f7fd fe71 	bl	800c350 <clust2sect>
 800e66e:	64f8      	str	r0, [r7, #76]	; 0x4c
 800e670:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e672:	2b00      	cmp	r3, #0
 800e674:	d103      	bne.n	800e67e <f_open+0x34a>
						res = FR_INT_ERR;
 800e676:	2302      	movs	r3, #2
 800e678:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e67c:	e019      	b.n	800e6b2 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e67e:	697b      	ldr	r3, [r7, #20]
 800e680:	899b      	ldrh	r3, [r3, #12]
 800e682:	461a      	mov	r2, r3
 800e684:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e686:	fbb3 f2f2 	udiv	r2, r3, r2
 800e68a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e68c:	441a      	add	r2, r3
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e692:	697b      	ldr	r3, [r7, #20]
 800e694:	7858      	ldrb	r0, [r3, #1]
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	6a1a      	ldr	r2, [r3, #32]
 800e6a0:	2301      	movs	r3, #1
 800e6a2:	f7fd faa9 	bl	800bbf8 <disk_read>
 800e6a6:	4603      	mov	r3, r0
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d002      	beq.n	800e6b2 <f_open+0x37e>
 800e6ac:	2301      	movs	r3, #1
 800e6ae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e6b2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d002      	beq.n	800e6c0 <f_open+0x38c>
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	2200      	movs	r2, #0
 800e6be:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e6c0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800e6c4:	4618      	mov	r0, r3
 800e6c6:	3768      	adds	r7, #104	; 0x68
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	bd80      	pop	{r7, pc}

0800e6cc <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b08e      	sub	sp, #56	; 0x38
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	60f8      	str	r0, [r7, #12]
 800e6d4:	60b9      	str	r1, [r7, #8]
 800e6d6:	607a      	str	r2, [r7, #4]
 800e6d8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e6da:	68bb      	ldr	r3, [r7, #8]
 800e6dc:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800e6de:	683b      	ldr	r3, [r7, #0]
 800e6e0:	2200      	movs	r2, #0
 800e6e2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	f107 0214 	add.w	r2, r7, #20
 800e6ea:	4611      	mov	r1, r2
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	f7ff fda5 	bl	800e23c <validate>
 800e6f2:	4603      	mov	r3, r0
 800e6f4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e6f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d107      	bne.n	800e710 <f_read+0x44>
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	7d5b      	ldrb	r3, [r3, #21]
 800e704:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e708:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d002      	beq.n	800e716 <f_read+0x4a>
 800e710:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e714:	e135      	b.n	800e982 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	7d1b      	ldrb	r3, [r3, #20]
 800e71a:	f003 0301 	and.w	r3, r3, #1
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d101      	bne.n	800e726 <f_read+0x5a>
 800e722:	2307      	movs	r3, #7
 800e724:	e12d      	b.n	800e982 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	68da      	ldr	r2, [r3, #12]
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	699b      	ldr	r3, [r3, #24]
 800e72e:	1ad3      	subs	r3, r2, r3
 800e730:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e732:	687a      	ldr	r2, [r7, #4]
 800e734:	6a3b      	ldr	r3, [r7, #32]
 800e736:	429a      	cmp	r2, r3
 800e738:	f240 811e 	bls.w	800e978 <f_read+0x2ac>
 800e73c:	6a3b      	ldr	r3, [r7, #32]
 800e73e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e740:	e11a      	b.n	800e978 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	699b      	ldr	r3, [r3, #24]
 800e746:	697a      	ldr	r2, [r7, #20]
 800e748:	8992      	ldrh	r2, [r2, #12]
 800e74a:	fbb3 f1f2 	udiv	r1, r3, r2
 800e74e:	fb02 f201 	mul.w	r2, r2, r1
 800e752:	1a9b      	subs	r3, r3, r2
 800e754:	2b00      	cmp	r3, #0
 800e756:	f040 80d5 	bne.w	800e904 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	699b      	ldr	r3, [r3, #24]
 800e75e:	697a      	ldr	r2, [r7, #20]
 800e760:	8992      	ldrh	r2, [r2, #12]
 800e762:	fbb3 f3f2 	udiv	r3, r3, r2
 800e766:	697a      	ldr	r2, [r7, #20]
 800e768:	8952      	ldrh	r2, [r2, #10]
 800e76a:	3a01      	subs	r2, #1
 800e76c:	4013      	ands	r3, r2
 800e76e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e770:	69fb      	ldr	r3, [r7, #28]
 800e772:	2b00      	cmp	r3, #0
 800e774:	d12f      	bne.n	800e7d6 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	699b      	ldr	r3, [r3, #24]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d103      	bne.n	800e786 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	689b      	ldr	r3, [r3, #8]
 800e782:	633b      	str	r3, [r7, #48]	; 0x30
 800e784:	e013      	b.n	800e7ae <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d007      	beq.n	800e79e <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	699b      	ldr	r3, [r3, #24]
 800e792:	4619      	mov	r1, r3
 800e794:	68f8      	ldr	r0, [r7, #12]
 800e796:	f7fe f8de 	bl	800c956 <clmt_clust>
 800e79a:	6338      	str	r0, [r7, #48]	; 0x30
 800e79c:	e007      	b.n	800e7ae <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e79e:	68fa      	ldr	r2, [r7, #12]
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	69db      	ldr	r3, [r3, #28]
 800e7a4:	4619      	mov	r1, r3
 800e7a6:	4610      	mov	r0, r2
 800e7a8:	f7fd fdf1 	bl	800c38e <get_fat>
 800e7ac:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e7ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7b0:	2b01      	cmp	r3, #1
 800e7b2:	d804      	bhi.n	800e7be <f_read+0xf2>
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	2202      	movs	r2, #2
 800e7b8:	755a      	strb	r2, [r3, #21]
 800e7ba:	2302      	movs	r3, #2
 800e7bc:	e0e1      	b.n	800e982 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e7be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7c4:	d104      	bne.n	800e7d0 <f_read+0x104>
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	2201      	movs	r2, #1
 800e7ca:	755a      	strb	r2, [r3, #21]
 800e7cc:	2301      	movs	r3, #1
 800e7ce:	e0d8      	b.n	800e982 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e7d4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e7d6:	697a      	ldr	r2, [r7, #20]
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	69db      	ldr	r3, [r3, #28]
 800e7dc:	4619      	mov	r1, r3
 800e7de:	4610      	mov	r0, r2
 800e7e0:	f7fd fdb6 	bl	800c350 <clust2sect>
 800e7e4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e7e6:	69bb      	ldr	r3, [r7, #24]
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d104      	bne.n	800e7f6 <f_read+0x12a>
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	2202      	movs	r2, #2
 800e7f0:	755a      	strb	r2, [r3, #21]
 800e7f2:	2302      	movs	r3, #2
 800e7f4:	e0c5      	b.n	800e982 <f_read+0x2b6>
			sect += csect;
 800e7f6:	69ba      	ldr	r2, [r7, #24]
 800e7f8:	69fb      	ldr	r3, [r7, #28]
 800e7fa:	4413      	add	r3, r2
 800e7fc:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e7fe:	697b      	ldr	r3, [r7, #20]
 800e800:	899b      	ldrh	r3, [r3, #12]
 800e802:	461a      	mov	r2, r3
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	fbb3 f3f2 	udiv	r3, r3, r2
 800e80a:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e80c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d041      	beq.n	800e896 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e812:	69fa      	ldr	r2, [r7, #28]
 800e814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e816:	4413      	add	r3, r2
 800e818:	697a      	ldr	r2, [r7, #20]
 800e81a:	8952      	ldrh	r2, [r2, #10]
 800e81c:	4293      	cmp	r3, r2
 800e81e:	d905      	bls.n	800e82c <f_read+0x160>
					cc = fs->csize - csect;
 800e820:	697b      	ldr	r3, [r7, #20]
 800e822:	895b      	ldrh	r3, [r3, #10]
 800e824:	461a      	mov	r2, r3
 800e826:	69fb      	ldr	r3, [r7, #28]
 800e828:	1ad3      	subs	r3, r2, r3
 800e82a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e82c:	697b      	ldr	r3, [r7, #20]
 800e82e:	7858      	ldrb	r0, [r3, #1]
 800e830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e832:	69ba      	ldr	r2, [r7, #24]
 800e834:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e836:	f7fd f9df 	bl	800bbf8 <disk_read>
 800e83a:	4603      	mov	r3, r0
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d004      	beq.n	800e84a <f_read+0x17e>
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	2201      	movs	r2, #1
 800e844:	755a      	strb	r2, [r3, #21]
 800e846:	2301      	movs	r3, #1
 800e848:	e09b      	b.n	800e982 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	7d1b      	ldrb	r3, [r3, #20]
 800e84e:	b25b      	sxtb	r3, r3
 800e850:	2b00      	cmp	r3, #0
 800e852:	da18      	bge.n	800e886 <f_read+0x1ba>
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	6a1a      	ldr	r2, [r3, #32]
 800e858:	69bb      	ldr	r3, [r7, #24]
 800e85a:	1ad3      	subs	r3, r2, r3
 800e85c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e85e:	429a      	cmp	r2, r3
 800e860:	d911      	bls.n	800e886 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	6a1a      	ldr	r2, [r3, #32]
 800e866:	69bb      	ldr	r3, [r7, #24]
 800e868:	1ad3      	subs	r3, r2, r3
 800e86a:	697a      	ldr	r2, [r7, #20]
 800e86c:	8992      	ldrh	r2, [r2, #12]
 800e86e:	fb02 f303 	mul.w	r3, r2, r3
 800e872:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e874:	18d0      	adds	r0, r2, r3
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e87c:	697b      	ldr	r3, [r7, #20]
 800e87e:	899b      	ldrh	r3, [r3, #12]
 800e880:	461a      	mov	r2, r3
 800e882:	f7fd fa99 	bl	800bdb8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e886:	697b      	ldr	r3, [r7, #20]
 800e888:	899b      	ldrh	r3, [r3, #12]
 800e88a:	461a      	mov	r2, r3
 800e88c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e88e:	fb02 f303 	mul.w	r3, r2, r3
 800e892:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800e894:	e05c      	b.n	800e950 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	6a1b      	ldr	r3, [r3, #32]
 800e89a:	69ba      	ldr	r2, [r7, #24]
 800e89c:	429a      	cmp	r2, r3
 800e89e:	d02e      	beq.n	800e8fe <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	7d1b      	ldrb	r3, [r3, #20]
 800e8a4:	b25b      	sxtb	r3, r3
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	da18      	bge.n	800e8dc <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e8aa:	697b      	ldr	r3, [r7, #20]
 800e8ac:	7858      	ldrb	r0, [r3, #1]
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	6a1a      	ldr	r2, [r3, #32]
 800e8b8:	2301      	movs	r3, #1
 800e8ba:	f7fd f9bd 	bl	800bc38 <disk_write>
 800e8be:	4603      	mov	r3, r0
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d004      	beq.n	800e8ce <f_read+0x202>
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	2201      	movs	r2, #1
 800e8c8:	755a      	strb	r2, [r3, #21]
 800e8ca:	2301      	movs	r3, #1
 800e8cc:	e059      	b.n	800e982 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	7d1b      	ldrb	r3, [r3, #20]
 800e8d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e8d6:	b2da      	uxtb	r2, r3
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e8dc:	697b      	ldr	r3, [r7, #20]
 800e8de:	7858      	ldrb	r0, [r3, #1]
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e8e6:	2301      	movs	r3, #1
 800e8e8:	69ba      	ldr	r2, [r7, #24]
 800e8ea:	f7fd f985 	bl	800bbf8 <disk_read>
 800e8ee:	4603      	mov	r3, r0
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d004      	beq.n	800e8fe <f_read+0x232>
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	2201      	movs	r2, #1
 800e8f8:	755a      	strb	r2, [r3, #21]
 800e8fa:	2301      	movs	r3, #1
 800e8fc:	e041      	b.n	800e982 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	69ba      	ldr	r2, [r7, #24]
 800e902:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e904:	697b      	ldr	r3, [r7, #20]
 800e906:	899b      	ldrh	r3, [r3, #12]
 800e908:	4618      	mov	r0, r3
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	699b      	ldr	r3, [r3, #24]
 800e90e:	697a      	ldr	r2, [r7, #20]
 800e910:	8992      	ldrh	r2, [r2, #12]
 800e912:	fbb3 f1f2 	udiv	r1, r3, r2
 800e916:	fb02 f201 	mul.w	r2, r2, r1
 800e91a:	1a9b      	subs	r3, r3, r2
 800e91c:	1ac3      	subs	r3, r0, r3
 800e91e:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e920:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	429a      	cmp	r2, r3
 800e926:	d901      	bls.n	800e92c <f_read+0x260>
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	699b      	ldr	r3, [r3, #24]
 800e936:	697a      	ldr	r2, [r7, #20]
 800e938:	8992      	ldrh	r2, [r2, #12]
 800e93a:	fbb3 f0f2 	udiv	r0, r3, r2
 800e93e:	fb02 f200 	mul.w	r2, r2, r0
 800e942:	1a9b      	subs	r3, r3, r2
 800e944:	440b      	add	r3, r1
 800e946:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e948:	4619      	mov	r1, r3
 800e94a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e94c:	f7fd fa34 	bl	800bdb8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800e950:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e954:	4413      	add	r3, r2
 800e956:	627b      	str	r3, [r7, #36]	; 0x24
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	699a      	ldr	r2, [r3, #24]
 800e95c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e95e:	441a      	add	r2, r3
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	619a      	str	r2, [r3, #24]
 800e964:	683b      	ldr	r3, [r7, #0]
 800e966:	681a      	ldr	r2, [r3, #0]
 800e968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e96a:	441a      	add	r2, r3
 800e96c:	683b      	ldr	r3, [r7, #0]
 800e96e:	601a      	str	r2, [r3, #0]
 800e970:	687a      	ldr	r2, [r7, #4]
 800e972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e974:	1ad3      	subs	r3, r2, r3
 800e976:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	f47f aee1 	bne.w	800e742 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800e980:	2300      	movs	r3, #0
}
 800e982:	4618      	mov	r0, r3
 800e984:	3738      	adds	r7, #56	; 0x38
 800e986:	46bd      	mov	sp, r7
 800e988:	bd80      	pop	{r7, pc}

0800e98a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800e98a:	b580      	push	{r7, lr}
 800e98c:	b08c      	sub	sp, #48	; 0x30
 800e98e:	af00      	add	r7, sp, #0
 800e990:	60f8      	str	r0, [r7, #12]
 800e992:	60b9      	str	r1, [r7, #8]
 800e994:	607a      	str	r2, [r7, #4]
 800e996:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800e998:	68bb      	ldr	r3, [r7, #8]
 800e99a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800e99c:	683b      	ldr	r3, [r7, #0]
 800e99e:	2200      	movs	r2, #0
 800e9a0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	f107 0210 	add.w	r2, r7, #16
 800e9a8:	4611      	mov	r1, r2
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	f7ff fc46 	bl	800e23c <validate>
 800e9b0:	4603      	mov	r3, r0
 800e9b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e9b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d107      	bne.n	800e9ce <f_write+0x44>
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	7d5b      	ldrb	r3, [r3, #21]
 800e9c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800e9c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d002      	beq.n	800e9d4 <f_write+0x4a>
 800e9ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e9d2:	e16a      	b.n	800ecaa <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	7d1b      	ldrb	r3, [r3, #20]
 800e9d8:	f003 0302 	and.w	r3, r3, #2
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d101      	bne.n	800e9e4 <f_write+0x5a>
 800e9e0:	2307      	movs	r3, #7
 800e9e2:	e162      	b.n	800ecaa <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	699a      	ldr	r2, [r3, #24]
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	441a      	add	r2, r3
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	699b      	ldr	r3, [r3, #24]
 800e9f0:	429a      	cmp	r2, r3
 800e9f2:	f080 814c 	bcs.w	800ec8e <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	699b      	ldr	r3, [r3, #24]
 800e9fa:	43db      	mvns	r3, r3
 800e9fc:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800e9fe:	e146      	b.n	800ec8e <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	699b      	ldr	r3, [r3, #24]
 800ea04:	693a      	ldr	r2, [r7, #16]
 800ea06:	8992      	ldrh	r2, [r2, #12]
 800ea08:	fbb3 f1f2 	udiv	r1, r3, r2
 800ea0c:	fb02 f201 	mul.w	r2, r2, r1
 800ea10:	1a9b      	subs	r3, r3, r2
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	f040 80f1 	bne.w	800ebfa <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ea18:	68fb      	ldr	r3, [r7, #12]
 800ea1a:	699b      	ldr	r3, [r3, #24]
 800ea1c:	693a      	ldr	r2, [r7, #16]
 800ea1e:	8992      	ldrh	r2, [r2, #12]
 800ea20:	fbb3 f3f2 	udiv	r3, r3, r2
 800ea24:	693a      	ldr	r2, [r7, #16]
 800ea26:	8952      	ldrh	r2, [r2, #10]
 800ea28:	3a01      	subs	r2, #1
 800ea2a:	4013      	ands	r3, r2
 800ea2c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ea2e:	69bb      	ldr	r3, [r7, #24]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d143      	bne.n	800eabc <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	699b      	ldr	r3, [r3, #24]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d10c      	bne.n	800ea56 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	689b      	ldr	r3, [r3, #8]
 800ea40:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ea42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d11a      	bne.n	800ea7e <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	2100      	movs	r1, #0
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	f7fd feea 	bl	800c826 <create_chain>
 800ea52:	62b8      	str	r0, [r7, #40]	; 0x28
 800ea54:	e013      	b.n	800ea7e <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d007      	beq.n	800ea6e <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	699b      	ldr	r3, [r3, #24]
 800ea62:	4619      	mov	r1, r3
 800ea64:	68f8      	ldr	r0, [r7, #12]
 800ea66:	f7fd ff76 	bl	800c956 <clmt_clust>
 800ea6a:	62b8      	str	r0, [r7, #40]	; 0x28
 800ea6c:	e007      	b.n	800ea7e <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800ea6e:	68fa      	ldr	r2, [r7, #12]
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	69db      	ldr	r3, [r3, #28]
 800ea74:	4619      	mov	r1, r3
 800ea76:	4610      	mov	r0, r2
 800ea78:	f7fd fed5 	bl	800c826 <create_chain>
 800ea7c:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ea7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	f000 8109 	beq.w	800ec98 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ea86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea88:	2b01      	cmp	r3, #1
 800ea8a:	d104      	bne.n	800ea96 <f_write+0x10c>
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	2202      	movs	r2, #2
 800ea90:	755a      	strb	r2, [r3, #21]
 800ea92:	2302      	movs	r3, #2
 800ea94:	e109      	b.n	800ecaa <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ea96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea9c:	d104      	bne.n	800eaa8 <f_write+0x11e>
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	2201      	movs	r2, #1
 800eaa2:	755a      	strb	r2, [r3, #21]
 800eaa4:	2301      	movs	r3, #1
 800eaa6:	e100      	b.n	800ecaa <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800eaac:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	689b      	ldr	r3, [r3, #8]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d102      	bne.n	800eabc <f_write+0x132>
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800eaba:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	7d1b      	ldrb	r3, [r3, #20]
 800eac0:	b25b      	sxtb	r3, r3
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	da18      	bge.n	800eaf8 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800eac6:	693b      	ldr	r3, [r7, #16]
 800eac8:	7858      	ldrb	r0, [r3, #1]
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	6a1a      	ldr	r2, [r3, #32]
 800ead4:	2301      	movs	r3, #1
 800ead6:	f7fd f8af 	bl	800bc38 <disk_write>
 800eada:	4603      	mov	r3, r0
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d004      	beq.n	800eaea <f_write+0x160>
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	2201      	movs	r2, #1
 800eae4:	755a      	strb	r2, [r3, #21]
 800eae6:	2301      	movs	r3, #1
 800eae8:	e0df      	b.n	800ecaa <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	7d1b      	ldrb	r3, [r3, #20]
 800eaee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eaf2:	b2da      	uxtb	r2, r3
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800eaf8:	693a      	ldr	r2, [r7, #16]
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	69db      	ldr	r3, [r3, #28]
 800eafe:	4619      	mov	r1, r3
 800eb00:	4610      	mov	r0, r2
 800eb02:	f7fd fc25 	bl	800c350 <clust2sect>
 800eb06:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800eb08:	697b      	ldr	r3, [r7, #20]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d104      	bne.n	800eb18 <f_write+0x18e>
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	2202      	movs	r2, #2
 800eb12:	755a      	strb	r2, [r3, #21]
 800eb14:	2302      	movs	r3, #2
 800eb16:	e0c8      	b.n	800ecaa <f_write+0x320>
			sect += csect;
 800eb18:	697a      	ldr	r2, [r7, #20]
 800eb1a:	69bb      	ldr	r3, [r7, #24]
 800eb1c:	4413      	add	r3, r2
 800eb1e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800eb20:	693b      	ldr	r3, [r7, #16]
 800eb22:	899b      	ldrh	r3, [r3, #12]
 800eb24:	461a      	mov	r2, r3
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	fbb3 f3f2 	udiv	r3, r3, r2
 800eb2c:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800eb2e:	6a3b      	ldr	r3, [r7, #32]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d043      	beq.n	800ebbc <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800eb34:	69ba      	ldr	r2, [r7, #24]
 800eb36:	6a3b      	ldr	r3, [r7, #32]
 800eb38:	4413      	add	r3, r2
 800eb3a:	693a      	ldr	r2, [r7, #16]
 800eb3c:	8952      	ldrh	r2, [r2, #10]
 800eb3e:	4293      	cmp	r3, r2
 800eb40:	d905      	bls.n	800eb4e <f_write+0x1c4>
					cc = fs->csize - csect;
 800eb42:	693b      	ldr	r3, [r7, #16]
 800eb44:	895b      	ldrh	r3, [r3, #10]
 800eb46:	461a      	mov	r2, r3
 800eb48:	69bb      	ldr	r3, [r7, #24]
 800eb4a:	1ad3      	subs	r3, r2, r3
 800eb4c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800eb4e:	693b      	ldr	r3, [r7, #16]
 800eb50:	7858      	ldrb	r0, [r3, #1]
 800eb52:	6a3b      	ldr	r3, [r7, #32]
 800eb54:	697a      	ldr	r2, [r7, #20]
 800eb56:	69f9      	ldr	r1, [r7, #28]
 800eb58:	f7fd f86e 	bl	800bc38 <disk_write>
 800eb5c:	4603      	mov	r3, r0
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d004      	beq.n	800eb6c <f_write+0x1e2>
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	2201      	movs	r2, #1
 800eb66:	755a      	strb	r2, [r3, #21]
 800eb68:	2301      	movs	r3, #1
 800eb6a:	e09e      	b.n	800ecaa <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	6a1a      	ldr	r2, [r3, #32]
 800eb70:	697b      	ldr	r3, [r7, #20]
 800eb72:	1ad3      	subs	r3, r2, r3
 800eb74:	6a3a      	ldr	r2, [r7, #32]
 800eb76:	429a      	cmp	r2, r3
 800eb78:	d918      	bls.n	800ebac <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	6a1a      	ldr	r2, [r3, #32]
 800eb84:	697b      	ldr	r3, [r7, #20]
 800eb86:	1ad3      	subs	r3, r2, r3
 800eb88:	693a      	ldr	r2, [r7, #16]
 800eb8a:	8992      	ldrh	r2, [r2, #12]
 800eb8c:	fb02 f303 	mul.w	r3, r2, r3
 800eb90:	69fa      	ldr	r2, [r7, #28]
 800eb92:	18d1      	adds	r1, r2, r3
 800eb94:	693b      	ldr	r3, [r7, #16]
 800eb96:	899b      	ldrh	r3, [r3, #12]
 800eb98:	461a      	mov	r2, r3
 800eb9a:	f7fd f90d 	bl	800bdb8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	7d1b      	ldrb	r3, [r3, #20]
 800eba2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eba6:	b2da      	uxtb	r2, r3
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ebac:	693b      	ldr	r3, [r7, #16]
 800ebae:	899b      	ldrh	r3, [r3, #12]
 800ebb0:	461a      	mov	r2, r3
 800ebb2:	6a3b      	ldr	r3, [r7, #32]
 800ebb4:	fb02 f303 	mul.w	r3, r2, r3
 800ebb8:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800ebba:	e04b      	b.n	800ec54 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	6a1b      	ldr	r3, [r3, #32]
 800ebc0:	697a      	ldr	r2, [r7, #20]
 800ebc2:	429a      	cmp	r2, r3
 800ebc4:	d016      	beq.n	800ebf4 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	699a      	ldr	r2, [r3, #24]
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ebce:	429a      	cmp	r2, r3
 800ebd0:	d210      	bcs.n	800ebf4 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ebd2:	693b      	ldr	r3, [r7, #16]
 800ebd4:	7858      	ldrb	r0, [r3, #1]
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ebdc:	2301      	movs	r3, #1
 800ebde:	697a      	ldr	r2, [r7, #20]
 800ebe0:	f7fd f80a 	bl	800bbf8 <disk_read>
 800ebe4:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d004      	beq.n	800ebf4 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	2201      	movs	r2, #1
 800ebee:	755a      	strb	r2, [r3, #21]
 800ebf0:	2301      	movs	r3, #1
 800ebf2:	e05a      	b.n	800ecaa <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	697a      	ldr	r2, [r7, #20]
 800ebf8:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ebfa:	693b      	ldr	r3, [r7, #16]
 800ebfc:	899b      	ldrh	r3, [r3, #12]
 800ebfe:	4618      	mov	r0, r3
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	699b      	ldr	r3, [r3, #24]
 800ec04:	693a      	ldr	r2, [r7, #16]
 800ec06:	8992      	ldrh	r2, [r2, #12]
 800ec08:	fbb3 f1f2 	udiv	r1, r3, r2
 800ec0c:	fb02 f201 	mul.w	r2, r2, r1
 800ec10:	1a9b      	subs	r3, r3, r2
 800ec12:	1ac3      	subs	r3, r0, r3
 800ec14:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800ec16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	429a      	cmp	r2, r3
 800ec1c:	d901      	bls.n	800ec22 <f_write+0x298>
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	699b      	ldr	r3, [r3, #24]
 800ec2c:	693a      	ldr	r2, [r7, #16]
 800ec2e:	8992      	ldrh	r2, [r2, #12]
 800ec30:	fbb3 f0f2 	udiv	r0, r3, r2
 800ec34:	fb02 f200 	mul.w	r2, r2, r0
 800ec38:	1a9b      	subs	r3, r3, r2
 800ec3a:	440b      	add	r3, r1
 800ec3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ec3e:	69f9      	ldr	r1, [r7, #28]
 800ec40:	4618      	mov	r0, r3
 800ec42:	f7fd f8b9 	bl	800bdb8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	7d1b      	ldrb	r3, [r3, #20]
 800ec4a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ec4e:	b2da      	uxtb	r2, r3
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800ec54:	69fa      	ldr	r2, [r7, #28]
 800ec56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec58:	4413      	add	r3, r2
 800ec5a:	61fb      	str	r3, [r7, #28]
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	699a      	ldr	r2, [r3, #24]
 800ec60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec62:	441a      	add	r2, r3
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	619a      	str	r2, [r3, #24]
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	68da      	ldr	r2, [r3, #12]
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	699b      	ldr	r3, [r3, #24]
 800ec70:	429a      	cmp	r2, r3
 800ec72:	bf38      	it	cc
 800ec74:	461a      	movcc	r2, r3
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	60da      	str	r2, [r3, #12]
 800ec7a:	683b      	ldr	r3, [r7, #0]
 800ec7c:	681a      	ldr	r2, [r3, #0]
 800ec7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec80:	441a      	add	r2, r3
 800ec82:	683b      	ldr	r3, [r7, #0]
 800ec84:	601a      	str	r2, [r3, #0]
 800ec86:	687a      	ldr	r2, [r7, #4]
 800ec88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec8a:	1ad3      	subs	r3, r2, r3
 800ec8c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	f47f aeb5 	bne.w	800ea00 <f_write+0x76>
 800ec96:	e000      	b.n	800ec9a <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ec98:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	7d1b      	ldrb	r3, [r3, #20]
 800ec9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eca2:	b2da      	uxtb	r2, r3
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800eca8:	2300      	movs	r3, #0
}
 800ecaa:	4618      	mov	r0, r3
 800ecac:	3730      	adds	r7, #48	; 0x30
 800ecae:	46bd      	mov	sp, r7
 800ecb0:	bd80      	pop	{r7, pc}

0800ecb2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ecb2:	b580      	push	{r7, lr}
 800ecb4:	b086      	sub	sp, #24
 800ecb6:	af00      	add	r7, sp, #0
 800ecb8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	f107 0208 	add.w	r2, r7, #8
 800ecc0:	4611      	mov	r1, r2
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	f7ff faba 	bl	800e23c <validate>
 800ecc8:	4603      	mov	r3, r0
 800ecca:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800eccc:	7dfb      	ldrb	r3, [r7, #23]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d168      	bne.n	800eda4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	7d1b      	ldrb	r3, [r3, #20]
 800ecd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d062      	beq.n	800eda4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	7d1b      	ldrb	r3, [r3, #20]
 800ece2:	b25b      	sxtb	r3, r3
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	da15      	bge.n	800ed14 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ece8:	68bb      	ldr	r3, [r7, #8]
 800ecea:	7858      	ldrb	r0, [r3, #1]
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	6a1a      	ldr	r2, [r3, #32]
 800ecf6:	2301      	movs	r3, #1
 800ecf8:	f7fc ff9e 	bl	800bc38 <disk_write>
 800ecfc:	4603      	mov	r3, r0
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d001      	beq.n	800ed06 <f_sync+0x54>
 800ed02:	2301      	movs	r3, #1
 800ed04:	e04f      	b.n	800eda6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	7d1b      	ldrb	r3, [r3, #20]
 800ed0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ed0e:	b2da      	uxtb	r2, r3
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800ed14:	f7fc fce0 	bl	800b6d8 <get_fattime>
 800ed18:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800ed1a:	68ba      	ldr	r2, [r7, #8]
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed20:	4619      	mov	r1, r3
 800ed22:	4610      	mov	r0, r2
 800ed24:	f7fd fa76 	bl	800c214 <move_window>
 800ed28:	4603      	mov	r3, r0
 800ed2a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800ed2c:	7dfb      	ldrb	r3, [r7, #23]
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d138      	bne.n	800eda4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed36:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	330b      	adds	r3, #11
 800ed3c:	781a      	ldrb	r2, [r3, #0]
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	330b      	adds	r3, #11
 800ed42:	f042 0220 	orr.w	r2, r2, #32
 800ed46:	b2d2      	uxtb	r2, r2
 800ed48:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	6818      	ldr	r0, [r3, #0]
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	689b      	ldr	r3, [r3, #8]
 800ed52:	461a      	mov	r2, r3
 800ed54:	68f9      	ldr	r1, [r7, #12]
 800ed56:	f7fd fffb 	bl	800cd50 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	f103 021c 	add.w	r2, r3, #28
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	68db      	ldr	r3, [r3, #12]
 800ed64:	4619      	mov	r1, r3
 800ed66:	4610      	mov	r0, r2
 800ed68:	f7fc fffa 	bl	800bd60 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	3316      	adds	r3, #22
 800ed70:	6939      	ldr	r1, [r7, #16]
 800ed72:	4618      	mov	r0, r3
 800ed74:	f7fc fff4 	bl	800bd60 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	3312      	adds	r3, #18
 800ed7c:	2100      	movs	r1, #0
 800ed7e:	4618      	mov	r0, r3
 800ed80:	f7fc ffd3 	bl	800bd2a <st_word>
					fs->wflag = 1;
 800ed84:	68bb      	ldr	r3, [r7, #8]
 800ed86:	2201      	movs	r2, #1
 800ed88:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ed8a:	68bb      	ldr	r3, [r7, #8]
 800ed8c:	4618      	mov	r0, r3
 800ed8e:	f7fd fa6f 	bl	800c270 <sync_fs>
 800ed92:	4603      	mov	r3, r0
 800ed94:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	7d1b      	ldrb	r3, [r3, #20]
 800ed9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ed9e:	b2da      	uxtb	r2, r3
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800eda4:	7dfb      	ldrb	r3, [r7, #23]
}
 800eda6:	4618      	mov	r0, r3
 800eda8:	3718      	adds	r7, #24
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}

0800edae <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800edae:	b580      	push	{r7, lr}
 800edb0:	b084      	sub	sp, #16
 800edb2:	af00      	add	r7, sp, #0
 800edb4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800edb6:	6878      	ldr	r0, [r7, #4]
 800edb8:	f7ff ff7b 	bl	800ecb2 <f_sync>
 800edbc:	4603      	mov	r3, r0
 800edbe:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800edc0:	7bfb      	ldrb	r3, [r7, #15]
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d118      	bne.n	800edf8 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	f107 0208 	add.w	r2, r7, #8
 800edcc:	4611      	mov	r1, r2
 800edce:	4618      	mov	r0, r3
 800edd0:	f7ff fa34 	bl	800e23c <validate>
 800edd4:	4603      	mov	r3, r0
 800edd6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800edd8:	7bfb      	ldrb	r3, [r7, #15]
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d10c      	bne.n	800edf8 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	691b      	ldr	r3, [r3, #16]
 800ede2:	4618      	mov	r0, r3
 800ede4:	f7fd f972 	bl	800c0cc <dec_lock>
 800ede8:	4603      	mov	r3, r0
 800edea:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800edec:	7bfb      	ldrb	r3, [r7, #15]
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d102      	bne.n	800edf8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	2200      	movs	r2, #0
 800edf6:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800edf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800edfa:	4618      	mov	r0, r3
 800edfc:	3710      	adds	r7, #16
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bd80      	pop	{r7, pc}

0800ee02 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800ee02:	b590      	push	{r4, r7, lr}
 800ee04:	b093      	sub	sp, #76	; 0x4c
 800ee06:	af00      	add	r7, sp, #0
 800ee08:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800ee0a:	f107 010c 	add.w	r1, r7, #12
 800ee0e:	1d3b      	adds	r3, r7, #4
 800ee10:	2200      	movs	r2, #0
 800ee12:	4618      	mov	r0, r3
 800ee14:	f7fe ff86 	bl	800dd24 <find_volume>
 800ee18:	4603      	mov	r3, r0
 800ee1a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800ee1e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d131      	bne.n	800ee8a <f_chdir+0x88>
		dj.obj.fs = fs;
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	613b      	str	r3, [r7, #16]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 800ee2a:	687a      	ldr	r2, [r7, #4]
 800ee2c:	f107 0310 	add.w	r3, r7, #16
 800ee30:	4611      	mov	r1, r2
 800ee32:	4618      	mov	r0, r3
 800ee34:	f7fe fe46 	bl	800dac4 <follow_path>
 800ee38:	4603      	mov	r3, r0
 800ee3a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (res == FR_OK) {					/* Follow completed */
 800ee3e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d11a      	bne.n	800ee7c <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800ee46:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ee4a:	b25b      	sxtb	r3, r3
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	da03      	bge.n	800ee58 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	69ba      	ldr	r2, [r7, #24]
 800ee54:	61da      	str	r2, [r3, #28]
 800ee56:	e011      	b.n	800ee7c <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 800ee58:	7dbb      	ldrb	r3, [r7, #22]
 800ee5a:	f003 0310 	and.w	r3, r3, #16
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d009      	beq.n	800ee76 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ee66:	68fc      	ldr	r4, [r7, #12]
 800ee68:	4611      	mov	r1, r2
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	f7fd ff51 	bl	800cd12 <ld_clust>
 800ee70:	4603      	mov	r3, r0
 800ee72:	61e3      	str	r3, [r4, #28]
 800ee74:	e002      	b.n	800ee7c <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 800ee76:	2305      	movs	r3, #5
 800ee78:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800ee7c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ee80:	2b04      	cmp	r3, #4
 800ee82:	d102      	bne.n	800ee8a <f_chdir+0x88>
 800ee84:	2305      	movs	r3, #5
 800ee86:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}

	LEAVE_FF(fs, res);
 800ee8a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800ee8e:	4618      	mov	r0, r3
 800ee90:	374c      	adds	r7, #76	; 0x4c
 800ee92:	46bd      	mov	sp, r7
 800ee94:	bd90      	pop	{r4, r7, pc}

0800ee96 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800ee96:	b580      	push	{r7, lr}
 800ee98:	b090      	sub	sp, #64	; 0x40
 800ee9a:	af00      	add	r7, sp, #0
 800ee9c:	6078      	str	r0, [r7, #4]
 800ee9e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	f107 0208 	add.w	r2, r7, #8
 800eea6:	4611      	mov	r1, r2
 800eea8:	4618      	mov	r0, r3
 800eeaa:	f7ff f9c7 	bl	800e23c <validate>
 800eeae:	4603      	mov	r3, r0
 800eeb0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800eeb4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d103      	bne.n	800eec4 <f_lseek+0x2e>
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	7d5b      	ldrb	r3, [r3, #21]
 800eec0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800eec4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d002      	beq.n	800eed2 <f_lseek+0x3c>
 800eecc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800eed0:	e201      	b.n	800f2d6 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	f000 80d9 	beq.w	800f08e <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800eedc:	683b      	ldr	r3, [r7, #0]
 800eede:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eee2:	d15a      	bne.n	800ef9a <f_lseek+0x104>
			tbl = fp->cltbl;
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eee8:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800eeea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eeec:	1d1a      	adds	r2, r3, #4
 800eeee:	627a      	str	r2, [r7, #36]	; 0x24
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	617b      	str	r3, [r7, #20]
 800eef4:	2302      	movs	r3, #2
 800eef6:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	689b      	ldr	r3, [r3, #8]
 800eefc:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800eefe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d03a      	beq.n	800ef7a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800ef04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef06:	613b      	str	r3, [r7, #16]
 800ef08:	2300      	movs	r3, #0
 800ef0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ef0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef0e:	3302      	adds	r3, #2
 800ef10:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800ef12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef14:	60fb      	str	r3, [r7, #12]
 800ef16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef18:	3301      	adds	r3, #1
 800ef1a:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ef20:	4618      	mov	r0, r3
 800ef22:	f7fd fa34 	bl	800c38e <get_fat>
 800ef26:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800ef28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef2a:	2b01      	cmp	r3, #1
 800ef2c:	d804      	bhi.n	800ef38 <f_lseek+0xa2>
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	2202      	movs	r2, #2
 800ef32:	755a      	strb	r2, [r3, #21]
 800ef34:	2302      	movs	r3, #2
 800ef36:	e1ce      	b.n	800f2d6 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ef38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef3e:	d104      	bne.n	800ef4a <f_lseek+0xb4>
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	2201      	movs	r2, #1
 800ef44:	755a      	strb	r2, [r3, #21]
 800ef46:	2301      	movs	r3, #1
 800ef48:	e1c5      	b.n	800f2d6 <f_lseek+0x440>
					} while (cl == pcl + 1);
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	3301      	adds	r3, #1
 800ef4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ef50:	429a      	cmp	r2, r3
 800ef52:	d0de      	beq.n	800ef12 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800ef54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ef56:	697b      	ldr	r3, [r7, #20]
 800ef58:	429a      	cmp	r2, r3
 800ef5a:	d809      	bhi.n	800ef70 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800ef5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef5e:	1d1a      	adds	r2, r3, #4
 800ef60:	627a      	str	r2, [r7, #36]	; 0x24
 800ef62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ef64:	601a      	str	r2, [r3, #0]
 800ef66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef68:	1d1a      	adds	r2, r3, #4
 800ef6a:	627a      	str	r2, [r7, #36]	; 0x24
 800ef6c:	693a      	ldr	r2, [r7, #16]
 800ef6e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800ef70:	68bb      	ldr	r3, [r7, #8]
 800ef72:	6a1b      	ldr	r3, [r3, #32]
 800ef74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ef76:	429a      	cmp	r2, r3
 800ef78:	d3c4      	bcc.n	800ef04 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ef80:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800ef82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ef84:	697b      	ldr	r3, [r7, #20]
 800ef86:	429a      	cmp	r2, r3
 800ef88:	d803      	bhi.n	800ef92 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800ef8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef8c:	2200      	movs	r2, #0
 800ef8e:	601a      	str	r2, [r3, #0]
 800ef90:	e19f      	b.n	800f2d2 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800ef92:	2311      	movs	r3, #17
 800ef94:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800ef98:	e19b      	b.n	800f2d2 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	68db      	ldr	r3, [r3, #12]
 800ef9e:	683a      	ldr	r2, [r7, #0]
 800efa0:	429a      	cmp	r2, r3
 800efa2:	d902      	bls.n	800efaa <f_lseek+0x114>
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	68db      	ldr	r3, [r3, #12]
 800efa8:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	683a      	ldr	r2, [r7, #0]
 800efae:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800efb0:	683b      	ldr	r3, [r7, #0]
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	f000 818d 	beq.w	800f2d2 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800efb8:	683b      	ldr	r3, [r7, #0]
 800efba:	3b01      	subs	r3, #1
 800efbc:	4619      	mov	r1, r3
 800efbe:	6878      	ldr	r0, [r7, #4]
 800efc0:	f7fd fcc9 	bl	800c956 <clmt_clust>
 800efc4:	4602      	mov	r2, r0
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800efca:	68ba      	ldr	r2, [r7, #8]
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	69db      	ldr	r3, [r3, #28]
 800efd0:	4619      	mov	r1, r3
 800efd2:	4610      	mov	r0, r2
 800efd4:	f7fd f9bc 	bl	800c350 <clust2sect>
 800efd8:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800efda:	69bb      	ldr	r3, [r7, #24]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d104      	bne.n	800efea <f_lseek+0x154>
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	2202      	movs	r2, #2
 800efe4:	755a      	strb	r2, [r3, #21]
 800efe6:	2302      	movs	r3, #2
 800efe8:	e175      	b.n	800f2d6 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800efea:	683b      	ldr	r3, [r7, #0]
 800efec:	3b01      	subs	r3, #1
 800efee:	68ba      	ldr	r2, [r7, #8]
 800eff0:	8992      	ldrh	r2, [r2, #12]
 800eff2:	fbb3 f3f2 	udiv	r3, r3, r2
 800eff6:	68ba      	ldr	r2, [r7, #8]
 800eff8:	8952      	ldrh	r2, [r2, #10]
 800effa:	3a01      	subs	r2, #1
 800effc:	4013      	ands	r3, r2
 800effe:	69ba      	ldr	r2, [r7, #24]
 800f000:	4413      	add	r3, r2
 800f002:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	699b      	ldr	r3, [r3, #24]
 800f008:	68ba      	ldr	r2, [r7, #8]
 800f00a:	8992      	ldrh	r2, [r2, #12]
 800f00c:	fbb3 f1f2 	udiv	r1, r3, r2
 800f010:	fb02 f201 	mul.w	r2, r2, r1
 800f014:	1a9b      	subs	r3, r3, r2
 800f016:	2b00      	cmp	r3, #0
 800f018:	f000 815b 	beq.w	800f2d2 <f_lseek+0x43c>
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	6a1b      	ldr	r3, [r3, #32]
 800f020:	69ba      	ldr	r2, [r7, #24]
 800f022:	429a      	cmp	r2, r3
 800f024:	f000 8155 	beq.w	800f2d2 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	7d1b      	ldrb	r3, [r3, #20]
 800f02c:	b25b      	sxtb	r3, r3
 800f02e:	2b00      	cmp	r3, #0
 800f030:	da18      	bge.n	800f064 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f032:	68bb      	ldr	r3, [r7, #8]
 800f034:	7858      	ldrb	r0, [r3, #1]
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	6a1a      	ldr	r2, [r3, #32]
 800f040:	2301      	movs	r3, #1
 800f042:	f7fc fdf9 	bl	800bc38 <disk_write>
 800f046:	4603      	mov	r3, r0
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d004      	beq.n	800f056 <f_lseek+0x1c0>
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	2201      	movs	r2, #1
 800f050:	755a      	strb	r2, [r3, #21]
 800f052:	2301      	movs	r3, #1
 800f054:	e13f      	b.n	800f2d6 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	7d1b      	ldrb	r3, [r3, #20]
 800f05a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f05e:	b2da      	uxtb	r2, r3
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800f064:	68bb      	ldr	r3, [r7, #8]
 800f066:	7858      	ldrb	r0, [r3, #1]
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f06e:	2301      	movs	r3, #1
 800f070:	69ba      	ldr	r2, [r7, #24]
 800f072:	f7fc fdc1 	bl	800bbf8 <disk_read>
 800f076:	4603      	mov	r3, r0
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d004      	beq.n	800f086 <f_lseek+0x1f0>
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	2201      	movs	r2, #1
 800f080:	755a      	strb	r2, [r3, #21]
 800f082:	2301      	movs	r3, #1
 800f084:	e127      	b.n	800f2d6 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	69ba      	ldr	r2, [r7, #24]
 800f08a:	621a      	str	r2, [r3, #32]
 800f08c:	e121      	b.n	800f2d2 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	68db      	ldr	r3, [r3, #12]
 800f092:	683a      	ldr	r2, [r7, #0]
 800f094:	429a      	cmp	r2, r3
 800f096:	d908      	bls.n	800f0aa <f_lseek+0x214>
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	7d1b      	ldrb	r3, [r3, #20]
 800f09c:	f003 0302 	and.w	r3, r3, #2
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d102      	bne.n	800f0aa <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	68db      	ldr	r3, [r3, #12]
 800f0a8:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	699b      	ldr	r3, [r3, #24]
 800f0ae:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800f0b0:	2300      	movs	r3, #0
 800f0b2:	637b      	str	r3, [r7, #52]	; 0x34
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f0b8:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800f0ba:	683b      	ldr	r3, [r7, #0]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	f000 80b5 	beq.w	800f22c <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800f0c2:	68bb      	ldr	r3, [r7, #8]
 800f0c4:	895b      	ldrh	r3, [r3, #10]
 800f0c6:	461a      	mov	r2, r3
 800f0c8:	68bb      	ldr	r3, [r7, #8]
 800f0ca:	899b      	ldrh	r3, [r3, #12]
 800f0cc:	fb03 f302 	mul.w	r3, r3, r2
 800f0d0:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800f0d2:	6a3b      	ldr	r3, [r7, #32]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d01b      	beq.n	800f110 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800f0d8:	683b      	ldr	r3, [r7, #0]
 800f0da:	1e5a      	subs	r2, r3, #1
 800f0dc:	69fb      	ldr	r3, [r7, #28]
 800f0de:	fbb2 f2f3 	udiv	r2, r2, r3
 800f0e2:	6a3b      	ldr	r3, [r7, #32]
 800f0e4:	1e59      	subs	r1, r3, #1
 800f0e6:	69fb      	ldr	r3, [r7, #28]
 800f0e8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800f0ec:	429a      	cmp	r2, r3
 800f0ee:	d30f      	bcc.n	800f110 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f0f0:	6a3b      	ldr	r3, [r7, #32]
 800f0f2:	1e5a      	subs	r2, r3, #1
 800f0f4:	69fb      	ldr	r3, [r7, #28]
 800f0f6:	425b      	negs	r3, r3
 800f0f8:	401a      	ands	r2, r3
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	699b      	ldr	r3, [r3, #24]
 800f102:	683a      	ldr	r2, [r7, #0]
 800f104:	1ad3      	subs	r3, r2, r3
 800f106:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	69db      	ldr	r3, [r3, #28]
 800f10c:	63bb      	str	r3, [r7, #56]	; 0x38
 800f10e:	e022      	b.n	800f156 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	689b      	ldr	r3, [r3, #8]
 800f114:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800f116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d119      	bne.n	800f150 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	2100      	movs	r1, #0
 800f120:	4618      	mov	r0, r3
 800f122:	f7fd fb80 	bl	800c826 <create_chain>
 800f126:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f12a:	2b01      	cmp	r3, #1
 800f12c:	d104      	bne.n	800f138 <f_lseek+0x2a2>
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	2202      	movs	r2, #2
 800f132:	755a      	strb	r2, [r3, #21]
 800f134:	2302      	movs	r3, #2
 800f136:	e0ce      	b.n	800f2d6 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f13a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f13e:	d104      	bne.n	800f14a <f_lseek+0x2b4>
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	2201      	movs	r2, #1
 800f144:	755a      	strb	r2, [r3, #21]
 800f146:	2301      	movs	r3, #1
 800f148:	e0c5      	b.n	800f2d6 <f_lseek+0x440>
					fp->obj.sclust = clst;
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f14e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f154:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800f156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d067      	beq.n	800f22c <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800f15c:	e03a      	b.n	800f1d4 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800f15e:	683a      	ldr	r2, [r7, #0]
 800f160:	69fb      	ldr	r3, [r7, #28]
 800f162:	1ad3      	subs	r3, r2, r3
 800f164:	603b      	str	r3, [r7, #0]
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	699a      	ldr	r2, [r3, #24]
 800f16a:	69fb      	ldr	r3, [r7, #28]
 800f16c:	441a      	add	r2, r3
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	7d1b      	ldrb	r3, [r3, #20]
 800f176:	f003 0302 	and.w	r3, r3, #2
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d00b      	beq.n	800f196 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f182:	4618      	mov	r0, r3
 800f184:	f7fd fb4f 	bl	800c826 <create_chain>
 800f188:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800f18a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d108      	bne.n	800f1a2 <f_lseek+0x30c>
							ofs = 0; break;
 800f190:	2300      	movs	r3, #0
 800f192:	603b      	str	r3, [r7, #0]
 800f194:	e022      	b.n	800f1dc <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f19a:	4618      	mov	r0, r3
 800f19c:	f7fd f8f7 	bl	800c38e <get_fat>
 800f1a0:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f1a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1a8:	d104      	bne.n	800f1b4 <f_lseek+0x31e>
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	2201      	movs	r2, #1
 800f1ae:	755a      	strb	r2, [r3, #21]
 800f1b0:	2301      	movs	r3, #1
 800f1b2:	e090      	b.n	800f2d6 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800f1b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1b6:	2b01      	cmp	r3, #1
 800f1b8:	d904      	bls.n	800f1c4 <f_lseek+0x32e>
 800f1ba:	68bb      	ldr	r3, [r7, #8]
 800f1bc:	6a1b      	ldr	r3, [r3, #32]
 800f1be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f1c0:	429a      	cmp	r2, r3
 800f1c2:	d304      	bcc.n	800f1ce <f_lseek+0x338>
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	2202      	movs	r2, #2
 800f1c8:	755a      	strb	r2, [r3, #21]
 800f1ca:	2302      	movs	r3, #2
 800f1cc:	e083      	b.n	800f2d6 <f_lseek+0x440>
					fp->clust = clst;
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f1d2:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800f1d4:	683a      	ldr	r2, [r7, #0]
 800f1d6:	69fb      	ldr	r3, [r7, #28]
 800f1d8:	429a      	cmp	r2, r3
 800f1da:	d8c0      	bhi.n	800f15e <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	699a      	ldr	r2, [r3, #24]
 800f1e0:	683b      	ldr	r3, [r7, #0]
 800f1e2:	441a      	add	r2, r3
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800f1e8:	68bb      	ldr	r3, [r7, #8]
 800f1ea:	899b      	ldrh	r3, [r3, #12]
 800f1ec:	461a      	mov	r2, r3
 800f1ee:	683b      	ldr	r3, [r7, #0]
 800f1f0:	fbb3 f1f2 	udiv	r1, r3, r2
 800f1f4:	fb02 f201 	mul.w	r2, r2, r1
 800f1f8:	1a9b      	subs	r3, r3, r2
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d016      	beq.n	800f22c <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800f1fe:	68bb      	ldr	r3, [r7, #8]
 800f200:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f202:	4618      	mov	r0, r3
 800f204:	f7fd f8a4 	bl	800c350 <clust2sect>
 800f208:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800f20a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d104      	bne.n	800f21a <f_lseek+0x384>
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	2202      	movs	r2, #2
 800f214:	755a      	strb	r2, [r3, #21]
 800f216:	2302      	movs	r3, #2
 800f218:	e05d      	b.n	800f2d6 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800f21a:	68bb      	ldr	r3, [r7, #8]
 800f21c:	899b      	ldrh	r3, [r3, #12]
 800f21e:	461a      	mov	r2, r3
 800f220:	683b      	ldr	r3, [r7, #0]
 800f222:	fbb3 f3f2 	udiv	r3, r3, r2
 800f226:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f228:	4413      	add	r3, r2
 800f22a:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	699a      	ldr	r2, [r3, #24]
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	68db      	ldr	r3, [r3, #12]
 800f234:	429a      	cmp	r2, r3
 800f236:	d90a      	bls.n	800f24e <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	699a      	ldr	r2, [r3, #24]
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	7d1b      	ldrb	r3, [r3, #20]
 800f244:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f248:	b2da      	uxtb	r2, r3
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	699b      	ldr	r3, [r3, #24]
 800f252:	68ba      	ldr	r2, [r7, #8]
 800f254:	8992      	ldrh	r2, [r2, #12]
 800f256:	fbb3 f1f2 	udiv	r1, r3, r2
 800f25a:	fb02 f201 	mul.w	r2, r2, r1
 800f25e:	1a9b      	subs	r3, r3, r2
 800f260:	2b00      	cmp	r3, #0
 800f262:	d036      	beq.n	800f2d2 <f_lseek+0x43c>
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	6a1b      	ldr	r3, [r3, #32]
 800f268:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f26a:	429a      	cmp	r2, r3
 800f26c:	d031      	beq.n	800f2d2 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	7d1b      	ldrb	r3, [r3, #20]
 800f272:	b25b      	sxtb	r3, r3
 800f274:	2b00      	cmp	r3, #0
 800f276:	da18      	bge.n	800f2aa <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f278:	68bb      	ldr	r3, [r7, #8]
 800f27a:	7858      	ldrb	r0, [r3, #1]
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	6a1a      	ldr	r2, [r3, #32]
 800f286:	2301      	movs	r3, #1
 800f288:	f7fc fcd6 	bl	800bc38 <disk_write>
 800f28c:	4603      	mov	r3, r0
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d004      	beq.n	800f29c <f_lseek+0x406>
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	2201      	movs	r2, #1
 800f296:	755a      	strb	r2, [r3, #21]
 800f298:	2301      	movs	r3, #1
 800f29a:	e01c      	b.n	800f2d6 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	7d1b      	ldrb	r3, [r3, #20]
 800f2a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f2a4:	b2da      	uxtb	r2, r3
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f2aa:	68bb      	ldr	r3, [r7, #8]
 800f2ac:	7858      	ldrb	r0, [r3, #1]
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f2b4:	2301      	movs	r3, #1
 800f2b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f2b8:	f7fc fc9e 	bl	800bbf8 <disk_read>
 800f2bc:	4603      	mov	r3, r0
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d004      	beq.n	800f2cc <f_lseek+0x436>
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	2201      	movs	r2, #1
 800f2c6:	755a      	strb	r2, [r3, #21]
 800f2c8:	2301      	movs	r3, #1
 800f2ca:	e004      	b.n	800f2d6 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f2d0:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800f2d2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800f2d6:	4618      	mov	r0, r3
 800f2d8:	3740      	adds	r7, #64	; 0x40
 800f2da:	46bd      	mov	sp, r7
 800f2dc:	bd80      	pop	{r7, pc}

0800f2de <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800f2de:	b580      	push	{r7, lr}
 800f2e0:	b0a0      	sub	sp, #128	; 0x80
 800f2e2:	af00      	add	r7, sp, #0
 800f2e4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800f2e6:	2300      	movs	r3, #0
 800f2e8:	67bb      	str	r3, [r7, #120]	; 0x78
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800f2ea:	f107 010c 	add.w	r1, r7, #12
 800f2ee:	1d3b      	adds	r3, r7, #4
 800f2f0:	2202      	movs	r2, #2
 800f2f2:	4618      	mov	r0, r3
 800f2f4:	f7fe fd16 	bl	800dd24 <find_volume>
 800f2f8:	4603      	mov	r3, r0
 800f2fa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	dj.obj.fs = fs;
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	647b      	str	r3, [r7, #68]	; 0x44
	if (res == FR_OK) {
 800f302:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f306:	2b00      	cmp	r3, #0
 800f308:	f040 80a4 	bne.w	800f454 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 800f30c:	687a      	ldr	r2, [r7, #4]
 800f30e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800f312:	4611      	mov	r1, r2
 800f314:	4618      	mov	r0, r3
 800f316:	f7fe fbd5 	bl	800dac4 <follow_path>
 800f31a:	4603      	mov	r3, r0
 800f31c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 800f320:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f324:	2b00      	cmp	r3, #0
 800f326:	d108      	bne.n	800f33a <f_unlink+0x5c>
 800f328:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800f32c:	f003 0320 	and.w	r3, r3, #32
 800f330:	2b00      	cmp	r3, #0
 800f332:	d002      	beq.n	800f33a <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 800f334:	2306      	movs	r3, #6
 800f336:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800f33a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d108      	bne.n	800f354 <f_unlink+0x76>
 800f342:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800f346:	2102      	movs	r1, #2
 800f348:	4618      	mov	r0, r3
 800f34a:	f7fc fdb3 	bl	800beb4 <chk_lock>
 800f34e:	4603      	mov	r3, r0
 800f350:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800f354:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d17b      	bne.n	800f454 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800f35c:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800f360:	b25b      	sxtb	r3, r3
 800f362:	2b00      	cmp	r3, #0
 800f364:	da03      	bge.n	800f36e <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800f366:	2306      	movs	r3, #6
 800f368:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800f36c:	e008      	b.n	800f380 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800f36e:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800f372:	f003 0301 	and.w	r3, r3, #1
 800f376:	2b00      	cmp	r3, #0
 800f378:	d002      	beq.n	800f380 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800f37a:	2307      	movs	r3, #7
 800f37c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				}
			}
			if (res == FR_OK) {
 800f380:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f384:	2b00      	cmp	r3, #0
 800f386:	d13d      	bne.n	800f404 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f38c:	4611      	mov	r1, r2
 800f38e:	4618      	mov	r0, r3
 800f390:	f7fd fcbf 	bl	800cd12 <ld_clust>
 800f394:	67b8      	str	r0, [r7, #120]	; 0x78
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800f396:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800f39a:	f003 0310 	and.w	r3, r3, #16
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d030      	beq.n	800f404 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	69db      	ldr	r3, [r3, #28]
 800f3a6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800f3a8:	429a      	cmp	r2, r3
 800f3aa:	d103      	bne.n	800f3b4 <f_unlink+0xd6>
						res = FR_DENIED;
 800f3ac:	2307      	movs	r3, #7
 800f3ae:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800f3b2:	e027      	b.n	800f404 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 800f3b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f3ba:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800f3bc:	f107 0310 	add.w	r3, r7, #16
 800f3c0:	2100      	movs	r1, #0
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	f7fd faff 	bl	800c9c6 <dir_sdi>
 800f3c8:	4603      	mov	r3, r0
 800f3ca:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						if (res == FR_OK) {
 800f3ce:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d116      	bne.n	800f404 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 800f3d6:	f107 0310 	add.w	r3, r7, #16
 800f3da:	2100      	movs	r1, #0
 800f3dc:	4618      	mov	r0, r3
 800f3de:	f7fd fec3 	bl	800d168 <dir_read>
 800f3e2:	4603      	mov	r3, r0
 800f3e4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800f3e8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d102      	bne.n	800f3f6 <f_unlink+0x118>
 800f3f0:	2307      	movs	r3, #7
 800f3f2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800f3f6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f3fa:	2b04      	cmp	r3, #4
 800f3fc:	d102      	bne.n	800f404 <f_unlink+0x126>
 800f3fe:	2300      	movs	r3, #0
 800f400:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						}
					}
				}
			}
			if (res == FR_OK) {
 800f404:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d123      	bne.n	800f454 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800f40c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800f410:	4618      	mov	r0, r3
 800f412:	f7fe f909 	bl	800d628 <dir_remove>
 800f416:	4603      	mov	r3, r0
 800f418:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800f41c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f420:	2b00      	cmp	r3, #0
 800f422:	d10c      	bne.n	800f43e <f_unlink+0x160>
 800f424:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f426:	2b00      	cmp	r3, #0
 800f428:	d009      	beq.n	800f43e <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800f42a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800f42e:	2200      	movs	r2, #0
 800f430:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800f432:	4618      	mov	r0, r3
 800f434:	f7fd f992 	bl	800c75c <remove_chain>
 800f438:	4603      	mov	r3, r0
 800f43a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800f43e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f442:	2b00      	cmp	r3, #0
 800f444:	d106      	bne.n	800f454 <f_unlink+0x176>
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	4618      	mov	r0, r3
 800f44a:	f7fc ff11 	bl	800c270 <sync_fs>
 800f44e:	4603      	mov	r3, r0
 800f450:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800f454:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800f458:	4618      	mov	r0, r3
 800f45a:	3780      	adds	r7, #128	; 0x80
 800f45c:	46bd      	mov	sp, r7
 800f45e:	bd80      	pop	{r7, pc}

0800f460 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800f460:	b580      	push	{r7, lr}
 800f462:	b098      	sub	sp, #96	; 0x60
 800f464:	af00      	add	r7, sp, #0
 800f466:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800f468:	f107 010c 	add.w	r1, r7, #12
 800f46c:	1d3b      	adds	r3, r7, #4
 800f46e:	2202      	movs	r2, #2
 800f470:	4618      	mov	r0, r3
 800f472:	f7fe fc57 	bl	800dd24 <find_volume>
 800f476:	4603      	mov	r3, r0
 800f478:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	dj.obj.fs = fs;
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	613b      	str	r3, [r7, #16]
	if (res == FR_OK) {
 800f480:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f484:	2b00      	cmp	r3, #0
 800f486:	f040 80ff 	bne.w	800f688 <f_mkdir+0x228>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 800f48a:	687a      	ldr	r2, [r7, #4]
 800f48c:	f107 0310 	add.w	r3, r7, #16
 800f490:	4611      	mov	r1, r2
 800f492:	4618      	mov	r0, r3
 800f494:	f7fe fb16 	bl	800dac4 <follow_path>
 800f498:	4603      	mov	r3, r0
 800f49a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800f49e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d102      	bne.n	800f4ac <f_mkdir+0x4c>
 800f4a6:	2308      	movs	r3, #8
 800f4a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 800f4ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f4b0:	2b04      	cmp	r3, #4
 800f4b2:	d108      	bne.n	800f4c6 <f_mkdir+0x66>
 800f4b4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f4b8:	f003 0320 	and.w	r3, r3, #32
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d002      	beq.n	800f4c6 <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 800f4c0:	2306      	movs	r3, #6
 800f4c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800f4c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f4ca:	2b04      	cmp	r3, #4
 800f4cc:	f040 80dc 	bne.w	800f688 <f_mkdir+0x228>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800f4d0:	f107 0310 	add.w	r3, r7, #16
 800f4d4:	2100      	movs	r1, #0
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	f7fd f9a5 	bl	800c826 <create_chain>
 800f4dc:	64f8      	str	r0, [r7, #76]	; 0x4c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	895b      	ldrh	r3, [r3, #10]
 800f4e2:	461a      	mov	r2, r3
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	899b      	ldrh	r3, [r3, #12]
 800f4e8:	fb03 f302 	mul.w	r3, r3, r2
 800f4ec:	61fb      	str	r3, [r7, #28]
			res = FR_OK;
 800f4ee:	2300      	movs	r3, #0
 800f4f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800f4f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d102      	bne.n	800f500 <f_mkdir+0xa0>
 800f4fa:	2307      	movs	r3, #7
 800f4fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 1) res = FR_INT_ERR;
 800f500:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f502:	2b01      	cmp	r3, #1
 800f504:	d102      	bne.n	800f50c <f_mkdir+0xac>
 800f506:	2302      	movs	r3, #2
 800f508:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800f50c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f50e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f512:	d102      	bne.n	800f51a <f_mkdir+0xba>
 800f514:	2301      	movs	r3, #1
 800f516:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800f51a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d106      	bne.n	800f530 <f_mkdir+0xd0>
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	4618      	mov	r0, r3
 800f526:	f7fc fe31 	bl	800c18c <sync_window>
 800f52a:	4603      	mov	r3, r0
 800f52c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			tm = GET_FATTIME();
 800f530:	f7fc f8d2 	bl	800b6d8 <get_fattime>
 800f534:	64b8      	str	r0, [r7, #72]	; 0x48
			if (res == FR_OK) {					/* Initialize the new directory table */
 800f536:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d16c      	bne.n	800f618 <f_mkdir+0x1b8>
				dsc = clust2sect(fs, dcl);
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f542:	4618      	mov	r0, r3
 800f544:	f7fc ff04 	bl	800c350 <clust2sect>
 800f548:	6578      	str	r0, [r7, #84]	; 0x54
				dir = fs->win;
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	333c      	adds	r3, #60	; 0x3c
 800f54e:	647b      	str	r3, [r7, #68]	; 0x44
				mem_set(dir, 0, SS(fs));
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	899b      	ldrh	r3, [r3, #12]
 800f554:	461a      	mov	r2, r3
 800f556:	2100      	movs	r1, #0
 800f558:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f55a:	f7fc fc4e 	bl	800bdfa <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800f55e:	220b      	movs	r2, #11
 800f560:	2120      	movs	r1, #32
 800f562:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f564:	f7fc fc49 	bl	800bdfa <mem_set>
					dir[DIR_Name] = '.';
 800f568:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f56a:	222e      	movs	r2, #46	; 0x2e
 800f56c:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 800f56e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f570:	330b      	adds	r3, #11
 800f572:	2210      	movs	r2, #16
 800f574:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 800f576:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f578:	3316      	adds	r3, #22
 800f57a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f57c:	4618      	mov	r0, r3
 800f57e:	f7fc fbef 	bl	800bd60 <st_dword>
					st_clust(fs, dir, dcl);
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f586:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f588:	4618      	mov	r0, r3
 800f58a:	f7fd fbe1 	bl	800cd50 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800f58e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f590:	3320      	adds	r3, #32
 800f592:	2220      	movs	r2, #32
 800f594:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f596:	4618      	mov	r0, r3
 800f598:	f7fc fc0e 	bl	800bdb8 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800f59c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f59e:	3321      	adds	r3, #33	; 0x21
 800f5a0:	222e      	movs	r2, #46	; 0x2e
 800f5a2:	701a      	strb	r2, [r3, #0]
 800f5a4:	69bb      	ldr	r3, [r7, #24]
 800f5a6:	653b      	str	r3, [r7, #80]	; 0x50
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	781b      	ldrb	r3, [r3, #0]
 800f5ac:	2b03      	cmp	r3, #3
 800f5ae:	d106      	bne.n	800f5be <f_mkdir+0x15e>
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f5b4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f5b6:	429a      	cmp	r2, r3
 800f5b8:	d101      	bne.n	800f5be <f_mkdir+0x15e>
 800f5ba:	2300      	movs	r3, #0
 800f5bc:	653b      	str	r3, [r7, #80]	; 0x50
					st_clust(fs, dir + SZDIRE, pcl);
 800f5be:	68f8      	ldr	r0, [r7, #12]
 800f5c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5c2:	3320      	adds	r3, #32
 800f5c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f5c6:	4619      	mov	r1, r3
 800f5c8:	f7fd fbc2 	bl	800cd50 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	895b      	ldrh	r3, [r3, #10]
 800f5d0:	65bb      	str	r3, [r7, #88]	; 0x58
 800f5d2:	e01c      	b.n	800f60e <f_mkdir+0x1ae>
					fs->winsect = dsc++;
 800f5d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f5d6:	1c5a      	adds	r2, r3, #1
 800f5d8:	657a      	str	r2, [r7, #84]	; 0x54
 800f5da:	68fa      	ldr	r2, [r7, #12]
 800f5dc:	6393      	str	r3, [r2, #56]	; 0x38
					fs->wflag = 1;
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	2201      	movs	r2, #1
 800f5e2:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800f5e4:	68fb      	ldr	r3, [r7, #12]
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	f7fc fdd0 	bl	800c18c <sync_window>
 800f5ec:	4603      	mov	r3, r0
 800f5ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (res != FR_OK) break;
 800f5f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d10d      	bne.n	800f616 <f_mkdir+0x1b6>
					mem_set(dir, 0, SS(fs));
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	899b      	ldrh	r3, [r3, #12]
 800f5fe:	461a      	mov	r2, r3
 800f600:	2100      	movs	r1, #0
 800f602:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f604:	f7fc fbf9 	bl	800bdfa <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800f608:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f60a:	3b01      	subs	r3, #1
 800f60c:	65bb      	str	r3, [r7, #88]	; 0x58
 800f60e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f610:	2b00      	cmp	r3, #0
 800f612:	d1df      	bne.n	800f5d4 <f_mkdir+0x174>
 800f614:	e000      	b.n	800f618 <f_mkdir+0x1b8>
					if (res != FR_OK) break;
 800f616:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 800f618:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f61c:	2b00      	cmp	r3, #0
 800f61e:	d107      	bne.n	800f630 <f_mkdir+0x1d0>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800f620:	f107 0310 	add.w	r3, r7, #16
 800f624:	4618      	mov	r0, r3
 800f626:	f7fd ff07 	bl	800d438 <dir_register>
 800f62a:	4603      	mov	r3, r0
 800f62c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
			if (res == FR_OK) {
 800f630:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f634:	2b00      	cmp	r3, #0
 800f636:	d120      	bne.n	800f67a <f_mkdir+0x21a>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 800f638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f63a:	647b      	str	r3, [r7, #68]	; 0x44
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800f63c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f63e:	3316      	adds	r3, #22
 800f640:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f642:	4618      	mov	r0, r3
 800f644:	f7fc fb8c 	bl	800bd60 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f64c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f64e:	4618      	mov	r0, r3
 800f650:	f7fd fb7e 	bl	800cd50 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800f654:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f656:	330b      	adds	r3, #11
 800f658:	2210      	movs	r2, #16
 800f65a:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	2201      	movs	r2, #1
 800f660:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800f662:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f666:	2b00      	cmp	r3, #0
 800f668:	d10e      	bne.n	800f688 <f_mkdir+0x228>
					res = sync_fs(fs);
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	4618      	mov	r0, r3
 800f66e:	f7fc fdff 	bl	800c270 <sync_fs>
 800f672:	4603      	mov	r3, r0
 800f674:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800f678:	e006      	b.n	800f688 <f_mkdir+0x228>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800f67a:	f107 0310 	add.w	r3, r7, #16
 800f67e:	2200      	movs	r2, #0
 800f680:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f682:	4618      	mov	r0, r3
 800f684:	f7fd f86a 	bl	800c75c <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800f688:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800f68c:	4618      	mov	r0, r3
 800f68e:	3760      	adds	r7, #96	; 0x60
 800f690:	46bd      	mov	sp, r7
 800f692:	bd80      	pop	{r7, pc}

0800f694 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800f694:	b580      	push	{r7, lr}
 800f696:	b088      	sub	sp, #32
 800f698:	af00      	add	r7, sp, #0
 800f69a:	60f8      	str	r0, [r7, #12]
 800f69c:	60b9      	str	r1, [r7, #8]
 800f69e:	607a      	str	r2, [r7, #4]
	int n = 0;
 800f6a0:	2300      	movs	r3, #0
 800f6a2:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800f6a8:	e01b      	b.n	800f6e2 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800f6aa:	f107 0310 	add.w	r3, r7, #16
 800f6ae:	f107 0114 	add.w	r1, r7, #20
 800f6b2:	2201      	movs	r2, #1
 800f6b4:	6878      	ldr	r0, [r7, #4]
 800f6b6:	f7ff f809 	bl	800e6cc <f_read>
		if (rc != 1) break;
 800f6ba:	693b      	ldr	r3, [r7, #16]
 800f6bc:	2b01      	cmp	r3, #1
 800f6be:	d116      	bne.n	800f6ee <f_gets+0x5a>
		c = s[0];
 800f6c0:	7d3b      	ldrb	r3, [r7, #20]
 800f6c2:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800f6c4:	7dfb      	ldrb	r3, [r7, #23]
 800f6c6:	2b0d      	cmp	r3, #13
 800f6c8:	d100      	bne.n	800f6cc <f_gets+0x38>
 800f6ca:	e00a      	b.n	800f6e2 <f_gets+0x4e>
		*p++ = c;
 800f6cc:	69bb      	ldr	r3, [r7, #24]
 800f6ce:	1c5a      	adds	r2, r3, #1
 800f6d0:	61ba      	str	r2, [r7, #24]
 800f6d2:	7dfa      	ldrb	r2, [r7, #23]
 800f6d4:	701a      	strb	r2, [r3, #0]
		n++;
 800f6d6:	69fb      	ldr	r3, [r7, #28]
 800f6d8:	3301      	adds	r3, #1
 800f6da:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800f6dc:	7dfb      	ldrb	r3, [r7, #23]
 800f6de:	2b0a      	cmp	r3, #10
 800f6e0:	d007      	beq.n	800f6f2 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800f6e2:	68bb      	ldr	r3, [r7, #8]
 800f6e4:	3b01      	subs	r3, #1
 800f6e6:	69fa      	ldr	r2, [r7, #28]
 800f6e8:	429a      	cmp	r2, r3
 800f6ea:	dbde      	blt.n	800f6aa <f_gets+0x16>
 800f6ec:	e002      	b.n	800f6f4 <f_gets+0x60>
		if (rc != 1) break;
 800f6ee:	bf00      	nop
 800f6f0:	e000      	b.n	800f6f4 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 800f6f2:	bf00      	nop
	}
	*p = 0;
 800f6f4:	69bb      	ldr	r3, [r7, #24]
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800f6fa:	69fb      	ldr	r3, [r7, #28]
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d001      	beq.n	800f704 <f_gets+0x70>
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	e000      	b.n	800f706 <f_gets+0x72>
 800f704:	2300      	movs	r3, #0
}
 800f706:	4618      	mov	r0, r3
 800f708:	3720      	adds	r7, #32
 800f70a:	46bd      	mov	sp, r7
 800f70c:	bd80      	pop	{r7, pc}
	...

0800f710 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f710:	b480      	push	{r7}
 800f712:	b087      	sub	sp, #28
 800f714:	af00      	add	r7, sp, #0
 800f716:	60f8      	str	r0, [r7, #12]
 800f718:	60b9      	str	r1, [r7, #8]
 800f71a:	4613      	mov	r3, r2
 800f71c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f71e:	2301      	movs	r3, #1
 800f720:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f722:	2300      	movs	r3, #0
 800f724:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f726:	4b1f      	ldr	r3, [pc, #124]	; (800f7a4 <FATFS_LinkDriverEx+0x94>)
 800f728:	7a5b      	ldrb	r3, [r3, #9]
 800f72a:	b2db      	uxtb	r3, r3
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d131      	bne.n	800f794 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f730:	4b1c      	ldr	r3, [pc, #112]	; (800f7a4 <FATFS_LinkDriverEx+0x94>)
 800f732:	7a5b      	ldrb	r3, [r3, #9]
 800f734:	b2db      	uxtb	r3, r3
 800f736:	461a      	mov	r2, r3
 800f738:	4b1a      	ldr	r3, [pc, #104]	; (800f7a4 <FATFS_LinkDriverEx+0x94>)
 800f73a:	2100      	movs	r1, #0
 800f73c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f73e:	4b19      	ldr	r3, [pc, #100]	; (800f7a4 <FATFS_LinkDriverEx+0x94>)
 800f740:	7a5b      	ldrb	r3, [r3, #9]
 800f742:	b2db      	uxtb	r3, r3
 800f744:	4a17      	ldr	r2, [pc, #92]	; (800f7a4 <FATFS_LinkDriverEx+0x94>)
 800f746:	009b      	lsls	r3, r3, #2
 800f748:	4413      	add	r3, r2
 800f74a:	68fa      	ldr	r2, [r7, #12]
 800f74c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f74e:	4b15      	ldr	r3, [pc, #84]	; (800f7a4 <FATFS_LinkDriverEx+0x94>)
 800f750:	7a5b      	ldrb	r3, [r3, #9]
 800f752:	b2db      	uxtb	r3, r3
 800f754:	461a      	mov	r2, r3
 800f756:	4b13      	ldr	r3, [pc, #76]	; (800f7a4 <FATFS_LinkDriverEx+0x94>)
 800f758:	4413      	add	r3, r2
 800f75a:	79fa      	ldrb	r2, [r7, #7]
 800f75c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f75e:	4b11      	ldr	r3, [pc, #68]	; (800f7a4 <FATFS_LinkDriverEx+0x94>)
 800f760:	7a5b      	ldrb	r3, [r3, #9]
 800f762:	b2db      	uxtb	r3, r3
 800f764:	1c5a      	adds	r2, r3, #1
 800f766:	b2d1      	uxtb	r1, r2
 800f768:	4a0e      	ldr	r2, [pc, #56]	; (800f7a4 <FATFS_LinkDriverEx+0x94>)
 800f76a:	7251      	strb	r1, [r2, #9]
 800f76c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f76e:	7dbb      	ldrb	r3, [r7, #22]
 800f770:	3330      	adds	r3, #48	; 0x30
 800f772:	b2da      	uxtb	r2, r3
 800f774:	68bb      	ldr	r3, [r7, #8]
 800f776:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f778:	68bb      	ldr	r3, [r7, #8]
 800f77a:	3301      	adds	r3, #1
 800f77c:	223a      	movs	r2, #58	; 0x3a
 800f77e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f780:	68bb      	ldr	r3, [r7, #8]
 800f782:	3302      	adds	r3, #2
 800f784:	222f      	movs	r2, #47	; 0x2f
 800f786:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f788:	68bb      	ldr	r3, [r7, #8]
 800f78a:	3303      	adds	r3, #3
 800f78c:	2200      	movs	r2, #0
 800f78e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f790:	2300      	movs	r3, #0
 800f792:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f794:	7dfb      	ldrb	r3, [r7, #23]
}
 800f796:	4618      	mov	r0, r3
 800f798:	371c      	adds	r7, #28
 800f79a:	46bd      	mov	sp, r7
 800f79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a0:	4770      	bx	lr
 800f7a2:	bf00      	nop
 800f7a4:	200007a8 	.word	0x200007a8

0800f7a8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b082      	sub	sp, #8
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	6078      	str	r0, [r7, #4]
 800f7b0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f7b2:	2200      	movs	r2, #0
 800f7b4:	6839      	ldr	r1, [r7, #0]
 800f7b6:	6878      	ldr	r0, [r7, #4]
 800f7b8:	f7ff ffaa 	bl	800f710 <FATFS_LinkDriverEx>
 800f7bc:	4603      	mov	r3, r0
}
 800f7be:	4618      	mov	r0, r3
 800f7c0:	3708      	adds	r7, #8
 800f7c2:	46bd      	mov	sp, r7
 800f7c4:	bd80      	pop	{r7, pc}
	...

0800f7c8 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800f7c8:	b480      	push	{r7}
 800f7ca:	b085      	sub	sp, #20
 800f7cc:	af00      	add	r7, sp, #0
 800f7ce:	4603      	mov	r3, r0
 800f7d0:	6039      	str	r1, [r7, #0]
 800f7d2:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800f7d4:	88fb      	ldrh	r3, [r7, #6]
 800f7d6:	2b7f      	cmp	r3, #127	; 0x7f
 800f7d8:	d802      	bhi.n	800f7e0 <ff_convert+0x18>
		c = chr;
 800f7da:	88fb      	ldrh	r3, [r7, #6]
 800f7dc:	81fb      	strh	r3, [r7, #14]
 800f7de:	e025      	b.n	800f82c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800f7e0:	683b      	ldr	r3, [r7, #0]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d00b      	beq.n	800f7fe <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800f7e6:	88fb      	ldrh	r3, [r7, #6]
 800f7e8:	2bff      	cmp	r3, #255	; 0xff
 800f7ea:	d805      	bhi.n	800f7f8 <ff_convert+0x30>
 800f7ec:	88fb      	ldrh	r3, [r7, #6]
 800f7ee:	3b80      	subs	r3, #128	; 0x80
 800f7f0:	4a12      	ldr	r2, [pc, #72]	; (800f83c <ff_convert+0x74>)
 800f7f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f7f6:	e000      	b.n	800f7fa <ff_convert+0x32>
 800f7f8:	2300      	movs	r3, #0
 800f7fa:	81fb      	strh	r3, [r7, #14]
 800f7fc:	e016      	b.n	800f82c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800f7fe:	2300      	movs	r3, #0
 800f800:	81fb      	strh	r3, [r7, #14]
 800f802:	e009      	b.n	800f818 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800f804:	89fb      	ldrh	r3, [r7, #14]
 800f806:	4a0d      	ldr	r2, [pc, #52]	; (800f83c <ff_convert+0x74>)
 800f808:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f80c:	88fa      	ldrh	r2, [r7, #6]
 800f80e:	429a      	cmp	r2, r3
 800f810:	d006      	beq.n	800f820 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800f812:	89fb      	ldrh	r3, [r7, #14]
 800f814:	3301      	adds	r3, #1
 800f816:	81fb      	strh	r3, [r7, #14]
 800f818:	89fb      	ldrh	r3, [r7, #14]
 800f81a:	2b7f      	cmp	r3, #127	; 0x7f
 800f81c:	d9f2      	bls.n	800f804 <ff_convert+0x3c>
 800f81e:	e000      	b.n	800f822 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800f820:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800f822:	89fb      	ldrh	r3, [r7, #14]
 800f824:	3380      	adds	r3, #128	; 0x80
 800f826:	b29b      	uxth	r3, r3
 800f828:	b2db      	uxtb	r3, r3
 800f82a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800f82c:	89fb      	ldrh	r3, [r7, #14]
}
 800f82e:	4618      	mov	r0, r3
 800f830:	3714      	adds	r7, #20
 800f832:	46bd      	mov	sp, r7
 800f834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f838:	4770      	bx	lr
 800f83a:	bf00      	nop
 800f83c:	08014928 	.word	0x08014928

0800f840 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800f840:	b480      	push	{r7}
 800f842:	b087      	sub	sp, #28
 800f844:	af00      	add	r7, sp, #0
 800f846:	4603      	mov	r3, r0
 800f848:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800f84a:	88fb      	ldrh	r3, [r7, #6]
 800f84c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f850:	d201      	bcs.n	800f856 <ff_wtoupper+0x16>
 800f852:	4b3e      	ldr	r3, [pc, #248]	; (800f94c <ff_wtoupper+0x10c>)
 800f854:	e000      	b.n	800f858 <ff_wtoupper+0x18>
 800f856:	4b3e      	ldr	r3, [pc, #248]	; (800f950 <ff_wtoupper+0x110>)
 800f858:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800f85a:	697b      	ldr	r3, [r7, #20]
 800f85c:	1c9a      	adds	r2, r3, #2
 800f85e:	617a      	str	r2, [r7, #20]
 800f860:	881b      	ldrh	r3, [r3, #0]
 800f862:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800f864:	8a7b      	ldrh	r3, [r7, #18]
 800f866:	2b00      	cmp	r3, #0
 800f868:	d068      	beq.n	800f93c <ff_wtoupper+0xfc>
 800f86a:	88fa      	ldrh	r2, [r7, #6]
 800f86c:	8a7b      	ldrh	r3, [r7, #18]
 800f86e:	429a      	cmp	r2, r3
 800f870:	d364      	bcc.n	800f93c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800f872:	697b      	ldr	r3, [r7, #20]
 800f874:	1c9a      	adds	r2, r3, #2
 800f876:	617a      	str	r2, [r7, #20]
 800f878:	881b      	ldrh	r3, [r3, #0]
 800f87a:	823b      	strh	r3, [r7, #16]
 800f87c:	8a3b      	ldrh	r3, [r7, #16]
 800f87e:	0a1b      	lsrs	r3, r3, #8
 800f880:	81fb      	strh	r3, [r7, #14]
 800f882:	8a3b      	ldrh	r3, [r7, #16]
 800f884:	b2db      	uxtb	r3, r3
 800f886:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800f888:	88fa      	ldrh	r2, [r7, #6]
 800f88a:	8a79      	ldrh	r1, [r7, #18]
 800f88c:	8a3b      	ldrh	r3, [r7, #16]
 800f88e:	440b      	add	r3, r1
 800f890:	429a      	cmp	r2, r3
 800f892:	da49      	bge.n	800f928 <ff_wtoupper+0xe8>
			switch (cmd) {
 800f894:	89fb      	ldrh	r3, [r7, #14]
 800f896:	2b08      	cmp	r3, #8
 800f898:	d84f      	bhi.n	800f93a <ff_wtoupper+0xfa>
 800f89a:	a201      	add	r2, pc, #4	; (adr r2, 800f8a0 <ff_wtoupper+0x60>)
 800f89c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8a0:	0800f8c5 	.word	0x0800f8c5
 800f8a4:	0800f8d7 	.word	0x0800f8d7
 800f8a8:	0800f8ed 	.word	0x0800f8ed
 800f8ac:	0800f8f5 	.word	0x0800f8f5
 800f8b0:	0800f8fd 	.word	0x0800f8fd
 800f8b4:	0800f905 	.word	0x0800f905
 800f8b8:	0800f90d 	.word	0x0800f90d
 800f8bc:	0800f915 	.word	0x0800f915
 800f8c0:	0800f91d 	.word	0x0800f91d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800f8c4:	88fa      	ldrh	r2, [r7, #6]
 800f8c6:	8a7b      	ldrh	r3, [r7, #18]
 800f8c8:	1ad3      	subs	r3, r2, r3
 800f8ca:	005b      	lsls	r3, r3, #1
 800f8cc:	697a      	ldr	r2, [r7, #20]
 800f8ce:	4413      	add	r3, r2
 800f8d0:	881b      	ldrh	r3, [r3, #0]
 800f8d2:	80fb      	strh	r3, [r7, #6]
 800f8d4:	e027      	b.n	800f926 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800f8d6:	88fa      	ldrh	r2, [r7, #6]
 800f8d8:	8a7b      	ldrh	r3, [r7, #18]
 800f8da:	1ad3      	subs	r3, r2, r3
 800f8dc:	b29b      	uxth	r3, r3
 800f8de:	f003 0301 	and.w	r3, r3, #1
 800f8e2:	b29b      	uxth	r3, r3
 800f8e4:	88fa      	ldrh	r2, [r7, #6]
 800f8e6:	1ad3      	subs	r3, r2, r3
 800f8e8:	80fb      	strh	r3, [r7, #6]
 800f8ea:	e01c      	b.n	800f926 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800f8ec:	88fb      	ldrh	r3, [r7, #6]
 800f8ee:	3b10      	subs	r3, #16
 800f8f0:	80fb      	strh	r3, [r7, #6]
 800f8f2:	e018      	b.n	800f926 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800f8f4:	88fb      	ldrh	r3, [r7, #6]
 800f8f6:	3b20      	subs	r3, #32
 800f8f8:	80fb      	strh	r3, [r7, #6]
 800f8fa:	e014      	b.n	800f926 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800f8fc:	88fb      	ldrh	r3, [r7, #6]
 800f8fe:	3b30      	subs	r3, #48	; 0x30
 800f900:	80fb      	strh	r3, [r7, #6]
 800f902:	e010      	b.n	800f926 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800f904:	88fb      	ldrh	r3, [r7, #6]
 800f906:	3b1a      	subs	r3, #26
 800f908:	80fb      	strh	r3, [r7, #6]
 800f90a:	e00c      	b.n	800f926 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800f90c:	88fb      	ldrh	r3, [r7, #6]
 800f90e:	3308      	adds	r3, #8
 800f910:	80fb      	strh	r3, [r7, #6]
 800f912:	e008      	b.n	800f926 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800f914:	88fb      	ldrh	r3, [r7, #6]
 800f916:	3b50      	subs	r3, #80	; 0x50
 800f918:	80fb      	strh	r3, [r7, #6]
 800f91a:	e004      	b.n	800f926 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800f91c:	88fb      	ldrh	r3, [r7, #6]
 800f91e:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800f922:	80fb      	strh	r3, [r7, #6]
 800f924:	bf00      	nop
			}
			break;
 800f926:	e008      	b.n	800f93a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800f928:	89fb      	ldrh	r3, [r7, #14]
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d195      	bne.n	800f85a <ff_wtoupper+0x1a>
 800f92e:	8a3b      	ldrh	r3, [r7, #16]
 800f930:	005b      	lsls	r3, r3, #1
 800f932:	697a      	ldr	r2, [r7, #20]
 800f934:	4413      	add	r3, r2
 800f936:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800f938:	e78f      	b.n	800f85a <ff_wtoupper+0x1a>
			break;
 800f93a:	bf00      	nop
	}

	return chr;
 800f93c:	88fb      	ldrh	r3, [r7, #6]
}
 800f93e:	4618      	mov	r0, r3
 800f940:	371c      	adds	r7, #28
 800f942:	46bd      	mov	sp, r7
 800f944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f948:	4770      	bx	lr
 800f94a:	bf00      	nop
 800f94c:	08014a28 	.word	0x08014a28
 800f950:	08014c1c 	.word	0x08014c1c

0800f954 <__errno>:
 800f954:	4b01      	ldr	r3, [pc, #4]	; (800f95c <__errno+0x8>)
 800f956:	6818      	ldr	r0, [r3, #0]
 800f958:	4770      	bx	lr
 800f95a:	bf00      	nop
 800f95c:	2000000c 	.word	0x2000000c

0800f960 <__libc_init_array>:
 800f960:	b570      	push	{r4, r5, r6, lr}
 800f962:	4e0d      	ldr	r6, [pc, #52]	; (800f998 <__libc_init_array+0x38>)
 800f964:	4c0d      	ldr	r4, [pc, #52]	; (800f99c <__libc_init_array+0x3c>)
 800f966:	1ba4      	subs	r4, r4, r6
 800f968:	10a4      	asrs	r4, r4, #2
 800f96a:	2500      	movs	r5, #0
 800f96c:	42a5      	cmp	r5, r4
 800f96e:	d109      	bne.n	800f984 <__libc_init_array+0x24>
 800f970:	4e0b      	ldr	r6, [pc, #44]	; (800f9a0 <__libc_init_array+0x40>)
 800f972:	4c0c      	ldr	r4, [pc, #48]	; (800f9a4 <__libc_init_array+0x44>)
 800f974:	f004 feec 	bl	8014750 <_init>
 800f978:	1ba4      	subs	r4, r4, r6
 800f97a:	10a4      	asrs	r4, r4, #2
 800f97c:	2500      	movs	r5, #0
 800f97e:	42a5      	cmp	r5, r4
 800f980:	d105      	bne.n	800f98e <__libc_init_array+0x2e>
 800f982:	bd70      	pop	{r4, r5, r6, pc}
 800f984:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f988:	4798      	blx	r3
 800f98a:	3501      	adds	r5, #1
 800f98c:	e7ee      	b.n	800f96c <__libc_init_array+0xc>
 800f98e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f992:	4798      	blx	r3
 800f994:	3501      	adds	r5, #1
 800f996:	e7f2      	b.n	800f97e <__libc_init_array+0x1e>
 800f998:	0801501c 	.word	0x0801501c
 800f99c:	0801501c 	.word	0x0801501c
 800f9a0:	0801501c 	.word	0x0801501c
 800f9a4:	08015024 	.word	0x08015024

0800f9a8 <memset>:
 800f9a8:	4402      	add	r2, r0
 800f9aa:	4603      	mov	r3, r0
 800f9ac:	4293      	cmp	r3, r2
 800f9ae:	d100      	bne.n	800f9b2 <memset+0xa>
 800f9b0:	4770      	bx	lr
 800f9b2:	f803 1b01 	strb.w	r1, [r3], #1
 800f9b6:	e7f9      	b.n	800f9ac <memset+0x4>

0800f9b8 <__cvt>:
 800f9b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f9bc:	ec55 4b10 	vmov	r4, r5, d0
 800f9c0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800f9c2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f9c6:	2d00      	cmp	r5, #0
 800f9c8:	460e      	mov	r6, r1
 800f9ca:	4691      	mov	r9, r2
 800f9cc:	4619      	mov	r1, r3
 800f9ce:	bfb8      	it	lt
 800f9d0:	4622      	movlt	r2, r4
 800f9d2:	462b      	mov	r3, r5
 800f9d4:	f027 0720 	bic.w	r7, r7, #32
 800f9d8:	bfbb      	ittet	lt
 800f9da:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f9de:	461d      	movlt	r5, r3
 800f9e0:	2300      	movge	r3, #0
 800f9e2:	232d      	movlt	r3, #45	; 0x2d
 800f9e4:	bfb8      	it	lt
 800f9e6:	4614      	movlt	r4, r2
 800f9e8:	2f46      	cmp	r7, #70	; 0x46
 800f9ea:	700b      	strb	r3, [r1, #0]
 800f9ec:	d004      	beq.n	800f9f8 <__cvt+0x40>
 800f9ee:	2f45      	cmp	r7, #69	; 0x45
 800f9f0:	d100      	bne.n	800f9f4 <__cvt+0x3c>
 800f9f2:	3601      	adds	r6, #1
 800f9f4:	2102      	movs	r1, #2
 800f9f6:	e000      	b.n	800f9fa <__cvt+0x42>
 800f9f8:	2103      	movs	r1, #3
 800f9fa:	ab03      	add	r3, sp, #12
 800f9fc:	9301      	str	r3, [sp, #4]
 800f9fe:	ab02      	add	r3, sp, #8
 800fa00:	9300      	str	r3, [sp, #0]
 800fa02:	4632      	mov	r2, r6
 800fa04:	4653      	mov	r3, sl
 800fa06:	ec45 4b10 	vmov	d0, r4, r5
 800fa0a:	f001 ff9d 	bl	8011948 <_dtoa_r>
 800fa0e:	2f47      	cmp	r7, #71	; 0x47
 800fa10:	4680      	mov	r8, r0
 800fa12:	d102      	bne.n	800fa1a <__cvt+0x62>
 800fa14:	f019 0f01 	tst.w	r9, #1
 800fa18:	d026      	beq.n	800fa68 <__cvt+0xb0>
 800fa1a:	2f46      	cmp	r7, #70	; 0x46
 800fa1c:	eb08 0906 	add.w	r9, r8, r6
 800fa20:	d111      	bne.n	800fa46 <__cvt+0x8e>
 800fa22:	f898 3000 	ldrb.w	r3, [r8]
 800fa26:	2b30      	cmp	r3, #48	; 0x30
 800fa28:	d10a      	bne.n	800fa40 <__cvt+0x88>
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	2300      	movs	r3, #0
 800fa2e:	4620      	mov	r0, r4
 800fa30:	4629      	mov	r1, r5
 800fa32:	f7f1 f861 	bl	8000af8 <__aeabi_dcmpeq>
 800fa36:	b918      	cbnz	r0, 800fa40 <__cvt+0x88>
 800fa38:	f1c6 0601 	rsb	r6, r6, #1
 800fa3c:	f8ca 6000 	str.w	r6, [sl]
 800fa40:	f8da 3000 	ldr.w	r3, [sl]
 800fa44:	4499      	add	r9, r3
 800fa46:	2200      	movs	r2, #0
 800fa48:	2300      	movs	r3, #0
 800fa4a:	4620      	mov	r0, r4
 800fa4c:	4629      	mov	r1, r5
 800fa4e:	f7f1 f853 	bl	8000af8 <__aeabi_dcmpeq>
 800fa52:	b938      	cbnz	r0, 800fa64 <__cvt+0xac>
 800fa54:	2230      	movs	r2, #48	; 0x30
 800fa56:	9b03      	ldr	r3, [sp, #12]
 800fa58:	454b      	cmp	r3, r9
 800fa5a:	d205      	bcs.n	800fa68 <__cvt+0xb0>
 800fa5c:	1c59      	adds	r1, r3, #1
 800fa5e:	9103      	str	r1, [sp, #12]
 800fa60:	701a      	strb	r2, [r3, #0]
 800fa62:	e7f8      	b.n	800fa56 <__cvt+0x9e>
 800fa64:	f8cd 900c 	str.w	r9, [sp, #12]
 800fa68:	9b03      	ldr	r3, [sp, #12]
 800fa6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fa6c:	eba3 0308 	sub.w	r3, r3, r8
 800fa70:	4640      	mov	r0, r8
 800fa72:	6013      	str	r3, [r2, #0]
 800fa74:	b004      	add	sp, #16
 800fa76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800fa7a <__exponent>:
 800fa7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fa7c:	2900      	cmp	r1, #0
 800fa7e:	4604      	mov	r4, r0
 800fa80:	bfba      	itte	lt
 800fa82:	4249      	neglt	r1, r1
 800fa84:	232d      	movlt	r3, #45	; 0x2d
 800fa86:	232b      	movge	r3, #43	; 0x2b
 800fa88:	2909      	cmp	r1, #9
 800fa8a:	f804 2b02 	strb.w	r2, [r4], #2
 800fa8e:	7043      	strb	r3, [r0, #1]
 800fa90:	dd20      	ble.n	800fad4 <__exponent+0x5a>
 800fa92:	f10d 0307 	add.w	r3, sp, #7
 800fa96:	461f      	mov	r7, r3
 800fa98:	260a      	movs	r6, #10
 800fa9a:	fb91 f5f6 	sdiv	r5, r1, r6
 800fa9e:	fb06 1115 	mls	r1, r6, r5, r1
 800faa2:	3130      	adds	r1, #48	; 0x30
 800faa4:	2d09      	cmp	r5, #9
 800faa6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800faaa:	f103 32ff 	add.w	r2, r3, #4294967295
 800faae:	4629      	mov	r1, r5
 800fab0:	dc09      	bgt.n	800fac6 <__exponent+0x4c>
 800fab2:	3130      	adds	r1, #48	; 0x30
 800fab4:	3b02      	subs	r3, #2
 800fab6:	f802 1c01 	strb.w	r1, [r2, #-1]
 800faba:	42bb      	cmp	r3, r7
 800fabc:	4622      	mov	r2, r4
 800fabe:	d304      	bcc.n	800faca <__exponent+0x50>
 800fac0:	1a10      	subs	r0, r2, r0
 800fac2:	b003      	add	sp, #12
 800fac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fac6:	4613      	mov	r3, r2
 800fac8:	e7e7      	b.n	800fa9a <__exponent+0x20>
 800faca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800face:	f804 2b01 	strb.w	r2, [r4], #1
 800fad2:	e7f2      	b.n	800faba <__exponent+0x40>
 800fad4:	2330      	movs	r3, #48	; 0x30
 800fad6:	4419      	add	r1, r3
 800fad8:	7083      	strb	r3, [r0, #2]
 800fada:	1d02      	adds	r2, r0, #4
 800fadc:	70c1      	strb	r1, [r0, #3]
 800fade:	e7ef      	b.n	800fac0 <__exponent+0x46>

0800fae0 <_printf_float>:
 800fae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fae4:	b08d      	sub	sp, #52	; 0x34
 800fae6:	460c      	mov	r4, r1
 800fae8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800faec:	4616      	mov	r6, r2
 800faee:	461f      	mov	r7, r3
 800faf0:	4605      	mov	r5, r0
 800faf2:	f003 f995 	bl	8012e20 <_localeconv_r>
 800faf6:	6803      	ldr	r3, [r0, #0]
 800faf8:	9304      	str	r3, [sp, #16]
 800fafa:	4618      	mov	r0, r3
 800fafc:	f7f0 fb80 	bl	8000200 <strlen>
 800fb00:	2300      	movs	r3, #0
 800fb02:	930a      	str	r3, [sp, #40]	; 0x28
 800fb04:	f8d8 3000 	ldr.w	r3, [r8]
 800fb08:	9005      	str	r0, [sp, #20]
 800fb0a:	3307      	adds	r3, #7
 800fb0c:	f023 0307 	bic.w	r3, r3, #7
 800fb10:	f103 0208 	add.w	r2, r3, #8
 800fb14:	f894 a018 	ldrb.w	sl, [r4, #24]
 800fb18:	f8d4 b000 	ldr.w	fp, [r4]
 800fb1c:	f8c8 2000 	str.w	r2, [r8]
 800fb20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb24:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800fb28:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800fb2c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800fb30:	9307      	str	r3, [sp, #28]
 800fb32:	f8cd 8018 	str.w	r8, [sp, #24]
 800fb36:	f04f 32ff 	mov.w	r2, #4294967295
 800fb3a:	4ba7      	ldr	r3, [pc, #668]	; (800fdd8 <_printf_float+0x2f8>)
 800fb3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fb40:	f7f1 f80c 	bl	8000b5c <__aeabi_dcmpun>
 800fb44:	bb70      	cbnz	r0, 800fba4 <_printf_float+0xc4>
 800fb46:	f04f 32ff 	mov.w	r2, #4294967295
 800fb4a:	4ba3      	ldr	r3, [pc, #652]	; (800fdd8 <_printf_float+0x2f8>)
 800fb4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fb50:	f7f0 ffe6 	bl	8000b20 <__aeabi_dcmple>
 800fb54:	bb30      	cbnz	r0, 800fba4 <_printf_float+0xc4>
 800fb56:	2200      	movs	r2, #0
 800fb58:	2300      	movs	r3, #0
 800fb5a:	4640      	mov	r0, r8
 800fb5c:	4649      	mov	r1, r9
 800fb5e:	f7f0 ffd5 	bl	8000b0c <__aeabi_dcmplt>
 800fb62:	b110      	cbz	r0, 800fb6a <_printf_float+0x8a>
 800fb64:	232d      	movs	r3, #45	; 0x2d
 800fb66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fb6a:	4a9c      	ldr	r2, [pc, #624]	; (800fddc <_printf_float+0x2fc>)
 800fb6c:	4b9c      	ldr	r3, [pc, #624]	; (800fde0 <_printf_float+0x300>)
 800fb6e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800fb72:	bf8c      	ite	hi
 800fb74:	4690      	movhi	r8, r2
 800fb76:	4698      	movls	r8, r3
 800fb78:	2303      	movs	r3, #3
 800fb7a:	f02b 0204 	bic.w	r2, fp, #4
 800fb7e:	6123      	str	r3, [r4, #16]
 800fb80:	6022      	str	r2, [r4, #0]
 800fb82:	f04f 0900 	mov.w	r9, #0
 800fb86:	9700      	str	r7, [sp, #0]
 800fb88:	4633      	mov	r3, r6
 800fb8a:	aa0b      	add	r2, sp, #44	; 0x2c
 800fb8c:	4621      	mov	r1, r4
 800fb8e:	4628      	mov	r0, r5
 800fb90:	f000 f9e6 	bl	800ff60 <_printf_common>
 800fb94:	3001      	adds	r0, #1
 800fb96:	f040 808d 	bne.w	800fcb4 <_printf_float+0x1d4>
 800fb9a:	f04f 30ff 	mov.w	r0, #4294967295
 800fb9e:	b00d      	add	sp, #52	; 0x34
 800fba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fba4:	4642      	mov	r2, r8
 800fba6:	464b      	mov	r3, r9
 800fba8:	4640      	mov	r0, r8
 800fbaa:	4649      	mov	r1, r9
 800fbac:	f7f0 ffd6 	bl	8000b5c <__aeabi_dcmpun>
 800fbb0:	b110      	cbz	r0, 800fbb8 <_printf_float+0xd8>
 800fbb2:	4a8c      	ldr	r2, [pc, #560]	; (800fde4 <_printf_float+0x304>)
 800fbb4:	4b8c      	ldr	r3, [pc, #560]	; (800fde8 <_printf_float+0x308>)
 800fbb6:	e7da      	b.n	800fb6e <_printf_float+0x8e>
 800fbb8:	6861      	ldr	r1, [r4, #4]
 800fbba:	1c4b      	adds	r3, r1, #1
 800fbbc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800fbc0:	a80a      	add	r0, sp, #40	; 0x28
 800fbc2:	d13e      	bne.n	800fc42 <_printf_float+0x162>
 800fbc4:	2306      	movs	r3, #6
 800fbc6:	6063      	str	r3, [r4, #4]
 800fbc8:	2300      	movs	r3, #0
 800fbca:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800fbce:	ab09      	add	r3, sp, #36	; 0x24
 800fbd0:	9300      	str	r3, [sp, #0]
 800fbd2:	ec49 8b10 	vmov	d0, r8, r9
 800fbd6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800fbda:	6022      	str	r2, [r4, #0]
 800fbdc:	f8cd a004 	str.w	sl, [sp, #4]
 800fbe0:	6861      	ldr	r1, [r4, #4]
 800fbe2:	4628      	mov	r0, r5
 800fbe4:	f7ff fee8 	bl	800f9b8 <__cvt>
 800fbe8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800fbec:	2b47      	cmp	r3, #71	; 0x47
 800fbee:	4680      	mov	r8, r0
 800fbf0:	d109      	bne.n	800fc06 <_printf_float+0x126>
 800fbf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fbf4:	1cd8      	adds	r0, r3, #3
 800fbf6:	db02      	blt.n	800fbfe <_printf_float+0x11e>
 800fbf8:	6862      	ldr	r2, [r4, #4]
 800fbfa:	4293      	cmp	r3, r2
 800fbfc:	dd47      	ble.n	800fc8e <_printf_float+0x1ae>
 800fbfe:	f1aa 0a02 	sub.w	sl, sl, #2
 800fc02:	fa5f fa8a 	uxtb.w	sl, sl
 800fc06:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800fc0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fc0c:	d824      	bhi.n	800fc58 <_printf_float+0x178>
 800fc0e:	3901      	subs	r1, #1
 800fc10:	4652      	mov	r2, sl
 800fc12:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800fc16:	9109      	str	r1, [sp, #36]	; 0x24
 800fc18:	f7ff ff2f 	bl	800fa7a <__exponent>
 800fc1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fc1e:	1813      	adds	r3, r2, r0
 800fc20:	2a01      	cmp	r2, #1
 800fc22:	4681      	mov	r9, r0
 800fc24:	6123      	str	r3, [r4, #16]
 800fc26:	dc02      	bgt.n	800fc2e <_printf_float+0x14e>
 800fc28:	6822      	ldr	r2, [r4, #0]
 800fc2a:	07d1      	lsls	r1, r2, #31
 800fc2c:	d501      	bpl.n	800fc32 <_printf_float+0x152>
 800fc2e:	3301      	adds	r3, #1
 800fc30:	6123      	str	r3, [r4, #16]
 800fc32:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d0a5      	beq.n	800fb86 <_printf_float+0xa6>
 800fc3a:	232d      	movs	r3, #45	; 0x2d
 800fc3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fc40:	e7a1      	b.n	800fb86 <_printf_float+0xa6>
 800fc42:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800fc46:	f000 8177 	beq.w	800ff38 <_printf_float+0x458>
 800fc4a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800fc4e:	d1bb      	bne.n	800fbc8 <_printf_float+0xe8>
 800fc50:	2900      	cmp	r1, #0
 800fc52:	d1b9      	bne.n	800fbc8 <_printf_float+0xe8>
 800fc54:	2301      	movs	r3, #1
 800fc56:	e7b6      	b.n	800fbc6 <_printf_float+0xe6>
 800fc58:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800fc5c:	d119      	bne.n	800fc92 <_printf_float+0x1b2>
 800fc5e:	2900      	cmp	r1, #0
 800fc60:	6863      	ldr	r3, [r4, #4]
 800fc62:	dd0c      	ble.n	800fc7e <_printf_float+0x19e>
 800fc64:	6121      	str	r1, [r4, #16]
 800fc66:	b913      	cbnz	r3, 800fc6e <_printf_float+0x18e>
 800fc68:	6822      	ldr	r2, [r4, #0]
 800fc6a:	07d2      	lsls	r2, r2, #31
 800fc6c:	d502      	bpl.n	800fc74 <_printf_float+0x194>
 800fc6e:	3301      	adds	r3, #1
 800fc70:	440b      	add	r3, r1
 800fc72:	6123      	str	r3, [r4, #16]
 800fc74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc76:	65a3      	str	r3, [r4, #88]	; 0x58
 800fc78:	f04f 0900 	mov.w	r9, #0
 800fc7c:	e7d9      	b.n	800fc32 <_printf_float+0x152>
 800fc7e:	b913      	cbnz	r3, 800fc86 <_printf_float+0x1a6>
 800fc80:	6822      	ldr	r2, [r4, #0]
 800fc82:	07d0      	lsls	r0, r2, #31
 800fc84:	d501      	bpl.n	800fc8a <_printf_float+0x1aa>
 800fc86:	3302      	adds	r3, #2
 800fc88:	e7f3      	b.n	800fc72 <_printf_float+0x192>
 800fc8a:	2301      	movs	r3, #1
 800fc8c:	e7f1      	b.n	800fc72 <_printf_float+0x192>
 800fc8e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800fc92:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800fc96:	4293      	cmp	r3, r2
 800fc98:	db05      	blt.n	800fca6 <_printf_float+0x1c6>
 800fc9a:	6822      	ldr	r2, [r4, #0]
 800fc9c:	6123      	str	r3, [r4, #16]
 800fc9e:	07d1      	lsls	r1, r2, #31
 800fca0:	d5e8      	bpl.n	800fc74 <_printf_float+0x194>
 800fca2:	3301      	adds	r3, #1
 800fca4:	e7e5      	b.n	800fc72 <_printf_float+0x192>
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	bfd4      	ite	le
 800fcaa:	f1c3 0302 	rsble	r3, r3, #2
 800fcae:	2301      	movgt	r3, #1
 800fcb0:	4413      	add	r3, r2
 800fcb2:	e7de      	b.n	800fc72 <_printf_float+0x192>
 800fcb4:	6823      	ldr	r3, [r4, #0]
 800fcb6:	055a      	lsls	r2, r3, #21
 800fcb8:	d407      	bmi.n	800fcca <_printf_float+0x1ea>
 800fcba:	6923      	ldr	r3, [r4, #16]
 800fcbc:	4642      	mov	r2, r8
 800fcbe:	4631      	mov	r1, r6
 800fcc0:	4628      	mov	r0, r5
 800fcc2:	47b8      	blx	r7
 800fcc4:	3001      	adds	r0, #1
 800fcc6:	d12b      	bne.n	800fd20 <_printf_float+0x240>
 800fcc8:	e767      	b.n	800fb9a <_printf_float+0xba>
 800fcca:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800fcce:	f240 80dc 	bls.w	800fe8a <_printf_float+0x3aa>
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	2300      	movs	r3, #0
 800fcd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800fcda:	f7f0 ff0d 	bl	8000af8 <__aeabi_dcmpeq>
 800fcde:	2800      	cmp	r0, #0
 800fce0:	d033      	beq.n	800fd4a <_printf_float+0x26a>
 800fce2:	2301      	movs	r3, #1
 800fce4:	4a41      	ldr	r2, [pc, #260]	; (800fdec <_printf_float+0x30c>)
 800fce6:	4631      	mov	r1, r6
 800fce8:	4628      	mov	r0, r5
 800fcea:	47b8      	blx	r7
 800fcec:	3001      	adds	r0, #1
 800fcee:	f43f af54 	beq.w	800fb9a <_printf_float+0xba>
 800fcf2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fcf6:	429a      	cmp	r2, r3
 800fcf8:	db02      	blt.n	800fd00 <_printf_float+0x220>
 800fcfa:	6823      	ldr	r3, [r4, #0]
 800fcfc:	07d8      	lsls	r0, r3, #31
 800fcfe:	d50f      	bpl.n	800fd20 <_printf_float+0x240>
 800fd00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fd04:	4631      	mov	r1, r6
 800fd06:	4628      	mov	r0, r5
 800fd08:	47b8      	blx	r7
 800fd0a:	3001      	adds	r0, #1
 800fd0c:	f43f af45 	beq.w	800fb9a <_printf_float+0xba>
 800fd10:	f04f 0800 	mov.w	r8, #0
 800fd14:	f104 091a 	add.w	r9, r4, #26
 800fd18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd1a:	3b01      	subs	r3, #1
 800fd1c:	4543      	cmp	r3, r8
 800fd1e:	dc09      	bgt.n	800fd34 <_printf_float+0x254>
 800fd20:	6823      	ldr	r3, [r4, #0]
 800fd22:	079b      	lsls	r3, r3, #30
 800fd24:	f100 8103 	bmi.w	800ff2e <_printf_float+0x44e>
 800fd28:	68e0      	ldr	r0, [r4, #12]
 800fd2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd2c:	4298      	cmp	r0, r3
 800fd2e:	bfb8      	it	lt
 800fd30:	4618      	movlt	r0, r3
 800fd32:	e734      	b.n	800fb9e <_printf_float+0xbe>
 800fd34:	2301      	movs	r3, #1
 800fd36:	464a      	mov	r2, r9
 800fd38:	4631      	mov	r1, r6
 800fd3a:	4628      	mov	r0, r5
 800fd3c:	47b8      	blx	r7
 800fd3e:	3001      	adds	r0, #1
 800fd40:	f43f af2b 	beq.w	800fb9a <_printf_float+0xba>
 800fd44:	f108 0801 	add.w	r8, r8, #1
 800fd48:	e7e6      	b.n	800fd18 <_printf_float+0x238>
 800fd4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	dc2b      	bgt.n	800fda8 <_printf_float+0x2c8>
 800fd50:	2301      	movs	r3, #1
 800fd52:	4a26      	ldr	r2, [pc, #152]	; (800fdec <_printf_float+0x30c>)
 800fd54:	4631      	mov	r1, r6
 800fd56:	4628      	mov	r0, r5
 800fd58:	47b8      	blx	r7
 800fd5a:	3001      	adds	r0, #1
 800fd5c:	f43f af1d 	beq.w	800fb9a <_printf_float+0xba>
 800fd60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd62:	b923      	cbnz	r3, 800fd6e <_printf_float+0x28e>
 800fd64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd66:	b913      	cbnz	r3, 800fd6e <_printf_float+0x28e>
 800fd68:	6823      	ldr	r3, [r4, #0]
 800fd6a:	07d9      	lsls	r1, r3, #31
 800fd6c:	d5d8      	bpl.n	800fd20 <_printf_float+0x240>
 800fd6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fd72:	4631      	mov	r1, r6
 800fd74:	4628      	mov	r0, r5
 800fd76:	47b8      	blx	r7
 800fd78:	3001      	adds	r0, #1
 800fd7a:	f43f af0e 	beq.w	800fb9a <_printf_float+0xba>
 800fd7e:	f04f 0900 	mov.w	r9, #0
 800fd82:	f104 0a1a 	add.w	sl, r4, #26
 800fd86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd88:	425b      	negs	r3, r3
 800fd8a:	454b      	cmp	r3, r9
 800fd8c:	dc01      	bgt.n	800fd92 <_printf_float+0x2b2>
 800fd8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd90:	e794      	b.n	800fcbc <_printf_float+0x1dc>
 800fd92:	2301      	movs	r3, #1
 800fd94:	4652      	mov	r2, sl
 800fd96:	4631      	mov	r1, r6
 800fd98:	4628      	mov	r0, r5
 800fd9a:	47b8      	blx	r7
 800fd9c:	3001      	adds	r0, #1
 800fd9e:	f43f aefc 	beq.w	800fb9a <_printf_float+0xba>
 800fda2:	f109 0901 	add.w	r9, r9, #1
 800fda6:	e7ee      	b.n	800fd86 <_printf_float+0x2a6>
 800fda8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fdaa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800fdac:	429a      	cmp	r2, r3
 800fdae:	bfa8      	it	ge
 800fdb0:	461a      	movge	r2, r3
 800fdb2:	2a00      	cmp	r2, #0
 800fdb4:	4691      	mov	r9, r2
 800fdb6:	dd07      	ble.n	800fdc8 <_printf_float+0x2e8>
 800fdb8:	4613      	mov	r3, r2
 800fdba:	4631      	mov	r1, r6
 800fdbc:	4642      	mov	r2, r8
 800fdbe:	4628      	mov	r0, r5
 800fdc0:	47b8      	blx	r7
 800fdc2:	3001      	adds	r0, #1
 800fdc4:	f43f aee9 	beq.w	800fb9a <_printf_float+0xba>
 800fdc8:	f104 031a 	add.w	r3, r4, #26
 800fdcc:	f04f 0b00 	mov.w	fp, #0
 800fdd0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fdd4:	9306      	str	r3, [sp, #24]
 800fdd6:	e015      	b.n	800fe04 <_printf_float+0x324>
 800fdd8:	7fefffff 	.word	0x7fefffff
 800fddc:	08014ce0 	.word	0x08014ce0
 800fde0:	08014cdc 	.word	0x08014cdc
 800fde4:	08014ce8 	.word	0x08014ce8
 800fde8:	08014ce4 	.word	0x08014ce4
 800fdec:	08014f0b 	.word	0x08014f0b
 800fdf0:	2301      	movs	r3, #1
 800fdf2:	9a06      	ldr	r2, [sp, #24]
 800fdf4:	4631      	mov	r1, r6
 800fdf6:	4628      	mov	r0, r5
 800fdf8:	47b8      	blx	r7
 800fdfa:	3001      	adds	r0, #1
 800fdfc:	f43f aecd 	beq.w	800fb9a <_printf_float+0xba>
 800fe00:	f10b 0b01 	add.w	fp, fp, #1
 800fe04:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800fe08:	ebaa 0309 	sub.w	r3, sl, r9
 800fe0c:	455b      	cmp	r3, fp
 800fe0e:	dcef      	bgt.n	800fdf0 <_printf_float+0x310>
 800fe10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fe14:	429a      	cmp	r2, r3
 800fe16:	44d0      	add	r8, sl
 800fe18:	db15      	blt.n	800fe46 <_printf_float+0x366>
 800fe1a:	6823      	ldr	r3, [r4, #0]
 800fe1c:	07da      	lsls	r2, r3, #31
 800fe1e:	d412      	bmi.n	800fe46 <_printf_float+0x366>
 800fe20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe22:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fe24:	eba3 020a 	sub.w	r2, r3, sl
 800fe28:	eba3 0a01 	sub.w	sl, r3, r1
 800fe2c:	4592      	cmp	sl, r2
 800fe2e:	bfa8      	it	ge
 800fe30:	4692      	movge	sl, r2
 800fe32:	f1ba 0f00 	cmp.w	sl, #0
 800fe36:	dc0e      	bgt.n	800fe56 <_printf_float+0x376>
 800fe38:	f04f 0800 	mov.w	r8, #0
 800fe3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fe40:	f104 091a 	add.w	r9, r4, #26
 800fe44:	e019      	b.n	800fe7a <_printf_float+0x39a>
 800fe46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fe4a:	4631      	mov	r1, r6
 800fe4c:	4628      	mov	r0, r5
 800fe4e:	47b8      	blx	r7
 800fe50:	3001      	adds	r0, #1
 800fe52:	d1e5      	bne.n	800fe20 <_printf_float+0x340>
 800fe54:	e6a1      	b.n	800fb9a <_printf_float+0xba>
 800fe56:	4653      	mov	r3, sl
 800fe58:	4642      	mov	r2, r8
 800fe5a:	4631      	mov	r1, r6
 800fe5c:	4628      	mov	r0, r5
 800fe5e:	47b8      	blx	r7
 800fe60:	3001      	adds	r0, #1
 800fe62:	d1e9      	bne.n	800fe38 <_printf_float+0x358>
 800fe64:	e699      	b.n	800fb9a <_printf_float+0xba>
 800fe66:	2301      	movs	r3, #1
 800fe68:	464a      	mov	r2, r9
 800fe6a:	4631      	mov	r1, r6
 800fe6c:	4628      	mov	r0, r5
 800fe6e:	47b8      	blx	r7
 800fe70:	3001      	adds	r0, #1
 800fe72:	f43f ae92 	beq.w	800fb9a <_printf_float+0xba>
 800fe76:	f108 0801 	add.w	r8, r8, #1
 800fe7a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fe7e:	1a9b      	subs	r3, r3, r2
 800fe80:	eba3 030a 	sub.w	r3, r3, sl
 800fe84:	4543      	cmp	r3, r8
 800fe86:	dcee      	bgt.n	800fe66 <_printf_float+0x386>
 800fe88:	e74a      	b.n	800fd20 <_printf_float+0x240>
 800fe8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fe8c:	2a01      	cmp	r2, #1
 800fe8e:	dc01      	bgt.n	800fe94 <_printf_float+0x3b4>
 800fe90:	07db      	lsls	r3, r3, #31
 800fe92:	d53a      	bpl.n	800ff0a <_printf_float+0x42a>
 800fe94:	2301      	movs	r3, #1
 800fe96:	4642      	mov	r2, r8
 800fe98:	4631      	mov	r1, r6
 800fe9a:	4628      	mov	r0, r5
 800fe9c:	47b8      	blx	r7
 800fe9e:	3001      	adds	r0, #1
 800fea0:	f43f ae7b 	beq.w	800fb9a <_printf_float+0xba>
 800fea4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fea8:	4631      	mov	r1, r6
 800feaa:	4628      	mov	r0, r5
 800feac:	47b8      	blx	r7
 800feae:	3001      	adds	r0, #1
 800feb0:	f108 0801 	add.w	r8, r8, #1
 800feb4:	f43f ae71 	beq.w	800fb9a <_printf_float+0xba>
 800feb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800feba:	2200      	movs	r2, #0
 800febc:	f103 3aff 	add.w	sl, r3, #4294967295
 800fec0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800fec4:	2300      	movs	r3, #0
 800fec6:	f7f0 fe17 	bl	8000af8 <__aeabi_dcmpeq>
 800feca:	b9c8      	cbnz	r0, 800ff00 <_printf_float+0x420>
 800fecc:	4653      	mov	r3, sl
 800fece:	4642      	mov	r2, r8
 800fed0:	4631      	mov	r1, r6
 800fed2:	4628      	mov	r0, r5
 800fed4:	47b8      	blx	r7
 800fed6:	3001      	adds	r0, #1
 800fed8:	d10e      	bne.n	800fef8 <_printf_float+0x418>
 800feda:	e65e      	b.n	800fb9a <_printf_float+0xba>
 800fedc:	2301      	movs	r3, #1
 800fede:	4652      	mov	r2, sl
 800fee0:	4631      	mov	r1, r6
 800fee2:	4628      	mov	r0, r5
 800fee4:	47b8      	blx	r7
 800fee6:	3001      	adds	r0, #1
 800fee8:	f43f ae57 	beq.w	800fb9a <_printf_float+0xba>
 800feec:	f108 0801 	add.w	r8, r8, #1
 800fef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fef2:	3b01      	subs	r3, #1
 800fef4:	4543      	cmp	r3, r8
 800fef6:	dcf1      	bgt.n	800fedc <_printf_float+0x3fc>
 800fef8:	464b      	mov	r3, r9
 800fefa:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800fefe:	e6de      	b.n	800fcbe <_printf_float+0x1de>
 800ff00:	f04f 0800 	mov.w	r8, #0
 800ff04:	f104 0a1a 	add.w	sl, r4, #26
 800ff08:	e7f2      	b.n	800fef0 <_printf_float+0x410>
 800ff0a:	2301      	movs	r3, #1
 800ff0c:	e7df      	b.n	800fece <_printf_float+0x3ee>
 800ff0e:	2301      	movs	r3, #1
 800ff10:	464a      	mov	r2, r9
 800ff12:	4631      	mov	r1, r6
 800ff14:	4628      	mov	r0, r5
 800ff16:	47b8      	blx	r7
 800ff18:	3001      	adds	r0, #1
 800ff1a:	f43f ae3e 	beq.w	800fb9a <_printf_float+0xba>
 800ff1e:	f108 0801 	add.w	r8, r8, #1
 800ff22:	68e3      	ldr	r3, [r4, #12]
 800ff24:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ff26:	1a9b      	subs	r3, r3, r2
 800ff28:	4543      	cmp	r3, r8
 800ff2a:	dcf0      	bgt.n	800ff0e <_printf_float+0x42e>
 800ff2c:	e6fc      	b.n	800fd28 <_printf_float+0x248>
 800ff2e:	f04f 0800 	mov.w	r8, #0
 800ff32:	f104 0919 	add.w	r9, r4, #25
 800ff36:	e7f4      	b.n	800ff22 <_printf_float+0x442>
 800ff38:	2900      	cmp	r1, #0
 800ff3a:	f43f ae8b 	beq.w	800fc54 <_printf_float+0x174>
 800ff3e:	2300      	movs	r3, #0
 800ff40:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800ff44:	ab09      	add	r3, sp, #36	; 0x24
 800ff46:	9300      	str	r3, [sp, #0]
 800ff48:	ec49 8b10 	vmov	d0, r8, r9
 800ff4c:	6022      	str	r2, [r4, #0]
 800ff4e:	f8cd a004 	str.w	sl, [sp, #4]
 800ff52:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ff56:	4628      	mov	r0, r5
 800ff58:	f7ff fd2e 	bl	800f9b8 <__cvt>
 800ff5c:	4680      	mov	r8, r0
 800ff5e:	e648      	b.n	800fbf2 <_printf_float+0x112>

0800ff60 <_printf_common>:
 800ff60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff64:	4691      	mov	r9, r2
 800ff66:	461f      	mov	r7, r3
 800ff68:	688a      	ldr	r2, [r1, #8]
 800ff6a:	690b      	ldr	r3, [r1, #16]
 800ff6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ff70:	4293      	cmp	r3, r2
 800ff72:	bfb8      	it	lt
 800ff74:	4613      	movlt	r3, r2
 800ff76:	f8c9 3000 	str.w	r3, [r9]
 800ff7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ff7e:	4606      	mov	r6, r0
 800ff80:	460c      	mov	r4, r1
 800ff82:	b112      	cbz	r2, 800ff8a <_printf_common+0x2a>
 800ff84:	3301      	adds	r3, #1
 800ff86:	f8c9 3000 	str.w	r3, [r9]
 800ff8a:	6823      	ldr	r3, [r4, #0]
 800ff8c:	0699      	lsls	r1, r3, #26
 800ff8e:	bf42      	ittt	mi
 800ff90:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ff94:	3302      	addmi	r3, #2
 800ff96:	f8c9 3000 	strmi.w	r3, [r9]
 800ff9a:	6825      	ldr	r5, [r4, #0]
 800ff9c:	f015 0506 	ands.w	r5, r5, #6
 800ffa0:	d107      	bne.n	800ffb2 <_printf_common+0x52>
 800ffa2:	f104 0a19 	add.w	sl, r4, #25
 800ffa6:	68e3      	ldr	r3, [r4, #12]
 800ffa8:	f8d9 2000 	ldr.w	r2, [r9]
 800ffac:	1a9b      	subs	r3, r3, r2
 800ffae:	42ab      	cmp	r3, r5
 800ffb0:	dc28      	bgt.n	8010004 <_printf_common+0xa4>
 800ffb2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ffb6:	6822      	ldr	r2, [r4, #0]
 800ffb8:	3300      	adds	r3, #0
 800ffba:	bf18      	it	ne
 800ffbc:	2301      	movne	r3, #1
 800ffbe:	0692      	lsls	r2, r2, #26
 800ffc0:	d42d      	bmi.n	801001e <_printf_common+0xbe>
 800ffc2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ffc6:	4639      	mov	r1, r7
 800ffc8:	4630      	mov	r0, r6
 800ffca:	47c0      	blx	r8
 800ffcc:	3001      	adds	r0, #1
 800ffce:	d020      	beq.n	8010012 <_printf_common+0xb2>
 800ffd0:	6823      	ldr	r3, [r4, #0]
 800ffd2:	68e5      	ldr	r5, [r4, #12]
 800ffd4:	f8d9 2000 	ldr.w	r2, [r9]
 800ffd8:	f003 0306 	and.w	r3, r3, #6
 800ffdc:	2b04      	cmp	r3, #4
 800ffde:	bf08      	it	eq
 800ffe0:	1aad      	subeq	r5, r5, r2
 800ffe2:	68a3      	ldr	r3, [r4, #8]
 800ffe4:	6922      	ldr	r2, [r4, #16]
 800ffe6:	bf0c      	ite	eq
 800ffe8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ffec:	2500      	movne	r5, #0
 800ffee:	4293      	cmp	r3, r2
 800fff0:	bfc4      	itt	gt
 800fff2:	1a9b      	subgt	r3, r3, r2
 800fff4:	18ed      	addgt	r5, r5, r3
 800fff6:	f04f 0900 	mov.w	r9, #0
 800fffa:	341a      	adds	r4, #26
 800fffc:	454d      	cmp	r5, r9
 800fffe:	d11a      	bne.n	8010036 <_printf_common+0xd6>
 8010000:	2000      	movs	r0, #0
 8010002:	e008      	b.n	8010016 <_printf_common+0xb6>
 8010004:	2301      	movs	r3, #1
 8010006:	4652      	mov	r2, sl
 8010008:	4639      	mov	r1, r7
 801000a:	4630      	mov	r0, r6
 801000c:	47c0      	blx	r8
 801000e:	3001      	adds	r0, #1
 8010010:	d103      	bne.n	801001a <_printf_common+0xba>
 8010012:	f04f 30ff 	mov.w	r0, #4294967295
 8010016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801001a:	3501      	adds	r5, #1
 801001c:	e7c3      	b.n	800ffa6 <_printf_common+0x46>
 801001e:	18e1      	adds	r1, r4, r3
 8010020:	1c5a      	adds	r2, r3, #1
 8010022:	2030      	movs	r0, #48	; 0x30
 8010024:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010028:	4422      	add	r2, r4
 801002a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801002e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010032:	3302      	adds	r3, #2
 8010034:	e7c5      	b.n	800ffc2 <_printf_common+0x62>
 8010036:	2301      	movs	r3, #1
 8010038:	4622      	mov	r2, r4
 801003a:	4639      	mov	r1, r7
 801003c:	4630      	mov	r0, r6
 801003e:	47c0      	blx	r8
 8010040:	3001      	adds	r0, #1
 8010042:	d0e6      	beq.n	8010012 <_printf_common+0xb2>
 8010044:	f109 0901 	add.w	r9, r9, #1
 8010048:	e7d8      	b.n	800fffc <_printf_common+0x9c>
	...

0801004c <_printf_i>:
 801004c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010050:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8010054:	460c      	mov	r4, r1
 8010056:	7e09      	ldrb	r1, [r1, #24]
 8010058:	b085      	sub	sp, #20
 801005a:	296e      	cmp	r1, #110	; 0x6e
 801005c:	4617      	mov	r7, r2
 801005e:	4606      	mov	r6, r0
 8010060:	4698      	mov	r8, r3
 8010062:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010064:	f000 80b3 	beq.w	80101ce <_printf_i+0x182>
 8010068:	d822      	bhi.n	80100b0 <_printf_i+0x64>
 801006a:	2963      	cmp	r1, #99	; 0x63
 801006c:	d036      	beq.n	80100dc <_printf_i+0x90>
 801006e:	d80a      	bhi.n	8010086 <_printf_i+0x3a>
 8010070:	2900      	cmp	r1, #0
 8010072:	f000 80b9 	beq.w	80101e8 <_printf_i+0x19c>
 8010076:	2958      	cmp	r1, #88	; 0x58
 8010078:	f000 8083 	beq.w	8010182 <_printf_i+0x136>
 801007c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010080:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8010084:	e032      	b.n	80100ec <_printf_i+0xa0>
 8010086:	2964      	cmp	r1, #100	; 0x64
 8010088:	d001      	beq.n	801008e <_printf_i+0x42>
 801008a:	2969      	cmp	r1, #105	; 0x69
 801008c:	d1f6      	bne.n	801007c <_printf_i+0x30>
 801008e:	6820      	ldr	r0, [r4, #0]
 8010090:	6813      	ldr	r3, [r2, #0]
 8010092:	0605      	lsls	r5, r0, #24
 8010094:	f103 0104 	add.w	r1, r3, #4
 8010098:	d52a      	bpl.n	80100f0 <_printf_i+0xa4>
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	6011      	str	r1, [r2, #0]
 801009e:	2b00      	cmp	r3, #0
 80100a0:	da03      	bge.n	80100aa <_printf_i+0x5e>
 80100a2:	222d      	movs	r2, #45	; 0x2d
 80100a4:	425b      	negs	r3, r3
 80100a6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80100aa:	486f      	ldr	r0, [pc, #444]	; (8010268 <_printf_i+0x21c>)
 80100ac:	220a      	movs	r2, #10
 80100ae:	e039      	b.n	8010124 <_printf_i+0xd8>
 80100b0:	2973      	cmp	r1, #115	; 0x73
 80100b2:	f000 809d 	beq.w	80101f0 <_printf_i+0x1a4>
 80100b6:	d808      	bhi.n	80100ca <_printf_i+0x7e>
 80100b8:	296f      	cmp	r1, #111	; 0x6f
 80100ba:	d020      	beq.n	80100fe <_printf_i+0xb2>
 80100bc:	2970      	cmp	r1, #112	; 0x70
 80100be:	d1dd      	bne.n	801007c <_printf_i+0x30>
 80100c0:	6823      	ldr	r3, [r4, #0]
 80100c2:	f043 0320 	orr.w	r3, r3, #32
 80100c6:	6023      	str	r3, [r4, #0]
 80100c8:	e003      	b.n	80100d2 <_printf_i+0x86>
 80100ca:	2975      	cmp	r1, #117	; 0x75
 80100cc:	d017      	beq.n	80100fe <_printf_i+0xb2>
 80100ce:	2978      	cmp	r1, #120	; 0x78
 80100d0:	d1d4      	bne.n	801007c <_printf_i+0x30>
 80100d2:	2378      	movs	r3, #120	; 0x78
 80100d4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80100d8:	4864      	ldr	r0, [pc, #400]	; (801026c <_printf_i+0x220>)
 80100da:	e055      	b.n	8010188 <_printf_i+0x13c>
 80100dc:	6813      	ldr	r3, [r2, #0]
 80100de:	1d19      	adds	r1, r3, #4
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	6011      	str	r1, [r2, #0]
 80100e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80100e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80100ec:	2301      	movs	r3, #1
 80100ee:	e08c      	b.n	801020a <_printf_i+0x1be>
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	6011      	str	r1, [r2, #0]
 80100f4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80100f8:	bf18      	it	ne
 80100fa:	b21b      	sxthne	r3, r3
 80100fc:	e7cf      	b.n	801009e <_printf_i+0x52>
 80100fe:	6813      	ldr	r3, [r2, #0]
 8010100:	6825      	ldr	r5, [r4, #0]
 8010102:	1d18      	adds	r0, r3, #4
 8010104:	6010      	str	r0, [r2, #0]
 8010106:	0628      	lsls	r0, r5, #24
 8010108:	d501      	bpl.n	801010e <_printf_i+0xc2>
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	e002      	b.n	8010114 <_printf_i+0xc8>
 801010e:	0668      	lsls	r0, r5, #25
 8010110:	d5fb      	bpl.n	801010a <_printf_i+0xbe>
 8010112:	881b      	ldrh	r3, [r3, #0]
 8010114:	4854      	ldr	r0, [pc, #336]	; (8010268 <_printf_i+0x21c>)
 8010116:	296f      	cmp	r1, #111	; 0x6f
 8010118:	bf14      	ite	ne
 801011a:	220a      	movne	r2, #10
 801011c:	2208      	moveq	r2, #8
 801011e:	2100      	movs	r1, #0
 8010120:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010124:	6865      	ldr	r5, [r4, #4]
 8010126:	60a5      	str	r5, [r4, #8]
 8010128:	2d00      	cmp	r5, #0
 801012a:	f2c0 8095 	blt.w	8010258 <_printf_i+0x20c>
 801012e:	6821      	ldr	r1, [r4, #0]
 8010130:	f021 0104 	bic.w	r1, r1, #4
 8010134:	6021      	str	r1, [r4, #0]
 8010136:	2b00      	cmp	r3, #0
 8010138:	d13d      	bne.n	80101b6 <_printf_i+0x16a>
 801013a:	2d00      	cmp	r5, #0
 801013c:	f040 808e 	bne.w	801025c <_printf_i+0x210>
 8010140:	4665      	mov	r5, ip
 8010142:	2a08      	cmp	r2, #8
 8010144:	d10b      	bne.n	801015e <_printf_i+0x112>
 8010146:	6823      	ldr	r3, [r4, #0]
 8010148:	07db      	lsls	r3, r3, #31
 801014a:	d508      	bpl.n	801015e <_printf_i+0x112>
 801014c:	6923      	ldr	r3, [r4, #16]
 801014e:	6862      	ldr	r2, [r4, #4]
 8010150:	429a      	cmp	r2, r3
 8010152:	bfde      	ittt	le
 8010154:	2330      	movle	r3, #48	; 0x30
 8010156:	f805 3c01 	strble.w	r3, [r5, #-1]
 801015a:	f105 35ff 	addle.w	r5, r5, #4294967295
 801015e:	ebac 0305 	sub.w	r3, ip, r5
 8010162:	6123      	str	r3, [r4, #16]
 8010164:	f8cd 8000 	str.w	r8, [sp]
 8010168:	463b      	mov	r3, r7
 801016a:	aa03      	add	r2, sp, #12
 801016c:	4621      	mov	r1, r4
 801016e:	4630      	mov	r0, r6
 8010170:	f7ff fef6 	bl	800ff60 <_printf_common>
 8010174:	3001      	adds	r0, #1
 8010176:	d14d      	bne.n	8010214 <_printf_i+0x1c8>
 8010178:	f04f 30ff 	mov.w	r0, #4294967295
 801017c:	b005      	add	sp, #20
 801017e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010182:	4839      	ldr	r0, [pc, #228]	; (8010268 <_printf_i+0x21c>)
 8010184:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8010188:	6813      	ldr	r3, [r2, #0]
 801018a:	6821      	ldr	r1, [r4, #0]
 801018c:	1d1d      	adds	r5, r3, #4
 801018e:	681b      	ldr	r3, [r3, #0]
 8010190:	6015      	str	r5, [r2, #0]
 8010192:	060a      	lsls	r2, r1, #24
 8010194:	d50b      	bpl.n	80101ae <_printf_i+0x162>
 8010196:	07ca      	lsls	r2, r1, #31
 8010198:	bf44      	itt	mi
 801019a:	f041 0120 	orrmi.w	r1, r1, #32
 801019e:	6021      	strmi	r1, [r4, #0]
 80101a0:	b91b      	cbnz	r3, 80101aa <_printf_i+0x15e>
 80101a2:	6822      	ldr	r2, [r4, #0]
 80101a4:	f022 0220 	bic.w	r2, r2, #32
 80101a8:	6022      	str	r2, [r4, #0]
 80101aa:	2210      	movs	r2, #16
 80101ac:	e7b7      	b.n	801011e <_printf_i+0xd2>
 80101ae:	064d      	lsls	r5, r1, #25
 80101b0:	bf48      	it	mi
 80101b2:	b29b      	uxthmi	r3, r3
 80101b4:	e7ef      	b.n	8010196 <_printf_i+0x14a>
 80101b6:	4665      	mov	r5, ip
 80101b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80101bc:	fb02 3311 	mls	r3, r2, r1, r3
 80101c0:	5cc3      	ldrb	r3, [r0, r3]
 80101c2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80101c6:	460b      	mov	r3, r1
 80101c8:	2900      	cmp	r1, #0
 80101ca:	d1f5      	bne.n	80101b8 <_printf_i+0x16c>
 80101cc:	e7b9      	b.n	8010142 <_printf_i+0xf6>
 80101ce:	6813      	ldr	r3, [r2, #0]
 80101d0:	6825      	ldr	r5, [r4, #0]
 80101d2:	6961      	ldr	r1, [r4, #20]
 80101d4:	1d18      	adds	r0, r3, #4
 80101d6:	6010      	str	r0, [r2, #0]
 80101d8:	0628      	lsls	r0, r5, #24
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	d501      	bpl.n	80101e2 <_printf_i+0x196>
 80101de:	6019      	str	r1, [r3, #0]
 80101e0:	e002      	b.n	80101e8 <_printf_i+0x19c>
 80101e2:	066a      	lsls	r2, r5, #25
 80101e4:	d5fb      	bpl.n	80101de <_printf_i+0x192>
 80101e6:	8019      	strh	r1, [r3, #0]
 80101e8:	2300      	movs	r3, #0
 80101ea:	6123      	str	r3, [r4, #16]
 80101ec:	4665      	mov	r5, ip
 80101ee:	e7b9      	b.n	8010164 <_printf_i+0x118>
 80101f0:	6813      	ldr	r3, [r2, #0]
 80101f2:	1d19      	adds	r1, r3, #4
 80101f4:	6011      	str	r1, [r2, #0]
 80101f6:	681d      	ldr	r5, [r3, #0]
 80101f8:	6862      	ldr	r2, [r4, #4]
 80101fa:	2100      	movs	r1, #0
 80101fc:	4628      	mov	r0, r5
 80101fe:	f7f0 f807 	bl	8000210 <memchr>
 8010202:	b108      	cbz	r0, 8010208 <_printf_i+0x1bc>
 8010204:	1b40      	subs	r0, r0, r5
 8010206:	6060      	str	r0, [r4, #4]
 8010208:	6863      	ldr	r3, [r4, #4]
 801020a:	6123      	str	r3, [r4, #16]
 801020c:	2300      	movs	r3, #0
 801020e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010212:	e7a7      	b.n	8010164 <_printf_i+0x118>
 8010214:	6923      	ldr	r3, [r4, #16]
 8010216:	462a      	mov	r2, r5
 8010218:	4639      	mov	r1, r7
 801021a:	4630      	mov	r0, r6
 801021c:	47c0      	blx	r8
 801021e:	3001      	adds	r0, #1
 8010220:	d0aa      	beq.n	8010178 <_printf_i+0x12c>
 8010222:	6823      	ldr	r3, [r4, #0]
 8010224:	079b      	lsls	r3, r3, #30
 8010226:	d413      	bmi.n	8010250 <_printf_i+0x204>
 8010228:	68e0      	ldr	r0, [r4, #12]
 801022a:	9b03      	ldr	r3, [sp, #12]
 801022c:	4298      	cmp	r0, r3
 801022e:	bfb8      	it	lt
 8010230:	4618      	movlt	r0, r3
 8010232:	e7a3      	b.n	801017c <_printf_i+0x130>
 8010234:	2301      	movs	r3, #1
 8010236:	464a      	mov	r2, r9
 8010238:	4639      	mov	r1, r7
 801023a:	4630      	mov	r0, r6
 801023c:	47c0      	blx	r8
 801023e:	3001      	adds	r0, #1
 8010240:	d09a      	beq.n	8010178 <_printf_i+0x12c>
 8010242:	3501      	adds	r5, #1
 8010244:	68e3      	ldr	r3, [r4, #12]
 8010246:	9a03      	ldr	r2, [sp, #12]
 8010248:	1a9b      	subs	r3, r3, r2
 801024a:	42ab      	cmp	r3, r5
 801024c:	dcf2      	bgt.n	8010234 <_printf_i+0x1e8>
 801024e:	e7eb      	b.n	8010228 <_printf_i+0x1dc>
 8010250:	2500      	movs	r5, #0
 8010252:	f104 0919 	add.w	r9, r4, #25
 8010256:	e7f5      	b.n	8010244 <_printf_i+0x1f8>
 8010258:	2b00      	cmp	r3, #0
 801025a:	d1ac      	bne.n	80101b6 <_printf_i+0x16a>
 801025c:	7803      	ldrb	r3, [r0, #0]
 801025e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010262:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010266:	e76c      	b.n	8010142 <_printf_i+0xf6>
 8010268:	08014cec 	.word	0x08014cec
 801026c:	08014cfd 	.word	0x08014cfd

08010270 <_scanf_float>:
 8010270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010274:	469a      	mov	sl, r3
 8010276:	688b      	ldr	r3, [r1, #8]
 8010278:	4616      	mov	r6, r2
 801027a:	1e5a      	subs	r2, r3, #1
 801027c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8010280:	b087      	sub	sp, #28
 8010282:	bf83      	ittte	hi
 8010284:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8010288:	189b      	addhi	r3, r3, r2
 801028a:	9301      	strhi	r3, [sp, #4]
 801028c:	2300      	movls	r3, #0
 801028e:	bf86      	itte	hi
 8010290:	f240 135d 	movwhi	r3, #349	; 0x15d
 8010294:	608b      	strhi	r3, [r1, #8]
 8010296:	9301      	strls	r3, [sp, #4]
 8010298:	680b      	ldr	r3, [r1, #0]
 801029a:	4688      	mov	r8, r1
 801029c:	f04f 0b00 	mov.w	fp, #0
 80102a0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80102a4:	f848 3b1c 	str.w	r3, [r8], #28
 80102a8:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80102ac:	4607      	mov	r7, r0
 80102ae:	460c      	mov	r4, r1
 80102b0:	4645      	mov	r5, r8
 80102b2:	465a      	mov	r2, fp
 80102b4:	46d9      	mov	r9, fp
 80102b6:	f8cd b008 	str.w	fp, [sp, #8]
 80102ba:	68a1      	ldr	r1, [r4, #8]
 80102bc:	b181      	cbz	r1, 80102e0 <_scanf_float+0x70>
 80102be:	6833      	ldr	r3, [r6, #0]
 80102c0:	781b      	ldrb	r3, [r3, #0]
 80102c2:	2b49      	cmp	r3, #73	; 0x49
 80102c4:	d071      	beq.n	80103aa <_scanf_float+0x13a>
 80102c6:	d84d      	bhi.n	8010364 <_scanf_float+0xf4>
 80102c8:	2b39      	cmp	r3, #57	; 0x39
 80102ca:	d840      	bhi.n	801034e <_scanf_float+0xde>
 80102cc:	2b31      	cmp	r3, #49	; 0x31
 80102ce:	f080 8088 	bcs.w	80103e2 <_scanf_float+0x172>
 80102d2:	2b2d      	cmp	r3, #45	; 0x2d
 80102d4:	f000 8090 	beq.w	80103f8 <_scanf_float+0x188>
 80102d8:	d815      	bhi.n	8010306 <_scanf_float+0x96>
 80102da:	2b2b      	cmp	r3, #43	; 0x2b
 80102dc:	f000 808c 	beq.w	80103f8 <_scanf_float+0x188>
 80102e0:	f1b9 0f00 	cmp.w	r9, #0
 80102e4:	d003      	beq.n	80102ee <_scanf_float+0x7e>
 80102e6:	6823      	ldr	r3, [r4, #0]
 80102e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80102ec:	6023      	str	r3, [r4, #0]
 80102ee:	3a01      	subs	r2, #1
 80102f0:	2a01      	cmp	r2, #1
 80102f2:	f200 80ea 	bhi.w	80104ca <_scanf_float+0x25a>
 80102f6:	4545      	cmp	r5, r8
 80102f8:	f200 80dc 	bhi.w	80104b4 <_scanf_float+0x244>
 80102fc:	2601      	movs	r6, #1
 80102fe:	4630      	mov	r0, r6
 8010300:	b007      	add	sp, #28
 8010302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010306:	2b2e      	cmp	r3, #46	; 0x2e
 8010308:	f000 809f 	beq.w	801044a <_scanf_float+0x1da>
 801030c:	2b30      	cmp	r3, #48	; 0x30
 801030e:	d1e7      	bne.n	80102e0 <_scanf_float+0x70>
 8010310:	6820      	ldr	r0, [r4, #0]
 8010312:	f410 7f80 	tst.w	r0, #256	; 0x100
 8010316:	d064      	beq.n	80103e2 <_scanf_float+0x172>
 8010318:	9b01      	ldr	r3, [sp, #4]
 801031a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 801031e:	6020      	str	r0, [r4, #0]
 8010320:	f109 0901 	add.w	r9, r9, #1
 8010324:	b11b      	cbz	r3, 801032e <_scanf_float+0xbe>
 8010326:	3b01      	subs	r3, #1
 8010328:	3101      	adds	r1, #1
 801032a:	9301      	str	r3, [sp, #4]
 801032c:	60a1      	str	r1, [r4, #8]
 801032e:	68a3      	ldr	r3, [r4, #8]
 8010330:	3b01      	subs	r3, #1
 8010332:	60a3      	str	r3, [r4, #8]
 8010334:	6923      	ldr	r3, [r4, #16]
 8010336:	3301      	adds	r3, #1
 8010338:	6123      	str	r3, [r4, #16]
 801033a:	6873      	ldr	r3, [r6, #4]
 801033c:	3b01      	subs	r3, #1
 801033e:	2b00      	cmp	r3, #0
 8010340:	6073      	str	r3, [r6, #4]
 8010342:	f340 80ac 	ble.w	801049e <_scanf_float+0x22e>
 8010346:	6833      	ldr	r3, [r6, #0]
 8010348:	3301      	adds	r3, #1
 801034a:	6033      	str	r3, [r6, #0]
 801034c:	e7b5      	b.n	80102ba <_scanf_float+0x4a>
 801034e:	2b45      	cmp	r3, #69	; 0x45
 8010350:	f000 8085 	beq.w	801045e <_scanf_float+0x1ee>
 8010354:	2b46      	cmp	r3, #70	; 0x46
 8010356:	d06a      	beq.n	801042e <_scanf_float+0x1be>
 8010358:	2b41      	cmp	r3, #65	; 0x41
 801035a:	d1c1      	bne.n	80102e0 <_scanf_float+0x70>
 801035c:	2a01      	cmp	r2, #1
 801035e:	d1bf      	bne.n	80102e0 <_scanf_float+0x70>
 8010360:	2202      	movs	r2, #2
 8010362:	e046      	b.n	80103f2 <_scanf_float+0x182>
 8010364:	2b65      	cmp	r3, #101	; 0x65
 8010366:	d07a      	beq.n	801045e <_scanf_float+0x1ee>
 8010368:	d818      	bhi.n	801039c <_scanf_float+0x12c>
 801036a:	2b54      	cmp	r3, #84	; 0x54
 801036c:	d066      	beq.n	801043c <_scanf_float+0x1cc>
 801036e:	d811      	bhi.n	8010394 <_scanf_float+0x124>
 8010370:	2b4e      	cmp	r3, #78	; 0x4e
 8010372:	d1b5      	bne.n	80102e0 <_scanf_float+0x70>
 8010374:	2a00      	cmp	r2, #0
 8010376:	d146      	bne.n	8010406 <_scanf_float+0x196>
 8010378:	f1b9 0f00 	cmp.w	r9, #0
 801037c:	d145      	bne.n	801040a <_scanf_float+0x19a>
 801037e:	6821      	ldr	r1, [r4, #0]
 8010380:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8010384:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8010388:	d13f      	bne.n	801040a <_scanf_float+0x19a>
 801038a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801038e:	6021      	str	r1, [r4, #0]
 8010390:	2201      	movs	r2, #1
 8010392:	e02e      	b.n	80103f2 <_scanf_float+0x182>
 8010394:	2b59      	cmp	r3, #89	; 0x59
 8010396:	d01e      	beq.n	80103d6 <_scanf_float+0x166>
 8010398:	2b61      	cmp	r3, #97	; 0x61
 801039a:	e7de      	b.n	801035a <_scanf_float+0xea>
 801039c:	2b6e      	cmp	r3, #110	; 0x6e
 801039e:	d0e9      	beq.n	8010374 <_scanf_float+0x104>
 80103a0:	d815      	bhi.n	80103ce <_scanf_float+0x15e>
 80103a2:	2b66      	cmp	r3, #102	; 0x66
 80103a4:	d043      	beq.n	801042e <_scanf_float+0x1be>
 80103a6:	2b69      	cmp	r3, #105	; 0x69
 80103a8:	d19a      	bne.n	80102e0 <_scanf_float+0x70>
 80103aa:	f1bb 0f00 	cmp.w	fp, #0
 80103ae:	d138      	bne.n	8010422 <_scanf_float+0x1b2>
 80103b0:	f1b9 0f00 	cmp.w	r9, #0
 80103b4:	d197      	bne.n	80102e6 <_scanf_float+0x76>
 80103b6:	6821      	ldr	r1, [r4, #0]
 80103b8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80103bc:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80103c0:	d195      	bne.n	80102ee <_scanf_float+0x7e>
 80103c2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80103c6:	6021      	str	r1, [r4, #0]
 80103c8:	f04f 0b01 	mov.w	fp, #1
 80103cc:	e011      	b.n	80103f2 <_scanf_float+0x182>
 80103ce:	2b74      	cmp	r3, #116	; 0x74
 80103d0:	d034      	beq.n	801043c <_scanf_float+0x1cc>
 80103d2:	2b79      	cmp	r3, #121	; 0x79
 80103d4:	d184      	bne.n	80102e0 <_scanf_float+0x70>
 80103d6:	f1bb 0f07 	cmp.w	fp, #7
 80103da:	d181      	bne.n	80102e0 <_scanf_float+0x70>
 80103dc:	f04f 0b08 	mov.w	fp, #8
 80103e0:	e007      	b.n	80103f2 <_scanf_float+0x182>
 80103e2:	eb12 0f0b 	cmn.w	r2, fp
 80103e6:	f47f af7b 	bne.w	80102e0 <_scanf_float+0x70>
 80103ea:	6821      	ldr	r1, [r4, #0]
 80103ec:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80103f0:	6021      	str	r1, [r4, #0]
 80103f2:	702b      	strb	r3, [r5, #0]
 80103f4:	3501      	adds	r5, #1
 80103f6:	e79a      	b.n	801032e <_scanf_float+0xbe>
 80103f8:	6821      	ldr	r1, [r4, #0]
 80103fa:	0608      	lsls	r0, r1, #24
 80103fc:	f57f af70 	bpl.w	80102e0 <_scanf_float+0x70>
 8010400:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8010404:	e7f4      	b.n	80103f0 <_scanf_float+0x180>
 8010406:	2a02      	cmp	r2, #2
 8010408:	d047      	beq.n	801049a <_scanf_float+0x22a>
 801040a:	f1bb 0f01 	cmp.w	fp, #1
 801040e:	d003      	beq.n	8010418 <_scanf_float+0x1a8>
 8010410:	f1bb 0f04 	cmp.w	fp, #4
 8010414:	f47f af64 	bne.w	80102e0 <_scanf_float+0x70>
 8010418:	f10b 0b01 	add.w	fp, fp, #1
 801041c:	fa5f fb8b 	uxtb.w	fp, fp
 8010420:	e7e7      	b.n	80103f2 <_scanf_float+0x182>
 8010422:	f1bb 0f03 	cmp.w	fp, #3
 8010426:	d0f7      	beq.n	8010418 <_scanf_float+0x1a8>
 8010428:	f1bb 0f05 	cmp.w	fp, #5
 801042c:	e7f2      	b.n	8010414 <_scanf_float+0x1a4>
 801042e:	f1bb 0f02 	cmp.w	fp, #2
 8010432:	f47f af55 	bne.w	80102e0 <_scanf_float+0x70>
 8010436:	f04f 0b03 	mov.w	fp, #3
 801043a:	e7da      	b.n	80103f2 <_scanf_float+0x182>
 801043c:	f1bb 0f06 	cmp.w	fp, #6
 8010440:	f47f af4e 	bne.w	80102e0 <_scanf_float+0x70>
 8010444:	f04f 0b07 	mov.w	fp, #7
 8010448:	e7d3      	b.n	80103f2 <_scanf_float+0x182>
 801044a:	6821      	ldr	r1, [r4, #0]
 801044c:	0588      	lsls	r0, r1, #22
 801044e:	f57f af47 	bpl.w	80102e0 <_scanf_float+0x70>
 8010452:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8010456:	6021      	str	r1, [r4, #0]
 8010458:	f8cd 9008 	str.w	r9, [sp, #8]
 801045c:	e7c9      	b.n	80103f2 <_scanf_float+0x182>
 801045e:	6821      	ldr	r1, [r4, #0]
 8010460:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8010464:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8010468:	d006      	beq.n	8010478 <_scanf_float+0x208>
 801046a:	0548      	lsls	r0, r1, #21
 801046c:	f57f af38 	bpl.w	80102e0 <_scanf_float+0x70>
 8010470:	f1b9 0f00 	cmp.w	r9, #0
 8010474:	f43f af3b 	beq.w	80102ee <_scanf_float+0x7e>
 8010478:	0588      	lsls	r0, r1, #22
 801047a:	bf58      	it	pl
 801047c:	9802      	ldrpl	r0, [sp, #8]
 801047e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8010482:	bf58      	it	pl
 8010484:	eba9 0000 	subpl.w	r0, r9, r0
 8010488:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 801048c:	bf58      	it	pl
 801048e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8010492:	6021      	str	r1, [r4, #0]
 8010494:	f04f 0900 	mov.w	r9, #0
 8010498:	e7ab      	b.n	80103f2 <_scanf_float+0x182>
 801049a:	2203      	movs	r2, #3
 801049c:	e7a9      	b.n	80103f2 <_scanf_float+0x182>
 801049e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80104a2:	9205      	str	r2, [sp, #20]
 80104a4:	4631      	mov	r1, r6
 80104a6:	4638      	mov	r0, r7
 80104a8:	4798      	blx	r3
 80104aa:	9a05      	ldr	r2, [sp, #20]
 80104ac:	2800      	cmp	r0, #0
 80104ae:	f43f af04 	beq.w	80102ba <_scanf_float+0x4a>
 80104b2:	e715      	b.n	80102e0 <_scanf_float+0x70>
 80104b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80104b8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80104bc:	4632      	mov	r2, r6
 80104be:	4638      	mov	r0, r7
 80104c0:	4798      	blx	r3
 80104c2:	6923      	ldr	r3, [r4, #16]
 80104c4:	3b01      	subs	r3, #1
 80104c6:	6123      	str	r3, [r4, #16]
 80104c8:	e715      	b.n	80102f6 <_scanf_float+0x86>
 80104ca:	f10b 33ff 	add.w	r3, fp, #4294967295
 80104ce:	2b06      	cmp	r3, #6
 80104d0:	d80a      	bhi.n	80104e8 <_scanf_float+0x278>
 80104d2:	f1bb 0f02 	cmp.w	fp, #2
 80104d6:	d968      	bls.n	80105aa <_scanf_float+0x33a>
 80104d8:	f1ab 0b03 	sub.w	fp, fp, #3
 80104dc:	fa5f fb8b 	uxtb.w	fp, fp
 80104e0:	eba5 0b0b 	sub.w	fp, r5, fp
 80104e4:	455d      	cmp	r5, fp
 80104e6:	d14b      	bne.n	8010580 <_scanf_float+0x310>
 80104e8:	6823      	ldr	r3, [r4, #0]
 80104ea:	05da      	lsls	r2, r3, #23
 80104ec:	d51f      	bpl.n	801052e <_scanf_float+0x2be>
 80104ee:	055b      	lsls	r3, r3, #21
 80104f0:	d468      	bmi.n	80105c4 <_scanf_float+0x354>
 80104f2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80104f6:	6923      	ldr	r3, [r4, #16]
 80104f8:	2965      	cmp	r1, #101	; 0x65
 80104fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80104fe:	f105 3bff 	add.w	fp, r5, #4294967295
 8010502:	6123      	str	r3, [r4, #16]
 8010504:	d00d      	beq.n	8010522 <_scanf_float+0x2b2>
 8010506:	2945      	cmp	r1, #69	; 0x45
 8010508:	d00b      	beq.n	8010522 <_scanf_float+0x2b2>
 801050a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801050e:	4632      	mov	r2, r6
 8010510:	4638      	mov	r0, r7
 8010512:	4798      	blx	r3
 8010514:	6923      	ldr	r3, [r4, #16]
 8010516:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 801051a:	3b01      	subs	r3, #1
 801051c:	f1a5 0b02 	sub.w	fp, r5, #2
 8010520:	6123      	str	r3, [r4, #16]
 8010522:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010526:	4632      	mov	r2, r6
 8010528:	4638      	mov	r0, r7
 801052a:	4798      	blx	r3
 801052c:	465d      	mov	r5, fp
 801052e:	6826      	ldr	r6, [r4, #0]
 8010530:	f016 0610 	ands.w	r6, r6, #16
 8010534:	d17a      	bne.n	801062c <_scanf_float+0x3bc>
 8010536:	702e      	strb	r6, [r5, #0]
 8010538:	6823      	ldr	r3, [r4, #0]
 801053a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801053e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010542:	d142      	bne.n	80105ca <_scanf_float+0x35a>
 8010544:	9b02      	ldr	r3, [sp, #8]
 8010546:	eba9 0303 	sub.w	r3, r9, r3
 801054a:	425a      	negs	r2, r3
 801054c:	2b00      	cmp	r3, #0
 801054e:	d149      	bne.n	80105e4 <_scanf_float+0x374>
 8010550:	2200      	movs	r2, #0
 8010552:	4641      	mov	r1, r8
 8010554:	4638      	mov	r0, r7
 8010556:	f000 ffcb 	bl	80114f0 <_strtod_r>
 801055a:	6825      	ldr	r5, [r4, #0]
 801055c:	f8da 3000 	ldr.w	r3, [sl]
 8010560:	f015 0f02 	tst.w	r5, #2
 8010564:	f103 0204 	add.w	r2, r3, #4
 8010568:	ec59 8b10 	vmov	r8, r9, d0
 801056c:	f8ca 2000 	str.w	r2, [sl]
 8010570:	d043      	beq.n	80105fa <_scanf_float+0x38a>
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	e9c3 8900 	strd	r8, r9, [r3]
 8010578:	68e3      	ldr	r3, [r4, #12]
 801057a:	3301      	adds	r3, #1
 801057c:	60e3      	str	r3, [r4, #12]
 801057e:	e6be      	b.n	80102fe <_scanf_float+0x8e>
 8010580:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010584:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8010588:	4632      	mov	r2, r6
 801058a:	4638      	mov	r0, r7
 801058c:	4798      	blx	r3
 801058e:	6923      	ldr	r3, [r4, #16]
 8010590:	3b01      	subs	r3, #1
 8010592:	6123      	str	r3, [r4, #16]
 8010594:	e7a6      	b.n	80104e4 <_scanf_float+0x274>
 8010596:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801059a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801059e:	4632      	mov	r2, r6
 80105a0:	4638      	mov	r0, r7
 80105a2:	4798      	blx	r3
 80105a4:	6923      	ldr	r3, [r4, #16]
 80105a6:	3b01      	subs	r3, #1
 80105a8:	6123      	str	r3, [r4, #16]
 80105aa:	4545      	cmp	r5, r8
 80105ac:	d8f3      	bhi.n	8010596 <_scanf_float+0x326>
 80105ae:	e6a5      	b.n	80102fc <_scanf_float+0x8c>
 80105b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80105b4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80105b8:	4632      	mov	r2, r6
 80105ba:	4638      	mov	r0, r7
 80105bc:	4798      	blx	r3
 80105be:	6923      	ldr	r3, [r4, #16]
 80105c0:	3b01      	subs	r3, #1
 80105c2:	6123      	str	r3, [r4, #16]
 80105c4:	4545      	cmp	r5, r8
 80105c6:	d8f3      	bhi.n	80105b0 <_scanf_float+0x340>
 80105c8:	e698      	b.n	80102fc <_scanf_float+0x8c>
 80105ca:	9b03      	ldr	r3, [sp, #12]
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d0bf      	beq.n	8010550 <_scanf_float+0x2e0>
 80105d0:	9904      	ldr	r1, [sp, #16]
 80105d2:	230a      	movs	r3, #10
 80105d4:	4632      	mov	r2, r6
 80105d6:	3101      	adds	r1, #1
 80105d8:	4638      	mov	r0, r7
 80105da:	f001 f815 	bl	8011608 <_strtol_r>
 80105de:	9b03      	ldr	r3, [sp, #12]
 80105e0:	9d04      	ldr	r5, [sp, #16]
 80105e2:	1ac2      	subs	r2, r0, r3
 80105e4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80105e8:	429d      	cmp	r5, r3
 80105ea:	bf28      	it	cs
 80105ec:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80105f0:	490f      	ldr	r1, [pc, #60]	; (8010630 <_scanf_float+0x3c0>)
 80105f2:	4628      	mov	r0, r5
 80105f4:	f000 f8d4 	bl	80107a0 <siprintf>
 80105f8:	e7aa      	b.n	8010550 <_scanf_float+0x2e0>
 80105fa:	f015 0504 	ands.w	r5, r5, #4
 80105fe:	d1b8      	bne.n	8010572 <_scanf_float+0x302>
 8010600:	681f      	ldr	r7, [r3, #0]
 8010602:	ee10 2a10 	vmov	r2, s0
 8010606:	464b      	mov	r3, r9
 8010608:	ee10 0a10 	vmov	r0, s0
 801060c:	4649      	mov	r1, r9
 801060e:	f7f0 faa5 	bl	8000b5c <__aeabi_dcmpun>
 8010612:	b128      	cbz	r0, 8010620 <_scanf_float+0x3b0>
 8010614:	4628      	mov	r0, r5
 8010616:	f000 f889 	bl	801072c <nanf>
 801061a:	ed87 0a00 	vstr	s0, [r7]
 801061e:	e7ab      	b.n	8010578 <_scanf_float+0x308>
 8010620:	4640      	mov	r0, r8
 8010622:	4649      	mov	r1, r9
 8010624:	f7f0 faf8 	bl	8000c18 <__aeabi_d2f>
 8010628:	6038      	str	r0, [r7, #0]
 801062a:	e7a5      	b.n	8010578 <_scanf_float+0x308>
 801062c:	2600      	movs	r6, #0
 801062e:	e666      	b.n	80102fe <_scanf_float+0x8e>
 8010630:	08014d0e 	.word	0x08014d0e

08010634 <iprintf>:
 8010634:	b40f      	push	{r0, r1, r2, r3}
 8010636:	4b0a      	ldr	r3, [pc, #40]	; (8010660 <iprintf+0x2c>)
 8010638:	b513      	push	{r0, r1, r4, lr}
 801063a:	681c      	ldr	r4, [r3, #0]
 801063c:	b124      	cbz	r4, 8010648 <iprintf+0x14>
 801063e:	69a3      	ldr	r3, [r4, #24]
 8010640:	b913      	cbnz	r3, 8010648 <iprintf+0x14>
 8010642:	4620      	mov	r0, r4
 8010644:	f002 f828 	bl	8012698 <__sinit>
 8010648:	ab05      	add	r3, sp, #20
 801064a:	9a04      	ldr	r2, [sp, #16]
 801064c:	68a1      	ldr	r1, [r4, #8]
 801064e:	9301      	str	r3, [sp, #4]
 8010650:	4620      	mov	r0, r4
 8010652:	f003 fc69 	bl	8013f28 <_vfiprintf_r>
 8010656:	b002      	add	sp, #8
 8010658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801065c:	b004      	add	sp, #16
 801065e:	4770      	bx	lr
 8010660:	2000000c 	.word	0x2000000c

08010664 <_puts_r>:
 8010664:	b570      	push	{r4, r5, r6, lr}
 8010666:	460e      	mov	r6, r1
 8010668:	4605      	mov	r5, r0
 801066a:	b118      	cbz	r0, 8010674 <_puts_r+0x10>
 801066c:	6983      	ldr	r3, [r0, #24]
 801066e:	b90b      	cbnz	r3, 8010674 <_puts_r+0x10>
 8010670:	f002 f812 	bl	8012698 <__sinit>
 8010674:	69ab      	ldr	r3, [r5, #24]
 8010676:	68ac      	ldr	r4, [r5, #8]
 8010678:	b913      	cbnz	r3, 8010680 <_puts_r+0x1c>
 801067a:	4628      	mov	r0, r5
 801067c:	f002 f80c 	bl	8012698 <__sinit>
 8010680:	4b23      	ldr	r3, [pc, #140]	; (8010710 <_puts_r+0xac>)
 8010682:	429c      	cmp	r4, r3
 8010684:	d117      	bne.n	80106b6 <_puts_r+0x52>
 8010686:	686c      	ldr	r4, [r5, #4]
 8010688:	89a3      	ldrh	r3, [r4, #12]
 801068a:	071b      	lsls	r3, r3, #28
 801068c:	d51d      	bpl.n	80106ca <_puts_r+0x66>
 801068e:	6923      	ldr	r3, [r4, #16]
 8010690:	b1db      	cbz	r3, 80106ca <_puts_r+0x66>
 8010692:	3e01      	subs	r6, #1
 8010694:	68a3      	ldr	r3, [r4, #8]
 8010696:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801069a:	3b01      	subs	r3, #1
 801069c:	60a3      	str	r3, [r4, #8]
 801069e:	b9e9      	cbnz	r1, 80106dc <_puts_r+0x78>
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	da2e      	bge.n	8010702 <_puts_r+0x9e>
 80106a4:	4622      	mov	r2, r4
 80106a6:	210a      	movs	r1, #10
 80106a8:	4628      	mov	r0, r5
 80106aa:	f000 ffdf 	bl	801166c <__swbuf_r>
 80106ae:	3001      	adds	r0, #1
 80106b0:	d011      	beq.n	80106d6 <_puts_r+0x72>
 80106b2:	200a      	movs	r0, #10
 80106b4:	e011      	b.n	80106da <_puts_r+0x76>
 80106b6:	4b17      	ldr	r3, [pc, #92]	; (8010714 <_puts_r+0xb0>)
 80106b8:	429c      	cmp	r4, r3
 80106ba:	d101      	bne.n	80106c0 <_puts_r+0x5c>
 80106bc:	68ac      	ldr	r4, [r5, #8]
 80106be:	e7e3      	b.n	8010688 <_puts_r+0x24>
 80106c0:	4b15      	ldr	r3, [pc, #84]	; (8010718 <_puts_r+0xb4>)
 80106c2:	429c      	cmp	r4, r3
 80106c4:	bf08      	it	eq
 80106c6:	68ec      	ldreq	r4, [r5, #12]
 80106c8:	e7de      	b.n	8010688 <_puts_r+0x24>
 80106ca:	4621      	mov	r1, r4
 80106cc:	4628      	mov	r0, r5
 80106ce:	f001 f831 	bl	8011734 <__swsetup_r>
 80106d2:	2800      	cmp	r0, #0
 80106d4:	d0dd      	beq.n	8010692 <_puts_r+0x2e>
 80106d6:	f04f 30ff 	mov.w	r0, #4294967295
 80106da:	bd70      	pop	{r4, r5, r6, pc}
 80106dc:	2b00      	cmp	r3, #0
 80106de:	da04      	bge.n	80106ea <_puts_r+0x86>
 80106e0:	69a2      	ldr	r2, [r4, #24]
 80106e2:	429a      	cmp	r2, r3
 80106e4:	dc06      	bgt.n	80106f4 <_puts_r+0x90>
 80106e6:	290a      	cmp	r1, #10
 80106e8:	d004      	beq.n	80106f4 <_puts_r+0x90>
 80106ea:	6823      	ldr	r3, [r4, #0]
 80106ec:	1c5a      	adds	r2, r3, #1
 80106ee:	6022      	str	r2, [r4, #0]
 80106f0:	7019      	strb	r1, [r3, #0]
 80106f2:	e7cf      	b.n	8010694 <_puts_r+0x30>
 80106f4:	4622      	mov	r2, r4
 80106f6:	4628      	mov	r0, r5
 80106f8:	f000 ffb8 	bl	801166c <__swbuf_r>
 80106fc:	3001      	adds	r0, #1
 80106fe:	d1c9      	bne.n	8010694 <_puts_r+0x30>
 8010700:	e7e9      	b.n	80106d6 <_puts_r+0x72>
 8010702:	6823      	ldr	r3, [r4, #0]
 8010704:	200a      	movs	r0, #10
 8010706:	1c5a      	adds	r2, r3, #1
 8010708:	6022      	str	r2, [r4, #0]
 801070a:	7018      	strb	r0, [r3, #0]
 801070c:	e7e5      	b.n	80106da <_puts_r+0x76>
 801070e:	bf00      	nop
 8010710:	08014d98 	.word	0x08014d98
 8010714:	08014db8 	.word	0x08014db8
 8010718:	08014d78 	.word	0x08014d78

0801071c <puts>:
 801071c:	4b02      	ldr	r3, [pc, #8]	; (8010728 <puts+0xc>)
 801071e:	4601      	mov	r1, r0
 8010720:	6818      	ldr	r0, [r3, #0]
 8010722:	f7ff bf9f 	b.w	8010664 <_puts_r>
 8010726:	bf00      	nop
 8010728:	2000000c 	.word	0x2000000c

0801072c <nanf>:
 801072c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010734 <nanf+0x8>
 8010730:	4770      	bx	lr
 8010732:	bf00      	nop
 8010734:	7fc00000 	.word	0x7fc00000

08010738 <sniprintf>:
 8010738:	b40c      	push	{r2, r3}
 801073a:	b530      	push	{r4, r5, lr}
 801073c:	4b17      	ldr	r3, [pc, #92]	; (801079c <sniprintf+0x64>)
 801073e:	1e0c      	subs	r4, r1, #0
 8010740:	b09d      	sub	sp, #116	; 0x74
 8010742:	681d      	ldr	r5, [r3, #0]
 8010744:	da08      	bge.n	8010758 <sniprintf+0x20>
 8010746:	238b      	movs	r3, #139	; 0x8b
 8010748:	602b      	str	r3, [r5, #0]
 801074a:	f04f 30ff 	mov.w	r0, #4294967295
 801074e:	b01d      	add	sp, #116	; 0x74
 8010750:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010754:	b002      	add	sp, #8
 8010756:	4770      	bx	lr
 8010758:	f44f 7302 	mov.w	r3, #520	; 0x208
 801075c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010760:	bf14      	ite	ne
 8010762:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010766:	4623      	moveq	r3, r4
 8010768:	9304      	str	r3, [sp, #16]
 801076a:	9307      	str	r3, [sp, #28]
 801076c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010770:	9002      	str	r0, [sp, #8]
 8010772:	9006      	str	r0, [sp, #24]
 8010774:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010778:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801077a:	ab21      	add	r3, sp, #132	; 0x84
 801077c:	a902      	add	r1, sp, #8
 801077e:	4628      	mov	r0, r5
 8010780:	9301      	str	r3, [sp, #4]
 8010782:	f003 f905 	bl	8013990 <_svfiprintf_r>
 8010786:	1c43      	adds	r3, r0, #1
 8010788:	bfbc      	itt	lt
 801078a:	238b      	movlt	r3, #139	; 0x8b
 801078c:	602b      	strlt	r3, [r5, #0]
 801078e:	2c00      	cmp	r4, #0
 8010790:	d0dd      	beq.n	801074e <sniprintf+0x16>
 8010792:	9b02      	ldr	r3, [sp, #8]
 8010794:	2200      	movs	r2, #0
 8010796:	701a      	strb	r2, [r3, #0]
 8010798:	e7d9      	b.n	801074e <sniprintf+0x16>
 801079a:	bf00      	nop
 801079c:	2000000c 	.word	0x2000000c

080107a0 <siprintf>:
 80107a0:	b40e      	push	{r1, r2, r3}
 80107a2:	b500      	push	{lr}
 80107a4:	b09c      	sub	sp, #112	; 0x70
 80107a6:	ab1d      	add	r3, sp, #116	; 0x74
 80107a8:	9002      	str	r0, [sp, #8]
 80107aa:	9006      	str	r0, [sp, #24]
 80107ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80107b0:	4809      	ldr	r0, [pc, #36]	; (80107d8 <siprintf+0x38>)
 80107b2:	9107      	str	r1, [sp, #28]
 80107b4:	9104      	str	r1, [sp, #16]
 80107b6:	4909      	ldr	r1, [pc, #36]	; (80107dc <siprintf+0x3c>)
 80107b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80107bc:	9105      	str	r1, [sp, #20]
 80107be:	6800      	ldr	r0, [r0, #0]
 80107c0:	9301      	str	r3, [sp, #4]
 80107c2:	a902      	add	r1, sp, #8
 80107c4:	f003 f8e4 	bl	8013990 <_svfiprintf_r>
 80107c8:	9b02      	ldr	r3, [sp, #8]
 80107ca:	2200      	movs	r2, #0
 80107cc:	701a      	strb	r2, [r3, #0]
 80107ce:	b01c      	add	sp, #112	; 0x70
 80107d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80107d4:	b003      	add	sp, #12
 80107d6:	4770      	bx	lr
 80107d8:	2000000c 	.word	0x2000000c
 80107dc:	ffff0208 	.word	0xffff0208

080107e0 <siscanf>:
 80107e0:	b40e      	push	{r1, r2, r3}
 80107e2:	b530      	push	{r4, r5, lr}
 80107e4:	b09c      	sub	sp, #112	; 0x70
 80107e6:	ac1f      	add	r4, sp, #124	; 0x7c
 80107e8:	f44f 7201 	mov.w	r2, #516	; 0x204
 80107ec:	f854 5b04 	ldr.w	r5, [r4], #4
 80107f0:	f8ad 2014 	strh.w	r2, [sp, #20]
 80107f4:	9002      	str	r0, [sp, #8]
 80107f6:	9006      	str	r0, [sp, #24]
 80107f8:	f7ef fd02 	bl	8000200 <strlen>
 80107fc:	4b0b      	ldr	r3, [pc, #44]	; (801082c <siscanf+0x4c>)
 80107fe:	9003      	str	r0, [sp, #12]
 8010800:	9007      	str	r0, [sp, #28]
 8010802:	930b      	str	r3, [sp, #44]	; 0x2c
 8010804:	480a      	ldr	r0, [pc, #40]	; (8010830 <siscanf+0x50>)
 8010806:	9401      	str	r4, [sp, #4]
 8010808:	2300      	movs	r3, #0
 801080a:	930f      	str	r3, [sp, #60]	; 0x3c
 801080c:	9314      	str	r3, [sp, #80]	; 0x50
 801080e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010812:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010816:	462a      	mov	r2, r5
 8010818:	4623      	mov	r3, r4
 801081a:	a902      	add	r1, sp, #8
 801081c:	6800      	ldr	r0, [r0, #0]
 801081e:	f003 fa09 	bl	8013c34 <__ssvfiscanf_r>
 8010822:	b01c      	add	sp, #112	; 0x70
 8010824:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010828:	b003      	add	sp, #12
 801082a:	4770      	bx	lr
 801082c:	08010857 	.word	0x08010857
 8010830:	2000000c 	.word	0x2000000c

08010834 <__sread>:
 8010834:	b510      	push	{r4, lr}
 8010836:	460c      	mov	r4, r1
 8010838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801083c:	f003 fde2 	bl	8014404 <_read_r>
 8010840:	2800      	cmp	r0, #0
 8010842:	bfab      	itete	ge
 8010844:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010846:	89a3      	ldrhlt	r3, [r4, #12]
 8010848:	181b      	addge	r3, r3, r0
 801084a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801084e:	bfac      	ite	ge
 8010850:	6563      	strge	r3, [r4, #84]	; 0x54
 8010852:	81a3      	strhlt	r3, [r4, #12]
 8010854:	bd10      	pop	{r4, pc}

08010856 <__seofread>:
 8010856:	2000      	movs	r0, #0
 8010858:	4770      	bx	lr

0801085a <__swrite>:
 801085a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801085e:	461f      	mov	r7, r3
 8010860:	898b      	ldrh	r3, [r1, #12]
 8010862:	05db      	lsls	r3, r3, #23
 8010864:	4605      	mov	r5, r0
 8010866:	460c      	mov	r4, r1
 8010868:	4616      	mov	r6, r2
 801086a:	d505      	bpl.n	8010878 <__swrite+0x1e>
 801086c:	2302      	movs	r3, #2
 801086e:	2200      	movs	r2, #0
 8010870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010874:	f002 fae2 	bl	8012e3c <_lseek_r>
 8010878:	89a3      	ldrh	r3, [r4, #12]
 801087a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801087e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010882:	81a3      	strh	r3, [r4, #12]
 8010884:	4632      	mov	r2, r6
 8010886:	463b      	mov	r3, r7
 8010888:	4628      	mov	r0, r5
 801088a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801088e:	f000 bf3f 	b.w	8011710 <_write_r>

08010892 <__sseek>:
 8010892:	b510      	push	{r4, lr}
 8010894:	460c      	mov	r4, r1
 8010896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801089a:	f002 facf 	bl	8012e3c <_lseek_r>
 801089e:	1c43      	adds	r3, r0, #1
 80108a0:	89a3      	ldrh	r3, [r4, #12]
 80108a2:	bf15      	itete	ne
 80108a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80108a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80108aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80108ae:	81a3      	strheq	r3, [r4, #12]
 80108b0:	bf18      	it	ne
 80108b2:	81a3      	strhne	r3, [r4, #12]
 80108b4:	bd10      	pop	{r4, pc}

080108b6 <__sclose>:
 80108b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108ba:	f000 bfa9 	b.w	8011810 <_close_r>

080108be <strcpy>:
 80108be:	4603      	mov	r3, r0
 80108c0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80108c4:	f803 2b01 	strb.w	r2, [r3], #1
 80108c8:	2a00      	cmp	r2, #0
 80108ca:	d1f9      	bne.n	80108c0 <strcpy+0x2>
 80108cc:	4770      	bx	lr

080108ce <sulp>:
 80108ce:	b570      	push	{r4, r5, r6, lr}
 80108d0:	4604      	mov	r4, r0
 80108d2:	460d      	mov	r5, r1
 80108d4:	ec45 4b10 	vmov	d0, r4, r5
 80108d8:	4616      	mov	r6, r2
 80108da:	f002 fe15 	bl	8013508 <__ulp>
 80108de:	ec51 0b10 	vmov	r0, r1, d0
 80108e2:	b17e      	cbz	r6, 8010904 <sulp+0x36>
 80108e4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80108e8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	dd09      	ble.n	8010904 <sulp+0x36>
 80108f0:	051b      	lsls	r3, r3, #20
 80108f2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80108f6:	2400      	movs	r4, #0
 80108f8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80108fc:	4622      	mov	r2, r4
 80108fe:	462b      	mov	r3, r5
 8010900:	f7ef fe92 	bl	8000628 <__aeabi_dmul>
 8010904:	bd70      	pop	{r4, r5, r6, pc}
	...

08010908 <_strtod_l>:
 8010908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801090c:	461f      	mov	r7, r3
 801090e:	b0a1      	sub	sp, #132	; 0x84
 8010910:	2300      	movs	r3, #0
 8010912:	4681      	mov	r9, r0
 8010914:	4638      	mov	r0, r7
 8010916:	460e      	mov	r6, r1
 8010918:	9217      	str	r2, [sp, #92]	; 0x5c
 801091a:	931c      	str	r3, [sp, #112]	; 0x70
 801091c:	f002 fa7e 	bl	8012e1c <__localeconv_l>
 8010920:	4680      	mov	r8, r0
 8010922:	6800      	ldr	r0, [r0, #0]
 8010924:	f7ef fc6c 	bl	8000200 <strlen>
 8010928:	f04f 0a00 	mov.w	sl, #0
 801092c:	4604      	mov	r4, r0
 801092e:	f04f 0b00 	mov.w	fp, #0
 8010932:	961b      	str	r6, [sp, #108]	; 0x6c
 8010934:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010936:	781a      	ldrb	r2, [r3, #0]
 8010938:	2a0d      	cmp	r2, #13
 801093a:	d832      	bhi.n	80109a2 <_strtod_l+0x9a>
 801093c:	2a09      	cmp	r2, #9
 801093e:	d236      	bcs.n	80109ae <_strtod_l+0xa6>
 8010940:	2a00      	cmp	r2, #0
 8010942:	d03e      	beq.n	80109c2 <_strtod_l+0xba>
 8010944:	2300      	movs	r3, #0
 8010946:	930d      	str	r3, [sp, #52]	; 0x34
 8010948:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801094a:	782b      	ldrb	r3, [r5, #0]
 801094c:	2b30      	cmp	r3, #48	; 0x30
 801094e:	f040 80ac 	bne.w	8010aaa <_strtod_l+0x1a2>
 8010952:	786b      	ldrb	r3, [r5, #1]
 8010954:	2b58      	cmp	r3, #88	; 0x58
 8010956:	d001      	beq.n	801095c <_strtod_l+0x54>
 8010958:	2b78      	cmp	r3, #120	; 0x78
 801095a:	d167      	bne.n	8010a2c <_strtod_l+0x124>
 801095c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801095e:	9301      	str	r3, [sp, #4]
 8010960:	ab1c      	add	r3, sp, #112	; 0x70
 8010962:	9300      	str	r3, [sp, #0]
 8010964:	9702      	str	r7, [sp, #8]
 8010966:	ab1d      	add	r3, sp, #116	; 0x74
 8010968:	4a88      	ldr	r2, [pc, #544]	; (8010b8c <_strtod_l+0x284>)
 801096a:	a91b      	add	r1, sp, #108	; 0x6c
 801096c:	4648      	mov	r0, r9
 801096e:	f001 ff6c 	bl	801284a <__gethex>
 8010972:	f010 0407 	ands.w	r4, r0, #7
 8010976:	4606      	mov	r6, r0
 8010978:	d005      	beq.n	8010986 <_strtod_l+0x7e>
 801097a:	2c06      	cmp	r4, #6
 801097c:	d12b      	bne.n	80109d6 <_strtod_l+0xce>
 801097e:	3501      	adds	r5, #1
 8010980:	2300      	movs	r3, #0
 8010982:	951b      	str	r5, [sp, #108]	; 0x6c
 8010984:	930d      	str	r3, [sp, #52]	; 0x34
 8010986:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010988:	2b00      	cmp	r3, #0
 801098a:	f040 859a 	bne.w	80114c2 <_strtod_l+0xbba>
 801098e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010990:	b1e3      	cbz	r3, 80109cc <_strtod_l+0xc4>
 8010992:	4652      	mov	r2, sl
 8010994:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010998:	ec43 2b10 	vmov	d0, r2, r3
 801099c:	b021      	add	sp, #132	; 0x84
 801099e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109a2:	2a2b      	cmp	r2, #43	; 0x2b
 80109a4:	d015      	beq.n	80109d2 <_strtod_l+0xca>
 80109a6:	2a2d      	cmp	r2, #45	; 0x2d
 80109a8:	d004      	beq.n	80109b4 <_strtod_l+0xac>
 80109aa:	2a20      	cmp	r2, #32
 80109ac:	d1ca      	bne.n	8010944 <_strtod_l+0x3c>
 80109ae:	3301      	adds	r3, #1
 80109b0:	931b      	str	r3, [sp, #108]	; 0x6c
 80109b2:	e7bf      	b.n	8010934 <_strtod_l+0x2c>
 80109b4:	2201      	movs	r2, #1
 80109b6:	920d      	str	r2, [sp, #52]	; 0x34
 80109b8:	1c5a      	adds	r2, r3, #1
 80109ba:	921b      	str	r2, [sp, #108]	; 0x6c
 80109bc:	785b      	ldrb	r3, [r3, #1]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d1c2      	bne.n	8010948 <_strtod_l+0x40>
 80109c2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80109c4:	961b      	str	r6, [sp, #108]	; 0x6c
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	f040 8579 	bne.w	80114be <_strtod_l+0xbb6>
 80109cc:	4652      	mov	r2, sl
 80109ce:	465b      	mov	r3, fp
 80109d0:	e7e2      	b.n	8010998 <_strtod_l+0x90>
 80109d2:	2200      	movs	r2, #0
 80109d4:	e7ef      	b.n	80109b6 <_strtod_l+0xae>
 80109d6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80109d8:	b13a      	cbz	r2, 80109ea <_strtod_l+0xe2>
 80109da:	2135      	movs	r1, #53	; 0x35
 80109dc:	a81e      	add	r0, sp, #120	; 0x78
 80109de:	f002 fe8b 	bl	80136f8 <__copybits>
 80109e2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80109e4:	4648      	mov	r0, r9
 80109e6:	f002 faf8 	bl	8012fda <_Bfree>
 80109ea:	3c01      	subs	r4, #1
 80109ec:	2c04      	cmp	r4, #4
 80109ee:	d806      	bhi.n	80109fe <_strtod_l+0xf6>
 80109f0:	e8df f004 	tbb	[pc, r4]
 80109f4:	1714030a 	.word	0x1714030a
 80109f8:	0a          	.byte	0x0a
 80109f9:	00          	.byte	0x00
 80109fa:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80109fe:	0730      	lsls	r0, r6, #28
 8010a00:	d5c1      	bpl.n	8010986 <_strtod_l+0x7e>
 8010a02:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8010a06:	e7be      	b.n	8010986 <_strtod_l+0x7e>
 8010a08:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8010a0c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8010a0e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010a12:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8010a16:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010a1a:	e7f0      	b.n	80109fe <_strtod_l+0xf6>
 8010a1c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8010b90 <_strtod_l+0x288>
 8010a20:	e7ed      	b.n	80109fe <_strtod_l+0xf6>
 8010a22:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8010a26:	f04f 3aff 	mov.w	sl, #4294967295
 8010a2a:	e7e8      	b.n	80109fe <_strtod_l+0xf6>
 8010a2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010a2e:	1c5a      	adds	r2, r3, #1
 8010a30:	921b      	str	r2, [sp, #108]	; 0x6c
 8010a32:	785b      	ldrb	r3, [r3, #1]
 8010a34:	2b30      	cmp	r3, #48	; 0x30
 8010a36:	d0f9      	beq.n	8010a2c <_strtod_l+0x124>
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d0a4      	beq.n	8010986 <_strtod_l+0x7e>
 8010a3c:	2301      	movs	r3, #1
 8010a3e:	2500      	movs	r5, #0
 8010a40:	9306      	str	r3, [sp, #24]
 8010a42:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010a44:	9308      	str	r3, [sp, #32]
 8010a46:	9507      	str	r5, [sp, #28]
 8010a48:	9505      	str	r5, [sp, #20]
 8010a4a:	220a      	movs	r2, #10
 8010a4c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8010a4e:	7807      	ldrb	r7, [r0, #0]
 8010a50:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8010a54:	b2d9      	uxtb	r1, r3
 8010a56:	2909      	cmp	r1, #9
 8010a58:	d929      	bls.n	8010aae <_strtod_l+0x1a6>
 8010a5a:	4622      	mov	r2, r4
 8010a5c:	f8d8 1000 	ldr.w	r1, [r8]
 8010a60:	f003 fd24 	bl	80144ac <strncmp>
 8010a64:	2800      	cmp	r0, #0
 8010a66:	d031      	beq.n	8010acc <_strtod_l+0x1c4>
 8010a68:	2000      	movs	r0, #0
 8010a6a:	9c05      	ldr	r4, [sp, #20]
 8010a6c:	9004      	str	r0, [sp, #16]
 8010a6e:	463b      	mov	r3, r7
 8010a70:	4602      	mov	r2, r0
 8010a72:	2b65      	cmp	r3, #101	; 0x65
 8010a74:	d001      	beq.n	8010a7a <_strtod_l+0x172>
 8010a76:	2b45      	cmp	r3, #69	; 0x45
 8010a78:	d114      	bne.n	8010aa4 <_strtod_l+0x19c>
 8010a7a:	b924      	cbnz	r4, 8010a86 <_strtod_l+0x17e>
 8010a7c:	b910      	cbnz	r0, 8010a84 <_strtod_l+0x17c>
 8010a7e:	9b06      	ldr	r3, [sp, #24]
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d09e      	beq.n	80109c2 <_strtod_l+0xba>
 8010a84:	2400      	movs	r4, #0
 8010a86:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8010a88:	1c73      	adds	r3, r6, #1
 8010a8a:	931b      	str	r3, [sp, #108]	; 0x6c
 8010a8c:	7873      	ldrb	r3, [r6, #1]
 8010a8e:	2b2b      	cmp	r3, #43	; 0x2b
 8010a90:	d078      	beq.n	8010b84 <_strtod_l+0x27c>
 8010a92:	2b2d      	cmp	r3, #45	; 0x2d
 8010a94:	d070      	beq.n	8010b78 <_strtod_l+0x270>
 8010a96:	f04f 0c00 	mov.w	ip, #0
 8010a9a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8010a9e:	2f09      	cmp	r7, #9
 8010aa0:	d97c      	bls.n	8010b9c <_strtod_l+0x294>
 8010aa2:	961b      	str	r6, [sp, #108]	; 0x6c
 8010aa4:	f04f 0e00 	mov.w	lr, #0
 8010aa8:	e09a      	b.n	8010be0 <_strtod_l+0x2d8>
 8010aaa:	2300      	movs	r3, #0
 8010aac:	e7c7      	b.n	8010a3e <_strtod_l+0x136>
 8010aae:	9905      	ldr	r1, [sp, #20]
 8010ab0:	2908      	cmp	r1, #8
 8010ab2:	bfdd      	ittte	le
 8010ab4:	9907      	ldrle	r1, [sp, #28]
 8010ab6:	fb02 3301 	mlale	r3, r2, r1, r3
 8010aba:	9307      	strle	r3, [sp, #28]
 8010abc:	fb02 3505 	mlagt	r5, r2, r5, r3
 8010ac0:	9b05      	ldr	r3, [sp, #20]
 8010ac2:	3001      	adds	r0, #1
 8010ac4:	3301      	adds	r3, #1
 8010ac6:	9305      	str	r3, [sp, #20]
 8010ac8:	901b      	str	r0, [sp, #108]	; 0x6c
 8010aca:	e7bf      	b.n	8010a4c <_strtod_l+0x144>
 8010acc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010ace:	191a      	adds	r2, r3, r4
 8010ad0:	921b      	str	r2, [sp, #108]	; 0x6c
 8010ad2:	9a05      	ldr	r2, [sp, #20]
 8010ad4:	5d1b      	ldrb	r3, [r3, r4]
 8010ad6:	2a00      	cmp	r2, #0
 8010ad8:	d037      	beq.n	8010b4a <_strtod_l+0x242>
 8010ada:	9c05      	ldr	r4, [sp, #20]
 8010adc:	4602      	mov	r2, r0
 8010ade:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8010ae2:	2909      	cmp	r1, #9
 8010ae4:	d913      	bls.n	8010b0e <_strtod_l+0x206>
 8010ae6:	2101      	movs	r1, #1
 8010ae8:	9104      	str	r1, [sp, #16]
 8010aea:	e7c2      	b.n	8010a72 <_strtod_l+0x16a>
 8010aec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010aee:	1c5a      	adds	r2, r3, #1
 8010af0:	921b      	str	r2, [sp, #108]	; 0x6c
 8010af2:	785b      	ldrb	r3, [r3, #1]
 8010af4:	3001      	adds	r0, #1
 8010af6:	2b30      	cmp	r3, #48	; 0x30
 8010af8:	d0f8      	beq.n	8010aec <_strtod_l+0x1e4>
 8010afa:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8010afe:	2a08      	cmp	r2, #8
 8010b00:	f200 84e4 	bhi.w	80114cc <_strtod_l+0xbc4>
 8010b04:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8010b06:	9208      	str	r2, [sp, #32]
 8010b08:	4602      	mov	r2, r0
 8010b0a:	2000      	movs	r0, #0
 8010b0c:	4604      	mov	r4, r0
 8010b0e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8010b12:	f100 0101 	add.w	r1, r0, #1
 8010b16:	d012      	beq.n	8010b3e <_strtod_l+0x236>
 8010b18:	440a      	add	r2, r1
 8010b1a:	eb00 0c04 	add.w	ip, r0, r4
 8010b1e:	4621      	mov	r1, r4
 8010b20:	270a      	movs	r7, #10
 8010b22:	458c      	cmp	ip, r1
 8010b24:	d113      	bne.n	8010b4e <_strtod_l+0x246>
 8010b26:	1821      	adds	r1, r4, r0
 8010b28:	2908      	cmp	r1, #8
 8010b2a:	f104 0401 	add.w	r4, r4, #1
 8010b2e:	4404      	add	r4, r0
 8010b30:	dc19      	bgt.n	8010b66 <_strtod_l+0x25e>
 8010b32:	9b07      	ldr	r3, [sp, #28]
 8010b34:	210a      	movs	r1, #10
 8010b36:	fb01 e303 	mla	r3, r1, r3, lr
 8010b3a:	9307      	str	r3, [sp, #28]
 8010b3c:	2100      	movs	r1, #0
 8010b3e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010b40:	1c58      	adds	r0, r3, #1
 8010b42:	901b      	str	r0, [sp, #108]	; 0x6c
 8010b44:	785b      	ldrb	r3, [r3, #1]
 8010b46:	4608      	mov	r0, r1
 8010b48:	e7c9      	b.n	8010ade <_strtod_l+0x1d6>
 8010b4a:	9805      	ldr	r0, [sp, #20]
 8010b4c:	e7d3      	b.n	8010af6 <_strtod_l+0x1ee>
 8010b4e:	2908      	cmp	r1, #8
 8010b50:	f101 0101 	add.w	r1, r1, #1
 8010b54:	dc03      	bgt.n	8010b5e <_strtod_l+0x256>
 8010b56:	9b07      	ldr	r3, [sp, #28]
 8010b58:	437b      	muls	r3, r7
 8010b5a:	9307      	str	r3, [sp, #28]
 8010b5c:	e7e1      	b.n	8010b22 <_strtod_l+0x21a>
 8010b5e:	2910      	cmp	r1, #16
 8010b60:	bfd8      	it	le
 8010b62:	437d      	mulle	r5, r7
 8010b64:	e7dd      	b.n	8010b22 <_strtod_l+0x21a>
 8010b66:	2c10      	cmp	r4, #16
 8010b68:	bfdc      	itt	le
 8010b6a:	210a      	movle	r1, #10
 8010b6c:	fb01 e505 	mlale	r5, r1, r5, lr
 8010b70:	e7e4      	b.n	8010b3c <_strtod_l+0x234>
 8010b72:	2301      	movs	r3, #1
 8010b74:	9304      	str	r3, [sp, #16]
 8010b76:	e781      	b.n	8010a7c <_strtod_l+0x174>
 8010b78:	f04f 0c01 	mov.w	ip, #1
 8010b7c:	1cb3      	adds	r3, r6, #2
 8010b7e:	931b      	str	r3, [sp, #108]	; 0x6c
 8010b80:	78b3      	ldrb	r3, [r6, #2]
 8010b82:	e78a      	b.n	8010a9a <_strtod_l+0x192>
 8010b84:	f04f 0c00 	mov.w	ip, #0
 8010b88:	e7f8      	b.n	8010b7c <_strtod_l+0x274>
 8010b8a:	bf00      	nop
 8010b8c:	08014d14 	.word	0x08014d14
 8010b90:	7ff00000 	.word	0x7ff00000
 8010b94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010b96:	1c5f      	adds	r7, r3, #1
 8010b98:	971b      	str	r7, [sp, #108]	; 0x6c
 8010b9a:	785b      	ldrb	r3, [r3, #1]
 8010b9c:	2b30      	cmp	r3, #48	; 0x30
 8010b9e:	d0f9      	beq.n	8010b94 <_strtod_l+0x28c>
 8010ba0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8010ba4:	2f08      	cmp	r7, #8
 8010ba6:	f63f af7d 	bhi.w	8010aa4 <_strtod_l+0x19c>
 8010baa:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8010bae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010bb0:	930a      	str	r3, [sp, #40]	; 0x28
 8010bb2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010bb4:	1c5f      	adds	r7, r3, #1
 8010bb6:	971b      	str	r7, [sp, #108]	; 0x6c
 8010bb8:	785b      	ldrb	r3, [r3, #1]
 8010bba:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8010bbe:	f1b8 0f09 	cmp.w	r8, #9
 8010bc2:	d937      	bls.n	8010c34 <_strtod_l+0x32c>
 8010bc4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010bc6:	1a7f      	subs	r7, r7, r1
 8010bc8:	2f08      	cmp	r7, #8
 8010bca:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8010bce:	dc37      	bgt.n	8010c40 <_strtod_l+0x338>
 8010bd0:	45be      	cmp	lr, r7
 8010bd2:	bfa8      	it	ge
 8010bd4:	46be      	movge	lr, r7
 8010bd6:	f1bc 0f00 	cmp.w	ip, #0
 8010bda:	d001      	beq.n	8010be0 <_strtod_l+0x2d8>
 8010bdc:	f1ce 0e00 	rsb	lr, lr, #0
 8010be0:	2c00      	cmp	r4, #0
 8010be2:	d151      	bne.n	8010c88 <_strtod_l+0x380>
 8010be4:	2800      	cmp	r0, #0
 8010be6:	f47f aece 	bne.w	8010986 <_strtod_l+0x7e>
 8010bea:	9a06      	ldr	r2, [sp, #24]
 8010bec:	2a00      	cmp	r2, #0
 8010bee:	f47f aeca 	bne.w	8010986 <_strtod_l+0x7e>
 8010bf2:	9a04      	ldr	r2, [sp, #16]
 8010bf4:	2a00      	cmp	r2, #0
 8010bf6:	f47f aee4 	bne.w	80109c2 <_strtod_l+0xba>
 8010bfa:	2b4e      	cmp	r3, #78	; 0x4e
 8010bfc:	d027      	beq.n	8010c4e <_strtod_l+0x346>
 8010bfe:	dc21      	bgt.n	8010c44 <_strtod_l+0x33c>
 8010c00:	2b49      	cmp	r3, #73	; 0x49
 8010c02:	f47f aede 	bne.w	80109c2 <_strtod_l+0xba>
 8010c06:	49a0      	ldr	r1, [pc, #640]	; (8010e88 <_strtod_l+0x580>)
 8010c08:	a81b      	add	r0, sp, #108	; 0x6c
 8010c0a:	f002 f851 	bl	8012cb0 <__match>
 8010c0e:	2800      	cmp	r0, #0
 8010c10:	f43f aed7 	beq.w	80109c2 <_strtod_l+0xba>
 8010c14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010c16:	499d      	ldr	r1, [pc, #628]	; (8010e8c <_strtod_l+0x584>)
 8010c18:	3b01      	subs	r3, #1
 8010c1a:	a81b      	add	r0, sp, #108	; 0x6c
 8010c1c:	931b      	str	r3, [sp, #108]	; 0x6c
 8010c1e:	f002 f847 	bl	8012cb0 <__match>
 8010c22:	b910      	cbnz	r0, 8010c2a <_strtod_l+0x322>
 8010c24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010c26:	3301      	adds	r3, #1
 8010c28:	931b      	str	r3, [sp, #108]	; 0x6c
 8010c2a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8010ea0 <_strtod_l+0x598>
 8010c2e:	f04f 0a00 	mov.w	sl, #0
 8010c32:	e6a8      	b.n	8010986 <_strtod_l+0x7e>
 8010c34:	210a      	movs	r1, #10
 8010c36:	fb01 3e0e 	mla	lr, r1, lr, r3
 8010c3a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8010c3e:	e7b8      	b.n	8010bb2 <_strtod_l+0x2aa>
 8010c40:	46be      	mov	lr, r7
 8010c42:	e7c8      	b.n	8010bd6 <_strtod_l+0x2ce>
 8010c44:	2b69      	cmp	r3, #105	; 0x69
 8010c46:	d0de      	beq.n	8010c06 <_strtod_l+0x2fe>
 8010c48:	2b6e      	cmp	r3, #110	; 0x6e
 8010c4a:	f47f aeba 	bne.w	80109c2 <_strtod_l+0xba>
 8010c4e:	4990      	ldr	r1, [pc, #576]	; (8010e90 <_strtod_l+0x588>)
 8010c50:	a81b      	add	r0, sp, #108	; 0x6c
 8010c52:	f002 f82d 	bl	8012cb0 <__match>
 8010c56:	2800      	cmp	r0, #0
 8010c58:	f43f aeb3 	beq.w	80109c2 <_strtod_l+0xba>
 8010c5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010c5e:	781b      	ldrb	r3, [r3, #0]
 8010c60:	2b28      	cmp	r3, #40	; 0x28
 8010c62:	d10e      	bne.n	8010c82 <_strtod_l+0x37a>
 8010c64:	aa1e      	add	r2, sp, #120	; 0x78
 8010c66:	498b      	ldr	r1, [pc, #556]	; (8010e94 <_strtod_l+0x58c>)
 8010c68:	a81b      	add	r0, sp, #108	; 0x6c
 8010c6a:	f002 f835 	bl	8012cd8 <__hexnan>
 8010c6e:	2805      	cmp	r0, #5
 8010c70:	d107      	bne.n	8010c82 <_strtod_l+0x37a>
 8010c72:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010c74:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8010c78:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8010c7c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8010c80:	e681      	b.n	8010986 <_strtod_l+0x7e>
 8010c82:	f8df b224 	ldr.w	fp, [pc, #548]	; 8010ea8 <_strtod_l+0x5a0>
 8010c86:	e7d2      	b.n	8010c2e <_strtod_l+0x326>
 8010c88:	ebae 0302 	sub.w	r3, lr, r2
 8010c8c:	9306      	str	r3, [sp, #24]
 8010c8e:	9b05      	ldr	r3, [sp, #20]
 8010c90:	9807      	ldr	r0, [sp, #28]
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	bf08      	it	eq
 8010c96:	4623      	moveq	r3, r4
 8010c98:	2c10      	cmp	r4, #16
 8010c9a:	9305      	str	r3, [sp, #20]
 8010c9c:	46a0      	mov	r8, r4
 8010c9e:	bfa8      	it	ge
 8010ca0:	f04f 0810 	movge.w	r8, #16
 8010ca4:	f7ef fc46 	bl	8000534 <__aeabi_ui2d>
 8010ca8:	2c09      	cmp	r4, #9
 8010caa:	4682      	mov	sl, r0
 8010cac:	468b      	mov	fp, r1
 8010cae:	dc13      	bgt.n	8010cd8 <_strtod_l+0x3d0>
 8010cb0:	9b06      	ldr	r3, [sp, #24]
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	f43f ae67 	beq.w	8010986 <_strtod_l+0x7e>
 8010cb8:	9b06      	ldr	r3, [sp, #24]
 8010cba:	dd7a      	ble.n	8010db2 <_strtod_l+0x4aa>
 8010cbc:	2b16      	cmp	r3, #22
 8010cbe:	dc61      	bgt.n	8010d84 <_strtod_l+0x47c>
 8010cc0:	4a75      	ldr	r2, [pc, #468]	; (8010e98 <_strtod_l+0x590>)
 8010cc2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8010cc6:	e9de 0100 	ldrd	r0, r1, [lr]
 8010cca:	4652      	mov	r2, sl
 8010ccc:	465b      	mov	r3, fp
 8010cce:	f7ef fcab 	bl	8000628 <__aeabi_dmul>
 8010cd2:	4682      	mov	sl, r0
 8010cd4:	468b      	mov	fp, r1
 8010cd6:	e656      	b.n	8010986 <_strtod_l+0x7e>
 8010cd8:	4b6f      	ldr	r3, [pc, #444]	; (8010e98 <_strtod_l+0x590>)
 8010cda:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8010cde:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8010ce2:	f7ef fca1 	bl	8000628 <__aeabi_dmul>
 8010ce6:	4606      	mov	r6, r0
 8010ce8:	4628      	mov	r0, r5
 8010cea:	460f      	mov	r7, r1
 8010cec:	f7ef fc22 	bl	8000534 <__aeabi_ui2d>
 8010cf0:	4602      	mov	r2, r0
 8010cf2:	460b      	mov	r3, r1
 8010cf4:	4630      	mov	r0, r6
 8010cf6:	4639      	mov	r1, r7
 8010cf8:	f7ef fae0 	bl	80002bc <__adddf3>
 8010cfc:	2c0f      	cmp	r4, #15
 8010cfe:	4682      	mov	sl, r0
 8010d00:	468b      	mov	fp, r1
 8010d02:	ddd5      	ble.n	8010cb0 <_strtod_l+0x3a8>
 8010d04:	9b06      	ldr	r3, [sp, #24]
 8010d06:	eba4 0808 	sub.w	r8, r4, r8
 8010d0a:	4498      	add	r8, r3
 8010d0c:	f1b8 0f00 	cmp.w	r8, #0
 8010d10:	f340 8096 	ble.w	8010e40 <_strtod_l+0x538>
 8010d14:	f018 030f 	ands.w	r3, r8, #15
 8010d18:	d00a      	beq.n	8010d30 <_strtod_l+0x428>
 8010d1a:	495f      	ldr	r1, [pc, #380]	; (8010e98 <_strtod_l+0x590>)
 8010d1c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010d20:	4652      	mov	r2, sl
 8010d22:	465b      	mov	r3, fp
 8010d24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010d28:	f7ef fc7e 	bl	8000628 <__aeabi_dmul>
 8010d2c:	4682      	mov	sl, r0
 8010d2e:	468b      	mov	fp, r1
 8010d30:	f038 080f 	bics.w	r8, r8, #15
 8010d34:	d073      	beq.n	8010e1e <_strtod_l+0x516>
 8010d36:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8010d3a:	dd47      	ble.n	8010dcc <_strtod_l+0x4c4>
 8010d3c:	2400      	movs	r4, #0
 8010d3e:	46a0      	mov	r8, r4
 8010d40:	9407      	str	r4, [sp, #28]
 8010d42:	9405      	str	r4, [sp, #20]
 8010d44:	2322      	movs	r3, #34	; 0x22
 8010d46:	f8df b158 	ldr.w	fp, [pc, #344]	; 8010ea0 <_strtod_l+0x598>
 8010d4a:	f8c9 3000 	str.w	r3, [r9]
 8010d4e:	f04f 0a00 	mov.w	sl, #0
 8010d52:	9b07      	ldr	r3, [sp, #28]
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	f43f ae16 	beq.w	8010986 <_strtod_l+0x7e>
 8010d5a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010d5c:	4648      	mov	r0, r9
 8010d5e:	f002 f93c 	bl	8012fda <_Bfree>
 8010d62:	9905      	ldr	r1, [sp, #20]
 8010d64:	4648      	mov	r0, r9
 8010d66:	f002 f938 	bl	8012fda <_Bfree>
 8010d6a:	4641      	mov	r1, r8
 8010d6c:	4648      	mov	r0, r9
 8010d6e:	f002 f934 	bl	8012fda <_Bfree>
 8010d72:	9907      	ldr	r1, [sp, #28]
 8010d74:	4648      	mov	r0, r9
 8010d76:	f002 f930 	bl	8012fda <_Bfree>
 8010d7a:	4621      	mov	r1, r4
 8010d7c:	4648      	mov	r0, r9
 8010d7e:	f002 f92c 	bl	8012fda <_Bfree>
 8010d82:	e600      	b.n	8010986 <_strtod_l+0x7e>
 8010d84:	9a06      	ldr	r2, [sp, #24]
 8010d86:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8010d8a:	4293      	cmp	r3, r2
 8010d8c:	dbba      	blt.n	8010d04 <_strtod_l+0x3fc>
 8010d8e:	4d42      	ldr	r5, [pc, #264]	; (8010e98 <_strtod_l+0x590>)
 8010d90:	f1c4 040f 	rsb	r4, r4, #15
 8010d94:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8010d98:	4652      	mov	r2, sl
 8010d9a:	465b      	mov	r3, fp
 8010d9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010da0:	f7ef fc42 	bl	8000628 <__aeabi_dmul>
 8010da4:	9b06      	ldr	r3, [sp, #24]
 8010da6:	1b1c      	subs	r4, r3, r4
 8010da8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8010dac:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010db0:	e78d      	b.n	8010cce <_strtod_l+0x3c6>
 8010db2:	f113 0f16 	cmn.w	r3, #22
 8010db6:	dba5      	blt.n	8010d04 <_strtod_l+0x3fc>
 8010db8:	4a37      	ldr	r2, [pc, #220]	; (8010e98 <_strtod_l+0x590>)
 8010dba:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8010dbe:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010dc2:	4650      	mov	r0, sl
 8010dc4:	4659      	mov	r1, fp
 8010dc6:	f7ef fd59 	bl	800087c <__aeabi_ddiv>
 8010dca:	e782      	b.n	8010cd2 <_strtod_l+0x3ca>
 8010dcc:	2300      	movs	r3, #0
 8010dce:	4e33      	ldr	r6, [pc, #204]	; (8010e9c <_strtod_l+0x594>)
 8010dd0:	ea4f 1828 	mov.w	r8, r8, asr #4
 8010dd4:	4650      	mov	r0, sl
 8010dd6:	4659      	mov	r1, fp
 8010dd8:	461d      	mov	r5, r3
 8010dda:	f1b8 0f01 	cmp.w	r8, #1
 8010dde:	dc21      	bgt.n	8010e24 <_strtod_l+0x51c>
 8010de0:	b10b      	cbz	r3, 8010de6 <_strtod_l+0x4de>
 8010de2:	4682      	mov	sl, r0
 8010de4:	468b      	mov	fp, r1
 8010de6:	4b2d      	ldr	r3, [pc, #180]	; (8010e9c <_strtod_l+0x594>)
 8010de8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8010dec:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8010df0:	4652      	mov	r2, sl
 8010df2:	465b      	mov	r3, fp
 8010df4:	e9d5 0100 	ldrd	r0, r1, [r5]
 8010df8:	f7ef fc16 	bl	8000628 <__aeabi_dmul>
 8010dfc:	4b28      	ldr	r3, [pc, #160]	; (8010ea0 <_strtod_l+0x598>)
 8010dfe:	460a      	mov	r2, r1
 8010e00:	400b      	ands	r3, r1
 8010e02:	4928      	ldr	r1, [pc, #160]	; (8010ea4 <_strtod_l+0x59c>)
 8010e04:	428b      	cmp	r3, r1
 8010e06:	4682      	mov	sl, r0
 8010e08:	d898      	bhi.n	8010d3c <_strtod_l+0x434>
 8010e0a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010e0e:	428b      	cmp	r3, r1
 8010e10:	bf86      	itte	hi
 8010e12:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8010eac <_strtod_l+0x5a4>
 8010e16:	f04f 3aff 	movhi.w	sl, #4294967295
 8010e1a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8010e1e:	2300      	movs	r3, #0
 8010e20:	9304      	str	r3, [sp, #16]
 8010e22:	e077      	b.n	8010f14 <_strtod_l+0x60c>
 8010e24:	f018 0f01 	tst.w	r8, #1
 8010e28:	d006      	beq.n	8010e38 <_strtod_l+0x530>
 8010e2a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8010e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e32:	f7ef fbf9 	bl	8000628 <__aeabi_dmul>
 8010e36:	2301      	movs	r3, #1
 8010e38:	3501      	adds	r5, #1
 8010e3a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8010e3e:	e7cc      	b.n	8010dda <_strtod_l+0x4d2>
 8010e40:	d0ed      	beq.n	8010e1e <_strtod_l+0x516>
 8010e42:	f1c8 0800 	rsb	r8, r8, #0
 8010e46:	f018 020f 	ands.w	r2, r8, #15
 8010e4a:	d00a      	beq.n	8010e62 <_strtod_l+0x55a>
 8010e4c:	4b12      	ldr	r3, [pc, #72]	; (8010e98 <_strtod_l+0x590>)
 8010e4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010e52:	4650      	mov	r0, sl
 8010e54:	4659      	mov	r1, fp
 8010e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e5a:	f7ef fd0f 	bl	800087c <__aeabi_ddiv>
 8010e5e:	4682      	mov	sl, r0
 8010e60:	468b      	mov	fp, r1
 8010e62:	ea5f 1828 	movs.w	r8, r8, asr #4
 8010e66:	d0da      	beq.n	8010e1e <_strtod_l+0x516>
 8010e68:	f1b8 0f1f 	cmp.w	r8, #31
 8010e6c:	dd20      	ble.n	8010eb0 <_strtod_l+0x5a8>
 8010e6e:	2400      	movs	r4, #0
 8010e70:	46a0      	mov	r8, r4
 8010e72:	9407      	str	r4, [sp, #28]
 8010e74:	9405      	str	r4, [sp, #20]
 8010e76:	2322      	movs	r3, #34	; 0x22
 8010e78:	f04f 0a00 	mov.w	sl, #0
 8010e7c:	f04f 0b00 	mov.w	fp, #0
 8010e80:	f8c9 3000 	str.w	r3, [r9]
 8010e84:	e765      	b.n	8010d52 <_strtod_l+0x44a>
 8010e86:	bf00      	nop
 8010e88:	08014ce1 	.word	0x08014ce1
 8010e8c:	08014d6b 	.word	0x08014d6b
 8010e90:	08014ce9 	.word	0x08014ce9
 8010e94:	08014d28 	.word	0x08014d28
 8010e98:	08014e10 	.word	0x08014e10
 8010e9c:	08014de8 	.word	0x08014de8
 8010ea0:	7ff00000 	.word	0x7ff00000
 8010ea4:	7ca00000 	.word	0x7ca00000
 8010ea8:	fff80000 	.word	0xfff80000
 8010eac:	7fefffff 	.word	0x7fefffff
 8010eb0:	f018 0310 	ands.w	r3, r8, #16
 8010eb4:	bf18      	it	ne
 8010eb6:	236a      	movne	r3, #106	; 0x6a
 8010eb8:	4da0      	ldr	r5, [pc, #640]	; (801113c <_strtod_l+0x834>)
 8010eba:	9304      	str	r3, [sp, #16]
 8010ebc:	4650      	mov	r0, sl
 8010ebe:	4659      	mov	r1, fp
 8010ec0:	2300      	movs	r3, #0
 8010ec2:	f1b8 0f00 	cmp.w	r8, #0
 8010ec6:	f300 810a 	bgt.w	80110de <_strtod_l+0x7d6>
 8010eca:	b10b      	cbz	r3, 8010ed0 <_strtod_l+0x5c8>
 8010ecc:	4682      	mov	sl, r0
 8010ece:	468b      	mov	fp, r1
 8010ed0:	9b04      	ldr	r3, [sp, #16]
 8010ed2:	b1bb      	cbz	r3, 8010f04 <_strtod_l+0x5fc>
 8010ed4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8010ed8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	4659      	mov	r1, fp
 8010ee0:	dd10      	ble.n	8010f04 <_strtod_l+0x5fc>
 8010ee2:	2b1f      	cmp	r3, #31
 8010ee4:	f340 8107 	ble.w	80110f6 <_strtod_l+0x7ee>
 8010ee8:	2b34      	cmp	r3, #52	; 0x34
 8010eea:	bfde      	ittt	le
 8010eec:	3b20      	suble	r3, #32
 8010eee:	f04f 32ff 	movle.w	r2, #4294967295
 8010ef2:	fa02 f303 	lslle.w	r3, r2, r3
 8010ef6:	f04f 0a00 	mov.w	sl, #0
 8010efa:	bfcc      	ite	gt
 8010efc:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8010f00:	ea03 0b01 	andle.w	fp, r3, r1
 8010f04:	2200      	movs	r2, #0
 8010f06:	2300      	movs	r3, #0
 8010f08:	4650      	mov	r0, sl
 8010f0a:	4659      	mov	r1, fp
 8010f0c:	f7ef fdf4 	bl	8000af8 <__aeabi_dcmpeq>
 8010f10:	2800      	cmp	r0, #0
 8010f12:	d1ac      	bne.n	8010e6e <_strtod_l+0x566>
 8010f14:	9b07      	ldr	r3, [sp, #28]
 8010f16:	9300      	str	r3, [sp, #0]
 8010f18:	9a05      	ldr	r2, [sp, #20]
 8010f1a:	9908      	ldr	r1, [sp, #32]
 8010f1c:	4623      	mov	r3, r4
 8010f1e:	4648      	mov	r0, r9
 8010f20:	f002 f8ad 	bl	801307e <__s2b>
 8010f24:	9007      	str	r0, [sp, #28]
 8010f26:	2800      	cmp	r0, #0
 8010f28:	f43f af08 	beq.w	8010d3c <_strtod_l+0x434>
 8010f2c:	9a06      	ldr	r2, [sp, #24]
 8010f2e:	9b06      	ldr	r3, [sp, #24]
 8010f30:	2a00      	cmp	r2, #0
 8010f32:	f1c3 0300 	rsb	r3, r3, #0
 8010f36:	bfa8      	it	ge
 8010f38:	2300      	movge	r3, #0
 8010f3a:	930e      	str	r3, [sp, #56]	; 0x38
 8010f3c:	2400      	movs	r4, #0
 8010f3e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8010f42:	9316      	str	r3, [sp, #88]	; 0x58
 8010f44:	46a0      	mov	r8, r4
 8010f46:	9b07      	ldr	r3, [sp, #28]
 8010f48:	4648      	mov	r0, r9
 8010f4a:	6859      	ldr	r1, [r3, #4]
 8010f4c:	f002 f811 	bl	8012f72 <_Balloc>
 8010f50:	9005      	str	r0, [sp, #20]
 8010f52:	2800      	cmp	r0, #0
 8010f54:	f43f aef6 	beq.w	8010d44 <_strtod_l+0x43c>
 8010f58:	9b07      	ldr	r3, [sp, #28]
 8010f5a:	691a      	ldr	r2, [r3, #16]
 8010f5c:	3202      	adds	r2, #2
 8010f5e:	f103 010c 	add.w	r1, r3, #12
 8010f62:	0092      	lsls	r2, r2, #2
 8010f64:	300c      	adds	r0, #12
 8010f66:	f001 fff9 	bl	8012f5c <memcpy>
 8010f6a:	aa1e      	add	r2, sp, #120	; 0x78
 8010f6c:	a91d      	add	r1, sp, #116	; 0x74
 8010f6e:	ec4b ab10 	vmov	d0, sl, fp
 8010f72:	4648      	mov	r0, r9
 8010f74:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8010f78:	f002 fb3c 	bl	80135f4 <__d2b>
 8010f7c:	901c      	str	r0, [sp, #112]	; 0x70
 8010f7e:	2800      	cmp	r0, #0
 8010f80:	f43f aee0 	beq.w	8010d44 <_strtod_l+0x43c>
 8010f84:	2101      	movs	r1, #1
 8010f86:	4648      	mov	r0, r9
 8010f88:	f002 f905 	bl	8013196 <__i2b>
 8010f8c:	4680      	mov	r8, r0
 8010f8e:	2800      	cmp	r0, #0
 8010f90:	f43f aed8 	beq.w	8010d44 <_strtod_l+0x43c>
 8010f94:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8010f96:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8010f98:	2e00      	cmp	r6, #0
 8010f9a:	bfab      	itete	ge
 8010f9c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8010f9e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8010fa0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8010fa2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8010fa4:	bfac      	ite	ge
 8010fa6:	18f7      	addge	r7, r6, r3
 8010fa8:	1b9d      	sublt	r5, r3, r6
 8010faa:	9b04      	ldr	r3, [sp, #16]
 8010fac:	1af6      	subs	r6, r6, r3
 8010fae:	4416      	add	r6, r2
 8010fb0:	4b63      	ldr	r3, [pc, #396]	; (8011140 <_strtod_l+0x838>)
 8010fb2:	3e01      	subs	r6, #1
 8010fb4:	429e      	cmp	r6, r3
 8010fb6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8010fba:	f280 80af 	bge.w	801111c <_strtod_l+0x814>
 8010fbe:	1b9b      	subs	r3, r3, r6
 8010fc0:	2b1f      	cmp	r3, #31
 8010fc2:	eba2 0203 	sub.w	r2, r2, r3
 8010fc6:	f04f 0101 	mov.w	r1, #1
 8010fca:	f300 809b 	bgt.w	8011104 <_strtod_l+0x7fc>
 8010fce:	fa01 f303 	lsl.w	r3, r1, r3
 8010fd2:	930f      	str	r3, [sp, #60]	; 0x3c
 8010fd4:	2300      	movs	r3, #0
 8010fd6:	930a      	str	r3, [sp, #40]	; 0x28
 8010fd8:	18be      	adds	r6, r7, r2
 8010fda:	9b04      	ldr	r3, [sp, #16]
 8010fdc:	42b7      	cmp	r7, r6
 8010fde:	4415      	add	r5, r2
 8010fe0:	441d      	add	r5, r3
 8010fe2:	463b      	mov	r3, r7
 8010fe4:	bfa8      	it	ge
 8010fe6:	4633      	movge	r3, r6
 8010fe8:	42ab      	cmp	r3, r5
 8010fea:	bfa8      	it	ge
 8010fec:	462b      	movge	r3, r5
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	bfc2      	ittt	gt
 8010ff2:	1af6      	subgt	r6, r6, r3
 8010ff4:	1aed      	subgt	r5, r5, r3
 8010ff6:	1aff      	subgt	r7, r7, r3
 8010ff8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010ffa:	b1bb      	cbz	r3, 801102c <_strtod_l+0x724>
 8010ffc:	4641      	mov	r1, r8
 8010ffe:	461a      	mov	r2, r3
 8011000:	4648      	mov	r0, r9
 8011002:	f002 f967 	bl	80132d4 <__pow5mult>
 8011006:	4680      	mov	r8, r0
 8011008:	2800      	cmp	r0, #0
 801100a:	f43f ae9b 	beq.w	8010d44 <_strtod_l+0x43c>
 801100e:	4601      	mov	r1, r0
 8011010:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8011012:	4648      	mov	r0, r9
 8011014:	f002 f8c8 	bl	80131a8 <__multiply>
 8011018:	900c      	str	r0, [sp, #48]	; 0x30
 801101a:	2800      	cmp	r0, #0
 801101c:	f43f ae92 	beq.w	8010d44 <_strtod_l+0x43c>
 8011020:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011022:	4648      	mov	r0, r9
 8011024:	f001 ffd9 	bl	8012fda <_Bfree>
 8011028:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801102a:	931c      	str	r3, [sp, #112]	; 0x70
 801102c:	2e00      	cmp	r6, #0
 801102e:	dc7a      	bgt.n	8011126 <_strtod_l+0x81e>
 8011030:	9b06      	ldr	r3, [sp, #24]
 8011032:	2b00      	cmp	r3, #0
 8011034:	dd08      	ble.n	8011048 <_strtod_l+0x740>
 8011036:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011038:	9905      	ldr	r1, [sp, #20]
 801103a:	4648      	mov	r0, r9
 801103c:	f002 f94a 	bl	80132d4 <__pow5mult>
 8011040:	9005      	str	r0, [sp, #20]
 8011042:	2800      	cmp	r0, #0
 8011044:	f43f ae7e 	beq.w	8010d44 <_strtod_l+0x43c>
 8011048:	2d00      	cmp	r5, #0
 801104a:	dd08      	ble.n	801105e <_strtod_l+0x756>
 801104c:	462a      	mov	r2, r5
 801104e:	9905      	ldr	r1, [sp, #20]
 8011050:	4648      	mov	r0, r9
 8011052:	f002 f98d 	bl	8013370 <__lshift>
 8011056:	9005      	str	r0, [sp, #20]
 8011058:	2800      	cmp	r0, #0
 801105a:	f43f ae73 	beq.w	8010d44 <_strtod_l+0x43c>
 801105e:	2f00      	cmp	r7, #0
 8011060:	dd08      	ble.n	8011074 <_strtod_l+0x76c>
 8011062:	4641      	mov	r1, r8
 8011064:	463a      	mov	r2, r7
 8011066:	4648      	mov	r0, r9
 8011068:	f002 f982 	bl	8013370 <__lshift>
 801106c:	4680      	mov	r8, r0
 801106e:	2800      	cmp	r0, #0
 8011070:	f43f ae68 	beq.w	8010d44 <_strtod_l+0x43c>
 8011074:	9a05      	ldr	r2, [sp, #20]
 8011076:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011078:	4648      	mov	r0, r9
 801107a:	f002 f9e7 	bl	801344c <__mdiff>
 801107e:	4604      	mov	r4, r0
 8011080:	2800      	cmp	r0, #0
 8011082:	f43f ae5f 	beq.w	8010d44 <_strtod_l+0x43c>
 8011086:	68c3      	ldr	r3, [r0, #12]
 8011088:	930c      	str	r3, [sp, #48]	; 0x30
 801108a:	2300      	movs	r3, #0
 801108c:	60c3      	str	r3, [r0, #12]
 801108e:	4641      	mov	r1, r8
 8011090:	f002 f9c2 	bl	8013418 <__mcmp>
 8011094:	2800      	cmp	r0, #0
 8011096:	da55      	bge.n	8011144 <_strtod_l+0x83c>
 8011098:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801109a:	b9e3      	cbnz	r3, 80110d6 <_strtod_l+0x7ce>
 801109c:	f1ba 0f00 	cmp.w	sl, #0
 80110a0:	d119      	bne.n	80110d6 <_strtod_l+0x7ce>
 80110a2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80110a6:	b9b3      	cbnz	r3, 80110d6 <_strtod_l+0x7ce>
 80110a8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80110ac:	0d1b      	lsrs	r3, r3, #20
 80110ae:	051b      	lsls	r3, r3, #20
 80110b0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80110b4:	d90f      	bls.n	80110d6 <_strtod_l+0x7ce>
 80110b6:	6963      	ldr	r3, [r4, #20]
 80110b8:	b913      	cbnz	r3, 80110c0 <_strtod_l+0x7b8>
 80110ba:	6923      	ldr	r3, [r4, #16]
 80110bc:	2b01      	cmp	r3, #1
 80110be:	dd0a      	ble.n	80110d6 <_strtod_l+0x7ce>
 80110c0:	4621      	mov	r1, r4
 80110c2:	2201      	movs	r2, #1
 80110c4:	4648      	mov	r0, r9
 80110c6:	f002 f953 	bl	8013370 <__lshift>
 80110ca:	4641      	mov	r1, r8
 80110cc:	4604      	mov	r4, r0
 80110ce:	f002 f9a3 	bl	8013418 <__mcmp>
 80110d2:	2800      	cmp	r0, #0
 80110d4:	dc67      	bgt.n	80111a6 <_strtod_l+0x89e>
 80110d6:	9b04      	ldr	r3, [sp, #16]
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d171      	bne.n	80111c0 <_strtod_l+0x8b8>
 80110dc:	e63d      	b.n	8010d5a <_strtod_l+0x452>
 80110de:	f018 0f01 	tst.w	r8, #1
 80110e2:	d004      	beq.n	80110ee <_strtod_l+0x7e6>
 80110e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80110e8:	f7ef fa9e 	bl	8000628 <__aeabi_dmul>
 80110ec:	2301      	movs	r3, #1
 80110ee:	ea4f 0868 	mov.w	r8, r8, asr #1
 80110f2:	3508      	adds	r5, #8
 80110f4:	e6e5      	b.n	8010ec2 <_strtod_l+0x5ba>
 80110f6:	f04f 32ff 	mov.w	r2, #4294967295
 80110fa:	fa02 f303 	lsl.w	r3, r2, r3
 80110fe:	ea03 0a0a 	and.w	sl, r3, sl
 8011102:	e6ff      	b.n	8010f04 <_strtod_l+0x5fc>
 8011104:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8011108:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801110c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8011110:	36e2      	adds	r6, #226	; 0xe2
 8011112:	fa01 f306 	lsl.w	r3, r1, r6
 8011116:	930a      	str	r3, [sp, #40]	; 0x28
 8011118:	910f      	str	r1, [sp, #60]	; 0x3c
 801111a:	e75d      	b.n	8010fd8 <_strtod_l+0x6d0>
 801111c:	2300      	movs	r3, #0
 801111e:	930a      	str	r3, [sp, #40]	; 0x28
 8011120:	2301      	movs	r3, #1
 8011122:	930f      	str	r3, [sp, #60]	; 0x3c
 8011124:	e758      	b.n	8010fd8 <_strtod_l+0x6d0>
 8011126:	4632      	mov	r2, r6
 8011128:	991c      	ldr	r1, [sp, #112]	; 0x70
 801112a:	4648      	mov	r0, r9
 801112c:	f002 f920 	bl	8013370 <__lshift>
 8011130:	901c      	str	r0, [sp, #112]	; 0x70
 8011132:	2800      	cmp	r0, #0
 8011134:	f47f af7c 	bne.w	8011030 <_strtod_l+0x728>
 8011138:	e604      	b.n	8010d44 <_strtod_l+0x43c>
 801113a:	bf00      	nop
 801113c:	08014d40 	.word	0x08014d40
 8011140:	fffffc02 	.word	0xfffffc02
 8011144:	465d      	mov	r5, fp
 8011146:	f040 8086 	bne.w	8011256 <_strtod_l+0x94e>
 801114a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801114c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011150:	b32a      	cbz	r2, 801119e <_strtod_l+0x896>
 8011152:	4aaf      	ldr	r2, [pc, #700]	; (8011410 <_strtod_l+0xb08>)
 8011154:	4293      	cmp	r3, r2
 8011156:	d153      	bne.n	8011200 <_strtod_l+0x8f8>
 8011158:	9b04      	ldr	r3, [sp, #16]
 801115a:	4650      	mov	r0, sl
 801115c:	b1d3      	cbz	r3, 8011194 <_strtod_l+0x88c>
 801115e:	4aad      	ldr	r2, [pc, #692]	; (8011414 <_strtod_l+0xb0c>)
 8011160:	402a      	ands	r2, r5
 8011162:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8011166:	f04f 31ff 	mov.w	r1, #4294967295
 801116a:	d816      	bhi.n	801119a <_strtod_l+0x892>
 801116c:	0d12      	lsrs	r2, r2, #20
 801116e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8011172:	fa01 f303 	lsl.w	r3, r1, r3
 8011176:	4298      	cmp	r0, r3
 8011178:	d142      	bne.n	8011200 <_strtod_l+0x8f8>
 801117a:	4ba7      	ldr	r3, [pc, #668]	; (8011418 <_strtod_l+0xb10>)
 801117c:	429d      	cmp	r5, r3
 801117e:	d102      	bne.n	8011186 <_strtod_l+0x87e>
 8011180:	3001      	adds	r0, #1
 8011182:	f43f addf 	beq.w	8010d44 <_strtod_l+0x43c>
 8011186:	4ba3      	ldr	r3, [pc, #652]	; (8011414 <_strtod_l+0xb0c>)
 8011188:	402b      	ands	r3, r5
 801118a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801118e:	f04f 0a00 	mov.w	sl, #0
 8011192:	e7a0      	b.n	80110d6 <_strtod_l+0x7ce>
 8011194:	f04f 33ff 	mov.w	r3, #4294967295
 8011198:	e7ed      	b.n	8011176 <_strtod_l+0x86e>
 801119a:	460b      	mov	r3, r1
 801119c:	e7eb      	b.n	8011176 <_strtod_l+0x86e>
 801119e:	bb7b      	cbnz	r3, 8011200 <_strtod_l+0x8f8>
 80111a0:	f1ba 0f00 	cmp.w	sl, #0
 80111a4:	d12c      	bne.n	8011200 <_strtod_l+0x8f8>
 80111a6:	9904      	ldr	r1, [sp, #16]
 80111a8:	4a9a      	ldr	r2, [pc, #616]	; (8011414 <_strtod_l+0xb0c>)
 80111aa:	465b      	mov	r3, fp
 80111ac:	b1f1      	cbz	r1, 80111ec <_strtod_l+0x8e4>
 80111ae:	ea02 010b 	and.w	r1, r2, fp
 80111b2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80111b6:	dc19      	bgt.n	80111ec <_strtod_l+0x8e4>
 80111b8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80111bc:	f77f ae5b 	ble.w	8010e76 <_strtod_l+0x56e>
 80111c0:	4a96      	ldr	r2, [pc, #600]	; (801141c <_strtod_l+0xb14>)
 80111c2:	2300      	movs	r3, #0
 80111c4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80111c8:	4650      	mov	r0, sl
 80111ca:	4659      	mov	r1, fp
 80111cc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80111d0:	f7ef fa2a 	bl	8000628 <__aeabi_dmul>
 80111d4:	4682      	mov	sl, r0
 80111d6:	468b      	mov	fp, r1
 80111d8:	2900      	cmp	r1, #0
 80111da:	f47f adbe 	bne.w	8010d5a <_strtod_l+0x452>
 80111de:	2800      	cmp	r0, #0
 80111e0:	f47f adbb 	bne.w	8010d5a <_strtod_l+0x452>
 80111e4:	2322      	movs	r3, #34	; 0x22
 80111e6:	f8c9 3000 	str.w	r3, [r9]
 80111ea:	e5b6      	b.n	8010d5a <_strtod_l+0x452>
 80111ec:	4013      	ands	r3, r2
 80111ee:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80111f2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80111f6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80111fa:	f04f 3aff 	mov.w	sl, #4294967295
 80111fe:	e76a      	b.n	80110d6 <_strtod_l+0x7ce>
 8011200:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011202:	b193      	cbz	r3, 801122a <_strtod_l+0x922>
 8011204:	422b      	tst	r3, r5
 8011206:	f43f af66 	beq.w	80110d6 <_strtod_l+0x7ce>
 801120a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801120c:	9a04      	ldr	r2, [sp, #16]
 801120e:	4650      	mov	r0, sl
 8011210:	4659      	mov	r1, fp
 8011212:	b173      	cbz	r3, 8011232 <_strtod_l+0x92a>
 8011214:	f7ff fb5b 	bl	80108ce <sulp>
 8011218:	4602      	mov	r2, r0
 801121a:	460b      	mov	r3, r1
 801121c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8011220:	f7ef f84c 	bl	80002bc <__adddf3>
 8011224:	4682      	mov	sl, r0
 8011226:	468b      	mov	fp, r1
 8011228:	e755      	b.n	80110d6 <_strtod_l+0x7ce>
 801122a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801122c:	ea13 0f0a 	tst.w	r3, sl
 8011230:	e7e9      	b.n	8011206 <_strtod_l+0x8fe>
 8011232:	f7ff fb4c 	bl	80108ce <sulp>
 8011236:	4602      	mov	r2, r0
 8011238:	460b      	mov	r3, r1
 801123a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801123e:	f7ef f83b 	bl	80002b8 <__aeabi_dsub>
 8011242:	2200      	movs	r2, #0
 8011244:	2300      	movs	r3, #0
 8011246:	4682      	mov	sl, r0
 8011248:	468b      	mov	fp, r1
 801124a:	f7ef fc55 	bl	8000af8 <__aeabi_dcmpeq>
 801124e:	2800      	cmp	r0, #0
 8011250:	f47f ae11 	bne.w	8010e76 <_strtod_l+0x56e>
 8011254:	e73f      	b.n	80110d6 <_strtod_l+0x7ce>
 8011256:	4641      	mov	r1, r8
 8011258:	4620      	mov	r0, r4
 801125a:	f002 fa1a 	bl	8013692 <__ratio>
 801125e:	ec57 6b10 	vmov	r6, r7, d0
 8011262:	2200      	movs	r2, #0
 8011264:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011268:	ee10 0a10 	vmov	r0, s0
 801126c:	4639      	mov	r1, r7
 801126e:	f7ef fc57 	bl	8000b20 <__aeabi_dcmple>
 8011272:	2800      	cmp	r0, #0
 8011274:	d077      	beq.n	8011366 <_strtod_l+0xa5e>
 8011276:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011278:	2b00      	cmp	r3, #0
 801127a:	d04a      	beq.n	8011312 <_strtod_l+0xa0a>
 801127c:	4b68      	ldr	r3, [pc, #416]	; (8011420 <_strtod_l+0xb18>)
 801127e:	2200      	movs	r2, #0
 8011280:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8011284:	4f66      	ldr	r7, [pc, #408]	; (8011420 <_strtod_l+0xb18>)
 8011286:	2600      	movs	r6, #0
 8011288:	4b62      	ldr	r3, [pc, #392]	; (8011414 <_strtod_l+0xb0c>)
 801128a:	402b      	ands	r3, r5
 801128c:	930f      	str	r3, [sp, #60]	; 0x3c
 801128e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011290:	4b64      	ldr	r3, [pc, #400]	; (8011424 <_strtod_l+0xb1c>)
 8011292:	429a      	cmp	r2, r3
 8011294:	f040 80ce 	bne.w	8011434 <_strtod_l+0xb2c>
 8011298:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801129c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80112a0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80112a4:	ec4b ab10 	vmov	d0, sl, fp
 80112a8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80112ac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80112b0:	f002 f92a 	bl	8013508 <__ulp>
 80112b4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80112b8:	ec53 2b10 	vmov	r2, r3, d0
 80112bc:	f7ef f9b4 	bl	8000628 <__aeabi_dmul>
 80112c0:	4652      	mov	r2, sl
 80112c2:	465b      	mov	r3, fp
 80112c4:	f7ee fffa 	bl	80002bc <__adddf3>
 80112c8:	460b      	mov	r3, r1
 80112ca:	4952      	ldr	r1, [pc, #328]	; (8011414 <_strtod_l+0xb0c>)
 80112cc:	4a56      	ldr	r2, [pc, #344]	; (8011428 <_strtod_l+0xb20>)
 80112ce:	4019      	ands	r1, r3
 80112d0:	4291      	cmp	r1, r2
 80112d2:	4682      	mov	sl, r0
 80112d4:	d95b      	bls.n	801138e <_strtod_l+0xa86>
 80112d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80112d8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80112dc:	4293      	cmp	r3, r2
 80112de:	d103      	bne.n	80112e8 <_strtod_l+0x9e0>
 80112e0:	9b08      	ldr	r3, [sp, #32]
 80112e2:	3301      	adds	r3, #1
 80112e4:	f43f ad2e 	beq.w	8010d44 <_strtod_l+0x43c>
 80112e8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8011418 <_strtod_l+0xb10>
 80112ec:	f04f 3aff 	mov.w	sl, #4294967295
 80112f0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80112f2:	4648      	mov	r0, r9
 80112f4:	f001 fe71 	bl	8012fda <_Bfree>
 80112f8:	9905      	ldr	r1, [sp, #20]
 80112fa:	4648      	mov	r0, r9
 80112fc:	f001 fe6d 	bl	8012fda <_Bfree>
 8011300:	4641      	mov	r1, r8
 8011302:	4648      	mov	r0, r9
 8011304:	f001 fe69 	bl	8012fda <_Bfree>
 8011308:	4621      	mov	r1, r4
 801130a:	4648      	mov	r0, r9
 801130c:	f001 fe65 	bl	8012fda <_Bfree>
 8011310:	e619      	b.n	8010f46 <_strtod_l+0x63e>
 8011312:	f1ba 0f00 	cmp.w	sl, #0
 8011316:	d11a      	bne.n	801134e <_strtod_l+0xa46>
 8011318:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801131c:	b9eb      	cbnz	r3, 801135a <_strtod_l+0xa52>
 801131e:	2200      	movs	r2, #0
 8011320:	4b3f      	ldr	r3, [pc, #252]	; (8011420 <_strtod_l+0xb18>)
 8011322:	4630      	mov	r0, r6
 8011324:	4639      	mov	r1, r7
 8011326:	f7ef fbf1 	bl	8000b0c <__aeabi_dcmplt>
 801132a:	b9c8      	cbnz	r0, 8011360 <_strtod_l+0xa58>
 801132c:	4630      	mov	r0, r6
 801132e:	4639      	mov	r1, r7
 8011330:	2200      	movs	r2, #0
 8011332:	4b3e      	ldr	r3, [pc, #248]	; (801142c <_strtod_l+0xb24>)
 8011334:	f7ef f978 	bl	8000628 <__aeabi_dmul>
 8011338:	4606      	mov	r6, r0
 801133a:	460f      	mov	r7, r1
 801133c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8011340:	9618      	str	r6, [sp, #96]	; 0x60
 8011342:	9319      	str	r3, [sp, #100]	; 0x64
 8011344:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8011348:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801134c:	e79c      	b.n	8011288 <_strtod_l+0x980>
 801134e:	f1ba 0f01 	cmp.w	sl, #1
 8011352:	d102      	bne.n	801135a <_strtod_l+0xa52>
 8011354:	2d00      	cmp	r5, #0
 8011356:	f43f ad8e 	beq.w	8010e76 <_strtod_l+0x56e>
 801135a:	2200      	movs	r2, #0
 801135c:	4b34      	ldr	r3, [pc, #208]	; (8011430 <_strtod_l+0xb28>)
 801135e:	e78f      	b.n	8011280 <_strtod_l+0x978>
 8011360:	2600      	movs	r6, #0
 8011362:	4f32      	ldr	r7, [pc, #200]	; (801142c <_strtod_l+0xb24>)
 8011364:	e7ea      	b.n	801133c <_strtod_l+0xa34>
 8011366:	4b31      	ldr	r3, [pc, #196]	; (801142c <_strtod_l+0xb24>)
 8011368:	4630      	mov	r0, r6
 801136a:	4639      	mov	r1, r7
 801136c:	2200      	movs	r2, #0
 801136e:	f7ef f95b 	bl	8000628 <__aeabi_dmul>
 8011372:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011374:	4606      	mov	r6, r0
 8011376:	460f      	mov	r7, r1
 8011378:	b933      	cbnz	r3, 8011388 <_strtod_l+0xa80>
 801137a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801137e:	9010      	str	r0, [sp, #64]	; 0x40
 8011380:	9311      	str	r3, [sp, #68]	; 0x44
 8011382:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8011386:	e7df      	b.n	8011348 <_strtod_l+0xa40>
 8011388:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801138c:	e7f9      	b.n	8011382 <_strtod_l+0xa7a>
 801138e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8011392:	9b04      	ldr	r3, [sp, #16]
 8011394:	2b00      	cmp	r3, #0
 8011396:	d1ab      	bne.n	80112f0 <_strtod_l+0x9e8>
 8011398:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801139c:	0d1b      	lsrs	r3, r3, #20
 801139e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80113a0:	051b      	lsls	r3, r3, #20
 80113a2:	429a      	cmp	r2, r3
 80113a4:	465d      	mov	r5, fp
 80113a6:	d1a3      	bne.n	80112f0 <_strtod_l+0x9e8>
 80113a8:	4639      	mov	r1, r7
 80113aa:	4630      	mov	r0, r6
 80113ac:	f7ef fbec 	bl	8000b88 <__aeabi_d2iz>
 80113b0:	f7ef f8d0 	bl	8000554 <__aeabi_i2d>
 80113b4:	460b      	mov	r3, r1
 80113b6:	4602      	mov	r2, r0
 80113b8:	4639      	mov	r1, r7
 80113ba:	4630      	mov	r0, r6
 80113bc:	f7ee ff7c 	bl	80002b8 <__aeabi_dsub>
 80113c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80113c2:	4606      	mov	r6, r0
 80113c4:	460f      	mov	r7, r1
 80113c6:	b933      	cbnz	r3, 80113d6 <_strtod_l+0xace>
 80113c8:	f1ba 0f00 	cmp.w	sl, #0
 80113cc:	d103      	bne.n	80113d6 <_strtod_l+0xace>
 80113ce:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80113d2:	2d00      	cmp	r5, #0
 80113d4:	d06d      	beq.n	80114b2 <_strtod_l+0xbaa>
 80113d6:	a30a      	add	r3, pc, #40	; (adr r3, 8011400 <_strtod_l+0xaf8>)
 80113d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113dc:	4630      	mov	r0, r6
 80113de:	4639      	mov	r1, r7
 80113e0:	f7ef fb94 	bl	8000b0c <__aeabi_dcmplt>
 80113e4:	2800      	cmp	r0, #0
 80113e6:	f47f acb8 	bne.w	8010d5a <_strtod_l+0x452>
 80113ea:	a307      	add	r3, pc, #28	; (adr r3, 8011408 <_strtod_l+0xb00>)
 80113ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113f0:	4630      	mov	r0, r6
 80113f2:	4639      	mov	r1, r7
 80113f4:	f7ef fba8 	bl	8000b48 <__aeabi_dcmpgt>
 80113f8:	2800      	cmp	r0, #0
 80113fa:	f43f af79 	beq.w	80112f0 <_strtod_l+0x9e8>
 80113fe:	e4ac      	b.n	8010d5a <_strtod_l+0x452>
 8011400:	94a03595 	.word	0x94a03595
 8011404:	3fdfffff 	.word	0x3fdfffff
 8011408:	35afe535 	.word	0x35afe535
 801140c:	3fe00000 	.word	0x3fe00000
 8011410:	000fffff 	.word	0x000fffff
 8011414:	7ff00000 	.word	0x7ff00000
 8011418:	7fefffff 	.word	0x7fefffff
 801141c:	39500000 	.word	0x39500000
 8011420:	3ff00000 	.word	0x3ff00000
 8011424:	7fe00000 	.word	0x7fe00000
 8011428:	7c9fffff 	.word	0x7c9fffff
 801142c:	3fe00000 	.word	0x3fe00000
 8011430:	bff00000 	.word	0xbff00000
 8011434:	9b04      	ldr	r3, [sp, #16]
 8011436:	b333      	cbz	r3, 8011486 <_strtod_l+0xb7e>
 8011438:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801143a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801143e:	d822      	bhi.n	8011486 <_strtod_l+0xb7e>
 8011440:	a327      	add	r3, pc, #156	; (adr r3, 80114e0 <_strtod_l+0xbd8>)
 8011442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011446:	4630      	mov	r0, r6
 8011448:	4639      	mov	r1, r7
 801144a:	f7ef fb69 	bl	8000b20 <__aeabi_dcmple>
 801144e:	b1a0      	cbz	r0, 801147a <_strtod_l+0xb72>
 8011450:	4639      	mov	r1, r7
 8011452:	4630      	mov	r0, r6
 8011454:	f7ef fbc0 	bl	8000bd8 <__aeabi_d2uiz>
 8011458:	2800      	cmp	r0, #0
 801145a:	bf08      	it	eq
 801145c:	2001      	moveq	r0, #1
 801145e:	f7ef f869 	bl	8000534 <__aeabi_ui2d>
 8011462:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011464:	4606      	mov	r6, r0
 8011466:	460f      	mov	r7, r1
 8011468:	bb03      	cbnz	r3, 80114ac <_strtod_l+0xba4>
 801146a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801146e:	9012      	str	r0, [sp, #72]	; 0x48
 8011470:	9313      	str	r3, [sp, #76]	; 0x4c
 8011472:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8011476:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801147a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801147c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801147e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8011482:	1a9b      	subs	r3, r3, r2
 8011484:	930b      	str	r3, [sp, #44]	; 0x2c
 8011486:	ed9d 0b08 	vldr	d0, [sp, #32]
 801148a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801148e:	f002 f83b 	bl	8013508 <__ulp>
 8011492:	4650      	mov	r0, sl
 8011494:	ec53 2b10 	vmov	r2, r3, d0
 8011498:	4659      	mov	r1, fp
 801149a:	f7ef f8c5 	bl	8000628 <__aeabi_dmul>
 801149e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80114a2:	f7ee ff0b 	bl	80002bc <__adddf3>
 80114a6:	4682      	mov	sl, r0
 80114a8:	468b      	mov	fp, r1
 80114aa:	e772      	b.n	8011392 <_strtod_l+0xa8a>
 80114ac:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80114b0:	e7df      	b.n	8011472 <_strtod_l+0xb6a>
 80114b2:	a30d      	add	r3, pc, #52	; (adr r3, 80114e8 <_strtod_l+0xbe0>)
 80114b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114b8:	f7ef fb28 	bl	8000b0c <__aeabi_dcmplt>
 80114bc:	e79c      	b.n	80113f8 <_strtod_l+0xaf0>
 80114be:	2300      	movs	r3, #0
 80114c0:	930d      	str	r3, [sp, #52]	; 0x34
 80114c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80114c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80114c6:	6013      	str	r3, [r2, #0]
 80114c8:	f7ff ba61 	b.w	801098e <_strtod_l+0x86>
 80114cc:	2b65      	cmp	r3, #101	; 0x65
 80114ce:	f04f 0200 	mov.w	r2, #0
 80114d2:	f43f ab4e 	beq.w	8010b72 <_strtod_l+0x26a>
 80114d6:	2101      	movs	r1, #1
 80114d8:	4614      	mov	r4, r2
 80114da:	9104      	str	r1, [sp, #16]
 80114dc:	f7ff bacb 	b.w	8010a76 <_strtod_l+0x16e>
 80114e0:	ffc00000 	.word	0xffc00000
 80114e4:	41dfffff 	.word	0x41dfffff
 80114e8:	94a03595 	.word	0x94a03595
 80114ec:	3fcfffff 	.word	0x3fcfffff

080114f0 <_strtod_r>:
 80114f0:	4b05      	ldr	r3, [pc, #20]	; (8011508 <_strtod_r+0x18>)
 80114f2:	681b      	ldr	r3, [r3, #0]
 80114f4:	b410      	push	{r4}
 80114f6:	6a1b      	ldr	r3, [r3, #32]
 80114f8:	4c04      	ldr	r4, [pc, #16]	; (801150c <_strtod_r+0x1c>)
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	bf08      	it	eq
 80114fe:	4623      	moveq	r3, r4
 8011500:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011504:	f7ff ba00 	b.w	8010908 <_strtod_l>
 8011508:	2000000c 	.word	0x2000000c
 801150c:	20000070 	.word	0x20000070

08011510 <_strtol_l.isra.0>:
 8011510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011514:	4680      	mov	r8, r0
 8011516:	4689      	mov	r9, r1
 8011518:	4692      	mov	sl, r2
 801151a:	461e      	mov	r6, r3
 801151c:	460f      	mov	r7, r1
 801151e:	463d      	mov	r5, r7
 8011520:	9808      	ldr	r0, [sp, #32]
 8011522:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011526:	f001 fc67 	bl	8012df8 <__locale_ctype_ptr_l>
 801152a:	4420      	add	r0, r4
 801152c:	7843      	ldrb	r3, [r0, #1]
 801152e:	f013 0308 	ands.w	r3, r3, #8
 8011532:	d132      	bne.n	801159a <_strtol_l.isra.0+0x8a>
 8011534:	2c2d      	cmp	r4, #45	; 0x2d
 8011536:	d132      	bne.n	801159e <_strtol_l.isra.0+0x8e>
 8011538:	787c      	ldrb	r4, [r7, #1]
 801153a:	1cbd      	adds	r5, r7, #2
 801153c:	2201      	movs	r2, #1
 801153e:	2e00      	cmp	r6, #0
 8011540:	d05d      	beq.n	80115fe <_strtol_l.isra.0+0xee>
 8011542:	2e10      	cmp	r6, #16
 8011544:	d109      	bne.n	801155a <_strtol_l.isra.0+0x4a>
 8011546:	2c30      	cmp	r4, #48	; 0x30
 8011548:	d107      	bne.n	801155a <_strtol_l.isra.0+0x4a>
 801154a:	782b      	ldrb	r3, [r5, #0]
 801154c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011550:	2b58      	cmp	r3, #88	; 0x58
 8011552:	d14f      	bne.n	80115f4 <_strtol_l.isra.0+0xe4>
 8011554:	786c      	ldrb	r4, [r5, #1]
 8011556:	2610      	movs	r6, #16
 8011558:	3502      	adds	r5, #2
 801155a:	2a00      	cmp	r2, #0
 801155c:	bf14      	ite	ne
 801155e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8011562:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8011566:	2700      	movs	r7, #0
 8011568:	fbb1 fcf6 	udiv	ip, r1, r6
 801156c:	4638      	mov	r0, r7
 801156e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8011572:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8011576:	2b09      	cmp	r3, #9
 8011578:	d817      	bhi.n	80115aa <_strtol_l.isra.0+0x9a>
 801157a:	461c      	mov	r4, r3
 801157c:	42a6      	cmp	r6, r4
 801157e:	dd23      	ble.n	80115c8 <_strtol_l.isra.0+0xb8>
 8011580:	1c7b      	adds	r3, r7, #1
 8011582:	d007      	beq.n	8011594 <_strtol_l.isra.0+0x84>
 8011584:	4584      	cmp	ip, r0
 8011586:	d31c      	bcc.n	80115c2 <_strtol_l.isra.0+0xb2>
 8011588:	d101      	bne.n	801158e <_strtol_l.isra.0+0x7e>
 801158a:	45a6      	cmp	lr, r4
 801158c:	db19      	blt.n	80115c2 <_strtol_l.isra.0+0xb2>
 801158e:	fb00 4006 	mla	r0, r0, r6, r4
 8011592:	2701      	movs	r7, #1
 8011594:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011598:	e7eb      	b.n	8011572 <_strtol_l.isra.0+0x62>
 801159a:	462f      	mov	r7, r5
 801159c:	e7bf      	b.n	801151e <_strtol_l.isra.0+0xe>
 801159e:	2c2b      	cmp	r4, #43	; 0x2b
 80115a0:	bf04      	itt	eq
 80115a2:	1cbd      	addeq	r5, r7, #2
 80115a4:	787c      	ldrbeq	r4, [r7, #1]
 80115a6:	461a      	mov	r2, r3
 80115a8:	e7c9      	b.n	801153e <_strtol_l.isra.0+0x2e>
 80115aa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80115ae:	2b19      	cmp	r3, #25
 80115b0:	d801      	bhi.n	80115b6 <_strtol_l.isra.0+0xa6>
 80115b2:	3c37      	subs	r4, #55	; 0x37
 80115b4:	e7e2      	b.n	801157c <_strtol_l.isra.0+0x6c>
 80115b6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80115ba:	2b19      	cmp	r3, #25
 80115bc:	d804      	bhi.n	80115c8 <_strtol_l.isra.0+0xb8>
 80115be:	3c57      	subs	r4, #87	; 0x57
 80115c0:	e7dc      	b.n	801157c <_strtol_l.isra.0+0x6c>
 80115c2:	f04f 37ff 	mov.w	r7, #4294967295
 80115c6:	e7e5      	b.n	8011594 <_strtol_l.isra.0+0x84>
 80115c8:	1c7b      	adds	r3, r7, #1
 80115ca:	d108      	bne.n	80115de <_strtol_l.isra.0+0xce>
 80115cc:	2322      	movs	r3, #34	; 0x22
 80115ce:	f8c8 3000 	str.w	r3, [r8]
 80115d2:	4608      	mov	r0, r1
 80115d4:	f1ba 0f00 	cmp.w	sl, #0
 80115d8:	d107      	bne.n	80115ea <_strtol_l.isra.0+0xda>
 80115da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115de:	b102      	cbz	r2, 80115e2 <_strtol_l.isra.0+0xd2>
 80115e0:	4240      	negs	r0, r0
 80115e2:	f1ba 0f00 	cmp.w	sl, #0
 80115e6:	d0f8      	beq.n	80115da <_strtol_l.isra.0+0xca>
 80115e8:	b10f      	cbz	r7, 80115ee <_strtol_l.isra.0+0xde>
 80115ea:	f105 39ff 	add.w	r9, r5, #4294967295
 80115ee:	f8ca 9000 	str.w	r9, [sl]
 80115f2:	e7f2      	b.n	80115da <_strtol_l.isra.0+0xca>
 80115f4:	2430      	movs	r4, #48	; 0x30
 80115f6:	2e00      	cmp	r6, #0
 80115f8:	d1af      	bne.n	801155a <_strtol_l.isra.0+0x4a>
 80115fa:	2608      	movs	r6, #8
 80115fc:	e7ad      	b.n	801155a <_strtol_l.isra.0+0x4a>
 80115fe:	2c30      	cmp	r4, #48	; 0x30
 8011600:	d0a3      	beq.n	801154a <_strtol_l.isra.0+0x3a>
 8011602:	260a      	movs	r6, #10
 8011604:	e7a9      	b.n	801155a <_strtol_l.isra.0+0x4a>
	...

08011608 <_strtol_r>:
 8011608:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801160a:	4c06      	ldr	r4, [pc, #24]	; (8011624 <_strtol_r+0x1c>)
 801160c:	4d06      	ldr	r5, [pc, #24]	; (8011628 <_strtol_r+0x20>)
 801160e:	6824      	ldr	r4, [r4, #0]
 8011610:	6a24      	ldr	r4, [r4, #32]
 8011612:	2c00      	cmp	r4, #0
 8011614:	bf08      	it	eq
 8011616:	462c      	moveq	r4, r5
 8011618:	9400      	str	r4, [sp, #0]
 801161a:	f7ff ff79 	bl	8011510 <_strtol_l.isra.0>
 801161e:	b003      	add	sp, #12
 8011620:	bd30      	pop	{r4, r5, pc}
 8011622:	bf00      	nop
 8011624:	2000000c 	.word	0x2000000c
 8011628:	20000070 	.word	0x20000070

0801162c <_vsiprintf_r>:
 801162c:	b500      	push	{lr}
 801162e:	b09b      	sub	sp, #108	; 0x6c
 8011630:	9100      	str	r1, [sp, #0]
 8011632:	9104      	str	r1, [sp, #16]
 8011634:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011638:	9105      	str	r1, [sp, #20]
 801163a:	9102      	str	r1, [sp, #8]
 801163c:	4905      	ldr	r1, [pc, #20]	; (8011654 <_vsiprintf_r+0x28>)
 801163e:	9103      	str	r1, [sp, #12]
 8011640:	4669      	mov	r1, sp
 8011642:	f002 f9a5 	bl	8013990 <_svfiprintf_r>
 8011646:	9b00      	ldr	r3, [sp, #0]
 8011648:	2200      	movs	r2, #0
 801164a:	701a      	strb	r2, [r3, #0]
 801164c:	b01b      	add	sp, #108	; 0x6c
 801164e:	f85d fb04 	ldr.w	pc, [sp], #4
 8011652:	bf00      	nop
 8011654:	ffff0208 	.word	0xffff0208

08011658 <vsiprintf>:
 8011658:	4613      	mov	r3, r2
 801165a:	460a      	mov	r2, r1
 801165c:	4601      	mov	r1, r0
 801165e:	4802      	ldr	r0, [pc, #8]	; (8011668 <vsiprintf+0x10>)
 8011660:	6800      	ldr	r0, [r0, #0]
 8011662:	f7ff bfe3 	b.w	801162c <_vsiprintf_r>
 8011666:	bf00      	nop
 8011668:	2000000c 	.word	0x2000000c

0801166c <__swbuf_r>:
 801166c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801166e:	460e      	mov	r6, r1
 8011670:	4614      	mov	r4, r2
 8011672:	4605      	mov	r5, r0
 8011674:	b118      	cbz	r0, 801167e <__swbuf_r+0x12>
 8011676:	6983      	ldr	r3, [r0, #24]
 8011678:	b90b      	cbnz	r3, 801167e <__swbuf_r+0x12>
 801167a:	f001 f80d 	bl	8012698 <__sinit>
 801167e:	4b21      	ldr	r3, [pc, #132]	; (8011704 <__swbuf_r+0x98>)
 8011680:	429c      	cmp	r4, r3
 8011682:	d12a      	bne.n	80116da <__swbuf_r+0x6e>
 8011684:	686c      	ldr	r4, [r5, #4]
 8011686:	69a3      	ldr	r3, [r4, #24]
 8011688:	60a3      	str	r3, [r4, #8]
 801168a:	89a3      	ldrh	r3, [r4, #12]
 801168c:	071a      	lsls	r2, r3, #28
 801168e:	d52e      	bpl.n	80116ee <__swbuf_r+0x82>
 8011690:	6923      	ldr	r3, [r4, #16]
 8011692:	b363      	cbz	r3, 80116ee <__swbuf_r+0x82>
 8011694:	6923      	ldr	r3, [r4, #16]
 8011696:	6820      	ldr	r0, [r4, #0]
 8011698:	1ac0      	subs	r0, r0, r3
 801169a:	6963      	ldr	r3, [r4, #20]
 801169c:	b2f6      	uxtb	r6, r6
 801169e:	4283      	cmp	r3, r0
 80116a0:	4637      	mov	r7, r6
 80116a2:	dc04      	bgt.n	80116ae <__swbuf_r+0x42>
 80116a4:	4621      	mov	r1, r4
 80116a6:	4628      	mov	r0, r5
 80116a8:	f000 ff8c 	bl	80125c4 <_fflush_r>
 80116ac:	bb28      	cbnz	r0, 80116fa <__swbuf_r+0x8e>
 80116ae:	68a3      	ldr	r3, [r4, #8]
 80116b0:	3b01      	subs	r3, #1
 80116b2:	60a3      	str	r3, [r4, #8]
 80116b4:	6823      	ldr	r3, [r4, #0]
 80116b6:	1c5a      	adds	r2, r3, #1
 80116b8:	6022      	str	r2, [r4, #0]
 80116ba:	701e      	strb	r6, [r3, #0]
 80116bc:	6963      	ldr	r3, [r4, #20]
 80116be:	3001      	adds	r0, #1
 80116c0:	4283      	cmp	r3, r0
 80116c2:	d004      	beq.n	80116ce <__swbuf_r+0x62>
 80116c4:	89a3      	ldrh	r3, [r4, #12]
 80116c6:	07db      	lsls	r3, r3, #31
 80116c8:	d519      	bpl.n	80116fe <__swbuf_r+0x92>
 80116ca:	2e0a      	cmp	r6, #10
 80116cc:	d117      	bne.n	80116fe <__swbuf_r+0x92>
 80116ce:	4621      	mov	r1, r4
 80116d0:	4628      	mov	r0, r5
 80116d2:	f000 ff77 	bl	80125c4 <_fflush_r>
 80116d6:	b190      	cbz	r0, 80116fe <__swbuf_r+0x92>
 80116d8:	e00f      	b.n	80116fa <__swbuf_r+0x8e>
 80116da:	4b0b      	ldr	r3, [pc, #44]	; (8011708 <__swbuf_r+0x9c>)
 80116dc:	429c      	cmp	r4, r3
 80116de:	d101      	bne.n	80116e4 <__swbuf_r+0x78>
 80116e0:	68ac      	ldr	r4, [r5, #8]
 80116e2:	e7d0      	b.n	8011686 <__swbuf_r+0x1a>
 80116e4:	4b09      	ldr	r3, [pc, #36]	; (801170c <__swbuf_r+0xa0>)
 80116e6:	429c      	cmp	r4, r3
 80116e8:	bf08      	it	eq
 80116ea:	68ec      	ldreq	r4, [r5, #12]
 80116ec:	e7cb      	b.n	8011686 <__swbuf_r+0x1a>
 80116ee:	4621      	mov	r1, r4
 80116f0:	4628      	mov	r0, r5
 80116f2:	f000 f81f 	bl	8011734 <__swsetup_r>
 80116f6:	2800      	cmp	r0, #0
 80116f8:	d0cc      	beq.n	8011694 <__swbuf_r+0x28>
 80116fa:	f04f 37ff 	mov.w	r7, #4294967295
 80116fe:	4638      	mov	r0, r7
 8011700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011702:	bf00      	nop
 8011704:	08014d98 	.word	0x08014d98
 8011708:	08014db8 	.word	0x08014db8
 801170c:	08014d78 	.word	0x08014d78

08011710 <_write_r>:
 8011710:	b538      	push	{r3, r4, r5, lr}
 8011712:	4c07      	ldr	r4, [pc, #28]	; (8011730 <_write_r+0x20>)
 8011714:	4605      	mov	r5, r0
 8011716:	4608      	mov	r0, r1
 8011718:	4611      	mov	r1, r2
 801171a:	2200      	movs	r2, #0
 801171c:	6022      	str	r2, [r4, #0]
 801171e:	461a      	mov	r2, r3
 8011720:	f7f0 fedd 	bl	80024de <_write>
 8011724:	1c43      	adds	r3, r0, #1
 8011726:	d102      	bne.n	801172e <_write_r+0x1e>
 8011728:	6823      	ldr	r3, [r4, #0]
 801172a:	b103      	cbz	r3, 801172e <_write_r+0x1e>
 801172c:	602b      	str	r3, [r5, #0]
 801172e:	bd38      	pop	{r3, r4, r5, pc}
 8011730:	200050a0 	.word	0x200050a0

08011734 <__swsetup_r>:
 8011734:	4b32      	ldr	r3, [pc, #200]	; (8011800 <__swsetup_r+0xcc>)
 8011736:	b570      	push	{r4, r5, r6, lr}
 8011738:	681d      	ldr	r5, [r3, #0]
 801173a:	4606      	mov	r6, r0
 801173c:	460c      	mov	r4, r1
 801173e:	b125      	cbz	r5, 801174a <__swsetup_r+0x16>
 8011740:	69ab      	ldr	r3, [r5, #24]
 8011742:	b913      	cbnz	r3, 801174a <__swsetup_r+0x16>
 8011744:	4628      	mov	r0, r5
 8011746:	f000 ffa7 	bl	8012698 <__sinit>
 801174a:	4b2e      	ldr	r3, [pc, #184]	; (8011804 <__swsetup_r+0xd0>)
 801174c:	429c      	cmp	r4, r3
 801174e:	d10f      	bne.n	8011770 <__swsetup_r+0x3c>
 8011750:	686c      	ldr	r4, [r5, #4]
 8011752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011756:	b29a      	uxth	r2, r3
 8011758:	0715      	lsls	r5, r2, #28
 801175a:	d42c      	bmi.n	80117b6 <__swsetup_r+0x82>
 801175c:	06d0      	lsls	r0, r2, #27
 801175e:	d411      	bmi.n	8011784 <__swsetup_r+0x50>
 8011760:	2209      	movs	r2, #9
 8011762:	6032      	str	r2, [r6, #0]
 8011764:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011768:	81a3      	strh	r3, [r4, #12]
 801176a:	f04f 30ff 	mov.w	r0, #4294967295
 801176e:	e03e      	b.n	80117ee <__swsetup_r+0xba>
 8011770:	4b25      	ldr	r3, [pc, #148]	; (8011808 <__swsetup_r+0xd4>)
 8011772:	429c      	cmp	r4, r3
 8011774:	d101      	bne.n	801177a <__swsetup_r+0x46>
 8011776:	68ac      	ldr	r4, [r5, #8]
 8011778:	e7eb      	b.n	8011752 <__swsetup_r+0x1e>
 801177a:	4b24      	ldr	r3, [pc, #144]	; (801180c <__swsetup_r+0xd8>)
 801177c:	429c      	cmp	r4, r3
 801177e:	bf08      	it	eq
 8011780:	68ec      	ldreq	r4, [r5, #12]
 8011782:	e7e6      	b.n	8011752 <__swsetup_r+0x1e>
 8011784:	0751      	lsls	r1, r2, #29
 8011786:	d512      	bpl.n	80117ae <__swsetup_r+0x7a>
 8011788:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801178a:	b141      	cbz	r1, 801179e <__swsetup_r+0x6a>
 801178c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011790:	4299      	cmp	r1, r3
 8011792:	d002      	beq.n	801179a <__swsetup_r+0x66>
 8011794:	4630      	mov	r0, r6
 8011796:	f001 fff9 	bl	801378c <_free_r>
 801179a:	2300      	movs	r3, #0
 801179c:	6363      	str	r3, [r4, #52]	; 0x34
 801179e:	89a3      	ldrh	r3, [r4, #12]
 80117a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80117a4:	81a3      	strh	r3, [r4, #12]
 80117a6:	2300      	movs	r3, #0
 80117a8:	6063      	str	r3, [r4, #4]
 80117aa:	6923      	ldr	r3, [r4, #16]
 80117ac:	6023      	str	r3, [r4, #0]
 80117ae:	89a3      	ldrh	r3, [r4, #12]
 80117b0:	f043 0308 	orr.w	r3, r3, #8
 80117b4:	81a3      	strh	r3, [r4, #12]
 80117b6:	6923      	ldr	r3, [r4, #16]
 80117b8:	b94b      	cbnz	r3, 80117ce <__swsetup_r+0x9a>
 80117ba:	89a3      	ldrh	r3, [r4, #12]
 80117bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80117c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80117c4:	d003      	beq.n	80117ce <__swsetup_r+0x9a>
 80117c6:	4621      	mov	r1, r4
 80117c8:	4630      	mov	r0, r6
 80117ca:	f001 fb6d 	bl	8012ea8 <__smakebuf_r>
 80117ce:	89a2      	ldrh	r2, [r4, #12]
 80117d0:	f012 0301 	ands.w	r3, r2, #1
 80117d4:	d00c      	beq.n	80117f0 <__swsetup_r+0xbc>
 80117d6:	2300      	movs	r3, #0
 80117d8:	60a3      	str	r3, [r4, #8]
 80117da:	6963      	ldr	r3, [r4, #20]
 80117dc:	425b      	negs	r3, r3
 80117de:	61a3      	str	r3, [r4, #24]
 80117e0:	6923      	ldr	r3, [r4, #16]
 80117e2:	b953      	cbnz	r3, 80117fa <__swsetup_r+0xc6>
 80117e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80117e8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80117ec:	d1ba      	bne.n	8011764 <__swsetup_r+0x30>
 80117ee:	bd70      	pop	{r4, r5, r6, pc}
 80117f0:	0792      	lsls	r2, r2, #30
 80117f2:	bf58      	it	pl
 80117f4:	6963      	ldrpl	r3, [r4, #20]
 80117f6:	60a3      	str	r3, [r4, #8]
 80117f8:	e7f2      	b.n	80117e0 <__swsetup_r+0xac>
 80117fa:	2000      	movs	r0, #0
 80117fc:	e7f7      	b.n	80117ee <__swsetup_r+0xba>
 80117fe:	bf00      	nop
 8011800:	2000000c 	.word	0x2000000c
 8011804:	08014d98 	.word	0x08014d98
 8011808:	08014db8 	.word	0x08014db8
 801180c:	08014d78 	.word	0x08014d78

08011810 <_close_r>:
 8011810:	b538      	push	{r3, r4, r5, lr}
 8011812:	4c06      	ldr	r4, [pc, #24]	; (801182c <_close_r+0x1c>)
 8011814:	2300      	movs	r3, #0
 8011816:	4605      	mov	r5, r0
 8011818:	4608      	mov	r0, r1
 801181a:	6023      	str	r3, [r4, #0]
 801181c:	f7f2 fbeb 	bl	8003ff6 <_close>
 8011820:	1c43      	adds	r3, r0, #1
 8011822:	d102      	bne.n	801182a <_close_r+0x1a>
 8011824:	6823      	ldr	r3, [r4, #0]
 8011826:	b103      	cbz	r3, 801182a <_close_r+0x1a>
 8011828:	602b      	str	r3, [r5, #0]
 801182a:	bd38      	pop	{r3, r4, r5, pc}
 801182c:	200050a0 	.word	0x200050a0

08011830 <quorem>:
 8011830:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011834:	6903      	ldr	r3, [r0, #16]
 8011836:	690c      	ldr	r4, [r1, #16]
 8011838:	42a3      	cmp	r3, r4
 801183a:	4680      	mov	r8, r0
 801183c:	f2c0 8082 	blt.w	8011944 <quorem+0x114>
 8011840:	3c01      	subs	r4, #1
 8011842:	f101 0714 	add.w	r7, r1, #20
 8011846:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801184a:	f100 0614 	add.w	r6, r0, #20
 801184e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8011852:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8011856:	eb06 030c 	add.w	r3, r6, ip
 801185a:	3501      	adds	r5, #1
 801185c:	eb07 090c 	add.w	r9, r7, ip
 8011860:	9301      	str	r3, [sp, #4]
 8011862:	fbb0 f5f5 	udiv	r5, r0, r5
 8011866:	b395      	cbz	r5, 80118ce <quorem+0x9e>
 8011868:	f04f 0a00 	mov.w	sl, #0
 801186c:	4638      	mov	r0, r7
 801186e:	46b6      	mov	lr, r6
 8011870:	46d3      	mov	fp, sl
 8011872:	f850 2b04 	ldr.w	r2, [r0], #4
 8011876:	b293      	uxth	r3, r2
 8011878:	fb05 a303 	mla	r3, r5, r3, sl
 801187c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011880:	b29b      	uxth	r3, r3
 8011882:	ebab 0303 	sub.w	r3, fp, r3
 8011886:	0c12      	lsrs	r2, r2, #16
 8011888:	f8de b000 	ldr.w	fp, [lr]
 801188c:	fb05 a202 	mla	r2, r5, r2, sl
 8011890:	fa13 f38b 	uxtah	r3, r3, fp
 8011894:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8011898:	fa1f fb82 	uxth.w	fp, r2
 801189c:	f8de 2000 	ldr.w	r2, [lr]
 80118a0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80118a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80118a8:	b29b      	uxth	r3, r3
 80118aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80118ae:	4581      	cmp	r9, r0
 80118b0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80118b4:	f84e 3b04 	str.w	r3, [lr], #4
 80118b8:	d2db      	bcs.n	8011872 <quorem+0x42>
 80118ba:	f856 300c 	ldr.w	r3, [r6, ip]
 80118be:	b933      	cbnz	r3, 80118ce <quorem+0x9e>
 80118c0:	9b01      	ldr	r3, [sp, #4]
 80118c2:	3b04      	subs	r3, #4
 80118c4:	429e      	cmp	r6, r3
 80118c6:	461a      	mov	r2, r3
 80118c8:	d330      	bcc.n	801192c <quorem+0xfc>
 80118ca:	f8c8 4010 	str.w	r4, [r8, #16]
 80118ce:	4640      	mov	r0, r8
 80118d0:	f001 fda2 	bl	8013418 <__mcmp>
 80118d4:	2800      	cmp	r0, #0
 80118d6:	db25      	blt.n	8011924 <quorem+0xf4>
 80118d8:	3501      	adds	r5, #1
 80118da:	4630      	mov	r0, r6
 80118dc:	f04f 0c00 	mov.w	ip, #0
 80118e0:	f857 2b04 	ldr.w	r2, [r7], #4
 80118e4:	f8d0 e000 	ldr.w	lr, [r0]
 80118e8:	b293      	uxth	r3, r2
 80118ea:	ebac 0303 	sub.w	r3, ip, r3
 80118ee:	0c12      	lsrs	r2, r2, #16
 80118f0:	fa13 f38e 	uxtah	r3, r3, lr
 80118f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80118f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80118fc:	b29b      	uxth	r3, r3
 80118fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011902:	45b9      	cmp	r9, r7
 8011904:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011908:	f840 3b04 	str.w	r3, [r0], #4
 801190c:	d2e8      	bcs.n	80118e0 <quorem+0xb0>
 801190e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8011912:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8011916:	b92a      	cbnz	r2, 8011924 <quorem+0xf4>
 8011918:	3b04      	subs	r3, #4
 801191a:	429e      	cmp	r6, r3
 801191c:	461a      	mov	r2, r3
 801191e:	d30b      	bcc.n	8011938 <quorem+0x108>
 8011920:	f8c8 4010 	str.w	r4, [r8, #16]
 8011924:	4628      	mov	r0, r5
 8011926:	b003      	add	sp, #12
 8011928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801192c:	6812      	ldr	r2, [r2, #0]
 801192e:	3b04      	subs	r3, #4
 8011930:	2a00      	cmp	r2, #0
 8011932:	d1ca      	bne.n	80118ca <quorem+0x9a>
 8011934:	3c01      	subs	r4, #1
 8011936:	e7c5      	b.n	80118c4 <quorem+0x94>
 8011938:	6812      	ldr	r2, [r2, #0]
 801193a:	3b04      	subs	r3, #4
 801193c:	2a00      	cmp	r2, #0
 801193e:	d1ef      	bne.n	8011920 <quorem+0xf0>
 8011940:	3c01      	subs	r4, #1
 8011942:	e7ea      	b.n	801191a <quorem+0xea>
 8011944:	2000      	movs	r0, #0
 8011946:	e7ee      	b.n	8011926 <quorem+0xf6>

08011948 <_dtoa_r>:
 8011948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801194c:	ec57 6b10 	vmov	r6, r7, d0
 8011950:	b097      	sub	sp, #92	; 0x5c
 8011952:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011954:	9106      	str	r1, [sp, #24]
 8011956:	4604      	mov	r4, r0
 8011958:	920b      	str	r2, [sp, #44]	; 0x2c
 801195a:	9312      	str	r3, [sp, #72]	; 0x48
 801195c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8011960:	e9cd 6700 	strd	r6, r7, [sp]
 8011964:	b93d      	cbnz	r5, 8011976 <_dtoa_r+0x2e>
 8011966:	2010      	movs	r0, #16
 8011968:	f001 fade 	bl	8012f28 <malloc>
 801196c:	6260      	str	r0, [r4, #36]	; 0x24
 801196e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011972:	6005      	str	r5, [r0, #0]
 8011974:	60c5      	str	r5, [r0, #12]
 8011976:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011978:	6819      	ldr	r1, [r3, #0]
 801197a:	b151      	cbz	r1, 8011992 <_dtoa_r+0x4a>
 801197c:	685a      	ldr	r2, [r3, #4]
 801197e:	604a      	str	r2, [r1, #4]
 8011980:	2301      	movs	r3, #1
 8011982:	4093      	lsls	r3, r2
 8011984:	608b      	str	r3, [r1, #8]
 8011986:	4620      	mov	r0, r4
 8011988:	f001 fb27 	bl	8012fda <_Bfree>
 801198c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801198e:	2200      	movs	r2, #0
 8011990:	601a      	str	r2, [r3, #0]
 8011992:	1e3b      	subs	r3, r7, #0
 8011994:	bfbb      	ittet	lt
 8011996:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801199a:	9301      	strlt	r3, [sp, #4]
 801199c:	2300      	movge	r3, #0
 801199e:	2201      	movlt	r2, #1
 80119a0:	bfac      	ite	ge
 80119a2:	f8c8 3000 	strge.w	r3, [r8]
 80119a6:	f8c8 2000 	strlt.w	r2, [r8]
 80119aa:	4baf      	ldr	r3, [pc, #700]	; (8011c68 <_dtoa_r+0x320>)
 80119ac:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80119b0:	ea33 0308 	bics.w	r3, r3, r8
 80119b4:	d114      	bne.n	80119e0 <_dtoa_r+0x98>
 80119b6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80119b8:	f242 730f 	movw	r3, #9999	; 0x270f
 80119bc:	6013      	str	r3, [r2, #0]
 80119be:	9b00      	ldr	r3, [sp, #0]
 80119c0:	b923      	cbnz	r3, 80119cc <_dtoa_r+0x84>
 80119c2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80119c6:	2800      	cmp	r0, #0
 80119c8:	f000 8542 	beq.w	8012450 <_dtoa_r+0xb08>
 80119cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80119ce:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8011c7c <_dtoa_r+0x334>
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	f000 8544 	beq.w	8012460 <_dtoa_r+0xb18>
 80119d8:	f10b 0303 	add.w	r3, fp, #3
 80119dc:	f000 bd3e 	b.w	801245c <_dtoa_r+0xb14>
 80119e0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80119e4:	2200      	movs	r2, #0
 80119e6:	2300      	movs	r3, #0
 80119e8:	4630      	mov	r0, r6
 80119ea:	4639      	mov	r1, r7
 80119ec:	f7ef f884 	bl	8000af8 <__aeabi_dcmpeq>
 80119f0:	4681      	mov	r9, r0
 80119f2:	b168      	cbz	r0, 8011a10 <_dtoa_r+0xc8>
 80119f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80119f6:	2301      	movs	r3, #1
 80119f8:	6013      	str	r3, [r2, #0]
 80119fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	f000 8524 	beq.w	801244a <_dtoa_r+0xb02>
 8011a02:	4b9a      	ldr	r3, [pc, #616]	; (8011c6c <_dtoa_r+0x324>)
 8011a04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011a06:	f103 3bff 	add.w	fp, r3, #4294967295
 8011a0a:	6013      	str	r3, [r2, #0]
 8011a0c:	f000 bd28 	b.w	8012460 <_dtoa_r+0xb18>
 8011a10:	aa14      	add	r2, sp, #80	; 0x50
 8011a12:	a915      	add	r1, sp, #84	; 0x54
 8011a14:	ec47 6b10 	vmov	d0, r6, r7
 8011a18:	4620      	mov	r0, r4
 8011a1a:	f001 fdeb 	bl	80135f4 <__d2b>
 8011a1e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8011a22:	9004      	str	r0, [sp, #16]
 8011a24:	2d00      	cmp	r5, #0
 8011a26:	d07c      	beq.n	8011b22 <_dtoa_r+0x1da>
 8011a28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011a2c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8011a30:	46b2      	mov	sl, r6
 8011a32:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8011a36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8011a3a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8011a3e:	2200      	movs	r2, #0
 8011a40:	4b8b      	ldr	r3, [pc, #556]	; (8011c70 <_dtoa_r+0x328>)
 8011a42:	4650      	mov	r0, sl
 8011a44:	4659      	mov	r1, fp
 8011a46:	f7ee fc37 	bl	80002b8 <__aeabi_dsub>
 8011a4a:	a381      	add	r3, pc, #516	; (adr r3, 8011c50 <_dtoa_r+0x308>)
 8011a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a50:	f7ee fdea 	bl	8000628 <__aeabi_dmul>
 8011a54:	a380      	add	r3, pc, #512	; (adr r3, 8011c58 <_dtoa_r+0x310>)
 8011a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a5a:	f7ee fc2f 	bl	80002bc <__adddf3>
 8011a5e:	4606      	mov	r6, r0
 8011a60:	4628      	mov	r0, r5
 8011a62:	460f      	mov	r7, r1
 8011a64:	f7ee fd76 	bl	8000554 <__aeabi_i2d>
 8011a68:	a37d      	add	r3, pc, #500	; (adr r3, 8011c60 <_dtoa_r+0x318>)
 8011a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a6e:	f7ee fddb 	bl	8000628 <__aeabi_dmul>
 8011a72:	4602      	mov	r2, r0
 8011a74:	460b      	mov	r3, r1
 8011a76:	4630      	mov	r0, r6
 8011a78:	4639      	mov	r1, r7
 8011a7a:	f7ee fc1f 	bl	80002bc <__adddf3>
 8011a7e:	4606      	mov	r6, r0
 8011a80:	460f      	mov	r7, r1
 8011a82:	f7ef f881 	bl	8000b88 <__aeabi_d2iz>
 8011a86:	2200      	movs	r2, #0
 8011a88:	4682      	mov	sl, r0
 8011a8a:	2300      	movs	r3, #0
 8011a8c:	4630      	mov	r0, r6
 8011a8e:	4639      	mov	r1, r7
 8011a90:	f7ef f83c 	bl	8000b0c <__aeabi_dcmplt>
 8011a94:	b148      	cbz	r0, 8011aaa <_dtoa_r+0x162>
 8011a96:	4650      	mov	r0, sl
 8011a98:	f7ee fd5c 	bl	8000554 <__aeabi_i2d>
 8011a9c:	4632      	mov	r2, r6
 8011a9e:	463b      	mov	r3, r7
 8011aa0:	f7ef f82a 	bl	8000af8 <__aeabi_dcmpeq>
 8011aa4:	b908      	cbnz	r0, 8011aaa <_dtoa_r+0x162>
 8011aa6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011aaa:	f1ba 0f16 	cmp.w	sl, #22
 8011aae:	d859      	bhi.n	8011b64 <_dtoa_r+0x21c>
 8011ab0:	4970      	ldr	r1, [pc, #448]	; (8011c74 <_dtoa_r+0x32c>)
 8011ab2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8011ab6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011aba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011abe:	f7ef f843 	bl	8000b48 <__aeabi_dcmpgt>
 8011ac2:	2800      	cmp	r0, #0
 8011ac4:	d050      	beq.n	8011b68 <_dtoa_r+0x220>
 8011ac6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011aca:	2300      	movs	r3, #0
 8011acc:	930f      	str	r3, [sp, #60]	; 0x3c
 8011ace:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011ad0:	1b5d      	subs	r5, r3, r5
 8011ad2:	f1b5 0801 	subs.w	r8, r5, #1
 8011ad6:	bf49      	itett	mi
 8011ad8:	f1c5 0301 	rsbmi	r3, r5, #1
 8011adc:	2300      	movpl	r3, #0
 8011ade:	9305      	strmi	r3, [sp, #20]
 8011ae0:	f04f 0800 	movmi.w	r8, #0
 8011ae4:	bf58      	it	pl
 8011ae6:	9305      	strpl	r3, [sp, #20]
 8011ae8:	f1ba 0f00 	cmp.w	sl, #0
 8011aec:	db3e      	blt.n	8011b6c <_dtoa_r+0x224>
 8011aee:	2300      	movs	r3, #0
 8011af0:	44d0      	add	r8, sl
 8011af2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8011af6:	9307      	str	r3, [sp, #28]
 8011af8:	9b06      	ldr	r3, [sp, #24]
 8011afa:	2b09      	cmp	r3, #9
 8011afc:	f200 8090 	bhi.w	8011c20 <_dtoa_r+0x2d8>
 8011b00:	2b05      	cmp	r3, #5
 8011b02:	bfc4      	itt	gt
 8011b04:	3b04      	subgt	r3, #4
 8011b06:	9306      	strgt	r3, [sp, #24]
 8011b08:	9b06      	ldr	r3, [sp, #24]
 8011b0a:	f1a3 0302 	sub.w	r3, r3, #2
 8011b0e:	bfcc      	ite	gt
 8011b10:	2500      	movgt	r5, #0
 8011b12:	2501      	movle	r5, #1
 8011b14:	2b03      	cmp	r3, #3
 8011b16:	f200 808f 	bhi.w	8011c38 <_dtoa_r+0x2f0>
 8011b1a:	e8df f003 	tbb	[pc, r3]
 8011b1e:	7f7d      	.short	0x7f7d
 8011b20:	7131      	.short	0x7131
 8011b22:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8011b26:	441d      	add	r5, r3
 8011b28:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8011b2c:	2820      	cmp	r0, #32
 8011b2e:	dd13      	ble.n	8011b58 <_dtoa_r+0x210>
 8011b30:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8011b34:	9b00      	ldr	r3, [sp, #0]
 8011b36:	fa08 f800 	lsl.w	r8, r8, r0
 8011b3a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8011b3e:	fa23 f000 	lsr.w	r0, r3, r0
 8011b42:	ea48 0000 	orr.w	r0, r8, r0
 8011b46:	f7ee fcf5 	bl	8000534 <__aeabi_ui2d>
 8011b4a:	2301      	movs	r3, #1
 8011b4c:	4682      	mov	sl, r0
 8011b4e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8011b52:	3d01      	subs	r5, #1
 8011b54:	9313      	str	r3, [sp, #76]	; 0x4c
 8011b56:	e772      	b.n	8011a3e <_dtoa_r+0xf6>
 8011b58:	9b00      	ldr	r3, [sp, #0]
 8011b5a:	f1c0 0020 	rsb	r0, r0, #32
 8011b5e:	fa03 f000 	lsl.w	r0, r3, r0
 8011b62:	e7f0      	b.n	8011b46 <_dtoa_r+0x1fe>
 8011b64:	2301      	movs	r3, #1
 8011b66:	e7b1      	b.n	8011acc <_dtoa_r+0x184>
 8011b68:	900f      	str	r0, [sp, #60]	; 0x3c
 8011b6a:	e7b0      	b.n	8011ace <_dtoa_r+0x186>
 8011b6c:	9b05      	ldr	r3, [sp, #20]
 8011b6e:	eba3 030a 	sub.w	r3, r3, sl
 8011b72:	9305      	str	r3, [sp, #20]
 8011b74:	f1ca 0300 	rsb	r3, sl, #0
 8011b78:	9307      	str	r3, [sp, #28]
 8011b7a:	2300      	movs	r3, #0
 8011b7c:	930e      	str	r3, [sp, #56]	; 0x38
 8011b7e:	e7bb      	b.n	8011af8 <_dtoa_r+0x1b0>
 8011b80:	2301      	movs	r3, #1
 8011b82:	930a      	str	r3, [sp, #40]	; 0x28
 8011b84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	dd59      	ble.n	8011c3e <_dtoa_r+0x2f6>
 8011b8a:	9302      	str	r3, [sp, #8]
 8011b8c:	4699      	mov	r9, r3
 8011b8e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011b90:	2200      	movs	r2, #0
 8011b92:	6072      	str	r2, [r6, #4]
 8011b94:	2204      	movs	r2, #4
 8011b96:	f102 0014 	add.w	r0, r2, #20
 8011b9a:	4298      	cmp	r0, r3
 8011b9c:	6871      	ldr	r1, [r6, #4]
 8011b9e:	d953      	bls.n	8011c48 <_dtoa_r+0x300>
 8011ba0:	4620      	mov	r0, r4
 8011ba2:	f001 f9e6 	bl	8012f72 <_Balloc>
 8011ba6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011ba8:	6030      	str	r0, [r6, #0]
 8011baa:	f1b9 0f0e 	cmp.w	r9, #14
 8011bae:	f8d3 b000 	ldr.w	fp, [r3]
 8011bb2:	f200 80e6 	bhi.w	8011d82 <_dtoa_r+0x43a>
 8011bb6:	2d00      	cmp	r5, #0
 8011bb8:	f000 80e3 	beq.w	8011d82 <_dtoa_r+0x43a>
 8011bbc:	ed9d 7b00 	vldr	d7, [sp]
 8011bc0:	f1ba 0f00 	cmp.w	sl, #0
 8011bc4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8011bc8:	dd74      	ble.n	8011cb4 <_dtoa_r+0x36c>
 8011bca:	4a2a      	ldr	r2, [pc, #168]	; (8011c74 <_dtoa_r+0x32c>)
 8011bcc:	f00a 030f 	and.w	r3, sl, #15
 8011bd0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011bd4:	ed93 7b00 	vldr	d7, [r3]
 8011bd8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8011bdc:	06f0      	lsls	r0, r6, #27
 8011bde:	ed8d 7b08 	vstr	d7, [sp, #32]
 8011be2:	d565      	bpl.n	8011cb0 <_dtoa_r+0x368>
 8011be4:	4b24      	ldr	r3, [pc, #144]	; (8011c78 <_dtoa_r+0x330>)
 8011be6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8011bea:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011bee:	f7ee fe45 	bl	800087c <__aeabi_ddiv>
 8011bf2:	e9cd 0100 	strd	r0, r1, [sp]
 8011bf6:	f006 060f 	and.w	r6, r6, #15
 8011bfa:	2503      	movs	r5, #3
 8011bfc:	4f1e      	ldr	r7, [pc, #120]	; (8011c78 <_dtoa_r+0x330>)
 8011bfe:	e04c      	b.n	8011c9a <_dtoa_r+0x352>
 8011c00:	2301      	movs	r3, #1
 8011c02:	930a      	str	r3, [sp, #40]	; 0x28
 8011c04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011c06:	4453      	add	r3, sl
 8011c08:	f103 0901 	add.w	r9, r3, #1
 8011c0c:	9302      	str	r3, [sp, #8]
 8011c0e:	464b      	mov	r3, r9
 8011c10:	2b01      	cmp	r3, #1
 8011c12:	bfb8      	it	lt
 8011c14:	2301      	movlt	r3, #1
 8011c16:	e7ba      	b.n	8011b8e <_dtoa_r+0x246>
 8011c18:	2300      	movs	r3, #0
 8011c1a:	e7b2      	b.n	8011b82 <_dtoa_r+0x23a>
 8011c1c:	2300      	movs	r3, #0
 8011c1e:	e7f0      	b.n	8011c02 <_dtoa_r+0x2ba>
 8011c20:	2501      	movs	r5, #1
 8011c22:	2300      	movs	r3, #0
 8011c24:	9306      	str	r3, [sp, #24]
 8011c26:	950a      	str	r5, [sp, #40]	; 0x28
 8011c28:	f04f 33ff 	mov.w	r3, #4294967295
 8011c2c:	9302      	str	r3, [sp, #8]
 8011c2e:	4699      	mov	r9, r3
 8011c30:	2200      	movs	r2, #0
 8011c32:	2312      	movs	r3, #18
 8011c34:	920b      	str	r2, [sp, #44]	; 0x2c
 8011c36:	e7aa      	b.n	8011b8e <_dtoa_r+0x246>
 8011c38:	2301      	movs	r3, #1
 8011c3a:	930a      	str	r3, [sp, #40]	; 0x28
 8011c3c:	e7f4      	b.n	8011c28 <_dtoa_r+0x2e0>
 8011c3e:	2301      	movs	r3, #1
 8011c40:	9302      	str	r3, [sp, #8]
 8011c42:	4699      	mov	r9, r3
 8011c44:	461a      	mov	r2, r3
 8011c46:	e7f5      	b.n	8011c34 <_dtoa_r+0x2ec>
 8011c48:	3101      	adds	r1, #1
 8011c4a:	6071      	str	r1, [r6, #4]
 8011c4c:	0052      	lsls	r2, r2, #1
 8011c4e:	e7a2      	b.n	8011b96 <_dtoa_r+0x24e>
 8011c50:	636f4361 	.word	0x636f4361
 8011c54:	3fd287a7 	.word	0x3fd287a7
 8011c58:	8b60c8b3 	.word	0x8b60c8b3
 8011c5c:	3fc68a28 	.word	0x3fc68a28
 8011c60:	509f79fb 	.word	0x509f79fb
 8011c64:	3fd34413 	.word	0x3fd34413
 8011c68:	7ff00000 	.word	0x7ff00000
 8011c6c:	08014f0c 	.word	0x08014f0c
 8011c70:	3ff80000 	.word	0x3ff80000
 8011c74:	08014e10 	.word	0x08014e10
 8011c78:	08014de8 	.word	0x08014de8
 8011c7c:	08014d71 	.word	0x08014d71
 8011c80:	07f1      	lsls	r1, r6, #31
 8011c82:	d508      	bpl.n	8011c96 <_dtoa_r+0x34e>
 8011c84:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8011c88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011c8c:	f7ee fccc 	bl	8000628 <__aeabi_dmul>
 8011c90:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011c94:	3501      	adds	r5, #1
 8011c96:	1076      	asrs	r6, r6, #1
 8011c98:	3708      	adds	r7, #8
 8011c9a:	2e00      	cmp	r6, #0
 8011c9c:	d1f0      	bne.n	8011c80 <_dtoa_r+0x338>
 8011c9e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011ca2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011ca6:	f7ee fde9 	bl	800087c <__aeabi_ddiv>
 8011caa:	e9cd 0100 	strd	r0, r1, [sp]
 8011cae:	e01a      	b.n	8011ce6 <_dtoa_r+0x39e>
 8011cb0:	2502      	movs	r5, #2
 8011cb2:	e7a3      	b.n	8011bfc <_dtoa_r+0x2b4>
 8011cb4:	f000 80a0 	beq.w	8011df8 <_dtoa_r+0x4b0>
 8011cb8:	f1ca 0600 	rsb	r6, sl, #0
 8011cbc:	4b9f      	ldr	r3, [pc, #636]	; (8011f3c <_dtoa_r+0x5f4>)
 8011cbe:	4fa0      	ldr	r7, [pc, #640]	; (8011f40 <_dtoa_r+0x5f8>)
 8011cc0:	f006 020f 	and.w	r2, r6, #15
 8011cc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ccc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8011cd0:	f7ee fcaa 	bl	8000628 <__aeabi_dmul>
 8011cd4:	e9cd 0100 	strd	r0, r1, [sp]
 8011cd8:	1136      	asrs	r6, r6, #4
 8011cda:	2300      	movs	r3, #0
 8011cdc:	2502      	movs	r5, #2
 8011cde:	2e00      	cmp	r6, #0
 8011ce0:	d17f      	bne.n	8011de2 <_dtoa_r+0x49a>
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d1e1      	bne.n	8011caa <_dtoa_r+0x362>
 8011ce6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	f000 8087 	beq.w	8011dfc <_dtoa_r+0x4b4>
 8011cee:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011cf2:	2200      	movs	r2, #0
 8011cf4:	4b93      	ldr	r3, [pc, #588]	; (8011f44 <_dtoa_r+0x5fc>)
 8011cf6:	4630      	mov	r0, r6
 8011cf8:	4639      	mov	r1, r7
 8011cfa:	f7ee ff07 	bl	8000b0c <__aeabi_dcmplt>
 8011cfe:	2800      	cmp	r0, #0
 8011d00:	d07c      	beq.n	8011dfc <_dtoa_r+0x4b4>
 8011d02:	f1b9 0f00 	cmp.w	r9, #0
 8011d06:	d079      	beq.n	8011dfc <_dtoa_r+0x4b4>
 8011d08:	9b02      	ldr	r3, [sp, #8]
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	dd35      	ble.n	8011d7a <_dtoa_r+0x432>
 8011d0e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8011d12:	9308      	str	r3, [sp, #32]
 8011d14:	4639      	mov	r1, r7
 8011d16:	2200      	movs	r2, #0
 8011d18:	4b8b      	ldr	r3, [pc, #556]	; (8011f48 <_dtoa_r+0x600>)
 8011d1a:	4630      	mov	r0, r6
 8011d1c:	f7ee fc84 	bl	8000628 <__aeabi_dmul>
 8011d20:	e9cd 0100 	strd	r0, r1, [sp]
 8011d24:	9f02      	ldr	r7, [sp, #8]
 8011d26:	3501      	adds	r5, #1
 8011d28:	4628      	mov	r0, r5
 8011d2a:	f7ee fc13 	bl	8000554 <__aeabi_i2d>
 8011d2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d32:	f7ee fc79 	bl	8000628 <__aeabi_dmul>
 8011d36:	2200      	movs	r2, #0
 8011d38:	4b84      	ldr	r3, [pc, #528]	; (8011f4c <_dtoa_r+0x604>)
 8011d3a:	f7ee fabf 	bl	80002bc <__adddf3>
 8011d3e:	4605      	mov	r5, r0
 8011d40:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8011d44:	2f00      	cmp	r7, #0
 8011d46:	d15d      	bne.n	8011e04 <_dtoa_r+0x4bc>
 8011d48:	2200      	movs	r2, #0
 8011d4a:	4b81      	ldr	r3, [pc, #516]	; (8011f50 <_dtoa_r+0x608>)
 8011d4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011d50:	f7ee fab2 	bl	80002b8 <__aeabi_dsub>
 8011d54:	462a      	mov	r2, r5
 8011d56:	4633      	mov	r3, r6
 8011d58:	e9cd 0100 	strd	r0, r1, [sp]
 8011d5c:	f7ee fef4 	bl	8000b48 <__aeabi_dcmpgt>
 8011d60:	2800      	cmp	r0, #0
 8011d62:	f040 8288 	bne.w	8012276 <_dtoa_r+0x92e>
 8011d66:	462a      	mov	r2, r5
 8011d68:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8011d6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011d70:	f7ee fecc 	bl	8000b0c <__aeabi_dcmplt>
 8011d74:	2800      	cmp	r0, #0
 8011d76:	f040 827c 	bne.w	8012272 <_dtoa_r+0x92a>
 8011d7a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8011d7e:	e9cd 2300 	strd	r2, r3, [sp]
 8011d82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	f2c0 8150 	blt.w	801202a <_dtoa_r+0x6e2>
 8011d8a:	f1ba 0f0e 	cmp.w	sl, #14
 8011d8e:	f300 814c 	bgt.w	801202a <_dtoa_r+0x6e2>
 8011d92:	4b6a      	ldr	r3, [pc, #424]	; (8011f3c <_dtoa_r+0x5f4>)
 8011d94:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011d98:	ed93 7b00 	vldr	d7, [r3]
 8011d9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011da4:	f280 80d8 	bge.w	8011f58 <_dtoa_r+0x610>
 8011da8:	f1b9 0f00 	cmp.w	r9, #0
 8011dac:	f300 80d4 	bgt.w	8011f58 <_dtoa_r+0x610>
 8011db0:	f040 825e 	bne.w	8012270 <_dtoa_r+0x928>
 8011db4:	2200      	movs	r2, #0
 8011db6:	4b66      	ldr	r3, [pc, #408]	; (8011f50 <_dtoa_r+0x608>)
 8011db8:	ec51 0b17 	vmov	r0, r1, d7
 8011dbc:	f7ee fc34 	bl	8000628 <__aeabi_dmul>
 8011dc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011dc4:	f7ee feb6 	bl	8000b34 <__aeabi_dcmpge>
 8011dc8:	464f      	mov	r7, r9
 8011dca:	464e      	mov	r6, r9
 8011dcc:	2800      	cmp	r0, #0
 8011dce:	f040 8234 	bne.w	801223a <_dtoa_r+0x8f2>
 8011dd2:	2331      	movs	r3, #49	; 0x31
 8011dd4:	f10b 0501 	add.w	r5, fp, #1
 8011dd8:	f88b 3000 	strb.w	r3, [fp]
 8011ddc:	f10a 0a01 	add.w	sl, sl, #1
 8011de0:	e22f      	b.n	8012242 <_dtoa_r+0x8fa>
 8011de2:	07f2      	lsls	r2, r6, #31
 8011de4:	d505      	bpl.n	8011df2 <_dtoa_r+0x4aa>
 8011de6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011dea:	f7ee fc1d 	bl	8000628 <__aeabi_dmul>
 8011dee:	3501      	adds	r5, #1
 8011df0:	2301      	movs	r3, #1
 8011df2:	1076      	asrs	r6, r6, #1
 8011df4:	3708      	adds	r7, #8
 8011df6:	e772      	b.n	8011cde <_dtoa_r+0x396>
 8011df8:	2502      	movs	r5, #2
 8011dfa:	e774      	b.n	8011ce6 <_dtoa_r+0x39e>
 8011dfc:	f8cd a020 	str.w	sl, [sp, #32]
 8011e00:	464f      	mov	r7, r9
 8011e02:	e791      	b.n	8011d28 <_dtoa_r+0x3e0>
 8011e04:	4b4d      	ldr	r3, [pc, #308]	; (8011f3c <_dtoa_r+0x5f4>)
 8011e06:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011e0a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8011e0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d047      	beq.n	8011ea4 <_dtoa_r+0x55c>
 8011e14:	4602      	mov	r2, r0
 8011e16:	460b      	mov	r3, r1
 8011e18:	2000      	movs	r0, #0
 8011e1a:	494e      	ldr	r1, [pc, #312]	; (8011f54 <_dtoa_r+0x60c>)
 8011e1c:	f7ee fd2e 	bl	800087c <__aeabi_ddiv>
 8011e20:	462a      	mov	r2, r5
 8011e22:	4633      	mov	r3, r6
 8011e24:	f7ee fa48 	bl	80002b8 <__aeabi_dsub>
 8011e28:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011e2c:	465d      	mov	r5, fp
 8011e2e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011e32:	f7ee fea9 	bl	8000b88 <__aeabi_d2iz>
 8011e36:	4606      	mov	r6, r0
 8011e38:	f7ee fb8c 	bl	8000554 <__aeabi_i2d>
 8011e3c:	4602      	mov	r2, r0
 8011e3e:	460b      	mov	r3, r1
 8011e40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011e44:	f7ee fa38 	bl	80002b8 <__aeabi_dsub>
 8011e48:	3630      	adds	r6, #48	; 0x30
 8011e4a:	f805 6b01 	strb.w	r6, [r5], #1
 8011e4e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011e52:	e9cd 0100 	strd	r0, r1, [sp]
 8011e56:	f7ee fe59 	bl	8000b0c <__aeabi_dcmplt>
 8011e5a:	2800      	cmp	r0, #0
 8011e5c:	d163      	bne.n	8011f26 <_dtoa_r+0x5de>
 8011e5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e62:	2000      	movs	r0, #0
 8011e64:	4937      	ldr	r1, [pc, #220]	; (8011f44 <_dtoa_r+0x5fc>)
 8011e66:	f7ee fa27 	bl	80002b8 <__aeabi_dsub>
 8011e6a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011e6e:	f7ee fe4d 	bl	8000b0c <__aeabi_dcmplt>
 8011e72:	2800      	cmp	r0, #0
 8011e74:	f040 80b7 	bne.w	8011fe6 <_dtoa_r+0x69e>
 8011e78:	eba5 030b 	sub.w	r3, r5, fp
 8011e7c:	429f      	cmp	r7, r3
 8011e7e:	f77f af7c 	ble.w	8011d7a <_dtoa_r+0x432>
 8011e82:	2200      	movs	r2, #0
 8011e84:	4b30      	ldr	r3, [pc, #192]	; (8011f48 <_dtoa_r+0x600>)
 8011e86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011e8a:	f7ee fbcd 	bl	8000628 <__aeabi_dmul>
 8011e8e:	2200      	movs	r2, #0
 8011e90:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011e94:	4b2c      	ldr	r3, [pc, #176]	; (8011f48 <_dtoa_r+0x600>)
 8011e96:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011e9a:	f7ee fbc5 	bl	8000628 <__aeabi_dmul>
 8011e9e:	e9cd 0100 	strd	r0, r1, [sp]
 8011ea2:	e7c4      	b.n	8011e2e <_dtoa_r+0x4e6>
 8011ea4:	462a      	mov	r2, r5
 8011ea6:	4633      	mov	r3, r6
 8011ea8:	f7ee fbbe 	bl	8000628 <__aeabi_dmul>
 8011eac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011eb0:	eb0b 0507 	add.w	r5, fp, r7
 8011eb4:	465e      	mov	r6, fp
 8011eb6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011eba:	f7ee fe65 	bl	8000b88 <__aeabi_d2iz>
 8011ebe:	4607      	mov	r7, r0
 8011ec0:	f7ee fb48 	bl	8000554 <__aeabi_i2d>
 8011ec4:	3730      	adds	r7, #48	; 0x30
 8011ec6:	4602      	mov	r2, r0
 8011ec8:	460b      	mov	r3, r1
 8011eca:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011ece:	f7ee f9f3 	bl	80002b8 <__aeabi_dsub>
 8011ed2:	f806 7b01 	strb.w	r7, [r6], #1
 8011ed6:	42ae      	cmp	r6, r5
 8011ed8:	e9cd 0100 	strd	r0, r1, [sp]
 8011edc:	f04f 0200 	mov.w	r2, #0
 8011ee0:	d126      	bne.n	8011f30 <_dtoa_r+0x5e8>
 8011ee2:	4b1c      	ldr	r3, [pc, #112]	; (8011f54 <_dtoa_r+0x60c>)
 8011ee4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011ee8:	f7ee f9e8 	bl	80002bc <__adddf3>
 8011eec:	4602      	mov	r2, r0
 8011eee:	460b      	mov	r3, r1
 8011ef0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011ef4:	f7ee fe28 	bl	8000b48 <__aeabi_dcmpgt>
 8011ef8:	2800      	cmp	r0, #0
 8011efa:	d174      	bne.n	8011fe6 <_dtoa_r+0x69e>
 8011efc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011f00:	2000      	movs	r0, #0
 8011f02:	4914      	ldr	r1, [pc, #80]	; (8011f54 <_dtoa_r+0x60c>)
 8011f04:	f7ee f9d8 	bl	80002b8 <__aeabi_dsub>
 8011f08:	4602      	mov	r2, r0
 8011f0a:	460b      	mov	r3, r1
 8011f0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011f10:	f7ee fdfc 	bl	8000b0c <__aeabi_dcmplt>
 8011f14:	2800      	cmp	r0, #0
 8011f16:	f43f af30 	beq.w	8011d7a <_dtoa_r+0x432>
 8011f1a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011f1e:	2b30      	cmp	r3, #48	; 0x30
 8011f20:	f105 32ff 	add.w	r2, r5, #4294967295
 8011f24:	d002      	beq.n	8011f2c <_dtoa_r+0x5e4>
 8011f26:	f8dd a020 	ldr.w	sl, [sp, #32]
 8011f2a:	e04a      	b.n	8011fc2 <_dtoa_r+0x67a>
 8011f2c:	4615      	mov	r5, r2
 8011f2e:	e7f4      	b.n	8011f1a <_dtoa_r+0x5d2>
 8011f30:	4b05      	ldr	r3, [pc, #20]	; (8011f48 <_dtoa_r+0x600>)
 8011f32:	f7ee fb79 	bl	8000628 <__aeabi_dmul>
 8011f36:	e9cd 0100 	strd	r0, r1, [sp]
 8011f3a:	e7bc      	b.n	8011eb6 <_dtoa_r+0x56e>
 8011f3c:	08014e10 	.word	0x08014e10
 8011f40:	08014de8 	.word	0x08014de8
 8011f44:	3ff00000 	.word	0x3ff00000
 8011f48:	40240000 	.word	0x40240000
 8011f4c:	401c0000 	.word	0x401c0000
 8011f50:	40140000 	.word	0x40140000
 8011f54:	3fe00000 	.word	0x3fe00000
 8011f58:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011f5c:	465d      	mov	r5, fp
 8011f5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011f62:	4630      	mov	r0, r6
 8011f64:	4639      	mov	r1, r7
 8011f66:	f7ee fc89 	bl	800087c <__aeabi_ddiv>
 8011f6a:	f7ee fe0d 	bl	8000b88 <__aeabi_d2iz>
 8011f6e:	4680      	mov	r8, r0
 8011f70:	f7ee faf0 	bl	8000554 <__aeabi_i2d>
 8011f74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011f78:	f7ee fb56 	bl	8000628 <__aeabi_dmul>
 8011f7c:	4602      	mov	r2, r0
 8011f7e:	460b      	mov	r3, r1
 8011f80:	4630      	mov	r0, r6
 8011f82:	4639      	mov	r1, r7
 8011f84:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8011f88:	f7ee f996 	bl	80002b8 <__aeabi_dsub>
 8011f8c:	f805 6b01 	strb.w	r6, [r5], #1
 8011f90:	eba5 060b 	sub.w	r6, r5, fp
 8011f94:	45b1      	cmp	r9, r6
 8011f96:	4602      	mov	r2, r0
 8011f98:	460b      	mov	r3, r1
 8011f9a:	d139      	bne.n	8012010 <_dtoa_r+0x6c8>
 8011f9c:	f7ee f98e 	bl	80002bc <__adddf3>
 8011fa0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011fa4:	4606      	mov	r6, r0
 8011fa6:	460f      	mov	r7, r1
 8011fa8:	f7ee fdce 	bl	8000b48 <__aeabi_dcmpgt>
 8011fac:	b9c8      	cbnz	r0, 8011fe2 <_dtoa_r+0x69a>
 8011fae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011fb2:	4630      	mov	r0, r6
 8011fb4:	4639      	mov	r1, r7
 8011fb6:	f7ee fd9f 	bl	8000af8 <__aeabi_dcmpeq>
 8011fba:	b110      	cbz	r0, 8011fc2 <_dtoa_r+0x67a>
 8011fbc:	f018 0f01 	tst.w	r8, #1
 8011fc0:	d10f      	bne.n	8011fe2 <_dtoa_r+0x69a>
 8011fc2:	9904      	ldr	r1, [sp, #16]
 8011fc4:	4620      	mov	r0, r4
 8011fc6:	f001 f808 	bl	8012fda <_Bfree>
 8011fca:	2300      	movs	r3, #0
 8011fcc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011fce:	702b      	strb	r3, [r5, #0]
 8011fd0:	f10a 0301 	add.w	r3, sl, #1
 8011fd4:	6013      	str	r3, [r2, #0]
 8011fd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	f000 8241 	beq.w	8012460 <_dtoa_r+0xb18>
 8011fde:	601d      	str	r5, [r3, #0]
 8011fe0:	e23e      	b.n	8012460 <_dtoa_r+0xb18>
 8011fe2:	f8cd a020 	str.w	sl, [sp, #32]
 8011fe6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011fea:	2a39      	cmp	r2, #57	; 0x39
 8011fec:	f105 33ff 	add.w	r3, r5, #4294967295
 8011ff0:	d108      	bne.n	8012004 <_dtoa_r+0x6bc>
 8011ff2:	459b      	cmp	fp, r3
 8011ff4:	d10a      	bne.n	801200c <_dtoa_r+0x6c4>
 8011ff6:	9b08      	ldr	r3, [sp, #32]
 8011ff8:	3301      	adds	r3, #1
 8011ffa:	9308      	str	r3, [sp, #32]
 8011ffc:	2330      	movs	r3, #48	; 0x30
 8011ffe:	f88b 3000 	strb.w	r3, [fp]
 8012002:	465b      	mov	r3, fp
 8012004:	781a      	ldrb	r2, [r3, #0]
 8012006:	3201      	adds	r2, #1
 8012008:	701a      	strb	r2, [r3, #0]
 801200a:	e78c      	b.n	8011f26 <_dtoa_r+0x5de>
 801200c:	461d      	mov	r5, r3
 801200e:	e7ea      	b.n	8011fe6 <_dtoa_r+0x69e>
 8012010:	2200      	movs	r2, #0
 8012012:	4b9b      	ldr	r3, [pc, #620]	; (8012280 <_dtoa_r+0x938>)
 8012014:	f7ee fb08 	bl	8000628 <__aeabi_dmul>
 8012018:	2200      	movs	r2, #0
 801201a:	2300      	movs	r3, #0
 801201c:	4606      	mov	r6, r0
 801201e:	460f      	mov	r7, r1
 8012020:	f7ee fd6a 	bl	8000af8 <__aeabi_dcmpeq>
 8012024:	2800      	cmp	r0, #0
 8012026:	d09a      	beq.n	8011f5e <_dtoa_r+0x616>
 8012028:	e7cb      	b.n	8011fc2 <_dtoa_r+0x67a>
 801202a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801202c:	2a00      	cmp	r2, #0
 801202e:	f000 808b 	beq.w	8012148 <_dtoa_r+0x800>
 8012032:	9a06      	ldr	r2, [sp, #24]
 8012034:	2a01      	cmp	r2, #1
 8012036:	dc6e      	bgt.n	8012116 <_dtoa_r+0x7ce>
 8012038:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801203a:	2a00      	cmp	r2, #0
 801203c:	d067      	beq.n	801210e <_dtoa_r+0x7c6>
 801203e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012042:	9f07      	ldr	r7, [sp, #28]
 8012044:	9d05      	ldr	r5, [sp, #20]
 8012046:	9a05      	ldr	r2, [sp, #20]
 8012048:	2101      	movs	r1, #1
 801204a:	441a      	add	r2, r3
 801204c:	4620      	mov	r0, r4
 801204e:	9205      	str	r2, [sp, #20]
 8012050:	4498      	add	r8, r3
 8012052:	f001 f8a0 	bl	8013196 <__i2b>
 8012056:	4606      	mov	r6, r0
 8012058:	2d00      	cmp	r5, #0
 801205a:	dd0c      	ble.n	8012076 <_dtoa_r+0x72e>
 801205c:	f1b8 0f00 	cmp.w	r8, #0
 8012060:	dd09      	ble.n	8012076 <_dtoa_r+0x72e>
 8012062:	4545      	cmp	r5, r8
 8012064:	9a05      	ldr	r2, [sp, #20]
 8012066:	462b      	mov	r3, r5
 8012068:	bfa8      	it	ge
 801206a:	4643      	movge	r3, r8
 801206c:	1ad2      	subs	r2, r2, r3
 801206e:	9205      	str	r2, [sp, #20]
 8012070:	1aed      	subs	r5, r5, r3
 8012072:	eba8 0803 	sub.w	r8, r8, r3
 8012076:	9b07      	ldr	r3, [sp, #28]
 8012078:	b1eb      	cbz	r3, 80120b6 <_dtoa_r+0x76e>
 801207a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801207c:	2b00      	cmp	r3, #0
 801207e:	d067      	beq.n	8012150 <_dtoa_r+0x808>
 8012080:	b18f      	cbz	r7, 80120a6 <_dtoa_r+0x75e>
 8012082:	4631      	mov	r1, r6
 8012084:	463a      	mov	r2, r7
 8012086:	4620      	mov	r0, r4
 8012088:	f001 f924 	bl	80132d4 <__pow5mult>
 801208c:	9a04      	ldr	r2, [sp, #16]
 801208e:	4601      	mov	r1, r0
 8012090:	4606      	mov	r6, r0
 8012092:	4620      	mov	r0, r4
 8012094:	f001 f888 	bl	80131a8 <__multiply>
 8012098:	9904      	ldr	r1, [sp, #16]
 801209a:	9008      	str	r0, [sp, #32]
 801209c:	4620      	mov	r0, r4
 801209e:	f000 ff9c 	bl	8012fda <_Bfree>
 80120a2:	9b08      	ldr	r3, [sp, #32]
 80120a4:	9304      	str	r3, [sp, #16]
 80120a6:	9b07      	ldr	r3, [sp, #28]
 80120a8:	1bda      	subs	r2, r3, r7
 80120aa:	d004      	beq.n	80120b6 <_dtoa_r+0x76e>
 80120ac:	9904      	ldr	r1, [sp, #16]
 80120ae:	4620      	mov	r0, r4
 80120b0:	f001 f910 	bl	80132d4 <__pow5mult>
 80120b4:	9004      	str	r0, [sp, #16]
 80120b6:	2101      	movs	r1, #1
 80120b8:	4620      	mov	r0, r4
 80120ba:	f001 f86c 	bl	8013196 <__i2b>
 80120be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80120c0:	4607      	mov	r7, r0
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	f000 81d0 	beq.w	8012468 <_dtoa_r+0xb20>
 80120c8:	461a      	mov	r2, r3
 80120ca:	4601      	mov	r1, r0
 80120cc:	4620      	mov	r0, r4
 80120ce:	f001 f901 	bl	80132d4 <__pow5mult>
 80120d2:	9b06      	ldr	r3, [sp, #24]
 80120d4:	2b01      	cmp	r3, #1
 80120d6:	4607      	mov	r7, r0
 80120d8:	dc40      	bgt.n	801215c <_dtoa_r+0x814>
 80120da:	9b00      	ldr	r3, [sp, #0]
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d139      	bne.n	8012154 <_dtoa_r+0x80c>
 80120e0:	9b01      	ldr	r3, [sp, #4]
 80120e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d136      	bne.n	8012158 <_dtoa_r+0x810>
 80120ea:	9b01      	ldr	r3, [sp, #4]
 80120ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80120f0:	0d1b      	lsrs	r3, r3, #20
 80120f2:	051b      	lsls	r3, r3, #20
 80120f4:	b12b      	cbz	r3, 8012102 <_dtoa_r+0x7ba>
 80120f6:	9b05      	ldr	r3, [sp, #20]
 80120f8:	3301      	adds	r3, #1
 80120fa:	9305      	str	r3, [sp, #20]
 80120fc:	f108 0801 	add.w	r8, r8, #1
 8012100:	2301      	movs	r3, #1
 8012102:	9307      	str	r3, [sp, #28]
 8012104:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012106:	2b00      	cmp	r3, #0
 8012108:	d12a      	bne.n	8012160 <_dtoa_r+0x818>
 801210a:	2001      	movs	r0, #1
 801210c:	e030      	b.n	8012170 <_dtoa_r+0x828>
 801210e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012110:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012114:	e795      	b.n	8012042 <_dtoa_r+0x6fa>
 8012116:	9b07      	ldr	r3, [sp, #28]
 8012118:	f109 37ff 	add.w	r7, r9, #4294967295
 801211c:	42bb      	cmp	r3, r7
 801211e:	bfbf      	itttt	lt
 8012120:	9b07      	ldrlt	r3, [sp, #28]
 8012122:	9707      	strlt	r7, [sp, #28]
 8012124:	1afa      	sublt	r2, r7, r3
 8012126:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8012128:	bfbb      	ittet	lt
 801212a:	189b      	addlt	r3, r3, r2
 801212c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801212e:	1bdf      	subge	r7, r3, r7
 8012130:	2700      	movlt	r7, #0
 8012132:	f1b9 0f00 	cmp.w	r9, #0
 8012136:	bfb5      	itete	lt
 8012138:	9b05      	ldrlt	r3, [sp, #20]
 801213a:	9d05      	ldrge	r5, [sp, #20]
 801213c:	eba3 0509 	sublt.w	r5, r3, r9
 8012140:	464b      	movge	r3, r9
 8012142:	bfb8      	it	lt
 8012144:	2300      	movlt	r3, #0
 8012146:	e77e      	b.n	8012046 <_dtoa_r+0x6fe>
 8012148:	9f07      	ldr	r7, [sp, #28]
 801214a:	9d05      	ldr	r5, [sp, #20]
 801214c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801214e:	e783      	b.n	8012058 <_dtoa_r+0x710>
 8012150:	9a07      	ldr	r2, [sp, #28]
 8012152:	e7ab      	b.n	80120ac <_dtoa_r+0x764>
 8012154:	2300      	movs	r3, #0
 8012156:	e7d4      	b.n	8012102 <_dtoa_r+0x7ba>
 8012158:	9b00      	ldr	r3, [sp, #0]
 801215a:	e7d2      	b.n	8012102 <_dtoa_r+0x7ba>
 801215c:	2300      	movs	r3, #0
 801215e:	9307      	str	r3, [sp, #28]
 8012160:	693b      	ldr	r3, [r7, #16]
 8012162:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8012166:	6918      	ldr	r0, [r3, #16]
 8012168:	f000 ffc7 	bl	80130fa <__hi0bits>
 801216c:	f1c0 0020 	rsb	r0, r0, #32
 8012170:	4440      	add	r0, r8
 8012172:	f010 001f 	ands.w	r0, r0, #31
 8012176:	d047      	beq.n	8012208 <_dtoa_r+0x8c0>
 8012178:	f1c0 0320 	rsb	r3, r0, #32
 801217c:	2b04      	cmp	r3, #4
 801217e:	dd3b      	ble.n	80121f8 <_dtoa_r+0x8b0>
 8012180:	9b05      	ldr	r3, [sp, #20]
 8012182:	f1c0 001c 	rsb	r0, r0, #28
 8012186:	4403      	add	r3, r0
 8012188:	9305      	str	r3, [sp, #20]
 801218a:	4405      	add	r5, r0
 801218c:	4480      	add	r8, r0
 801218e:	9b05      	ldr	r3, [sp, #20]
 8012190:	2b00      	cmp	r3, #0
 8012192:	dd05      	ble.n	80121a0 <_dtoa_r+0x858>
 8012194:	461a      	mov	r2, r3
 8012196:	9904      	ldr	r1, [sp, #16]
 8012198:	4620      	mov	r0, r4
 801219a:	f001 f8e9 	bl	8013370 <__lshift>
 801219e:	9004      	str	r0, [sp, #16]
 80121a0:	f1b8 0f00 	cmp.w	r8, #0
 80121a4:	dd05      	ble.n	80121b2 <_dtoa_r+0x86a>
 80121a6:	4639      	mov	r1, r7
 80121a8:	4642      	mov	r2, r8
 80121aa:	4620      	mov	r0, r4
 80121ac:	f001 f8e0 	bl	8013370 <__lshift>
 80121b0:	4607      	mov	r7, r0
 80121b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80121b4:	b353      	cbz	r3, 801220c <_dtoa_r+0x8c4>
 80121b6:	4639      	mov	r1, r7
 80121b8:	9804      	ldr	r0, [sp, #16]
 80121ba:	f001 f92d 	bl	8013418 <__mcmp>
 80121be:	2800      	cmp	r0, #0
 80121c0:	da24      	bge.n	801220c <_dtoa_r+0x8c4>
 80121c2:	2300      	movs	r3, #0
 80121c4:	220a      	movs	r2, #10
 80121c6:	9904      	ldr	r1, [sp, #16]
 80121c8:	4620      	mov	r0, r4
 80121ca:	f000 ff1d 	bl	8013008 <__multadd>
 80121ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80121d0:	9004      	str	r0, [sp, #16]
 80121d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	f000 814d 	beq.w	8012476 <_dtoa_r+0xb2e>
 80121dc:	2300      	movs	r3, #0
 80121de:	4631      	mov	r1, r6
 80121e0:	220a      	movs	r2, #10
 80121e2:	4620      	mov	r0, r4
 80121e4:	f000 ff10 	bl	8013008 <__multadd>
 80121e8:	9b02      	ldr	r3, [sp, #8]
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	4606      	mov	r6, r0
 80121ee:	dc4f      	bgt.n	8012290 <_dtoa_r+0x948>
 80121f0:	9b06      	ldr	r3, [sp, #24]
 80121f2:	2b02      	cmp	r3, #2
 80121f4:	dd4c      	ble.n	8012290 <_dtoa_r+0x948>
 80121f6:	e011      	b.n	801221c <_dtoa_r+0x8d4>
 80121f8:	d0c9      	beq.n	801218e <_dtoa_r+0x846>
 80121fa:	9a05      	ldr	r2, [sp, #20]
 80121fc:	331c      	adds	r3, #28
 80121fe:	441a      	add	r2, r3
 8012200:	9205      	str	r2, [sp, #20]
 8012202:	441d      	add	r5, r3
 8012204:	4498      	add	r8, r3
 8012206:	e7c2      	b.n	801218e <_dtoa_r+0x846>
 8012208:	4603      	mov	r3, r0
 801220a:	e7f6      	b.n	80121fa <_dtoa_r+0x8b2>
 801220c:	f1b9 0f00 	cmp.w	r9, #0
 8012210:	dc38      	bgt.n	8012284 <_dtoa_r+0x93c>
 8012212:	9b06      	ldr	r3, [sp, #24]
 8012214:	2b02      	cmp	r3, #2
 8012216:	dd35      	ble.n	8012284 <_dtoa_r+0x93c>
 8012218:	f8cd 9008 	str.w	r9, [sp, #8]
 801221c:	9b02      	ldr	r3, [sp, #8]
 801221e:	b963      	cbnz	r3, 801223a <_dtoa_r+0x8f2>
 8012220:	4639      	mov	r1, r7
 8012222:	2205      	movs	r2, #5
 8012224:	4620      	mov	r0, r4
 8012226:	f000 feef 	bl	8013008 <__multadd>
 801222a:	4601      	mov	r1, r0
 801222c:	4607      	mov	r7, r0
 801222e:	9804      	ldr	r0, [sp, #16]
 8012230:	f001 f8f2 	bl	8013418 <__mcmp>
 8012234:	2800      	cmp	r0, #0
 8012236:	f73f adcc 	bgt.w	8011dd2 <_dtoa_r+0x48a>
 801223a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801223c:	465d      	mov	r5, fp
 801223e:	ea6f 0a03 	mvn.w	sl, r3
 8012242:	f04f 0900 	mov.w	r9, #0
 8012246:	4639      	mov	r1, r7
 8012248:	4620      	mov	r0, r4
 801224a:	f000 fec6 	bl	8012fda <_Bfree>
 801224e:	2e00      	cmp	r6, #0
 8012250:	f43f aeb7 	beq.w	8011fc2 <_dtoa_r+0x67a>
 8012254:	f1b9 0f00 	cmp.w	r9, #0
 8012258:	d005      	beq.n	8012266 <_dtoa_r+0x91e>
 801225a:	45b1      	cmp	r9, r6
 801225c:	d003      	beq.n	8012266 <_dtoa_r+0x91e>
 801225e:	4649      	mov	r1, r9
 8012260:	4620      	mov	r0, r4
 8012262:	f000 feba 	bl	8012fda <_Bfree>
 8012266:	4631      	mov	r1, r6
 8012268:	4620      	mov	r0, r4
 801226a:	f000 feb6 	bl	8012fda <_Bfree>
 801226e:	e6a8      	b.n	8011fc2 <_dtoa_r+0x67a>
 8012270:	2700      	movs	r7, #0
 8012272:	463e      	mov	r6, r7
 8012274:	e7e1      	b.n	801223a <_dtoa_r+0x8f2>
 8012276:	f8dd a020 	ldr.w	sl, [sp, #32]
 801227a:	463e      	mov	r6, r7
 801227c:	e5a9      	b.n	8011dd2 <_dtoa_r+0x48a>
 801227e:	bf00      	nop
 8012280:	40240000 	.word	0x40240000
 8012284:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012286:	f8cd 9008 	str.w	r9, [sp, #8]
 801228a:	2b00      	cmp	r3, #0
 801228c:	f000 80fa 	beq.w	8012484 <_dtoa_r+0xb3c>
 8012290:	2d00      	cmp	r5, #0
 8012292:	dd05      	ble.n	80122a0 <_dtoa_r+0x958>
 8012294:	4631      	mov	r1, r6
 8012296:	462a      	mov	r2, r5
 8012298:	4620      	mov	r0, r4
 801229a:	f001 f869 	bl	8013370 <__lshift>
 801229e:	4606      	mov	r6, r0
 80122a0:	9b07      	ldr	r3, [sp, #28]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d04c      	beq.n	8012340 <_dtoa_r+0x9f8>
 80122a6:	6871      	ldr	r1, [r6, #4]
 80122a8:	4620      	mov	r0, r4
 80122aa:	f000 fe62 	bl	8012f72 <_Balloc>
 80122ae:	6932      	ldr	r2, [r6, #16]
 80122b0:	3202      	adds	r2, #2
 80122b2:	4605      	mov	r5, r0
 80122b4:	0092      	lsls	r2, r2, #2
 80122b6:	f106 010c 	add.w	r1, r6, #12
 80122ba:	300c      	adds	r0, #12
 80122bc:	f000 fe4e 	bl	8012f5c <memcpy>
 80122c0:	2201      	movs	r2, #1
 80122c2:	4629      	mov	r1, r5
 80122c4:	4620      	mov	r0, r4
 80122c6:	f001 f853 	bl	8013370 <__lshift>
 80122ca:	9b00      	ldr	r3, [sp, #0]
 80122cc:	f8cd b014 	str.w	fp, [sp, #20]
 80122d0:	f003 0301 	and.w	r3, r3, #1
 80122d4:	46b1      	mov	r9, r6
 80122d6:	9307      	str	r3, [sp, #28]
 80122d8:	4606      	mov	r6, r0
 80122da:	4639      	mov	r1, r7
 80122dc:	9804      	ldr	r0, [sp, #16]
 80122de:	f7ff faa7 	bl	8011830 <quorem>
 80122e2:	4649      	mov	r1, r9
 80122e4:	4605      	mov	r5, r0
 80122e6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80122ea:	9804      	ldr	r0, [sp, #16]
 80122ec:	f001 f894 	bl	8013418 <__mcmp>
 80122f0:	4632      	mov	r2, r6
 80122f2:	9000      	str	r0, [sp, #0]
 80122f4:	4639      	mov	r1, r7
 80122f6:	4620      	mov	r0, r4
 80122f8:	f001 f8a8 	bl	801344c <__mdiff>
 80122fc:	68c3      	ldr	r3, [r0, #12]
 80122fe:	4602      	mov	r2, r0
 8012300:	bb03      	cbnz	r3, 8012344 <_dtoa_r+0x9fc>
 8012302:	4601      	mov	r1, r0
 8012304:	9008      	str	r0, [sp, #32]
 8012306:	9804      	ldr	r0, [sp, #16]
 8012308:	f001 f886 	bl	8013418 <__mcmp>
 801230c:	9a08      	ldr	r2, [sp, #32]
 801230e:	4603      	mov	r3, r0
 8012310:	4611      	mov	r1, r2
 8012312:	4620      	mov	r0, r4
 8012314:	9308      	str	r3, [sp, #32]
 8012316:	f000 fe60 	bl	8012fda <_Bfree>
 801231a:	9b08      	ldr	r3, [sp, #32]
 801231c:	b9a3      	cbnz	r3, 8012348 <_dtoa_r+0xa00>
 801231e:	9a06      	ldr	r2, [sp, #24]
 8012320:	b992      	cbnz	r2, 8012348 <_dtoa_r+0xa00>
 8012322:	9a07      	ldr	r2, [sp, #28]
 8012324:	b982      	cbnz	r2, 8012348 <_dtoa_r+0xa00>
 8012326:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801232a:	d029      	beq.n	8012380 <_dtoa_r+0xa38>
 801232c:	9b00      	ldr	r3, [sp, #0]
 801232e:	2b00      	cmp	r3, #0
 8012330:	dd01      	ble.n	8012336 <_dtoa_r+0x9ee>
 8012332:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8012336:	9b05      	ldr	r3, [sp, #20]
 8012338:	1c5d      	adds	r5, r3, #1
 801233a:	f883 8000 	strb.w	r8, [r3]
 801233e:	e782      	b.n	8012246 <_dtoa_r+0x8fe>
 8012340:	4630      	mov	r0, r6
 8012342:	e7c2      	b.n	80122ca <_dtoa_r+0x982>
 8012344:	2301      	movs	r3, #1
 8012346:	e7e3      	b.n	8012310 <_dtoa_r+0x9c8>
 8012348:	9a00      	ldr	r2, [sp, #0]
 801234a:	2a00      	cmp	r2, #0
 801234c:	db04      	blt.n	8012358 <_dtoa_r+0xa10>
 801234e:	d125      	bne.n	801239c <_dtoa_r+0xa54>
 8012350:	9a06      	ldr	r2, [sp, #24]
 8012352:	bb1a      	cbnz	r2, 801239c <_dtoa_r+0xa54>
 8012354:	9a07      	ldr	r2, [sp, #28]
 8012356:	bb0a      	cbnz	r2, 801239c <_dtoa_r+0xa54>
 8012358:	2b00      	cmp	r3, #0
 801235a:	ddec      	ble.n	8012336 <_dtoa_r+0x9ee>
 801235c:	2201      	movs	r2, #1
 801235e:	9904      	ldr	r1, [sp, #16]
 8012360:	4620      	mov	r0, r4
 8012362:	f001 f805 	bl	8013370 <__lshift>
 8012366:	4639      	mov	r1, r7
 8012368:	9004      	str	r0, [sp, #16]
 801236a:	f001 f855 	bl	8013418 <__mcmp>
 801236e:	2800      	cmp	r0, #0
 8012370:	dc03      	bgt.n	801237a <_dtoa_r+0xa32>
 8012372:	d1e0      	bne.n	8012336 <_dtoa_r+0x9ee>
 8012374:	f018 0f01 	tst.w	r8, #1
 8012378:	d0dd      	beq.n	8012336 <_dtoa_r+0x9ee>
 801237a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801237e:	d1d8      	bne.n	8012332 <_dtoa_r+0x9ea>
 8012380:	9b05      	ldr	r3, [sp, #20]
 8012382:	9a05      	ldr	r2, [sp, #20]
 8012384:	1c5d      	adds	r5, r3, #1
 8012386:	2339      	movs	r3, #57	; 0x39
 8012388:	7013      	strb	r3, [r2, #0]
 801238a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801238e:	2b39      	cmp	r3, #57	; 0x39
 8012390:	f105 32ff 	add.w	r2, r5, #4294967295
 8012394:	d04f      	beq.n	8012436 <_dtoa_r+0xaee>
 8012396:	3301      	adds	r3, #1
 8012398:	7013      	strb	r3, [r2, #0]
 801239a:	e754      	b.n	8012246 <_dtoa_r+0x8fe>
 801239c:	9a05      	ldr	r2, [sp, #20]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	f102 0501 	add.w	r5, r2, #1
 80123a4:	dd06      	ble.n	80123b4 <_dtoa_r+0xa6c>
 80123a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80123aa:	d0e9      	beq.n	8012380 <_dtoa_r+0xa38>
 80123ac:	f108 0801 	add.w	r8, r8, #1
 80123b0:	9b05      	ldr	r3, [sp, #20]
 80123b2:	e7c2      	b.n	801233a <_dtoa_r+0x9f2>
 80123b4:	9a02      	ldr	r2, [sp, #8]
 80123b6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80123ba:	eba5 030b 	sub.w	r3, r5, fp
 80123be:	4293      	cmp	r3, r2
 80123c0:	d021      	beq.n	8012406 <_dtoa_r+0xabe>
 80123c2:	2300      	movs	r3, #0
 80123c4:	220a      	movs	r2, #10
 80123c6:	9904      	ldr	r1, [sp, #16]
 80123c8:	4620      	mov	r0, r4
 80123ca:	f000 fe1d 	bl	8013008 <__multadd>
 80123ce:	45b1      	cmp	r9, r6
 80123d0:	9004      	str	r0, [sp, #16]
 80123d2:	f04f 0300 	mov.w	r3, #0
 80123d6:	f04f 020a 	mov.w	r2, #10
 80123da:	4649      	mov	r1, r9
 80123dc:	4620      	mov	r0, r4
 80123de:	d105      	bne.n	80123ec <_dtoa_r+0xaa4>
 80123e0:	f000 fe12 	bl	8013008 <__multadd>
 80123e4:	4681      	mov	r9, r0
 80123e6:	4606      	mov	r6, r0
 80123e8:	9505      	str	r5, [sp, #20]
 80123ea:	e776      	b.n	80122da <_dtoa_r+0x992>
 80123ec:	f000 fe0c 	bl	8013008 <__multadd>
 80123f0:	4631      	mov	r1, r6
 80123f2:	4681      	mov	r9, r0
 80123f4:	2300      	movs	r3, #0
 80123f6:	220a      	movs	r2, #10
 80123f8:	4620      	mov	r0, r4
 80123fa:	f000 fe05 	bl	8013008 <__multadd>
 80123fe:	4606      	mov	r6, r0
 8012400:	e7f2      	b.n	80123e8 <_dtoa_r+0xaa0>
 8012402:	f04f 0900 	mov.w	r9, #0
 8012406:	2201      	movs	r2, #1
 8012408:	9904      	ldr	r1, [sp, #16]
 801240a:	4620      	mov	r0, r4
 801240c:	f000 ffb0 	bl	8013370 <__lshift>
 8012410:	4639      	mov	r1, r7
 8012412:	9004      	str	r0, [sp, #16]
 8012414:	f001 f800 	bl	8013418 <__mcmp>
 8012418:	2800      	cmp	r0, #0
 801241a:	dcb6      	bgt.n	801238a <_dtoa_r+0xa42>
 801241c:	d102      	bne.n	8012424 <_dtoa_r+0xadc>
 801241e:	f018 0f01 	tst.w	r8, #1
 8012422:	d1b2      	bne.n	801238a <_dtoa_r+0xa42>
 8012424:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012428:	2b30      	cmp	r3, #48	; 0x30
 801242a:	f105 32ff 	add.w	r2, r5, #4294967295
 801242e:	f47f af0a 	bne.w	8012246 <_dtoa_r+0x8fe>
 8012432:	4615      	mov	r5, r2
 8012434:	e7f6      	b.n	8012424 <_dtoa_r+0xadc>
 8012436:	4593      	cmp	fp, r2
 8012438:	d105      	bne.n	8012446 <_dtoa_r+0xafe>
 801243a:	2331      	movs	r3, #49	; 0x31
 801243c:	f10a 0a01 	add.w	sl, sl, #1
 8012440:	f88b 3000 	strb.w	r3, [fp]
 8012444:	e6ff      	b.n	8012246 <_dtoa_r+0x8fe>
 8012446:	4615      	mov	r5, r2
 8012448:	e79f      	b.n	801238a <_dtoa_r+0xa42>
 801244a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80124b0 <_dtoa_r+0xb68>
 801244e:	e007      	b.n	8012460 <_dtoa_r+0xb18>
 8012450:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012452:	f8df b060 	ldr.w	fp, [pc, #96]	; 80124b4 <_dtoa_r+0xb6c>
 8012456:	b11b      	cbz	r3, 8012460 <_dtoa_r+0xb18>
 8012458:	f10b 0308 	add.w	r3, fp, #8
 801245c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801245e:	6013      	str	r3, [r2, #0]
 8012460:	4658      	mov	r0, fp
 8012462:	b017      	add	sp, #92	; 0x5c
 8012464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012468:	9b06      	ldr	r3, [sp, #24]
 801246a:	2b01      	cmp	r3, #1
 801246c:	f77f ae35 	ble.w	80120da <_dtoa_r+0x792>
 8012470:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012472:	9307      	str	r3, [sp, #28]
 8012474:	e649      	b.n	801210a <_dtoa_r+0x7c2>
 8012476:	9b02      	ldr	r3, [sp, #8]
 8012478:	2b00      	cmp	r3, #0
 801247a:	dc03      	bgt.n	8012484 <_dtoa_r+0xb3c>
 801247c:	9b06      	ldr	r3, [sp, #24]
 801247e:	2b02      	cmp	r3, #2
 8012480:	f73f aecc 	bgt.w	801221c <_dtoa_r+0x8d4>
 8012484:	465d      	mov	r5, fp
 8012486:	4639      	mov	r1, r7
 8012488:	9804      	ldr	r0, [sp, #16]
 801248a:	f7ff f9d1 	bl	8011830 <quorem>
 801248e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8012492:	f805 8b01 	strb.w	r8, [r5], #1
 8012496:	9a02      	ldr	r2, [sp, #8]
 8012498:	eba5 030b 	sub.w	r3, r5, fp
 801249c:	429a      	cmp	r2, r3
 801249e:	ddb0      	ble.n	8012402 <_dtoa_r+0xaba>
 80124a0:	2300      	movs	r3, #0
 80124a2:	220a      	movs	r2, #10
 80124a4:	9904      	ldr	r1, [sp, #16]
 80124a6:	4620      	mov	r0, r4
 80124a8:	f000 fdae 	bl	8013008 <__multadd>
 80124ac:	9004      	str	r0, [sp, #16]
 80124ae:	e7ea      	b.n	8012486 <_dtoa_r+0xb3e>
 80124b0:	08014f0b 	.word	0x08014f0b
 80124b4:	08014d68 	.word	0x08014d68

080124b8 <__sflush_r>:
 80124b8:	898a      	ldrh	r2, [r1, #12]
 80124ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124be:	4605      	mov	r5, r0
 80124c0:	0710      	lsls	r0, r2, #28
 80124c2:	460c      	mov	r4, r1
 80124c4:	d458      	bmi.n	8012578 <__sflush_r+0xc0>
 80124c6:	684b      	ldr	r3, [r1, #4]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	dc05      	bgt.n	80124d8 <__sflush_r+0x20>
 80124cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	dc02      	bgt.n	80124d8 <__sflush_r+0x20>
 80124d2:	2000      	movs	r0, #0
 80124d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80124da:	2e00      	cmp	r6, #0
 80124dc:	d0f9      	beq.n	80124d2 <__sflush_r+0x1a>
 80124de:	2300      	movs	r3, #0
 80124e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80124e4:	682f      	ldr	r7, [r5, #0]
 80124e6:	6a21      	ldr	r1, [r4, #32]
 80124e8:	602b      	str	r3, [r5, #0]
 80124ea:	d032      	beq.n	8012552 <__sflush_r+0x9a>
 80124ec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80124ee:	89a3      	ldrh	r3, [r4, #12]
 80124f0:	075a      	lsls	r2, r3, #29
 80124f2:	d505      	bpl.n	8012500 <__sflush_r+0x48>
 80124f4:	6863      	ldr	r3, [r4, #4]
 80124f6:	1ac0      	subs	r0, r0, r3
 80124f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80124fa:	b10b      	cbz	r3, 8012500 <__sflush_r+0x48>
 80124fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80124fe:	1ac0      	subs	r0, r0, r3
 8012500:	2300      	movs	r3, #0
 8012502:	4602      	mov	r2, r0
 8012504:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012506:	6a21      	ldr	r1, [r4, #32]
 8012508:	4628      	mov	r0, r5
 801250a:	47b0      	blx	r6
 801250c:	1c43      	adds	r3, r0, #1
 801250e:	89a3      	ldrh	r3, [r4, #12]
 8012510:	d106      	bne.n	8012520 <__sflush_r+0x68>
 8012512:	6829      	ldr	r1, [r5, #0]
 8012514:	291d      	cmp	r1, #29
 8012516:	d848      	bhi.n	80125aa <__sflush_r+0xf2>
 8012518:	4a29      	ldr	r2, [pc, #164]	; (80125c0 <__sflush_r+0x108>)
 801251a:	40ca      	lsrs	r2, r1
 801251c:	07d6      	lsls	r6, r2, #31
 801251e:	d544      	bpl.n	80125aa <__sflush_r+0xf2>
 8012520:	2200      	movs	r2, #0
 8012522:	6062      	str	r2, [r4, #4]
 8012524:	04d9      	lsls	r1, r3, #19
 8012526:	6922      	ldr	r2, [r4, #16]
 8012528:	6022      	str	r2, [r4, #0]
 801252a:	d504      	bpl.n	8012536 <__sflush_r+0x7e>
 801252c:	1c42      	adds	r2, r0, #1
 801252e:	d101      	bne.n	8012534 <__sflush_r+0x7c>
 8012530:	682b      	ldr	r3, [r5, #0]
 8012532:	b903      	cbnz	r3, 8012536 <__sflush_r+0x7e>
 8012534:	6560      	str	r0, [r4, #84]	; 0x54
 8012536:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012538:	602f      	str	r7, [r5, #0]
 801253a:	2900      	cmp	r1, #0
 801253c:	d0c9      	beq.n	80124d2 <__sflush_r+0x1a>
 801253e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012542:	4299      	cmp	r1, r3
 8012544:	d002      	beq.n	801254c <__sflush_r+0x94>
 8012546:	4628      	mov	r0, r5
 8012548:	f001 f920 	bl	801378c <_free_r>
 801254c:	2000      	movs	r0, #0
 801254e:	6360      	str	r0, [r4, #52]	; 0x34
 8012550:	e7c0      	b.n	80124d4 <__sflush_r+0x1c>
 8012552:	2301      	movs	r3, #1
 8012554:	4628      	mov	r0, r5
 8012556:	47b0      	blx	r6
 8012558:	1c41      	adds	r1, r0, #1
 801255a:	d1c8      	bne.n	80124ee <__sflush_r+0x36>
 801255c:	682b      	ldr	r3, [r5, #0]
 801255e:	2b00      	cmp	r3, #0
 8012560:	d0c5      	beq.n	80124ee <__sflush_r+0x36>
 8012562:	2b1d      	cmp	r3, #29
 8012564:	d001      	beq.n	801256a <__sflush_r+0xb2>
 8012566:	2b16      	cmp	r3, #22
 8012568:	d101      	bne.n	801256e <__sflush_r+0xb6>
 801256a:	602f      	str	r7, [r5, #0]
 801256c:	e7b1      	b.n	80124d2 <__sflush_r+0x1a>
 801256e:	89a3      	ldrh	r3, [r4, #12]
 8012570:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012574:	81a3      	strh	r3, [r4, #12]
 8012576:	e7ad      	b.n	80124d4 <__sflush_r+0x1c>
 8012578:	690f      	ldr	r7, [r1, #16]
 801257a:	2f00      	cmp	r7, #0
 801257c:	d0a9      	beq.n	80124d2 <__sflush_r+0x1a>
 801257e:	0793      	lsls	r3, r2, #30
 8012580:	680e      	ldr	r6, [r1, #0]
 8012582:	bf08      	it	eq
 8012584:	694b      	ldreq	r3, [r1, #20]
 8012586:	600f      	str	r7, [r1, #0]
 8012588:	bf18      	it	ne
 801258a:	2300      	movne	r3, #0
 801258c:	eba6 0807 	sub.w	r8, r6, r7
 8012590:	608b      	str	r3, [r1, #8]
 8012592:	f1b8 0f00 	cmp.w	r8, #0
 8012596:	dd9c      	ble.n	80124d2 <__sflush_r+0x1a>
 8012598:	4643      	mov	r3, r8
 801259a:	463a      	mov	r2, r7
 801259c:	6a21      	ldr	r1, [r4, #32]
 801259e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80125a0:	4628      	mov	r0, r5
 80125a2:	47b0      	blx	r6
 80125a4:	2800      	cmp	r0, #0
 80125a6:	dc06      	bgt.n	80125b6 <__sflush_r+0xfe>
 80125a8:	89a3      	ldrh	r3, [r4, #12]
 80125aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80125ae:	81a3      	strh	r3, [r4, #12]
 80125b0:	f04f 30ff 	mov.w	r0, #4294967295
 80125b4:	e78e      	b.n	80124d4 <__sflush_r+0x1c>
 80125b6:	4407      	add	r7, r0
 80125b8:	eba8 0800 	sub.w	r8, r8, r0
 80125bc:	e7e9      	b.n	8012592 <__sflush_r+0xda>
 80125be:	bf00      	nop
 80125c0:	20400001 	.word	0x20400001

080125c4 <_fflush_r>:
 80125c4:	b538      	push	{r3, r4, r5, lr}
 80125c6:	690b      	ldr	r3, [r1, #16]
 80125c8:	4605      	mov	r5, r0
 80125ca:	460c      	mov	r4, r1
 80125cc:	b1db      	cbz	r3, 8012606 <_fflush_r+0x42>
 80125ce:	b118      	cbz	r0, 80125d8 <_fflush_r+0x14>
 80125d0:	6983      	ldr	r3, [r0, #24]
 80125d2:	b90b      	cbnz	r3, 80125d8 <_fflush_r+0x14>
 80125d4:	f000 f860 	bl	8012698 <__sinit>
 80125d8:	4b0c      	ldr	r3, [pc, #48]	; (801260c <_fflush_r+0x48>)
 80125da:	429c      	cmp	r4, r3
 80125dc:	d109      	bne.n	80125f2 <_fflush_r+0x2e>
 80125de:	686c      	ldr	r4, [r5, #4]
 80125e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80125e4:	b17b      	cbz	r3, 8012606 <_fflush_r+0x42>
 80125e6:	4621      	mov	r1, r4
 80125e8:	4628      	mov	r0, r5
 80125ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80125ee:	f7ff bf63 	b.w	80124b8 <__sflush_r>
 80125f2:	4b07      	ldr	r3, [pc, #28]	; (8012610 <_fflush_r+0x4c>)
 80125f4:	429c      	cmp	r4, r3
 80125f6:	d101      	bne.n	80125fc <_fflush_r+0x38>
 80125f8:	68ac      	ldr	r4, [r5, #8]
 80125fa:	e7f1      	b.n	80125e0 <_fflush_r+0x1c>
 80125fc:	4b05      	ldr	r3, [pc, #20]	; (8012614 <_fflush_r+0x50>)
 80125fe:	429c      	cmp	r4, r3
 8012600:	bf08      	it	eq
 8012602:	68ec      	ldreq	r4, [r5, #12]
 8012604:	e7ec      	b.n	80125e0 <_fflush_r+0x1c>
 8012606:	2000      	movs	r0, #0
 8012608:	bd38      	pop	{r3, r4, r5, pc}
 801260a:	bf00      	nop
 801260c:	08014d98 	.word	0x08014d98
 8012610:	08014db8 	.word	0x08014db8
 8012614:	08014d78 	.word	0x08014d78

08012618 <std>:
 8012618:	2300      	movs	r3, #0
 801261a:	b510      	push	{r4, lr}
 801261c:	4604      	mov	r4, r0
 801261e:	e9c0 3300 	strd	r3, r3, [r0]
 8012622:	6083      	str	r3, [r0, #8]
 8012624:	8181      	strh	r1, [r0, #12]
 8012626:	6643      	str	r3, [r0, #100]	; 0x64
 8012628:	81c2      	strh	r2, [r0, #14]
 801262a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801262e:	6183      	str	r3, [r0, #24]
 8012630:	4619      	mov	r1, r3
 8012632:	2208      	movs	r2, #8
 8012634:	305c      	adds	r0, #92	; 0x5c
 8012636:	f7fd f9b7 	bl	800f9a8 <memset>
 801263a:	4b05      	ldr	r3, [pc, #20]	; (8012650 <std+0x38>)
 801263c:	6263      	str	r3, [r4, #36]	; 0x24
 801263e:	4b05      	ldr	r3, [pc, #20]	; (8012654 <std+0x3c>)
 8012640:	62a3      	str	r3, [r4, #40]	; 0x28
 8012642:	4b05      	ldr	r3, [pc, #20]	; (8012658 <std+0x40>)
 8012644:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012646:	4b05      	ldr	r3, [pc, #20]	; (801265c <std+0x44>)
 8012648:	6224      	str	r4, [r4, #32]
 801264a:	6323      	str	r3, [r4, #48]	; 0x30
 801264c:	bd10      	pop	{r4, pc}
 801264e:	bf00      	nop
 8012650:	08010835 	.word	0x08010835
 8012654:	0801085b 	.word	0x0801085b
 8012658:	08010893 	.word	0x08010893
 801265c:	080108b7 	.word	0x080108b7

08012660 <_cleanup_r>:
 8012660:	4901      	ldr	r1, [pc, #4]	; (8012668 <_cleanup_r+0x8>)
 8012662:	f000 b885 	b.w	8012770 <_fwalk_reent>
 8012666:	bf00      	nop
 8012668:	080125c5 	.word	0x080125c5

0801266c <__sfmoreglue>:
 801266c:	b570      	push	{r4, r5, r6, lr}
 801266e:	1e4a      	subs	r2, r1, #1
 8012670:	2568      	movs	r5, #104	; 0x68
 8012672:	4355      	muls	r5, r2
 8012674:	460e      	mov	r6, r1
 8012676:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801267a:	f001 f8d5 	bl	8013828 <_malloc_r>
 801267e:	4604      	mov	r4, r0
 8012680:	b140      	cbz	r0, 8012694 <__sfmoreglue+0x28>
 8012682:	2100      	movs	r1, #0
 8012684:	e9c0 1600 	strd	r1, r6, [r0]
 8012688:	300c      	adds	r0, #12
 801268a:	60a0      	str	r0, [r4, #8]
 801268c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012690:	f7fd f98a 	bl	800f9a8 <memset>
 8012694:	4620      	mov	r0, r4
 8012696:	bd70      	pop	{r4, r5, r6, pc}

08012698 <__sinit>:
 8012698:	6983      	ldr	r3, [r0, #24]
 801269a:	b510      	push	{r4, lr}
 801269c:	4604      	mov	r4, r0
 801269e:	bb33      	cbnz	r3, 80126ee <__sinit+0x56>
 80126a0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80126a4:	6503      	str	r3, [r0, #80]	; 0x50
 80126a6:	4b12      	ldr	r3, [pc, #72]	; (80126f0 <__sinit+0x58>)
 80126a8:	4a12      	ldr	r2, [pc, #72]	; (80126f4 <__sinit+0x5c>)
 80126aa:	681b      	ldr	r3, [r3, #0]
 80126ac:	6282      	str	r2, [r0, #40]	; 0x28
 80126ae:	4298      	cmp	r0, r3
 80126b0:	bf04      	itt	eq
 80126b2:	2301      	moveq	r3, #1
 80126b4:	6183      	streq	r3, [r0, #24]
 80126b6:	f000 f81f 	bl	80126f8 <__sfp>
 80126ba:	6060      	str	r0, [r4, #4]
 80126bc:	4620      	mov	r0, r4
 80126be:	f000 f81b 	bl	80126f8 <__sfp>
 80126c2:	60a0      	str	r0, [r4, #8]
 80126c4:	4620      	mov	r0, r4
 80126c6:	f000 f817 	bl	80126f8 <__sfp>
 80126ca:	2200      	movs	r2, #0
 80126cc:	60e0      	str	r0, [r4, #12]
 80126ce:	2104      	movs	r1, #4
 80126d0:	6860      	ldr	r0, [r4, #4]
 80126d2:	f7ff ffa1 	bl	8012618 <std>
 80126d6:	2201      	movs	r2, #1
 80126d8:	2109      	movs	r1, #9
 80126da:	68a0      	ldr	r0, [r4, #8]
 80126dc:	f7ff ff9c 	bl	8012618 <std>
 80126e0:	2202      	movs	r2, #2
 80126e2:	2112      	movs	r1, #18
 80126e4:	68e0      	ldr	r0, [r4, #12]
 80126e6:	f7ff ff97 	bl	8012618 <std>
 80126ea:	2301      	movs	r3, #1
 80126ec:	61a3      	str	r3, [r4, #24]
 80126ee:	bd10      	pop	{r4, pc}
 80126f0:	08014cd8 	.word	0x08014cd8
 80126f4:	08012661 	.word	0x08012661

080126f8 <__sfp>:
 80126f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126fa:	4b1b      	ldr	r3, [pc, #108]	; (8012768 <__sfp+0x70>)
 80126fc:	681e      	ldr	r6, [r3, #0]
 80126fe:	69b3      	ldr	r3, [r6, #24]
 8012700:	4607      	mov	r7, r0
 8012702:	b913      	cbnz	r3, 801270a <__sfp+0x12>
 8012704:	4630      	mov	r0, r6
 8012706:	f7ff ffc7 	bl	8012698 <__sinit>
 801270a:	3648      	adds	r6, #72	; 0x48
 801270c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012710:	3b01      	subs	r3, #1
 8012712:	d503      	bpl.n	801271c <__sfp+0x24>
 8012714:	6833      	ldr	r3, [r6, #0]
 8012716:	b133      	cbz	r3, 8012726 <__sfp+0x2e>
 8012718:	6836      	ldr	r6, [r6, #0]
 801271a:	e7f7      	b.n	801270c <__sfp+0x14>
 801271c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012720:	b16d      	cbz	r5, 801273e <__sfp+0x46>
 8012722:	3468      	adds	r4, #104	; 0x68
 8012724:	e7f4      	b.n	8012710 <__sfp+0x18>
 8012726:	2104      	movs	r1, #4
 8012728:	4638      	mov	r0, r7
 801272a:	f7ff ff9f 	bl	801266c <__sfmoreglue>
 801272e:	6030      	str	r0, [r6, #0]
 8012730:	2800      	cmp	r0, #0
 8012732:	d1f1      	bne.n	8012718 <__sfp+0x20>
 8012734:	230c      	movs	r3, #12
 8012736:	603b      	str	r3, [r7, #0]
 8012738:	4604      	mov	r4, r0
 801273a:	4620      	mov	r0, r4
 801273c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801273e:	4b0b      	ldr	r3, [pc, #44]	; (801276c <__sfp+0x74>)
 8012740:	6665      	str	r5, [r4, #100]	; 0x64
 8012742:	e9c4 5500 	strd	r5, r5, [r4]
 8012746:	60a5      	str	r5, [r4, #8]
 8012748:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801274c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8012750:	2208      	movs	r2, #8
 8012752:	4629      	mov	r1, r5
 8012754:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012758:	f7fd f926 	bl	800f9a8 <memset>
 801275c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012760:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012764:	e7e9      	b.n	801273a <__sfp+0x42>
 8012766:	bf00      	nop
 8012768:	08014cd8 	.word	0x08014cd8
 801276c:	ffff0001 	.word	0xffff0001

08012770 <_fwalk_reent>:
 8012770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012774:	4680      	mov	r8, r0
 8012776:	4689      	mov	r9, r1
 8012778:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801277c:	2600      	movs	r6, #0
 801277e:	b914      	cbnz	r4, 8012786 <_fwalk_reent+0x16>
 8012780:	4630      	mov	r0, r6
 8012782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012786:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801278a:	3f01      	subs	r7, #1
 801278c:	d501      	bpl.n	8012792 <_fwalk_reent+0x22>
 801278e:	6824      	ldr	r4, [r4, #0]
 8012790:	e7f5      	b.n	801277e <_fwalk_reent+0xe>
 8012792:	89ab      	ldrh	r3, [r5, #12]
 8012794:	2b01      	cmp	r3, #1
 8012796:	d907      	bls.n	80127a8 <_fwalk_reent+0x38>
 8012798:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801279c:	3301      	adds	r3, #1
 801279e:	d003      	beq.n	80127a8 <_fwalk_reent+0x38>
 80127a0:	4629      	mov	r1, r5
 80127a2:	4640      	mov	r0, r8
 80127a4:	47c8      	blx	r9
 80127a6:	4306      	orrs	r6, r0
 80127a8:	3568      	adds	r5, #104	; 0x68
 80127aa:	e7ee      	b.n	801278a <_fwalk_reent+0x1a>

080127ac <rshift>:
 80127ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80127ae:	6906      	ldr	r6, [r0, #16]
 80127b0:	114b      	asrs	r3, r1, #5
 80127b2:	429e      	cmp	r6, r3
 80127b4:	f100 0414 	add.w	r4, r0, #20
 80127b8:	dd30      	ble.n	801281c <rshift+0x70>
 80127ba:	f011 011f 	ands.w	r1, r1, #31
 80127be:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80127c2:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80127c6:	d108      	bne.n	80127da <rshift+0x2e>
 80127c8:	4621      	mov	r1, r4
 80127ca:	42b2      	cmp	r2, r6
 80127cc:	460b      	mov	r3, r1
 80127ce:	d211      	bcs.n	80127f4 <rshift+0x48>
 80127d0:	f852 3b04 	ldr.w	r3, [r2], #4
 80127d4:	f841 3b04 	str.w	r3, [r1], #4
 80127d8:	e7f7      	b.n	80127ca <rshift+0x1e>
 80127da:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80127de:	f1c1 0c20 	rsb	ip, r1, #32
 80127e2:	40cd      	lsrs	r5, r1
 80127e4:	3204      	adds	r2, #4
 80127e6:	4623      	mov	r3, r4
 80127e8:	42b2      	cmp	r2, r6
 80127ea:	4617      	mov	r7, r2
 80127ec:	d30c      	bcc.n	8012808 <rshift+0x5c>
 80127ee:	601d      	str	r5, [r3, #0]
 80127f0:	b105      	cbz	r5, 80127f4 <rshift+0x48>
 80127f2:	3304      	adds	r3, #4
 80127f4:	1b1a      	subs	r2, r3, r4
 80127f6:	42a3      	cmp	r3, r4
 80127f8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80127fc:	bf08      	it	eq
 80127fe:	2300      	moveq	r3, #0
 8012800:	6102      	str	r2, [r0, #16]
 8012802:	bf08      	it	eq
 8012804:	6143      	streq	r3, [r0, #20]
 8012806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012808:	683f      	ldr	r7, [r7, #0]
 801280a:	fa07 f70c 	lsl.w	r7, r7, ip
 801280e:	433d      	orrs	r5, r7
 8012810:	f843 5b04 	str.w	r5, [r3], #4
 8012814:	f852 5b04 	ldr.w	r5, [r2], #4
 8012818:	40cd      	lsrs	r5, r1
 801281a:	e7e5      	b.n	80127e8 <rshift+0x3c>
 801281c:	4623      	mov	r3, r4
 801281e:	e7e9      	b.n	80127f4 <rshift+0x48>

08012820 <__hexdig_fun>:
 8012820:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8012824:	2b09      	cmp	r3, #9
 8012826:	d802      	bhi.n	801282e <__hexdig_fun+0xe>
 8012828:	3820      	subs	r0, #32
 801282a:	b2c0      	uxtb	r0, r0
 801282c:	4770      	bx	lr
 801282e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8012832:	2b05      	cmp	r3, #5
 8012834:	d801      	bhi.n	801283a <__hexdig_fun+0x1a>
 8012836:	3847      	subs	r0, #71	; 0x47
 8012838:	e7f7      	b.n	801282a <__hexdig_fun+0xa>
 801283a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801283e:	2b05      	cmp	r3, #5
 8012840:	d801      	bhi.n	8012846 <__hexdig_fun+0x26>
 8012842:	3827      	subs	r0, #39	; 0x27
 8012844:	e7f1      	b.n	801282a <__hexdig_fun+0xa>
 8012846:	2000      	movs	r0, #0
 8012848:	4770      	bx	lr

0801284a <__gethex>:
 801284a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801284e:	b08b      	sub	sp, #44	; 0x2c
 8012850:	468a      	mov	sl, r1
 8012852:	9002      	str	r0, [sp, #8]
 8012854:	9816      	ldr	r0, [sp, #88]	; 0x58
 8012856:	9306      	str	r3, [sp, #24]
 8012858:	4690      	mov	r8, r2
 801285a:	f000 fadf 	bl	8012e1c <__localeconv_l>
 801285e:	6803      	ldr	r3, [r0, #0]
 8012860:	9303      	str	r3, [sp, #12]
 8012862:	4618      	mov	r0, r3
 8012864:	f7ed fccc 	bl	8000200 <strlen>
 8012868:	9b03      	ldr	r3, [sp, #12]
 801286a:	9001      	str	r0, [sp, #4]
 801286c:	4403      	add	r3, r0
 801286e:	f04f 0b00 	mov.w	fp, #0
 8012872:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8012876:	9307      	str	r3, [sp, #28]
 8012878:	f8da 3000 	ldr.w	r3, [sl]
 801287c:	3302      	adds	r3, #2
 801287e:	461f      	mov	r7, r3
 8012880:	f813 0b01 	ldrb.w	r0, [r3], #1
 8012884:	2830      	cmp	r0, #48	; 0x30
 8012886:	d06c      	beq.n	8012962 <__gethex+0x118>
 8012888:	f7ff ffca 	bl	8012820 <__hexdig_fun>
 801288c:	4604      	mov	r4, r0
 801288e:	2800      	cmp	r0, #0
 8012890:	d16a      	bne.n	8012968 <__gethex+0x11e>
 8012892:	9a01      	ldr	r2, [sp, #4]
 8012894:	9903      	ldr	r1, [sp, #12]
 8012896:	4638      	mov	r0, r7
 8012898:	f001 fe08 	bl	80144ac <strncmp>
 801289c:	2800      	cmp	r0, #0
 801289e:	d166      	bne.n	801296e <__gethex+0x124>
 80128a0:	9b01      	ldr	r3, [sp, #4]
 80128a2:	5cf8      	ldrb	r0, [r7, r3]
 80128a4:	18fe      	adds	r6, r7, r3
 80128a6:	f7ff ffbb 	bl	8012820 <__hexdig_fun>
 80128aa:	2800      	cmp	r0, #0
 80128ac:	d062      	beq.n	8012974 <__gethex+0x12a>
 80128ae:	4633      	mov	r3, r6
 80128b0:	7818      	ldrb	r0, [r3, #0]
 80128b2:	2830      	cmp	r0, #48	; 0x30
 80128b4:	461f      	mov	r7, r3
 80128b6:	f103 0301 	add.w	r3, r3, #1
 80128ba:	d0f9      	beq.n	80128b0 <__gethex+0x66>
 80128bc:	f7ff ffb0 	bl	8012820 <__hexdig_fun>
 80128c0:	fab0 f580 	clz	r5, r0
 80128c4:	096d      	lsrs	r5, r5, #5
 80128c6:	4634      	mov	r4, r6
 80128c8:	f04f 0b01 	mov.w	fp, #1
 80128cc:	463a      	mov	r2, r7
 80128ce:	4616      	mov	r6, r2
 80128d0:	3201      	adds	r2, #1
 80128d2:	7830      	ldrb	r0, [r6, #0]
 80128d4:	f7ff ffa4 	bl	8012820 <__hexdig_fun>
 80128d8:	2800      	cmp	r0, #0
 80128da:	d1f8      	bne.n	80128ce <__gethex+0x84>
 80128dc:	9a01      	ldr	r2, [sp, #4]
 80128de:	9903      	ldr	r1, [sp, #12]
 80128e0:	4630      	mov	r0, r6
 80128e2:	f001 fde3 	bl	80144ac <strncmp>
 80128e6:	b950      	cbnz	r0, 80128fe <__gethex+0xb4>
 80128e8:	b954      	cbnz	r4, 8012900 <__gethex+0xb6>
 80128ea:	9b01      	ldr	r3, [sp, #4]
 80128ec:	18f4      	adds	r4, r6, r3
 80128ee:	4622      	mov	r2, r4
 80128f0:	4616      	mov	r6, r2
 80128f2:	3201      	adds	r2, #1
 80128f4:	7830      	ldrb	r0, [r6, #0]
 80128f6:	f7ff ff93 	bl	8012820 <__hexdig_fun>
 80128fa:	2800      	cmp	r0, #0
 80128fc:	d1f8      	bne.n	80128f0 <__gethex+0xa6>
 80128fe:	b10c      	cbz	r4, 8012904 <__gethex+0xba>
 8012900:	1ba4      	subs	r4, r4, r6
 8012902:	00a4      	lsls	r4, r4, #2
 8012904:	7833      	ldrb	r3, [r6, #0]
 8012906:	2b50      	cmp	r3, #80	; 0x50
 8012908:	d001      	beq.n	801290e <__gethex+0xc4>
 801290a:	2b70      	cmp	r3, #112	; 0x70
 801290c:	d140      	bne.n	8012990 <__gethex+0x146>
 801290e:	7873      	ldrb	r3, [r6, #1]
 8012910:	2b2b      	cmp	r3, #43	; 0x2b
 8012912:	d031      	beq.n	8012978 <__gethex+0x12e>
 8012914:	2b2d      	cmp	r3, #45	; 0x2d
 8012916:	d033      	beq.n	8012980 <__gethex+0x136>
 8012918:	1c71      	adds	r1, r6, #1
 801291a:	f04f 0900 	mov.w	r9, #0
 801291e:	7808      	ldrb	r0, [r1, #0]
 8012920:	f7ff ff7e 	bl	8012820 <__hexdig_fun>
 8012924:	1e43      	subs	r3, r0, #1
 8012926:	b2db      	uxtb	r3, r3
 8012928:	2b18      	cmp	r3, #24
 801292a:	d831      	bhi.n	8012990 <__gethex+0x146>
 801292c:	f1a0 0210 	sub.w	r2, r0, #16
 8012930:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8012934:	f7ff ff74 	bl	8012820 <__hexdig_fun>
 8012938:	1e43      	subs	r3, r0, #1
 801293a:	b2db      	uxtb	r3, r3
 801293c:	2b18      	cmp	r3, #24
 801293e:	d922      	bls.n	8012986 <__gethex+0x13c>
 8012940:	f1b9 0f00 	cmp.w	r9, #0
 8012944:	d000      	beq.n	8012948 <__gethex+0xfe>
 8012946:	4252      	negs	r2, r2
 8012948:	4414      	add	r4, r2
 801294a:	f8ca 1000 	str.w	r1, [sl]
 801294e:	b30d      	cbz	r5, 8012994 <__gethex+0x14a>
 8012950:	f1bb 0f00 	cmp.w	fp, #0
 8012954:	bf0c      	ite	eq
 8012956:	2706      	moveq	r7, #6
 8012958:	2700      	movne	r7, #0
 801295a:	4638      	mov	r0, r7
 801295c:	b00b      	add	sp, #44	; 0x2c
 801295e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012962:	f10b 0b01 	add.w	fp, fp, #1
 8012966:	e78a      	b.n	801287e <__gethex+0x34>
 8012968:	2500      	movs	r5, #0
 801296a:	462c      	mov	r4, r5
 801296c:	e7ae      	b.n	80128cc <__gethex+0x82>
 801296e:	463e      	mov	r6, r7
 8012970:	2501      	movs	r5, #1
 8012972:	e7c7      	b.n	8012904 <__gethex+0xba>
 8012974:	4604      	mov	r4, r0
 8012976:	e7fb      	b.n	8012970 <__gethex+0x126>
 8012978:	f04f 0900 	mov.w	r9, #0
 801297c:	1cb1      	adds	r1, r6, #2
 801297e:	e7ce      	b.n	801291e <__gethex+0xd4>
 8012980:	f04f 0901 	mov.w	r9, #1
 8012984:	e7fa      	b.n	801297c <__gethex+0x132>
 8012986:	230a      	movs	r3, #10
 8012988:	fb03 0202 	mla	r2, r3, r2, r0
 801298c:	3a10      	subs	r2, #16
 801298e:	e7cf      	b.n	8012930 <__gethex+0xe6>
 8012990:	4631      	mov	r1, r6
 8012992:	e7da      	b.n	801294a <__gethex+0x100>
 8012994:	1bf3      	subs	r3, r6, r7
 8012996:	3b01      	subs	r3, #1
 8012998:	4629      	mov	r1, r5
 801299a:	2b07      	cmp	r3, #7
 801299c:	dc49      	bgt.n	8012a32 <__gethex+0x1e8>
 801299e:	9802      	ldr	r0, [sp, #8]
 80129a0:	f000 fae7 	bl	8012f72 <_Balloc>
 80129a4:	9b01      	ldr	r3, [sp, #4]
 80129a6:	f100 0914 	add.w	r9, r0, #20
 80129aa:	f04f 0b00 	mov.w	fp, #0
 80129ae:	f1c3 0301 	rsb	r3, r3, #1
 80129b2:	4605      	mov	r5, r0
 80129b4:	f8cd 9010 	str.w	r9, [sp, #16]
 80129b8:	46da      	mov	sl, fp
 80129ba:	9308      	str	r3, [sp, #32]
 80129bc:	42b7      	cmp	r7, r6
 80129be:	d33b      	bcc.n	8012a38 <__gethex+0x1ee>
 80129c0:	9804      	ldr	r0, [sp, #16]
 80129c2:	f840 ab04 	str.w	sl, [r0], #4
 80129c6:	eba0 0009 	sub.w	r0, r0, r9
 80129ca:	1080      	asrs	r0, r0, #2
 80129cc:	6128      	str	r0, [r5, #16]
 80129ce:	0147      	lsls	r7, r0, #5
 80129d0:	4650      	mov	r0, sl
 80129d2:	f000 fb92 	bl	80130fa <__hi0bits>
 80129d6:	f8d8 6000 	ldr.w	r6, [r8]
 80129da:	1a3f      	subs	r7, r7, r0
 80129dc:	42b7      	cmp	r7, r6
 80129de:	dd64      	ble.n	8012aaa <__gethex+0x260>
 80129e0:	1bbf      	subs	r7, r7, r6
 80129e2:	4639      	mov	r1, r7
 80129e4:	4628      	mov	r0, r5
 80129e6:	f000 fea1 	bl	801372c <__any_on>
 80129ea:	4682      	mov	sl, r0
 80129ec:	b178      	cbz	r0, 8012a0e <__gethex+0x1c4>
 80129ee:	1e7b      	subs	r3, r7, #1
 80129f0:	1159      	asrs	r1, r3, #5
 80129f2:	f003 021f 	and.w	r2, r3, #31
 80129f6:	f04f 0a01 	mov.w	sl, #1
 80129fa:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80129fe:	fa0a f202 	lsl.w	r2, sl, r2
 8012a02:	420a      	tst	r2, r1
 8012a04:	d003      	beq.n	8012a0e <__gethex+0x1c4>
 8012a06:	4553      	cmp	r3, sl
 8012a08:	dc46      	bgt.n	8012a98 <__gethex+0x24e>
 8012a0a:	f04f 0a02 	mov.w	sl, #2
 8012a0e:	4639      	mov	r1, r7
 8012a10:	4628      	mov	r0, r5
 8012a12:	f7ff fecb 	bl	80127ac <rshift>
 8012a16:	443c      	add	r4, r7
 8012a18:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012a1c:	42a3      	cmp	r3, r4
 8012a1e:	da52      	bge.n	8012ac6 <__gethex+0x27c>
 8012a20:	4629      	mov	r1, r5
 8012a22:	9802      	ldr	r0, [sp, #8]
 8012a24:	f000 fad9 	bl	8012fda <_Bfree>
 8012a28:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012a2a:	2300      	movs	r3, #0
 8012a2c:	6013      	str	r3, [r2, #0]
 8012a2e:	27a3      	movs	r7, #163	; 0xa3
 8012a30:	e793      	b.n	801295a <__gethex+0x110>
 8012a32:	3101      	adds	r1, #1
 8012a34:	105b      	asrs	r3, r3, #1
 8012a36:	e7b0      	b.n	801299a <__gethex+0x150>
 8012a38:	1e73      	subs	r3, r6, #1
 8012a3a:	9305      	str	r3, [sp, #20]
 8012a3c:	9a07      	ldr	r2, [sp, #28]
 8012a3e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012a42:	4293      	cmp	r3, r2
 8012a44:	d018      	beq.n	8012a78 <__gethex+0x22e>
 8012a46:	f1bb 0f20 	cmp.w	fp, #32
 8012a4a:	d107      	bne.n	8012a5c <__gethex+0x212>
 8012a4c:	9b04      	ldr	r3, [sp, #16]
 8012a4e:	f8c3 a000 	str.w	sl, [r3]
 8012a52:	3304      	adds	r3, #4
 8012a54:	f04f 0a00 	mov.w	sl, #0
 8012a58:	9304      	str	r3, [sp, #16]
 8012a5a:	46d3      	mov	fp, sl
 8012a5c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8012a60:	f7ff fede 	bl	8012820 <__hexdig_fun>
 8012a64:	f000 000f 	and.w	r0, r0, #15
 8012a68:	fa00 f00b 	lsl.w	r0, r0, fp
 8012a6c:	ea4a 0a00 	orr.w	sl, sl, r0
 8012a70:	f10b 0b04 	add.w	fp, fp, #4
 8012a74:	9b05      	ldr	r3, [sp, #20]
 8012a76:	e00d      	b.n	8012a94 <__gethex+0x24a>
 8012a78:	9b05      	ldr	r3, [sp, #20]
 8012a7a:	9a08      	ldr	r2, [sp, #32]
 8012a7c:	4413      	add	r3, r2
 8012a7e:	42bb      	cmp	r3, r7
 8012a80:	d3e1      	bcc.n	8012a46 <__gethex+0x1fc>
 8012a82:	4618      	mov	r0, r3
 8012a84:	9a01      	ldr	r2, [sp, #4]
 8012a86:	9903      	ldr	r1, [sp, #12]
 8012a88:	9309      	str	r3, [sp, #36]	; 0x24
 8012a8a:	f001 fd0f 	bl	80144ac <strncmp>
 8012a8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a90:	2800      	cmp	r0, #0
 8012a92:	d1d8      	bne.n	8012a46 <__gethex+0x1fc>
 8012a94:	461e      	mov	r6, r3
 8012a96:	e791      	b.n	80129bc <__gethex+0x172>
 8012a98:	1eb9      	subs	r1, r7, #2
 8012a9a:	4628      	mov	r0, r5
 8012a9c:	f000 fe46 	bl	801372c <__any_on>
 8012aa0:	2800      	cmp	r0, #0
 8012aa2:	d0b2      	beq.n	8012a0a <__gethex+0x1c0>
 8012aa4:	f04f 0a03 	mov.w	sl, #3
 8012aa8:	e7b1      	b.n	8012a0e <__gethex+0x1c4>
 8012aaa:	da09      	bge.n	8012ac0 <__gethex+0x276>
 8012aac:	1bf7      	subs	r7, r6, r7
 8012aae:	4629      	mov	r1, r5
 8012ab0:	463a      	mov	r2, r7
 8012ab2:	9802      	ldr	r0, [sp, #8]
 8012ab4:	f000 fc5c 	bl	8013370 <__lshift>
 8012ab8:	1be4      	subs	r4, r4, r7
 8012aba:	4605      	mov	r5, r0
 8012abc:	f100 0914 	add.w	r9, r0, #20
 8012ac0:	f04f 0a00 	mov.w	sl, #0
 8012ac4:	e7a8      	b.n	8012a18 <__gethex+0x1ce>
 8012ac6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8012aca:	42a0      	cmp	r0, r4
 8012acc:	dd6a      	ble.n	8012ba4 <__gethex+0x35a>
 8012ace:	1b04      	subs	r4, r0, r4
 8012ad0:	42a6      	cmp	r6, r4
 8012ad2:	dc2e      	bgt.n	8012b32 <__gethex+0x2e8>
 8012ad4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012ad8:	2b02      	cmp	r3, #2
 8012ada:	d022      	beq.n	8012b22 <__gethex+0x2d8>
 8012adc:	2b03      	cmp	r3, #3
 8012ade:	d024      	beq.n	8012b2a <__gethex+0x2e0>
 8012ae0:	2b01      	cmp	r3, #1
 8012ae2:	d115      	bne.n	8012b10 <__gethex+0x2c6>
 8012ae4:	42a6      	cmp	r6, r4
 8012ae6:	d113      	bne.n	8012b10 <__gethex+0x2c6>
 8012ae8:	2e01      	cmp	r6, #1
 8012aea:	dc0b      	bgt.n	8012b04 <__gethex+0x2ba>
 8012aec:	9a06      	ldr	r2, [sp, #24]
 8012aee:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8012af2:	6013      	str	r3, [r2, #0]
 8012af4:	2301      	movs	r3, #1
 8012af6:	612b      	str	r3, [r5, #16]
 8012af8:	f8c9 3000 	str.w	r3, [r9]
 8012afc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012afe:	2762      	movs	r7, #98	; 0x62
 8012b00:	601d      	str	r5, [r3, #0]
 8012b02:	e72a      	b.n	801295a <__gethex+0x110>
 8012b04:	1e71      	subs	r1, r6, #1
 8012b06:	4628      	mov	r0, r5
 8012b08:	f000 fe10 	bl	801372c <__any_on>
 8012b0c:	2800      	cmp	r0, #0
 8012b0e:	d1ed      	bne.n	8012aec <__gethex+0x2a2>
 8012b10:	4629      	mov	r1, r5
 8012b12:	9802      	ldr	r0, [sp, #8]
 8012b14:	f000 fa61 	bl	8012fda <_Bfree>
 8012b18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012b1a:	2300      	movs	r3, #0
 8012b1c:	6013      	str	r3, [r2, #0]
 8012b1e:	2750      	movs	r7, #80	; 0x50
 8012b20:	e71b      	b.n	801295a <__gethex+0x110>
 8012b22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d0e1      	beq.n	8012aec <__gethex+0x2a2>
 8012b28:	e7f2      	b.n	8012b10 <__gethex+0x2c6>
 8012b2a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012b2c:	2b00      	cmp	r3, #0
 8012b2e:	d1dd      	bne.n	8012aec <__gethex+0x2a2>
 8012b30:	e7ee      	b.n	8012b10 <__gethex+0x2c6>
 8012b32:	1e67      	subs	r7, r4, #1
 8012b34:	f1ba 0f00 	cmp.w	sl, #0
 8012b38:	d131      	bne.n	8012b9e <__gethex+0x354>
 8012b3a:	b127      	cbz	r7, 8012b46 <__gethex+0x2fc>
 8012b3c:	4639      	mov	r1, r7
 8012b3e:	4628      	mov	r0, r5
 8012b40:	f000 fdf4 	bl	801372c <__any_on>
 8012b44:	4682      	mov	sl, r0
 8012b46:	117a      	asrs	r2, r7, #5
 8012b48:	2301      	movs	r3, #1
 8012b4a:	f007 071f 	and.w	r7, r7, #31
 8012b4e:	fa03 f707 	lsl.w	r7, r3, r7
 8012b52:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8012b56:	4621      	mov	r1, r4
 8012b58:	421f      	tst	r7, r3
 8012b5a:	4628      	mov	r0, r5
 8012b5c:	bf18      	it	ne
 8012b5e:	f04a 0a02 	orrne.w	sl, sl, #2
 8012b62:	1b36      	subs	r6, r6, r4
 8012b64:	f7ff fe22 	bl	80127ac <rshift>
 8012b68:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8012b6c:	2702      	movs	r7, #2
 8012b6e:	f1ba 0f00 	cmp.w	sl, #0
 8012b72:	d048      	beq.n	8012c06 <__gethex+0x3bc>
 8012b74:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012b78:	2b02      	cmp	r3, #2
 8012b7a:	d015      	beq.n	8012ba8 <__gethex+0x35e>
 8012b7c:	2b03      	cmp	r3, #3
 8012b7e:	d017      	beq.n	8012bb0 <__gethex+0x366>
 8012b80:	2b01      	cmp	r3, #1
 8012b82:	d109      	bne.n	8012b98 <__gethex+0x34e>
 8012b84:	f01a 0f02 	tst.w	sl, #2
 8012b88:	d006      	beq.n	8012b98 <__gethex+0x34e>
 8012b8a:	f8d9 3000 	ldr.w	r3, [r9]
 8012b8e:	ea4a 0a03 	orr.w	sl, sl, r3
 8012b92:	f01a 0f01 	tst.w	sl, #1
 8012b96:	d10e      	bne.n	8012bb6 <__gethex+0x36c>
 8012b98:	f047 0710 	orr.w	r7, r7, #16
 8012b9c:	e033      	b.n	8012c06 <__gethex+0x3bc>
 8012b9e:	f04f 0a01 	mov.w	sl, #1
 8012ba2:	e7d0      	b.n	8012b46 <__gethex+0x2fc>
 8012ba4:	2701      	movs	r7, #1
 8012ba6:	e7e2      	b.n	8012b6e <__gethex+0x324>
 8012ba8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012baa:	f1c3 0301 	rsb	r3, r3, #1
 8012bae:	9315      	str	r3, [sp, #84]	; 0x54
 8012bb0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d0f0      	beq.n	8012b98 <__gethex+0x34e>
 8012bb6:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8012bba:	f105 0314 	add.w	r3, r5, #20
 8012bbe:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8012bc2:	eb03 010a 	add.w	r1, r3, sl
 8012bc6:	f04f 0c00 	mov.w	ip, #0
 8012bca:	4618      	mov	r0, r3
 8012bcc:	f853 2b04 	ldr.w	r2, [r3], #4
 8012bd0:	f1b2 3fff 	cmp.w	r2, #4294967295
 8012bd4:	d01c      	beq.n	8012c10 <__gethex+0x3c6>
 8012bd6:	3201      	adds	r2, #1
 8012bd8:	6002      	str	r2, [r0, #0]
 8012bda:	2f02      	cmp	r7, #2
 8012bdc:	f105 0314 	add.w	r3, r5, #20
 8012be0:	d138      	bne.n	8012c54 <__gethex+0x40a>
 8012be2:	f8d8 2000 	ldr.w	r2, [r8]
 8012be6:	3a01      	subs	r2, #1
 8012be8:	42b2      	cmp	r2, r6
 8012bea:	d10a      	bne.n	8012c02 <__gethex+0x3b8>
 8012bec:	1171      	asrs	r1, r6, #5
 8012bee:	2201      	movs	r2, #1
 8012bf0:	f006 061f 	and.w	r6, r6, #31
 8012bf4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012bf8:	fa02 f606 	lsl.w	r6, r2, r6
 8012bfc:	421e      	tst	r6, r3
 8012bfe:	bf18      	it	ne
 8012c00:	4617      	movne	r7, r2
 8012c02:	f047 0720 	orr.w	r7, r7, #32
 8012c06:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012c08:	601d      	str	r5, [r3, #0]
 8012c0a:	9b06      	ldr	r3, [sp, #24]
 8012c0c:	601c      	str	r4, [r3, #0]
 8012c0e:	e6a4      	b.n	801295a <__gethex+0x110>
 8012c10:	4299      	cmp	r1, r3
 8012c12:	f843 cc04 	str.w	ip, [r3, #-4]
 8012c16:	d8d8      	bhi.n	8012bca <__gethex+0x380>
 8012c18:	68ab      	ldr	r3, [r5, #8]
 8012c1a:	4599      	cmp	r9, r3
 8012c1c:	db12      	blt.n	8012c44 <__gethex+0x3fa>
 8012c1e:	6869      	ldr	r1, [r5, #4]
 8012c20:	9802      	ldr	r0, [sp, #8]
 8012c22:	3101      	adds	r1, #1
 8012c24:	f000 f9a5 	bl	8012f72 <_Balloc>
 8012c28:	692a      	ldr	r2, [r5, #16]
 8012c2a:	3202      	adds	r2, #2
 8012c2c:	f105 010c 	add.w	r1, r5, #12
 8012c30:	4683      	mov	fp, r0
 8012c32:	0092      	lsls	r2, r2, #2
 8012c34:	300c      	adds	r0, #12
 8012c36:	f000 f991 	bl	8012f5c <memcpy>
 8012c3a:	4629      	mov	r1, r5
 8012c3c:	9802      	ldr	r0, [sp, #8]
 8012c3e:	f000 f9cc 	bl	8012fda <_Bfree>
 8012c42:	465d      	mov	r5, fp
 8012c44:	692b      	ldr	r3, [r5, #16]
 8012c46:	1c5a      	adds	r2, r3, #1
 8012c48:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8012c4c:	612a      	str	r2, [r5, #16]
 8012c4e:	2201      	movs	r2, #1
 8012c50:	615a      	str	r2, [r3, #20]
 8012c52:	e7c2      	b.n	8012bda <__gethex+0x390>
 8012c54:	692a      	ldr	r2, [r5, #16]
 8012c56:	454a      	cmp	r2, r9
 8012c58:	dd0b      	ble.n	8012c72 <__gethex+0x428>
 8012c5a:	2101      	movs	r1, #1
 8012c5c:	4628      	mov	r0, r5
 8012c5e:	f7ff fda5 	bl	80127ac <rshift>
 8012c62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012c66:	3401      	adds	r4, #1
 8012c68:	42a3      	cmp	r3, r4
 8012c6a:	f6ff aed9 	blt.w	8012a20 <__gethex+0x1d6>
 8012c6e:	2701      	movs	r7, #1
 8012c70:	e7c7      	b.n	8012c02 <__gethex+0x3b8>
 8012c72:	f016 061f 	ands.w	r6, r6, #31
 8012c76:	d0fa      	beq.n	8012c6e <__gethex+0x424>
 8012c78:	449a      	add	sl, r3
 8012c7a:	f1c6 0620 	rsb	r6, r6, #32
 8012c7e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8012c82:	f000 fa3a 	bl	80130fa <__hi0bits>
 8012c86:	42b0      	cmp	r0, r6
 8012c88:	dbe7      	blt.n	8012c5a <__gethex+0x410>
 8012c8a:	e7f0      	b.n	8012c6e <__gethex+0x424>

08012c8c <L_shift>:
 8012c8c:	f1c2 0208 	rsb	r2, r2, #8
 8012c90:	0092      	lsls	r2, r2, #2
 8012c92:	b570      	push	{r4, r5, r6, lr}
 8012c94:	f1c2 0620 	rsb	r6, r2, #32
 8012c98:	6843      	ldr	r3, [r0, #4]
 8012c9a:	6804      	ldr	r4, [r0, #0]
 8012c9c:	fa03 f506 	lsl.w	r5, r3, r6
 8012ca0:	432c      	orrs	r4, r5
 8012ca2:	40d3      	lsrs	r3, r2
 8012ca4:	6004      	str	r4, [r0, #0]
 8012ca6:	f840 3f04 	str.w	r3, [r0, #4]!
 8012caa:	4288      	cmp	r0, r1
 8012cac:	d3f4      	bcc.n	8012c98 <L_shift+0xc>
 8012cae:	bd70      	pop	{r4, r5, r6, pc}

08012cb0 <__match>:
 8012cb0:	b530      	push	{r4, r5, lr}
 8012cb2:	6803      	ldr	r3, [r0, #0]
 8012cb4:	3301      	adds	r3, #1
 8012cb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012cba:	b914      	cbnz	r4, 8012cc2 <__match+0x12>
 8012cbc:	6003      	str	r3, [r0, #0]
 8012cbe:	2001      	movs	r0, #1
 8012cc0:	bd30      	pop	{r4, r5, pc}
 8012cc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012cc6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8012cca:	2d19      	cmp	r5, #25
 8012ccc:	bf98      	it	ls
 8012cce:	3220      	addls	r2, #32
 8012cd0:	42a2      	cmp	r2, r4
 8012cd2:	d0f0      	beq.n	8012cb6 <__match+0x6>
 8012cd4:	2000      	movs	r0, #0
 8012cd6:	e7f3      	b.n	8012cc0 <__match+0x10>

08012cd8 <__hexnan>:
 8012cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cdc:	680b      	ldr	r3, [r1, #0]
 8012cde:	6801      	ldr	r1, [r0, #0]
 8012ce0:	115f      	asrs	r7, r3, #5
 8012ce2:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8012ce6:	f013 031f 	ands.w	r3, r3, #31
 8012cea:	b087      	sub	sp, #28
 8012cec:	bf18      	it	ne
 8012cee:	3704      	addne	r7, #4
 8012cf0:	2500      	movs	r5, #0
 8012cf2:	1f3e      	subs	r6, r7, #4
 8012cf4:	4682      	mov	sl, r0
 8012cf6:	4690      	mov	r8, r2
 8012cf8:	9301      	str	r3, [sp, #4]
 8012cfa:	f847 5c04 	str.w	r5, [r7, #-4]
 8012cfe:	46b1      	mov	r9, r6
 8012d00:	4634      	mov	r4, r6
 8012d02:	9502      	str	r5, [sp, #8]
 8012d04:	46ab      	mov	fp, r5
 8012d06:	784a      	ldrb	r2, [r1, #1]
 8012d08:	1c4b      	adds	r3, r1, #1
 8012d0a:	9303      	str	r3, [sp, #12]
 8012d0c:	b342      	cbz	r2, 8012d60 <__hexnan+0x88>
 8012d0e:	4610      	mov	r0, r2
 8012d10:	9105      	str	r1, [sp, #20]
 8012d12:	9204      	str	r2, [sp, #16]
 8012d14:	f7ff fd84 	bl	8012820 <__hexdig_fun>
 8012d18:	2800      	cmp	r0, #0
 8012d1a:	d143      	bne.n	8012da4 <__hexnan+0xcc>
 8012d1c:	9a04      	ldr	r2, [sp, #16]
 8012d1e:	9905      	ldr	r1, [sp, #20]
 8012d20:	2a20      	cmp	r2, #32
 8012d22:	d818      	bhi.n	8012d56 <__hexnan+0x7e>
 8012d24:	9b02      	ldr	r3, [sp, #8]
 8012d26:	459b      	cmp	fp, r3
 8012d28:	dd13      	ble.n	8012d52 <__hexnan+0x7a>
 8012d2a:	454c      	cmp	r4, r9
 8012d2c:	d206      	bcs.n	8012d3c <__hexnan+0x64>
 8012d2e:	2d07      	cmp	r5, #7
 8012d30:	dc04      	bgt.n	8012d3c <__hexnan+0x64>
 8012d32:	462a      	mov	r2, r5
 8012d34:	4649      	mov	r1, r9
 8012d36:	4620      	mov	r0, r4
 8012d38:	f7ff ffa8 	bl	8012c8c <L_shift>
 8012d3c:	4544      	cmp	r4, r8
 8012d3e:	d944      	bls.n	8012dca <__hexnan+0xf2>
 8012d40:	2300      	movs	r3, #0
 8012d42:	f1a4 0904 	sub.w	r9, r4, #4
 8012d46:	f844 3c04 	str.w	r3, [r4, #-4]
 8012d4a:	f8cd b008 	str.w	fp, [sp, #8]
 8012d4e:	464c      	mov	r4, r9
 8012d50:	461d      	mov	r5, r3
 8012d52:	9903      	ldr	r1, [sp, #12]
 8012d54:	e7d7      	b.n	8012d06 <__hexnan+0x2e>
 8012d56:	2a29      	cmp	r2, #41	; 0x29
 8012d58:	d14a      	bne.n	8012df0 <__hexnan+0x118>
 8012d5a:	3102      	adds	r1, #2
 8012d5c:	f8ca 1000 	str.w	r1, [sl]
 8012d60:	f1bb 0f00 	cmp.w	fp, #0
 8012d64:	d044      	beq.n	8012df0 <__hexnan+0x118>
 8012d66:	454c      	cmp	r4, r9
 8012d68:	d206      	bcs.n	8012d78 <__hexnan+0xa0>
 8012d6a:	2d07      	cmp	r5, #7
 8012d6c:	dc04      	bgt.n	8012d78 <__hexnan+0xa0>
 8012d6e:	462a      	mov	r2, r5
 8012d70:	4649      	mov	r1, r9
 8012d72:	4620      	mov	r0, r4
 8012d74:	f7ff ff8a 	bl	8012c8c <L_shift>
 8012d78:	4544      	cmp	r4, r8
 8012d7a:	d928      	bls.n	8012dce <__hexnan+0xf6>
 8012d7c:	4643      	mov	r3, r8
 8012d7e:	f854 2b04 	ldr.w	r2, [r4], #4
 8012d82:	f843 2b04 	str.w	r2, [r3], #4
 8012d86:	42a6      	cmp	r6, r4
 8012d88:	d2f9      	bcs.n	8012d7e <__hexnan+0xa6>
 8012d8a:	2200      	movs	r2, #0
 8012d8c:	f843 2b04 	str.w	r2, [r3], #4
 8012d90:	429e      	cmp	r6, r3
 8012d92:	d2fb      	bcs.n	8012d8c <__hexnan+0xb4>
 8012d94:	6833      	ldr	r3, [r6, #0]
 8012d96:	b91b      	cbnz	r3, 8012da0 <__hexnan+0xc8>
 8012d98:	4546      	cmp	r6, r8
 8012d9a:	d127      	bne.n	8012dec <__hexnan+0x114>
 8012d9c:	2301      	movs	r3, #1
 8012d9e:	6033      	str	r3, [r6, #0]
 8012da0:	2005      	movs	r0, #5
 8012da2:	e026      	b.n	8012df2 <__hexnan+0x11a>
 8012da4:	3501      	adds	r5, #1
 8012da6:	2d08      	cmp	r5, #8
 8012da8:	f10b 0b01 	add.w	fp, fp, #1
 8012dac:	dd06      	ble.n	8012dbc <__hexnan+0xe4>
 8012dae:	4544      	cmp	r4, r8
 8012db0:	d9cf      	bls.n	8012d52 <__hexnan+0x7a>
 8012db2:	2300      	movs	r3, #0
 8012db4:	f844 3c04 	str.w	r3, [r4, #-4]
 8012db8:	2501      	movs	r5, #1
 8012dba:	3c04      	subs	r4, #4
 8012dbc:	6822      	ldr	r2, [r4, #0]
 8012dbe:	f000 000f 	and.w	r0, r0, #15
 8012dc2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8012dc6:	6020      	str	r0, [r4, #0]
 8012dc8:	e7c3      	b.n	8012d52 <__hexnan+0x7a>
 8012dca:	2508      	movs	r5, #8
 8012dcc:	e7c1      	b.n	8012d52 <__hexnan+0x7a>
 8012dce:	9b01      	ldr	r3, [sp, #4]
 8012dd0:	2b00      	cmp	r3, #0
 8012dd2:	d0df      	beq.n	8012d94 <__hexnan+0xbc>
 8012dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8012dd8:	f1c3 0320 	rsb	r3, r3, #32
 8012ddc:	fa22 f303 	lsr.w	r3, r2, r3
 8012de0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8012de4:	401a      	ands	r2, r3
 8012de6:	f847 2c04 	str.w	r2, [r7, #-4]
 8012dea:	e7d3      	b.n	8012d94 <__hexnan+0xbc>
 8012dec:	3e04      	subs	r6, #4
 8012dee:	e7d1      	b.n	8012d94 <__hexnan+0xbc>
 8012df0:	2004      	movs	r0, #4
 8012df2:	b007      	add	sp, #28
 8012df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012df8 <__locale_ctype_ptr_l>:
 8012df8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8012dfc:	4770      	bx	lr
	...

08012e00 <__locale_ctype_ptr>:
 8012e00:	4b04      	ldr	r3, [pc, #16]	; (8012e14 <__locale_ctype_ptr+0x14>)
 8012e02:	4a05      	ldr	r2, [pc, #20]	; (8012e18 <__locale_ctype_ptr+0x18>)
 8012e04:	681b      	ldr	r3, [r3, #0]
 8012e06:	6a1b      	ldr	r3, [r3, #32]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	bf08      	it	eq
 8012e0c:	4613      	moveq	r3, r2
 8012e0e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8012e12:	4770      	bx	lr
 8012e14:	2000000c 	.word	0x2000000c
 8012e18:	20000070 	.word	0x20000070

08012e1c <__localeconv_l>:
 8012e1c:	30f0      	adds	r0, #240	; 0xf0
 8012e1e:	4770      	bx	lr

08012e20 <_localeconv_r>:
 8012e20:	4b04      	ldr	r3, [pc, #16]	; (8012e34 <_localeconv_r+0x14>)
 8012e22:	681b      	ldr	r3, [r3, #0]
 8012e24:	6a18      	ldr	r0, [r3, #32]
 8012e26:	4b04      	ldr	r3, [pc, #16]	; (8012e38 <_localeconv_r+0x18>)
 8012e28:	2800      	cmp	r0, #0
 8012e2a:	bf08      	it	eq
 8012e2c:	4618      	moveq	r0, r3
 8012e2e:	30f0      	adds	r0, #240	; 0xf0
 8012e30:	4770      	bx	lr
 8012e32:	bf00      	nop
 8012e34:	2000000c 	.word	0x2000000c
 8012e38:	20000070 	.word	0x20000070

08012e3c <_lseek_r>:
 8012e3c:	b538      	push	{r3, r4, r5, lr}
 8012e3e:	4c07      	ldr	r4, [pc, #28]	; (8012e5c <_lseek_r+0x20>)
 8012e40:	4605      	mov	r5, r0
 8012e42:	4608      	mov	r0, r1
 8012e44:	4611      	mov	r1, r2
 8012e46:	2200      	movs	r2, #0
 8012e48:	6022      	str	r2, [r4, #0]
 8012e4a:	461a      	mov	r2, r3
 8012e4c:	f7f1 f8fa 	bl	8004044 <_lseek>
 8012e50:	1c43      	adds	r3, r0, #1
 8012e52:	d102      	bne.n	8012e5a <_lseek_r+0x1e>
 8012e54:	6823      	ldr	r3, [r4, #0]
 8012e56:	b103      	cbz	r3, 8012e5a <_lseek_r+0x1e>
 8012e58:	602b      	str	r3, [r5, #0]
 8012e5a:	bd38      	pop	{r3, r4, r5, pc}
 8012e5c:	200050a0 	.word	0x200050a0

08012e60 <__swhatbuf_r>:
 8012e60:	b570      	push	{r4, r5, r6, lr}
 8012e62:	460e      	mov	r6, r1
 8012e64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012e68:	2900      	cmp	r1, #0
 8012e6a:	b096      	sub	sp, #88	; 0x58
 8012e6c:	4614      	mov	r4, r2
 8012e6e:	461d      	mov	r5, r3
 8012e70:	da07      	bge.n	8012e82 <__swhatbuf_r+0x22>
 8012e72:	2300      	movs	r3, #0
 8012e74:	602b      	str	r3, [r5, #0]
 8012e76:	89b3      	ldrh	r3, [r6, #12]
 8012e78:	061a      	lsls	r2, r3, #24
 8012e7a:	d410      	bmi.n	8012e9e <__swhatbuf_r+0x3e>
 8012e7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012e80:	e00e      	b.n	8012ea0 <__swhatbuf_r+0x40>
 8012e82:	466a      	mov	r2, sp
 8012e84:	f001 fbf8 	bl	8014678 <_fstat_r>
 8012e88:	2800      	cmp	r0, #0
 8012e8a:	dbf2      	blt.n	8012e72 <__swhatbuf_r+0x12>
 8012e8c:	9a01      	ldr	r2, [sp, #4]
 8012e8e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012e92:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012e96:	425a      	negs	r2, r3
 8012e98:	415a      	adcs	r2, r3
 8012e9a:	602a      	str	r2, [r5, #0]
 8012e9c:	e7ee      	b.n	8012e7c <__swhatbuf_r+0x1c>
 8012e9e:	2340      	movs	r3, #64	; 0x40
 8012ea0:	2000      	movs	r0, #0
 8012ea2:	6023      	str	r3, [r4, #0]
 8012ea4:	b016      	add	sp, #88	; 0x58
 8012ea6:	bd70      	pop	{r4, r5, r6, pc}

08012ea8 <__smakebuf_r>:
 8012ea8:	898b      	ldrh	r3, [r1, #12]
 8012eaa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012eac:	079d      	lsls	r5, r3, #30
 8012eae:	4606      	mov	r6, r0
 8012eb0:	460c      	mov	r4, r1
 8012eb2:	d507      	bpl.n	8012ec4 <__smakebuf_r+0x1c>
 8012eb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012eb8:	6023      	str	r3, [r4, #0]
 8012eba:	6123      	str	r3, [r4, #16]
 8012ebc:	2301      	movs	r3, #1
 8012ebe:	6163      	str	r3, [r4, #20]
 8012ec0:	b002      	add	sp, #8
 8012ec2:	bd70      	pop	{r4, r5, r6, pc}
 8012ec4:	ab01      	add	r3, sp, #4
 8012ec6:	466a      	mov	r2, sp
 8012ec8:	f7ff ffca 	bl	8012e60 <__swhatbuf_r>
 8012ecc:	9900      	ldr	r1, [sp, #0]
 8012ece:	4605      	mov	r5, r0
 8012ed0:	4630      	mov	r0, r6
 8012ed2:	f000 fca9 	bl	8013828 <_malloc_r>
 8012ed6:	b948      	cbnz	r0, 8012eec <__smakebuf_r+0x44>
 8012ed8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012edc:	059a      	lsls	r2, r3, #22
 8012ede:	d4ef      	bmi.n	8012ec0 <__smakebuf_r+0x18>
 8012ee0:	f023 0303 	bic.w	r3, r3, #3
 8012ee4:	f043 0302 	orr.w	r3, r3, #2
 8012ee8:	81a3      	strh	r3, [r4, #12]
 8012eea:	e7e3      	b.n	8012eb4 <__smakebuf_r+0xc>
 8012eec:	4b0d      	ldr	r3, [pc, #52]	; (8012f24 <__smakebuf_r+0x7c>)
 8012eee:	62b3      	str	r3, [r6, #40]	; 0x28
 8012ef0:	89a3      	ldrh	r3, [r4, #12]
 8012ef2:	6020      	str	r0, [r4, #0]
 8012ef4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012ef8:	81a3      	strh	r3, [r4, #12]
 8012efa:	9b00      	ldr	r3, [sp, #0]
 8012efc:	6163      	str	r3, [r4, #20]
 8012efe:	9b01      	ldr	r3, [sp, #4]
 8012f00:	6120      	str	r0, [r4, #16]
 8012f02:	b15b      	cbz	r3, 8012f1c <__smakebuf_r+0x74>
 8012f04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012f08:	4630      	mov	r0, r6
 8012f0a:	f001 fbc7 	bl	801469c <_isatty_r>
 8012f0e:	b128      	cbz	r0, 8012f1c <__smakebuf_r+0x74>
 8012f10:	89a3      	ldrh	r3, [r4, #12]
 8012f12:	f023 0303 	bic.w	r3, r3, #3
 8012f16:	f043 0301 	orr.w	r3, r3, #1
 8012f1a:	81a3      	strh	r3, [r4, #12]
 8012f1c:	89a3      	ldrh	r3, [r4, #12]
 8012f1e:	431d      	orrs	r5, r3
 8012f20:	81a5      	strh	r5, [r4, #12]
 8012f22:	e7cd      	b.n	8012ec0 <__smakebuf_r+0x18>
 8012f24:	08012661 	.word	0x08012661

08012f28 <malloc>:
 8012f28:	4b02      	ldr	r3, [pc, #8]	; (8012f34 <malloc+0xc>)
 8012f2a:	4601      	mov	r1, r0
 8012f2c:	6818      	ldr	r0, [r3, #0]
 8012f2e:	f000 bc7b 	b.w	8013828 <_malloc_r>
 8012f32:	bf00      	nop
 8012f34:	2000000c 	.word	0x2000000c

08012f38 <__ascii_mbtowc>:
 8012f38:	b082      	sub	sp, #8
 8012f3a:	b901      	cbnz	r1, 8012f3e <__ascii_mbtowc+0x6>
 8012f3c:	a901      	add	r1, sp, #4
 8012f3e:	b142      	cbz	r2, 8012f52 <__ascii_mbtowc+0x1a>
 8012f40:	b14b      	cbz	r3, 8012f56 <__ascii_mbtowc+0x1e>
 8012f42:	7813      	ldrb	r3, [r2, #0]
 8012f44:	600b      	str	r3, [r1, #0]
 8012f46:	7812      	ldrb	r2, [r2, #0]
 8012f48:	1c10      	adds	r0, r2, #0
 8012f4a:	bf18      	it	ne
 8012f4c:	2001      	movne	r0, #1
 8012f4e:	b002      	add	sp, #8
 8012f50:	4770      	bx	lr
 8012f52:	4610      	mov	r0, r2
 8012f54:	e7fb      	b.n	8012f4e <__ascii_mbtowc+0x16>
 8012f56:	f06f 0001 	mvn.w	r0, #1
 8012f5a:	e7f8      	b.n	8012f4e <__ascii_mbtowc+0x16>

08012f5c <memcpy>:
 8012f5c:	b510      	push	{r4, lr}
 8012f5e:	1e43      	subs	r3, r0, #1
 8012f60:	440a      	add	r2, r1
 8012f62:	4291      	cmp	r1, r2
 8012f64:	d100      	bne.n	8012f68 <memcpy+0xc>
 8012f66:	bd10      	pop	{r4, pc}
 8012f68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012f6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012f70:	e7f7      	b.n	8012f62 <memcpy+0x6>

08012f72 <_Balloc>:
 8012f72:	b570      	push	{r4, r5, r6, lr}
 8012f74:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012f76:	4604      	mov	r4, r0
 8012f78:	460e      	mov	r6, r1
 8012f7a:	b93d      	cbnz	r5, 8012f8c <_Balloc+0x1a>
 8012f7c:	2010      	movs	r0, #16
 8012f7e:	f7ff ffd3 	bl	8012f28 <malloc>
 8012f82:	6260      	str	r0, [r4, #36]	; 0x24
 8012f84:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012f88:	6005      	str	r5, [r0, #0]
 8012f8a:	60c5      	str	r5, [r0, #12]
 8012f8c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8012f8e:	68eb      	ldr	r3, [r5, #12]
 8012f90:	b183      	cbz	r3, 8012fb4 <_Balloc+0x42>
 8012f92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012f94:	68db      	ldr	r3, [r3, #12]
 8012f96:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012f9a:	b9b8      	cbnz	r0, 8012fcc <_Balloc+0x5a>
 8012f9c:	2101      	movs	r1, #1
 8012f9e:	fa01 f506 	lsl.w	r5, r1, r6
 8012fa2:	1d6a      	adds	r2, r5, #5
 8012fa4:	0092      	lsls	r2, r2, #2
 8012fa6:	4620      	mov	r0, r4
 8012fa8:	f000 fbe1 	bl	801376e <_calloc_r>
 8012fac:	b160      	cbz	r0, 8012fc8 <_Balloc+0x56>
 8012fae:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8012fb2:	e00e      	b.n	8012fd2 <_Balloc+0x60>
 8012fb4:	2221      	movs	r2, #33	; 0x21
 8012fb6:	2104      	movs	r1, #4
 8012fb8:	4620      	mov	r0, r4
 8012fba:	f000 fbd8 	bl	801376e <_calloc_r>
 8012fbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012fc0:	60e8      	str	r0, [r5, #12]
 8012fc2:	68db      	ldr	r3, [r3, #12]
 8012fc4:	2b00      	cmp	r3, #0
 8012fc6:	d1e4      	bne.n	8012f92 <_Balloc+0x20>
 8012fc8:	2000      	movs	r0, #0
 8012fca:	bd70      	pop	{r4, r5, r6, pc}
 8012fcc:	6802      	ldr	r2, [r0, #0]
 8012fce:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8012fd2:	2300      	movs	r3, #0
 8012fd4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012fd8:	e7f7      	b.n	8012fca <_Balloc+0x58>

08012fda <_Bfree>:
 8012fda:	b570      	push	{r4, r5, r6, lr}
 8012fdc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8012fde:	4606      	mov	r6, r0
 8012fe0:	460d      	mov	r5, r1
 8012fe2:	b93c      	cbnz	r4, 8012ff4 <_Bfree+0x1a>
 8012fe4:	2010      	movs	r0, #16
 8012fe6:	f7ff ff9f 	bl	8012f28 <malloc>
 8012fea:	6270      	str	r0, [r6, #36]	; 0x24
 8012fec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012ff0:	6004      	str	r4, [r0, #0]
 8012ff2:	60c4      	str	r4, [r0, #12]
 8012ff4:	b13d      	cbz	r5, 8013006 <_Bfree+0x2c>
 8012ff6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8012ff8:	686a      	ldr	r2, [r5, #4]
 8012ffa:	68db      	ldr	r3, [r3, #12]
 8012ffc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013000:	6029      	str	r1, [r5, #0]
 8013002:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8013006:	bd70      	pop	{r4, r5, r6, pc}

08013008 <__multadd>:
 8013008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801300c:	690d      	ldr	r5, [r1, #16]
 801300e:	461f      	mov	r7, r3
 8013010:	4606      	mov	r6, r0
 8013012:	460c      	mov	r4, r1
 8013014:	f101 0c14 	add.w	ip, r1, #20
 8013018:	2300      	movs	r3, #0
 801301a:	f8dc 0000 	ldr.w	r0, [ip]
 801301e:	b281      	uxth	r1, r0
 8013020:	fb02 7101 	mla	r1, r2, r1, r7
 8013024:	0c0f      	lsrs	r7, r1, #16
 8013026:	0c00      	lsrs	r0, r0, #16
 8013028:	fb02 7000 	mla	r0, r2, r0, r7
 801302c:	b289      	uxth	r1, r1
 801302e:	3301      	adds	r3, #1
 8013030:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8013034:	429d      	cmp	r5, r3
 8013036:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801303a:	f84c 1b04 	str.w	r1, [ip], #4
 801303e:	dcec      	bgt.n	801301a <__multadd+0x12>
 8013040:	b1d7      	cbz	r7, 8013078 <__multadd+0x70>
 8013042:	68a3      	ldr	r3, [r4, #8]
 8013044:	42ab      	cmp	r3, r5
 8013046:	dc12      	bgt.n	801306e <__multadd+0x66>
 8013048:	6861      	ldr	r1, [r4, #4]
 801304a:	4630      	mov	r0, r6
 801304c:	3101      	adds	r1, #1
 801304e:	f7ff ff90 	bl	8012f72 <_Balloc>
 8013052:	6922      	ldr	r2, [r4, #16]
 8013054:	3202      	adds	r2, #2
 8013056:	f104 010c 	add.w	r1, r4, #12
 801305a:	4680      	mov	r8, r0
 801305c:	0092      	lsls	r2, r2, #2
 801305e:	300c      	adds	r0, #12
 8013060:	f7ff ff7c 	bl	8012f5c <memcpy>
 8013064:	4621      	mov	r1, r4
 8013066:	4630      	mov	r0, r6
 8013068:	f7ff ffb7 	bl	8012fda <_Bfree>
 801306c:	4644      	mov	r4, r8
 801306e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013072:	3501      	adds	r5, #1
 8013074:	615f      	str	r7, [r3, #20]
 8013076:	6125      	str	r5, [r4, #16]
 8013078:	4620      	mov	r0, r4
 801307a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801307e <__s2b>:
 801307e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013082:	460c      	mov	r4, r1
 8013084:	4615      	mov	r5, r2
 8013086:	461f      	mov	r7, r3
 8013088:	2209      	movs	r2, #9
 801308a:	3308      	adds	r3, #8
 801308c:	4606      	mov	r6, r0
 801308e:	fb93 f3f2 	sdiv	r3, r3, r2
 8013092:	2100      	movs	r1, #0
 8013094:	2201      	movs	r2, #1
 8013096:	429a      	cmp	r2, r3
 8013098:	db20      	blt.n	80130dc <__s2b+0x5e>
 801309a:	4630      	mov	r0, r6
 801309c:	f7ff ff69 	bl	8012f72 <_Balloc>
 80130a0:	9b08      	ldr	r3, [sp, #32]
 80130a2:	6143      	str	r3, [r0, #20]
 80130a4:	2d09      	cmp	r5, #9
 80130a6:	f04f 0301 	mov.w	r3, #1
 80130aa:	6103      	str	r3, [r0, #16]
 80130ac:	dd19      	ble.n	80130e2 <__s2b+0x64>
 80130ae:	f104 0809 	add.w	r8, r4, #9
 80130b2:	46c1      	mov	r9, r8
 80130b4:	442c      	add	r4, r5
 80130b6:	f819 3b01 	ldrb.w	r3, [r9], #1
 80130ba:	4601      	mov	r1, r0
 80130bc:	3b30      	subs	r3, #48	; 0x30
 80130be:	220a      	movs	r2, #10
 80130c0:	4630      	mov	r0, r6
 80130c2:	f7ff ffa1 	bl	8013008 <__multadd>
 80130c6:	45a1      	cmp	r9, r4
 80130c8:	d1f5      	bne.n	80130b6 <__s2b+0x38>
 80130ca:	eb08 0405 	add.w	r4, r8, r5
 80130ce:	3c08      	subs	r4, #8
 80130d0:	1b2d      	subs	r5, r5, r4
 80130d2:	1963      	adds	r3, r4, r5
 80130d4:	42bb      	cmp	r3, r7
 80130d6:	db07      	blt.n	80130e8 <__s2b+0x6a>
 80130d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80130dc:	0052      	lsls	r2, r2, #1
 80130de:	3101      	adds	r1, #1
 80130e0:	e7d9      	b.n	8013096 <__s2b+0x18>
 80130e2:	340a      	adds	r4, #10
 80130e4:	2509      	movs	r5, #9
 80130e6:	e7f3      	b.n	80130d0 <__s2b+0x52>
 80130e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80130ec:	4601      	mov	r1, r0
 80130ee:	3b30      	subs	r3, #48	; 0x30
 80130f0:	220a      	movs	r2, #10
 80130f2:	4630      	mov	r0, r6
 80130f4:	f7ff ff88 	bl	8013008 <__multadd>
 80130f8:	e7eb      	b.n	80130d2 <__s2b+0x54>

080130fa <__hi0bits>:
 80130fa:	0c02      	lsrs	r2, r0, #16
 80130fc:	0412      	lsls	r2, r2, #16
 80130fe:	4603      	mov	r3, r0
 8013100:	b9b2      	cbnz	r2, 8013130 <__hi0bits+0x36>
 8013102:	0403      	lsls	r3, r0, #16
 8013104:	2010      	movs	r0, #16
 8013106:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801310a:	bf04      	itt	eq
 801310c:	021b      	lsleq	r3, r3, #8
 801310e:	3008      	addeq	r0, #8
 8013110:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8013114:	bf04      	itt	eq
 8013116:	011b      	lsleq	r3, r3, #4
 8013118:	3004      	addeq	r0, #4
 801311a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801311e:	bf04      	itt	eq
 8013120:	009b      	lsleq	r3, r3, #2
 8013122:	3002      	addeq	r0, #2
 8013124:	2b00      	cmp	r3, #0
 8013126:	db06      	blt.n	8013136 <__hi0bits+0x3c>
 8013128:	005b      	lsls	r3, r3, #1
 801312a:	d503      	bpl.n	8013134 <__hi0bits+0x3a>
 801312c:	3001      	adds	r0, #1
 801312e:	4770      	bx	lr
 8013130:	2000      	movs	r0, #0
 8013132:	e7e8      	b.n	8013106 <__hi0bits+0xc>
 8013134:	2020      	movs	r0, #32
 8013136:	4770      	bx	lr

08013138 <__lo0bits>:
 8013138:	6803      	ldr	r3, [r0, #0]
 801313a:	f013 0207 	ands.w	r2, r3, #7
 801313e:	4601      	mov	r1, r0
 8013140:	d00b      	beq.n	801315a <__lo0bits+0x22>
 8013142:	07da      	lsls	r2, r3, #31
 8013144:	d423      	bmi.n	801318e <__lo0bits+0x56>
 8013146:	0798      	lsls	r0, r3, #30
 8013148:	bf49      	itett	mi
 801314a:	085b      	lsrmi	r3, r3, #1
 801314c:	089b      	lsrpl	r3, r3, #2
 801314e:	2001      	movmi	r0, #1
 8013150:	600b      	strmi	r3, [r1, #0]
 8013152:	bf5c      	itt	pl
 8013154:	600b      	strpl	r3, [r1, #0]
 8013156:	2002      	movpl	r0, #2
 8013158:	4770      	bx	lr
 801315a:	b298      	uxth	r0, r3
 801315c:	b9a8      	cbnz	r0, 801318a <__lo0bits+0x52>
 801315e:	0c1b      	lsrs	r3, r3, #16
 8013160:	2010      	movs	r0, #16
 8013162:	f013 0fff 	tst.w	r3, #255	; 0xff
 8013166:	bf04      	itt	eq
 8013168:	0a1b      	lsreq	r3, r3, #8
 801316a:	3008      	addeq	r0, #8
 801316c:	071a      	lsls	r2, r3, #28
 801316e:	bf04      	itt	eq
 8013170:	091b      	lsreq	r3, r3, #4
 8013172:	3004      	addeq	r0, #4
 8013174:	079a      	lsls	r2, r3, #30
 8013176:	bf04      	itt	eq
 8013178:	089b      	lsreq	r3, r3, #2
 801317a:	3002      	addeq	r0, #2
 801317c:	07da      	lsls	r2, r3, #31
 801317e:	d402      	bmi.n	8013186 <__lo0bits+0x4e>
 8013180:	085b      	lsrs	r3, r3, #1
 8013182:	d006      	beq.n	8013192 <__lo0bits+0x5a>
 8013184:	3001      	adds	r0, #1
 8013186:	600b      	str	r3, [r1, #0]
 8013188:	4770      	bx	lr
 801318a:	4610      	mov	r0, r2
 801318c:	e7e9      	b.n	8013162 <__lo0bits+0x2a>
 801318e:	2000      	movs	r0, #0
 8013190:	4770      	bx	lr
 8013192:	2020      	movs	r0, #32
 8013194:	4770      	bx	lr

08013196 <__i2b>:
 8013196:	b510      	push	{r4, lr}
 8013198:	460c      	mov	r4, r1
 801319a:	2101      	movs	r1, #1
 801319c:	f7ff fee9 	bl	8012f72 <_Balloc>
 80131a0:	2201      	movs	r2, #1
 80131a2:	6144      	str	r4, [r0, #20]
 80131a4:	6102      	str	r2, [r0, #16]
 80131a6:	bd10      	pop	{r4, pc}

080131a8 <__multiply>:
 80131a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131ac:	4614      	mov	r4, r2
 80131ae:	690a      	ldr	r2, [r1, #16]
 80131b0:	6923      	ldr	r3, [r4, #16]
 80131b2:	429a      	cmp	r2, r3
 80131b4:	bfb8      	it	lt
 80131b6:	460b      	movlt	r3, r1
 80131b8:	4688      	mov	r8, r1
 80131ba:	bfbc      	itt	lt
 80131bc:	46a0      	movlt	r8, r4
 80131be:	461c      	movlt	r4, r3
 80131c0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80131c4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80131c8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80131cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80131d0:	eb07 0609 	add.w	r6, r7, r9
 80131d4:	42b3      	cmp	r3, r6
 80131d6:	bfb8      	it	lt
 80131d8:	3101      	addlt	r1, #1
 80131da:	f7ff feca 	bl	8012f72 <_Balloc>
 80131de:	f100 0514 	add.w	r5, r0, #20
 80131e2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80131e6:	462b      	mov	r3, r5
 80131e8:	2200      	movs	r2, #0
 80131ea:	4573      	cmp	r3, lr
 80131ec:	d316      	bcc.n	801321c <__multiply+0x74>
 80131ee:	f104 0214 	add.w	r2, r4, #20
 80131f2:	f108 0114 	add.w	r1, r8, #20
 80131f6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80131fa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80131fe:	9300      	str	r3, [sp, #0]
 8013200:	9b00      	ldr	r3, [sp, #0]
 8013202:	9201      	str	r2, [sp, #4]
 8013204:	4293      	cmp	r3, r2
 8013206:	d80c      	bhi.n	8013222 <__multiply+0x7a>
 8013208:	2e00      	cmp	r6, #0
 801320a:	dd03      	ble.n	8013214 <__multiply+0x6c>
 801320c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013210:	2b00      	cmp	r3, #0
 8013212:	d05d      	beq.n	80132d0 <__multiply+0x128>
 8013214:	6106      	str	r6, [r0, #16]
 8013216:	b003      	add	sp, #12
 8013218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801321c:	f843 2b04 	str.w	r2, [r3], #4
 8013220:	e7e3      	b.n	80131ea <__multiply+0x42>
 8013222:	f8b2 b000 	ldrh.w	fp, [r2]
 8013226:	f1bb 0f00 	cmp.w	fp, #0
 801322a:	d023      	beq.n	8013274 <__multiply+0xcc>
 801322c:	4689      	mov	r9, r1
 801322e:	46ac      	mov	ip, r5
 8013230:	f04f 0800 	mov.w	r8, #0
 8013234:	f859 4b04 	ldr.w	r4, [r9], #4
 8013238:	f8dc a000 	ldr.w	sl, [ip]
 801323c:	b2a3      	uxth	r3, r4
 801323e:	fa1f fa8a 	uxth.w	sl, sl
 8013242:	fb0b a303 	mla	r3, fp, r3, sl
 8013246:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801324a:	f8dc 4000 	ldr.w	r4, [ip]
 801324e:	4443      	add	r3, r8
 8013250:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8013254:	fb0b 840a 	mla	r4, fp, sl, r8
 8013258:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801325c:	46e2      	mov	sl, ip
 801325e:	b29b      	uxth	r3, r3
 8013260:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8013264:	454f      	cmp	r7, r9
 8013266:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801326a:	f84a 3b04 	str.w	r3, [sl], #4
 801326e:	d82b      	bhi.n	80132c8 <__multiply+0x120>
 8013270:	f8cc 8004 	str.w	r8, [ip, #4]
 8013274:	9b01      	ldr	r3, [sp, #4]
 8013276:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801327a:	3204      	adds	r2, #4
 801327c:	f1ba 0f00 	cmp.w	sl, #0
 8013280:	d020      	beq.n	80132c4 <__multiply+0x11c>
 8013282:	682b      	ldr	r3, [r5, #0]
 8013284:	4689      	mov	r9, r1
 8013286:	46a8      	mov	r8, r5
 8013288:	f04f 0b00 	mov.w	fp, #0
 801328c:	f8b9 c000 	ldrh.w	ip, [r9]
 8013290:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8013294:	fb0a 440c 	mla	r4, sl, ip, r4
 8013298:	445c      	add	r4, fp
 801329a:	46c4      	mov	ip, r8
 801329c:	b29b      	uxth	r3, r3
 801329e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80132a2:	f84c 3b04 	str.w	r3, [ip], #4
 80132a6:	f859 3b04 	ldr.w	r3, [r9], #4
 80132aa:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80132ae:	0c1b      	lsrs	r3, r3, #16
 80132b0:	fb0a b303 	mla	r3, sl, r3, fp
 80132b4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80132b8:	454f      	cmp	r7, r9
 80132ba:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80132be:	d805      	bhi.n	80132cc <__multiply+0x124>
 80132c0:	f8c8 3004 	str.w	r3, [r8, #4]
 80132c4:	3504      	adds	r5, #4
 80132c6:	e79b      	b.n	8013200 <__multiply+0x58>
 80132c8:	46d4      	mov	ip, sl
 80132ca:	e7b3      	b.n	8013234 <__multiply+0x8c>
 80132cc:	46e0      	mov	r8, ip
 80132ce:	e7dd      	b.n	801328c <__multiply+0xe4>
 80132d0:	3e01      	subs	r6, #1
 80132d2:	e799      	b.n	8013208 <__multiply+0x60>

080132d4 <__pow5mult>:
 80132d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80132d8:	4615      	mov	r5, r2
 80132da:	f012 0203 	ands.w	r2, r2, #3
 80132de:	4606      	mov	r6, r0
 80132e0:	460f      	mov	r7, r1
 80132e2:	d007      	beq.n	80132f4 <__pow5mult+0x20>
 80132e4:	3a01      	subs	r2, #1
 80132e6:	4c21      	ldr	r4, [pc, #132]	; (801336c <__pow5mult+0x98>)
 80132e8:	2300      	movs	r3, #0
 80132ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80132ee:	f7ff fe8b 	bl	8013008 <__multadd>
 80132f2:	4607      	mov	r7, r0
 80132f4:	10ad      	asrs	r5, r5, #2
 80132f6:	d035      	beq.n	8013364 <__pow5mult+0x90>
 80132f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80132fa:	b93c      	cbnz	r4, 801330c <__pow5mult+0x38>
 80132fc:	2010      	movs	r0, #16
 80132fe:	f7ff fe13 	bl	8012f28 <malloc>
 8013302:	6270      	str	r0, [r6, #36]	; 0x24
 8013304:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013308:	6004      	str	r4, [r0, #0]
 801330a:	60c4      	str	r4, [r0, #12]
 801330c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013310:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013314:	b94c      	cbnz	r4, 801332a <__pow5mult+0x56>
 8013316:	f240 2171 	movw	r1, #625	; 0x271
 801331a:	4630      	mov	r0, r6
 801331c:	f7ff ff3b 	bl	8013196 <__i2b>
 8013320:	2300      	movs	r3, #0
 8013322:	f8c8 0008 	str.w	r0, [r8, #8]
 8013326:	4604      	mov	r4, r0
 8013328:	6003      	str	r3, [r0, #0]
 801332a:	f04f 0800 	mov.w	r8, #0
 801332e:	07eb      	lsls	r3, r5, #31
 8013330:	d50a      	bpl.n	8013348 <__pow5mult+0x74>
 8013332:	4639      	mov	r1, r7
 8013334:	4622      	mov	r2, r4
 8013336:	4630      	mov	r0, r6
 8013338:	f7ff ff36 	bl	80131a8 <__multiply>
 801333c:	4639      	mov	r1, r7
 801333e:	4681      	mov	r9, r0
 8013340:	4630      	mov	r0, r6
 8013342:	f7ff fe4a 	bl	8012fda <_Bfree>
 8013346:	464f      	mov	r7, r9
 8013348:	106d      	asrs	r5, r5, #1
 801334a:	d00b      	beq.n	8013364 <__pow5mult+0x90>
 801334c:	6820      	ldr	r0, [r4, #0]
 801334e:	b938      	cbnz	r0, 8013360 <__pow5mult+0x8c>
 8013350:	4622      	mov	r2, r4
 8013352:	4621      	mov	r1, r4
 8013354:	4630      	mov	r0, r6
 8013356:	f7ff ff27 	bl	80131a8 <__multiply>
 801335a:	6020      	str	r0, [r4, #0]
 801335c:	f8c0 8000 	str.w	r8, [r0]
 8013360:	4604      	mov	r4, r0
 8013362:	e7e4      	b.n	801332e <__pow5mult+0x5a>
 8013364:	4638      	mov	r0, r7
 8013366:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801336a:	bf00      	nop
 801336c:	08014ed8 	.word	0x08014ed8

08013370 <__lshift>:
 8013370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013374:	460c      	mov	r4, r1
 8013376:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801337a:	6923      	ldr	r3, [r4, #16]
 801337c:	6849      	ldr	r1, [r1, #4]
 801337e:	eb0a 0903 	add.w	r9, sl, r3
 8013382:	68a3      	ldr	r3, [r4, #8]
 8013384:	4607      	mov	r7, r0
 8013386:	4616      	mov	r6, r2
 8013388:	f109 0501 	add.w	r5, r9, #1
 801338c:	42ab      	cmp	r3, r5
 801338e:	db32      	blt.n	80133f6 <__lshift+0x86>
 8013390:	4638      	mov	r0, r7
 8013392:	f7ff fdee 	bl	8012f72 <_Balloc>
 8013396:	2300      	movs	r3, #0
 8013398:	4680      	mov	r8, r0
 801339a:	f100 0114 	add.w	r1, r0, #20
 801339e:	461a      	mov	r2, r3
 80133a0:	4553      	cmp	r3, sl
 80133a2:	db2b      	blt.n	80133fc <__lshift+0x8c>
 80133a4:	6920      	ldr	r0, [r4, #16]
 80133a6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80133aa:	f104 0314 	add.w	r3, r4, #20
 80133ae:	f016 021f 	ands.w	r2, r6, #31
 80133b2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80133b6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80133ba:	d025      	beq.n	8013408 <__lshift+0x98>
 80133bc:	f1c2 0e20 	rsb	lr, r2, #32
 80133c0:	2000      	movs	r0, #0
 80133c2:	681e      	ldr	r6, [r3, #0]
 80133c4:	468a      	mov	sl, r1
 80133c6:	4096      	lsls	r6, r2
 80133c8:	4330      	orrs	r0, r6
 80133ca:	f84a 0b04 	str.w	r0, [sl], #4
 80133ce:	f853 0b04 	ldr.w	r0, [r3], #4
 80133d2:	459c      	cmp	ip, r3
 80133d4:	fa20 f00e 	lsr.w	r0, r0, lr
 80133d8:	d814      	bhi.n	8013404 <__lshift+0x94>
 80133da:	6048      	str	r0, [r1, #4]
 80133dc:	b108      	cbz	r0, 80133e2 <__lshift+0x72>
 80133de:	f109 0502 	add.w	r5, r9, #2
 80133e2:	3d01      	subs	r5, #1
 80133e4:	4638      	mov	r0, r7
 80133e6:	f8c8 5010 	str.w	r5, [r8, #16]
 80133ea:	4621      	mov	r1, r4
 80133ec:	f7ff fdf5 	bl	8012fda <_Bfree>
 80133f0:	4640      	mov	r0, r8
 80133f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80133f6:	3101      	adds	r1, #1
 80133f8:	005b      	lsls	r3, r3, #1
 80133fa:	e7c7      	b.n	801338c <__lshift+0x1c>
 80133fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8013400:	3301      	adds	r3, #1
 8013402:	e7cd      	b.n	80133a0 <__lshift+0x30>
 8013404:	4651      	mov	r1, sl
 8013406:	e7dc      	b.n	80133c2 <__lshift+0x52>
 8013408:	3904      	subs	r1, #4
 801340a:	f853 2b04 	ldr.w	r2, [r3], #4
 801340e:	f841 2f04 	str.w	r2, [r1, #4]!
 8013412:	459c      	cmp	ip, r3
 8013414:	d8f9      	bhi.n	801340a <__lshift+0x9a>
 8013416:	e7e4      	b.n	80133e2 <__lshift+0x72>

08013418 <__mcmp>:
 8013418:	6903      	ldr	r3, [r0, #16]
 801341a:	690a      	ldr	r2, [r1, #16]
 801341c:	1a9b      	subs	r3, r3, r2
 801341e:	b530      	push	{r4, r5, lr}
 8013420:	d10c      	bne.n	801343c <__mcmp+0x24>
 8013422:	0092      	lsls	r2, r2, #2
 8013424:	3014      	adds	r0, #20
 8013426:	3114      	adds	r1, #20
 8013428:	1884      	adds	r4, r0, r2
 801342a:	4411      	add	r1, r2
 801342c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013430:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013434:	4295      	cmp	r5, r2
 8013436:	d003      	beq.n	8013440 <__mcmp+0x28>
 8013438:	d305      	bcc.n	8013446 <__mcmp+0x2e>
 801343a:	2301      	movs	r3, #1
 801343c:	4618      	mov	r0, r3
 801343e:	bd30      	pop	{r4, r5, pc}
 8013440:	42a0      	cmp	r0, r4
 8013442:	d3f3      	bcc.n	801342c <__mcmp+0x14>
 8013444:	e7fa      	b.n	801343c <__mcmp+0x24>
 8013446:	f04f 33ff 	mov.w	r3, #4294967295
 801344a:	e7f7      	b.n	801343c <__mcmp+0x24>

0801344c <__mdiff>:
 801344c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013450:	460d      	mov	r5, r1
 8013452:	4607      	mov	r7, r0
 8013454:	4611      	mov	r1, r2
 8013456:	4628      	mov	r0, r5
 8013458:	4614      	mov	r4, r2
 801345a:	f7ff ffdd 	bl	8013418 <__mcmp>
 801345e:	1e06      	subs	r6, r0, #0
 8013460:	d108      	bne.n	8013474 <__mdiff+0x28>
 8013462:	4631      	mov	r1, r6
 8013464:	4638      	mov	r0, r7
 8013466:	f7ff fd84 	bl	8012f72 <_Balloc>
 801346a:	2301      	movs	r3, #1
 801346c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8013470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013474:	bfa4      	itt	ge
 8013476:	4623      	movge	r3, r4
 8013478:	462c      	movge	r4, r5
 801347a:	4638      	mov	r0, r7
 801347c:	6861      	ldr	r1, [r4, #4]
 801347e:	bfa6      	itte	ge
 8013480:	461d      	movge	r5, r3
 8013482:	2600      	movge	r6, #0
 8013484:	2601      	movlt	r6, #1
 8013486:	f7ff fd74 	bl	8012f72 <_Balloc>
 801348a:	692b      	ldr	r3, [r5, #16]
 801348c:	60c6      	str	r6, [r0, #12]
 801348e:	6926      	ldr	r6, [r4, #16]
 8013490:	f105 0914 	add.w	r9, r5, #20
 8013494:	f104 0214 	add.w	r2, r4, #20
 8013498:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801349c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80134a0:	f100 0514 	add.w	r5, r0, #20
 80134a4:	f04f 0e00 	mov.w	lr, #0
 80134a8:	f852 ab04 	ldr.w	sl, [r2], #4
 80134ac:	f859 4b04 	ldr.w	r4, [r9], #4
 80134b0:	fa1e f18a 	uxtah	r1, lr, sl
 80134b4:	b2a3      	uxth	r3, r4
 80134b6:	1ac9      	subs	r1, r1, r3
 80134b8:	0c23      	lsrs	r3, r4, #16
 80134ba:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80134be:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80134c2:	b289      	uxth	r1, r1
 80134c4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80134c8:	45c8      	cmp	r8, r9
 80134ca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80134ce:	4694      	mov	ip, r2
 80134d0:	f845 3b04 	str.w	r3, [r5], #4
 80134d4:	d8e8      	bhi.n	80134a8 <__mdiff+0x5c>
 80134d6:	45bc      	cmp	ip, r7
 80134d8:	d304      	bcc.n	80134e4 <__mdiff+0x98>
 80134da:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80134de:	b183      	cbz	r3, 8013502 <__mdiff+0xb6>
 80134e0:	6106      	str	r6, [r0, #16]
 80134e2:	e7c5      	b.n	8013470 <__mdiff+0x24>
 80134e4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80134e8:	fa1e f381 	uxtah	r3, lr, r1
 80134ec:	141a      	asrs	r2, r3, #16
 80134ee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80134f2:	b29b      	uxth	r3, r3
 80134f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80134f8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80134fc:	f845 3b04 	str.w	r3, [r5], #4
 8013500:	e7e9      	b.n	80134d6 <__mdiff+0x8a>
 8013502:	3e01      	subs	r6, #1
 8013504:	e7e9      	b.n	80134da <__mdiff+0x8e>
	...

08013508 <__ulp>:
 8013508:	4b12      	ldr	r3, [pc, #72]	; (8013554 <__ulp+0x4c>)
 801350a:	ee10 2a90 	vmov	r2, s1
 801350e:	401a      	ands	r2, r3
 8013510:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8013514:	2b00      	cmp	r3, #0
 8013516:	dd04      	ble.n	8013522 <__ulp+0x1a>
 8013518:	2000      	movs	r0, #0
 801351a:	4619      	mov	r1, r3
 801351c:	ec41 0b10 	vmov	d0, r0, r1
 8013520:	4770      	bx	lr
 8013522:	425b      	negs	r3, r3
 8013524:	151b      	asrs	r3, r3, #20
 8013526:	2b13      	cmp	r3, #19
 8013528:	f04f 0000 	mov.w	r0, #0
 801352c:	f04f 0100 	mov.w	r1, #0
 8013530:	dc04      	bgt.n	801353c <__ulp+0x34>
 8013532:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8013536:	fa42 f103 	asr.w	r1, r2, r3
 801353a:	e7ef      	b.n	801351c <__ulp+0x14>
 801353c:	3b14      	subs	r3, #20
 801353e:	2b1e      	cmp	r3, #30
 8013540:	f04f 0201 	mov.w	r2, #1
 8013544:	bfda      	itte	le
 8013546:	f1c3 031f 	rsble	r3, r3, #31
 801354a:	fa02 f303 	lslle.w	r3, r2, r3
 801354e:	4613      	movgt	r3, r2
 8013550:	4618      	mov	r0, r3
 8013552:	e7e3      	b.n	801351c <__ulp+0x14>
 8013554:	7ff00000 	.word	0x7ff00000

08013558 <__b2d>:
 8013558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801355a:	6905      	ldr	r5, [r0, #16]
 801355c:	f100 0714 	add.w	r7, r0, #20
 8013560:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8013564:	1f2e      	subs	r6, r5, #4
 8013566:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801356a:	4620      	mov	r0, r4
 801356c:	f7ff fdc5 	bl	80130fa <__hi0bits>
 8013570:	f1c0 0320 	rsb	r3, r0, #32
 8013574:	280a      	cmp	r0, #10
 8013576:	600b      	str	r3, [r1, #0]
 8013578:	f8df c074 	ldr.w	ip, [pc, #116]	; 80135f0 <__b2d+0x98>
 801357c:	dc14      	bgt.n	80135a8 <__b2d+0x50>
 801357e:	f1c0 0e0b 	rsb	lr, r0, #11
 8013582:	fa24 f10e 	lsr.w	r1, r4, lr
 8013586:	42b7      	cmp	r7, r6
 8013588:	ea41 030c 	orr.w	r3, r1, ip
 801358c:	bf34      	ite	cc
 801358e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8013592:	2100      	movcs	r1, #0
 8013594:	3015      	adds	r0, #21
 8013596:	fa04 f000 	lsl.w	r0, r4, r0
 801359a:	fa21 f10e 	lsr.w	r1, r1, lr
 801359e:	ea40 0201 	orr.w	r2, r0, r1
 80135a2:	ec43 2b10 	vmov	d0, r2, r3
 80135a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80135a8:	42b7      	cmp	r7, r6
 80135aa:	bf3a      	itte	cc
 80135ac:	f1a5 0608 	subcc.w	r6, r5, #8
 80135b0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80135b4:	2100      	movcs	r1, #0
 80135b6:	380b      	subs	r0, #11
 80135b8:	d015      	beq.n	80135e6 <__b2d+0x8e>
 80135ba:	4084      	lsls	r4, r0
 80135bc:	f1c0 0520 	rsb	r5, r0, #32
 80135c0:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80135c4:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80135c8:	42be      	cmp	r6, r7
 80135ca:	fa21 fc05 	lsr.w	ip, r1, r5
 80135ce:	ea44 030c 	orr.w	r3, r4, ip
 80135d2:	bf8c      	ite	hi
 80135d4:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80135d8:	2400      	movls	r4, #0
 80135da:	fa01 f000 	lsl.w	r0, r1, r0
 80135de:	40ec      	lsrs	r4, r5
 80135e0:	ea40 0204 	orr.w	r2, r0, r4
 80135e4:	e7dd      	b.n	80135a2 <__b2d+0x4a>
 80135e6:	ea44 030c 	orr.w	r3, r4, ip
 80135ea:	460a      	mov	r2, r1
 80135ec:	e7d9      	b.n	80135a2 <__b2d+0x4a>
 80135ee:	bf00      	nop
 80135f0:	3ff00000 	.word	0x3ff00000

080135f4 <__d2b>:
 80135f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80135f8:	460e      	mov	r6, r1
 80135fa:	2101      	movs	r1, #1
 80135fc:	ec59 8b10 	vmov	r8, r9, d0
 8013600:	4615      	mov	r5, r2
 8013602:	f7ff fcb6 	bl	8012f72 <_Balloc>
 8013606:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801360a:	4607      	mov	r7, r0
 801360c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013610:	bb34      	cbnz	r4, 8013660 <__d2b+0x6c>
 8013612:	9301      	str	r3, [sp, #4]
 8013614:	f1b8 0300 	subs.w	r3, r8, #0
 8013618:	d027      	beq.n	801366a <__d2b+0x76>
 801361a:	a802      	add	r0, sp, #8
 801361c:	f840 3d08 	str.w	r3, [r0, #-8]!
 8013620:	f7ff fd8a 	bl	8013138 <__lo0bits>
 8013624:	9900      	ldr	r1, [sp, #0]
 8013626:	b1f0      	cbz	r0, 8013666 <__d2b+0x72>
 8013628:	9a01      	ldr	r2, [sp, #4]
 801362a:	f1c0 0320 	rsb	r3, r0, #32
 801362e:	fa02 f303 	lsl.w	r3, r2, r3
 8013632:	430b      	orrs	r3, r1
 8013634:	40c2      	lsrs	r2, r0
 8013636:	617b      	str	r3, [r7, #20]
 8013638:	9201      	str	r2, [sp, #4]
 801363a:	9b01      	ldr	r3, [sp, #4]
 801363c:	61bb      	str	r3, [r7, #24]
 801363e:	2b00      	cmp	r3, #0
 8013640:	bf14      	ite	ne
 8013642:	2102      	movne	r1, #2
 8013644:	2101      	moveq	r1, #1
 8013646:	6139      	str	r1, [r7, #16]
 8013648:	b1c4      	cbz	r4, 801367c <__d2b+0x88>
 801364a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801364e:	4404      	add	r4, r0
 8013650:	6034      	str	r4, [r6, #0]
 8013652:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013656:	6028      	str	r0, [r5, #0]
 8013658:	4638      	mov	r0, r7
 801365a:	b003      	add	sp, #12
 801365c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013660:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013664:	e7d5      	b.n	8013612 <__d2b+0x1e>
 8013666:	6179      	str	r1, [r7, #20]
 8013668:	e7e7      	b.n	801363a <__d2b+0x46>
 801366a:	a801      	add	r0, sp, #4
 801366c:	f7ff fd64 	bl	8013138 <__lo0bits>
 8013670:	9b01      	ldr	r3, [sp, #4]
 8013672:	617b      	str	r3, [r7, #20]
 8013674:	2101      	movs	r1, #1
 8013676:	6139      	str	r1, [r7, #16]
 8013678:	3020      	adds	r0, #32
 801367a:	e7e5      	b.n	8013648 <__d2b+0x54>
 801367c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8013680:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013684:	6030      	str	r0, [r6, #0]
 8013686:	6918      	ldr	r0, [r3, #16]
 8013688:	f7ff fd37 	bl	80130fa <__hi0bits>
 801368c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8013690:	e7e1      	b.n	8013656 <__d2b+0x62>

08013692 <__ratio>:
 8013692:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013696:	4688      	mov	r8, r1
 8013698:	4669      	mov	r1, sp
 801369a:	4681      	mov	r9, r0
 801369c:	f7ff ff5c 	bl	8013558 <__b2d>
 80136a0:	a901      	add	r1, sp, #4
 80136a2:	4640      	mov	r0, r8
 80136a4:	ec57 6b10 	vmov	r6, r7, d0
 80136a8:	f7ff ff56 	bl	8013558 <__b2d>
 80136ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80136b0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80136b4:	eba3 0c02 	sub.w	ip, r3, r2
 80136b8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80136bc:	1a9b      	subs	r3, r3, r2
 80136be:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80136c2:	ec5b ab10 	vmov	sl, fp, d0
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	bfce      	itee	gt
 80136ca:	463a      	movgt	r2, r7
 80136cc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80136d0:	465a      	movle	r2, fp
 80136d2:	4659      	mov	r1, fp
 80136d4:	463d      	mov	r5, r7
 80136d6:	bfd4      	ite	le
 80136d8:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80136dc:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80136e0:	4630      	mov	r0, r6
 80136e2:	ee10 2a10 	vmov	r2, s0
 80136e6:	460b      	mov	r3, r1
 80136e8:	4629      	mov	r1, r5
 80136ea:	f7ed f8c7 	bl	800087c <__aeabi_ddiv>
 80136ee:	ec41 0b10 	vmov	d0, r0, r1
 80136f2:	b003      	add	sp, #12
 80136f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080136f8 <__copybits>:
 80136f8:	3901      	subs	r1, #1
 80136fa:	b510      	push	{r4, lr}
 80136fc:	1149      	asrs	r1, r1, #5
 80136fe:	6914      	ldr	r4, [r2, #16]
 8013700:	3101      	adds	r1, #1
 8013702:	f102 0314 	add.w	r3, r2, #20
 8013706:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801370a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801370e:	42a3      	cmp	r3, r4
 8013710:	4602      	mov	r2, r0
 8013712:	d303      	bcc.n	801371c <__copybits+0x24>
 8013714:	2300      	movs	r3, #0
 8013716:	428a      	cmp	r2, r1
 8013718:	d305      	bcc.n	8013726 <__copybits+0x2e>
 801371a:	bd10      	pop	{r4, pc}
 801371c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013720:	f840 2b04 	str.w	r2, [r0], #4
 8013724:	e7f3      	b.n	801370e <__copybits+0x16>
 8013726:	f842 3b04 	str.w	r3, [r2], #4
 801372a:	e7f4      	b.n	8013716 <__copybits+0x1e>

0801372c <__any_on>:
 801372c:	f100 0214 	add.w	r2, r0, #20
 8013730:	6900      	ldr	r0, [r0, #16]
 8013732:	114b      	asrs	r3, r1, #5
 8013734:	4298      	cmp	r0, r3
 8013736:	b510      	push	{r4, lr}
 8013738:	db11      	blt.n	801375e <__any_on+0x32>
 801373a:	dd0a      	ble.n	8013752 <__any_on+0x26>
 801373c:	f011 011f 	ands.w	r1, r1, #31
 8013740:	d007      	beq.n	8013752 <__any_on+0x26>
 8013742:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013746:	fa24 f001 	lsr.w	r0, r4, r1
 801374a:	fa00 f101 	lsl.w	r1, r0, r1
 801374e:	428c      	cmp	r4, r1
 8013750:	d10b      	bne.n	801376a <__any_on+0x3e>
 8013752:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013756:	4293      	cmp	r3, r2
 8013758:	d803      	bhi.n	8013762 <__any_on+0x36>
 801375a:	2000      	movs	r0, #0
 801375c:	bd10      	pop	{r4, pc}
 801375e:	4603      	mov	r3, r0
 8013760:	e7f7      	b.n	8013752 <__any_on+0x26>
 8013762:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013766:	2900      	cmp	r1, #0
 8013768:	d0f5      	beq.n	8013756 <__any_on+0x2a>
 801376a:	2001      	movs	r0, #1
 801376c:	e7f6      	b.n	801375c <__any_on+0x30>

0801376e <_calloc_r>:
 801376e:	b538      	push	{r3, r4, r5, lr}
 8013770:	fb02 f401 	mul.w	r4, r2, r1
 8013774:	4621      	mov	r1, r4
 8013776:	f000 f857 	bl	8013828 <_malloc_r>
 801377a:	4605      	mov	r5, r0
 801377c:	b118      	cbz	r0, 8013786 <_calloc_r+0x18>
 801377e:	4622      	mov	r2, r4
 8013780:	2100      	movs	r1, #0
 8013782:	f7fc f911 	bl	800f9a8 <memset>
 8013786:	4628      	mov	r0, r5
 8013788:	bd38      	pop	{r3, r4, r5, pc}
	...

0801378c <_free_r>:
 801378c:	b538      	push	{r3, r4, r5, lr}
 801378e:	4605      	mov	r5, r0
 8013790:	2900      	cmp	r1, #0
 8013792:	d045      	beq.n	8013820 <_free_r+0x94>
 8013794:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013798:	1f0c      	subs	r4, r1, #4
 801379a:	2b00      	cmp	r3, #0
 801379c:	bfb8      	it	lt
 801379e:	18e4      	addlt	r4, r4, r3
 80137a0:	f000 ffa5 	bl	80146ee <__malloc_lock>
 80137a4:	4a1f      	ldr	r2, [pc, #124]	; (8013824 <_free_r+0x98>)
 80137a6:	6813      	ldr	r3, [r2, #0]
 80137a8:	4610      	mov	r0, r2
 80137aa:	b933      	cbnz	r3, 80137ba <_free_r+0x2e>
 80137ac:	6063      	str	r3, [r4, #4]
 80137ae:	6014      	str	r4, [r2, #0]
 80137b0:	4628      	mov	r0, r5
 80137b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80137b6:	f000 bf9b 	b.w	80146f0 <__malloc_unlock>
 80137ba:	42a3      	cmp	r3, r4
 80137bc:	d90c      	bls.n	80137d8 <_free_r+0x4c>
 80137be:	6821      	ldr	r1, [r4, #0]
 80137c0:	1862      	adds	r2, r4, r1
 80137c2:	4293      	cmp	r3, r2
 80137c4:	bf04      	itt	eq
 80137c6:	681a      	ldreq	r2, [r3, #0]
 80137c8:	685b      	ldreq	r3, [r3, #4]
 80137ca:	6063      	str	r3, [r4, #4]
 80137cc:	bf04      	itt	eq
 80137ce:	1852      	addeq	r2, r2, r1
 80137d0:	6022      	streq	r2, [r4, #0]
 80137d2:	6004      	str	r4, [r0, #0]
 80137d4:	e7ec      	b.n	80137b0 <_free_r+0x24>
 80137d6:	4613      	mov	r3, r2
 80137d8:	685a      	ldr	r2, [r3, #4]
 80137da:	b10a      	cbz	r2, 80137e0 <_free_r+0x54>
 80137dc:	42a2      	cmp	r2, r4
 80137de:	d9fa      	bls.n	80137d6 <_free_r+0x4a>
 80137e0:	6819      	ldr	r1, [r3, #0]
 80137e2:	1858      	adds	r0, r3, r1
 80137e4:	42a0      	cmp	r0, r4
 80137e6:	d10b      	bne.n	8013800 <_free_r+0x74>
 80137e8:	6820      	ldr	r0, [r4, #0]
 80137ea:	4401      	add	r1, r0
 80137ec:	1858      	adds	r0, r3, r1
 80137ee:	4282      	cmp	r2, r0
 80137f0:	6019      	str	r1, [r3, #0]
 80137f2:	d1dd      	bne.n	80137b0 <_free_r+0x24>
 80137f4:	6810      	ldr	r0, [r2, #0]
 80137f6:	6852      	ldr	r2, [r2, #4]
 80137f8:	605a      	str	r2, [r3, #4]
 80137fa:	4401      	add	r1, r0
 80137fc:	6019      	str	r1, [r3, #0]
 80137fe:	e7d7      	b.n	80137b0 <_free_r+0x24>
 8013800:	d902      	bls.n	8013808 <_free_r+0x7c>
 8013802:	230c      	movs	r3, #12
 8013804:	602b      	str	r3, [r5, #0]
 8013806:	e7d3      	b.n	80137b0 <_free_r+0x24>
 8013808:	6820      	ldr	r0, [r4, #0]
 801380a:	1821      	adds	r1, r4, r0
 801380c:	428a      	cmp	r2, r1
 801380e:	bf04      	itt	eq
 8013810:	6811      	ldreq	r1, [r2, #0]
 8013812:	6852      	ldreq	r2, [r2, #4]
 8013814:	6062      	str	r2, [r4, #4]
 8013816:	bf04      	itt	eq
 8013818:	1809      	addeq	r1, r1, r0
 801381a:	6021      	streq	r1, [r4, #0]
 801381c:	605c      	str	r4, [r3, #4]
 801381e:	e7c7      	b.n	80137b0 <_free_r+0x24>
 8013820:	bd38      	pop	{r3, r4, r5, pc}
 8013822:	bf00      	nop
 8013824:	200007b4 	.word	0x200007b4

08013828 <_malloc_r>:
 8013828:	b570      	push	{r4, r5, r6, lr}
 801382a:	1ccd      	adds	r5, r1, #3
 801382c:	f025 0503 	bic.w	r5, r5, #3
 8013830:	3508      	adds	r5, #8
 8013832:	2d0c      	cmp	r5, #12
 8013834:	bf38      	it	cc
 8013836:	250c      	movcc	r5, #12
 8013838:	2d00      	cmp	r5, #0
 801383a:	4606      	mov	r6, r0
 801383c:	db01      	blt.n	8013842 <_malloc_r+0x1a>
 801383e:	42a9      	cmp	r1, r5
 8013840:	d903      	bls.n	801384a <_malloc_r+0x22>
 8013842:	230c      	movs	r3, #12
 8013844:	6033      	str	r3, [r6, #0]
 8013846:	2000      	movs	r0, #0
 8013848:	bd70      	pop	{r4, r5, r6, pc}
 801384a:	f000 ff50 	bl	80146ee <__malloc_lock>
 801384e:	4a21      	ldr	r2, [pc, #132]	; (80138d4 <_malloc_r+0xac>)
 8013850:	6814      	ldr	r4, [r2, #0]
 8013852:	4621      	mov	r1, r4
 8013854:	b991      	cbnz	r1, 801387c <_malloc_r+0x54>
 8013856:	4c20      	ldr	r4, [pc, #128]	; (80138d8 <_malloc_r+0xb0>)
 8013858:	6823      	ldr	r3, [r4, #0]
 801385a:	b91b      	cbnz	r3, 8013864 <_malloc_r+0x3c>
 801385c:	4630      	mov	r0, r6
 801385e:	f000 fde3 	bl	8014428 <_sbrk_r>
 8013862:	6020      	str	r0, [r4, #0]
 8013864:	4629      	mov	r1, r5
 8013866:	4630      	mov	r0, r6
 8013868:	f000 fdde 	bl	8014428 <_sbrk_r>
 801386c:	1c43      	adds	r3, r0, #1
 801386e:	d124      	bne.n	80138ba <_malloc_r+0x92>
 8013870:	230c      	movs	r3, #12
 8013872:	6033      	str	r3, [r6, #0]
 8013874:	4630      	mov	r0, r6
 8013876:	f000 ff3b 	bl	80146f0 <__malloc_unlock>
 801387a:	e7e4      	b.n	8013846 <_malloc_r+0x1e>
 801387c:	680b      	ldr	r3, [r1, #0]
 801387e:	1b5b      	subs	r3, r3, r5
 8013880:	d418      	bmi.n	80138b4 <_malloc_r+0x8c>
 8013882:	2b0b      	cmp	r3, #11
 8013884:	d90f      	bls.n	80138a6 <_malloc_r+0x7e>
 8013886:	600b      	str	r3, [r1, #0]
 8013888:	50cd      	str	r5, [r1, r3]
 801388a:	18cc      	adds	r4, r1, r3
 801388c:	4630      	mov	r0, r6
 801388e:	f000 ff2f 	bl	80146f0 <__malloc_unlock>
 8013892:	f104 000b 	add.w	r0, r4, #11
 8013896:	1d23      	adds	r3, r4, #4
 8013898:	f020 0007 	bic.w	r0, r0, #7
 801389c:	1ac3      	subs	r3, r0, r3
 801389e:	d0d3      	beq.n	8013848 <_malloc_r+0x20>
 80138a0:	425a      	negs	r2, r3
 80138a2:	50e2      	str	r2, [r4, r3]
 80138a4:	e7d0      	b.n	8013848 <_malloc_r+0x20>
 80138a6:	428c      	cmp	r4, r1
 80138a8:	684b      	ldr	r3, [r1, #4]
 80138aa:	bf16      	itet	ne
 80138ac:	6063      	strne	r3, [r4, #4]
 80138ae:	6013      	streq	r3, [r2, #0]
 80138b0:	460c      	movne	r4, r1
 80138b2:	e7eb      	b.n	801388c <_malloc_r+0x64>
 80138b4:	460c      	mov	r4, r1
 80138b6:	6849      	ldr	r1, [r1, #4]
 80138b8:	e7cc      	b.n	8013854 <_malloc_r+0x2c>
 80138ba:	1cc4      	adds	r4, r0, #3
 80138bc:	f024 0403 	bic.w	r4, r4, #3
 80138c0:	42a0      	cmp	r0, r4
 80138c2:	d005      	beq.n	80138d0 <_malloc_r+0xa8>
 80138c4:	1a21      	subs	r1, r4, r0
 80138c6:	4630      	mov	r0, r6
 80138c8:	f000 fdae 	bl	8014428 <_sbrk_r>
 80138cc:	3001      	adds	r0, #1
 80138ce:	d0cf      	beq.n	8013870 <_malloc_r+0x48>
 80138d0:	6025      	str	r5, [r4, #0]
 80138d2:	e7db      	b.n	801388c <_malloc_r+0x64>
 80138d4:	200007b4 	.word	0x200007b4
 80138d8:	200007b8 	.word	0x200007b8

080138dc <__ssputs_r>:
 80138dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80138e0:	688e      	ldr	r6, [r1, #8]
 80138e2:	429e      	cmp	r6, r3
 80138e4:	4682      	mov	sl, r0
 80138e6:	460c      	mov	r4, r1
 80138e8:	4690      	mov	r8, r2
 80138ea:	4699      	mov	r9, r3
 80138ec:	d837      	bhi.n	801395e <__ssputs_r+0x82>
 80138ee:	898a      	ldrh	r2, [r1, #12]
 80138f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80138f4:	d031      	beq.n	801395a <__ssputs_r+0x7e>
 80138f6:	6825      	ldr	r5, [r4, #0]
 80138f8:	6909      	ldr	r1, [r1, #16]
 80138fa:	1a6f      	subs	r7, r5, r1
 80138fc:	6965      	ldr	r5, [r4, #20]
 80138fe:	2302      	movs	r3, #2
 8013900:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013904:	fb95 f5f3 	sdiv	r5, r5, r3
 8013908:	f109 0301 	add.w	r3, r9, #1
 801390c:	443b      	add	r3, r7
 801390e:	429d      	cmp	r5, r3
 8013910:	bf38      	it	cc
 8013912:	461d      	movcc	r5, r3
 8013914:	0553      	lsls	r3, r2, #21
 8013916:	d530      	bpl.n	801397a <__ssputs_r+0x9e>
 8013918:	4629      	mov	r1, r5
 801391a:	f7ff ff85 	bl	8013828 <_malloc_r>
 801391e:	4606      	mov	r6, r0
 8013920:	b950      	cbnz	r0, 8013938 <__ssputs_r+0x5c>
 8013922:	230c      	movs	r3, #12
 8013924:	f8ca 3000 	str.w	r3, [sl]
 8013928:	89a3      	ldrh	r3, [r4, #12]
 801392a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801392e:	81a3      	strh	r3, [r4, #12]
 8013930:	f04f 30ff 	mov.w	r0, #4294967295
 8013934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013938:	463a      	mov	r2, r7
 801393a:	6921      	ldr	r1, [r4, #16]
 801393c:	f7ff fb0e 	bl	8012f5c <memcpy>
 8013940:	89a3      	ldrh	r3, [r4, #12]
 8013942:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013946:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801394a:	81a3      	strh	r3, [r4, #12]
 801394c:	6126      	str	r6, [r4, #16]
 801394e:	6165      	str	r5, [r4, #20]
 8013950:	443e      	add	r6, r7
 8013952:	1bed      	subs	r5, r5, r7
 8013954:	6026      	str	r6, [r4, #0]
 8013956:	60a5      	str	r5, [r4, #8]
 8013958:	464e      	mov	r6, r9
 801395a:	454e      	cmp	r6, r9
 801395c:	d900      	bls.n	8013960 <__ssputs_r+0x84>
 801395e:	464e      	mov	r6, r9
 8013960:	4632      	mov	r2, r6
 8013962:	4641      	mov	r1, r8
 8013964:	6820      	ldr	r0, [r4, #0]
 8013966:	f000 fea9 	bl	80146bc <memmove>
 801396a:	68a3      	ldr	r3, [r4, #8]
 801396c:	1b9b      	subs	r3, r3, r6
 801396e:	60a3      	str	r3, [r4, #8]
 8013970:	6823      	ldr	r3, [r4, #0]
 8013972:	441e      	add	r6, r3
 8013974:	6026      	str	r6, [r4, #0]
 8013976:	2000      	movs	r0, #0
 8013978:	e7dc      	b.n	8013934 <__ssputs_r+0x58>
 801397a:	462a      	mov	r2, r5
 801397c:	f000 feb9 	bl	80146f2 <_realloc_r>
 8013980:	4606      	mov	r6, r0
 8013982:	2800      	cmp	r0, #0
 8013984:	d1e2      	bne.n	801394c <__ssputs_r+0x70>
 8013986:	6921      	ldr	r1, [r4, #16]
 8013988:	4650      	mov	r0, sl
 801398a:	f7ff feff 	bl	801378c <_free_r>
 801398e:	e7c8      	b.n	8013922 <__ssputs_r+0x46>

08013990 <_svfiprintf_r>:
 8013990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013994:	461d      	mov	r5, r3
 8013996:	898b      	ldrh	r3, [r1, #12]
 8013998:	061f      	lsls	r7, r3, #24
 801399a:	b09d      	sub	sp, #116	; 0x74
 801399c:	4680      	mov	r8, r0
 801399e:	460c      	mov	r4, r1
 80139a0:	4616      	mov	r6, r2
 80139a2:	d50f      	bpl.n	80139c4 <_svfiprintf_r+0x34>
 80139a4:	690b      	ldr	r3, [r1, #16]
 80139a6:	b96b      	cbnz	r3, 80139c4 <_svfiprintf_r+0x34>
 80139a8:	2140      	movs	r1, #64	; 0x40
 80139aa:	f7ff ff3d 	bl	8013828 <_malloc_r>
 80139ae:	6020      	str	r0, [r4, #0]
 80139b0:	6120      	str	r0, [r4, #16]
 80139b2:	b928      	cbnz	r0, 80139c0 <_svfiprintf_r+0x30>
 80139b4:	230c      	movs	r3, #12
 80139b6:	f8c8 3000 	str.w	r3, [r8]
 80139ba:	f04f 30ff 	mov.w	r0, #4294967295
 80139be:	e0c8      	b.n	8013b52 <_svfiprintf_r+0x1c2>
 80139c0:	2340      	movs	r3, #64	; 0x40
 80139c2:	6163      	str	r3, [r4, #20]
 80139c4:	2300      	movs	r3, #0
 80139c6:	9309      	str	r3, [sp, #36]	; 0x24
 80139c8:	2320      	movs	r3, #32
 80139ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80139ce:	2330      	movs	r3, #48	; 0x30
 80139d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80139d4:	9503      	str	r5, [sp, #12]
 80139d6:	f04f 0b01 	mov.w	fp, #1
 80139da:	4637      	mov	r7, r6
 80139dc:	463d      	mov	r5, r7
 80139de:	f815 3b01 	ldrb.w	r3, [r5], #1
 80139e2:	b10b      	cbz	r3, 80139e8 <_svfiprintf_r+0x58>
 80139e4:	2b25      	cmp	r3, #37	; 0x25
 80139e6:	d13e      	bne.n	8013a66 <_svfiprintf_r+0xd6>
 80139e8:	ebb7 0a06 	subs.w	sl, r7, r6
 80139ec:	d00b      	beq.n	8013a06 <_svfiprintf_r+0x76>
 80139ee:	4653      	mov	r3, sl
 80139f0:	4632      	mov	r2, r6
 80139f2:	4621      	mov	r1, r4
 80139f4:	4640      	mov	r0, r8
 80139f6:	f7ff ff71 	bl	80138dc <__ssputs_r>
 80139fa:	3001      	adds	r0, #1
 80139fc:	f000 80a4 	beq.w	8013b48 <_svfiprintf_r+0x1b8>
 8013a00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013a02:	4453      	add	r3, sl
 8013a04:	9309      	str	r3, [sp, #36]	; 0x24
 8013a06:	783b      	ldrb	r3, [r7, #0]
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	f000 809d 	beq.w	8013b48 <_svfiprintf_r+0x1b8>
 8013a0e:	2300      	movs	r3, #0
 8013a10:	f04f 32ff 	mov.w	r2, #4294967295
 8013a14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013a18:	9304      	str	r3, [sp, #16]
 8013a1a:	9307      	str	r3, [sp, #28]
 8013a1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013a20:	931a      	str	r3, [sp, #104]	; 0x68
 8013a22:	462f      	mov	r7, r5
 8013a24:	2205      	movs	r2, #5
 8013a26:	f817 1b01 	ldrb.w	r1, [r7], #1
 8013a2a:	4850      	ldr	r0, [pc, #320]	; (8013b6c <_svfiprintf_r+0x1dc>)
 8013a2c:	f7ec fbf0 	bl	8000210 <memchr>
 8013a30:	9b04      	ldr	r3, [sp, #16]
 8013a32:	b9d0      	cbnz	r0, 8013a6a <_svfiprintf_r+0xda>
 8013a34:	06d9      	lsls	r1, r3, #27
 8013a36:	bf44      	itt	mi
 8013a38:	2220      	movmi	r2, #32
 8013a3a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013a3e:	071a      	lsls	r2, r3, #28
 8013a40:	bf44      	itt	mi
 8013a42:	222b      	movmi	r2, #43	; 0x2b
 8013a44:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013a48:	782a      	ldrb	r2, [r5, #0]
 8013a4a:	2a2a      	cmp	r2, #42	; 0x2a
 8013a4c:	d015      	beq.n	8013a7a <_svfiprintf_r+0xea>
 8013a4e:	9a07      	ldr	r2, [sp, #28]
 8013a50:	462f      	mov	r7, r5
 8013a52:	2000      	movs	r0, #0
 8013a54:	250a      	movs	r5, #10
 8013a56:	4639      	mov	r1, r7
 8013a58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013a5c:	3b30      	subs	r3, #48	; 0x30
 8013a5e:	2b09      	cmp	r3, #9
 8013a60:	d94d      	bls.n	8013afe <_svfiprintf_r+0x16e>
 8013a62:	b1b8      	cbz	r0, 8013a94 <_svfiprintf_r+0x104>
 8013a64:	e00f      	b.n	8013a86 <_svfiprintf_r+0xf6>
 8013a66:	462f      	mov	r7, r5
 8013a68:	e7b8      	b.n	80139dc <_svfiprintf_r+0x4c>
 8013a6a:	4a40      	ldr	r2, [pc, #256]	; (8013b6c <_svfiprintf_r+0x1dc>)
 8013a6c:	1a80      	subs	r0, r0, r2
 8013a6e:	fa0b f000 	lsl.w	r0, fp, r0
 8013a72:	4318      	orrs	r0, r3
 8013a74:	9004      	str	r0, [sp, #16]
 8013a76:	463d      	mov	r5, r7
 8013a78:	e7d3      	b.n	8013a22 <_svfiprintf_r+0x92>
 8013a7a:	9a03      	ldr	r2, [sp, #12]
 8013a7c:	1d11      	adds	r1, r2, #4
 8013a7e:	6812      	ldr	r2, [r2, #0]
 8013a80:	9103      	str	r1, [sp, #12]
 8013a82:	2a00      	cmp	r2, #0
 8013a84:	db01      	blt.n	8013a8a <_svfiprintf_r+0xfa>
 8013a86:	9207      	str	r2, [sp, #28]
 8013a88:	e004      	b.n	8013a94 <_svfiprintf_r+0x104>
 8013a8a:	4252      	negs	r2, r2
 8013a8c:	f043 0302 	orr.w	r3, r3, #2
 8013a90:	9207      	str	r2, [sp, #28]
 8013a92:	9304      	str	r3, [sp, #16]
 8013a94:	783b      	ldrb	r3, [r7, #0]
 8013a96:	2b2e      	cmp	r3, #46	; 0x2e
 8013a98:	d10c      	bne.n	8013ab4 <_svfiprintf_r+0x124>
 8013a9a:	787b      	ldrb	r3, [r7, #1]
 8013a9c:	2b2a      	cmp	r3, #42	; 0x2a
 8013a9e:	d133      	bne.n	8013b08 <_svfiprintf_r+0x178>
 8013aa0:	9b03      	ldr	r3, [sp, #12]
 8013aa2:	1d1a      	adds	r2, r3, #4
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	9203      	str	r2, [sp, #12]
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	bfb8      	it	lt
 8013aac:	f04f 33ff 	movlt.w	r3, #4294967295
 8013ab0:	3702      	adds	r7, #2
 8013ab2:	9305      	str	r3, [sp, #20]
 8013ab4:	4d2e      	ldr	r5, [pc, #184]	; (8013b70 <_svfiprintf_r+0x1e0>)
 8013ab6:	7839      	ldrb	r1, [r7, #0]
 8013ab8:	2203      	movs	r2, #3
 8013aba:	4628      	mov	r0, r5
 8013abc:	f7ec fba8 	bl	8000210 <memchr>
 8013ac0:	b138      	cbz	r0, 8013ad2 <_svfiprintf_r+0x142>
 8013ac2:	2340      	movs	r3, #64	; 0x40
 8013ac4:	1b40      	subs	r0, r0, r5
 8013ac6:	fa03 f000 	lsl.w	r0, r3, r0
 8013aca:	9b04      	ldr	r3, [sp, #16]
 8013acc:	4303      	orrs	r3, r0
 8013ace:	3701      	adds	r7, #1
 8013ad0:	9304      	str	r3, [sp, #16]
 8013ad2:	7839      	ldrb	r1, [r7, #0]
 8013ad4:	4827      	ldr	r0, [pc, #156]	; (8013b74 <_svfiprintf_r+0x1e4>)
 8013ad6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013ada:	2206      	movs	r2, #6
 8013adc:	1c7e      	adds	r6, r7, #1
 8013ade:	f7ec fb97 	bl	8000210 <memchr>
 8013ae2:	2800      	cmp	r0, #0
 8013ae4:	d038      	beq.n	8013b58 <_svfiprintf_r+0x1c8>
 8013ae6:	4b24      	ldr	r3, [pc, #144]	; (8013b78 <_svfiprintf_r+0x1e8>)
 8013ae8:	bb13      	cbnz	r3, 8013b30 <_svfiprintf_r+0x1a0>
 8013aea:	9b03      	ldr	r3, [sp, #12]
 8013aec:	3307      	adds	r3, #7
 8013aee:	f023 0307 	bic.w	r3, r3, #7
 8013af2:	3308      	adds	r3, #8
 8013af4:	9303      	str	r3, [sp, #12]
 8013af6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013af8:	444b      	add	r3, r9
 8013afa:	9309      	str	r3, [sp, #36]	; 0x24
 8013afc:	e76d      	b.n	80139da <_svfiprintf_r+0x4a>
 8013afe:	fb05 3202 	mla	r2, r5, r2, r3
 8013b02:	2001      	movs	r0, #1
 8013b04:	460f      	mov	r7, r1
 8013b06:	e7a6      	b.n	8013a56 <_svfiprintf_r+0xc6>
 8013b08:	2300      	movs	r3, #0
 8013b0a:	3701      	adds	r7, #1
 8013b0c:	9305      	str	r3, [sp, #20]
 8013b0e:	4619      	mov	r1, r3
 8013b10:	250a      	movs	r5, #10
 8013b12:	4638      	mov	r0, r7
 8013b14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013b18:	3a30      	subs	r2, #48	; 0x30
 8013b1a:	2a09      	cmp	r2, #9
 8013b1c:	d903      	bls.n	8013b26 <_svfiprintf_r+0x196>
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	d0c8      	beq.n	8013ab4 <_svfiprintf_r+0x124>
 8013b22:	9105      	str	r1, [sp, #20]
 8013b24:	e7c6      	b.n	8013ab4 <_svfiprintf_r+0x124>
 8013b26:	fb05 2101 	mla	r1, r5, r1, r2
 8013b2a:	2301      	movs	r3, #1
 8013b2c:	4607      	mov	r7, r0
 8013b2e:	e7f0      	b.n	8013b12 <_svfiprintf_r+0x182>
 8013b30:	ab03      	add	r3, sp, #12
 8013b32:	9300      	str	r3, [sp, #0]
 8013b34:	4622      	mov	r2, r4
 8013b36:	4b11      	ldr	r3, [pc, #68]	; (8013b7c <_svfiprintf_r+0x1ec>)
 8013b38:	a904      	add	r1, sp, #16
 8013b3a:	4640      	mov	r0, r8
 8013b3c:	f7fb ffd0 	bl	800fae0 <_printf_float>
 8013b40:	f1b0 3fff 	cmp.w	r0, #4294967295
 8013b44:	4681      	mov	r9, r0
 8013b46:	d1d6      	bne.n	8013af6 <_svfiprintf_r+0x166>
 8013b48:	89a3      	ldrh	r3, [r4, #12]
 8013b4a:	065b      	lsls	r3, r3, #25
 8013b4c:	f53f af35 	bmi.w	80139ba <_svfiprintf_r+0x2a>
 8013b50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013b52:	b01d      	add	sp, #116	; 0x74
 8013b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b58:	ab03      	add	r3, sp, #12
 8013b5a:	9300      	str	r3, [sp, #0]
 8013b5c:	4622      	mov	r2, r4
 8013b5e:	4b07      	ldr	r3, [pc, #28]	; (8013b7c <_svfiprintf_r+0x1ec>)
 8013b60:	a904      	add	r1, sp, #16
 8013b62:	4640      	mov	r0, r8
 8013b64:	f7fc fa72 	bl	801004c <_printf_i>
 8013b68:	e7ea      	b.n	8013b40 <_svfiprintf_r+0x1b0>
 8013b6a:	bf00      	nop
 8013b6c:	08014ee4 	.word	0x08014ee4
 8013b70:	08014eea 	.word	0x08014eea
 8013b74:	08014eee 	.word	0x08014eee
 8013b78:	0800fae1 	.word	0x0800fae1
 8013b7c:	080138dd 	.word	0x080138dd

08013b80 <_sungetc_r>:
 8013b80:	b538      	push	{r3, r4, r5, lr}
 8013b82:	1c4b      	adds	r3, r1, #1
 8013b84:	4614      	mov	r4, r2
 8013b86:	d103      	bne.n	8013b90 <_sungetc_r+0x10>
 8013b88:	f04f 35ff 	mov.w	r5, #4294967295
 8013b8c:	4628      	mov	r0, r5
 8013b8e:	bd38      	pop	{r3, r4, r5, pc}
 8013b90:	8993      	ldrh	r3, [r2, #12]
 8013b92:	f023 0320 	bic.w	r3, r3, #32
 8013b96:	8193      	strh	r3, [r2, #12]
 8013b98:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013b9a:	6852      	ldr	r2, [r2, #4]
 8013b9c:	b2cd      	uxtb	r5, r1
 8013b9e:	b18b      	cbz	r3, 8013bc4 <_sungetc_r+0x44>
 8013ba0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013ba2:	4293      	cmp	r3, r2
 8013ba4:	dd08      	ble.n	8013bb8 <_sungetc_r+0x38>
 8013ba6:	6823      	ldr	r3, [r4, #0]
 8013ba8:	1e5a      	subs	r2, r3, #1
 8013baa:	6022      	str	r2, [r4, #0]
 8013bac:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013bb0:	6863      	ldr	r3, [r4, #4]
 8013bb2:	3301      	adds	r3, #1
 8013bb4:	6063      	str	r3, [r4, #4]
 8013bb6:	e7e9      	b.n	8013b8c <_sungetc_r+0xc>
 8013bb8:	4621      	mov	r1, r4
 8013bba:	f000 fd15 	bl	80145e8 <__submore>
 8013bbe:	2800      	cmp	r0, #0
 8013bc0:	d0f1      	beq.n	8013ba6 <_sungetc_r+0x26>
 8013bc2:	e7e1      	b.n	8013b88 <_sungetc_r+0x8>
 8013bc4:	6921      	ldr	r1, [r4, #16]
 8013bc6:	6823      	ldr	r3, [r4, #0]
 8013bc8:	b151      	cbz	r1, 8013be0 <_sungetc_r+0x60>
 8013bca:	4299      	cmp	r1, r3
 8013bcc:	d208      	bcs.n	8013be0 <_sungetc_r+0x60>
 8013bce:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8013bd2:	42a9      	cmp	r1, r5
 8013bd4:	d104      	bne.n	8013be0 <_sungetc_r+0x60>
 8013bd6:	3b01      	subs	r3, #1
 8013bd8:	3201      	adds	r2, #1
 8013bda:	6023      	str	r3, [r4, #0]
 8013bdc:	6062      	str	r2, [r4, #4]
 8013bde:	e7d5      	b.n	8013b8c <_sungetc_r+0xc>
 8013be0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8013be4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013be8:	6363      	str	r3, [r4, #52]	; 0x34
 8013bea:	2303      	movs	r3, #3
 8013bec:	63a3      	str	r3, [r4, #56]	; 0x38
 8013bee:	4623      	mov	r3, r4
 8013bf0:	f803 5f46 	strb.w	r5, [r3, #70]!
 8013bf4:	6023      	str	r3, [r4, #0]
 8013bf6:	2301      	movs	r3, #1
 8013bf8:	e7dc      	b.n	8013bb4 <_sungetc_r+0x34>

08013bfa <__ssrefill_r>:
 8013bfa:	b510      	push	{r4, lr}
 8013bfc:	460c      	mov	r4, r1
 8013bfe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8013c00:	b169      	cbz	r1, 8013c1e <__ssrefill_r+0x24>
 8013c02:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013c06:	4299      	cmp	r1, r3
 8013c08:	d001      	beq.n	8013c0e <__ssrefill_r+0x14>
 8013c0a:	f7ff fdbf 	bl	801378c <_free_r>
 8013c0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013c10:	6063      	str	r3, [r4, #4]
 8013c12:	2000      	movs	r0, #0
 8013c14:	6360      	str	r0, [r4, #52]	; 0x34
 8013c16:	b113      	cbz	r3, 8013c1e <__ssrefill_r+0x24>
 8013c18:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8013c1a:	6023      	str	r3, [r4, #0]
 8013c1c:	bd10      	pop	{r4, pc}
 8013c1e:	6923      	ldr	r3, [r4, #16]
 8013c20:	6023      	str	r3, [r4, #0]
 8013c22:	2300      	movs	r3, #0
 8013c24:	6063      	str	r3, [r4, #4]
 8013c26:	89a3      	ldrh	r3, [r4, #12]
 8013c28:	f043 0320 	orr.w	r3, r3, #32
 8013c2c:	81a3      	strh	r3, [r4, #12]
 8013c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8013c32:	e7f3      	b.n	8013c1c <__ssrefill_r+0x22>

08013c34 <__ssvfiscanf_r>:
 8013c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c38:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8013c3c:	460c      	mov	r4, r1
 8013c3e:	2100      	movs	r1, #0
 8013c40:	9144      	str	r1, [sp, #272]	; 0x110
 8013c42:	9145      	str	r1, [sp, #276]	; 0x114
 8013c44:	499f      	ldr	r1, [pc, #636]	; (8013ec4 <__ssvfiscanf_r+0x290>)
 8013c46:	91a0      	str	r1, [sp, #640]	; 0x280
 8013c48:	f10d 0804 	add.w	r8, sp, #4
 8013c4c:	499e      	ldr	r1, [pc, #632]	; (8013ec8 <__ssvfiscanf_r+0x294>)
 8013c4e:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8013ecc <__ssvfiscanf_r+0x298>
 8013c52:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8013c56:	4606      	mov	r6, r0
 8013c58:	4692      	mov	sl, r2
 8013c5a:	91a1      	str	r1, [sp, #644]	; 0x284
 8013c5c:	9300      	str	r3, [sp, #0]
 8013c5e:	270a      	movs	r7, #10
 8013c60:	f89a 3000 	ldrb.w	r3, [sl]
 8013c64:	2b00      	cmp	r3, #0
 8013c66:	f000 812a 	beq.w	8013ebe <__ssvfiscanf_r+0x28a>
 8013c6a:	4655      	mov	r5, sl
 8013c6c:	f7ff f8c8 	bl	8012e00 <__locale_ctype_ptr>
 8013c70:	f815 bb01 	ldrb.w	fp, [r5], #1
 8013c74:	4458      	add	r0, fp
 8013c76:	7843      	ldrb	r3, [r0, #1]
 8013c78:	f013 0308 	ands.w	r3, r3, #8
 8013c7c:	d01c      	beq.n	8013cb8 <__ssvfiscanf_r+0x84>
 8013c7e:	6863      	ldr	r3, [r4, #4]
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	dd12      	ble.n	8013caa <__ssvfiscanf_r+0x76>
 8013c84:	f7ff f8bc 	bl	8012e00 <__locale_ctype_ptr>
 8013c88:	6823      	ldr	r3, [r4, #0]
 8013c8a:	781a      	ldrb	r2, [r3, #0]
 8013c8c:	4410      	add	r0, r2
 8013c8e:	7842      	ldrb	r2, [r0, #1]
 8013c90:	0712      	lsls	r2, r2, #28
 8013c92:	d401      	bmi.n	8013c98 <__ssvfiscanf_r+0x64>
 8013c94:	46aa      	mov	sl, r5
 8013c96:	e7e3      	b.n	8013c60 <__ssvfiscanf_r+0x2c>
 8013c98:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8013c9a:	3201      	adds	r2, #1
 8013c9c:	9245      	str	r2, [sp, #276]	; 0x114
 8013c9e:	6862      	ldr	r2, [r4, #4]
 8013ca0:	3301      	adds	r3, #1
 8013ca2:	3a01      	subs	r2, #1
 8013ca4:	6062      	str	r2, [r4, #4]
 8013ca6:	6023      	str	r3, [r4, #0]
 8013ca8:	e7e9      	b.n	8013c7e <__ssvfiscanf_r+0x4a>
 8013caa:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013cac:	4621      	mov	r1, r4
 8013cae:	4630      	mov	r0, r6
 8013cb0:	4798      	blx	r3
 8013cb2:	2800      	cmp	r0, #0
 8013cb4:	d0e6      	beq.n	8013c84 <__ssvfiscanf_r+0x50>
 8013cb6:	e7ed      	b.n	8013c94 <__ssvfiscanf_r+0x60>
 8013cb8:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8013cbc:	f040 8082 	bne.w	8013dc4 <__ssvfiscanf_r+0x190>
 8013cc0:	9343      	str	r3, [sp, #268]	; 0x10c
 8013cc2:	9341      	str	r3, [sp, #260]	; 0x104
 8013cc4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8013cc8:	2b2a      	cmp	r3, #42	; 0x2a
 8013cca:	d103      	bne.n	8013cd4 <__ssvfiscanf_r+0xa0>
 8013ccc:	2310      	movs	r3, #16
 8013cce:	9341      	str	r3, [sp, #260]	; 0x104
 8013cd0:	f10a 0502 	add.w	r5, sl, #2
 8013cd4:	46aa      	mov	sl, r5
 8013cd6:	f815 1b01 	ldrb.w	r1, [r5], #1
 8013cda:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8013cde:	2a09      	cmp	r2, #9
 8013ce0:	d922      	bls.n	8013d28 <__ssvfiscanf_r+0xf4>
 8013ce2:	2203      	movs	r2, #3
 8013ce4:	4879      	ldr	r0, [pc, #484]	; (8013ecc <__ssvfiscanf_r+0x298>)
 8013ce6:	f7ec fa93 	bl	8000210 <memchr>
 8013cea:	b138      	cbz	r0, 8013cfc <__ssvfiscanf_r+0xc8>
 8013cec:	eba0 0309 	sub.w	r3, r0, r9
 8013cf0:	2001      	movs	r0, #1
 8013cf2:	4098      	lsls	r0, r3
 8013cf4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013cf6:	4318      	orrs	r0, r3
 8013cf8:	9041      	str	r0, [sp, #260]	; 0x104
 8013cfa:	46aa      	mov	sl, r5
 8013cfc:	f89a 3000 	ldrb.w	r3, [sl]
 8013d00:	2b67      	cmp	r3, #103	; 0x67
 8013d02:	f10a 0501 	add.w	r5, sl, #1
 8013d06:	d82b      	bhi.n	8013d60 <__ssvfiscanf_r+0x12c>
 8013d08:	2b65      	cmp	r3, #101	; 0x65
 8013d0a:	f080 809f 	bcs.w	8013e4c <__ssvfiscanf_r+0x218>
 8013d0e:	2b47      	cmp	r3, #71	; 0x47
 8013d10:	d810      	bhi.n	8013d34 <__ssvfiscanf_r+0x100>
 8013d12:	2b45      	cmp	r3, #69	; 0x45
 8013d14:	f080 809a 	bcs.w	8013e4c <__ssvfiscanf_r+0x218>
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d06c      	beq.n	8013df6 <__ssvfiscanf_r+0x1c2>
 8013d1c:	2b25      	cmp	r3, #37	; 0x25
 8013d1e:	d051      	beq.n	8013dc4 <__ssvfiscanf_r+0x190>
 8013d20:	2303      	movs	r3, #3
 8013d22:	9347      	str	r3, [sp, #284]	; 0x11c
 8013d24:	9742      	str	r7, [sp, #264]	; 0x108
 8013d26:	e027      	b.n	8013d78 <__ssvfiscanf_r+0x144>
 8013d28:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8013d2a:	fb07 1303 	mla	r3, r7, r3, r1
 8013d2e:	3b30      	subs	r3, #48	; 0x30
 8013d30:	9343      	str	r3, [sp, #268]	; 0x10c
 8013d32:	e7cf      	b.n	8013cd4 <__ssvfiscanf_r+0xa0>
 8013d34:	2b5b      	cmp	r3, #91	; 0x5b
 8013d36:	d06a      	beq.n	8013e0e <__ssvfiscanf_r+0x1da>
 8013d38:	d80c      	bhi.n	8013d54 <__ssvfiscanf_r+0x120>
 8013d3a:	2b58      	cmp	r3, #88	; 0x58
 8013d3c:	d1f0      	bne.n	8013d20 <__ssvfiscanf_r+0xec>
 8013d3e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8013d40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8013d44:	9241      	str	r2, [sp, #260]	; 0x104
 8013d46:	2210      	movs	r2, #16
 8013d48:	9242      	str	r2, [sp, #264]	; 0x108
 8013d4a:	2b6e      	cmp	r3, #110	; 0x6e
 8013d4c:	bf8c      	ite	hi
 8013d4e:	2304      	movhi	r3, #4
 8013d50:	2303      	movls	r3, #3
 8013d52:	e010      	b.n	8013d76 <__ssvfiscanf_r+0x142>
 8013d54:	2b63      	cmp	r3, #99	; 0x63
 8013d56:	d065      	beq.n	8013e24 <__ssvfiscanf_r+0x1f0>
 8013d58:	2b64      	cmp	r3, #100	; 0x64
 8013d5a:	d1e1      	bne.n	8013d20 <__ssvfiscanf_r+0xec>
 8013d5c:	9742      	str	r7, [sp, #264]	; 0x108
 8013d5e:	e7f4      	b.n	8013d4a <__ssvfiscanf_r+0x116>
 8013d60:	2b70      	cmp	r3, #112	; 0x70
 8013d62:	d04b      	beq.n	8013dfc <__ssvfiscanf_r+0x1c8>
 8013d64:	d826      	bhi.n	8013db4 <__ssvfiscanf_r+0x180>
 8013d66:	2b6e      	cmp	r3, #110	; 0x6e
 8013d68:	d062      	beq.n	8013e30 <__ssvfiscanf_r+0x1fc>
 8013d6a:	d84c      	bhi.n	8013e06 <__ssvfiscanf_r+0x1d2>
 8013d6c:	2b69      	cmp	r3, #105	; 0x69
 8013d6e:	d1d7      	bne.n	8013d20 <__ssvfiscanf_r+0xec>
 8013d70:	2300      	movs	r3, #0
 8013d72:	9342      	str	r3, [sp, #264]	; 0x108
 8013d74:	2303      	movs	r3, #3
 8013d76:	9347      	str	r3, [sp, #284]	; 0x11c
 8013d78:	6863      	ldr	r3, [r4, #4]
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	dd68      	ble.n	8013e50 <__ssvfiscanf_r+0x21c>
 8013d7e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013d80:	0659      	lsls	r1, r3, #25
 8013d82:	d407      	bmi.n	8013d94 <__ssvfiscanf_r+0x160>
 8013d84:	f7ff f83c 	bl	8012e00 <__locale_ctype_ptr>
 8013d88:	6823      	ldr	r3, [r4, #0]
 8013d8a:	781a      	ldrb	r2, [r3, #0]
 8013d8c:	4410      	add	r0, r2
 8013d8e:	7842      	ldrb	r2, [r0, #1]
 8013d90:	0712      	lsls	r2, r2, #28
 8013d92:	d464      	bmi.n	8013e5e <__ssvfiscanf_r+0x22a>
 8013d94:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8013d96:	2b02      	cmp	r3, #2
 8013d98:	dc73      	bgt.n	8013e82 <__ssvfiscanf_r+0x24e>
 8013d9a:	466b      	mov	r3, sp
 8013d9c:	4622      	mov	r2, r4
 8013d9e:	a941      	add	r1, sp, #260	; 0x104
 8013da0:	4630      	mov	r0, r6
 8013da2:	f000 f9d7 	bl	8014154 <_scanf_chars>
 8013da6:	2801      	cmp	r0, #1
 8013da8:	f000 8089 	beq.w	8013ebe <__ssvfiscanf_r+0x28a>
 8013dac:	2802      	cmp	r0, #2
 8013dae:	f47f af71 	bne.w	8013c94 <__ssvfiscanf_r+0x60>
 8013db2:	e01d      	b.n	8013df0 <__ssvfiscanf_r+0x1bc>
 8013db4:	2b75      	cmp	r3, #117	; 0x75
 8013db6:	d0d1      	beq.n	8013d5c <__ssvfiscanf_r+0x128>
 8013db8:	2b78      	cmp	r3, #120	; 0x78
 8013dba:	d0c0      	beq.n	8013d3e <__ssvfiscanf_r+0x10a>
 8013dbc:	2b73      	cmp	r3, #115	; 0x73
 8013dbe:	d1af      	bne.n	8013d20 <__ssvfiscanf_r+0xec>
 8013dc0:	2302      	movs	r3, #2
 8013dc2:	e7d8      	b.n	8013d76 <__ssvfiscanf_r+0x142>
 8013dc4:	6863      	ldr	r3, [r4, #4]
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	dd0c      	ble.n	8013de4 <__ssvfiscanf_r+0x1b0>
 8013dca:	6823      	ldr	r3, [r4, #0]
 8013dcc:	781a      	ldrb	r2, [r3, #0]
 8013dce:	455a      	cmp	r2, fp
 8013dd0:	d175      	bne.n	8013ebe <__ssvfiscanf_r+0x28a>
 8013dd2:	3301      	adds	r3, #1
 8013dd4:	6862      	ldr	r2, [r4, #4]
 8013dd6:	6023      	str	r3, [r4, #0]
 8013dd8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8013dda:	3a01      	subs	r2, #1
 8013ddc:	3301      	adds	r3, #1
 8013dde:	6062      	str	r2, [r4, #4]
 8013de0:	9345      	str	r3, [sp, #276]	; 0x114
 8013de2:	e757      	b.n	8013c94 <__ssvfiscanf_r+0x60>
 8013de4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013de6:	4621      	mov	r1, r4
 8013de8:	4630      	mov	r0, r6
 8013dea:	4798      	blx	r3
 8013dec:	2800      	cmp	r0, #0
 8013dee:	d0ec      	beq.n	8013dca <__ssvfiscanf_r+0x196>
 8013df0:	9844      	ldr	r0, [sp, #272]	; 0x110
 8013df2:	2800      	cmp	r0, #0
 8013df4:	d159      	bne.n	8013eaa <__ssvfiscanf_r+0x276>
 8013df6:	f04f 30ff 	mov.w	r0, #4294967295
 8013dfa:	e05c      	b.n	8013eb6 <__ssvfiscanf_r+0x282>
 8013dfc:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8013dfe:	f042 0220 	orr.w	r2, r2, #32
 8013e02:	9241      	str	r2, [sp, #260]	; 0x104
 8013e04:	e79b      	b.n	8013d3e <__ssvfiscanf_r+0x10a>
 8013e06:	2308      	movs	r3, #8
 8013e08:	9342      	str	r3, [sp, #264]	; 0x108
 8013e0a:	2304      	movs	r3, #4
 8013e0c:	e7b3      	b.n	8013d76 <__ssvfiscanf_r+0x142>
 8013e0e:	4629      	mov	r1, r5
 8013e10:	4640      	mov	r0, r8
 8013e12:	f000 fb19 	bl	8014448 <__sccl>
 8013e16:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013e18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013e1c:	9341      	str	r3, [sp, #260]	; 0x104
 8013e1e:	4605      	mov	r5, r0
 8013e20:	2301      	movs	r3, #1
 8013e22:	e7a8      	b.n	8013d76 <__ssvfiscanf_r+0x142>
 8013e24:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013e26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013e2a:	9341      	str	r3, [sp, #260]	; 0x104
 8013e2c:	2300      	movs	r3, #0
 8013e2e:	e7a2      	b.n	8013d76 <__ssvfiscanf_r+0x142>
 8013e30:	9841      	ldr	r0, [sp, #260]	; 0x104
 8013e32:	06c3      	lsls	r3, r0, #27
 8013e34:	f53f af2e 	bmi.w	8013c94 <__ssvfiscanf_r+0x60>
 8013e38:	9b00      	ldr	r3, [sp, #0]
 8013e3a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8013e3c:	1d19      	adds	r1, r3, #4
 8013e3e:	9100      	str	r1, [sp, #0]
 8013e40:	681b      	ldr	r3, [r3, #0]
 8013e42:	07c0      	lsls	r0, r0, #31
 8013e44:	bf4c      	ite	mi
 8013e46:	801a      	strhmi	r2, [r3, #0]
 8013e48:	601a      	strpl	r2, [r3, #0]
 8013e4a:	e723      	b.n	8013c94 <__ssvfiscanf_r+0x60>
 8013e4c:	2305      	movs	r3, #5
 8013e4e:	e792      	b.n	8013d76 <__ssvfiscanf_r+0x142>
 8013e50:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013e52:	4621      	mov	r1, r4
 8013e54:	4630      	mov	r0, r6
 8013e56:	4798      	blx	r3
 8013e58:	2800      	cmp	r0, #0
 8013e5a:	d090      	beq.n	8013d7e <__ssvfiscanf_r+0x14a>
 8013e5c:	e7c8      	b.n	8013df0 <__ssvfiscanf_r+0x1bc>
 8013e5e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8013e60:	3201      	adds	r2, #1
 8013e62:	9245      	str	r2, [sp, #276]	; 0x114
 8013e64:	6862      	ldr	r2, [r4, #4]
 8013e66:	3a01      	subs	r2, #1
 8013e68:	2a00      	cmp	r2, #0
 8013e6a:	6062      	str	r2, [r4, #4]
 8013e6c:	dd02      	ble.n	8013e74 <__ssvfiscanf_r+0x240>
 8013e6e:	3301      	adds	r3, #1
 8013e70:	6023      	str	r3, [r4, #0]
 8013e72:	e787      	b.n	8013d84 <__ssvfiscanf_r+0x150>
 8013e74:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013e76:	4621      	mov	r1, r4
 8013e78:	4630      	mov	r0, r6
 8013e7a:	4798      	blx	r3
 8013e7c:	2800      	cmp	r0, #0
 8013e7e:	d081      	beq.n	8013d84 <__ssvfiscanf_r+0x150>
 8013e80:	e7b6      	b.n	8013df0 <__ssvfiscanf_r+0x1bc>
 8013e82:	2b04      	cmp	r3, #4
 8013e84:	dc06      	bgt.n	8013e94 <__ssvfiscanf_r+0x260>
 8013e86:	466b      	mov	r3, sp
 8013e88:	4622      	mov	r2, r4
 8013e8a:	a941      	add	r1, sp, #260	; 0x104
 8013e8c:	4630      	mov	r0, r6
 8013e8e:	f000 f9c5 	bl	801421c <_scanf_i>
 8013e92:	e788      	b.n	8013da6 <__ssvfiscanf_r+0x172>
 8013e94:	4b0e      	ldr	r3, [pc, #56]	; (8013ed0 <__ssvfiscanf_r+0x29c>)
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	f43f aefc 	beq.w	8013c94 <__ssvfiscanf_r+0x60>
 8013e9c:	466b      	mov	r3, sp
 8013e9e:	4622      	mov	r2, r4
 8013ea0:	a941      	add	r1, sp, #260	; 0x104
 8013ea2:	4630      	mov	r0, r6
 8013ea4:	f7fc f9e4 	bl	8010270 <_scanf_float>
 8013ea8:	e77d      	b.n	8013da6 <__ssvfiscanf_r+0x172>
 8013eaa:	89a3      	ldrh	r3, [r4, #12]
 8013eac:	f013 0f40 	tst.w	r3, #64	; 0x40
 8013eb0:	bf18      	it	ne
 8013eb2:	f04f 30ff 	movne.w	r0, #4294967295
 8013eb6:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8013eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ebe:	9844      	ldr	r0, [sp, #272]	; 0x110
 8013ec0:	e7f9      	b.n	8013eb6 <__ssvfiscanf_r+0x282>
 8013ec2:	bf00      	nop
 8013ec4:	08013b81 	.word	0x08013b81
 8013ec8:	08013bfb 	.word	0x08013bfb
 8013ecc:	08014eea 	.word	0x08014eea
 8013ed0:	08010271 	.word	0x08010271

08013ed4 <__sfputc_r>:
 8013ed4:	6893      	ldr	r3, [r2, #8]
 8013ed6:	3b01      	subs	r3, #1
 8013ed8:	2b00      	cmp	r3, #0
 8013eda:	b410      	push	{r4}
 8013edc:	6093      	str	r3, [r2, #8]
 8013ede:	da08      	bge.n	8013ef2 <__sfputc_r+0x1e>
 8013ee0:	6994      	ldr	r4, [r2, #24]
 8013ee2:	42a3      	cmp	r3, r4
 8013ee4:	db01      	blt.n	8013eea <__sfputc_r+0x16>
 8013ee6:	290a      	cmp	r1, #10
 8013ee8:	d103      	bne.n	8013ef2 <__sfputc_r+0x1e>
 8013eea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013eee:	f7fd bbbd 	b.w	801166c <__swbuf_r>
 8013ef2:	6813      	ldr	r3, [r2, #0]
 8013ef4:	1c58      	adds	r0, r3, #1
 8013ef6:	6010      	str	r0, [r2, #0]
 8013ef8:	7019      	strb	r1, [r3, #0]
 8013efa:	4608      	mov	r0, r1
 8013efc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013f00:	4770      	bx	lr

08013f02 <__sfputs_r>:
 8013f02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f04:	4606      	mov	r6, r0
 8013f06:	460f      	mov	r7, r1
 8013f08:	4614      	mov	r4, r2
 8013f0a:	18d5      	adds	r5, r2, r3
 8013f0c:	42ac      	cmp	r4, r5
 8013f0e:	d101      	bne.n	8013f14 <__sfputs_r+0x12>
 8013f10:	2000      	movs	r0, #0
 8013f12:	e007      	b.n	8013f24 <__sfputs_r+0x22>
 8013f14:	463a      	mov	r2, r7
 8013f16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013f1a:	4630      	mov	r0, r6
 8013f1c:	f7ff ffda 	bl	8013ed4 <__sfputc_r>
 8013f20:	1c43      	adds	r3, r0, #1
 8013f22:	d1f3      	bne.n	8013f0c <__sfputs_r+0xa>
 8013f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013f28 <_vfiprintf_r>:
 8013f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f2c:	460c      	mov	r4, r1
 8013f2e:	b09d      	sub	sp, #116	; 0x74
 8013f30:	4617      	mov	r7, r2
 8013f32:	461d      	mov	r5, r3
 8013f34:	4606      	mov	r6, r0
 8013f36:	b118      	cbz	r0, 8013f40 <_vfiprintf_r+0x18>
 8013f38:	6983      	ldr	r3, [r0, #24]
 8013f3a:	b90b      	cbnz	r3, 8013f40 <_vfiprintf_r+0x18>
 8013f3c:	f7fe fbac 	bl	8012698 <__sinit>
 8013f40:	4b7c      	ldr	r3, [pc, #496]	; (8014134 <_vfiprintf_r+0x20c>)
 8013f42:	429c      	cmp	r4, r3
 8013f44:	d158      	bne.n	8013ff8 <_vfiprintf_r+0xd0>
 8013f46:	6874      	ldr	r4, [r6, #4]
 8013f48:	89a3      	ldrh	r3, [r4, #12]
 8013f4a:	0718      	lsls	r0, r3, #28
 8013f4c:	d55e      	bpl.n	801400c <_vfiprintf_r+0xe4>
 8013f4e:	6923      	ldr	r3, [r4, #16]
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	d05b      	beq.n	801400c <_vfiprintf_r+0xe4>
 8013f54:	2300      	movs	r3, #0
 8013f56:	9309      	str	r3, [sp, #36]	; 0x24
 8013f58:	2320      	movs	r3, #32
 8013f5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013f5e:	2330      	movs	r3, #48	; 0x30
 8013f60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013f64:	9503      	str	r5, [sp, #12]
 8013f66:	f04f 0b01 	mov.w	fp, #1
 8013f6a:	46b8      	mov	r8, r7
 8013f6c:	4645      	mov	r5, r8
 8013f6e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013f72:	b10b      	cbz	r3, 8013f78 <_vfiprintf_r+0x50>
 8013f74:	2b25      	cmp	r3, #37	; 0x25
 8013f76:	d154      	bne.n	8014022 <_vfiprintf_r+0xfa>
 8013f78:	ebb8 0a07 	subs.w	sl, r8, r7
 8013f7c:	d00b      	beq.n	8013f96 <_vfiprintf_r+0x6e>
 8013f7e:	4653      	mov	r3, sl
 8013f80:	463a      	mov	r2, r7
 8013f82:	4621      	mov	r1, r4
 8013f84:	4630      	mov	r0, r6
 8013f86:	f7ff ffbc 	bl	8013f02 <__sfputs_r>
 8013f8a:	3001      	adds	r0, #1
 8013f8c:	f000 80c2 	beq.w	8014114 <_vfiprintf_r+0x1ec>
 8013f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f92:	4453      	add	r3, sl
 8013f94:	9309      	str	r3, [sp, #36]	; 0x24
 8013f96:	f898 3000 	ldrb.w	r3, [r8]
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	f000 80ba 	beq.w	8014114 <_vfiprintf_r+0x1ec>
 8013fa0:	2300      	movs	r3, #0
 8013fa2:	f04f 32ff 	mov.w	r2, #4294967295
 8013fa6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013faa:	9304      	str	r3, [sp, #16]
 8013fac:	9307      	str	r3, [sp, #28]
 8013fae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013fb2:	931a      	str	r3, [sp, #104]	; 0x68
 8013fb4:	46a8      	mov	r8, r5
 8013fb6:	2205      	movs	r2, #5
 8013fb8:	f818 1b01 	ldrb.w	r1, [r8], #1
 8013fbc:	485e      	ldr	r0, [pc, #376]	; (8014138 <_vfiprintf_r+0x210>)
 8013fbe:	f7ec f927 	bl	8000210 <memchr>
 8013fc2:	9b04      	ldr	r3, [sp, #16]
 8013fc4:	bb78      	cbnz	r0, 8014026 <_vfiprintf_r+0xfe>
 8013fc6:	06d9      	lsls	r1, r3, #27
 8013fc8:	bf44      	itt	mi
 8013fca:	2220      	movmi	r2, #32
 8013fcc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013fd0:	071a      	lsls	r2, r3, #28
 8013fd2:	bf44      	itt	mi
 8013fd4:	222b      	movmi	r2, #43	; 0x2b
 8013fd6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013fda:	782a      	ldrb	r2, [r5, #0]
 8013fdc:	2a2a      	cmp	r2, #42	; 0x2a
 8013fde:	d02a      	beq.n	8014036 <_vfiprintf_r+0x10e>
 8013fe0:	9a07      	ldr	r2, [sp, #28]
 8013fe2:	46a8      	mov	r8, r5
 8013fe4:	2000      	movs	r0, #0
 8013fe6:	250a      	movs	r5, #10
 8013fe8:	4641      	mov	r1, r8
 8013fea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013fee:	3b30      	subs	r3, #48	; 0x30
 8013ff0:	2b09      	cmp	r3, #9
 8013ff2:	d969      	bls.n	80140c8 <_vfiprintf_r+0x1a0>
 8013ff4:	b360      	cbz	r0, 8014050 <_vfiprintf_r+0x128>
 8013ff6:	e024      	b.n	8014042 <_vfiprintf_r+0x11a>
 8013ff8:	4b50      	ldr	r3, [pc, #320]	; (801413c <_vfiprintf_r+0x214>)
 8013ffa:	429c      	cmp	r4, r3
 8013ffc:	d101      	bne.n	8014002 <_vfiprintf_r+0xda>
 8013ffe:	68b4      	ldr	r4, [r6, #8]
 8014000:	e7a2      	b.n	8013f48 <_vfiprintf_r+0x20>
 8014002:	4b4f      	ldr	r3, [pc, #316]	; (8014140 <_vfiprintf_r+0x218>)
 8014004:	429c      	cmp	r4, r3
 8014006:	bf08      	it	eq
 8014008:	68f4      	ldreq	r4, [r6, #12]
 801400a:	e79d      	b.n	8013f48 <_vfiprintf_r+0x20>
 801400c:	4621      	mov	r1, r4
 801400e:	4630      	mov	r0, r6
 8014010:	f7fd fb90 	bl	8011734 <__swsetup_r>
 8014014:	2800      	cmp	r0, #0
 8014016:	d09d      	beq.n	8013f54 <_vfiprintf_r+0x2c>
 8014018:	f04f 30ff 	mov.w	r0, #4294967295
 801401c:	b01d      	add	sp, #116	; 0x74
 801401e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014022:	46a8      	mov	r8, r5
 8014024:	e7a2      	b.n	8013f6c <_vfiprintf_r+0x44>
 8014026:	4a44      	ldr	r2, [pc, #272]	; (8014138 <_vfiprintf_r+0x210>)
 8014028:	1a80      	subs	r0, r0, r2
 801402a:	fa0b f000 	lsl.w	r0, fp, r0
 801402e:	4318      	orrs	r0, r3
 8014030:	9004      	str	r0, [sp, #16]
 8014032:	4645      	mov	r5, r8
 8014034:	e7be      	b.n	8013fb4 <_vfiprintf_r+0x8c>
 8014036:	9a03      	ldr	r2, [sp, #12]
 8014038:	1d11      	adds	r1, r2, #4
 801403a:	6812      	ldr	r2, [r2, #0]
 801403c:	9103      	str	r1, [sp, #12]
 801403e:	2a00      	cmp	r2, #0
 8014040:	db01      	blt.n	8014046 <_vfiprintf_r+0x11e>
 8014042:	9207      	str	r2, [sp, #28]
 8014044:	e004      	b.n	8014050 <_vfiprintf_r+0x128>
 8014046:	4252      	negs	r2, r2
 8014048:	f043 0302 	orr.w	r3, r3, #2
 801404c:	9207      	str	r2, [sp, #28]
 801404e:	9304      	str	r3, [sp, #16]
 8014050:	f898 3000 	ldrb.w	r3, [r8]
 8014054:	2b2e      	cmp	r3, #46	; 0x2e
 8014056:	d10e      	bne.n	8014076 <_vfiprintf_r+0x14e>
 8014058:	f898 3001 	ldrb.w	r3, [r8, #1]
 801405c:	2b2a      	cmp	r3, #42	; 0x2a
 801405e:	d138      	bne.n	80140d2 <_vfiprintf_r+0x1aa>
 8014060:	9b03      	ldr	r3, [sp, #12]
 8014062:	1d1a      	adds	r2, r3, #4
 8014064:	681b      	ldr	r3, [r3, #0]
 8014066:	9203      	str	r2, [sp, #12]
 8014068:	2b00      	cmp	r3, #0
 801406a:	bfb8      	it	lt
 801406c:	f04f 33ff 	movlt.w	r3, #4294967295
 8014070:	f108 0802 	add.w	r8, r8, #2
 8014074:	9305      	str	r3, [sp, #20]
 8014076:	4d33      	ldr	r5, [pc, #204]	; (8014144 <_vfiprintf_r+0x21c>)
 8014078:	f898 1000 	ldrb.w	r1, [r8]
 801407c:	2203      	movs	r2, #3
 801407e:	4628      	mov	r0, r5
 8014080:	f7ec f8c6 	bl	8000210 <memchr>
 8014084:	b140      	cbz	r0, 8014098 <_vfiprintf_r+0x170>
 8014086:	2340      	movs	r3, #64	; 0x40
 8014088:	1b40      	subs	r0, r0, r5
 801408a:	fa03 f000 	lsl.w	r0, r3, r0
 801408e:	9b04      	ldr	r3, [sp, #16]
 8014090:	4303      	orrs	r3, r0
 8014092:	f108 0801 	add.w	r8, r8, #1
 8014096:	9304      	str	r3, [sp, #16]
 8014098:	f898 1000 	ldrb.w	r1, [r8]
 801409c:	482a      	ldr	r0, [pc, #168]	; (8014148 <_vfiprintf_r+0x220>)
 801409e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80140a2:	2206      	movs	r2, #6
 80140a4:	f108 0701 	add.w	r7, r8, #1
 80140a8:	f7ec f8b2 	bl	8000210 <memchr>
 80140ac:	2800      	cmp	r0, #0
 80140ae:	d037      	beq.n	8014120 <_vfiprintf_r+0x1f8>
 80140b0:	4b26      	ldr	r3, [pc, #152]	; (801414c <_vfiprintf_r+0x224>)
 80140b2:	bb1b      	cbnz	r3, 80140fc <_vfiprintf_r+0x1d4>
 80140b4:	9b03      	ldr	r3, [sp, #12]
 80140b6:	3307      	adds	r3, #7
 80140b8:	f023 0307 	bic.w	r3, r3, #7
 80140bc:	3308      	adds	r3, #8
 80140be:	9303      	str	r3, [sp, #12]
 80140c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80140c2:	444b      	add	r3, r9
 80140c4:	9309      	str	r3, [sp, #36]	; 0x24
 80140c6:	e750      	b.n	8013f6a <_vfiprintf_r+0x42>
 80140c8:	fb05 3202 	mla	r2, r5, r2, r3
 80140cc:	2001      	movs	r0, #1
 80140ce:	4688      	mov	r8, r1
 80140d0:	e78a      	b.n	8013fe8 <_vfiprintf_r+0xc0>
 80140d2:	2300      	movs	r3, #0
 80140d4:	f108 0801 	add.w	r8, r8, #1
 80140d8:	9305      	str	r3, [sp, #20]
 80140da:	4619      	mov	r1, r3
 80140dc:	250a      	movs	r5, #10
 80140de:	4640      	mov	r0, r8
 80140e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80140e4:	3a30      	subs	r2, #48	; 0x30
 80140e6:	2a09      	cmp	r2, #9
 80140e8:	d903      	bls.n	80140f2 <_vfiprintf_r+0x1ca>
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	d0c3      	beq.n	8014076 <_vfiprintf_r+0x14e>
 80140ee:	9105      	str	r1, [sp, #20]
 80140f0:	e7c1      	b.n	8014076 <_vfiprintf_r+0x14e>
 80140f2:	fb05 2101 	mla	r1, r5, r1, r2
 80140f6:	2301      	movs	r3, #1
 80140f8:	4680      	mov	r8, r0
 80140fa:	e7f0      	b.n	80140de <_vfiprintf_r+0x1b6>
 80140fc:	ab03      	add	r3, sp, #12
 80140fe:	9300      	str	r3, [sp, #0]
 8014100:	4622      	mov	r2, r4
 8014102:	4b13      	ldr	r3, [pc, #76]	; (8014150 <_vfiprintf_r+0x228>)
 8014104:	a904      	add	r1, sp, #16
 8014106:	4630      	mov	r0, r6
 8014108:	f7fb fcea 	bl	800fae0 <_printf_float>
 801410c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8014110:	4681      	mov	r9, r0
 8014112:	d1d5      	bne.n	80140c0 <_vfiprintf_r+0x198>
 8014114:	89a3      	ldrh	r3, [r4, #12]
 8014116:	065b      	lsls	r3, r3, #25
 8014118:	f53f af7e 	bmi.w	8014018 <_vfiprintf_r+0xf0>
 801411c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801411e:	e77d      	b.n	801401c <_vfiprintf_r+0xf4>
 8014120:	ab03      	add	r3, sp, #12
 8014122:	9300      	str	r3, [sp, #0]
 8014124:	4622      	mov	r2, r4
 8014126:	4b0a      	ldr	r3, [pc, #40]	; (8014150 <_vfiprintf_r+0x228>)
 8014128:	a904      	add	r1, sp, #16
 801412a:	4630      	mov	r0, r6
 801412c:	f7fb ff8e 	bl	801004c <_printf_i>
 8014130:	e7ec      	b.n	801410c <_vfiprintf_r+0x1e4>
 8014132:	bf00      	nop
 8014134:	08014d98 	.word	0x08014d98
 8014138:	08014ee4 	.word	0x08014ee4
 801413c:	08014db8 	.word	0x08014db8
 8014140:	08014d78 	.word	0x08014d78
 8014144:	08014eea 	.word	0x08014eea
 8014148:	08014eee 	.word	0x08014eee
 801414c:	0800fae1 	.word	0x0800fae1
 8014150:	08013f03 	.word	0x08013f03

08014154 <_scanf_chars>:
 8014154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014158:	4615      	mov	r5, r2
 801415a:	688a      	ldr	r2, [r1, #8]
 801415c:	4680      	mov	r8, r0
 801415e:	460c      	mov	r4, r1
 8014160:	b932      	cbnz	r2, 8014170 <_scanf_chars+0x1c>
 8014162:	698a      	ldr	r2, [r1, #24]
 8014164:	2a00      	cmp	r2, #0
 8014166:	bf14      	ite	ne
 8014168:	f04f 32ff 	movne.w	r2, #4294967295
 801416c:	2201      	moveq	r2, #1
 801416e:	608a      	str	r2, [r1, #8]
 8014170:	6822      	ldr	r2, [r4, #0]
 8014172:	06d1      	lsls	r1, r2, #27
 8014174:	bf5f      	itttt	pl
 8014176:	681a      	ldrpl	r2, [r3, #0]
 8014178:	1d11      	addpl	r1, r2, #4
 801417a:	6019      	strpl	r1, [r3, #0]
 801417c:	6817      	ldrpl	r7, [r2, #0]
 801417e:	2600      	movs	r6, #0
 8014180:	69a3      	ldr	r3, [r4, #24]
 8014182:	b1db      	cbz	r3, 80141bc <_scanf_chars+0x68>
 8014184:	2b01      	cmp	r3, #1
 8014186:	d107      	bne.n	8014198 <_scanf_chars+0x44>
 8014188:	682b      	ldr	r3, [r5, #0]
 801418a:	6962      	ldr	r2, [r4, #20]
 801418c:	781b      	ldrb	r3, [r3, #0]
 801418e:	5cd3      	ldrb	r3, [r2, r3]
 8014190:	b9a3      	cbnz	r3, 80141bc <_scanf_chars+0x68>
 8014192:	2e00      	cmp	r6, #0
 8014194:	d132      	bne.n	80141fc <_scanf_chars+0xa8>
 8014196:	e006      	b.n	80141a6 <_scanf_chars+0x52>
 8014198:	2b02      	cmp	r3, #2
 801419a:	d007      	beq.n	80141ac <_scanf_chars+0x58>
 801419c:	2e00      	cmp	r6, #0
 801419e:	d12d      	bne.n	80141fc <_scanf_chars+0xa8>
 80141a0:	69a3      	ldr	r3, [r4, #24]
 80141a2:	2b01      	cmp	r3, #1
 80141a4:	d12a      	bne.n	80141fc <_scanf_chars+0xa8>
 80141a6:	2001      	movs	r0, #1
 80141a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80141ac:	f7fe fe28 	bl	8012e00 <__locale_ctype_ptr>
 80141b0:	682b      	ldr	r3, [r5, #0]
 80141b2:	781b      	ldrb	r3, [r3, #0]
 80141b4:	4418      	add	r0, r3
 80141b6:	7843      	ldrb	r3, [r0, #1]
 80141b8:	071b      	lsls	r3, r3, #28
 80141ba:	d4ef      	bmi.n	801419c <_scanf_chars+0x48>
 80141bc:	6823      	ldr	r3, [r4, #0]
 80141be:	06da      	lsls	r2, r3, #27
 80141c0:	bf5e      	ittt	pl
 80141c2:	682b      	ldrpl	r3, [r5, #0]
 80141c4:	781b      	ldrbpl	r3, [r3, #0]
 80141c6:	703b      	strbpl	r3, [r7, #0]
 80141c8:	682a      	ldr	r2, [r5, #0]
 80141ca:	686b      	ldr	r3, [r5, #4]
 80141cc:	f102 0201 	add.w	r2, r2, #1
 80141d0:	602a      	str	r2, [r5, #0]
 80141d2:	68a2      	ldr	r2, [r4, #8]
 80141d4:	f103 33ff 	add.w	r3, r3, #4294967295
 80141d8:	f102 32ff 	add.w	r2, r2, #4294967295
 80141dc:	606b      	str	r3, [r5, #4]
 80141de:	f106 0601 	add.w	r6, r6, #1
 80141e2:	bf58      	it	pl
 80141e4:	3701      	addpl	r7, #1
 80141e6:	60a2      	str	r2, [r4, #8]
 80141e8:	b142      	cbz	r2, 80141fc <_scanf_chars+0xa8>
 80141ea:	2b00      	cmp	r3, #0
 80141ec:	dcc8      	bgt.n	8014180 <_scanf_chars+0x2c>
 80141ee:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80141f2:	4629      	mov	r1, r5
 80141f4:	4640      	mov	r0, r8
 80141f6:	4798      	blx	r3
 80141f8:	2800      	cmp	r0, #0
 80141fa:	d0c1      	beq.n	8014180 <_scanf_chars+0x2c>
 80141fc:	6823      	ldr	r3, [r4, #0]
 80141fe:	f013 0310 	ands.w	r3, r3, #16
 8014202:	d105      	bne.n	8014210 <_scanf_chars+0xbc>
 8014204:	68e2      	ldr	r2, [r4, #12]
 8014206:	3201      	adds	r2, #1
 8014208:	60e2      	str	r2, [r4, #12]
 801420a:	69a2      	ldr	r2, [r4, #24]
 801420c:	b102      	cbz	r2, 8014210 <_scanf_chars+0xbc>
 801420e:	703b      	strb	r3, [r7, #0]
 8014210:	6923      	ldr	r3, [r4, #16]
 8014212:	441e      	add	r6, r3
 8014214:	6126      	str	r6, [r4, #16]
 8014216:	2000      	movs	r0, #0
 8014218:	e7c6      	b.n	80141a8 <_scanf_chars+0x54>
	...

0801421c <_scanf_i>:
 801421c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014220:	469a      	mov	sl, r3
 8014222:	4b74      	ldr	r3, [pc, #464]	; (80143f4 <_scanf_i+0x1d8>)
 8014224:	460c      	mov	r4, r1
 8014226:	4683      	mov	fp, r0
 8014228:	4616      	mov	r6, r2
 801422a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801422e:	b087      	sub	sp, #28
 8014230:	ab03      	add	r3, sp, #12
 8014232:	68a7      	ldr	r7, [r4, #8]
 8014234:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8014238:	4b6f      	ldr	r3, [pc, #444]	; (80143f8 <_scanf_i+0x1dc>)
 801423a:	69a1      	ldr	r1, [r4, #24]
 801423c:	4a6f      	ldr	r2, [pc, #444]	; (80143fc <_scanf_i+0x1e0>)
 801423e:	2903      	cmp	r1, #3
 8014240:	bf08      	it	eq
 8014242:	461a      	moveq	r2, r3
 8014244:	1e7b      	subs	r3, r7, #1
 8014246:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 801424a:	bf84      	itt	hi
 801424c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8014250:	60a3      	strhi	r3, [r4, #8]
 8014252:	6823      	ldr	r3, [r4, #0]
 8014254:	9200      	str	r2, [sp, #0]
 8014256:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801425a:	bf88      	it	hi
 801425c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8014260:	f104 091c 	add.w	r9, r4, #28
 8014264:	6023      	str	r3, [r4, #0]
 8014266:	bf8c      	ite	hi
 8014268:	197f      	addhi	r7, r7, r5
 801426a:	2700      	movls	r7, #0
 801426c:	464b      	mov	r3, r9
 801426e:	f04f 0800 	mov.w	r8, #0
 8014272:	9301      	str	r3, [sp, #4]
 8014274:	6831      	ldr	r1, [r6, #0]
 8014276:	ab03      	add	r3, sp, #12
 8014278:	2202      	movs	r2, #2
 801427a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801427e:	7809      	ldrb	r1, [r1, #0]
 8014280:	f7eb ffc6 	bl	8000210 <memchr>
 8014284:	9b01      	ldr	r3, [sp, #4]
 8014286:	b330      	cbz	r0, 80142d6 <_scanf_i+0xba>
 8014288:	f1b8 0f01 	cmp.w	r8, #1
 801428c:	d15a      	bne.n	8014344 <_scanf_i+0x128>
 801428e:	6862      	ldr	r2, [r4, #4]
 8014290:	b92a      	cbnz	r2, 801429e <_scanf_i+0x82>
 8014292:	6822      	ldr	r2, [r4, #0]
 8014294:	2108      	movs	r1, #8
 8014296:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801429a:	6061      	str	r1, [r4, #4]
 801429c:	6022      	str	r2, [r4, #0]
 801429e:	6822      	ldr	r2, [r4, #0]
 80142a0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80142a4:	6022      	str	r2, [r4, #0]
 80142a6:	68a2      	ldr	r2, [r4, #8]
 80142a8:	1e51      	subs	r1, r2, #1
 80142aa:	60a1      	str	r1, [r4, #8]
 80142ac:	b19a      	cbz	r2, 80142d6 <_scanf_i+0xba>
 80142ae:	6832      	ldr	r2, [r6, #0]
 80142b0:	1c51      	adds	r1, r2, #1
 80142b2:	6031      	str	r1, [r6, #0]
 80142b4:	7812      	ldrb	r2, [r2, #0]
 80142b6:	701a      	strb	r2, [r3, #0]
 80142b8:	1c5d      	adds	r5, r3, #1
 80142ba:	6873      	ldr	r3, [r6, #4]
 80142bc:	3b01      	subs	r3, #1
 80142be:	2b00      	cmp	r3, #0
 80142c0:	6073      	str	r3, [r6, #4]
 80142c2:	dc07      	bgt.n	80142d4 <_scanf_i+0xb8>
 80142c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80142c8:	4631      	mov	r1, r6
 80142ca:	4658      	mov	r0, fp
 80142cc:	4798      	blx	r3
 80142ce:	2800      	cmp	r0, #0
 80142d0:	f040 8086 	bne.w	80143e0 <_scanf_i+0x1c4>
 80142d4:	462b      	mov	r3, r5
 80142d6:	f108 0801 	add.w	r8, r8, #1
 80142da:	f1b8 0f03 	cmp.w	r8, #3
 80142de:	d1c8      	bne.n	8014272 <_scanf_i+0x56>
 80142e0:	6862      	ldr	r2, [r4, #4]
 80142e2:	b90a      	cbnz	r2, 80142e8 <_scanf_i+0xcc>
 80142e4:	220a      	movs	r2, #10
 80142e6:	6062      	str	r2, [r4, #4]
 80142e8:	6862      	ldr	r2, [r4, #4]
 80142ea:	4945      	ldr	r1, [pc, #276]	; (8014400 <_scanf_i+0x1e4>)
 80142ec:	6960      	ldr	r0, [r4, #20]
 80142ee:	9301      	str	r3, [sp, #4]
 80142f0:	1a89      	subs	r1, r1, r2
 80142f2:	f000 f8a9 	bl	8014448 <__sccl>
 80142f6:	9b01      	ldr	r3, [sp, #4]
 80142f8:	f04f 0800 	mov.w	r8, #0
 80142fc:	461d      	mov	r5, r3
 80142fe:	68a3      	ldr	r3, [r4, #8]
 8014300:	6822      	ldr	r2, [r4, #0]
 8014302:	2b00      	cmp	r3, #0
 8014304:	d03a      	beq.n	801437c <_scanf_i+0x160>
 8014306:	6831      	ldr	r1, [r6, #0]
 8014308:	6960      	ldr	r0, [r4, #20]
 801430a:	f891 c000 	ldrb.w	ip, [r1]
 801430e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8014312:	2800      	cmp	r0, #0
 8014314:	d032      	beq.n	801437c <_scanf_i+0x160>
 8014316:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801431a:	d121      	bne.n	8014360 <_scanf_i+0x144>
 801431c:	0510      	lsls	r0, r2, #20
 801431e:	d51f      	bpl.n	8014360 <_scanf_i+0x144>
 8014320:	f108 0801 	add.w	r8, r8, #1
 8014324:	b117      	cbz	r7, 801432c <_scanf_i+0x110>
 8014326:	3301      	adds	r3, #1
 8014328:	3f01      	subs	r7, #1
 801432a:	60a3      	str	r3, [r4, #8]
 801432c:	6873      	ldr	r3, [r6, #4]
 801432e:	3b01      	subs	r3, #1
 8014330:	2b00      	cmp	r3, #0
 8014332:	6073      	str	r3, [r6, #4]
 8014334:	dd1b      	ble.n	801436e <_scanf_i+0x152>
 8014336:	6833      	ldr	r3, [r6, #0]
 8014338:	3301      	adds	r3, #1
 801433a:	6033      	str	r3, [r6, #0]
 801433c:	68a3      	ldr	r3, [r4, #8]
 801433e:	3b01      	subs	r3, #1
 8014340:	60a3      	str	r3, [r4, #8]
 8014342:	e7dc      	b.n	80142fe <_scanf_i+0xe2>
 8014344:	f1b8 0f02 	cmp.w	r8, #2
 8014348:	d1ad      	bne.n	80142a6 <_scanf_i+0x8a>
 801434a:	6822      	ldr	r2, [r4, #0]
 801434c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8014350:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8014354:	d1bf      	bne.n	80142d6 <_scanf_i+0xba>
 8014356:	2110      	movs	r1, #16
 8014358:	6061      	str	r1, [r4, #4]
 801435a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801435e:	e7a1      	b.n	80142a4 <_scanf_i+0x88>
 8014360:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8014364:	6022      	str	r2, [r4, #0]
 8014366:	780b      	ldrb	r3, [r1, #0]
 8014368:	702b      	strb	r3, [r5, #0]
 801436a:	3501      	adds	r5, #1
 801436c:	e7de      	b.n	801432c <_scanf_i+0x110>
 801436e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8014372:	4631      	mov	r1, r6
 8014374:	4658      	mov	r0, fp
 8014376:	4798      	blx	r3
 8014378:	2800      	cmp	r0, #0
 801437a:	d0df      	beq.n	801433c <_scanf_i+0x120>
 801437c:	6823      	ldr	r3, [r4, #0]
 801437e:	05d9      	lsls	r1, r3, #23
 8014380:	d50c      	bpl.n	801439c <_scanf_i+0x180>
 8014382:	454d      	cmp	r5, r9
 8014384:	d908      	bls.n	8014398 <_scanf_i+0x17c>
 8014386:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801438a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801438e:	4632      	mov	r2, r6
 8014390:	4658      	mov	r0, fp
 8014392:	4798      	blx	r3
 8014394:	1e6f      	subs	r7, r5, #1
 8014396:	463d      	mov	r5, r7
 8014398:	454d      	cmp	r5, r9
 801439a:	d029      	beq.n	80143f0 <_scanf_i+0x1d4>
 801439c:	6822      	ldr	r2, [r4, #0]
 801439e:	f012 0210 	ands.w	r2, r2, #16
 80143a2:	d113      	bne.n	80143cc <_scanf_i+0x1b0>
 80143a4:	702a      	strb	r2, [r5, #0]
 80143a6:	6863      	ldr	r3, [r4, #4]
 80143a8:	9e00      	ldr	r6, [sp, #0]
 80143aa:	4649      	mov	r1, r9
 80143ac:	4658      	mov	r0, fp
 80143ae:	47b0      	blx	r6
 80143b0:	f8da 3000 	ldr.w	r3, [sl]
 80143b4:	6821      	ldr	r1, [r4, #0]
 80143b6:	1d1a      	adds	r2, r3, #4
 80143b8:	f8ca 2000 	str.w	r2, [sl]
 80143bc:	f011 0f20 	tst.w	r1, #32
 80143c0:	681b      	ldr	r3, [r3, #0]
 80143c2:	d010      	beq.n	80143e6 <_scanf_i+0x1ca>
 80143c4:	6018      	str	r0, [r3, #0]
 80143c6:	68e3      	ldr	r3, [r4, #12]
 80143c8:	3301      	adds	r3, #1
 80143ca:	60e3      	str	r3, [r4, #12]
 80143cc:	eba5 0509 	sub.w	r5, r5, r9
 80143d0:	44a8      	add	r8, r5
 80143d2:	6925      	ldr	r5, [r4, #16]
 80143d4:	4445      	add	r5, r8
 80143d6:	6125      	str	r5, [r4, #16]
 80143d8:	2000      	movs	r0, #0
 80143da:	b007      	add	sp, #28
 80143dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143e0:	f04f 0800 	mov.w	r8, #0
 80143e4:	e7ca      	b.n	801437c <_scanf_i+0x160>
 80143e6:	07ca      	lsls	r2, r1, #31
 80143e8:	bf4c      	ite	mi
 80143ea:	8018      	strhmi	r0, [r3, #0]
 80143ec:	6018      	strpl	r0, [r3, #0]
 80143ee:	e7ea      	b.n	80143c6 <_scanf_i+0x1aa>
 80143f0:	2001      	movs	r0, #1
 80143f2:	e7f2      	b.n	80143da <_scanf_i+0x1be>
 80143f4:	08014858 	.word	0x08014858
 80143f8:	08011609 	.word	0x08011609
 80143fc:	080145c5 	.word	0x080145c5
 8014400:	08014f05 	.word	0x08014f05

08014404 <_read_r>:
 8014404:	b538      	push	{r3, r4, r5, lr}
 8014406:	4c07      	ldr	r4, [pc, #28]	; (8014424 <_read_r+0x20>)
 8014408:	4605      	mov	r5, r0
 801440a:	4608      	mov	r0, r1
 801440c:	4611      	mov	r1, r2
 801440e:	2200      	movs	r2, #0
 8014410:	6022      	str	r2, [r4, #0]
 8014412:	461a      	mov	r2, r3
 8014414:	f7ef fdd2 	bl	8003fbc <_read>
 8014418:	1c43      	adds	r3, r0, #1
 801441a:	d102      	bne.n	8014422 <_read_r+0x1e>
 801441c:	6823      	ldr	r3, [r4, #0]
 801441e:	b103      	cbz	r3, 8014422 <_read_r+0x1e>
 8014420:	602b      	str	r3, [r5, #0]
 8014422:	bd38      	pop	{r3, r4, r5, pc}
 8014424:	200050a0 	.word	0x200050a0

08014428 <_sbrk_r>:
 8014428:	b538      	push	{r3, r4, r5, lr}
 801442a:	4c06      	ldr	r4, [pc, #24]	; (8014444 <_sbrk_r+0x1c>)
 801442c:	2300      	movs	r3, #0
 801442e:	4605      	mov	r5, r0
 8014430:	4608      	mov	r0, r1
 8014432:	6023      	str	r3, [r4, #0]
 8014434:	f7ef fe14 	bl	8004060 <_sbrk>
 8014438:	1c43      	adds	r3, r0, #1
 801443a:	d102      	bne.n	8014442 <_sbrk_r+0x1a>
 801443c:	6823      	ldr	r3, [r4, #0]
 801443e:	b103      	cbz	r3, 8014442 <_sbrk_r+0x1a>
 8014440:	602b      	str	r3, [r5, #0]
 8014442:	bd38      	pop	{r3, r4, r5, pc}
 8014444:	200050a0 	.word	0x200050a0

08014448 <__sccl>:
 8014448:	b570      	push	{r4, r5, r6, lr}
 801444a:	780b      	ldrb	r3, [r1, #0]
 801444c:	2b5e      	cmp	r3, #94	; 0x5e
 801444e:	bf13      	iteet	ne
 8014450:	1c4a      	addne	r2, r1, #1
 8014452:	1c8a      	addeq	r2, r1, #2
 8014454:	784b      	ldrbeq	r3, [r1, #1]
 8014456:	2100      	movne	r1, #0
 8014458:	bf08      	it	eq
 801445a:	2101      	moveq	r1, #1
 801445c:	1e44      	subs	r4, r0, #1
 801445e:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8014462:	f804 1f01 	strb.w	r1, [r4, #1]!
 8014466:	42ac      	cmp	r4, r5
 8014468:	d1fb      	bne.n	8014462 <__sccl+0x1a>
 801446a:	b913      	cbnz	r3, 8014472 <__sccl+0x2a>
 801446c:	3a01      	subs	r2, #1
 801446e:	4610      	mov	r0, r2
 8014470:	bd70      	pop	{r4, r5, r6, pc}
 8014472:	f081 0401 	eor.w	r4, r1, #1
 8014476:	54c4      	strb	r4, [r0, r3]
 8014478:	1c51      	adds	r1, r2, #1
 801447a:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 801447e:	2d2d      	cmp	r5, #45	; 0x2d
 8014480:	f101 36ff 	add.w	r6, r1, #4294967295
 8014484:	460a      	mov	r2, r1
 8014486:	d006      	beq.n	8014496 <__sccl+0x4e>
 8014488:	2d5d      	cmp	r5, #93	; 0x5d
 801448a:	d0f0      	beq.n	801446e <__sccl+0x26>
 801448c:	b90d      	cbnz	r5, 8014492 <__sccl+0x4a>
 801448e:	4632      	mov	r2, r6
 8014490:	e7ed      	b.n	801446e <__sccl+0x26>
 8014492:	462b      	mov	r3, r5
 8014494:	e7ef      	b.n	8014476 <__sccl+0x2e>
 8014496:	780e      	ldrb	r6, [r1, #0]
 8014498:	2e5d      	cmp	r6, #93	; 0x5d
 801449a:	d0fa      	beq.n	8014492 <__sccl+0x4a>
 801449c:	42b3      	cmp	r3, r6
 801449e:	dcf8      	bgt.n	8014492 <__sccl+0x4a>
 80144a0:	3301      	adds	r3, #1
 80144a2:	429e      	cmp	r6, r3
 80144a4:	54c4      	strb	r4, [r0, r3]
 80144a6:	dcfb      	bgt.n	80144a0 <__sccl+0x58>
 80144a8:	3102      	adds	r1, #2
 80144aa:	e7e6      	b.n	801447a <__sccl+0x32>

080144ac <strncmp>:
 80144ac:	b510      	push	{r4, lr}
 80144ae:	b16a      	cbz	r2, 80144cc <strncmp+0x20>
 80144b0:	3901      	subs	r1, #1
 80144b2:	1884      	adds	r4, r0, r2
 80144b4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80144b8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80144bc:	4293      	cmp	r3, r2
 80144be:	d103      	bne.n	80144c8 <strncmp+0x1c>
 80144c0:	42a0      	cmp	r0, r4
 80144c2:	d001      	beq.n	80144c8 <strncmp+0x1c>
 80144c4:	2b00      	cmp	r3, #0
 80144c6:	d1f5      	bne.n	80144b4 <strncmp+0x8>
 80144c8:	1a98      	subs	r0, r3, r2
 80144ca:	bd10      	pop	{r4, pc}
 80144cc:	4610      	mov	r0, r2
 80144ce:	e7fc      	b.n	80144ca <strncmp+0x1e>

080144d0 <_strtoul_l.isra.0>:
 80144d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80144d4:	4680      	mov	r8, r0
 80144d6:	4689      	mov	r9, r1
 80144d8:	4692      	mov	sl, r2
 80144da:	461e      	mov	r6, r3
 80144dc:	460f      	mov	r7, r1
 80144de:	463d      	mov	r5, r7
 80144e0:	9808      	ldr	r0, [sp, #32]
 80144e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80144e6:	f7fe fc87 	bl	8012df8 <__locale_ctype_ptr_l>
 80144ea:	4420      	add	r0, r4
 80144ec:	7843      	ldrb	r3, [r0, #1]
 80144ee:	f013 0308 	ands.w	r3, r3, #8
 80144f2:	d130      	bne.n	8014556 <_strtoul_l.isra.0+0x86>
 80144f4:	2c2d      	cmp	r4, #45	; 0x2d
 80144f6:	d130      	bne.n	801455a <_strtoul_l.isra.0+0x8a>
 80144f8:	787c      	ldrb	r4, [r7, #1]
 80144fa:	1cbd      	adds	r5, r7, #2
 80144fc:	2101      	movs	r1, #1
 80144fe:	2e00      	cmp	r6, #0
 8014500:	d05c      	beq.n	80145bc <_strtoul_l.isra.0+0xec>
 8014502:	2e10      	cmp	r6, #16
 8014504:	d109      	bne.n	801451a <_strtoul_l.isra.0+0x4a>
 8014506:	2c30      	cmp	r4, #48	; 0x30
 8014508:	d107      	bne.n	801451a <_strtoul_l.isra.0+0x4a>
 801450a:	782b      	ldrb	r3, [r5, #0]
 801450c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014510:	2b58      	cmp	r3, #88	; 0x58
 8014512:	d14e      	bne.n	80145b2 <_strtoul_l.isra.0+0xe2>
 8014514:	786c      	ldrb	r4, [r5, #1]
 8014516:	2610      	movs	r6, #16
 8014518:	3502      	adds	r5, #2
 801451a:	f04f 32ff 	mov.w	r2, #4294967295
 801451e:	2300      	movs	r3, #0
 8014520:	fbb2 f2f6 	udiv	r2, r2, r6
 8014524:	fb06 fc02 	mul.w	ip, r6, r2
 8014528:	ea6f 0c0c 	mvn.w	ip, ip
 801452c:	4618      	mov	r0, r3
 801452e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8014532:	2f09      	cmp	r7, #9
 8014534:	d817      	bhi.n	8014566 <_strtoul_l.isra.0+0x96>
 8014536:	463c      	mov	r4, r7
 8014538:	42a6      	cmp	r6, r4
 801453a:	dd23      	ble.n	8014584 <_strtoul_l.isra.0+0xb4>
 801453c:	2b00      	cmp	r3, #0
 801453e:	db1e      	blt.n	801457e <_strtoul_l.isra.0+0xae>
 8014540:	4282      	cmp	r2, r0
 8014542:	d31c      	bcc.n	801457e <_strtoul_l.isra.0+0xae>
 8014544:	d101      	bne.n	801454a <_strtoul_l.isra.0+0x7a>
 8014546:	45a4      	cmp	ip, r4
 8014548:	db19      	blt.n	801457e <_strtoul_l.isra.0+0xae>
 801454a:	fb00 4006 	mla	r0, r0, r6, r4
 801454e:	2301      	movs	r3, #1
 8014550:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014554:	e7eb      	b.n	801452e <_strtoul_l.isra.0+0x5e>
 8014556:	462f      	mov	r7, r5
 8014558:	e7c1      	b.n	80144de <_strtoul_l.isra.0+0xe>
 801455a:	2c2b      	cmp	r4, #43	; 0x2b
 801455c:	bf04      	itt	eq
 801455e:	1cbd      	addeq	r5, r7, #2
 8014560:	787c      	ldrbeq	r4, [r7, #1]
 8014562:	4619      	mov	r1, r3
 8014564:	e7cb      	b.n	80144fe <_strtoul_l.isra.0+0x2e>
 8014566:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801456a:	2f19      	cmp	r7, #25
 801456c:	d801      	bhi.n	8014572 <_strtoul_l.isra.0+0xa2>
 801456e:	3c37      	subs	r4, #55	; 0x37
 8014570:	e7e2      	b.n	8014538 <_strtoul_l.isra.0+0x68>
 8014572:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8014576:	2f19      	cmp	r7, #25
 8014578:	d804      	bhi.n	8014584 <_strtoul_l.isra.0+0xb4>
 801457a:	3c57      	subs	r4, #87	; 0x57
 801457c:	e7dc      	b.n	8014538 <_strtoul_l.isra.0+0x68>
 801457e:	f04f 33ff 	mov.w	r3, #4294967295
 8014582:	e7e5      	b.n	8014550 <_strtoul_l.isra.0+0x80>
 8014584:	2b00      	cmp	r3, #0
 8014586:	da09      	bge.n	801459c <_strtoul_l.isra.0+0xcc>
 8014588:	2322      	movs	r3, #34	; 0x22
 801458a:	f8c8 3000 	str.w	r3, [r8]
 801458e:	f04f 30ff 	mov.w	r0, #4294967295
 8014592:	f1ba 0f00 	cmp.w	sl, #0
 8014596:	d107      	bne.n	80145a8 <_strtoul_l.isra.0+0xd8>
 8014598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801459c:	b101      	cbz	r1, 80145a0 <_strtoul_l.isra.0+0xd0>
 801459e:	4240      	negs	r0, r0
 80145a0:	f1ba 0f00 	cmp.w	sl, #0
 80145a4:	d0f8      	beq.n	8014598 <_strtoul_l.isra.0+0xc8>
 80145a6:	b10b      	cbz	r3, 80145ac <_strtoul_l.isra.0+0xdc>
 80145a8:	f105 39ff 	add.w	r9, r5, #4294967295
 80145ac:	f8ca 9000 	str.w	r9, [sl]
 80145b0:	e7f2      	b.n	8014598 <_strtoul_l.isra.0+0xc8>
 80145b2:	2430      	movs	r4, #48	; 0x30
 80145b4:	2e00      	cmp	r6, #0
 80145b6:	d1b0      	bne.n	801451a <_strtoul_l.isra.0+0x4a>
 80145b8:	2608      	movs	r6, #8
 80145ba:	e7ae      	b.n	801451a <_strtoul_l.isra.0+0x4a>
 80145bc:	2c30      	cmp	r4, #48	; 0x30
 80145be:	d0a4      	beq.n	801450a <_strtoul_l.isra.0+0x3a>
 80145c0:	260a      	movs	r6, #10
 80145c2:	e7aa      	b.n	801451a <_strtoul_l.isra.0+0x4a>

080145c4 <_strtoul_r>:
 80145c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80145c6:	4c06      	ldr	r4, [pc, #24]	; (80145e0 <_strtoul_r+0x1c>)
 80145c8:	4d06      	ldr	r5, [pc, #24]	; (80145e4 <_strtoul_r+0x20>)
 80145ca:	6824      	ldr	r4, [r4, #0]
 80145cc:	6a24      	ldr	r4, [r4, #32]
 80145ce:	2c00      	cmp	r4, #0
 80145d0:	bf08      	it	eq
 80145d2:	462c      	moveq	r4, r5
 80145d4:	9400      	str	r4, [sp, #0]
 80145d6:	f7ff ff7b 	bl	80144d0 <_strtoul_l.isra.0>
 80145da:	b003      	add	sp, #12
 80145dc:	bd30      	pop	{r4, r5, pc}
 80145de:	bf00      	nop
 80145e0:	2000000c 	.word	0x2000000c
 80145e4:	20000070 	.word	0x20000070

080145e8 <__submore>:
 80145e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80145ec:	460c      	mov	r4, r1
 80145ee:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80145f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80145f4:	4299      	cmp	r1, r3
 80145f6:	d11d      	bne.n	8014634 <__submore+0x4c>
 80145f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80145fc:	f7ff f914 	bl	8013828 <_malloc_r>
 8014600:	b918      	cbnz	r0, 801460a <__submore+0x22>
 8014602:	f04f 30ff 	mov.w	r0, #4294967295
 8014606:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801460a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801460e:	63a3      	str	r3, [r4, #56]	; 0x38
 8014610:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8014614:	6360      	str	r0, [r4, #52]	; 0x34
 8014616:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801461a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801461e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8014622:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8014626:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801462a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801462e:	6020      	str	r0, [r4, #0]
 8014630:	2000      	movs	r0, #0
 8014632:	e7e8      	b.n	8014606 <__submore+0x1e>
 8014634:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8014636:	0077      	lsls	r7, r6, #1
 8014638:	463a      	mov	r2, r7
 801463a:	f000 f85a 	bl	80146f2 <_realloc_r>
 801463e:	4605      	mov	r5, r0
 8014640:	2800      	cmp	r0, #0
 8014642:	d0de      	beq.n	8014602 <__submore+0x1a>
 8014644:	eb00 0806 	add.w	r8, r0, r6
 8014648:	4601      	mov	r1, r0
 801464a:	4632      	mov	r2, r6
 801464c:	4640      	mov	r0, r8
 801464e:	f7fe fc85 	bl	8012f5c <memcpy>
 8014652:	f8c4 8000 	str.w	r8, [r4]
 8014656:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801465a:	e7e9      	b.n	8014630 <__submore+0x48>

0801465c <__ascii_wctomb>:
 801465c:	b149      	cbz	r1, 8014672 <__ascii_wctomb+0x16>
 801465e:	2aff      	cmp	r2, #255	; 0xff
 8014660:	bf85      	ittet	hi
 8014662:	238a      	movhi	r3, #138	; 0x8a
 8014664:	6003      	strhi	r3, [r0, #0]
 8014666:	700a      	strbls	r2, [r1, #0]
 8014668:	f04f 30ff 	movhi.w	r0, #4294967295
 801466c:	bf98      	it	ls
 801466e:	2001      	movls	r0, #1
 8014670:	4770      	bx	lr
 8014672:	4608      	mov	r0, r1
 8014674:	4770      	bx	lr
	...

08014678 <_fstat_r>:
 8014678:	b538      	push	{r3, r4, r5, lr}
 801467a:	4c07      	ldr	r4, [pc, #28]	; (8014698 <_fstat_r+0x20>)
 801467c:	2300      	movs	r3, #0
 801467e:	4605      	mov	r5, r0
 8014680:	4608      	mov	r0, r1
 8014682:	4611      	mov	r1, r2
 8014684:	6023      	str	r3, [r4, #0]
 8014686:	f7ef fcc2 	bl	800400e <_fstat>
 801468a:	1c43      	adds	r3, r0, #1
 801468c:	d102      	bne.n	8014694 <_fstat_r+0x1c>
 801468e:	6823      	ldr	r3, [r4, #0]
 8014690:	b103      	cbz	r3, 8014694 <_fstat_r+0x1c>
 8014692:	602b      	str	r3, [r5, #0]
 8014694:	bd38      	pop	{r3, r4, r5, pc}
 8014696:	bf00      	nop
 8014698:	200050a0 	.word	0x200050a0

0801469c <_isatty_r>:
 801469c:	b538      	push	{r3, r4, r5, lr}
 801469e:	4c06      	ldr	r4, [pc, #24]	; (80146b8 <_isatty_r+0x1c>)
 80146a0:	2300      	movs	r3, #0
 80146a2:	4605      	mov	r5, r0
 80146a4:	4608      	mov	r0, r1
 80146a6:	6023      	str	r3, [r4, #0]
 80146a8:	f7ef fcc1 	bl	800402e <_isatty>
 80146ac:	1c43      	adds	r3, r0, #1
 80146ae:	d102      	bne.n	80146b6 <_isatty_r+0x1a>
 80146b0:	6823      	ldr	r3, [r4, #0]
 80146b2:	b103      	cbz	r3, 80146b6 <_isatty_r+0x1a>
 80146b4:	602b      	str	r3, [r5, #0]
 80146b6:	bd38      	pop	{r3, r4, r5, pc}
 80146b8:	200050a0 	.word	0x200050a0

080146bc <memmove>:
 80146bc:	4288      	cmp	r0, r1
 80146be:	b510      	push	{r4, lr}
 80146c0:	eb01 0302 	add.w	r3, r1, r2
 80146c4:	d807      	bhi.n	80146d6 <memmove+0x1a>
 80146c6:	1e42      	subs	r2, r0, #1
 80146c8:	4299      	cmp	r1, r3
 80146ca:	d00a      	beq.n	80146e2 <memmove+0x26>
 80146cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80146d0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80146d4:	e7f8      	b.n	80146c8 <memmove+0xc>
 80146d6:	4283      	cmp	r3, r0
 80146d8:	d9f5      	bls.n	80146c6 <memmove+0xa>
 80146da:	1881      	adds	r1, r0, r2
 80146dc:	1ad2      	subs	r2, r2, r3
 80146de:	42d3      	cmn	r3, r2
 80146e0:	d100      	bne.n	80146e4 <memmove+0x28>
 80146e2:	bd10      	pop	{r4, pc}
 80146e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80146e8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80146ec:	e7f7      	b.n	80146de <memmove+0x22>

080146ee <__malloc_lock>:
 80146ee:	4770      	bx	lr

080146f0 <__malloc_unlock>:
 80146f0:	4770      	bx	lr

080146f2 <_realloc_r>:
 80146f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80146f4:	4607      	mov	r7, r0
 80146f6:	4614      	mov	r4, r2
 80146f8:	460e      	mov	r6, r1
 80146fa:	b921      	cbnz	r1, 8014706 <_realloc_r+0x14>
 80146fc:	4611      	mov	r1, r2
 80146fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8014702:	f7ff b891 	b.w	8013828 <_malloc_r>
 8014706:	b922      	cbnz	r2, 8014712 <_realloc_r+0x20>
 8014708:	f7ff f840 	bl	801378c <_free_r>
 801470c:	4625      	mov	r5, r4
 801470e:	4628      	mov	r0, r5
 8014710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014712:	f000 f814 	bl	801473e <_malloc_usable_size_r>
 8014716:	42a0      	cmp	r0, r4
 8014718:	d20f      	bcs.n	801473a <_realloc_r+0x48>
 801471a:	4621      	mov	r1, r4
 801471c:	4638      	mov	r0, r7
 801471e:	f7ff f883 	bl	8013828 <_malloc_r>
 8014722:	4605      	mov	r5, r0
 8014724:	2800      	cmp	r0, #0
 8014726:	d0f2      	beq.n	801470e <_realloc_r+0x1c>
 8014728:	4631      	mov	r1, r6
 801472a:	4622      	mov	r2, r4
 801472c:	f7fe fc16 	bl	8012f5c <memcpy>
 8014730:	4631      	mov	r1, r6
 8014732:	4638      	mov	r0, r7
 8014734:	f7ff f82a 	bl	801378c <_free_r>
 8014738:	e7e9      	b.n	801470e <_realloc_r+0x1c>
 801473a:	4635      	mov	r5, r6
 801473c:	e7e7      	b.n	801470e <_realloc_r+0x1c>

0801473e <_malloc_usable_size_r>:
 801473e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014742:	1f18      	subs	r0, r3, #4
 8014744:	2b00      	cmp	r3, #0
 8014746:	bfbc      	itt	lt
 8014748:	580b      	ldrlt	r3, [r1, r0]
 801474a:	18c0      	addlt	r0, r0, r3
 801474c:	4770      	bx	lr
	...

08014750 <_init>:
 8014750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014752:	bf00      	nop
 8014754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014756:	bc08      	pop	{r3}
 8014758:	469e      	mov	lr, r3
 801475a:	4770      	bx	lr

0801475c <_fini>:
 801475c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801475e:	bf00      	nop
 8014760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014762:	bc08      	pop	{r3}
 8014764:	469e      	mov	lr, r3
 8014766:	4770      	bx	lr
