[13:26:09.363] <TB0>     INFO: *** Welcome to pxar ***
[13:26:09.363] <TB0>     INFO: *** Today: 2016/04/21
[13:26:09.370] <TB0>     INFO: *** Version: b2a7-dirty
[13:26:09.370] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C15.dat
[13:26:09.371] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:26:09.371] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//defaultMaskFile.dat
[13:26:09.371] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters_C15.dat
[13:26:09.446] <TB0>     INFO:         clk: 4
[13:26:09.446] <TB0>     INFO:         ctr: 4
[13:26:09.446] <TB0>     INFO:         sda: 19
[13:26:09.446] <TB0>     INFO:         tin: 9
[13:26:09.446] <TB0>     INFO:         level: 15
[13:26:09.446] <TB0>     INFO:         triggerdelay: 0
[13:26:09.446] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:26:09.446] <TB0>     INFO: Log level: DEBUG
[13:26:09.456] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:26:09.468] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:26:09.471] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:26:09.482] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:26:11.035] <TB0>     INFO: DUT info: 
[13:26:11.035] <TB0>     INFO: The DUT currently contains the following objects:
[13:26:11.035] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:26:11.036] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:26:11.036] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:26:11.036] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:26:11.036] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:26:11.036] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:26:11.037] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:26:11.038] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:26:11.044] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30883840
[13:26:11.044] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x236ff90
[13:26:11.044] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x22e4770
[13:26:11.044] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd18dd94010
[13:26:11.044] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd193fff510
[13:26:11.044] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30949376 fPxarMemory = 0x7fd18dd94010
[13:26:11.045] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 360.1mA
[13:26:11.046] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[13:26:11.046] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[13:26:11.046] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:26:11.446] <TB0>     INFO: enter 'restricted' command line mode
[13:26:11.446] <TB0>     INFO: enter test to run
[13:26:11.446] <TB0>     INFO:   test: FPIXTest no parameter change
[13:26:11.446] <TB0>     INFO:   running: fpixtest
[13:26:11.447] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:26:11.450] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:26:11.450] <TB0>     INFO: ######################################################################
[13:26:11.450] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:26:11.450] <TB0>     INFO: ######################################################################
[13:26:11.453] <TB0>     INFO: ######################################################################
[13:26:11.453] <TB0>     INFO: PixTestPretest::doTest()
[13:26:11.453] <TB0>     INFO: ######################################################################
[13:26:11.456] <TB0>     INFO:    ----------------------------------------------------------------------
[13:26:11.456] <TB0>     INFO:    PixTestPretest::programROC() 
[13:26:11.456] <TB0>     INFO:    ----------------------------------------------------------------------
[13:26:29.473] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:26:29.473] <TB0>     INFO: IA differences per ROC:  20.1 16.9 15.3 18.5 18.5 16.9 17.7 17.7 17.7 16.9 16.1 18.5 19.3 19.3 16.1 20.1
[13:26:29.541] <TB0>     INFO:    ----------------------------------------------------------------------
[13:26:29.541] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:26:29.541] <TB0>     INFO:    ----------------------------------------------------------------------
[13:26:29.643] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 64.7812 mA
[13:26:29.745] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.4188 mA
[13:26:29.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  77 Ia 24.4188 mA
[13:26:29.947] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  76 Ia 24.4188 mA
[13:26:30.048] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  75 Ia 24.4188 mA
[13:26:30.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  74 Ia 23.6188 mA
[13:26:30.254] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  76 Ia 24.4188 mA
[13:26:30.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  75 Ia 24.4188 mA
[13:26:30.455] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  74 Ia 23.6188 mA
[13:26:30.556] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  76 Ia 24.4188 mA
[13:26:30.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  75 Ia 24.4188 mA
[13:26:30.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  74 Ia 24.4188 mA
[13:26:30.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  73 Ia 23.6188 mA
[13:26:30.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.0187 mA
[13:26:31.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  90 Ia 25.2188 mA
[13:26:31.160] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  84 Ia 23.6188 mA
[13:26:31.261] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  86 Ia 24.4188 mA
[13:26:31.362] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  85 Ia 24.4188 mA
[13:26:31.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  84 Ia 24.4188 mA
[13:26:31.564] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  83 Ia 23.6188 mA
[13:26:31.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  85 Ia 24.4188 mA
[13:26:31.765] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  84 Ia 23.6188 mA
[13:26:31.865] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  86 Ia 24.4188 mA
[13:26:31.966] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  85 Ia 23.6188 mA
[13:26:32.067] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  87 Ia 23.6188 mA
[13:26:32.168] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 20.4188 mA
[13:26:32.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana 100 Ia 25.2188 mA
[13:26:32.369] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  94 Ia 23.6188 mA
[13:26:32.470] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  96 Ia 24.4188 mA
[13:26:32.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  95 Ia 24.4188 mA
[13:26:32.672] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  94 Ia 24.4188 mA
[13:26:32.773] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  93 Ia 23.6188 mA
[13:26:32.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  95 Ia 24.4188 mA
[13:26:32.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  94 Ia 24.4188 mA
[13:26:33.075] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  93 Ia 23.6188 mA
[13:26:33.176] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  95 Ia 23.6188 mA
[13:26:33.276] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  97 Ia 23.6188 mA
[13:26:33.378] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.8187 mA
[13:26:33.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  85 Ia 25.2188 mA
[13:26:33.579] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  79 Ia 23.6188 mA
[13:26:33.679] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  81 Ia 24.4188 mA
[13:26:33.780] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  80 Ia 24.4188 mA
[13:26:33.881] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  79 Ia 23.6188 mA
[13:26:33.982] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  81 Ia 24.4188 mA
[13:26:34.083] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  80 Ia 24.4188 mA
[13:26:34.184] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  79 Ia 23.6188 mA
[13:26:34.285] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  81 Ia 24.4188 mA
[13:26:34.386] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  80 Ia 24.4188 mA
[13:26:34.487] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  79 Ia 23.6188 mA
[13:26:34.589] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.6188 mA
[13:26:34.690] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  80 Ia 24.4188 mA
[13:26:34.790] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  79 Ia 22.8187 mA
[13:26:34.891] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  86 Ia 25.2188 mA
[13:26:34.991] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  80 Ia 24.4188 mA
[13:26:35.092] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  79 Ia 23.6188 mA
[13:26:35.193] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  81 Ia 24.4188 mA
[13:26:35.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  80 Ia 23.6188 mA
[13:26:35.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  82 Ia 24.4188 mA
[13:26:35.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  81 Ia 24.4188 mA
[13:26:35.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  80 Ia 24.4188 mA
[13:26:35.697] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  79 Ia 23.6188 mA
[13:26:35.799] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.0187 mA
[13:26:35.900] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  90 Ia 25.2188 mA
[13:26:35.000] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  84 Ia 23.6188 mA
[13:26:36.101] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  86 Ia 24.4188 mA
[13:26:36.202] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  85 Ia 24.4188 mA
[13:26:36.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  84 Ia 23.6188 mA
[13:26:36.403] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  86 Ia 24.4188 mA
[13:26:36.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  85 Ia 23.6188 mA
[13:26:36.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  87 Ia 25.2188 mA
[13:26:36.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  81 Ia 23.6188 mA
[13:26:36.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 24.4188 mA
[13:26:36.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  82 Ia 23.6188 mA
[13:26:37.009] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.8187 mA
[13:26:37.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  85 Ia 24.4188 mA
[13:26:37.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  84 Ia 24.4188 mA
[13:26:37.311] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  83 Ia 24.4188 mA
[13:26:37.412] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  82 Ia 23.6188 mA
[13:26:37.513] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 23.6188 mA
[13:26:37.614] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  86 Ia 24.4188 mA
[13:26:37.714] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  85 Ia 24.4188 mA
[13:26:37.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  84 Ia 24.4188 mA
[13:26:37.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  83 Ia 24.4188 mA
[13:26:38.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  82 Ia 23.6188 mA
[13:26:38.117] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  84 Ia 24.4188 mA
[13:26:38.220] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.8187 mA
[13:26:38.320] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 24.4188 mA
[13:26:38.421] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  84 Ia 24.4188 mA
[13:26:38.522] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  83 Ia 24.4188 mA
[13:26:38.623] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  82 Ia 24.4188 mA
[13:26:38.724] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  81 Ia 24.4188 mA
[13:26:38.824] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  80 Ia 23.6188 mA
[13:26:38.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  82 Ia 23.6188 mA
[13:26:39.026] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  84 Ia 24.4188 mA
[13:26:39.126] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  83 Ia 23.6188 mA
[13:26:39.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  85 Ia 25.2188 mA
[13:26:39.328] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  79 Ia 23.6188 mA
[13:26:39.430] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.8187 mA
[13:26:39.530] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  85 Ia 24.4188 mA
[13:26:39.631] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  84 Ia 23.6188 mA
[13:26:39.731] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  86 Ia 24.4188 mA
[13:26:39.832] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  85 Ia 24.4188 mA
[13:26:39.933] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  84 Ia 24.4188 mA
[13:26:40.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  83 Ia 23.6188 mA
[13:26:40.134] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  85 Ia 24.4188 mA
[13:26:40.235] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  84 Ia 24.4188 mA
[13:26:40.336] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  83 Ia 24.4188 mA
[13:26:40.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  82 Ia 24.4188 mA
[13:26:40.536] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  81 Ia 23.6188 mA
[13:26:40.638] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.0187 mA
[13:26:40.739] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  90 Ia 24.4188 mA
[13:26:40.840] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  89 Ia 24.4188 mA
[13:26:40.940] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  88 Ia 23.6188 mA
[13:26:41.041] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  90 Ia 24.4188 mA
[13:26:41.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  89 Ia 23.6188 mA
[13:26:41.243] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  91 Ia 24.4188 mA
[13:26:41.344] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  90 Ia 24.4188 mA
[13:26:41.444] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  89 Ia 23.6188 mA
[13:26:41.545] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  91 Ia 24.4188 mA
[13:26:41.646] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  90 Ia 23.6188 mA
[13:26:41.747] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  92 Ia 24.4188 mA
[13:26:41.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.0187 mA
[13:26:41.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  90 Ia 24.4188 mA
[13:26:42.050] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  89 Ia 23.6188 mA
[13:26:42.150] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  91 Ia 24.4188 mA
[13:26:42.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  90 Ia 23.6188 mA
[13:26:42.352] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  92 Ia 25.2188 mA
[13:26:42.453] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  86 Ia 24.4188 mA
[13:26:42.553] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  85 Ia 23.6188 mA
[13:26:42.654] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  87 Ia 23.6188 mA
[13:26:42.755] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  89 Ia 23.6188 mA
[13:26:42.855] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  91 Ia 24.4188 mA
[13:26:42.956] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  90 Ia 24.4188 mA
[13:26:43.058] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.6188 mA
[13:26:43.158] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  80 Ia 24.4188 mA
[13:26:43.259] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  79 Ia 23.6188 mA
[13:26:43.360] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  81 Ia 24.4188 mA
[13:26:43.461] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  80 Ia 24.4188 mA
[13:26:43.562] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  79 Ia 23.6188 mA
[13:26:43.663] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  81 Ia 24.4188 mA
[13:26:43.764] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  80 Ia 24.4188 mA
[13:26:43.865] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  79 Ia 23.6188 mA
[13:26:43.966] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  81 Ia 24.4188 mA
[13:26:44.067] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  80 Ia 24.4188 mA
[13:26:44.168] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  79 Ia 23.6188 mA
[13:26:44.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.4188 mA
[13:26:44.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  77 Ia 24.4188 mA
[13:26:44.470] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  76 Ia 23.6188 mA
[13:26:44.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  78 Ia 23.6188 mA
[13:26:44.672] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  80 Ia 25.2188 mA
[13:26:44.772] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  74 Ia 23.6188 mA
[13:26:44.873] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  76 Ia 22.8187 mA
[13:26:44.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  83 Ia 26.0188 mA
[13:26:45.075] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  72 Ia 22.8187 mA
[13:26:45.176] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  79 Ia 24.4188 mA
[13:26:45.277] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  78 Ia 23.6188 mA
[13:26:45.378] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  80 Ia 24.4188 mA
[13:26:45.479] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.4188 mA
[13:26:45.580] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  77 Ia 24.4188 mA
[13:26:45.681] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  76 Ia 24.4188 mA
[13:26:45.781] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  75 Ia 23.6188 mA
[13:26:45.882] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  77 Ia 24.4188 mA
[13:26:45.982] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  76 Ia 24.4188 mA
[13:26:46.083] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  75 Ia 23.6188 mA
[13:26:46.183] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  77 Ia 24.4188 mA
[13:26:46.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  76 Ia 23.6188 mA
[13:26:46.385] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  78 Ia 24.4188 mA
[13:26:46.486] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  77 Ia 24.4188 mA
[13:26:46.587] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  76 Ia 24.4188 mA
[13:26:46.689] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.2188 mA
[13:26:46.789] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  95 Ia 24.4188 mA
[13:26:46.890] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  94 Ia 24.4188 mA
[13:26:46.991] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  93 Ia 23.6188 mA
[13:26:47.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  95 Ia 23.6188 mA
[13:26:47.192] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  97 Ia 24.4188 mA
[13:26:47.292] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  96 Ia 24.4188 mA
[13:26:47.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  95 Ia 24.4188 mA
[13:26:47.494] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  94 Ia 24.4188 mA
[13:26:47.595] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  93 Ia 24.4188 mA
[13:26:47.696] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  92 Ia 23.6188 mA
[13:26:47.796] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  94 Ia 24.4188 mA
[13:26:47.898] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 25.2188 mA
[13:26:47.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  72 Ia 23.6188 mA
[13:26:48.099] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  74 Ia 24.4188 mA
[13:26:48.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  73 Ia 23.6188 mA
[13:26:48.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  75 Ia 24.4188 mA
[13:26:48.401] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  74 Ia 24.4188 mA
[13:26:48.502] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  73 Ia 23.6188 mA
[13:26:48.602] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  75 Ia 24.4188 mA
[13:26:48.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  74 Ia 24.4188 mA
[13:26:48.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  73 Ia 23.6188 mA
[13:26:48.904] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  75 Ia 24.4188 mA
[13:26:49.004] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  74 Ia 23.6188 mA
[13:26:49.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  73
[13:26:49.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  87
[13:26:49.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  97
[13:26:49.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  79
[13:26:49.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  79
[13:26:49.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  82
[13:26:49.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  84
[13:26:49.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  79
[13:26:49.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  81
[13:26:49.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  92
[13:26:49.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  90
[13:26:49.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  79
[13:26:49.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[13:26:49.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  76
[13:26:49.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  94
[13:26:49.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  74
[13:26:50.862] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 381 mA = 23.8125 mA/ROC
[13:26:50.862] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  20.1  20.1  19.3  19.3  18.4  19.3  18.4  19.3  19.3  19.3  18.4  20.1  18.4  19.3  19.3
[13:26:50.900] <TB0>     INFO:    ----------------------------------------------------------------------
[13:26:50.900] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:26:50.900] <TB0>     INFO:    ----------------------------------------------------------------------
[13:26:51.036] <TB0>     INFO: Expecting 231680 events.
[13:26:59.118] <TB0>     INFO: 231680 events read in total (7365ms).
[13:26:59.275] <TB0>     INFO: Test took 8372ms.
[13:26:59.477] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 87 and Delta(CalDel) = 61
[13:26:59.482] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 90 and Delta(CalDel) = 58
[13:26:59.485] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 100 and Delta(CalDel) = 57
[13:26:59.488] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 99 and Delta(CalDel) = 56
[13:26:59.492] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 63
[13:26:59.495] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 100 and Delta(CalDel) = 63
[13:26:59.499] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 96 and Delta(CalDel) = 59
[13:26:59.503] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 83 and Delta(CalDel) = 59
[13:26:59.506] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 101 and Delta(CalDel) = 60
[13:26:59.510] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 98 and Delta(CalDel) = 63
[13:26:59.514] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 103 and Delta(CalDel) = 60
[13:26:59.517] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 84 and Delta(CalDel) = 63
[13:26:59.521] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:26:59.524] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 99 and Delta(CalDel) = 62
[13:26:59.528] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:26:59.532] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 87 and Delta(CalDel) = 62
[13:26:59.575] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:26:59.611] <TB0>     INFO:    ----------------------------------------------------------------------
[13:26:59.611] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:26:59.611] <TB0>     INFO:    ----------------------------------------------------------------------
[13:26:59.746] <TB0>     INFO: Expecting 231680 events.
[13:27:07.916] <TB0>     INFO: 231680 events read in total (7455ms).
[13:27:07.921] <TB0>     INFO: Test took 8306ms.
[13:27:07.944] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 29.5
[13:27:08.262] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 28.5
[13:27:08.265] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 29.5
[13:27:08.269] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 28
[13:27:08.272] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:27:08.276] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[13:27:08.279] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[13:27:08.283] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 29.5
[13:27:08.286] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[13:27:08.290] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 31.5
[13:27:08.294] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[13:27:08.297] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 30.5
[13:27:08.301] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:27:08.304] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:27:08.308] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:27:08.311] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[13:27:08.345] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:27:08.345] <TB0>     INFO: CalDel:      138   118   113   116   138   138   132   122   123   136   131   151   143   143   138   137
[13:27:08.345] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:27:08.350] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C0.dat
[13:27:08.350] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C1.dat
[13:27:08.350] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C2.dat
[13:27:08.351] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C3.dat
[13:27:08.351] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C4.dat
[13:27:08.351] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C5.dat
[13:27:08.351] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C6.dat
[13:27:08.351] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C7.dat
[13:27:08.351] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C8.dat
[13:27:08.352] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C9.dat
[13:27:08.352] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C10.dat
[13:27:08.352] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C11.dat
[13:27:08.352] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C12.dat
[13:27:08.352] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C13.dat
[13:27:08.353] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C14.dat
[13:27:08.353] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C15.dat
[13:27:08.353] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:27:08.353] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:27:08.353] <TB0>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[13:27:08.353] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:27:08.439] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:27:08.439] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:27:08.439] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:27:08.439] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:27:08.442] <TB0>     INFO: ######################################################################
[13:27:08.442] <TB0>     INFO: PixTestTiming::doTest()
[13:27:08.443] <TB0>     INFO: ######################################################################
[13:27:08.443] <TB0>     INFO:    ----------------------------------------------------------------------
[13:27:08.443] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:27:08.443] <TB0>     INFO:    ----------------------------------------------------------------------
[13:27:08.443] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:27:10.339] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:27:12.613] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:27:14.886] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:27:16.973] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:27:19.245] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:27:21.519] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:27:23.792] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:27:26.068] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:27:27.588] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:27:29.107] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:27:30.626] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:27:32.148] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:27:33.667] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:27:35.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:27:36.706] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:27:38.226] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:27:39.746] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:27:41.265] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:27:42.786] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:27:44.305] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:27:55.996] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:27:57.517] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:27:59.036] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:28:00.556] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:28:02.079] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:28:03.604] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:28:05.127] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:28:06.649] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:28:08.171] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:28:09.694] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:28:11.217] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:28:12.740] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:28:14.260] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:28:15.780] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:28:17.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:28:18.819] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:28:20.339] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:28:21.859] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:28:23.379] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:28:24.899] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:28:27.171] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:28:28.691] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:28:30.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:28:31.731] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:28:34.191] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:28:35.711] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:28:37.231] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:28:38.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:28:41.024] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:28:43.297] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:28:48.013] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:28:50.286] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:28:52.181] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:28:54.455] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:28:56.728] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:28:58.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:29:01.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:29:03.548] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:29:05.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:29:08.096] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:29:09.804] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:29:11.700] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:29:13.974] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:29:16.247] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:29:18.522] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:29:20.795] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:29:23.068] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:29:25.342] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:29:27.617] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:29:29.890] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:29:32.163] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:29:34.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:29:36.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:29:38.983] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:29:41.256] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:29:43.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:29:45.802] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:29:48.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:29:50.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:29:52.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:29:54.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:29:55.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:29:57.181] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:29:58.701] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:30:11.143] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:30:12.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:30:14.182] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:30:15.701] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:30:17.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:30:20.163] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:30:22.728] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:30:25.106] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:30:36.723] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:30:38.002] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:30:41.566] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:30:54.042] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:30:55.564] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:30:57.085] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:30:58.607] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:31:00.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:31:01.653] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:31:03.175] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:31:04.697] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:31:06.219] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:31:08.492] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:31:10.013] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:31:11.533] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:31:13.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:31:14.763] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:31:16.282] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:31:17.802] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:31:19.322] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:31:21.595] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:31:23.872] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:31:45.369] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:31:47.642] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:31:49.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:31:52.189] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:31:54.462] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:31:56.734] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:31:59.008] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:32:01.281] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:32:03.555] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:32:05.829] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:32:08.102] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:32:10.375] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:32:12.648] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:32:15.307] <TB0>     INFO: TBM Phase Settings: 252
[13:32:15.307] <TB0>     INFO: 400MHz Phase: 7
[13:32:15.307] <TB0>     INFO: 160MHz Phase: 7
[13:32:15.307] <TB0>     INFO: Functional Phase Area: 3
[13:32:15.311] <TB0>     INFO: Test took 306868 ms.
[13:32:15.311] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:32:15.311] <TB0>     INFO:    ----------------------------------------------------------------------
[13:32:15.311] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:32:15.311] <TB0>     INFO:    ----------------------------------------------------------------------
[13:32:15.311] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:32:16.641] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:32:18.161] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:32:19.869] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:32:21.389] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:32:23.097] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:32:24.618] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:32:26.701] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:32:28.222] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:32:29.743] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:32:31.264] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:32:32.784] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:32:34.304] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:32:35.825] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:32:37.344] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:32:38.865] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:32:40.386] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:32:41.907] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:32:43.428] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:32:44.948] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:32:46.467] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:32:47.988] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:32:49.507] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:32:51.026] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:32:52.547] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:32:54.067] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:32:55.587] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:32:57.860] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:33:00.133] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:33:02.407] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:33:04.681] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:33:06.955] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:33:08.476] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:33:09.996] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:33:11.516] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:33:13.789] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:33:16.062] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:33:18.336] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:33:20.609] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:33:22.882] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:33:24.402] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:33:25.923] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:33:27.442] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:33:29.715] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:33:31.988] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:33:34.263] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:33:36.536] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:33:38.809] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:33:40.329] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:33:41.849] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:33:43.369] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:33:45.642] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:33:47.915] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:33:50.191] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:33:52.466] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:33:54.739] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:33:56.259] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:33:57.779] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:33:59.300] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:34:00.821] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:34:02.349] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:34:03.870] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:34:05.390] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:34:06.910] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:34:08.813] <TB0>     INFO: ROC Delay Settings: 228
[13:34:08.813] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:34:08.813] <TB0>     INFO: ROC Port 0 Delay: 4
[13:34:08.813] <TB0>     INFO: ROC Port 1 Delay: 4
[13:34:08.813] <TB0>     INFO: Functional ROC Area: 4
[13:34:08.816] <TB0>     INFO: Test took 113505 ms.
[13:34:08.816] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:34:08.816] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:08.816] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:34:08.816] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:09.955] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4038 4038 4038 4039 4038 403b 4038 4039 e062 c000 a101 80c0 4038 4038 4038 4038 4038 4038 4038 4038 e062 c000 
[13:34:09.955] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4039 4039 4039 4039 4039 4038 4039 4039 e022 c000 a102 8000 4038 4038 4038 4038 4038 4038 4038 4038 e022 c000 
[13:34:09.955] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4039 4039 4039 4038 4039 4039 4039 4038 e022 c000 a103 8040 4038 4038 4038 4039 4038 4038 4038 4038 e022 c000 
[13:34:09.955] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:34:24.075] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:24.076] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:34:38.177] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:38.178] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:34:52.577] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:52.578] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:35:06.704] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:06.705] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:35:20.870] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:20.870] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:35:34.966] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:34.966] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:35:49.087] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:49.087] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:36:03.189] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:03.189] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:36:17.230] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:17.231] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:36:31.319] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:31.702] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:31.716] <TB0>     INFO: Decoding statistics:
[13:36:31.716] <TB0>     INFO:   General information:
[13:36:31.716] <TB0>     INFO: 	 16bit words read:         240000000
[13:36:31.716] <TB0>     INFO: 	 valid events total:       20000000
[13:36:31.716] <TB0>     INFO: 	 empty events:             20000000
[13:36:31.716] <TB0>     INFO: 	 valid events with pixels: 0
[13:36:31.716] <TB0>     INFO: 	 valid pixel hits:         0
[13:36:31.716] <TB0>     INFO:   Event errors: 	           0
[13:36:31.716] <TB0>     INFO: 	 start marker:             0
[13:36:31.716] <TB0>     INFO: 	 stop marker:              0
[13:36:31.716] <TB0>     INFO: 	 overflow:                 0
[13:36:31.716] <TB0>     INFO: 	 invalid 5bit words:       0
[13:36:31.716] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:36:31.716] <TB0>     INFO:   TBM errors: 		           0
[13:36:31.716] <TB0>     INFO: 	 flawed TBM headers:       0
[13:36:31.716] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:36:31.716] <TB0>     INFO: 	 event ID mismatches:      0
[13:36:31.716] <TB0>     INFO:   ROC errors: 		           0
[13:36:31.716] <TB0>     INFO: 	 missing ROC header(s):    0
[13:36:31.716] <TB0>     INFO: 	 misplaced readback start: 0
[13:36:31.716] <TB0>     INFO:   Pixel decoding errors:	   0
[13:36:31.716] <TB0>     INFO: 	 pixel data incomplete:    0
[13:36:31.716] <TB0>     INFO: 	 pixel address:            0
[13:36:31.716] <TB0>     INFO: 	 pulse height fill bit:    0
[13:36:31.716] <TB0>     INFO: 	 buffer corruption:        0
[13:36:31.716] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:31.716] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:36:31.716] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:31.716] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:31.716] <TB0>     INFO:    Read back bit status: 1
[13:36:31.716] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:31.716] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:31.716] <TB0>     INFO:    Timings are good!
[13:36:31.716] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:31.716] <TB0>     INFO: Test took 142900 ms.
[13:36:31.716] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:36:31.716] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:36:31.717] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:36:31.717] <TB0>     INFO: PixTestTiming::doTest took 563278 ms.
[13:36:31.717] <TB0>     INFO: PixTestTiming::doTest() done
[13:36:31.717] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:36:31.717] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:36:31.717] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:36:31.717] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:36:31.717] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:36:31.718] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:36:31.718] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:36:32.069] <TB0>     INFO: ######################################################################
[13:36:32.069] <TB0>     INFO: PixTestAlive::doTest()
[13:36:32.069] <TB0>     INFO: ######################################################################
[13:36:32.072] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:32.072] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:36:32.072] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:32.073] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:36:32.417] <TB0>     INFO: Expecting 41600 events.
[13:36:36.488] <TB0>     INFO: 41600 events read in total (3356ms).
[13:36:36.488] <TB0>     INFO: Test took 4415ms.
[13:36:36.496] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:36.496] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:36:36.496] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:36:36.872] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:36:36.872] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:36:36.873] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:36:36.876] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:36.877] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:36:36.877] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:36.878] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:36:37.222] <TB0>     INFO: Expecting 41600 events.
[13:36:40.191] <TB0>     INFO: 41600 events read in total (2254ms).
[13:36:40.191] <TB0>     INFO: Test took 3313ms.
[13:36:40.191] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:40.191] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:36:40.191] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:36:40.191] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:36:40.599] <TB0>     INFO: PixTestAlive::maskTest() done
[13:36:40.599] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:36:40.602] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:40.602] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:36:40.602] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:40.603] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:36:40.949] <TB0>     INFO: Expecting 41600 events.
[13:36:45.041] <TB0>     INFO: 41600 events read in total (3377ms).
[13:36:45.042] <TB0>     INFO: Test took 4439ms.
[13:36:45.050] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:45.050] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:36:45.050] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:36:45.426] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:36:45.426] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:36:45.426] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:36:45.426] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:36:45.434] <TB0>     INFO: ######################################################################
[13:36:45.434] <TB0>     INFO: PixTestTrim::doTest()
[13:36:45.434] <TB0>     INFO: ######################################################################
[13:36:45.437] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:45.437] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:36:45.437] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:45.515] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:36:45.515] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:36:45.528] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:36:45.529] <TB0>     INFO:     run 1 of 1
[13:36:45.529] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:45.872] <TB0>     INFO: Expecting 5025280 events.
[13:37:31.061] <TB0>     INFO: 1399792 events read in total (44474ms).
[13:38:15.197] <TB0>     INFO: 2785312 events read in total (88610ms).
[13:38:59.774] <TB0>     INFO: 4179944 events read in total (133188ms).
[13:39:26.854] <TB0>     INFO: 5025280 events read in total (160267ms).
[13:39:26.897] <TB0>     INFO: Test took 161368ms.
[13:39:26.960] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:27.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:28.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:29.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:39:31.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:39:32.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:39:33.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:39:35.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:36.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:37.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:39.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:40.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:42.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:43.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:44.803] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:46.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:47.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:49.082] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 219279360
[13:39:49.085] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5663 minThrLimit = 94.5546 minThrNLimit = 117.572 -> result = 94.5663 -> 94
[13:39:49.085] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0701 minThrLimit = 91.0517 minThrNLimit = 118.339 -> result = 91.0701 -> 91
[13:39:49.086] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.182 minThrLimit = 102.144 minThrNLimit = 128.667 -> result = 102.182 -> 102
[13:39:49.086] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5101 minThrLimit = 96.5026 minThrNLimit = 119.677 -> result = 96.5101 -> 96
[13:39:49.087] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6053 minThrLimit = 97.5849 minThrNLimit = 118.637 -> result = 97.6053 -> 97
[13:39:49.087] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9236 minThrLimit = 87.9142 minThrNLimit = 111.086 -> result = 87.9236 -> 87
[13:39:49.087] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.787 minThrLimit = 100.774 minThrNLimit = 124.986 -> result = 100.787 -> 100
[13:39:49.088] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9793 minThrLimit = 86.9372 minThrNLimit = 109.141 -> result = 86.9793 -> 86
[13:39:49.088] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7438 minThrLimit = 99.7307 minThrNLimit = 121.092 -> result = 99.7438 -> 99
[13:39:49.089] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.138 minThrLimit = 104.123 minThrNLimit = 129.332 -> result = 104.138 -> 104
[13:39:49.089] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9573 minThrLimit = 92.9535 minThrNLimit = 116.695 -> result = 92.9573 -> 92
[13:39:49.090] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6242 minThrLimit = 94.5432 minThrNLimit = 115.23 -> result = 94.6242 -> 94
[13:39:49.090] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4071 minThrLimit = 93.4065 minThrNLimit = 119.601 -> result = 93.4071 -> 93
[13:39:49.090] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.109 minThrLimit = 103.092 minThrNLimit = 128.695 -> result = 103.109 -> 103
[13:39:49.091] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7266 minThrLimit = 94.7085 minThrNLimit = 117.941 -> result = 94.7266 -> 94
[13:39:49.091] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.433 minThrLimit = 100.411 minThrNLimit = 125.941 -> result = 100.433 -> 100
[13:39:49.091] <TB0>     INFO: ROC 0 VthrComp = 94
[13:39:49.091] <TB0>     INFO: ROC 1 VthrComp = 91
[13:39:49.091] <TB0>     INFO: ROC 2 VthrComp = 102
[13:39:49.091] <TB0>     INFO: ROC 3 VthrComp = 96
[13:39:49.092] <TB0>     INFO: ROC 4 VthrComp = 97
[13:39:49.092] <TB0>     INFO: ROC 5 VthrComp = 87
[13:39:49.092] <TB0>     INFO: ROC 6 VthrComp = 100
[13:39:49.092] <TB0>     INFO: ROC 7 VthrComp = 86
[13:39:49.092] <TB0>     INFO: ROC 8 VthrComp = 99
[13:39:49.092] <TB0>     INFO: ROC 9 VthrComp = 104
[13:39:49.092] <TB0>     INFO: ROC 10 VthrComp = 92
[13:39:49.092] <TB0>     INFO: ROC 11 VthrComp = 94
[13:39:49.092] <TB0>     INFO: ROC 12 VthrComp = 93
[13:39:49.092] <TB0>     INFO: ROC 13 VthrComp = 103
[13:39:49.092] <TB0>     INFO: ROC 14 VthrComp = 94
[13:39:49.092] <TB0>     INFO: ROC 15 VthrComp = 100
[13:39:49.092] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:39:49.092] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:39:49.104] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:49.104] <TB0>     INFO:     run 1 of 1
[13:39:49.104] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:49.450] <TB0>     INFO: Expecting 5025280 events.
[13:40:25.620] <TB0>     INFO: 885312 events read in total (35455ms).
[13:40:59.840] <TB0>     INFO: 1768496 events read in total (69676ms).
[13:41:34.120] <TB0>     INFO: 2650840 events read in total (103955ms).
[13:42:09.267] <TB0>     INFO: 3523920 events read in total (139102ms).
[13:42:44.464] <TB0>     INFO: 4392736 events read in total (174299ms).
[13:43:09.199] <TB0>     INFO: 5025280 events read in total (199034ms).
[13:43:09.283] <TB0>     INFO: Test took 200179ms.
[13:43:09.477] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:09.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:11.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:12.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:14.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:16.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:17.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:19.548] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:21.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:22.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:24.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:25.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:27.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:29.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:30.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:32.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:34.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:35.720] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288038912
[13:43:35.723] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.233 for pixel 19/1 mean/min/max = 44.5995/33.7486/55.4505
[13:43:35.724] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.3032 for pixel 23/12 mean/min/max = 44.0457/33.3385/54.753
[13:43:35.724] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.2438 for pixel 0/79 mean/min/max = 44.226/32.034/56.418
[13:43:35.724] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.9999 for pixel 23/30 mean/min/max = 44.4626/32.6837/56.2416
[13:43:35.725] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.9378 for pixel 11/78 mean/min/max = 45.3767/31.6973/59.056
[13:43:35.725] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.2419 for pixel 20/76 mean/min/max = 45.3339/32.3886/58.2791
[13:43:35.726] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.9539 for pixel 6/13 mean/min/max = 44.9455/32.7308/57.1601
[13:43:35.726] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.1157 for pixel 27/0 mean/min/max = 44.5924/32.9367/56.2481
[13:43:35.726] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.7816 for pixel 18/58 mean/min/max = 45.4685/32.1355/58.8016
[13:43:35.727] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.4487 for pixel 5/5 mean/min/max = 46.9027/34.2589/59.5465
[13:43:35.727] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.431 for pixel 0/42 mean/min/max = 44.8157/33.9636/55.6678
[13:43:35.727] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.7779 for pixel 0/1 mean/min/max = 45.5032/33.1835/57.823
[13:43:35.728] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.3572 for pixel 0/9 mean/min/max = 44.7966/33.1564/56.4367
[13:43:35.728] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.9503 for pixel 24/3 mean/min/max = 45.0673/32.1519/57.9827
[13:43:35.728] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.8048 for pixel 19/15 mean/min/max = 45.0458/33.2107/56.8808
[13:43:35.729] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.0566 for pixel 0/16 mean/min/max = 44.9239/31.7448/58.1029
[13:43:35.729] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:35.861] <TB0>     INFO: Expecting 411648 events.
[13:43:43.581] <TB0>     INFO: 411648 events read in total (7005ms).
[13:43:43.587] <TB0>     INFO: Expecting 411648 events.
[13:43:51.183] <TB0>     INFO: 411648 events read in total (6927ms).
[13:43:51.192] <TB0>     INFO: Expecting 411648 events.
[13:43:58.704] <TB0>     INFO: 411648 events read in total (6848ms).
[13:43:58.714] <TB0>     INFO: Expecting 411648 events.
[13:44:06.325] <TB0>     INFO: 411648 events read in total (6943ms).
[13:44:06.339] <TB0>     INFO: Expecting 411648 events.
[13:44:13.979] <TB0>     INFO: 411648 events read in total (6985ms).
[13:44:13.994] <TB0>     INFO: Expecting 411648 events.
[13:44:21.586] <TB0>     INFO: 411648 events read in total (6934ms).
[13:44:21.606] <TB0>     INFO: Expecting 411648 events.
[13:44:29.180] <TB0>     INFO: 411648 events read in total (6921ms).
[13:44:29.201] <TB0>     INFO: Expecting 411648 events.
[13:44:36.683] <TB0>     INFO: 411648 events read in total (6834ms).
[13:44:36.709] <TB0>     INFO: Expecting 411648 events.
[13:44:44.175] <TB0>     INFO: 411648 events read in total (6822ms).
[13:44:44.201] <TB0>     INFO: Expecting 411648 events.
[13:44:51.655] <TB0>     INFO: 411648 events read in total (6807ms).
[13:44:51.685] <TB0>     INFO: Expecting 411648 events.
[13:44:59.238] <TB0>     INFO: 411648 events read in total (6910ms).
[13:44:59.267] <TB0>     INFO: Expecting 411648 events.
[13:45:06.722] <TB0>     INFO: 411648 events read in total (6807ms).
[13:45:06.755] <TB0>     INFO: Expecting 411648 events.
[13:45:14.168] <TB0>     INFO: 411648 events read in total (6770ms).
[13:45:14.203] <TB0>     INFO: Expecting 411648 events.
[13:45:21.679] <TB0>     INFO: 411648 events read in total (6836ms).
[13:45:21.718] <TB0>     INFO: Expecting 411648 events.
[13:45:29.191] <TB0>     INFO: 411648 events read in total (6842ms).
[13:45:29.232] <TB0>     INFO: Expecting 411648 events.
[13:45:36.875] <TB0>     INFO: 411648 events read in total (7006ms).
[13:45:36.916] <TB0>     INFO: Test took 121187ms.
[13:45:37.412] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1541 < 35 for itrim+1 = 94; old thr = 34.9054 ... break
[13:45:37.452] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0762 < 35 for itrim = 93; old thr = 34.4864 ... break
[13:45:37.481] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0736 < 35 for itrim = 92; old thr = 34.4082 ... break
[13:45:37.529] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4865 < 35 for itrim+1 = 98; old thr = 34.7772 ... break
[13:45:37.561] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0532 < 35 for itrim = 101; old thr = 34.6468 ... break
[13:45:37.598] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4664 < 35 for itrim = 105; old thr = 33.9263 ... break
[13:45:37.640] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5466 < 35 for itrim+1 = 105; old thr = 34.666 ... break
[13:45:37.680] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0545 < 35 for itrim = 95; old thr = 34.3927 ... break
[13:45:37.713] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3038 < 35 for itrim = 103; old thr = 34.3772 ... break
[13:45:37.741] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6848 < 35 for itrim+1 = 104; old thr = 34.8725 ... break
[13:45:37.771] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2976 < 35 for itrim = 94; old thr = 34.4853 ... break
[13:45:37.803] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1654 < 35 for itrim = 96; old thr = 34.283 ... break
[13:45:37.836] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.267 < 35 for itrim+1 = 93; old thr = 34.7308 ... break
[13:45:37.879] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4488 < 35 for itrim = 112; old thr = 34.3406 ... break
[13:45:37.913] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1087 < 35 for itrim = 93; old thr = 34.8109 ... break
[13:45:37.946] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4937 < 35 for itrim = 105; old thr = 34.2201 ... break
[13:45:38.022] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:45:38.033] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:38.033] <TB0>     INFO:     run 1 of 1
[13:45:38.033] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:38.376] <TB0>     INFO: Expecting 5025280 events.
[13:46:14.005] <TB0>     INFO: 870640 events read in total (34914ms).
[13:46:48.976] <TB0>     INFO: 1739216 events read in total (69885ms).
[13:47:23.945] <TB0>     INFO: 2607408 events read in total (104854ms).
[13:47:58.837] <TB0>     INFO: 3465856 events read in total (139746ms).
[13:48:33.629] <TB0>     INFO: 4319672 events read in total (174538ms).
[13:49:01.987] <TB0>     INFO: 5025280 events read in total (202896ms).
[13:49:02.076] <TB0>     INFO: Test took 204043ms.
[13:49:02.265] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:02.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:04.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:05.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:07.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:08.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:10.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:12.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:13.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:15.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:16.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:18.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:19.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:21.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:22.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:24.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:26.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:27.576] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270913536
[13:49:27.577] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.486436 .. 49.452121
[13:49:27.652] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 59 (-1/-1) hits flags = 528 (plus default)
[13:49:27.662] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:27.663] <TB0>     INFO:     run 1 of 1
[13:49:27.663] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:28.006] <TB0>     INFO: Expecting 1930240 events.
[13:50:09.749] <TB0>     INFO: 1159480 events read in total (41028ms).
[13:50:38.472] <TB0>     INFO: 1930240 events read in total (69753ms).
[13:50:38.507] <TB0>     INFO: Test took 70845ms.
[13:50:38.559] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:38.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:39.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:40.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:41.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:42.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:43.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:44.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:46.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:47.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:48.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:49.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:50.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:51.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:52.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:53.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:54.803] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:55.846] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258457600
[13:50:55.926] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.347516 .. 44.174998
[13:50:55.003] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:50:56.013] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:56.013] <TB0>     INFO:     run 1 of 1
[13:50:56.013] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:56.360] <TB0>     INFO: Expecting 1597440 events.
[13:51:40.594] <TB0>     INFO: 1161504 events read in total (43519ms).
[13:51:56.781] <TB0>     INFO: 1597440 events read in total (59706ms).
[13:51:56.797] <TB0>     INFO: Test took 60784ms.
[13:51:56.831] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:56.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:57.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:58.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:00.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:01.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:02.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:03.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:04.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:05.095] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:06.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:07.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:08.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:09.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:10.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:11.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:12.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:13.087] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296046592
[13:52:13.167] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.694463 .. 41.165974
[13:52:13.243] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:52:13.253] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:52:13.254] <TB0>     INFO:     run 1 of 1
[13:52:13.254] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:13.599] <TB0>     INFO: Expecting 1297920 events.
[13:52:54.885] <TB0>     INFO: 1147520 events read in total (40571ms).
[13:53:00.975] <TB0>     INFO: 1297920 events read in total (46661ms).
[13:53:00.987] <TB0>     INFO: Test took 47733ms.
[13:53:01.015] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:01.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:02.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:03.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:03.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:05.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:06.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:07.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:08.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:09.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:10.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:11.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:12.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:12.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:13.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:14.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:15.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:16.663] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274685952
[13:53:16.745] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.850609 .. 40.613784
[13:53:16.821] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:53:16.831] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:16.831] <TB0>     INFO:     run 1 of 1
[13:53:16.831] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:17.173] <TB0>     INFO: Expecting 1231360 events.
[13:53:59.641] <TB0>     INFO: 1154640 events read in total (41753ms).
[13:54:02.766] <TB0>     INFO: 1231360 events read in total (44878ms).
[13:54:02.779] <TB0>     INFO: Test took 45948ms.
[13:54:02.809] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:02.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:03.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:04.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:05.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:06.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:07.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:08.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:09.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:10.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:11.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:12.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:13.249] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:14.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:15.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:16.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:17.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:18.173] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340590592
[13:54:18.256] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:54:18.256] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:54:18.266] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:18.266] <TB0>     INFO:     run 1 of 1
[13:54:18.266] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:18.616] <TB0>     INFO: Expecting 1364480 events.
[13:54:59.222] <TB0>     INFO: 1075104 events read in total (39891ms).
[13:55:09.930] <TB0>     INFO: 1364480 events read in total (50600ms).
[13:55:09.946] <TB0>     INFO: Test took 51681ms.
[13:55:09.983] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:10.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:11.038] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:12.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:13.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:14.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:15.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:16.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:17.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:18.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:19.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:20.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:21.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:22.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:23.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:24.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:25.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:26.091] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357920768
[13:55:26.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C0.dat
[13:55:26.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C1.dat
[13:55:26.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C2.dat
[13:55:26.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C3.dat
[13:55:26.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C4.dat
[13:55:26.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C5.dat
[13:55:26.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C6.dat
[13:55:26.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C7.dat
[13:55:26.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C8.dat
[13:55:26.126] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C9.dat
[13:55:26.126] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C10.dat
[13:55:26.126] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C11.dat
[13:55:26.126] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C12.dat
[13:55:26.126] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C13.dat
[13:55:26.126] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C14.dat
[13:55:26.126] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C15.dat
[13:55:26.126] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C0.dat
[13:55:26.135] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C1.dat
[13:55:26.143] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C2.dat
[13:55:26.150] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C3.dat
[13:55:26.156] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C4.dat
[13:55:26.163] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C5.dat
[13:55:26.170] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C6.dat
[13:55:26.177] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C7.dat
[13:55:26.183] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C8.dat
[13:55:26.190] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C9.dat
[13:55:26.197] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C10.dat
[13:55:26.204] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C11.dat
[13:55:26.211] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C12.dat
[13:55:26.217] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C13.dat
[13:55:26.224] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C14.dat
[13:55:26.231] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C15.dat
[13:55:26.237] <TB0>     INFO: PixTestTrim::trimTest() done
[13:55:26.237] <TB0>     INFO: vtrim:      94  93  92  98 101 105 105  95 103 104  94  96  93 112  93 105 
[13:55:26.237] <TB0>     INFO: vthrcomp:   94  91 102  96  97  87 100  86  99 104  92  94  93 103  94 100 
[13:55:26.237] <TB0>     INFO: vcal mean:  34.96  34.97  34.97  34.97  34.94  34.93  34.99  34.94  34.97  34.96  34.99  34.98  34.95  34.96  34.91  34.95 
[13:55:26.237] <TB0>     INFO: vcal RMS:    0.79   0.79   0.82   0.82   0.90   0.84   0.81   0.84   0.88   0.86   0.79   0.80   0.79   0.88   0.84   0.85 
[13:55:26.237] <TB0>     INFO: bits mean:   9.85   9.80   9.19   9.79   9.77   9.81   9.57   9.80   9.71   8.91   9.44   8.99   9.48   9.69   9.73   9.53 
[13:55:26.238] <TB0>     INFO: bits RMS:    2.43   2.47   2.99   2.60   2.66   2.55   2.66   2.56   2.62   2.61   2.54   2.80   2.62   2.65   2.49   2.82 
[13:55:26.248] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:26.248] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:55:26.248] <TB0>     INFO:    ----------------------------------------------------------------------
[13:55:26.250] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:55:26.250] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:55:26.261] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:55:26.261] <TB0>     INFO:     run 1 of 1
[13:55:26.261] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:26.604] <TB0>     INFO: Expecting 4160000 events.
[13:56:13.109] <TB0>     INFO: 1144805 events read in total (45790ms).
[13:56:58.775] <TB0>     INFO: 2277035 events read in total (91456ms).
[13:57:44.217] <TB0>     INFO: 3395825 events read in total (136899ms).
[13:58:15.373] <TB0>     INFO: 4160000 events read in total (168054ms).
[13:58:15.433] <TB0>     INFO: Test took 169172ms.
[13:58:15.556] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:15.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:17.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:19.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:21.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:23.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:25.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:27.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:29.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:30.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:32.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:34.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:36.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:38.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:40.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:42.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:44.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:46.154] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395018240
[13:58:46.155] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:58:46.230] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:58:46.230] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[13:58:46.240] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:46.240] <TB0>     INFO:     run 1 of 1
[13:58:46.241] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:46.583] <TB0>     INFO: Expecting 3598400 events.
[13:59:34.044] <TB0>     INFO: 1182005 events read in total (46746ms).
[14:00:23.473] <TB0>     INFO: 2346085 events read in total (96175ms).
[14:01:10.275] <TB0>     INFO: 3499410 events read in total (142977ms).
[14:01:14.688] <TB0>     INFO: 3598400 events read in total (147390ms).
[14:01:14.741] <TB0>     INFO: Test took 148500ms.
[14:01:14.855] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:15.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:17.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:19.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:20.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:22.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:24.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:26.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:28.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:30.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:32.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:34.243] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:36.073] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:37.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:39.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:41.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:43.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:44.914] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395059200
[14:01:44.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:01:44.989] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:01:44.989] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:01:44.000] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:44.000] <TB0>     INFO:     run 1 of 1
[14:01:44.001] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:45.344] <TB0>     INFO: Expecting 3348800 events.
[14:02:34.196] <TB0>     INFO: 1232130 events read in total (48137ms).
[14:03:21.582] <TB0>     INFO: 2440510 events read in total (95523ms).
[14:03:57.695] <TB0>     INFO: 3348800 events read in total (131637ms).
[14:03:57.740] <TB0>     INFO: Test took 132739ms.
[14:03:57.824] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:57.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:59.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:01.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:03.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:04.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:06.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:08.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:09.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:11.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:13.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:15.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:16.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:18.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:20.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:22.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:23.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:25.566] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395059200
[14:04:25.567] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:04:25.640] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:04:25.640] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[14:04:25.651] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:25.651] <TB0>     INFO:     run 1 of 1
[14:04:25.651] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:25.999] <TB0>     INFO: Expecting 3369600 events.
[14:05:14.578] <TB0>     INFO: 1226925 events read in total (47864ms).
[14:06:02.107] <TB0>     INFO: 2430195 events read in total (95393ms).
[14:06:38.950] <TB0>     INFO: 3369600 events read in total (132236ms).
[14:06:38.990] <TB0>     INFO: Test took 133339ms.
[14:06:39.072] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:39.231] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:40.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:42.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:44.277] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:45.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:47.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:49.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:50.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:52.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:54.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:56.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:57.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:59.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:01.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:02.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:04.447] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:06.110] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395059200
[14:07:06.111] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:07:06.185] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:07:06.185] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[14:07:06.196] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:07:06.196] <TB0>     INFO:     run 1 of 1
[14:07:06.196] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:06.538] <TB0>     INFO: Expecting 3390400 events.
[14:07:54.627] <TB0>     INFO: 1221920 events read in total (47374ms).
[14:08:42.041] <TB0>     INFO: 2420420 events read in total (94788ms).
[14:09:19.843] <TB0>     INFO: 3390400 events read in total (132590ms).
[14:09:19.884] <TB0>     INFO: Test took 133688ms.
[14:09:19.969] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:20.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:21.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:23.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:25.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:27.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:28.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:30.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:32.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:34.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:36.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:38.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:40.248] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:41.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:43.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:45.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:46.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:48.675] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395059200
[14:09:48.676] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.14608, thr difference RMS: 1.60962
[14:09:48.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.51619, thr difference RMS: 1.31946
[14:09:48.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.83914, thr difference RMS: 1.69409
[14:09:48.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.24186, thr difference RMS: 1.71924
[14:09:48.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.79889, thr difference RMS: 1.78047
[14:09:48.678] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.65085, thr difference RMS: 1.37131
[14:09:48.678] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.43698, thr difference RMS: 1.66213
[14:09:48.678] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.45124, thr difference RMS: 1.52521
[14:09:48.678] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.0502, thr difference RMS: 1.58517
[14:09:48.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 11.1411, thr difference RMS: 1.41238
[14:09:48.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.19962, thr difference RMS: 1.42874
[14:09:48.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.78589, thr difference RMS: 1.82353
[14:09:48.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.21225, thr difference RMS: 1.53615
[14:09:48.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.42849, thr difference RMS: 1.47724
[14:09:48.680] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.27484, thr difference RMS: 1.62185
[14:09:48.680] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.90902, thr difference RMS: 1.85222
[14:09:48.680] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.20244, thr difference RMS: 1.62684
[14:09:48.680] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.54261, thr difference RMS: 1.33274
[14:09:48.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.79375, thr difference RMS: 1.6917
[14:09:48.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.29094, thr difference RMS: 1.709
[14:09:48.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.94188, thr difference RMS: 1.80477
[14:09:48.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.56691, thr difference RMS: 1.359
[14:09:48.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.45226, thr difference RMS: 1.6494
[14:09:48.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.54416, thr difference RMS: 1.52094
[14:09:48.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.1392, thr difference RMS: 1.61107
[14:09:48.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 11.2268, thr difference RMS: 1.40412
[14:09:48.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.30465, thr difference RMS: 1.40858
[14:09:48.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.78219, thr difference RMS: 1.82386
[14:09:48.683] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.21924, thr difference RMS: 1.55142
[14:09:48.683] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.38304, thr difference RMS: 1.46929
[14:09:48.683] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.4375, thr difference RMS: 1.64185
[14:09:48.683] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.91278, thr difference RMS: 1.86143
[14:09:48.684] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.36071, thr difference RMS: 1.61463
[14:09:48.684] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.68919, thr difference RMS: 1.32159
[14:09:48.684] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.88442, thr difference RMS: 1.67802
[14:09:48.684] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.40604, thr difference RMS: 1.71506
[14:09:48.684] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.1415, thr difference RMS: 1.77816
[14:09:48.685] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.61204, thr difference RMS: 1.34907
[14:09:48.685] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.56613, thr difference RMS: 1.65441
[14:09:48.685] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.62806, thr difference RMS: 1.5183
[14:09:48.685] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.2832, thr difference RMS: 1.59312
[14:09:48.686] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.4052, thr difference RMS: 1.39474
[14:09:48.686] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.40642, thr difference RMS: 1.42223
[14:09:48.686] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.83407, thr difference RMS: 1.77903
[14:09:48.686] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.3101, thr difference RMS: 1.54271
[14:09:48.686] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.32483, thr difference RMS: 1.438
[14:09:48.687] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.67464, thr difference RMS: 1.62507
[14:09:48.687] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.96783, thr difference RMS: 1.84034
[14:09:48.687] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.58144, thr difference RMS: 1.60825
[14:09:48.687] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.85546, thr difference RMS: 1.30893
[14:09:48.687] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.95121, thr difference RMS: 1.66437
[14:09:48.688] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.49041, thr difference RMS: 1.70042
[14:09:48.688] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.2932, thr difference RMS: 1.78019
[14:09:48.688] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.61083, thr difference RMS: 1.33648
[14:09:48.688] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.70389, thr difference RMS: 1.63492
[14:09:48.689] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.68091, thr difference RMS: 1.51608
[14:09:48.689] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.4049, thr difference RMS: 1.58266
[14:09:48.689] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.5812, thr difference RMS: 1.40724
[14:09:48.689] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.46148, thr difference RMS: 1.41129
[14:09:48.689] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.92666, thr difference RMS: 1.76943
[14:09:48.690] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.41332, thr difference RMS: 1.54382
[14:09:48.690] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.33772, thr difference RMS: 1.43434
[14:09:48.690] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.80953, thr difference RMS: 1.59995
[14:09:48.690] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.98705, thr difference RMS: 1.85061
[14:09:48.798] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:09:48.800] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1983 seconds
[14:09:48.800] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:09:49.510] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:09:49.510] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:09:49.514] <TB0>     INFO: ######################################################################
[14:09:49.514] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:09:49.514] <TB0>     INFO: ######################################################################
[14:09:49.514] <TB0>     INFO:    ----------------------------------------------------------------------
[14:09:49.514] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:09:49.514] <TB0>     INFO:    ----------------------------------------------------------------------
[14:09:49.514] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:09:49.527] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:09:49.527] <TB0>     INFO:     run 1 of 1
[14:09:49.527] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:49.870] <TB0>     INFO: Expecting 59072000 events.
[14:10:18.552] <TB0>     INFO: 1073600 events read in total (27966ms).
[14:10:45.975] <TB0>     INFO: 2142400 events read in total (55389ms).
[14:11:14.494] <TB0>     INFO: 3212600 events read in total (83908ms).
[14:11:43.022] <TB0>     INFO: 4283200 events read in total (112436ms).
[14:12:12.238] <TB0>     INFO: 5351600 events read in total (141652ms).
[14:12:40.247] <TB0>     INFO: 6423800 events read in total (169661ms).
[14:13:08.742] <TB0>     INFO: 7493400 events read in total (198156ms).
[14:13:36.947] <TB0>     INFO: 8561800 events read in total (226361ms).
[14:14:05.765] <TB0>     INFO: 9633400 events read in total (255179ms).
[14:14:34.258] <TB0>     INFO: 10703200 events read in total (283672ms).
[14:15:02.643] <TB0>     INFO: 11773000 events read in total (312057ms).
[14:15:31.551] <TB0>     INFO: 12844600 events read in total (340965ms).
[14:16:00.367] <TB0>     INFO: 13912400 events read in total (369781ms).
[14:16:29.225] <TB0>     INFO: 14980800 events read in total (398639ms).
[14:16:57.999] <TB0>     INFO: 16053600 events read in total (427413ms).
[14:17:26.845] <TB0>     INFO: 17122000 events read in total (456259ms).
[14:17:55.739] <TB0>     INFO: 18190200 events read in total (485153ms).
[14:18:24.460] <TB0>     INFO: 19261800 events read in total (513874ms).
[14:18:53.374] <TB0>     INFO: 20330600 events read in total (542788ms).
[14:19:22.290] <TB0>     INFO: 21399600 events read in total (571704ms).
[14:19:51.141] <TB0>     INFO: 22472400 events read in total (600555ms).
[14:20:19.003] <TB0>     INFO: 23541000 events read in total (629417ms).
[14:20:48.913] <TB0>     INFO: 24609800 events read in total (658327ms).
[14:21:17.882] <TB0>     INFO: 25682000 events read in total (687296ms).
[14:21:46.823] <TB0>     INFO: 26750800 events read in total (716237ms).
[14:22:15.784] <TB0>     INFO: 27823000 events read in total (745198ms).
[14:22:44.654] <TB0>     INFO: 28892600 events read in total (774068ms).
[14:23:13.442] <TB0>     INFO: 29960600 events read in total (802856ms).
[14:23:42.493] <TB0>     INFO: 31031800 events read in total (831907ms).
[14:24:11.456] <TB0>     INFO: 32101800 events read in total (860870ms).
[14:24:40.419] <TB0>     INFO: 33170600 events read in total (889833ms).
[14:25:09.393] <TB0>     INFO: 34242800 events read in total (918807ms).
[14:25:38.420] <TB0>     INFO: 35311200 events read in total (947834ms).
[14:26:07.446] <TB0>     INFO: 36379800 events read in total (976860ms).
[14:26:36.409] <TB0>     INFO: 37452600 events read in total (1005823ms).
[14:27:05.376] <TB0>     INFO: 38521400 events read in total (1034790ms).
[14:27:34.325] <TB0>     INFO: 39589200 events read in total (1063739ms).
[14:28:03.245] <TB0>     INFO: 40660400 events read in total (1092659ms).
[14:28:32.168] <TB0>     INFO: 41729400 events read in total (1121582ms).
[14:29:01.061] <TB0>     INFO: 42797600 events read in total (1150475ms).
[14:29:29.919] <TB0>     INFO: 43868600 events read in total (1179333ms).
[14:29:58.877] <TB0>     INFO: 44938400 events read in total (1208291ms).
[14:30:27.732] <TB0>     INFO: 46006200 events read in total (1237146ms).
[14:30:56.790] <TB0>     INFO: 47075400 events read in total (1266204ms).
[14:31:25.839] <TB0>     INFO: 48146600 events read in total (1295253ms).
[14:31:54.768] <TB0>     INFO: 49214400 events read in total (1324182ms).
[14:32:23.754] <TB0>     INFO: 50281600 events read in total (1353168ms).
[14:32:52.791] <TB0>     INFO: 51353400 events read in total (1382205ms).
[14:33:21.898] <TB0>     INFO: 52422000 events read in total (1411312ms).
[14:33:50.838] <TB0>     INFO: 53490000 events read in total (1440252ms).
[14:34:19.681] <TB0>     INFO: 54559200 events read in total (1469095ms).
[14:34:48.713] <TB0>     INFO: 55629600 events read in total (1498127ms).
[14:35:17.592] <TB0>     INFO: 56696800 events read in total (1527006ms).
[14:35:46.584] <TB0>     INFO: 57764400 events read in total (1555999ms).
[14:36:15.590] <TB0>     INFO: 58836200 events read in total (1585004ms).
[14:36:22.170] <TB0>     INFO: 59072000 events read in total (1591584ms).
[14:36:22.190] <TB0>     INFO: Test took 1592664ms.
[14:36:22.253] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:22.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:22.365] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:23.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:23.558] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:24.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:24.720] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:25.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:25.899] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:27.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:27.064] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:28.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:28.230] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:29.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:29.400] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:30.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:30.572] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:31.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:31.734] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:32.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:32.909] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:34.074] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:34.074] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:35.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:35.259] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:36.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:36.440] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:37.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:37.620] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:38.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:38.799] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:39.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:39.978] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:36:41.167] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436506624
[14:36:41.197] <TB0>     INFO: PixTestScurves::scurves() done 
[14:36:41.197] <TB0>     INFO: Vcal mean:  35.03  35.08  35.09  35.11  35.12  35.08  35.08  35.16  35.08  35.18  35.10  35.03  35.06  35.11  35.04  35.07 
[14:36:41.197] <TB0>     INFO: Vcal RMS:    0.68   0.65   0.70   0.70   0.78   0.72   0.68   0.73   0.74   0.74   0.67   0.69   0.67   0.76   0.71   0.73 
[14:36:41.197] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:36:41.273] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:36:41.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:36:41.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:36:41.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:36:41.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:36:41.273] <TB0>     INFO: ######################################################################
[14:36:41.273] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:36:41.273] <TB0>     INFO: ######################################################################
[14:36:41.277] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:36:41.619] <TB0>     INFO: Expecting 41600 events.
[14:36:45.756] <TB0>     INFO: 41600 events read in total (3413ms).
[14:36:45.756] <TB0>     INFO: Test took 4479ms.
[14:36:45.764] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:45.764] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:36:45.764] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:36:45.774] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:36:45.774] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:36:45.774] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:36:45.774] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:36:46.112] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:36:46.458] <TB0>     INFO: Expecting 41600 events.
[14:36:50.586] <TB0>     INFO: 41600 events read in total (3413ms).
[14:36:50.587] <TB0>     INFO: Test took 4475ms.
[14:36:50.595] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:50.595] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:36:50.595] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:36:50.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.986
[14:36:50.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:36:50.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.638
[14:36:50.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:36:50.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.585
[14:36:50.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 162
[14:36:50.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.87
[14:36:50.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 172
[14:36:50.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.068
[14:36:50.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 174
[14:36:50.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.673
[14:36:50.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[14:36:50.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.478
[14:36:50.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 180
[14:36:50.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.653
[14:36:50.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:36:50.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.177
[14:36:50.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,5] phvalue 184
[14:36:50.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.765
[14:36:50.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 173
[14:36:50.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.203
[14:36:50.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 188
[14:36:50.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.562
[14:36:50.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 180
[14:36:50.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.118
[14:36:50.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 188
[14:36:50.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.937
[14:36:50.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 174
[14:36:50.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.185
[14:36:50.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[14:36:50.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.132
[14:36:50.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 181
[14:36:50.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:36:50.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:36:50.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:36:50.691] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:36:51.035] <TB0>     INFO: Expecting 41600 events.
[14:36:55.187] <TB0>     INFO: 41600 events read in total (3437ms).
[14:36:55.188] <TB0>     INFO: Test took 4496ms.
[14:36:55.195] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:55.196] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:36:55.196] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:36:55.199] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:36:55.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 45minph_roc = 2
[14:36:55.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.1972
[14:36:55.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 83
[14:36:55.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1743
[14:36:55.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 73
[14:36:55.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 48.549
[14:36:55.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 49
[14:36:55.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9413
[14:36:55.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 68
[14:36:55.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.7148
[14:36:55.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 58
[14:36:55.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.861
[14:36:55.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 65
[14:36:55.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5819
[14:36:55.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 75
[14:36:55.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7893
[14:36:55.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,30] phvalue 70
[14:36:55.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0969
[14:36:55.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[14:36:55.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.847
[14:36:55.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 59
[14:36:55.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.2743
[14:36:55.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 88
[14:36:55.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.2677
[14:36:55.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,13] phvalue 75
[14:36:55.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9927
[14:36:55.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 84
[14:36:55.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.2306
[14:36:55.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 64
[14:36:55.203] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.065
[14:36:55.203] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 74
[14:36:55.203] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0888
[14:36:55.203] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 74
[14:36:55.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 0 0
[14:36:55.613] <TB0>     INFO: Expecting 2560 events.
[14:36:56.571] <TB0>     INFO: 2560 events read in total (243ms).
[14:36:56.572] <TB0>     INFO: Test took 1367ms.
[14:36:56.572] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:56.572] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 1 1
[14:36:57.079] <TB0>     INFO: Expecting 2560 events.
[14:36:58.036] <TB0>     INFO: 2560 events read in total (242ms).
[14:36:58.037] <TB0>     INFO: Test took 1465ms.
[14:36:58.038] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:58.038] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 2 2
[14:36:58.544] <TB0>     INFO: Expecting 2560 events.
[14:36:59.501] <TB0>     INFO: 2560 events read in total (242ms).
[14:36:59.501] <TB0>     INFO: Test took 1463ms.
[14:36:59.501] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:36:59.501] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[14:37:00.009] <TB0>     INFO: Expecting 2560 events.
[14:37:00.966] <TB0>     INFO: 2560 events read in total (242ms).
[14:37:00.966] <TB0>     INFO: Test took 1465ms.
[14:37:00.966] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:00.966] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[14:37:01.473] <TB0>     INFO: Expecting 2560 events.
[14:37:02.434] <TB0>     INFO: 2560 events read in total (246ms).
[14:37:02.434] <TB0>     INFO: Test took 1468ms.
[14:37:02.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:02.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 5 5
[14:37:02.942] <TB0>     INFO: Expecting 2560 events.
[14:37:03.899] <TB0>     INFO: 2560 events read in total (242ms).
[14:37:03.899] <TB0>     INFO: Test took 1464ms.
[14:37:03.899] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:03.899] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 6 6
[14:37:04.407] <TB0>     INFO: Expecting 2560 events.
[14:37:05.364] <TB0>     INFO: 2560 events read in total (242ms).
[14:37:05.364] <TB0>     INFO: Test took 1464ms.
[14:37:05.364] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:05.365] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 30, 7 7
[14:37:05.872] <TB0>     INFO: Expecting 2560 events.
[14:37:06.830] <TB0>     INFO: 2560 events read in total (243ms).
[14:37:06.830] <TB0>     INFO: Test took 1465ms.
[14:37:06.830] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:06.830] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[14:37:07.338] <TB0>     INFO: Expecting 2560 events.
[14:37:08.295] <TB0>     INFO: 2560 events read in total (242ms).
[14:37:08.296] <TB0>     INFO: Test took 1466ms.
[14:37:08.296] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:08.296] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 9 9
[14:37:08.804] <TB0>     INFO: Expecting 2560 events.
[14:37:09.761] <TB0>     INFO: 2560 events read in total (242ms).
[14:37:09.761] <TB0>     INFO: Test took 1465ms.
[14:37:09.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:09.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 10 10
[14:37:10.269] <TB0>     INFO: Expecting 2560 events.
[14:37:11.226] <TB0>     INFO: 2560 events read in total (242ms).
[14:37:11.226] <TB0>     INFO: Test took 1465ms.
[14:37:11.226] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:11.226] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 13, 11 11
[14:37:11.734] <TB0>     INFO: Expecting 2560 events.
[14:37:12.694] <TB0>     INFO: 2560 events read in total (245ms).
[14:37:12.694] <TB0>     INFO: Test took 1468ms.
[14:37:12.695] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:12.695] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 12 12
[14:37:13.202] <TB0>     INFO: Expecting 2560 events.
[14:37:14.160] <TB0>     INFO: 2560 events read in total (243ms).
[14:37:14.160] <TB0>     INFO: Test took 1465ms.
[14:37:14.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:14.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 13 13
[14:37:14.668] <TB0>     INFO: Expecting 2560 events.
[14:37:15.624] <TB0>     INFO: 2560 events read in total (242ms).
[14:37:15.625] <TB0>     INFO: Test took 1465ms.
[14:37:15.626] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:15.627] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 14 14
[14:37:16.132] <TB0>     INFO: Expecting 2560 events.
[14:37:17.090] <TB0>     INFO: 2560 events read in total (243ms).
[14:37:17.090] <TB0>     INFO: Test took 1463ms.
[14:37:17.091] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:17.091] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 15 15
[14:37:17.598] <TB0>     INFO: Expecting 2560 events.
[14:37:18.556] <TB0>     INFO: 2560 events read in total (243ms).
[14:37:18.557] <TB0>     INFO: Test took 1466ms.
[14:37:18.557] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC11
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:37:18.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC15
[14:37:18.560] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:19.066] <TB0>     INFO: Expecting 655360 events.
[14:37:30.747] <TB0>     INFO: 655360 events read in total (10966ms).
[14:37:30.763] <TB0>     INFO: Expecting 655360 events.
[14:37:42.480] <TB0>     INFO: 655360 events read in total (11157ms).
[14:37:42.496] <TB0>     INFO: Expecting 655360 events.
[14:37:54.110] <TB0>     INFO: 655360 events read in total (11053ms).
[14:37:54.131] <TB0>     INFO: Expecting 655360 events.
[14:38:05.674] <TB0>     INFO: 655360 events read in total (10984ms).
[14:38:05.700] <TB0>     INFO: Expecting 655360 events.
[14:38:17.330] <TB0>     INFO: 655360 events read in total (11073ms).
[14:38:17.358] <TB0>     INFO: Expecting 655360 events.
[14:38:28.959] <TB0>     INFO: 655360 events read in total (11049ms).
[14:38:28.991] <TB0>     INFO: Expecting 655360 events.
[14:38:40.662] <TB0>     INFO: 655360 events read in total (11119ms).
[14:38:40.700] <TB0>     INFO: Expecting 655360 events.
[14:38:52.301] <TB0>     INFO: 655360 events read in total (11067ms).
[14:38:52.342] <TB0>     INFO: Expecting 655360 events.
[14:39:03.879] <TB0>     INFO: 655360 events read in total (10995ms).
[14:39:03.926] <TB0>     INFO: Expecting 655360 events.
[14:39:15.609] <TB0>     INFO: 655360 events read in total (11146ms).
[14:39:15.657] <TB0>     INFO: Expecting 655360 events.
[14:39:27.200] <TB0>     INFO: 655360 events read in total (11011ms).
[14:39:27.254] <TB0>     INFO: Expecting 655360 events.
[14:39:38.864] <TB0>     INFO: 655360 events read in total (11084ms).
[14:39:38.922] <TB0>     INFO: Expecting 655360 events.
[14:39:50.484] <TB0>     INFO: 655360 events read in total (11036ms).
[14:39:50.549] <TB0>     INFO: Expecting 655360 events.
[14:40:02.176] <TB0>     INFO: 655360 events read in total (11100ms).
[14:40:02.241] <TB0>     INFO: Expecting 655360 events.
[14:40:13.874] <TB0>     INFO: 655360 events read in total (11107ms).
[14:40:13.946] <TB0>     INFO: Expecting 655360 events.
[14:40:25.563] <TB0>     INFO: 655360 events read in total (11090ms).
[14:40:25.642] <TB0>     INFO: Test took 187082ms.
[14:40:25.747] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:26.049] <TB0>     INFO: Expecting 655360 events.
[14:40:37.823] <TB0>     INFO: 655360 events read in total (11060ms).
[14:40:37.834] <TB0>     INFO: Expecting 655360 events.
[14:40:49.393] <TB0>     INFO: 655360 events read in total (10993ms).
[14:40:49.408] <TB0>     INFO: Expecting 655360 events.
[14:41:00.976] <TB0>     INFO: 655360 events read in total (11001ms).
[14:41:00.996] <TB0>     INFO: Expecting 655360 events.
[14:41:12.577] <TB0>     INFO: 655360 events read in total (11018ms).
[14:41:12.601] <TB0>     INFO: Expecting 655360 events.
[14:41:24.161] <TB0>     INFO: 655360 events read in total (11002ms).
[14:41:24.190] <TB0>     INFO: Expecting 655360 events.
[14:41:35.790] <TB0>     INFO: 655360 events read in total (11046ms).
[14:41:35.823] <TB0>     INFO: Expecting 655360 events.
[14:41:47.201] <TB0>     INFO: 655360 events read in total (10828ms).
[14:41:47.237] <TB0>     INFO: Expecting 655360 events.
[14:41:58.690] <TB0>     INFO: 655360 events read in total (10904ms).
[14:41:58.733] <TB0>     INFO: Expecting 655360 events.
[14:42:10.399] <TB0>     INFO: 655360 events read in total (11134ms).
[14:42:10.444] <TB0>     INFO: Expecting 655360 events.
[14:42:22.115] <TB0>     INFO: 655360 events read in total (11133ms).
[14:42:22.165] <TB0>     INFO: Expecting 655360 events.
[14:42:33.811] <TB0>     INFO: 655360 events read in total (11117ms).
[14:42:33.864] <TB0>     INFO: Expecting 655360 events.
[14:42:45.403] <TB0>     INFO: 655360 events read in total (11008ms).
[14:42:45.460] <TB0>     INFO: Expecting 655360 events.
[14:42:57.042] <TB0>     INFO: 655360 events read in total (11055ms).
[14:42:57.103] <TB0>     INFO: Expecting 655360 events.
[14:43:08.688] <TB0>     INFO: 655360 events read in total (11058ms).
[14:43:08.753] <TB0>     INFO: Expecting 655360 events.
[14:43:20.293] <TB0>     INFO: 655360 events read in total (11013ms).
[14:43:20.364] <TB0>     INFO: Expecting 655360 events.
[14:43:31.928] <TB0>     INFO: 655360 events read in total (11038ms).
[14:43:32.009] <TB0>     INFO: Test took 186262ms.
[14:43:32.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:43:32.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:43:32.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:43:32.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:43:32.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:43:32.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:43:32.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:43:32.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:43:32.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:43:32.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:43:32.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:43:32.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:43:32.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:43:32.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:43:32.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:43:32.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:43:32.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:43:32.193] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.201] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.208] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.215] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.221] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.229] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:43:32.236] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:43:32.243] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:43:32.250] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.258] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.266] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:43:32.273] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:43:32.280] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:43:32.288] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:43:32.295] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:43:32.302] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:43:32.309] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:43:32.317] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:43:32.324] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.332] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.338] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.347] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.354] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.362] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:43:32.368] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:43:32.376] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:43:32.383] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:43:32.390] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:43:32.397] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:43:32.404] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:43:32.411] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:43:32.418] <TB0>     INFO: safety margin for low PH: adding 9, margin is now 29
[14:43:32.424] <TB0>     INFO: safety margin for low PH: adding 10, margin is now 30
[14:43:32.432] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.438] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.446] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.452] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:43:32.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:43:32.489] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C0.dat
[14:43:32.489] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C1.dat
[14:43:32.490] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C2.dat
[14:43:32.490] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C3.dat
[14:43:32.490] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C4.dat
[14:43:32.490] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C5.dat
[14:43:32.490] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C6.dat
[14:43:32.490] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C7.dat
[14:43:32.490] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C8.dat
[14:43:32.491] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C9.dat
[14:43:32.491] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C10.dat
[14:43:32.491] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C11.dat
[14:43:32.491] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C12.dat
[14:43:32.491] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C13.dat
[14:43:32.491] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C14.dat
[14:43:32.491] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C15.dat
[14:43:32.837] <TB0>     INFO: Expecting 41600 events.
[14:43:36.679] <TB0>     INFO: 41600 events read in total (3127ms).
[14:43:36.680] <TB0>     INFO: Test took 4186ms.
[14:43:37.333] <TB0>     INFO: Expecting 41600 events.
[14:43:41.149] <TB0>     INFO: 41600 events read in total (3101ms).
[14:43:41.150] <TB0>     INFO: Test took 4162ms.
[14:43:41.804] <TB0>     INFO: Expecting 41600 events.
[14:43:45.643] <TB0>     INFO: 41600 events read in total (3124ms).
[14:43:45.644] <TB0>     INFO: Test took 4186ms.
[14:43:45.953] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:46.084] <TB0>     INFO: Expecting 2560 events.
[14:43:47.043] <TB0>     INFO: 2560 events read in total (244ms).
[14:43:47.043] <TB0>     INFO: Test took 1090ms.
[14:43:47.046] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:47.552] <TB0>     INFO: Expecting 2560 events.
[14:43:48.511] <TB0>     INFO: 2560 events read in total (244ms).
[14:43:48.511] <TB0>     INFO: Test took 1465ms.
[14:43:48.514] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:49.020] <TB0>     INFO: Expecting 2560 events.
[14:43:49.978] <TB0>     INFO: 2560 events read in total (243ms).
[14:43:49.979] <TB0>     INFO: Test took 1466ms.
[14:43:49.982] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:50.487] <TB0>     INFO: Expecting 2560 events.
[14:43:51.447] <TB0>     INFO: 2560 events read in total (245ms).
[14:43:51.447] <TB0>     INFO: Test took 1465ms.
[14:43:51.451] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:51.956] <TB0>     INFO: Expecting 2560 events.
[14:43:52.914] <TB0>     INFO: 2560 events read in total (243ms).
[14:43:52.914] <TB0>     INFO: Test took 1463ms.
[14:43:52.917] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:53.423] <TB0>     INFO: Expecting 2560 events.
[14:43:54.381] <TB0>     INFO: 2560 events read in total (243ms).
[14:43:54.382] <TB0>     INFO: Test took 1465ms.
[14:43:54.384] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:54.890] <TB0>     INFO: Expecting 2560 events.
[14:43:55.848] <TB0>     INFO: 2560 events read in total (243ms).
[14:43:55.849] <TB0>     INFO: Test took 1465ms.
[14:43:55.852] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:56.358] <TB0>     INFO: Expecting 2560 events.
[14:43:57.317] <TB0>     INFO: 2560 events read in total (245ms).
[14:43:57.317] <TB0>     INFO: Test took 1465ms.
[14:43:57.321] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:57.826] <TB0>     INFO: Expecting 2560 events.
[14:43:58.785] <TB0>     INFO: 2560 events read in total (244ms).
[14:43:58.785] <TB0>     INFO: Test took 1465ms.
[14:43:58.788] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:59.294] <TB0>     INFO: Expecting 2560 events.
[14:44:00.253] <TB0>     INFO: 2560 events read in total (244ms).
[14:44:00.253] <TB0>     INFO: Test took 1465ms.
[14:44:00.255] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:00.763] <TB0>     INFO: Expecting 2560 events.
[14:44:01.721] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:01.722] <TB0>     INFO: Test took 1467ms.
[14:44:01.724] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:02.230] <TB0>     INFO: Expecting 2560 events.
[14:44:03.188] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:03.188] <TB0>     INFO: Test took 1464ms.
[14:44:03.191] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:03.697] <TB0>     INFO: Expecting 2560 events.
[14:44:04.655] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:04.656] <TB0>     INFO: Test took 1466ms.
[14:44:04.659] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:05.164] <TB0>     INFO: Expecting 2560 events.
[14:44:06.122] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:06.123] <TB0>     INFO: Test took 1464ms.
[14:44:06.125] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:06.632] <TB0>     INFO: Expecting 2560 events.
[14:44:07.591] <TB0>     INFO: 2560 events read in total (244ms).
[14:44:07.592] <TB0>     INFO: Test took 1467ms.
[14:44:07.594] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:08.100] <TB0>     INFO: Expecting 2560 events.
[14:44:09.058] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:09.058] <TB0>     INFO: Test took 1464ms.
[14:44:09.061] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:09.566] <TB0>     INFO: Expecting 2560 events.
[14:44:10.525] <TB0>     INFO: 2560 events read in total (244ms).
[14:44:10.526] <TB0>     INFO: Test took 1465ms.
[14:44:10.528] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:11.035] <TB0>     INFO: Expecting 2560 events.
[14:44:11.993] <TB0>     INFO: 2560 events read in total (244ms).
[14:44:11.994] <TB0>     INFO: Test took 1466ms.
[14:44:11.995] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:12.502] <TB0>     INFO: Expecting 2560 events.
[14:44:13.461] <TB0>     INFO: 2560 events read in total (244ms).
[14:44:13.461] <TB0>     INFO: Test took 1466ms.
[14:44:13.463] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:13.970] <TB0>     INFO: Expecting 2560 events.
[14:44:14.930] <TB0>     INFO: 2560 events read in total (245ms).
[14:44:14.930] <TB0>     INFO: Test took 1467ms.
[14:44:14.933] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:15.439] <TB0>     INFO: Expecting 2560 events.
[14:44:16.397] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:16.398] <TB0>     INFO: Test took 1465ms.
[14:44:16.400] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:16.906] <TB0>     INFO: Expecting 2560 events.
[14:44:17.864] <TB0>     INFO: 2560 events read in total (244ms).
[14:44:17.864] <TB0>     INFO: Test took 1464ms.
[14:44:17.868] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:18.373] <TB0>     INFO: Expecting 2560 events.
[14:44:19.333] <TB0>     INFO: 2560 events read in total (245ms).
[14:44:19.334] <TB0>     INFO: Test took 1466ms.
[14:44:19.336] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:19.841] <TB0>     INFO: Expecting 2560 events.
[14:44:20.799] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:20.800] <TB0>     INFO: Test took 1464ms.
[14:44:20.802] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:21.309] <TB0>     INFO: Expecting 2560 events.
[14:44:22.265] <TB0>     INFO: 2560 events read in total (242ms).
[14:44:22.266] <TB0>     INFO: Test took 1464ms.
[14:44:22.268] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:22.775] <TB0>     INFO: Expecting 2560 events.
[14:44:23.733] <TB0>     INFO: 2560 events read in total (244ms).
[14:44:23.733] <TB0>     INFO: Test took 1465ms.
[14:44:23.735] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:24.243] <TB0>     INFO: Expecting 2560 events.
[14:44:25.201] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:25.202] <TB0>     INFO: Test took 1467ms.
[14:44:25.204] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:25.711] <TB0>     INFO: Expecting 2560 events.
[14:44:26.669] <TB0>     INFO: 2560 events read in total (244ms).
[14:44:26.670] <TB0>     INFO: Test took 1466ms.
[14:44:26.672] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:27.178] <TB0>     INFO: Expecting 2560 events.
[14:44:28.137] <TB0>     INFO: 2560 events read in total (244ms).
[14:44:28.138] <TB0>     INFO: Test took 1467ms.
[14:44:28.140] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:28.646] <TB0>     INFO: Expecting 2560 events.
[14:44:29.605] <TB0>     INFO: 2560 events read in total (244ms).
[14:44:29.605] <TB0>     INFO: Test took 1465ms.
[14:44:29.608] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:30.114] <TB0>     INFO: Expecting 2560 events.
[14:44:31.073] <TB0>     INFO: 2560 events read in total (244ms).
[14:44:31.074] <TB0>     INFO: Test took 1466ms.
[14:44:31.076] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:31.583] <TB0>     INFO: Expecting 2560 events.
[14:44:32.543] <TB0>     INFO: 2560 events read in total (245ms).
[14:44:32.544] <TB0>     INFO: Test took 1469ms.
[14:44:33.558] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:44:33.558] <TB0>     INFO: PH scale (per ROC):    78  80  77  77  80  79  80  83  79  77  80  80  80  75  80  79
[14:44:33.558] <TB0>     INFO: PH offset (per ROC):  167 174 197 179 187 181 176 175 172 187 162 176 165 184 174 174
[14:44:33.733] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:44:33.736] <TB0>     INFO: ######################################################################
[14:44:33.736] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:44:33.736] <TB0>     INFO: ######################################################################
[14:44:33.736] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:44:33.749] <TB0>     INFO: scanning low vcal = 10
[14:44:34.097] <TB0>     INFO: Expecting 41600 events.
[14:44:37.801] <TB0>     INFO: 41600 events read in total (2989ms).
[14:44:37.801] <TB0>     INFO: Test took 4052ms.
[14:44:37.803] <TB0>     INFO: scanning low vcal = 20
[14:44:38.310] <TB0>     INFO: Expecting 41600 events.
[14:44:42.022] <TB0>     INFO: 41600 events read in total (2997ms).
[14:44:42.023] <TB0>     INFO: Test took 4220ms.
[14:44:42.024] <TB0>     INFO: scanning low vcal = 30
[14:44:42.531] <TB0>     INFO: Expecting 41600 events.
[14:44:46.259] <TB0>     INFO: 41600 events read in total (3013ms).
[14:44:46.261] <TB0>     INFO: Test took 4237ms.
[14:44:46.264] <TB0>     INFO: scanning low vcal = 40
[14:44:46.765] <TB0>     INFO: Expecting 41600 events.
[14:44:50.993] <TB0>     INFO: 41600 events read in total (3513ms).
[14:44:50.995] <TB0>     INFO: Test took 4731ms.
[14:44:50.998] <TB0>     INFO: scanning low vcal = 50
[14:44:51.419] <TB0>     INFO: Expecting 41600 events.
[14:44:55.685] <TB0>     INFO: 41600 events read in total (3551ms).
[14:44:55.686] <TB0>     INFO: Test took 4688ms.
[14:44:55.689] <TB0>     INFO: scanning low vcal = 60
[14:44:56.111] <TB0>     INFO: Expecting 41600 events.
[14:45:00.354] <TB0>     INFO: 41600 events read in total (3529ms).
[14:45:00.355] <TB0>     INFO: Test took 4666ms.
[14:45:00.358] <TB0>     INFO: scanning low vcal = 70
[14:45:00.780] <TB0>     INFO: Expecting 41600 events.
[14:45:05.031] <TB0>     INFO: 41600 events read in total (3537ms).
[14:45:05.032] <TB0>     INFO: Test took 4674ms.
[14:45:05.035] <TB0>     INFO: scanning low vcal = 80
[14:45:05.456] <TB0>     INFO: Expecting 41600 events.
[14:45:09.724] <TB0>     INFO: 41600 events read in total (3553ms).
[14:45:09.725] <TB0>     INFO: Test took 4690ms.
[14:45:09.728] <TB0>     INFO: scanning low vcal = 90
[14:45:10.151] <TB0>     INFO: Expecting 41600 events.
[14:45:14.402] <TB0>     INFO: 41600 events read in total (3536ms).
[14:45:14.402] <TB0>     INFO: Test took 4674ms.
[14:45:14.407] <TB0>     INFO: scanning low vcal = 100
[14:45:14.828] <TB0>     INFO: Expecting 41600 events.
[14:45:19.213] <TB0>     INFO: 41600 events read in total (3670ms).
[14:45:19.214] <TB0>     INFO: Test took 4807ms.
[14:45:19.217] <TB0>     INFO: scanning low vcal = 110
[14:45:19.639] <TB0>     INFO: Expecting 41600 events.
[14:45:23.886] <TB0>     INFO: 41600 events read in total (3533ms).
[14:45:23.886] <TB0>     INFO: Test took 4669ms.
[14:45:23.889] <TB0>     INFO: scanning low vcal = 120
[14:45:24.315] <TB0>     INFO: Expecting 41600 events.
[14:45:28.569] <TB0>     INFO: 41600 events read in total (3539ms).
[14:45:28.570] <TB0>     INFO: Test took 4681ms.
[14:45:28.573] <TB0>     INFO: scanning low vcal = 130
[14:45:28.996] <TB0>     INFO: Expecting 41600 events.
[14:45:33.265] <TB0>     INFO: 41600 events read in total (3554ms).
[14:45:33.266] <TB0>     INFO: Test took 4693ms.
[14:45:33.269] <TB0>     INFO: scanning low vcal = 140
[14:45:33.690] <TB0>     INFO: Expecting 41600 events.
[14:45:37.950] <TB0>     INFO: 41600 events read in total (3545ms).
[14:45:37.951] <TB0>     INFO: Test took 4682ms.
[14:45:37.954] <TB0>     INFO: scanning low vcal = 150
[14:45:38.373] <TB0>     INFO: Expecting 41600 events.
[14:45:42.659] <TB0>     INFO: 41600 events read in total (3572ms).
[14:45:42.660] <TB0>     INFO: Test took 4706ms.
[14:45:42.663] <TB0>     INFO: scanning low vcal = 160
[14:45:43.087] <TB0>     INFO: Expecting 41600 events.
[14:45:47.330] <TB0>     INFO: 41600 events read in total (3528ms).
[14:45:47.330] <TB0>     INFO: Test took 4667ms.
[14:45:47.334] <TB0>     INFO: scanning low vcal = 170
[14:45:47.756] <TB0>     INFO: Expecting 41600 events.
[14:45:52.012] <TB0>     INFO: 41600 events read in total (3542ms).
[14:45:52.012] <TB0>     INFO: Test took 4677ms.
[14:45:52.017] <TB0>     INFO: scanning low vcal = 180
[14:45:52.438] <TB0>     INFO: Expecting 41600 events.
[14:45:56.694] <TB0>     INFO: 41600 events read in total (3541ms).
[14:45:56.694] <TB0>     INFO: Test took 4677ms.
[14:45:56.697] <TB0>     INFO: scanning low vcal = 190
[14:45:57.118] <TB0>     INFO: Expecting 41600 events.
[14:46:01.392] <TB0>     INFO: 41600 events read in total (3559ms).
[14:46:01.393] <TB0>     INFO: Test took 4696ms.
[14:46:01.396] <TB0>     INFO: scanning low vcal = 200
[14:46:01.815] <TB0>     INFO: Expecting 41600 events.
[14:46:06.067] <TB0>     INFO: 41600 events read in total (3537ms).
[14:46:06.068] <TB0>     INFO: Test took 4672ms.
[14:46:06.071] <TB0>     INFO: scanning low vcal = 210
[14:46:06.494] <TB0>     INFO: Expecting 41600 events.
[14:46:10.736] <TB0>     INFO: 41600 events read in total (3527ms).
[14:46:10.736] <TB0>     INFO: Test took 4665ms.
[14:46:10.739] <TB0>     INFO: scanning low vcal = 220
[14:46:11.165] <TB0>     INFO: Expecting 41600 events.
[14:46:15.411] <TB0>     INFO: 41600 events read in total (3531ms).
[14:46:15.412] <TB0>     INFO: Test took 4672ms.
[14:46:15.415] <TB0>     INFO: scanning low vcal = 230
[14:46:15.837] <TB0>     INFO: Expecting 41600 events.
[14:46:20.093] <TB0>     INFO: 41600 events read in total (3540ms).
[14:46:20.093] <TB0>     INFO: Test took 4678ms.
[14:46:20.096] <TB0>     INFO: scanning low vcal = 240
[14:46:20.523] <TB0>     INFO: Expecting 41600 events.
[14:46:24.760] <TB0>     INFO: 41600 events read in total (3522ms).
[14:46:24.761] <TB0>     INFO: Test took 4665ms.
[14:46:24.764] <TB0>     INFO: scanning low vcal = 250
[14:46:25.185] <TB0>     INFO: Expecting 41600 events.
[14:46:29.433] <TB0>     INFO: 41600 events read in total (3533ms).
[14:46:29.433] <TB0>     INFO: Test took 4669ms.
[14:46:29.437] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:46:29.859] <TB0>     INFO: Expecting 41600 events.
[14:46:34.096] <TB0>     INFO: 41600 events read in total (3522ms).
[14:46:34.097] <TB0>     INFO: Test took 4659ms.
[14:46:34.100] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:46:34.518] <TB0>     INFO: Expecting 41600 events.
[14:46:38.770] <TB0>     INFO: 41600 events read in total (3537ms).
[14:46:38.771] <TB0>     INFO: Test took 4671ms.
[14:46:38.774] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:46:39.196] <TB0>     INFO: Expecting 41600 events.
[14:46:43.453] <TB0>     INFO: 41600 events read in total (3542ms).
[14:46:43.454] <TB0>     INFO: Test took 4680ms.
[14:46:43.457] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:46:43.878] <TB0>     INFO: Expecting 41600 events.
[14:46:48.139] <TB0>     INFO: 41600 events read in total (3546ms).
[14:46:48.139] <TB0>     INFO: Test took 4681ms.
[14:46:48.143] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:46:48.566] <TB0>     INFO: Expecting 41600 events.
[14:46:52.814] <TB0>     INFO: 41600 events read in total (3533ms).
[14:46:52.815] <TB0>     INFO: Test took 4672ms.
[14:46:53.349] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:46:53.353] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:46:53.353] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:46:53.354] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:46:53.354] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:46:53.354] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:46:53.354] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:46:53.355] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:46:53.355] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:46:53.355] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:46:53.355] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:46:53.356] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:46:53.356] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:46:53.356] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:46:53.356] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:46:53.356] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:46:53.357] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:47:32.074] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:47:32.074] <TB0>     INFO: non-linearity mean:  0.960 0.954 0.954 0.958 0.965 0.956 0.973 0.959 0.962 0.956 0.960 0.972 0.965 0.960 0.966 0.958
[14:47:32.074] <TB0>     INFO: non-linearity RMS:   0.007 0.006 0.007 0.005 0.005 0.006 0.003 0.006 0.005 0.007 0.005 0.003 0.004 0.007 0.005 0.006
[14:47:32.074] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:47:32.097] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:47:32.119] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:47:32.141] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:47:32.163] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:47:32.185] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:47:32.208] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:47:32.230] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:47:32.252] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:47:32.274] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:47:32.296] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:47:32.318] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:47:32.340] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:47:32.363] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:47:32.385] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:47:32.407] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-38_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:47:32.429] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:47:32.429] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:47:32.437] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:47:32.437] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:47:32.440] <TB0>     INFO: ######################################################################
[14:47:32.440] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:47:32.440] <TB0>     INFO: ######################################################################
[14:47:32.442] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:47:32.453] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:47:32.453] <TB0>     INFO:     run 1 of 1
[14:47:32.453] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:47:32.796] <TB0>     INFO: Expecting 3120000 events.
[14:48:21.179] <TB0>     INFO: 1255275 events read in total (47668ms).
[14:49:10.212] <TB0>     INFO: 2503385 events read in total (96701ms).
[14:49:33.565] <TB0>     INFO: 3120000 events read in total (120054ms).
[14:49:33.606] <TB0>     INFO: Test took 121154ms.
[14:49:33.687] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:33.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:35.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:36.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:38.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:39.823] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:41.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:42.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:44.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:45.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:47.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:48.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:50.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:51.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:53.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:54.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:56.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:57.667] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 453455872
[14:49:57.698] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:49:57.698] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0819, RMS = 1.78013
[14:49:57.698] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:49:57.698] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:49:57.698] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5268, RMS = 2.2396
[14:49:57.698] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:49:57.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:49:57.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.629, RMS = 1.15901
[14:49:57.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:49:57.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:49:57.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5788, RMS = 2.08479
[14:49:57.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:49:57.701] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:49:57.701] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2814, RMS = 2.24423
[14:49:57.701] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:49:57.701] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:49:57.701] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7546, RMS = 1.88505
[14:49:57.701] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:49:57.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:49:57.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6233, RMS = 1.18328
[14:49:57.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:49:57.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:49:57.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7687, RMS = 1.21825
[14:49:57.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:49:57.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:49:57.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4359, RMS = 1.25688
[14:49:57.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:49:57.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:49:57.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.823, RMS = 1.39431
[14:49:57.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:49:57.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:49:57.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.8679, RMS = 2.48616
[14:49:57.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:49:57.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:49:57.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.6251, RMS = 1.97836
[14:49:57.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[14:49:57.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:49:57.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5921, RMS = 1.51765
[14:49:57.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:49:57.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:49:57.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.122, RMS = 2.17054
[14:49:57.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:49:57.707] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:49:57.707] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7717, RMS = 1.86383
[14:49:57.707] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:49:57.707] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:49:57.707] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.5224, RMS = 2.2764
[14:49:57.707] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:49:57.708] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:49:57.708] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2302, RMS = 1.49464
[14:49:57.708] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:49:57.708] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:49:57.708] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2212, RMS = 1.37145
[14:49:57.708] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:49:57.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:49:57.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0012, RMS = 1.87564
[14:49:57.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:49:57.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:49:57.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.109, RMS = 1.56636
[14:49:57.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:49:57.710] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:49:57.710] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0775, RMS = 1.14679
[14:49:57.710] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:49:57.710] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:49:57.710] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.5097, RMS = 1.67917
[14:49:57.710] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:49:57.711] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:49:57.711] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9918, RMS = 1.19638
[14:49:57.712] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:49:57.712] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:49:57.712] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1408, RMS = 1.80217
[14:49:57.712] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:49:57.713] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:49:57.713] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4275, RMS = 1.22307
[14:49:57.713] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:49:57.713] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:49:57.713] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1298, RMS = 1.73407
[14:49:57.713] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:49:57.714] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:49:57.714] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9107, RMS = 1.9965
[14:49:57.714] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:49:57.714] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:49:57.714] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3096, RMS = 1.45033
[14:49:57.714] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:49:57.715] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:49:57.715] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0512, RMS = 1.36689
[14:49:57.715] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:49:57.715] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:49:57.715] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2026, RMS = 1.60428
[14:49:57.715] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:49:57.716] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:49:57.716] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0272, RMS = 1.26988
[14:49:57.716] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:49:57.716] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:49:57.716] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7917, RMS = 1.25189
[14:49:57.716] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:49:57.719] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:49:57.719] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
[14:49:57.719] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:49:57.819] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:49:57.819] <TB0>     INFO: enter test to run
[14:49:57.819] <TB0>     INFO:   test:  no parameter change
[14:49:57.820] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 382.7mA
[14:49:57.821] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[14:49:57.821] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[14:49:57.821] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:49:58.296] <TB0>    QUIET: Connection to board 133 closed.
[14:49:58.297] <TB0>     INFO: pXar: this is the end, my friend
[14:49:58.297] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
