# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_microblaze_0_0/sim/accelerator_soc_microblaze_0_0.vhd" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_dlmb_v10_0/sim/accelerator_soc_dlmb_v10_0.vhd" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_ilmb_v10_0/sim/accelerator_soc_ilmb_v10_0.vhd" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_dlmb_bram_if_cntlr_0/sim/accelerator_soc_dlmb_bram_if_cntlr_0.vhd" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_ilmb_bram_if_cntlr_0/sim/accelerator_soc_ilmb_bram_if_cntlr_0.vhd" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_mdm_1_0/sim/accelerator_soc_mdm_1_0.vhd" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_rst_clk_wiz_1_100M_0/sim/accelerator_soc_rst_clk_wiz_1_100M_0.vhd" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_axi_bram_ctrl_0_0/sim/accelerator_soc_axi_bram_ctrl_0_0.vhd" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_axi_uartlite_0_0/sim/accelerator_soc_axi_uartlite_0_0.vhd" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_axi_intc_0_0/sim/accelerator_soc_axi_intc_0_0.vhd" \

# Do not sort compile order
nosort
