// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        layer12_out_dout,
        layer12_out_num_data_valid,
        layer12_out_fifo_cap,
        layer12_out_empty_n,
        layer12_out_read,
        layer13_out_din,
        layer13_out_num_data_valid,
        layer13_out_fifo_cap,
        layer13_out_full_n,
        layer13_out_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state5 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [143:0] layer12_out_dout;
input  [1:0] layer12_out_num_data_valid;
input  [1:0] layer12_out_fifo_cap;
input   layer12_out_empty_n;
output   layer12_out_read;
output  [383:0] layer13_out_din;
input  [1:0] layer13_out_num_data_valid;
input  [1:0] layer13_out_fifo_cap;
input   layer13_out_full_n;
output   layer13_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg layer12_out_read;
reg layer13_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap;
reg   [31:0] sX;
reg   [31:0] pX;
reg    layer12_out_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln185_reg_2527;
reg    layer13_out_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] and_ln145_reg_2684;
wire   [0:0] icmp_ln185_fu_616_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln145_1_fu_632_p2;
reg   [0:0] icmp_ln145_1_reg_2531;
wire   [0:0] icmp_ln165_fu_644_p2;
reg   [0:0] icmp_ln165_reg_2536;
wire   [5:0] trunc_ln187_fu_667_p1;
reg   [5:0] trunc_ln187_reg_2540;
reg   [5:0] trunc_ln187_s_reg_2546;
reg   [5:0] trunc_ln187_1_reg_2552;
reg   [5:0] trunc_ln187_2_reg_2558;
reg   [5:0] trunc_ln187_3_reg_2564;
reg   [5:0] trunc_ln187_4_reg_2570;
reg   [5:0] trunc_ln187_5_reg_2576;
reg   [5:0] trunc_ln187_6_reg_2582;
reg   [5:0] trunc_ln187_7_reg_2588;
reg   [5:0] trunc_ln187_8_reg_2594;
reg   [5:0] trunc_ln187_9_reg_2600;
reg   [5:0] trunc_ln187_10_reg_2606;
reg   [5:0] trunc_ln187_11_reg_2612;
reg   [5:0] trunc_ln187_12_reg_2618;
reg   [5:0] trunc_ln187_13_reg_2624;
reg   [5:0] trunc_ln187_14_reg_2630;
reg   [5:0] trunc_ln187_15_reg_2636;
reg   [5:0] trunc_ln187_16_reg_2642;
reg   [5:0] trunc_ln187_17_reg_2648;
reg   [5:0] trunc_ln187_18_reg_2654;
reg   [5:0] trunc_ln187_19_reg_2660;
reg   [5:0] trunc_ln187_20_reg_2666;
reg   [5:0] trunc_ln187_21_reg_2672;
reg   [5:0] trunc_ln187_22_reg_2678;
wire   [0:0] and_ln145_fu_911_p2;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_313_p4;
wire   [31:0] add_ln172_fu_924_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_309;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_309;
wire    ap_CS_fsm_state5;
wire   [31:0] add_ln165_fu_638_p2;
reg   [1:0] i_iw_fu_196;
wire   [1:0] i_iw_2_fu_622_p2;
reg   [5:0] p_0_0_0_0_0183_fu_200;
reg   [5:0] p_0_1_0_0_0186_fu_204;
reg   [5:0] p_0_2_0_0_0189_fu_208;
reg   [5:0] p_0_3_0_0_0192_fu_212;
reg   [5:0] p_0_4_0_0_0195_fu_216;
reg   [5:0] p_0_5_0_0_0198_fu_220;
reg   [5:0] p_0_6_0_0_0201_fu_224;
reg   [5:0] p_0_7_0_0_0204_fu_228;
reg   [5:0] p_0_8_0_0_0207_fu_232;
reg   [5:0] p_0_9_0_0_0210_fu_236;
reg   [5:0] p_0_10_0_0_0213_fu_240;
reg   [5:0] p_0_11_0_0_0216_fu_244;
reg   [5:0] p_0_12_0_0_0219_fu_248;
reg   [5:0] p_0_13_0_0_0222_fu_252;
reg   [5:0] p_0_14_0_0_0225_fu_256;
reg   [5:0] p_0_15_0_0_0228_fu_260;
reg   [5:0] p_0_16_0_0_0231_fu_264;
reg   [5:0] p_0_17_0_0_0234_fu_268;
reg   [5:0] p_0_18_0_0_0237_fu_272;
reg   [5:0] p_0_19_0_0_0240_fu_276;
reg   [5:0] p_0_20_0_0_0243_fu_280;
reg   [5:0] p_0_21_0_0_0246_fu_284;
reg   [5:0] p_0_22_0_0_0249_fu_288;
reg   [5:0] p_0_23_0_0_0252_fu_292;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln145_fu_905_p2;
wire   [31:0] select_ln172_fu_916_p3;
wire   [8:0] pool_window_V_fu_937_p3;
wire   [8:0] pool_window_V_1_fu_945_p3;
wire   [0:0] icmp_ln1651_fu_952_p2;
wire   [0:0] xor_ln1651_fu_958_p2;
wire   [8:0] select_ln65_fu_964_p3;
wire   [9:0] res_pack_data_fu_972_p3;
wire   [8:0] pool_window_V_2_fu_984_p3;
wire   [8:0] pool_window_V_3_fu_992_p3;
wire   [0:0] icmp_ln1651_1_fu_999_p2;
wire   [0:0] xor_ln1651_1_fu_1005_p2;
wire   [8:0] select_ln65_1_fu_1011_p3;
wire   [9:0] res_pack_data_1_fu_1019_p3;
wire   [8:0] pool_window_V_4_fu_1031_p3;
wire   [8:0] pool_window_V_5_fu_1039_p3;
wire   [0:0] icmp_ln1651_2_fu_1046_p2;
wire   [0:0] xor_ln1651_2_fu_1052_p2;
wire   [8:0] select_ln65_2_fu_1058_p3;
wire   [9:0] res_pack_data_2_fu_1066_p3;
wire   [8:0] pool_window_V_6_fu_1078_p3;
wire   [8:0] pool_window_V_7_fu_1086_p3;
wire   [0:0] icmp_ln1651_3_fu_1093_p2;
wire   [0:0] xor_ln1651_3_fu_1099_p2;
wire   [8:0] select_ln65_3_fu_1105_p3;
wire   [9:0] res_pack_data_3_fu_1113_p3;
wire   [8:0] pool_window_V_8_fu_1125_p3;
wire   [8:0] pool_window_V_9_fu_1133_p3;
wire   [0:0] icmp_ln1651_4_fu_1140_p2;
wire   [0:0] xor_ln1651_4_fu_1146_p2;
wire   [8:0] select_ln65_4_fu_1152_p3;
wire   [9:0] shl_ln_fu_1160_p3;
wire   [8:0] pool_window_V_10_fu_1172_p3;
wire   [8:0] pool_window_V_11_fu_1180_p3;
wire   [0:0] icmp_ln1651_5_fu_1187_p2;
wire   [0:0] xor_ln1651_5_fu_1193_p2;
wire   [8:0] select_ln65_5_fu_1199_p3;
wire   [9:0] shl_ln841_1_fu_1207_p3;
wire   [8:0] pool_window_V_12_fu_1219_p3;
wire   [8:0] pool_window_V_13_fu_1227_p3;
wire   [0:0] icmp_ln1651_6_fu_1234_p2;
wire   [0:0] xor_ln1651_6_fu_1240_p2;
wire   [8:0] select_ln65_6_fu_1246_p3;
wire   [9:0] shl_ln841_2_fu_1254_p3;
wire   [8:0] pool_window_V_14_fu_1266_p3;
wire   [8:0] pool_window_V_15_fu_1274_p3;
wire   [0:0] icmp_ln1651_7_fu_1281_p2;
wire   [0:0] xor_ln1651_7_fu_1287_p2;
wire   [8:0] select_ln65_7_fu_1293_p3;
wire   [9:0] shl_ln841_3_fu_1301_p3;
wire   [8:0] pool_window_V_16_fu_1313_p3;
wire   [8:0] pool_window_V_17_fu_1321_p3;
wire   [0:0] icmp_ln1651_8_fu_1328_p2;
wire   [0:0] xor_ln1651_8_fu_1334_p2;
wire   [8:0] select_ln65_8_fu_1340_p3;
wire   [9:0] shl_ln841_4_fu_1348_p3;
wire   [8:0] pool_window_V_18_fu_1360_p3;
wire   [8:0] pool_window_V_19_fu_1368_p3;
wire   [0:0] icmp_ln1651_9_fu_1375_p2;
wire   [0:0] xor_ln1651_9_fu_1381_p2;
wire   [8:0] select_ln65_9_fu_1387_p3;
wire   [9:0] shl_ln841_5_fu_1395_p3;
wire   [8:0] pool_window_V_20_fu_1407_p3;
wire   [8:0] pool_window_V_21_fu_1415_p3;
wire   [0:0] icmp_ln1651_10_fu_1422_p2;
wire   [0:0] xor_ln1651_10_fu_1428_p2;
wire   [8:0] select_ln65_10_fu_1434_p3;
wire   [9:0] shl_ln841_6_fu_1442_p3;
wire   [8:0] pool_window_V_22_fu_1454_p3;
wire   [8:0] pool_window_V_23_fu_1462_p3;
wire   [0:0] icmp_ln1651_11_fu_1469_p2;
wire   [0:0] xor_ln1651_11_fu_1475_p2;
wire   [8:0] select_ln65_11_fu_1481_p3;
wire   [9:0] shl_ln841_7_fu_1489_p3;
wire   [8:0] pool_window_V_24_fu_1501_p3;
wire   [8:0] pool_window_V_25_fu_1509_p3;
wire   [0:0] icmp_ln1651_12_fu_1516_p2;
wire   [0:0] xor_ln1651_12_fu_1522_p2;
wire   [8:0] select_ln65_12_fu_1528_p3;
wire   [9:0] shl_ln841_8_fu_1536_p3;
wire   [8:0] pool_window_V_26_fu_1548_p3;
wire   [8:0] pool_window_V_27_fu_1556_p3;
wire   [0:0] icmp_ln1651_13_fu_1563_p2;
wire   [0:0] xor_ln1651_13_fu_1569_p2;
wire   [8:0] select_ln65_13_fu_1575_p3;
wire   [9:0] shl_ln841_9_fu_1583_p3;
wire   [8:0] pool_window_V_28_fu_1595_p3;
wire   [8:0] pool_window_V_29_fu_1603_p3;
wire   [0:0] icmp_ln1651_14_fu_1610_p2;
wire   [0:0] xor_ln1651_14_fu_1616_p2;
wire   [8:0] select_ln65_14_fu_1622_p3;
wire   [9:0] shl_ln841_s_fu_1630_p3;
wire   [8:0] pool_window_V_30_fu_1642_p3;
wire   [8:0] pool_window_V_31_fu_1650_p3;
wire   [0:0] icmp_ln1651_15_fu_1657_p2;
wire   [0:0] xor_ln1651_15_fu_1663_p2;
wire   [8:0] select_ln65_15_fu_1669_p3;
wire   [9:0] shl_ln841_10_fu_1677_p3;
wire   [8:0] pool_window_V_32_fu_1689_p3;
wire   [8:0] pool_window_V_33_fu_1697_p3;
wire   [0:0] icmp_ln1651_16_fu_1704_p2;
wire   [0:0] xor_ln1651_16_fu_1710_p2;
wire   [8:0] select_ln65_16_fu_1716_p3;
wire   [9:0] shl_ln841_11_fu_1724_p3;
wire   [8:0] pool_window_V_34_fu_1736_p3;
wire   [8:0] pool_window_V_35_fu_1744_p3;
wire   [0:0] icmp_ln1651_17_fu_1751_p2;
wire   [0:0] xor_ln1651_17_fu_1757_p2;
wire   [8:0] select_ln65_17_fu_1763_p3;
wire   [9:0] shl_ln841_12_fu_1771_p3;
wire   [8:0] pool_window_V_36_fu_1783_p3;
wire   [8:0] pool_window_V_37_fu_1791_p3;
wire   [0:0] icmp_ln1651_18_fu_1798_p2;
wire   [0:0] xor_ln1651_18_fu_1804_p2;
wire   [8:0] select_ln65_18_fu_1810_p3;
wire   [9:0] shl_ln841_13_fu_1818_p3;
wire   [8:0] pool_window_V_38_fu_1830_p3;
wire   [8:0] pool_window_V_39_fu_1838_p3;
wire   [0:0] icmp_ln1651_19_fu_1845_p2;
wire   [0:0] xor_ln1651_19_fu_1851_p2;
wire   [8:0] select_ln65_19_fu_1857_p3;
wire   [9:0] shl_ln841_14_fu_1865_p3;
wire   [8:0] pool_window_V_40_fu_1877_p3;
wire   [8:0] pool_window_V_41_fu_1885_p3;
wire   [0:0] icmp_ln1651_20_fu_1892_p2;
wire   [0:0] xor_ln1651_20_fu_1898_p2;
wire   [8:0] select_ln65_20_fu_1904_p3;
wire   [9:0] shl_ln841_15_fu_1912_p3;
wire   [8:0] pool_window_V_42_fu_1924_p3;
wire   [8:0] pool_window_V_43_fu_1932_p3;
wire   [0:0] icmp_ln1651_21_fu_1939_p2;
wire   [0:0] xor_ln1651_21_fu_1945_p2;
wire   [8:0] select_ln65_21_fu_1951_p3;
wire   [9:0] shl_ln841_16_fu_1959_p3;
wire   [8:0] pool_window_V_44_fu_1971_p3;
wire   [8:0] pool_window_V_45_fu_1979_p3;
wire   [0:0] icmp_ln1651_22_fu_1986_p2;
wire   [0:0] xor_ln1651_22_fu_1992_p2;
wire   [8:0] select_ln65_22_fu_1998_p3;
wire   [9:0] shl_ln841_17_fu_2006_p3;
wire   [8:0] pool_window_V_46_fu_2018_p3;
wire   [8:0] pool_window_V_47_fu_2026_p3;
wire   [0:0] icmp_ln1651_23_fu_2033_p2;
wire   [0:0] xor_ln1651_23_fu_2039_p2;
wire   [8:0] select_ln65_23_fu_2045_p3;
wire   [15:0] zext_ln837_18_fu_2014_p1;
wire   [15:0] zext_ln837_17_fu_1967_p1;
wire   [15:0] zext_ln837_16_fu_1920_p1;
wire   [15:0] zext_ln837_15_fu_1873_p1;
wire   [15:0] zext_ln837_14_fu_1826_p1;
wire   [15:0] zext_ln837_13_fu_1779_p1;
wire   [15:0] zext_ln837_12_fu_1732_p1;
wire   [15:0] zext_ln837_11_fu_1685_p1;
wire   [15:0] zext_ln837_10_fu_1638_p1;
wire   [15:0] zext_ln837_9_fu_1591_p1;
wire   [15:0] zext_ln837_8_fu_1544_p1;
wire   [15:0] zext_ln837_7_fu_1497_p1;
wire   [15:0] zext_ln837_6_fu_1450_p1;
wire   [15:0] zext_ln837_5_fu_1403_p1;
wire   [15:0] zext_ln837_4_fu_1356_p1;
wire   [15:0] zext_ln837_3_fu_1309_p1;
wire   [15:0] zext_ln837_2_fu_1262_p1;
wire   [15:0] zext_ln837_1_fu_1215_p1;
wire   [15:0] zext_ln837_fu_1168_p1;
wire   [15:0] zext_ln137_3_fu_1121_p1;
wire   [15:0] zext_ln137_2_fu_1074_p1;
wire   [15:0] zext_ln137_1_fu_1027_p1;
wire   [15:0] zext_ln137_fu_980_p1;
wire   [377:0] or_ln161_s_fu_2053_p26;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_211;
reg    ap_condition_305;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap = 6'd0;
#0 sX = 32'd0;
#0 pX = 32'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_211)) begin
        if (((icmp_ln165_fu_644_p2 == 1'd1) & (icmp_ln185_fu_616_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_309 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_309 <= ap_phi_reg_pp0_iter0_storemerge_reg_309;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_iw_fu_196 <= 2'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln185_fu_616_p2 == 1'd0))) begin
        i_iw_fu_196 <= i_iw_2_fu_622_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((icmp_ln165_fu_644_p2 == 1'd1)) begin
            pX <= 32'd0;
        end else if ((icmp_ln165_fu_644_p2 == 1'd0)) begin
            pX <= add_ln165_fu_638_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0_0_0183_fu_200 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_0_0183_fu_200 <= trunc_ln187_reg_2540;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_10_0_0_0213_fu_240 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_10_0_0_0213_fu_240 <= trunc_ln187_11_reg_2612;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_11_0_0_0216_fu_244 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_11_0_0_0216_fu_244 <= trunc_ln187_12_reg_2618;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_12_0_0_0219_fu_248 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_12_0_0_0219_fu_248 <= trunc_ln187_13_reg_2624;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_13_0_0_0222_fu_252 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_13_0_0_0222_fu_252 <= trunc_ln187_14_reg_2630;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_14_0_0_0225_fu_256 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_14_0_0_0225_fu_256 <= trunc_ln187_15_reg_2636;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_15_0_0_0228_fu_260 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_15_0_0_0228_fu_260 <= trunc_ln187_16_reg_2642;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_16_0_0_0231_fu_264 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_16_0_0_0231_fu_264 <= trunc_ln187_17_reg_2648;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_17_0_0_0234_fu_268 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_17_0_0_0234_fu_268 <= trunc_ln187_18_reg_2654;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_18_0_0_0237_fu_272 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_18_0_0_0237_fu_272 <= trunc_ln187_19_reg_2660;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_19_0_0_0240_fu_276 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_19_0_0_0240_fu_276 <= trunc_ln187_20_reg_2666;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_1_0_0_0186_fu_204 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_1_0_0_0186_fu_204 <= trunc_ln187_2_reg_2558;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_20_0_0_0243_fu_280 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_20_0_0_0243_fu_280 <= trunc_ln187_21_reg_2672;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_21_0_0_0246_fu_284 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_21_0_0_0246_fu_284 <= trunc_ln187_22_reg_2678;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_22_0_0_0249_fu_288 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_22_0_0_0249_fu_288 <= trunc_ln187_s_reg_2546;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_23_0_0_0252_fu_292 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_23_0_0_0252_fu_292 <= trunc_ln187_1_reg_2552;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_2_0_0_0189_fu_208 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_2_0_0_0189_fu_208 <= trunc_ln187_3_reg_2564;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_3_0_0_0192_fu_212 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_3_0_0_0192_fu_212 <= trunc_ln187_4_reg_2570;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_4_0_0_0195_fu_216 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_4_0_0_0195_fu_216 <= trunc_ln187_5_reg_2576;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_5_0_0_0198_fu_220 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_5_0_0_0198_fu_220 <= trunc_ln187_6_reg_2582;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_6_0_0_0201_fu_224 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_6_0_0_0201_fu_224 <= trunc_ln187_7_reg_2588;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_7_0_0_0204_fu_228 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_7_0_0_0204_fu_228 <= trunc_ln187_8_reg_2594;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_8_0_0_0207_fu_232 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_8_0_0_0207_fu_232 <= trunc_ln187_9_reg_2600;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_9_0_0_0210_fu_236 <= p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_9_0_0_0210_fu_236 <= trunc_ln187_10_reg_2606;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln185_reg_2527 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln145_reg_2684 <= and_ln145_fu_911_p2;
        trunc_ln187_10_reg_2606 <= {{layer12_out_dout[59:54]}};
        trunc_ln187_11_reg_2612 <= {{layer12_out_dout[65:60]}};
        trunc_ln187_12_reg_2618 <= {{layer12_out_dout[71:66]}};
        trunc_ln187_13_reg_2624 <= {{layer12_out_dout[77:72]}};
        trunc_ln187_14_reg_2630 <= {{layer12_out_dout[83:78]}};
        trunc_ln187_15_reg_2636 <= {{layer12_out_dout[89:84]}};
        trunc_ln187_16_reg_2642 <= {{layer12_out_dout[95:90]}};
        trunc_ln187_17_reg_2648 <= {{layer12_out_dout[101:96]}};
        trunc_ln187_18_reg_2654 <= {{layer12_out_dout[107:102]}};
        trunc_ln187_19_reg_2660 <= {{layer12_out_dout[113:108]}};
        trunc_ln187_1_reg_2552 <= {{layer12_out_dout[143:138]}};
        trunc_ln187_20_reg_2666 <= {{layer12_out_dout[119:114]}};
        trunc_ln187_21_reg_2672 <= {{layer12_out_dout[125:120]}};
        trunc_ln187_22_reg_2678 <= {{layer12_out_dout[131:126]}};
        trunc_ln187_2_reg_2558 <= {{layer12_out_dout[11:6]}};
        trunc_ln187_3_reg_2564 <= {{layer12_out_dout[17:12]}};
        trunc_ln187_4_reg_2570 <= {{layer12_out_dout[23:18]}};
        trunc_ln187_5_reg_2576 <= {{layer12_out_dout[29:24]}};
        trunc_ln187_6_reg_2582 <= {{layer12_out_dout[35:30]}};
        trunc_ln187_7_reg_2588 <= {{layer12_out_dout[41:36]}};
        trunc_ln187_8_reg_2594 <= {{layer12_out_dout[47:42]}};
        trunc_ln187_9_reg_2600 <= {{layer12_out_dout[53:48]}};
        trunc_ln187_reg_2540 <= trunc_ln187_fu_667_p1;
        trunc_ln187_s_reg_2546 <= {{layer12_out_dout[137:132]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln185_fu_616_p2 == 1'd0))) begin
        icmp_ln145_1_reg_2531 <= icmp_ln145_1_fu_632_p2;
        icmp_ln165_reg_2536 <= icmp_ln165_fu_644_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln185_reg_2527 <= icmp_ln185_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap <= p_0_23_0_0_0252_fu_292;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 <= p_0_22_0_0_0249_fu_288;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 <= p_0_13_0_0_0222_fu_252;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 <= p_0_12_0_0_0219_fu_248;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 <= p_0_11_0_0_0216_fu_244;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 <= p_0_10_0_0_0213_fu_240;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 <= p_0_9_0_0_0210_fu_236;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 <= p_0_8_0_0_0207_fu_232;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 <= p_0_7_0_0_0204_fu_228;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 <= p_0_6_0_0_0201_fu_224;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 <= p_0_5_0_0_0198_fu_220;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 <= p_0_4_0_0_0195_fu_216;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 <= p_0_21_0_0_0246_fu_284;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 <= p_0_3_0_0_0192_fu_212;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 <= p_0_2_0_0_0189_fu_208;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 <= p_0_1_0_0_0186_fu_204;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 <= p_0_0_0_0_0183_fu_200;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 <= p_0_20_0_0_0243_fu_280;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 <= p_0_19_0_0_0240_fu_276;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 <= p_0_18_0_0_0237_fu_272;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 <= p_0_17_0_0_0234_fu_268;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 <= p_0_16_0_0_0231_fu_264;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 <= p_0_15_0_0_0228_fu_260;
        p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 <= p_0_14_0_0_0225_fu_256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sX <= ap_phi_mux_storemerge_phi_fu_313_p4;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((icmp_ln185_fu_616_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln185_reg_2527 == 1'd0) & (icmp_ln165_reg_2536 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_313_p4 = add_ln172_fu_924_p2;
    end else begin
        ap_phi_mux_storemerge_phi_fu_313_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_309;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln185_reg_2527 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer12_out_blk_n = layer12_out_empty_n;
    end else begin
        layer12_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln185_reg_2527 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer12_out_read = 1'b1;
    end else begin
        layer12_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln145_reg_2684))) begin
        layer13_out_blk_n = layer13_out_full_n;
    end else begin
        layer13_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln145_reg_2684))) begin
        layer13_out_write = 1'b1;
    end else begin
        layer13_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln185_fu_616_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln185_fu_616_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln165_fu_638_p2 = (pX + 32'd1);

assign add_ln172_fu_924_p2 = (sX + select_ln172_fu_916_p3);

assign and_ln145_fu_911_p2 = (icmp_ln145_fu_905_p2 & icmp_ln145_1_reg_2531);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (layer13_out_full_n == 1'b0) & (1'd1 == and_ln145_reg_2684)) | ((icmp_ln185_reg_2527 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (layer12_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (layer13_out_full_n == 1'b0) & (1'd1 == and_ln145_reg_2684)) | ((icmp_ln185_reg_2527 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (layer12_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (layer13_out_full_n == 1'b0) & (1'd1 == and_ln145_reg_2684)) | ((icmp_ln185_reg_2527 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (layer12_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln185_reg_2527 == 1'd0) & (layer12_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((layer13_out_full_n == 1'b0) & (1'd1 == and_ln145_reg_2684));
end

always @ (*) begin
    ap_condition_211 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_305 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln185_fu_616_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_storemerge_reg_309 = 'bx;

assign ap_ready = internal_ap_ready;

assign i_iw_2_fu_622_p2 = (i_iw_fu_196 + 2'd1);

assign icmp_ln145_1_fu_632_p2 = (($signed(pX) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_905_p2 = ((sX == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln1651_10_fu_1422_p2 = ((pool_window_V_20_fu_1407_p3 < pool_window_V_21_fu_1415_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_11_fu_1469_p2 = ((pool_window_V_22_fu_1454_p3 < pool_window_V_23_fu_1462_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_12_fu_1516_p2 = ((pool_window_V_24_fu_1501_p3 < pool_window_V_25_fu_1509_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_13_fu_1563_p2 = ((pool_window_V_26_fu_1548_p3 < pool_window_V_27_fu_1556_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_14_fu_1610_p2 = ((pool_window_V_28_fu_1595_p3 < pool_window_V_29_fu_1603_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_15_fu_1657_p2 = ((pool_window_V_30_fu_1642_p3 < pool_window_V_31_fu_1650_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_16_fu_1704_p2 = ((pool_window_V_32_fu_1689_p3 < pool_window_V_33_fu_1697_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_17_fu_1751_p2 = ((pool_window_V_34_fu_1736_p3 < pool_window_V_35_fu_1744_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_18_fu_1798_p2 = ((pool_window_V_36_fu_1783_p3 < pool_window_V_37_fu_1791_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_19_fu_1845_p2 = ((pool_window_V_38_fu_1830_p3 < pool_window_V_39_fu_1838_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_1_fu_999_p2 = ((pool_window_V_2_fu_984_p3 < pool_window_V_3_fu_992_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_20_fu_1892_p2 = ((pool_window_V_40_fu_1877_p3 < pool_window_V_41_fu_1885_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_21_fu_1939_p2 = ((pool_window_V_42_fu_1924_p3 < pool_window_V_43_fu_1932_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_22_fu_1986_p2 = ((pool_window_V_44_fu_1971_p3 < pool_window_V_45_fu_1979_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_23_fu_2033_p2 = ((pool_window_V_46_fu_2018_p3 < pool_window_V_47_fu_2026_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_2_fu_1046_p2 = ((pool_window_V_4_fu_1031_p3 < pool_window_V_5_fu_1039_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_3_fu_1093_p2 = ((pool_window_V_6_fu_1078_p3 < pool_window_V_7_fu_1086_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_4_fu_1140_p2 = ((pool_window_V_8_fu_1125_p3 < pool_window_V_9_fu_1133_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_5_fu_1187_p2 = ((pool_window_V_10_fu_1172_p3 < pool_window_V_11_fu_1180_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_6_fu_1234_p2 = ((pool_window_V_12_fu_1219_p3 < pool_window_V_13_fu_1227_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_7_fu_1281_p2 = ((pool_window_V_14_fu_1266_p3 < pool_window_V_15_fu_1274_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_8_fu_1328_p2 = ((pool_window_V_16_fu_1313_p3 < pool_window_V_17_fu_1321_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_9_fu_1375_p2 = ((pool_window_V_18_fu_1360_p3 < pool_window_V_19_fu_1368_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_952_p2 = ((pool_window_V_fu_937_p3 < pool_window_V_1_fu_945_p3) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_644_p2 = ((add_ln165_fu_638_p2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln185_fu_616_p2 = ((i_iw_fu_196 == 2'd2) ? 1'b1 : 1'b0);

assign layer13_out_din = or_ln161_s_fu_2053_p26;

assign or_ln161_s_fu_2053_p26 = {{{{{{{{{{{{{{{{{{{{{{{{{select_ln65_23_fu_2045_p3}, {1'd0}}, {zext_ln837_18_fu_2014_p1}}, {zext_ln837_17_fu_1967_p1}}, {zext_ln837_16_fu_1920_p1}}, {zext_ln837_15_fu_1873_p1}}, {zext_ln837_14_fu_1826_p1}}, {zext_ln837_13_fu_1779_p1}}, {zext_ln837_12_fu_1732_p1}}, {zext_ln837_11_fu_1685_p1}}, {zext_ln837_10_fu_1638_p1}}, {zext_ln837_9_fu_1591_p1}}, {zext_ln837_8_fu_1544_p1}}, {zext_ln837_7_fu_1497_p1}}, {zext_ln837_6_fu_1450_p1}}, {zext_ln837_5_fu_1403_p1}}, {zext_ln837_4_fu_1356_p1}}, {zext_ln837_3_fu_1309_p1}}, {zext_ln837_2_fu_1262_p1}}, {zext_ln837_1_fu_1215_p1}}, {zext_ln837_fu_1168_p1}}, {zext_ln137_3_fu_1121_p1}}, {zext_ln137_2_fu_1074_p1}}, {zext_ln137_1_fu_1027_p1}}, {zext_ln137_fu_980_p1}};

assign pool_window_V_10_fu_1172_p3 = {{p_0_5_0_0_0198_fu_220}, {3'd0}};

assign pool_window_V_11_fu_1180_p3 = {{trunc_ln187_6_reg_2582}, {3'd0}};

assign pool_window_V_12_fu_1219_p3 = {{p_0_6_0_0_0201_fu_224}, {3'd0}};

assign pool_window_V_13_fu_1227_p3 = {{trunc_ln187_7_reg_2588}, {3'd0}};

assign pool_window_V_14_fu_1266_p3 = {{p_0_7_0_0_0204_fu_228}, {3'd0}};

assign pool_window_V_15_fu_1274_p3 = {{trunc_ln187_8_reg_2594}, {3'd0}};

assign pool_window_V_16_fu_1313_p3 = {{p_0_8_0_0_0207_fu_232}, {3'd0}};

assign pool_window_V_17_fu_1321_p3 = {{trunc_ln187_9_reg_2600}, {3'd0}};

assign pool_window_V_18_fu_1360_p3 = {{p_0_9_0_0_0210_fu_236}, {3'd0}};

assign pool_window_V_19_fu_1368_p3 = {{trunc_ln187_10_reg_2606}, {3'd0}};

assign pool_window_V_1_fu_945_p3 = {{trunc_ln187_reg_2540}, {3'd0}};

assign pool_window_V_20_fu_1407_p3 = {{p_0_10_0_0_0213_fu_240}, {3'd0}};

assign pool_window_V_21_fu_1415_p3 = {{trunc_ln187_11_reg_2612}, {3'd0}};

assign pool_window_V_22_fu_1454_p3 = {{p_0_11_0_0_0216_fu_244}, {3'd0}};

assign pool_window_V_23_fu_1462_p3 = {{trunc_ln187_12_reg_2618}, {3'd0}};

assign pool_window_V_24_fu_1501_p3 = {{p_0_12_0_0_0219_fu_248}, {3'd0}};

assign pool_window_V_25_fu_1509_p3 = {{trunc_ln187_13_reg_2624}, {3'd0}};

assign pool_window_V_26_fu_1548_p3 = {{p_0_13_0_0_0222_fu_252}, {3'd0}};

assign pool_window_V_27_fu_1556_p3 = {{trunc_ln187_14_reg_2630}, {3'd0}};

assign pool_window_V_28_fu_1595_p3 = {{p_0_14_0_0_0225_fu_256}, {3'd0}};

assign pool_window_V_29_fu_1603_p3 = {{trunc_ln187_15_reg_2636}, {3'd0}};

assign pool_window_V_2_fu_984_p3 = {{p_0_1_0_0_0186_fu_204}, {3'd0}};

assign pool_window_V_30_fu_1642_p3 = {{p_0_15_0_0_0228_fu_260}, {3'd0}};

assign pool_window_V_31_fu_1650_p3 = {{trunc_ln187_16_reg_2642}, {3'd0}};

assign pool_window_V_32_fu_1689_p3 = {{p_0_16_0_0_0231_fu_264}, {3'd0}};

assign pool_window_V_33_fu_1697_p3 = {{trunc_ln187_17_reg_2648}, {3'd0}};

assign pool_window_V_34_fu_1736_p3 = {{p_0_17_0_0_0234_fu_268}, {3'd0}};

assign pool_window_V_35_fu_1744_p3 = {{trunc_ln187_18_reg_2654}, {3'd0}};

assign pool_window_V_36_fu_1783_p3 = {{p_0_18_0_0_0237_fu_272}, {3'd0}};

assign pool_window_V_37_fu_1791_p3 = {{trunc_ln187_19_reg_2660}, {3'd0}};

assign pool_window_V_38_fu_1830_p3 = {{p_0_19_0_0_0240_fu_276}, {3'd0}};

assign pool_window_V_39_fu_1838_p3 = {{trunc_ln187_20_reg_2666}, {3'd0}};

assign pool_window_V_3_fu_992_p3 = {{trunc_ln187_2_reg_2558}, {3'd0}};

assign pool_window_V_40_fu_1877_p3 = {{p_0_20_0_0_0243_fu_280}, {3'd0}};

assign pool_window_V_41_fu_1885_p3 = {{trunc_ln187_21_reg_2672}, {3'd0}};

assign pool_window_V_42_fu_1924_p3 = {{p_0_21_0_0_0246_fu_284}, {3'd0}};

assign pool_window_V_43_fu_1932_p3 = {{trunc_ln187_22_reg_2678}, {3'd0}};

assign pool_window_V_44_fu_1971_p3 = {{p_0_22_0_0_0249_fu_288}, {3'd0}};

assign pool_window_V_45_fu_1979_p3 = {{trunc_ln187_s_reg_2546}, {3'd0}};

assign pool_window_V_46_fu_2018_p3 = {{p_0_23_0_0_0252_fu_292}, {3'd0}};

assign pool_window_V_47_fu_2026_p3 = {{trunc_ln187_1_reg_2552}, {3'd0}};

assign pool_window_V_4_fu_1031_p3 = {{p_0_2_0_0_0189_fu_208}, {3'd0}};

assign pool_window_V_5_fu_1039_p3 = {{trunc_ln187_3_reg_2564}, {3'd0}};

assign pool_window_V_6_fu_1078_p3 = {{p_0_3_0_0_0192_fu_212}, {3'd0}};

assign pool_window_V_7_fu_1086_p3 = {{trunc_ln187_4_reg_2570}, {3'd0}};

assign pool_window_V_8_fu_1125_p3 = {{p_0_4_0_0_0195_fu_216}, {3'd0}};

assign pool_window_V_9_fu_1133_p3 = {{trunc_ln187_5_reg_2576}, {3'd0}};

assign pool_window_V_fu_937_p3 = {{p_0_0_0_0_0183_fu_200}, {3'd0}};

assign res_pack_data_1_fu_1019_p3 = {{select_ln65_1_fu_1011_p3}, {1'd0}};

assign res_pack_data_2_fu_1066_p3 = {{select_ln65_2_fu_1058_p3}, {1'd0}};

assign res_pack_data_3_fu_1113_p3 = {{select_ln65_3_fu_1105_p3}, {1'd0}};

assign res_pack_data_fu_972_p3 = {{select_ln65_fu_964_p3}, {1'd0}};

assign select_ln172_fu_916_p3 = ((icmp_ln145_fu_905_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln65_10_fu_1434_p3 = ((xor_ln1651_10_fu_1428_p2[0:0] == 1'b1) ? pool_window_V_20_fu_1407_p3 : pool_window_V_21_fu_1415_p3);

assign select_ln65_11_fu_1481_p3 = ((xor_ln1651_11_fu_1475_p2[0:0] == 1'b1) ? pool_window_V_22_fu_1454_p3 : pool_window_V_23_fu_1462_p3);

assign select_ln65_12_fu_1528_p3 = ((xor_ln1651_12_fu_1522_p2[0:0] == 1'b1) ? pool_window_V_24_fu_1501_p3 : pool_window_V_25_fu_1509_p3);

assign select_ln65_13_fu_1575_p3 = ((xor_ln1651_13_fu_1569_p2[0:0] == 1'b1) ? pool_window_V_26_fu_1548_p3 : pool_window_V_27_fu_1556_p3);

assign select_ln65_14_fu_1622_p3 = ((xor_ln1651_14_fu_1616_p2[0:0] == 1'b1) ? pool_window_V_28_fu_1595_p3 : pool_window_V_29_fu_1603_p3);

assign select_ln65_15_fu_1669_p3 = ((xor_ln1651_15_fu_1663_p2[0:0] == 1'b1) ? pool_window_V_30_fu_1642_p3 : pool_window_V_31_fu_1650_p3);

assign select_ln65_16_fu_1716_p3 = ((xor_ln1651_16_fu_1710_p2[0:0] == 1'b1) ? pool_window_V_32_fu_1689_p3 : pool_window_V_33_fu_1697_p3);

assign select_ln65_17_fu_1763_p3 = ((xor_ln1651_17_fu_1757_p2[0:0] == 1'b1) ? pool_window_V_34_fu_1736_p3 : pool_window_V_35_fu_1744_p3);

assign select_ln65_18_fu_1810_p3 = ((xor_ln1651_18_fu_1804_p2[0:0] == 1'b1) ? pool_window_V_36_fu_1783_p3 : pool_window_V_37_fu_1791_p3);

assign select_ln65_19_fu_1857_p3 = ((xor_ln1651_19_fu_1851_p2[0:0] == 1'b1) ? pool_window_V_38_fu_1830_p3 : pool_window_V_39_fu_1838_p3);

assign select_ln65_1_fu_1011_p3 = ((xor_ln1651_1_fu_1005_p2[0:0] == 1'b1) ? pool_window_V_2_fu_984_p3 : pool_window_V_3_fu_992_p3);

assign select_ln65_20_fu_1904_p3 = ((xor_ln1651_20_fu_1898_p2[0:0] == 1'b1) ? pool_window_V_40_fu_1877_p3 : pool_window_V_41_fu_1885_p3);

assign select_ln65_21_fu_1951_p3 = ((xor_ln1651_21_fu_1945_p2[0:0] == 1'b1) ? pool_window_V_42_fu_1924_p3 : pool_window_V_43_fu_1932_p3);

assign select_ln65_22_fu_1998_p3 = ((xor_ln1651_22_fu_1992_p2[0:0] == 1'b1) ? pool_window_V_44_fu_1971_p3 : pool_window_V_45_fu_1979_p3);

assign select_ln65_23_fu_2045_p3 = ((xor_ln1651_23_fu_2039_p2[0:0] == 1'b1) ? pool_window_V_46_fu_2018_p3 : pool_window_V_47_fu_2026_p3);

assign select_ln65_2_fu_1058_p3 = ((xor_ln1651_2_fu_1052_p2[0:0] == 1'b1) ? pool_window_V_4_fu_1031_p3 : pool_window_V_5_fu_1039_p3);

assign select_ln65_3_fu_1105_p3 = ((xor_ln1651_3_fu_1099_p2[0:0] == 1'b1) ? pool_window_V_6_fu_1078_p3 : pool_window_V_7_fu_1086_p3);

assign select_ln65_4_fu_1152_p3 = ((xor_ln1651_4_fu_1146_p2[0:0] == 1'b1) ? pool_window_V_8_fu_1125_p3 : pool_window_V_9_fu_1133_p3);

assign select_ln65_5_fu_1199_p3 = ((xor_ln1651_5_fu_1193_p2[0:0] == 1'b1) ? pool_window_V_10_fu_1172_p3 : pool_window_V_11_fu_1180_p3);

assign select_ln65_6_fu_1246_p3 = ((xor_ln1651_6_fu_1240_p2[0:0] == 1'b1) ? pool_window_V_12_fu_1219_p3 : pool_window_V_13_fu_1227_p3);

assign select_ln65_7_fu_1293_p3 = ((xor_ln1651_7_fu_1287_p2[0:0] == 1'b1) ? pool_window_V_14_fu_1266_p3 : pool_window_V_15_fu_1274_p3);

assign select_ln65_8_fu_1340_p3 = ((xor_ln1651_8_fu_1334_p2[0:0] == 1'b1) ? pool_window_V_16_fu_1313_p3 : pool_window_V_17_fu_1321_p3);

assign select_ln65_9_fu_1387_p3 = ((xor_ln1651_9_fu_1381_p2[0:0] == 1'b1) ? pool_window_V_18_fu_1360_p3 : pool_window_V_19_fu_1368_p3);

assign select_ln65_fu_964_p3 = ((xor_ln1651_fu_958_p2[0:0] == 1'b1) ? pool_window_V_fu_937_p3 : pool_window_V_1_fu_945_p3);

assign shl_ln841_10_fu_1677_p3 = {{select_ln65_15_fu_1669_p3}, {1'd0}};

assign shl_ln841_11_fu_1724_p3 = {{select_ln65_16_fu_1716_p3}, {1'd0}};

assign shl_ln841_12_fu_1771_p3 = {{select_ln65_17_fu_1763_p3}, {1'd0}};

assign shl_ln841_13_fu_1818_p3 = {{select_ln65_18_fu_1810_p3}, {1'd0}};

assign shl_ln841_14_fu_1865_p3 = {{select_ln65_19_fu_1857_p3}, {1'd0}};

assign shl_ln841_15_fu_1912_p3 = {{select_ln65_20_fu_1904_p3}, {1'd0}};

assign shl_ln841_16_fu_1959_p3 = {{select_ln65_21_fu_1951_p3}, {1'd0}};

assign shl_ln841_17_fu_2006_p3 = {{select_ln65_22_fu_1998_p3}, {1'd0}};

assign shl_ln841_1_fu_1207_p3 = {{select_ln65_5_fu_1199_p3}, {1'd0}};

assign shl_ln841_2_fu_1254_p3 = {{select_ln65_6_fu_1246_p3}, {1'd0}};

assign shl_ln841_3_fu_1301_p3 = {{select_ln65_7_fu_1293_p3}, {1'd0}};

assign shl_ln841_4_fu_1348_p3 = {{select_ln65_8_fu_1340_p3}, {1'd0}};

assign shl_ln841_5_fu_1395_p3 = {{select_ln65_9_fu_1387_p3}, {1'd0}};

assign shl_ln841_6_fu_1442_p3 = {{select_ln65_10_fu_1434_p3}, {1'd0}};

assign shl_ln841_7_fu_1489_p3 = {{select_ln65_11_fu_1481_p3}, {1'd0}};

assign shl_ln841_8_fu_1536_p3 = {{select_ln65_12_fu_1528_p3}, {1'd0}};

assign shl_ln841_9_fu_1583_p3 = {{select_ln65_13_fu_1575_p3}, {1'd0}};

assign shl_ln841_s_fu_1630_p3 = {{select_ln65_14_fu_1622_p3}, {1'd0}};

assign shl_ln_fu_1160_p3 = {{select_ln65_4_fu_1152_p3}, {1'd0}};

assign start_out = real_start;

assign trunc_ln187_fu_667_p1 = layer12_out_dout[5:0];

assign xor_ln1651_10_fu_1428_p2 = (icmp_ln1651_10_fu_1422_p2 ^ 1'd1);

assign xor_ln1651_11_fu_1475_p2 = (icmp_ln1651_11_fu_1469_p2 ^ 1'd1);

assign xor_ln1651_12_fu_1522_p2 = (icmp_ln1651_12_fu_1516_p2 ^ 1'd1);

assign xor_ln1651_13_fu_1569_p2 = (icmp_ln1651_13_fu_1563_p2 ^ 1'd1);

assign xor_ln1651_14_fu_1616_p2 = (icmp_ln1651_14_fu_1610_p2 ^ 1'd1);

assign xor_ln1651_15_fu_1663_p2 = (icmp_ln1651_15_fu_1657_p2 ^ 1'd1);

assign xor_ln1651_16_fu_1710_p2 = (icmp_ln1651_16_fu_1704_p2 ^ 1'd1);

assign xor_ln1651_17_fu_1757_p2 = (icmp_ln1651_17_fu_1751_p2 ^ 1'd1);

assign xor_ln1651_18_fu_1804_p2 = (icmp_ln1651_18_fu_1798_p2 ^ 1'd1);

assign xor_ln1651_19_fu_1851_p2 = (icmp_ln1651_19_fu_1845_p2 ^ 1'd1);

assign xor_ln1651_1_fu_1005_p2 = (icmp_ln1651_1_fu_999_p2 ^ 1'd1);

assign xor_ln1651_20_fu_1898_p2 = (icmp_ln1651_20_fu_1892_p2 ^ 1'd1);

assign xor_ln1651_21_fu_1945_p2 = (icmp_ln1651_21_fu_1939_p2 ^ 1'd1);

assign xor_ln1651_22_fu_1992_p2 = (icmp_ln1651_22_fu_1986_p2 ^ 1'd1);

assign xor_ln1651_23_fu_2039_p2 = (icmp_ln1651_23_fu_2033_p2 ^ 1'd1);

assign xor_ln1651_2_fu_1052_p2 = (icmp_ln1651_2_fu_1046_p2 ^ 1'd1);

assign xor_ln1651_3_fu_1099_p2 = (icmp_ln1651_3_fu_1093_p2 ^ 1'd1);

assign xor_ln1651_4_fu_1146_p2 = (icmp_ln1651_4_fu_1140_p2 ^ 1'd1);

assign xor_ln1651_5_fu_1193_p2 = (icmp_ln1651_5_fu_1187_p2 ^ 1'd1);

assign xor_ln1651_6_fu_1240_p2 = (icmp_ln1651_6_fu_1234_p2 ^ 1'd1);

assign xor_ln1651_7_fu_1287_p2 = (icmp_ln1651_7_fu_1281_p2 ^ 1'd1);

assign xor_ln1651_8_fu_1334_p2 = (icmp_ln1651_8_fu_1328_p2 ^ 1'd1);

assign xor_ln1651_9_fu_1381_p2 = (icmp_ln1651_9_fu_1375_p2 ^ 1'd1);

assign xor_ln1651_fu_958_p2 = (icmp_ln1651_fu_952_p2 ^ 1'd1);

assign zext_ln137_1_fu_1027_p1 = res_pack_data_1_fu_1019_p3;

assign zext_ln137_2_fu_1074_p1 = res_pack_data_2_fu_1066_p3;

assign zext_ln137_3_fu_1121_p1 = res_pack_data_3_fu_1113_p3;

assign zext_ln137_fu_980_p1 = res_pack_data_fu_972_p3;

assign zext_ln837_10_fu_1638_p1 = shl_ln841_s_fu_1630_p3;

assign zext_ln837_11_fu_1685_p1 = shl_ln841_10_fu_1677_p3;

assign zext_ln837_12_fu_1732_p1 = shl_ln841_11_fu_1724_p3;

assign zext_ln837_13_fu_1779_p1 = shl_ln841_12_fu_1771_p3;

assign zext_ln837_14_fu_1826_p1 = shl_ln841_13_fu_1818_p3;

assign zext_ln837_15_fu_1873_p1 = shl_ln841_14_fu_1865_p3;

assign zext_ln837_16_fu_1920_p1 = shl_ln841_15_fu_1912_p3;

assign zext_ln837_17_fu_1967_p1 = shl_ln841_16_fu_1959_p3;

assign zext_ln837_18_fu_2014_p1 = shl_ln841_17_fu_2006_p3;

assign zext_ln837_1_fu_1215_p1 = shl_ln841_1_fu_1207_p3;

assign zext_ln837_2_fu_1262_p1 = shl_ln841_2_fu_1254_p3;

assign zext_ln837_3_fu_1309_p1 = shl_ln841_3_fu_1301_p3;

assign zext_ln837_4_fu_1356_p1 = shl_ln841_4_fu_1348_p3;

assign zext_ln837_5_fu_1403_p1 = shl_ln841_5_fu_1395_p3;

assign zext_ln837_6_fu_1450_p1 = shl_ln841_6_fu_1442_p3;

assign zext_ln837_7_fu_1497_p1 = shl_ln841_7_fu_1489_p3;

assign zext_ln837_8_fu_1544_p1 = shl_ln841_8_fu_1536_p3;

assign zext_ln837_9_fu_1591_p1 = shl_ln841_9_fu_1583_p3;

assign zext_ln837_fu_1168_p1 = shl_ln_fu_1160_p3;

endmodule //alveo_hls4ml_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s
