17:54:32 INFO  : Processing command line option -hwspec T:/accel_2.0/accel.sdk/design_1_wrapper.hdf.
17:54:39 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.3/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:59:33 INFO  : System reset is completed.
17:59:35 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:59:36 INFO  : ps7_init is completed.
17:59:36 INFO  : ps7_post_config is completed.
18:00:37 INFO  : System reset is completed.
18:00:38 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:00:39 INFO  : ps7_init is completed.
18:00:39 INFO  : ps7_post_config is completed.
18:02:37 INFO  : System reset is completed.
18:02:39 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:02:39 INFO  : ps7_init is completed.
18:02:39 INFO  : ps7_post_config is completed.
18:03:37 INFO  : System reset is completed.
18:03:38 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:03:39 INFO  : ps7_init is completed.
18:03:39 INFO  : ps7_post_config is completed.
18:05:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:05:02 INFO  : System reset is completed.
18:05:03 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:05:04 INFO  : ps7_init is completed.
18:05:04 INFO  : ps7_post_config is completed.
18:07:14 INFO  : System reset is completed.
18:07:16 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:07:17 INFO  : ps7_init is completed.
18:07:17 INFO  : ps7_post_config is completed.
18:08:09 INFO  : System reset is completed.
18:08:11 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:08:11 INFO  : ps7_init is completed.
18:08:11 INFO  : ps7_post_config is completed.
18:10:01 INFO  : System reset is completed.
18:10:03 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:10:03 INFO  : ps7_init is completed.
18:10:03 INFO  : ps7_post_config is completed.
18:13:27 INFO  : System reset is completed.
18:13:28 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:13:29 INFO  : ps7_init is completed.
18:13:29 INFO  : ps7_post_config is completed.
18:14:43 INFO  : System reset is completed.
18:14:44 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:14:45 INFO  : ps7_init is completed.
18:14:45 INFO  : ps7_post_config is completed.
18:15:53 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:04:13 INFO  : Processing command line option -hwspec T:/accel_2.0/accel.sdk/design_1_wrapper.hdf.
10:04:14 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:04:15 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.3/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:04:37 INFO  : System reset is completed.
10:04:39 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:04:40 INFO  : ps7_init is completed.
10:04:40 INFO  : ps7_post_config is completed.
10:08:12 INFO  : System reset is completed.
10:08:14 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:08:15 INFO  : ps7_init is completed.
10:08:15 INFO  : ps7_post_config is completed.
10:14:00 INFO  : System reset is completed.
10:14:02 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:14:03 INFO  : ps7_init is completed.
10:14:03 INFO  : ps7_post_config is completed.
10:15:29 INFO  : System reset is completed.
10:15:30 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:15:31 INFO  : ps7_init is completed.
10:15:31 INFO  : ps7_post_config is completed.
10:16:05 INFO  : System reset is completed.
10:16:06 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:16:07 INFO  : ps7_init is completed.
10:16:08 INFO  : ps7_post_config is completed.
10:22:14 INFO  : System reset is completed.
10:22:15 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:22:17 INFO  : ps7_init is completed.
10:22:17 INFO  : ps7_post_config is completed.
10:24:53 INFO  : System reset is completed.
10:24:54 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:24:56 INFO  : ps7_init is completed.
10:24:56 INFO  : ps7_post_config is completed.
10:25:27 INFO  : System reset is completed.
10:25:29 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:25:31 INFO  : ps7_init is completed.
10:25:31 INFO  : ps7_post_config is completed.
10:30:06 INFO  : System reset is completed.
10:30:08 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:30:08 INFO  : ps7_init is completed.
10:30:08 INFO  : ps7_post_config is completed.
10:40:21 INFO  : System reset is completed.
10:40:23 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:40:23 INFO  : ps7_init is completed.
10:40:23 INFO  : ps7_post_config is completed.
10:51:00 INFO  : System reset is completed.
10:51:01 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:51:02 INFO  : ps7_init is completed.
10:51:02 INFO  : ps7_post_config is completed.
10:51:49 INFO  : System reset is completed.
10:51:50 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:51:51 INFO  : ps7_init is completed.
10:51:51 INFO  : ps7_post_config is completed.
10:53:23 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:55:43 INFO  : Processing command line option -hwspec T:/accel_2.0/accel.sdk/design_1_wrapper.hdf.
09:55:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:55:45 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.3/scripts/xsdb/xsdb/xsdb-server.tcl 2450
09:58:59 INFO  : Processing command line option -hwspec T:/accel_2.0/accel.sdk/design_1_wrapper.hdf.
09:59:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:59:01 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.3/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:01:44 INFO  : System reset is completed.
10:01:46 INFO  : FPGA configured successfully with bitstream "T:/accel_2.0/accel.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:01:46 INFO  : ps7_init is completed.
10:01:46 INFO  : ps7_post_config is completed.
10:42:24 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:11:15 INFO  : Processing command line option -hwspec T:/accel_2.0/accel.sdk/design_1_wrapper.hdf.
10:11:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:11:18 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.3/scripts/xsdb/xsdb/xsdb-server.tcl 2450
