/* Generated by Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/daniel-puentes/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

/* hdlname = "\\div_16" */
/* top =  1  */
/* src = "div_16.v:1.1-28.10" */
module div_16(clk, rst, init_in, A, B, Result, done);
  /* src = "div_16.v:6.16-6.17" */
  input [15:0] A;
  wire [15:0] A;
  /* src = "div_16.v:7.16-7.17" */
  input [15:0] B;
  wire [15:0] B;
  /* force_downto = 32'd1 */
  /* src = "div_16.v:22.14-22.78|subtractor.v:8.12-8.28|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:30.22-30.23" */
  wire [15:0] B_LUT4_D_Z;
  /* src = "div_16.v:18.8-18.11" */
  wire DEC;
  /* src = "div_16.v:12.8-12.12" */
  wire INIT;
  /* src = "div_16.v:12.18-12.21" */
  wire LDA;
  /* src = "div_16.v:14.8-14.11" */
  wire MSB;
  /* src = "div_16.v:16.15-16.20" */
  wire [15:0] Reg_A;
  /* src = "div_16.v:8.17-8.23" */
  output [15:0] Result;
  wire [15:0] Result;
  wire [14:0] Result_Sub;
  /* src = "div_16.v:12.14-12.16" */
  wire SH;
  /* src = "div_16.v:4.10-4.13" */
  input clk;
  wire clk;
  /* hdlname = "ctl_dv DEC" */
  /* src = "div_16.v:24.15-24.160|control_div.v:12.13-12.16" */
  wire \ctl_dv.DEC ;
  wire \ctl_dv.DEC_TRELLIS_FF_Q_DI ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \ctl_dv.DEC_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* hdlname = "ctl_dv DONE" */
  /* src = "div_16.v:24.15-24.160|control_div.v:14.13-14.17" */
  wire \ctl_dv.DONE ;
  /* hdlname = "ctl_dv INIT" */
  /* src = "div_16.v:24.15-24.160|control_div.v:9.13-9.17" */
  wire \ctl_dv.INIT ;
  /* hdlname = "ctl_dv LDA" */
  /* src = "div_16.v:24.15-24.160|control_div.v:13.13-13.16" */
  wire \ctl_dv.LDA ;
  /* force_downto = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \ctl_dv.LDA_LUT4_C_Z ;
  wire \ctl_dv.LDA_TRELLIS_FF_Q_DI ;
  /* hdlname = "ctl_dv MSB" */
  /* src = "div_16.v:24.15-24.160|control_div.v:6.8-6.11" */
  wire \ctl_dv.MSB ;
  /* force_downto = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \ctl_dv.MSB_LUT4_B_1_Z ;
  /* hdlname = "ctl_dv SH" */
  /* src = "div_16.v:24.15-24.160|control_div.v:11.13-11.15" */
  wire \ctl_dv.SH ;
  /* hdlname = "ctl_dv clk" */
  /* src = "div_16.v:24.15-24.160|control_div.v:3.8-3.11" */
  wire \ctl_dv.clk ;
  /* hdlname = "ctl_dv init_in" */
  /* src = "div_16.v:24.15-24.160|control_div.v:5.8-5.15" */
  wire \ctl_dv.init_in ;
  /* hdlname = "ctl_dv rst" */
  /* src = "div_16.v:24.15-24.160|control_div.v:4.8-4.11" */
  wire \ctl_dv.rst ;
  /* hdlname = "ctl_dv start" */
  /* src = "div_16.v:24.15-24.160|control_div.v:62.14-62.19" */
  wire \ctl_dv.start ;
  /* onehot = 32'd1 */
  wire [4:0] \ctl_dv.state ;
  wire \ctl_dv.state_TRELLIS_FF_Q_1_DI ;
  wire \ctl_dv.state_TRELLIS_FF_Q_DI ;
  /* hdlname = "ctl_dv z" */
  /* src = "div_16.v:24.15-24.160|control_div.v:7.8-7.9" */
  wire \ctl_dv.z ;
  /* hdlname = "ctr_dv DEC" */
  /* src = "div_16.v:23.15-23.67|counter_div.v:5.9-5.12" */
  wire \ctr_dv.DEC ;
  /* hdlname = "ctr_dv clk" */
  /* src = "div_16.v:23.15-23.67|counter_div.v:3.9-3.12" */
  wire \ctr_dv.clk ;
  /* hdlname = "ctr_dv cont" */
  /* src = "div_16.v:23.15-23.67|counter_div.v:8.13-8.17" */
  wire [4:0] \ctr_dv.cont ;
  /* src = "div_16.v:23.15-23.67|counter_div.v:11.1-21.4" */
  wire \ctr_dv.cont_TRELLIS_FF_Q_1_DI ;
  /* src = "div_16.v:23.15-23.67|counter_div.v:11.1-21.4" */
  wire \ctr_dv.cont_TRELLIS_FF_Q_2_DI ;
  /* src = "div_16.v:23.15-23.67|counter_div.v:11.1-21.4" */
  wire \ctr_dv.cont_TRELLIS_FF_Q_3_DI ;
  /* src = "div_16.v:23.15-23.67|counter_div.v:11.1-21.4" */
  wire \ctr_dv.cont_TRELLIS_FF_Q_4_DI ;
  /* src = "div_16.v:23.15-23.67|counter_div.v:11.1-21.4" */
  wire \ctr_dv.cont_TRELLIS_FF_Q_DI ;
  /* hdlname = "ctr_dv rst" */
  /* src = "div_16.v:23.15-23.67|counter_div.v:4.9-4.12" */
  wire \ctr_dv.rst ;
  /* hdlname = "ctr_dv z" */
  /* src = "div_16.v:23.15-23.67|counter_div.v:6.14-6.15" */
  wire \ctr_dv.z ;
  /* src = "div_16.v:23.15-23.67|counter_div.v:11.1-21.4" */
  wire \ctr_dv.z_TRELLIS_FF_Q_DI ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D0 ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D1 ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "div_16.v:9.10-9.14" */
  output done;
  wire done;
  /* force_downto = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] done_LUT4_D_Z;
  /* force_downto = 32'd1 */
  /* src = "div_16.v:23.15-23.67|counter_div.v:16.12-16.18|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" */
  wire [4:0] done_LUT4_D_Z_LUT4_Z_B;
  /* force_downto = 32'd1 */
  /* src = "div_16.v:23.15-23.67|counter_div.v:16.12-16.18|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "3 5" */
  wire [5:0] done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_2_COUT;
  /* force_downto = 32'd1 */
  /* src = "div_16.v:23.15-23.67|counter_div.v:16.12-16.18|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" */
  /* unused_bits = "1 3 4 5" */
  wire [5:0] done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_COUT;
  /* force_downto = 32'd1 */
  /* src = "div_16.v:23.15-23.67|counter_div.v:16.12-16.18|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" */
  /* unused_bits = "1 3 4 5" */
  wire [5:0] done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_S1;
  wire done_TRELLIS_FF_Q_DI;
  /* src = "div_16.v:5.10-5.17" */
  input init_in;
  wire init_in;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire init_in_LUT4_C_Z;
  /* hdlname = "lsr_d A" */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:10.21-10.22" */
  wire [15:0] \lsr_d.A ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_10_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_11_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_12_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_13_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_14_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_15_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_1_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_2_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_3_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_4_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_5_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_6_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_7_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_8_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_9_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.A_TRELLIS_FF_Q_DI ;
  /* hdlname = "lsr_d DV" */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:14.12-14.14" */
  wire [15:0] \lsr_d.DV ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_10_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_11_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_12_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_13_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_14_DI ;
  wire \lsr_d.DV_TRELLIS_FF_Q_15_CE ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_15_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_1_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_2_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_3_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_4_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_5_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_6_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_7_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_8_DI ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_9_DI ;
  wire \lsr_d.DV_TRELLIS_FF_Q_CE ;
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6" */
  wire \lsr_d.DV_TRELLIS_FF_Q_DI ;
  /* hdlname = "lsr_d DV_in" */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:4.16-4.21" */
  wire [15:0] \lsr_d.DV_in ;
  /* hdlname = "lsr_d INIT" */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:6.9-6.13" */
  wire \lsr_d.INIT ;
  /* hdlname = "lsr_d IN_A" */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:5.16-5.20" */
  wire [15:0] \lsr_d.IN_A ;
  /* force_downto = 32'd1 */
  /* src = "div_16.v:22.14-22.78|subtractor.v:8.12-8.28|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" */
  /* unused_bits = "0 2 4 6 8 10 12 14 15" */
  wire [15:0] \lsr_d.IN_A_CCU2C_S0_4_COUT ;
  /* force_downto = 32'd1 */
  /* src = "div_16.v:22.14-22.78|subtractor.v:8.12-8.28|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "1 3 5 7 9 11 13 15" */
  wire [15:0] \lsr_d.IN_A_CCU2C_S0_COUT ;
  /* hdlname = "lsr_d LDA" */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:8.9-8.12" */
  wire \lsr_d.LDA ;
  /* hdlname = "lsr_d OUT_R" */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:11.21-11.26" */
  wire [15:0] \lsr_d.OUT_R ;
  /* hdlname = "lsr_d SH" */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:7.9-7.11" */
  wire \lsr_d.SH ;
  /* hdlname = "lsr_d clk" */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:2.9-2.12" */
  wire \lsr_d.clk ;
  /* hdlname = "lsr_d rst" */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:3.9-3.12" */
  wire \lsr_d.rst ;
  /* src = "div_16.v:3.10-3.13" */
  input rst;
  wire rst;
  /* hdlname = "sb MSB" */
  /* src = "div_16.v:22.14-22.78|subtractor.v:4.14-4.17" */
  wire \sb.MSB ;
  /* hdlname = "sb Result" */
  /* src = "div_16.v:22.14-22.78|subtractor.v:5.21-5.27" */
  wire [15:0] \sb.Result ;
  /* hdlname = "sb in_A" */
  /* src = "div_16.v:22.14-22.78|subtractor.v:2.16-2.20" */
  wire [15:0] \sb.in_A ;
  /* hdlname = "sb in_B" */
  /* src = "div_16.v:22.14-22.78|subtractor.v:3.16-3.20" */
  wire [15:0] \sb.in_B ;
  /* src = "div_16.v:18.13-18.14" */
  wire z;
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[15]),
    .Z(B_LUT4_D_Z[15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_1 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[14]),
    .Z(B_LUT4_D_Z[14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_10 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[5]),
    .Z(B_LUT4_D_Z[5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_11 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[4]),
    .Z(B_LUT4_D_Z[4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_12 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[3]),
    .Z(B_LUT4_D_Z[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_13 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[2]),
    .Z(B_LUT4_D_Z[2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_14 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[1]),
    .Z(B_LUT4_D_Z[1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_15 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[0]),
    .Z(B_LUT4_D_Z[0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_2 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[13]),
    .Z(B_LUT4_D_Z[13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_3 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[12]),
    .Z(B_LUT4_D_Z[12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_4 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[11]),
    .Z(B_LUT4_D_Z[11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_5 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[10]),
    .Z(B_LUT4_D_Z[10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_6 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[9]),
    .Z(B_LUT4_D_Z[9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_7 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[8]),
    .Z(B_LUT4_D_Z[8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_8 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[7]),
    .Z(B_LUT4_D_Z[7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) B_LUT4_D_9 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(B[6]),
    .Z(B_LUT4_D_Z[6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \ctl_dv.DEC_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\ctl_dv.DEC_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\ctl_dv.DEC )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \ctl_dv.DEC_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\ctl_dv.DEC_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(init_in_LUT4_C_Z),
    .C0(rst),
    .Z(\ctl_dv.DEC_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \ctl_dv.DEC_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\ctl_dv.DEC_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \ctl_dv.LDA_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\ctl_dv.LDA ),
    .D(\ctl_dv.DEC ),
    .Z(\ctl_dv.LDA_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \ctl_dv.LDA_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\ctl_dv.LDA_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\ctl_dv.LDA )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \ctl_dv.MSB_LUT4_B  (
    .A(1'h0),
    .B(\ctl_dv.MSB ),
    .C(\lsr_d.A [14]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \ctl_dv.MSB_LUT4_B_1  (
    .A(1'h0),
    .B(\ctl_dv.MSB ),
    .C(\ctl_dv.state [2]),
    .D(\ctl_dv.LDA ),
    .Z(\ctl_dv.MSB_LUT4_B_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \ctl_dv.state_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\ctl_dv.state_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\ctl_dv.state [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \ctl_dv.state_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\ctl_dv.state_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\ctl_dv.state [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \ctl_dv.state_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(rst),
    .D(\ctl_dv.DEC ),
    .Z(\ctl_dv.state_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:23.15-23.67|counter_div.v:11.1-21.4|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:4.98-4.152" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET")
  ) \ctr_dv.cont_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\ctr_dv.cont_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\ctr_dv.cont [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:23.15-23.67|counter_div.v:11.1-21.4|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:6.100-6.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \ctr_dv.cont_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\ctr_dv.cont_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\ctr_dv.cont [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \ctr_dv.cont_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(done_LUT4_D_Z[0]),
    .D(done_LUT4_D_Z[4]),
    .Z(\ctr_dv.cont_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:23.15-23.67|counter_div.v:11.1-21.4|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:6.100-6.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \ctr_dv.cont_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\ctr_dv.cont_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\ctr_dv.cont [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \ctr_dv.cont_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(done_LUT4_D_Z[0]),
    .D(done_LUT4_D_Z[3]),
    .Z(\ctr_dv.cont_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:23.15-23.67|counter_div.v:11.1-21.4|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:6.100-6.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \ctr_dv.cont_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\ctr_dv.cont_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\ctr_dv.cont [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \ctr_dv.cont_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(done_LUT4_D_Z[0]),
    .D(done_LUT4_D_Z[2]),
    .Z(\ctr_dv.cont_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:23.15-23.67|counter_div.v:11.1-21.4|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:6.100-6.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \ctr_dv.cont_TRELLIS_FF_Q_4  (
    .CLK(clk),
    .DI(\ctr_dv.cont_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\ctr_dv.cont [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \ctr_dv.cont_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(done_LUT4_D_Z[0]),
    .D(done_LUT4_D_Z[1]),
    .Z(\ctr_dv.cont_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \ctr_dv.cont_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(done_LUT4_D_Z[0]),
    .D(done_LUT4_D_Z[5]),
    .Z(\ctr_dv.cont_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \ctr_dv.z_LUT4_B  (
    .A(\ctl_dv.MSB ),
    .B(\ctr_dv.z ),
    .C(rst),
    .D(\ctl_dv.state [2]),
    .Z(\ctl_dv.LDA_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0e00)
  ) \ctr_dv.z_LUT4_D  (
    .A(\ctl_dv.state [2]),
    .B(\ctl_dv.LDA ),
    .C(rst),
    .D(\ctr_dv.z ),
    .Z(done_TRELLIS_FF_Q_DI)
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:23.15-23.67|counter_div.v:11.1-21.4|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:6.100-6.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \ctr_dv.z_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\ctr_dv.z_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\ctr_dv.z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z  (
    .D0(\ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D0 ),
    .D1(\ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D1 ),
    .SD(done_LUT4_D_Z[5]),
    .Z(\ctr_dv.z_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(done_LUT4_D_Z[4]),
    .Z(\ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(done_LUT4_D_Z[4]),
    .Z(\ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(done_LUT4_D_Z[0]),
    .B(done_LUT4_D_Z[1]),
    .C(done_LUT4_D_Z[2]),
    .D(done_LUT4_D_Z[3]),
    .Z(\ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\ctr_dv.z_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hff03)
  ) done_LUT4_B (
    .A(1'h0),
    .B(done),
    .C(\ctl_dv.state [2]),
    .D(\ctl_dv.LDA_LUT4_C_Z [2]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_15_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) done_LUT4_D (
    .A(\ctl_dv.state [2]),
    .B(\ctl_dv.LDA ),
    .C(\ctl_dv.DEC ),
    .D(done),
    .Z(done_LUT4_D_Z[0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) done_LUT4_D_Z_LUT4_Z (
    .A(1'h0),
    .B(done_LUT4_D_Z_LUT4_Z_B[4]),
    .C(\ctr_dv.cont [4]),
    .D(\ctl_dv.DEC ),
    .Z(done_LUT4_D_Z[5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) done_LUT4_D_Z_LUT4_Z_1 (
    .A(1'h0),
    .B(done_LUT4_D_Z_LUT4_Z_B[3]),
    .C(\ctr_dv.cont [3]),
    .D(\ctl_dv.DEC ),
    .Z(done_LUT4_D_Z[4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) done_LUT4_D_Z_LUT4_Z_2 (
    .A(1'h0),
    .B(done_LUT4_D_Z_LUT4_Z_B[2]),
    .C(\ctr_dv.cont [2]),
    .D(\ctl_dv.DEC ),
    .Z(done_LUT4_D_Z[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) done_LUT4_D_Z_LUT4_Z_3 (
    .A(1'h0),
    .B(done_LUT4_D_Z_LUT4_Z_B[1]),
    .C(\ctr_dv.cont [1]),
    .D(\ctl_dv.DEC ),
    .Z(done_LUT4_D_Z[2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) done_LUT4_D_Z_LUT4_Z_4 (
    .A(1'h0),
    .B(done_LUT4_D_Z_LUT4_Z_B[0]),
    .C(\ctr_dv.cont [0]),
    .D(\ctl_dv.DEC ),
    .Z(done_LUT4_D_Z[1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:23.15-23.67|counter_div.v:16.12-16.18|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0 (
    .A0(\ctr_dv.cont [4]),
    .A1(1'h0),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_2_COUT[4]),
    .COUT(done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_COUT[4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(done_LUT4_D_Z_LUT4_Z_B[4]),
    .S1(done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_S1[4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:23.15-23.67|counter_div.v:16.12-16.18|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_1 (
    .A0(\ctr_dv.cont [2]),
    .A1(\ctr_dv.cont [3]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_2_COUT[2]),
    .COUT(done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_2_COUT[4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(done_LUT4_D_Z_LUT4_Z_B[2]),
    .S1(done_LUT4_D_Z_LUT4_Z_B[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:23.15-23.67|counter_div.v:16.12-16.18|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_2 (
    .A0(\ctr_dv.cont [0]),
    .A1(\ctr_dv.cont [1]),
    .B0(1'h1),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_2_COUT[2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(done_LUT4_D_Z_LUT4_Z_B[0]),
    .S1(done_LUT4_D_Z_LUT4_Z_B[1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) done_TRELLIS_FF_Q (
    .CLK(clk),
    .DI(done_TRELLIS_FF_Q_DI),
    .LSR(1'h0),
    .Q(done)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfff4)
  ) init_in_LUT4_A (
    .A(init_in),
    .B(\ctl_dv.state [0]),
    .C(done),
    .D(rst),
    .Z(\ctl_dv.state_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf111)
  ) init_in_LUT4_C (
    .A(\ctl_dv.MSB_LUT4_B_1_Z [0]),
    .B(\ctr_dv.z ),
    .C(init_in),
    .D(\ctl_dv.state [0]),
    .Z(init_in_LUT4_C_Z)
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_1  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_1_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_10  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_10_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [4]),
    .C(\lsr_d.IN_A [5]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_11  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_11_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [3]),
    .C(\lsr_d.IN_A [4]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_12  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_12_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [2]),
    .C(\lsr_d.IN_A [3]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_13  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_13_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [1]),
    .C(\lsr_d.IN_A [2]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_14  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_14_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [0]),
    .C(\lsr_d.IN_A [1]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_15  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_15_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.DV [15]),
    .C(\lsr_d.IN_A [0]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [13]),
    .C(\lsr_d.IN_A [14]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_2  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_2_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [12]),
    .C(\lsr_d.IN_A [13]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_3  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_3_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [11]),
    .C(\lsr_d.IN_A [12]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_4  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_4_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [10]),
    .C(\lsr_d.IN_A [11]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_5  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_5_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [9]),
    .C(\lsr_d.IN_A [10]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_6  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_6_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [8]),
    .C(\lsr_d.IN_A [9]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_7  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_7_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [7]),
    .C(\lsr_d.IN_A [8]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_8  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_8_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [6]),
    .C(\lsr_d.IN_A [7]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.A_TRELLIS_FF_Q_9  (
    .CE(\ctl_dv.LDA_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\lsr_d.A_TRELLIS_FF_Q_9_DI ),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.A [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.A_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_d.A [5]),
    .C(\lsr_d.IN_A [6]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.A_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_1  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_10  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_10_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[5]),
    .C(\lsr_d.DV [4]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_11  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_11_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[4]),
    .C(\lsr_d.DV [3]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_12  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_12_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[3]),
    .C(\lsr_d.DV [2]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_13  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_13_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[2]),
    .C(\lsr_d.DV [1]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_14  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_14_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[1]),
    .C(\lsr_d.DV [0]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_15  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_15_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_15_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hcc0f)
  ) \lsr_d.DV_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[0]),
    .C(\ctl_dv.DEC ),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[14]),
    .C(\lsr_d.DV [13]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_2  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[13]),
    .C(\lsr_d.DV [12]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_3  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[12]),
    .C(\lsr_d.DV [11]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_4  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[11]),
    .C(\lsr_d.DV [10]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_5  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[10]),
    .C(\lsr_d.DV [9]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_6  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[9]),
    .C(\lsr_d.DV [8]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_7  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[8]),
    .C(\lsr_d.DV [7]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_8  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_8_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[7]),
    .C(\lsr_d.DV [6]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_d.DV_TRELLIS_FF_Q_9  (
    .CE(\lsr_d.DV_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_d.DV_TRELLIS_FF_Q_9_DI ),
    .LSR(1'h0),
    .Q(\lsr_d.DV [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[6]),
    .C(\lsr_d.DV [5]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \lsr_d.DV_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(done_LUT4_D_Z[0]),
    .D(\ctl_dv.DEC ),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_d.DV_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(A[15]),
    .C(\lsr_d.DV [14]),
    .D(done_LUT4_D_Z[0]),
    .Z(\lsr_d.DV_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:22.14-22.78|subtractor.v:8.12-8.28|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsr_d.IN_A_CCU2C_S0  (
    .A0(B_LUT4_D_Z[8]),
    .A1(B_LUT4_D_Z[9]),
    .B0(\lsr_d.A [8]),
    .B1(\lsr_d.A [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsr_d.IN_A_CCU2C_S0_COUT [8]),
    .COUT(\lsr_d.IN_A_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsr_d.IN_A [8]),
    .S1(\lsr_d.IN_A [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:22.14-22.78|subtractor.v:8.12-8.28|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsr_d.IN_A_CCU2C_S0_1  (
    .A0(B_LUT4_D_Z[6]),
    .A1(B_LUT4_D_Z[7]),
    .B0(\lsr_d.A [6]),
    .B1(\lsr_d.A [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsr_d.IN_A_CCU2C_S0_COUT [6]),
    .COUT(\lsr_d.IN_A_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsr_d.IN_A [6]),
    .S1(\lsr_d.IN_A [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:22.14-22.78|subtractor.v:8.12-8.28|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsr_d.IN_A_CCU2C_S0_2  (
    .A0(B_LUT4_D_Z[4]),
    .A1(B_LUT4_D_Z[5]),
    .B0(\lsr_d.A [4]),
    .B1(\lsr_d.A [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsr_d.IN_A_CCU2C_S0_COUT [4]),
    .COUT(\lsr_d.IN_A_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsr_d.IN_A [4]),
    .S1(\lsr_d.IN_A [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:22.14-22.78|subtractor.v:8.12-8.28|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsr_d.IN_A_CCU2C_S0_3  (
    .A0(B_LUT4_D_Z[2]),
    .A1(B_LUT4_D_Z[3]),
    .B0(\lsr_d.A [2]),
    .B1(\lsr_d.A [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsr_d.IN_A_CCU2C_S0_COUT [2]),
    .COUT(\lsr_d.IN_A_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsr_d.IN_A [2]),
    .S1(\lsr_d.IN_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:22.14-22.78|subtractor.v:8.12-8.28|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsr_d.IN_A_CCU2C_S0_4  (
    .A0(B_LUT4_D_Z[14]),
    .A1(B_LUT4_D_Z[15]),
    .B0(\lsr_d.A [14]),
    .B1(\lsr_d.A [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsr_d.IN_A_CCU2C_S0_COUT [14]),
    .COUT(\lsr_d.IN_A_CCU2C_S0_4_COUT [15]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsr_d.IN_A [14]),
    .S1(\ctl_dv.MSB )
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:22.14-22.78|subtractor.v:8.12-8.28|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsr_d.IN_A_CCU2C_S0_5  (
    .A0(B_LUT4_D_Z[12]),
    .A1(B_LUT4_D_Z[13]),
    .B0(\lsr_d.A [12]),
    .B1(\lsr_d.A [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsr_d.IN_A_CCU2C_S0_COUT [12]),
    .COUT(\lsr_d.IN_A_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsr_d.IN_A [12]),
    .S1(\lsr_d.IN_A [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:22.14-22.78|subtractor.v:8.12-8.28|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsr_d.IN_A_CCU2C_S0_6  (
    .A0(B_LUT4_D_Z[10]),
    .A1(B_LUT4_D_Z[11]),
    .B0(\lsr_d.A [10]),
    .B1(\lsr_d.A [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsr_d.IN_A_CCU2C_S0_COUT [10]),
    .COUT(\lsr_d.IN_A_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsr_d.IN_A [10]),
    .S1(\lsr_d.IN_A [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:22.14-22.78|subtractor.v:8.12-8.28|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsr_d.IN_A_CCU2C_S0_7  (
    .A0(B_LUT4_D_Z[0]),
    .A1(B_LUT4_D_Z[1]),
    .B0(\lsr_d.A [0]),
    .B1(\lsr_d.A [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h1),
    .COUT(\lsr_d.IN_A_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsr_d.IN_A [0]),
    .S1(\lsr_d.IN_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [14]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_1  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [13]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_10  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [4]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_11  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [3]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_12  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [2]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_13  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [1]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_14  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [0]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_2  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [12]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_3  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [11]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_4  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [10]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_5  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [9]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_6  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [8]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_7  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [7]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_8  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [6]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "div_16.v:21.11-21.145|lsr_div.v:16.1-37.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_d.OUT_R_TRELLIS_FF_Q_9  (
    .CE(\ctl_dv.DEC ),
    .CLK(clk),
    .DI(\lsr_d.DV [5]),
    .LSR(done_LUT4_D_Z[0]),
    .Q(\lsr_d.OUT_R [6])
  );
  assign DEC = \ctl_dv.DEC ;
  assign INIT = 1'hx;
  assign LDA = \ctl_dv.LDA ;
  assign MSB = \ctl_dv.MSB ;
  assign Reg_A = \lsr_d.A ;
  assign Result = { \lsr_d.OUT_R [15:1], 1'h0 };
  assign Result_Sub = \lsr_d.IN_A [14:0];
  assign SH = \ctl_dv.DEC ;
  assign \ctl_dv.DONE  = done;
  assign \ctl_dv.INIT  = 1'hx;
  assign \ctl_dv.LDA_LUT4_C_Z [1:0] = { \ctl_dv.state [2], done };
  assign \ctl_dv.MSB_LUT4_B_1_Z [4:1] = { rst, \ctl_dv.state [0], init_in, \ctr_dv.z  };
  assign \ctl_dv.SH  = \ctl_dv.DEC ;
  assign \ctl_dv.clk  = clk;
  assign \ctl_dv.init_in  = init_in;
  assign \ctl_dv.rst  = rst;
  assign \ctl_dv.start  = 1'hx;
  assign { \ctl_dv.state [4:3], \ctl_dv.state [1] } = { \ctl_dv.LDA , \ctl_dv.DEC , done };
  assign \ctl_dv.z  = \ctr_dv.z ;
  assign \ctr_dv.DEC  = \ctl_dv.DEC ;
  assign \ctr_dv.clk  = clk;
  assign \ctr_dv.rst  = 1'hx;
  assign done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_2_COUT[1:0] = { \ctr_dv.cont [0], 1'h1 };
  assign { done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_COUT[2], done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_COUT[0] } = { done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_2_COUT[4], done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_2_COUT[2] };
  assign { done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_S1[2], done_LUT4_D_Z_LUT4_Z_B_CCU2C_S0_S1[0] } = { done_LUT4_D_Z_LUT4_Z_B[3], done_LUT4_D_Z_LUT4_Z_B[1] };
  assign \lsr_d.DV_in  = A;
  assign \lsr_d.INIT  = 1'hx;
  assign \lsr_d.IN_A [15] = \ctl_dv.MSB ;
  assign { \lsr_d.IN_A_CCU2C_S0_4_COUT [13], \lsr_d.IN_A_CCU2C_S0_4_COUT [11], \lsr_d.IN_A_CCU2C_S0_4_COUT [9], \lsr_d.IN_A_CCU2C_S0_4_COUT [7], \lsr_d.IN_A_CCU2C_S0_4_COUT [5], \lsr_d.IN_A_CCU2C_S0_4_COUT [3], \lsr_d.IN_A_CCU2C_S0_4_COUT [1] } = { \lsr_d.IN_A_CCU2C_S0_COUT [14], \lsr_d.IN_A_CCU2C_S0_COUT [12], \lsr_d.IN_A_CCU2C_S0_COUT [10], \lsr_d.IN_A_CCU2C_S0_COUT [8], \lsr_d.IN_A_CCU2C_S0_COUT [6], \lsr_d.IN_A_CCU2C_S0_COUT [4], \lsr_d.IN_A_CCU2C_S0_COUT [2] };
  assign { \lsr_d.IN_A_CCU2C_S0_COUT [15], \lsr_d.IN_A_CCU2C_S0_COUT [13], \lsr_d.IN_A_CCU2C_S0_COUT [11], \lsr_d.IN_A_CCU2C_S0_COUT [9], \lsr_d.IN_A_CCU2C_S0_COUT [7], \lsr_d.IN_A_CCU2C_S0_COUT [5], \lsr_d.IN_A_CCU2C_S0_COUT [3], \lsr_d.IN_A_CCU2C_S0_COUT [1:0] } = { \lsr_d.IN_A_CCU2C_S0_4_COUT [14], \lsr_d.IN_A_CCU2C_S0_4_COUT [12], \lsr_d.IN_A_CCU2C_S0_4_COUT [10], \lsr_d.IN_A_CCU2C_S0_4_COUT [8], \lsr_d.IN_A_CCU2C_S0_4_COUT [6], \lsr_d.IN_A_CCU2C_S0_4_COUT [4], \lsr_d.IN_A_CCU2C_S0_4_COUT [2], \lsr_d.IN_A_CCU2C_S0_4_COUT [0], 1'h1 };
  assign \lsr_d.LDA  = \ctl_dv.LDA ;
  assign \lsr_d.OUT_R [0] = 1'h0;
  assign \lsr_d.SH  = \ctl_dv.DEC ;
  assign \lsr_d.clk  = clk;
  assign \lsr_d.rst  = 1'hx;
  assign \sb.MSB  = \ctl_dv.MSB ;
  assign \sb.Result  = { \ctl_dv.MSB , \lsr_d.IN_A [14:0] };
  assign \sb.in_A  = \lsr_d.A ;
  assign \sb.in_B  = B;
  assign z = \ctr_dv.z ;
endmodule
