<profile>

<section name = "Vivado HLS Report for 'predict'" level="0">
<item name = "Date">Fri Jun 21 01:54:24 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">prediction</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">7.684</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_1">?, ?, 1570, -, -, ?, no</column>
<column name=" + LOOP_2">1568, 1568, 2, -, -, 784, no</column>
<column name="- LOOP_3">?, ?, 1570, -, -, ?, no</column>
<column name=" + LOOP_4">1568, 1568, 2, -, -, 784, no</column>
<column name="- LOOP_5">?, ?, 2, -, -, ?, no</column>
<column name="- LOOP_6">?, ?, ?, -, -, ?, no</column>
<column name=" + LOOP_7">?, ?, 12568, -, -, ?, no</column>
<column name="  ++ LOOP_9">12544, 12544, 16, -, -, 784, no</column>
<column name="- LOOP_8">?, ?, 2, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 785</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 12, 737, 1803</column>
<column name="Memory">18, -, 64, 5</column>
<column name="Multiplexer">-, -, -, 783</column>
<column name="Register">-, -, 1592, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">6, 5, 2, 6</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="predict_CONTROL_BUS_s_axi_U">predict_CONTROL_BUS_s_axi, 0, 0, 112, 168</column>
<column name="predict_faddfsub_dEe_U1">predict_faddfsub_dEe, 0, 2, 205, 390</column>
<column name="predict_fexp_32nsfYi_U3">predict_fexp_32nsfYi, 0, 7, 277, 924</column>
<column name="predict_fmul_32nseOg_U2">predict_fmul_32nseOg, 0, 3, 143, 321</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dual_coef_buf_U">predict_dual_coefcud, 0, 64, 5, 10, 32, 1, 320</column>
<column name="input_buf_0_U">predict_input_buf_0, 2, 0, 0, 784, 32, 1, 25088</column>
<column name="supp_vecs_buf_U">predict_supp_vecsbkb, 16, 0, 0, 7840, 32, 1, 250880</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_523_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_2_fu_571_p2">+, 0, 0, 39, 1, 32</column>
<column name="i_4_fu_659_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_5_fu_709_p2">+, 0, 0, 14, 10, 1</column>
<column name="indvars_iv_next_fu_610_p2">+, 0, 0, 39, 32, 10</column>
<column name="is_idx2_2_fu_577_p2">+, 0, 0, 39, 32, 10</column>
<column name="is_idx3_2_fu_634_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_1_fu_535_p2">+, 0, 0, 14, 10, 1</column>
<column name="j_2_fu_589_p2">+, 0, 0, 14, 10, 1</column>
<column name="j_4_fu_687_p2">+, 0, 0, 39, 1, 32</column>
<column name="next_mul2_fu_676_p2">+, 0, 0, 49, 10, 42</column>
<column name="next_mul_fu_559_p2">+, 0, 0, 71, 10, 64</column>
<column name="os_idx_2_fu_739_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_13_fu_724_p2">+, 0, 0, 19, 14, 14</column>
<column name="tmp_5_fu_605_p2">+, 0, 0, 19, 14, 14</column>
<column name="tmp_7_fu_595_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state50_io">and, 0, 0, 2, 1, 1</column>
<column name="dual_coef_stream_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="dual_coef_stream_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="in_stream_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_stream_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="supp_vec_stream_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="supp_vec_stream_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="dual_coef_stream_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="exitcond1_fu_529_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="exitcond2_fu_734_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond3_fu_629_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond4_fu_654_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond5_fu_682_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond_fu_583_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="in_stream_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="last_assign_fu_745_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="out_stream_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="supp_vec_stream_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_1_fu_565_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_8_fu_517_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_fu_703_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="ap_block_state50">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">225, 52, 1, 52</column>
<column name="dual_coef_buf_address0">15, 3, 4, 12</column>
<column name="dual_coef_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="dual_coef_stream_data_V_0_data_out">9, 2, 32, 64</column>
<column name="dual_coef_stream_data_V_0_state">15, 3, 2, 6</column>
<column name="dual_coef_stream_dest_V_0_state">15, 3, 2, 6</column>
<column name="grp_fu_494_opcode">15, 3, 2, 6</column>
<column name="grp_fu_494_p0">21, 4, 32, 128</column>
<column name="grp_fu_494_p1">15, 3, 32, 96</column>
<column name="grp_fu_500_p0">21, 4, 32, 128</column>
<column name="grp_fu_500_p1">21, 4, 32, 128</column>
<column name="i1_reg_348">9, 2, 32, 64</column>
<column name="i4_reg_415">9, 2, 32, 64</column>
<column name="i_i_reg_472">9, 2, 10, 20</column>
<column name="i_reg_313">9, 2, 32, 64</column>
<column name="in_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="in_stream_data_V_0_data_out">9, 2, 32, 64</column>
<column name="in_stream_data_V_0_state">15, 3, 2, 6</column>
<column name="in_stream_dest_V_0_state">15, 3, 2, 6</column>
<column name="indvars_iv_reg_336">9, 2, 32, 64</column>
<column name="input_buf_0_address0">15, 3, 10, 30</column>
<column name="is_idx2_1_reg_382">9, 2, 32, 64</column>
<column name="is_idx2_reg_359">9, 2, 32, 64</column>
<column name="is_idx3_reg_403">9, 2, 32, 64</column>
<column name="j2_reg_392">9, 2, 10, 20</column>
<column name="j5_reg_438">9, 2, 32, 64</column>
<column name="j_reg_324">9, 2, 10, 20</column>
<column name="os_idx_reg_483">9, 2, 32, 64</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_stream_data_V_1_data_out">9, 2, 32, 64</column>
<column name="out_stream_data_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_dest_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_id_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_keep_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_last_V_1_data_out">9, 2, 1, 2</column>
<column name="out_stream_last_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_strb_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_user_V_1_state">15, 3, 2, 6</column>
<column name="phi_mul1_reg_449">9, 2, 42, 84</column>
<column name="phi_mul_reg_371">9, 2, 64, 128</column>
<column name="result_buf_0_reg_426">9, 2, 32, 64</column>
<column name="sum_i_reg_460">9, 2, 32, 64</column>
<column name="supp_vec_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="supp_vec_stream_data_V_0_data_out">9, 2, 32, 64</column>
<column name="supp_vec_stream_data_V_0_state">15, 3, 2, 6</column>
<column name="supp_vec_stream_dest_V_0_state">15, 3, 2, 6</column>
<column name="supp_vecs_buf_address0">15, 3, 13, 39</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">51, 0, 51, 0</column>
<column name="dual_coef_buf_load_reg_876">32, 0, 32, 0</column>
<column name="dual_coef_stream_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="dual_coef_stream_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="dual_coef_stream_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="dual_coef_stream_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="dual_coef_stream_data_V_0_state">2, 0, 2, 0</column>
<column name="dual_coef_stream_dest_V_0_state">2, 0, 2, 0</column>
<column name="i1_reg_348">32, 0, 32, 0</column>
<column name="i4_reg_415">32, 0, 32, 0</column>
<column name="i_1_reg_761">32, 0, 32, 0</column>
<column name="i_2_reg_793">32, 0, 32, 0</column>
<column name="i_4_reg_843">32, 0, 32, 0</column>
<column name="i_5_reg_884">10, 0, 10, 0</column>
<column name="i_i_reg_472">10, 0, 10, 0</column>
<column name="i_reg_313">32, 0, 32, 0</column>
<column name="in_stream_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="in_stream_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="in_stream_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_stream_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_stream_data_V_0_state">2, 0, 2, 0</column>
<column name="in_stream_dest_V_0_state">2, 0, 2, 0</column>
<column name="indvars_iv_reg_336">32, 0, 32, 0</column>
<column name="input_buf_0_load_reg_904">32, 0, 32, 0</column>
<column name="is_idx2_1_reg_382">32, 0, 32, 0</column>
<column name="is_idx2_2_reg_798">32, 0, 32, 0</column>
<column name="is_idx2_reg_359">32, 0, 32, 0</column>
<column name="is_idx3_2_reg_829">32, 0, 32, 0</column>
<column name="is_idx3_reg_403">32, 0, 32, 0</column>
<column name="j2_reg_392">10, 0, 10, 0</column>
<column name="j5_reg_438">32, 0, 32, 0</column>
<column name="j_1_reg_769">10, 0, 10, 0</column>
<column name="j_2_reg_806">10, 0, 10, 0</column>
<column name="j_4_reg_866">32, 0, 32, 0</column>
<column name="j_reg_324">10, 0, 10, 0</column>
<column name="length_dc_read_reg_784">32, 0, 32, 0</column>
<column name="length_x_read_reg_751">32, 0, 32, 0</column>
<column name="next_mul2_reg_858">42, 0, 42, 0</column>
<column name="next_mul_reg_779">64, 0, 64, 0</column>
<column name="os_idx_2_reg_933">32, 0, 32, 0</column>
<column name="os_idx_reg_483">32, 0, 32, 0</column>
<column name="out_stream_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="out_stream_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="out_stream_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_data_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_dest_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_id_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_keep_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="out_stream_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="out_stream_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_last_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_strb_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_user_V_1_state">2, 0, 2, 0</column>
<column name="phi_mul1_reg_449">42, 0, 42, 0</column>
<column name="phi_mul_reg_371">64, 0, 64, 0</column>
<column name="reg_511">32, 0, 32, 0</column>
<column name="result_buf_0_1_fu_156">32, 0, 32, 0</column>
<column name="result_buf_0_reg_426">32, 0, 32, 0</column>
<column name="sum_i_reg_460">32, 0, 32, 0</column>
<column name="supp_vec_stream_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="supp_vec_stream_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="supp_vec_stream_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="supp_vec_stream_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="supp_vec_stream_data_V_0_state">2, 0, 2, 0</column>
<column name="supp_vec_stream_dest_V_0_state">2, 0, 2, 0</column>
<column name="supp_vecs_buf_load_reg_899">32, 0, 32, 0</column>
<column name="tmp_12_reg_853">14, 0, 14, 0</column>
<column name="tmp_2_i_reg_920">32, 0, 32, 0</column>
<column name="tmp_3_reg_774">14, 0, 14, 0</column>
<column name="tmp_4_i_reg_909">32, 0, 32, 0</column>
<column name="tmp_5_reg_816">14, 0, 14, 0</column>
<column name="tmp_7_reg_811">32, 0, 32, 0</column>
<column name="tmp_reg_848">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_BUS_AWVALID">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_AWREADY">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_AWADDR">in, 5, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WVALID">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WREADY">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WDATA">in, 32, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WSTRB">in, 4, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_ARVALID">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_ARREADY">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_ARADDR">in, 5, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RVALID">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RREADY">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RDATA">out, 32, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RRESP">out, 2, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_BVALID">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_BREADY">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_BRESP">out, 2, s_axi, CONTROL_BUS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, predict, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, predict, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, predict, return value</column>
<column name="in_stream_TDATA">in, 32, axis, in_stream_data_V, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_dest_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_dest_V, pointer</column>
<column name="in_stream_TDEST">in, 5, axis, in_stream_dest_V, pointer</column>
<column name="in_stream_TKEEP">in, 4, axis, in_stream_keep_V, pointer</column>
<column name="in_stream_TSTRB">in, 4, axis, in_stream_strb_V, pointer</column>
<column name="in_stream_TUSER">in, 4, axis, in_stream_user_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_last_V, pointer</column>
<column name="in_stream_TID">in, 5, axis, in_stream_id_V, pointer</column>
<column name="supp_vec_stream_TDATA">in, 32, axis, supp_vec_stream_data_V, pointer</column>
<column name="supp_vec_stream_TVALID">in, 1, axis, supp_vec_stream_dest_V, pointer</column>
<column name="supp_vec_stream_TREADY">out, 1, axis, supp_vec_stream_dest_V, pointer</column>
<column name="supp_vec_stream_TDEST">in, 5, axis, supp_vec_stream_dest_V, pointer</column>
<column name="supp_vec_stream_TKEEP">in, 4, axis, supp_vec_stream_keep_V, pointer</column>
<column name="supp_vec_stream_TSTRB">in, 4, axis, supp_vec_stream_strb_V, pointer</column>
<column name="supp_vec_stream_TUSER">in, 4, axis, supp_vec_stream_user_V, pointer</column>
<column name="supp_vec_stream_TLAST">in, 1, axis, supp_vec_stream_last_V, pointer</column>
<column name="supp_vec_stream_TID">in, 5, axis, supp_vec_stream_id_V, pointer</column>
<column name="dual_coef_stream_TDATA">in, 32, axis, dual_coef_stream_data_V, pointer</column>
<column name="dual_coef_stream_TVALID">in, 1, axis, dual_coef_stream_dest_V, pointer</column>
<column name="dual_coef_stream_TREADY">out, 1, axis, dual_coef_stream_dest_V, pointer</column>
<column name="dual_coef_stream_TDEST">in, 5, axis, dual_coef_stream_dest_V, pointer</column>
<column name="dual_coef_stream_TKEEP">in, 4, axis, dual_coef_stream_keep_V, pointer</column>
<column name="dual_coef_stream_TSTRB">in, 4, axis, dual_coef_stream_strb_V, pointer</column>
<column name="dual_coef_stream_TUSER">in, 4, axis, dual_coef_stream_user_V, pointer</column>
<column name="dual_coef_stream_TLAST">in, 1, axis, dual_coef_stream_last_V, pointer</column>
<column name="dual_coef_stream_TID">in, 5, axis, dual_coef_stream_id_V, pointer</column>
<column name="out_stream_TDATA">out, 32, axis, out_stream_data_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_dest_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_dest_V, pointer</column>
<column name="out_stream_TDEST">out, 5, axis, out_stream_dest_V, pointer</column>
<column name="out_stream_TKEEP">out, 4, axis, out_stream_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 4, axis, out_stream_strb_V, pointer</column>
<column name="out_stream_TUSER">out, 4, axis, out_stream_user_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_last_V, pointer</column>
<column name="out_stream_TID">out, 5, axis, out_stream_id_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">7.68</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_2_i', prediction/top.cpp:80->prediction/top.cpp:59">fexp, 7.68, 7.68, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
