From 5ea70926efafac2ee7969af5d2813b42965cffa6 Mon Sep 17 00:00:00 2001
From: Heinz Wrobel <Heinz.Wrobel@freescale.com>
Date: Sat, 10 Dec 2016 14:14:43 +0100
Subject: [PATCH] rcw: Basic support for LS2084A in BB Mini

---
 .../rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw  | 40 ++++++++++
 .../rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw  | 40 ++++++++++
 .../rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw  | 40 ++++++++++
 .../rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw  | 40 ++++++++++
 ..._ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw | 40 ++++++++++
 ls2084abbmini/Makefile                             |  1 +
 ls2084abbmini/README                               | 15 ++++
 ls2084abbmini/a009102.rcw                          | 10 +++
 ls2084abbmini/a010554.rcw                          | 10 +++
 ls2084abbmini/a010679.rcw                          |  7 ++
 ls2084abbmini/bootlocptr_nor.rcw                   |  8 ++
 ls2084abbmini/bootlocptr_qspi.rcw                  |  8 ++
 ls2084abbmini/ls2088a.rcwi                         | 87 ++++++++++++++++++++++
 ls2084abbmini/markscratchrw1.rcw                   |  7 ++
 14 files changed, 353 insertions(+)
 create mode 100644 ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw
 create mode 100644 ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw
 create mode 100644 ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw
 create mode 100644 ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw
 create mode 100644 ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw
 create mode 100644 ls2084abbmini/Makefile
 create mode 100644 ls2084abbmini/README
 create mode 100644 ls2084abbmini/a009102.rcw
 create mode 100644 ls2084abbmini/a010554.rcw
 create mode 100644 ls2084abbmini/a010679.rcw
 create mode 100644 ls2084abbmini/bootlocptr_nor.rcw
 create mode 100644 ls2084abbmini/bootlocptr_qspi.rcw
 create mode 100644 ls2084abbmini/ls2088a.rcwi
 create mode 100644 ls2084abbmini/markscratchrw1.rcw

diff --git a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw
new file mode 100644
index 0000000..8bf0742
--- /dev/null
+++ b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw
@@ -0,0 +1,40 @@
+/*
+ * RCW for 4x XFI + 4 lane PCIe + two lane PCIe + two SATA
+ * SerDes 1 option 2ah (four XFI)
+ * SerDes 2 option 41h (four lane PCIe @5/2.5G, two lane PCIe @5/2.5G, Two SATA)
+ *
+ *
+ * Frequencies :
+ * Core A72	: 1600 MHz
+ * DDR		: 1600 MHz
+ * Platform	: 600 MHz
+ *
+ */
+
+#include <ls2088a.rcwi>
+
+SYS_PLL_RAT=12
+MEM_PLL_RAT=12
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=16
+CGB_PLL1_RAT=16
+CGB_PLL2_RAT=16
+DRAM_LAT=1
+BOOT_LOC=24
+FLASH_MODE=2
+SDBGEN=1
+SYSCLK_FREQ=600
+UART_BASE=3
+IIC2_BASE=2
+SPI_PCS_BASE=3
+USB3_CLK_FSEL=0x27
+SRDS_PRTCL_S1=42
+SRDS_PRTCL_S2=65
+#include <a010679.rcw>
+
+/* PBI LENGTH will be filled automagically if not set manually! */
+/* PBI_LENGTH=0 */
+#include <markscratchrw1.rcw>
+#include <bootlocptr_nor.rcw>
+#include <a009102.rcw>
+#include <a010554.rcw>
diff --git a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw
new file mode 100644
index 0000000..feac9d1
--- /dev/null
+++ b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw
@@ -0,0 +1,40 @@
+/*
+ * RCW for 4x XFI + 4 lane PCIe + two lane PCIe + two SATA
+ * SerDes 1 option 2ah (four XFI)
+ * SerDes 2 option 41h (four lane PCIe @5/2.5G, two lane PCIe @5/2.5G, Two SATA)
+ *
+ *
+ * Frequencies :
+ * Core A72	: 1800 MHz
+ * DDR		: 1867 MHz
+ * Platform	: 500 MHz
+ *
+ */
+
+#include <ls2088a.rcwi>
+
+SYS_PLL_RAT=10
+MEM_PLL_RAT=14
+CGA_PLL1_RAT=18
+CGA_PLL2_RAT=18
+CGB_PLL1_RAT=18
+CGB_PLL2_RAT=18
+DRAM_LAT=1
+BOOT_LOC=24
+FLASH_MODE=2
+SDBGEN=1
+SYSCLK_FREQ=600
+UART_BASE=3
+IIC2_BASE=2
+SPI_PCS_BASE=3
+USB3_CLK_FSEL=0x27
+SRDS_PRTCL_S1=42
+SRDS_PRTCL_S2=65
+#include <a010679.rcw>
+
+/* PBI LENGTH will be filled automagically if not set manually! */
+/* PBI_LENGTH=0 */
+#include <markscratchrw1.rcw>
+#include <bootlocptr_nor.rcw>
+#include <a009102.rcw>
+#include <a010554.rcw>
diff --git a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw
new file mode 100644
index 0000000..cb59431
--- /dev/null
+++ b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw
@@ -0,0 +1,40 @@
+/*
+ * RCW for 4x XFI + 4 lane PCIe + two lane PCIe + two SATA
+ * SerDes 1 option 2ah (four XFI)
+ * SerDes 2 option 41h (four lane PCIe @5/2.5G, two lane PCIe @5/2.5G, Two SATA)
+ *
+ *
+ * Frequencies :
+ * Core A72	: 1800 MHz
+ * DDR		: 1867 MHz
+ * Platform	: 700 MHz
+ *
+ */
+
+#include <ls2088a.rcwi>
+
+SYS_PLL_RAT=14
+MEM_PLL_RAT=14
+CGA_PLL1_RAT=18
+CGA_PLL2_RAT=18
+CGB_PLL1_RAT=18
+CGB_PLL2_RAT=18
+DRAM_LAT=1
+BOOT_LOC=24
+FLASH_MODE=2
+SDBGEN=1
+SYSCLK_FREQ=600
+UART_BASE=3
+IIC2_BASE=2
+SPI_PCS_BASE=3
+USB3_CLK_FSEL=0x27
+SRDS_PRTCL_S1=42
+SRDS_PRTCL_S2=65
+#include <a010679.rcw>
+
+/* PBI LENGTH will be filled automagically if not set manually! */
+/* PBI_LENGTH=0 */
+#include <markscratchrw1.rcw>
+#include <bootlocptr_nor.rcw>
+#include <a009102.rcw>
+#include <a010554.rcw>
diff --git a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw
new file mode 100644
index 0000000..f45772e
--- /dev/null
+++ b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw
@@ -0,0 +1,40 @@
+/*
+ * RCW for 4x XFI + 4 lane PCIe + two lane PCIe + two SATA
+ * SerDes 1 option 2ah (four XFI)
+ * SerDes 2 option 41h (four lane PCIe @5/2.5G, two lane PCIe @5/2.5G, Two SATA)
+ *
+ *
+ * Frequencies :
+ * Core A72	: 2000 MHz
+ * DDR		: 2133 MHz
+ * Platform	: 800 MHz
+ *
+ */
+
+#include <ls2088a.rcwi>
+
+SYS_PLL_RAT=16
+MEM_PLL_RAT=16
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=20
+DRAM_LAT=1
+BOOT_LOC=24
+FLASH_MODE=2
+SDBGEN=1
+SYSCLK_FREQ=600
+UART_BASE=3
+IIC2_BASE=2
+SPI_PCS_BASE=3
+USB3_CLK_FSEL=0x27
+SRDS_PRTCL_S1=42
+SRDS_PRTCL_S2=65
+#include <a010679.rcw>
+
+/* PBI LENGTH will be filled automagically if not set manually! */
+/* PBI_LENGTH=0 */
+#include <markscratchrw1.rcw>
+#include <bootlocptr_nor.rcw>
+#include <a009102.rcw>
+#include <a010554.rcw>
diff --git a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw
new file mode 100644
index 0000000..9a5fcdc
--- /dev/null
+++ b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw
@@ -0,0 +1,40 @@
+/*
+ * RCW for 4x XFI + 4 lane PCIe + two lane PCIe + two SATA
+ * SerDes 1 option 2ah (four XFI)
+ * SerDes 2 option 41h (four lane PCIe @5/2.5G, two lane PCIe @5/2.5G, Two SATA)
+ *
+ *
+ * Frequencies :
+ * Core A72	: 1600 MHz
+ * DDR		: 1600 MHz
+ * Platform	: 600 MHz
+ *
+ */
+
+#include <ls2088a.rcwi>
+
+SYS_PLL_RAT=12
+MEM_PLL_RAT=12
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=16
+CGB_PLL1_RAT=16
+CGB_PLL2_RAT=16
+DRAM_LAT=1
+BOOT_LOC=26
+FLASH_MODE=2
+SDBGEN=1
+SYSCLK_FREQ=600
+UART_BASE=3
+IIC2_BASE=2
+SPI_PCS_BASE=3
+USB3_CLK_FSEL=0x27
+SRDS_PRTCL_S1=42
+SRDS_PRTCL_S2=65
+#include <a010679.rcw>
+
+/* PBI LENGTH will be filled automagically if not set manually! */
+/* PBI_LENGTH=0 */
+#include <markscratchrw1.rcw>
+#include <bootlocptr_qspi.rcw>
+#include <a009102.rcw>
+#include <a010554.rcw>
diff --git a/ls2084abbmini/Makefile b/ls2084abbmini/Makefile
new file mode 100644
index 0000000..f77e46b
--- /dev/null
+++ b/ls2084abbmini/Makefile
@@ -0,0 +1 @@
+include ../Makefile.inc
diff --git a/ls2084abbmini/README b/ls2084abbmini/README
new file mode 100644
index 0000000..5ba1e22
--- /dev/null
+++ b/ls2084abbmini/README
@@ -0,0 +1,15 @@
+The RCW directories names for the BlueBox with LS2084 board conform to the following
+naming convention:
+
+abcdefgh_i_j (default FFFFPPHH_42_65) means:
+a   = 'F'  indicates XFI @ any four ports are supported
+b   = 'F'  indicates XFI @ any four ports are supported
+c   = 'F'  indicates XFI @ any four ports are supported
+d   = 'F'  indicates XFI @ any four ports are supported
+e   = 'P'  indicates PCIe x4 in the PCI slot
+f   = 'P'  indicates PCIe x2 in the PCI slot
+g   = 'H'  indicates SATA port is supported
+h   = 'H'  indicates SATA port is supported
+i   = '42' indicates SerDes1 protocol 0x2A
+j   = '65' indicates SerDes2 protocol 0x41
+
diff --git a/ls2084abbmini/a009102.rcw b/ls2084abbmini/a009102.rcw
new file mode 100644
index 0000000..2d93d21
--- /dev/null
+++ b/ls2084abbmini/a009102.rcw
@@ -0,0 +1,10 @@
+
+/*
+ * Errata workaround for A-009102 on LS2088A:
+ *      - SATA 6G settings are not correct
+ */
+
+.pbi
+write 0x01eb099c,0x00502880
+write 0x01eb09dc,0x00502880
+.end
diff --git a/ls2084abbmini/a010554.rcw b/ls2084abbmini/a010554.rcw
new file mode 100644
index 0000000..6e5c7d4
--- /dev/null
+++ b/ls2084abbmini/a010554.rcw
@@ -0,0 +1,10 @@
+
+/*
+ * Errata workaround for A-010554 on LS2088A:
+ *      - SATA recognition may not work
+ */
+
+.pbi
+write 0x1eb1300,0x80104e20
+write 0x1eb1310,0x80104e20
+.end
diff --git a/ls2084abbmini/a010679.rcw b/ls2084abbmini/a010679.rcw
new file mode 100644
index 0000000..ff95442
--- /dev/null
+++ b/ls2084abbmini/a010679.rcw
@@ -0,0 +1,7 @@
+
+/*
+ * Errata workaround for A-010679 on LS2088A:
+ *      - RCW bit must be set to avoid data corruption
+ */
+
+SYS_PLL_FB=1
diff --git a/ls2084abbmini/bootlocptr_nor.rcw b/ls2084abbmini/bootlocptr_nor.rcw
new file mode 100644
index 0000000..b91c5ac
--- /dev/null
+++ b/ls2084abbmini/bootlocptr_nor.rcw
@@ -0,0 +1,8 @@
+/*
+ * Set the boot location pointer to the IFC NOR flash boot area.
+ */
+ 
+.pbi
+write 0x01e00404,0x00000000
+write 0x01e00400,0x30100000
+.end
diff --git a/ls2084abbmini/bootlocptr_qspi.rcw b/ls2084abbmini/bootlocptr_qspi.rcw
new file mode 100644
index 0000000..f348054
--- /dev/null
+++ b/ls2084abbmini/bootlocptr_qspi.rcw
@@ -0,0 +1,8 @@
+/*
+ * Set the boot location pointer to the QSPI flash boot area.
+ */
+ 
+.pbi
+write 0x01e00404,0x00000000
+write 0x01e00400,0x20100000
+.end
diff --git a/ls2084abbmini/ls2088a.rcwi b/ls2084abbmini/ls2088a.rcwi
new file mode 100644
index 0000000..7eb433c
--- /dev/null
+++ b/ls2084abbmini/ls2088a.rcwi
@@ -0,0 +1,87 @@
+%size=1024
+%pbiformat=2
+%classicbitnumbers=1
+%littleendian=1
+
+SYS_PLL_CFG[1:0]
+SYS_PLL_RAT[6:2]
+SYS_PLL_FB[7]
+MEM_PLL_CFG[9:8]
+MEM_PLL_RAT[15:10]
+MEM2_PLL_CFG[17:16]
+MEM2_PLL_RAT[23:18]
+CGA_PLL1_CFG[25:24]
+CGA_PLL1_RAT[31:26]
+CGA_PLL2_CFG[33:32]
+CGA_PLL2_RAT[39:34]
+CGB_PLL1_CFG[49:48]
+CGB_PLL1_RAT[55:50]
+CGB_PLL2_CFG[57:56]
+CGB_PLL2_RAT[63:58]
+SYS_PLL_SPD[128]
+MEM1_PLL_SPD[129]
+MEM2_PLL_SPD[130]
+CGA_PLL1_SPD[132]
+CGA_PLL2_SPD[133]
+CGB_PLL1_SPD[135]
+CGB_PLL2_SPD[136]
+C1_PLL_SEL[147:144]
+C2_PLL_SEL[151:148]
+C3_PLL_SEL[155:152]
+C4_PLL_SEL[159:156]
+HWA_CGA_M2_CLK_SEL[181:179]
+DDR_REFCLK_SEL[212:211]
+DRAM_LAT[214:213]
+DDR_RATE[215]
+REQD_CUST_CONFIG[230:229]
+BOOT_LOC[264:260]
+BOOT_HO[265]
+SB_EN[266]
+FLASH_MODE[275:267]
+PBI_LENGTH[287:276]
+SDBGEN[288]
+SYSCLK_FREQ[301:292]
+GPIO_LED_NUM[310:304]
+GPIO_LED_EN[311]
+UART_BASE[385:384]
+IIC2_BASE[387:386]
+IIC3_BASE[389:388]
+IIC4_BASE[391:390]
+SPI_BASE_BASE[393:392]
+SPI_PCS_BASE[395:394]
+SDHC_BASE[396]
+IRQ03_BASE[397]
+IRQ04_BASE[398]
+IRQ05_BASE[399]
+IRQ06_BASE[400]
+IRQ07_BASE[401]
+IRQ08_BASE[402]
+IRQ09_BASE[403]
+IRQ10_BASE[404]
+IRQ11_BASE[405]
+EVT_9[406]
+RTC[407]
+ASLEEP[408]
+IFC_GRP_A_BASE[449:448]
+IFC_GRP_E_BASE[457:456]
+IFC_GRP_FGHI_BASE[459:458]
+IFC_A_8_6[460]
+QSPI_OCT_EN[461]
+HOST_AGT_PEX1[485]
+HOST_AGT_PEX2[486]
+HOST_AGT_PEX3[487]
+HOST_AGT_PEX4[488]
+GP_INFO[799:768]
+IEEE_1588_EXT[832]
+USB_EXT[833]
+USB3_CLK_FSEL[849:844]
+SRDS_PLL_PD_PLL1[896]
+SRDS_PLL_PD_PLL2[897]
+SRDS_PLL_PD_PLL3[898]
+SRDS_PLL_PD_PLL4[899]
+SRDS_PRTCL_S1[919:912]
+SRDS_PRTCL_S2[927:920]
+SRDS_PLL_REF_CLK_SEL_S1[929:928]
+SRDS_PLL_REF_CLK_SEL_S2[931:930]
+SRDS_DIV_PEX_S1[945:944]
+SRDS_DIV_PEX_S2[947:946]
diff --git a/ls2084abbmini/markscratchrw1.rcw b/ls2084abbmini/markscratchrw1.rcw
new file mode 100644
index 0000000..06b99c2
--- /dev/null
+++ b/ls2084abbmini/markscratchrw1.rcw
@@ -0,0 +1,7 @@
+/*
+ * Mark SCRATCHRW1 (Not quite sure why this is done)
+ */
+
+.pbi
+write 0x01e00200,0x12345678
+.end
-- 
2.0.4

