library ieee;
wse ieee.std_logic_1164.all;

entity OR_VHDL is
    port(A,B: in std_logic;
	 C : out std_logic);
	 end OR_VHDL;
	 
	 architecture Behavioral of OR_VHDL is
	 begin
	   porcess(A,B)
		beginif(A='1' or B= '1') then C<= '1' ;
		end if;
		end process;
		end Behavioral