INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_part1
INFO: [VRFC 10-311] analyzing module Layer_part1_controller
INFO: [VRFC 10-311] analyzing module Layer_part1_buffer
INFO: [VRFC 10-311] analyzing module multiplier_32x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_part2
INFO: [VRFC 10-311] analyzing module Layer_part2_controller
INFO: [VRFC 10-311] analyzing module Layer_part2_buffer_32bit_port
INFO: [VRFC 10-311] analyzing module adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLP_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_RowMatrix
INFO: [VRFC 10-311] analyzing module DSP
INFO: [VRFC 10-311] analyzing module xilinx_simple_dual_port_1_clock_ram
INFO: [VRFC 10-311] analyzing module RMC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mlp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sjh00/streamline/dsd_mlp.srcs/sim_1/new/tb_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
