// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module selu_float_float_selu2_config_struct_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_read,
        data_1_read,
        data_2_read,
        data_3_read,
        data_4_read,
        data_5_read,
        data_6_read,
        data_7_read,
        data_8_read,
        data_9_read,
        res_address0,
        res_ce0,
        res_we0,
        res_d0,
        res_address1,
        res_ce1,
        res_we1,
        res_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 5'd1;
parameter    ap_ST_fsm_pp0_stage1 = 5'd2;
parameter    ap_ST_fsm_pp0_stage2 = 5'd4;
parameter    ap_ST_fsm_pp0_stage3 = 5'd8;
parameter    ap_ST_fsm_pp0_stage4 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] data_0_read;
input  [31:0] data_1_read;
input  [31:0] data_2_read;
input  [31:0] data_3_read;
input  [31:0] data_4_read;
input  [31:0] data_5_read;
input  [31:0] data_6_read;
input  [31:0] data_7_read;
input  [31:0] data_8_read;
input  [31:0] data_9_read;
output  [3:0] res_address0;
output   res_ce0;
output   res_we0;
output  [31:0] res_d0;
output  [3:0] res_address1;
output   res_ce1;
output   res_we1;
output  [31:0] res_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] res_address0;
reg res_ce0;
reg res_we0;
reg[31:0] res_d0;
reg[3:0] res_address1;
reg res_ce1;
reg res_we1;
reg[31:0] res_d1;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state10_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
reg   [9:0] selu_table15_address0;
reg    selu_table15_ce0;
wire   [31:0] selu_table15_q0;
reg   [9:0] selu_table15_address1;
reg    selu_table15_ce1;
wire   [31:0] selu_table15_q1;
wire   [31:0] grp_fu_442_p2;
reg   [31:0] reg_522;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state9_pp0_stage3_iter1;
wire    ap_block_state14_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] and_ln776_reg_1200;
reg   [31:0] reg_522_pp0_iter1_reg;
wire   [31:0] grp_fu_448_p2;
reg   [31:0] reg_528;
reg   [0:0] and_ln776_5_reg_1204;
reg   [31:0] reg_528_pp0_iter1_reg;
reg   [31:0] reg_534;
reg   [0:0] and_ln776_6_reg_1222;
reg   [31:0] reg_534_pp0_iter1_reg;
reg   [31:0] reg_540;
reg   [0:0] and_ln776_7_reg_1226;
reg   [31:0] reg_540_pp0_iter1_reg;
reg   [31:0] reg_546;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] and_ln776_8_reg_1244;
reg   [31:0] reg_546_pp0_iter2_reg;
reg   [31:0] reg_552;
reg   [0:0] and_ln776_9_reg_1248;
reg   [31:0] reg_552_pp0_iter2_reg;
reg   [31:0] reg_558;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state7_pp0_stage1_iter1;
wire    ap_block_state12_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state8_pp0_stage2_iter1;
wire    ap_block_state13_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] reg_563;
wire   [31:0] grp_fu_456_p2;
reg   [31:0] reg_568;
reg   [0:0] and_ln776_10_reg_1266;
reg   [31:0] reg_568_pp0_iter2_reg;
wire   [31:0] grp_fu_462_p2;
reg   [31:0] reg_574;
reg   [0:0] and_ln776_11_reg_1270;
reg   [31:0] reg_574_pp0_iter2_reg;
reg   [31:0] reg_580;
reg   [0:0] and_ln776_12_reg_1274;
reg   [31:0] reg_580_pp0_iter2_reg;
reg   [31:0] reg_586;
reg   [0:0] and_ln776_13_reg_1278;
reg   [31:0] reg_586_pp0_iter2_reg;
reg   [31:0] reg_592;
reg   [31:0] reg_597;
reg   [31:0] data_1_read_2_reg_1172;
reg   [31:0] data_0_read_2_reg_1179;
reg   [31:0] data_3_read_2_reg_1186;
reg   [31:0] data_2_read_2_reg_1193;
wire   [0:0] and_ln776_fu_637_p2;
reg   [0:0] and_ln776_reg_1200_pp0_iter1_reg;
wire   [0:0] and_ln776_5_fu_678_p2;
reg   [0:0] and_ln776_5_reg_1204_pp0_iter1_reg;
reg   [31:0] data_5_read_1_reg_1208;
reg   [31:0] data_4_read_2_reg_1215;
wire   [0:0] and_ln776_6_fu_719_p2;
reg   [0:0] and_ln776_6_reg_1222_pp0_iter1_reg;
wire   [0:0] and_ln776_7_fu_760_p2;
reg   [0:0] and_ln776_7_reg_1226_pp0_iter1_reg;
reg   [31:0] data_7_read_1_reg_1230;
reg   [31:0] data_6_read_1_reg_1237;
wire   [0:0] and_ln776_8_fu_801_p2;
reg   [0:0] and_ln776_8_reg_1244_pp0_iter1_reg;
wire   [0:0] and_ln776_9_fu_842_p2;
reg   [0:0] and_ln776_9_reg_1248_pp0_iter1_reg;
reg   [31:0] data_9_read_1_reg_1252;
reg   [31:0] data_8_read_1_reg_1259;
wire   [0:0] and_ln776_10_fu_883_p2;
reg   [0:0] and_ln776_10_reg_1266_pp0_iter1_reg;
wire   [0:0] and_ln776_11_fu_924_p2;
reg   [0:0] and_ln776_11_reg_1270_pp0_iter1_reg;
wire   [0:0] and_ln776_12_fu_965_p2;
reg   [0:0] and_ln776_12_reg_1274_pp0_iter2_reg;
wire   [0:0] and_ln776_13_fu_1006_p2;
reg   [0:0] and_ln776_13_reg_1278_pp0_iter2_reg;
wire   [9:0] select_ln780_fu_1016_p3;
reg   [9:0] select_ln780_reg_1282;
wire   [9:0] select_ln780_1_fu_1028_p3;
reg   [9:0] select_ln780_1_reg_1287;
wire   [9:0] select_ln780_2_fu_1048_p3;
reg   [9:0] select_ln780_2_reg_1302;
wire   [9:0] select_ln780_3_fu_1060_p3;
reg   [9:0] select_ln780_3_reg_1307;
wire   [9:0] select_ln780_4_fu_1080_p3;
reg   [9:0] select_ln780_4_reg_1322;
wire   [9:0] select_ln780_5_fu_1092_p3;
reg   [9:0] select_ln780_5_reg_1327;
wire   [9:0] select_ln780_6_fu_1112_p3;
reg   [9:0] select_ln780_6_reg_1342;
wire   [9:0] select_ln780_7_fu_1124_p3;
reg   [9:0] select_ln780_7_reg_1347;
wire   [9:0] select_ln780_8_fu_1144_p3;
reg   [9:0] select_ln780_8_reg_1362;
wire   [9:0] select_ln780_9_fu_1156_p3;
reg   [9:0] select_ln780_9_reg_1367;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage3_subdone;
reg   [31:0] ap_port_reg_data_2_read;
reg   [31:0] ap_port_reg_data_3_read;
reg   [31:0] ap_port_reg_data_4_read;
reg   [31:0] ap_port_reg_data_5_read;
reg   [31:0] ap_port_reg_data_6_read;
reg   [31:0] ap_port_reg_data_7_read;
reg   [31:0] ap_port_reg_data_8_read;
reg   [31:0] ap_port_reg_data_9_read;
wire    grp_p_hls_fptosi_float_i32_fu_432_ap_ready;
reg   [31:0] grp_p_hls_fptosi_float_i32_fu_432_x;
wire   [31:0] grp_p_hls_fptosi_float_i32_fu_432_ap_return;
wire    grp_p_hls_fptosi_float_i32_fu_437_ap_ready;
reg   [31:0] grp_p_hls_fptosi_float_i32_fu_437_x;
wire   [31:0] grp_p_hls_fptosi_float_i32_fu_437_ap_return;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln781_fu_1036_p1;
wire   [63:0] zext_ln781_5_fu_1040_p1;
wire   [3:0] res_addr_10_gep_fu_192_p3;
wire   [3:0] res_addr_12_gep_fu_215_p3;
wire   [63:0] zext_ln781_6_fu_1068_p1;
wire   [63:0] zext_ln781_7_fu_1072_p1;
wire   [3:0] res_addr_14_gep_fu_249_p3;
wire   [3:0] res_addr_16_gep_fu_267_p3;
wire   [63:0] zext_ln781_8_fu_1100_p1;
wire   [63:0] zext_ln781_9_fu_1104_p1;
wire   [3:0] res_addr_18_gep_fu_301_p3;
wire   [3:0] res_addr_20_gep_fu_319_p3;
wire   [63:0] zext_ln781_10_fu_1132_p1;
wire   [63:0] zext_ln781_11_fu_1136_p1;
wire   [3:0] res_addr_22_gep_fu_353_p3;
wire   [3:0] res_addr_24_gep_fu_371_p3;
wire   [63:0] zext_ln781_12_fu_1164_p1;
wire   [63:0] zext_ln781_13_fu_1168_p1;
wire   [3:0] res_addr_26_gep_fu_405_p3;
wire   [3:0] res_addr_28_gep_fu_423_p3;
reg   [31:0] grp_fu_442_p0;
reg   [31:0] grp_fu_442_p1;
reg   [31:0] grp_fu_448_p0;
reg   [31:0] grp_fu_448_p1;
reg   [31:0] grp_fu_456_p0;
reg   [31:0] grp_fu_456_p1;
reg   [31:0] grp_fu_462_p0;
reg   [31:0] grp_fu_462_p1;
reg   [31:0] grp_fu_470_p0;
reg   [31:0] grp_fu_476_p0;
wire   [21:0] grp_fu_490_p4;
wire   [21:0] grp_fu_506_p4;
wire   [31:0] bitcast_ln776_fu_602_p1;
wire   [7:0] tmp_s_fu_605_p4;
wire   [22:0] trunc_ln776_fu_615_p1;
wire   [0:0] icmp_ln776_10_fu_625_p2;
wire   [0:0] icmp_ln776_fu_619_p2;
wire   [0:0] or_ln776_fu_631_p2;
wire   [0:0] grp_fu_470_p2;
wire   [31:0] bitcast_ln776_5_fu_643_p1;
wire   [7:0] tmp_13_fu_646_p4;
wire   [22:0] trunc_ln776_5_fu_656_p1;
wire   [0:0] icmp_ln776_12_fu_666_p2;
wire   [0:0] icmp_ln776_11_fu_660_p2;
wire   [0:0] or_ln776_5_fu_672_p2;
wire   [0:0] grp_fu_476_p2;
wire   [31:0] bitcast_ln776_6_fu_684_p1;
wire   [7:0] tmp_15_fu_687_p4;
wire   [22:0] trunc_ln776_6_fu_697_p1;
wire   [0:0] icmp_ln776_14_fu_707_p2;
wire   [0:0] icmp_ln776_13_fu_701_p2;
wire   [0:0] or_ln776_6_fu_713_p2;
wire   [31:0] bitcast_ln776_7_fu_725_p1;
wire   [7:0] tmp_17_fu_728_p4;
wire   [22:0] trunc_ln776_7_fu_738_p1;
wire   [0:0] icmp_ln776_16_fu_748_p2;
wire   [0:0] icmp_ln776_15_fu_742_p2;
wire   [0:0] or_ln776_7_fu_754_p2;
wire   [31:0] bitcast_ln776_8_fu_766_p1;
wire   [7:0] tmp_19_fu_769_p4;
wire   [22:0] trunc_ln776_8_fu_779_p1;
wire   [0:0] icmp_ln776_18_fu_789_p2;
wire   [0:0] icmp_ln776_17_fu_783_p2;
wire   [0:0] or_ln776_8_fu_795_p2;
wire   [31:0] bitcast_ln776_9_fu_807_p1;
wire   [7:0] tmp_21_fu_810_p4;
wire   [22:0] trunc_ln776_9_fu_820_p1;
wire   [0:0] icmp_ln776_20_fu_830_p2;
wire   [0:0] icmp_ln776_19_fu_824_p2;
wire   [0:0] or_ln776_9_fu_836_p2;
wire   [31:0] bitcast_ln776_10_fu_848_p1;
wire   [7:0] tmp_23_fu_851_p4;
wire   [22:0] trunc_ln776_10_fu_861_p1;
wire   [0:0] icmp_ln776_22_fu_871_p2;
wire   [0:0] icmp_ln776_21_fu_865_p2;
wire   [0:0] or_ln776_10_fu_877_p2;
wire   [31:0] bitcast_ln776_11_fu_889_p1;
wire   [7:0] tmp_25_fu_892_p4;
wire   [22:0] trunc_ln776_11_fu_902_p1;
wire   [0:0] icmp_ln776_24_fu_912_p2;
wire   [0:0] icmp_ln776_23_fu_906_p2;
wire   [0:0] or_ln776_11_fu_918_p2;
wire   [31:0] bitcast_ln776_12_fu_930_p1;
wire   [7:0] tmp_27_fu_933_p4;
wire   [22:0] trunc_ln776_12_fu_943_p1;
wire   [0:0] icmp_ln776_26_fu_953_p2;
wire   [0:0] icmp_ln776_25_fu_947_p2;
wire   [0:0] or_ln776_12_fu_959_p2;
wire   [31:0] bitcast_ln776_13_fu_971_p1;
wire   [7:0] tmp_29_fu_974_p4;
wire   [22:0] trunc_ln776_13_fu_984_p1;
wire   [0:0] icmp_ln776_28_fu_994_p2;
wire   [0:0] icmp_ln776_27_fu_988_p2;
wire   [0:0] or_ln776_13_fu_1000_p2;
wire   [0:0] grp_fu_500_p2;
wire   [9:0] trunc_ln780_fu_1012_p1;
wire   [0:0] grp_fu_516_p2;
wire   [9:0] trunc_ln780_1_fu_1024_p1;
wire   [9:0] trunc_ln780_2_fu_1044_p1;
wire   [9:0] trunc_ln780_3_fu_1056_p1;
wire   [9:0] trunc_ln780_4_fu_1076_p1;
wire   [9:0] trunc_ln780_5_fu_1088_p1;
wire   [9:0] trunc_ln780_6_fu_1108_p1;
wire   [9:0] trunc_ln780_7_fu_1120_p1;
wire   [9:0] trunc_ln780_8_fu_1140_p1;
wire   [9:0] trunc_ln780_9_fu_1152_p1;
reg    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
reg   [4:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

selu_float_float_selu1_config_struct_s_selu_table26 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
selu_table15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(selu_table15_address0),
    .ce0(selu_table15_ce0),
    .q0(selu_table15_q0),
    .address1(selu_table15_address1),
    .ce1(selu_table15_ce1),
    .q1(selu_table15_q1)
);

p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_432(
    .ap_ready(grp_p_hls_fptosi_float_i32_fu_432_ap_ready),
    .x(grp_p_hls_fptosi_float_i32_fu_432_x),
    .ap_return(grp_p_hls_fptosi_float_i32_fu_432_ap_return)
);

p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_437(
    .ap_ready(grp_p_hls_fptosi_float_i32_fu_437_ap_ready),
    .x(grp_p_hls_fptosi_float_i32_fu_437_x),
    .ap_return(grp_p_hls_fptosi_float_i32_fu_437_ap_return)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_442_p0),
    .din1(grp_fu_442_p1),
    .ce(1'b1),
    .dout(grp_fu_442_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_448_p0),
    .din1(grp_fu_448_p1),
    .ce(1'b1),
    .dout(grp_fu_448_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_456_p0),
    .din1(grp_fu_456_p1),
    .ce(1'b1),
    .dout(grp_fu_456_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_462_p0),
    .din1(grp_fu_462_p1),
    .ce(1'b1),
    .dout(grp_fu_462_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U3150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_470_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_470_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U3151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_476_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_476_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln776_10_reg_1266 <= and_ln776_10_fu_883_p2;
        and_ln776_10_reg_1266_pp0_iter1_reg <= and_ln776_10_reg_1266;
        and_ln776_11_reg_1270 <= and_ln776_11_fu_924_p2;
        and_ln776_11_reg_1270_pp0_iter1_reg <= and_ln776_11_reg_1270;
        data_8_read_1_reg_1259 <= ap_port_reg_data_8_read;
        data_9_read_1_reg_1252 <= ap_port_reg_data_9_read;
        reg_534_pp0_iter1_reg <= reg_534;
        reg_540_pp0_iter1_reg <= reg_540;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln776_12_reg_1274 <= and_ln776_12_fu_965_p2;
        and_ln776_12_reg_1274_pp0_iter2_reg <= and_ln776_12_reg_1274;
        and_ln776_13_reg_1278 <= and_ln776_13_fu_1006_p2;
        and_ln776_13_reg_1278_pp0_iter2_reg <= and_ln776_13_reg_1278;
        data_0_read_2_reg_1179 <= data_0_read;
        data_1_read_2_reg_1172 <= data_1_read;
        reg_546_pp0_iter2_reg <= reg_546;
        reg_552_pp0_iter2_reg <= reg_552;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        and_ln776_5_reg_1204 <= and_ln776_5_fu_678_p2;
        and_ln776_5_reg_1204_pp0_iter1_reg <= and_ln776_5_reg_1204;
        and_ln776_reg_1200 <= and_ln776_fu_637_p2;
        and_ln776_reg_1200_pp0_iter1_reg <= and_ln776_reg_1200;
        data_2_read_2_reg_1193 <= ap_port_reg_data_2_read;
        data_3_read_2_reg_1186 <= ap_port_reg_data_3_read;
        reg_568_pp0_iter2_reg <= reg_568;
        reg_574_pp0_iter2_reg <= reg_574;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        and_ln776_6_reg_1222 <= and_ln776_6_fu_719_p2;
        and_ln776_6_reg_1222_pp0_iter1_reg <= and_ln776_6_reg_1222;
        and_ln776_7_reg_1226 <= and_ln776_7_fu_760_p2;
        and_ln776_7_reg_1226_pp0_iter1_reg <= and_ln776_7_reg_1226;
        data_4_read_2_reg_1215 <= ap_port_reg_data_4_read;
        data_5_read_1_reg_1208 <= ap_port_reg_data_5_read;
        reg_580_pp0_iter2_reg <= reg_580;
        reg_586_pp0_iter2_reg <= reg_586;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        and_ln776_8_reg_1244 <= and_ln776_8_fu_801_p2;
        and_ln776_8_reg_1244_pp0_iter1_reg <= and_ln776_8_reg_1244;
        and_ln776_9_reg_1248 <= and_ln776_9_fu_842_p2;
        and_ln776_9_reg_1248_pp0_iter1_reg <= and_ln776_9_reg_1248;
        data_6_read_1_reg_1237 <= ap_port_reg_data_6_read;
        data_7_read_1_reg_1230 <= ap_port_reg_data_7_read;
        reg_522_pp0_iter1_reg <= reg_522;
        reg_528_pp0_iter1_reg <= reg_528;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_port_reg_data_2_read <= data_2_read;
        ap_port_reg_data_3_read <= data_3_read;
        ap_port_reg_data_4_read <= data_4_read;
        ap_port_reg_data_5_read <= data_5_read;
        ap_port_reg_data_6_read <= data_6_read;
        ap_port_reg_data_7_read <= data_7_read;
        ap_port_reg_data_8_read <= data_8_read;
        ap_port_reg_data_9_read <= data_9_read;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln776_reg_1200)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln776_reg_1200)))) begin
        reg_522 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln776_5_reg_1204)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln776_5_reg_1204)))) begin
        reg_528 <= grp_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln776_6_reg_1222)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln776_6_reg_1222)))) begin
        reg_534 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln776_7_reg_1226)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln776_7_reg_1226)))) begin
        reg_540 <= grp_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_8_reg_1244)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_8_reg_1244)))) begin
        reg_546 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_9_reg_1248)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_9_reg_1248)))) begin
        reg_552 <= grp_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd0 == and_ln776_6_reg_1222)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln776_reg_1200)))) begin
        reg_558 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd0 == and_ln776_7_reg_1226)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln776_5_reg_1204)))) begin
        reg_563 <= grp_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln776_10_reg_1266)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln776_10_reg_1266)))) begin
        reg_568 <= grp_fu_456_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln776_11_reg_1270)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln776_11_reg_1270)))) begin
        reg_574 <= grp_fu_462_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd1 == and_ln776_12_reg_1274)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd0 == and_ln776_12_reg_1274)))) begin
        reg_580 <= grp_fu_456_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd1 == and_ln776_13_reg_1278)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd0 == and_ln776_13_reg_1278)))) begin
        reg_586 <= grp_fu_462_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_8_reg_1244)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_10_reg_1266)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_12_reg_1274)))) begin
        reg_592 <= grp_fu_456_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_9_reg_1248)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_11_reg_1270)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_13_reg_1278)))) begin
        reg_597 <= grp_fu_462_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd0 == and_ln776_5_reg_1204_pp0_iter1_reg))) begin
        select_ln780_1_reg_1287 <= select_ln780_1_fu_1028_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == and_ln776_6_reg_1222_pp0_iter1_reg))) begin
        select_ln780_2_reg_1302 <= select_ln780_2_fu_1048_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == and_ln776_7_reg_1226_pp0_iter1_reg))) begin
        select_ln780_3_reg_1307 <= select_ln780_3_fu_1060_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd0 == and_ln776_8_reg_1244_pp0_iter1_reg))) begin
        select_ln780_4_reg_1322 <= select_ln780_4_fu_1080_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd0 == and_ln776_9_reg_1248_pp0_iter1_reg))) begin
        select_ln780_5_reg_1327 <= select_ln780_5_fu_1092_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_10_reg_1266_pp0_iter1_reg))) begin
        select_ln780_6_reg_1342 <= select_ln780_6_fu_1112_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_11_reg_1270_pp0_iter1_reg))) begin
        select_ln780_7_reg_1347 <= select_ln780_7_fu_1124_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln776_12_reg_1274_pp0_iter2_reg))) begin
        select_ln780_8_reg_1362 <= select_ln780_8_fu_1144_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln776_13_reg_1278_pp0_iter2_reg))) begin
        select_ln780_9_reg_1367 <= select_ln780_9_fu_1156_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd0 == and_ln776_reg_1200_pp0_iter1_reg))) begin
        select_ln780_reg_1282 <= select_ln780_fu_1016_p3;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_442_p0 = reg_534;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_442_p0 = reg_522;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln776_8_fu_801_p2)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln776_8_fu_801_p2)))) begin
        grp_fu_442_p0 = data_4_read_2_reg_1215;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln776_6_fu_719_p2)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln776_6_fu_719_p2)))) begin
        grp_fu_442_p0 = data_2_read_2_reg_1193;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln776_fu_637_p2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln776_fu_637_p2)))) begin
        grp_fu_442_p0 = data_0_read_2_reg_1179;
    end else begin
        grp_fu_442_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_442_p1 = 32'd3187671040;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln776_8_fu_801_p2)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln776_6_fu_719_p2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln776_fu_637_p2)))) begin
        grp_fu_442_p1 = 32'd1065778527;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln776_8_fu_801_p2)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln776_6_fu_719_p2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln776_fu_637_p2)))) begin
        grp_fu_442_p1 = 32'd1149239296;
    end else begin
        grp_fu_442_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_448_p0 = reg_540;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_448_p0 = reg_528;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln776_9_fu_842_p2)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln776_9_fu_842_p2)))) begin
        grp_fu_448_p0 = data_5_read_1_reg_1208;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln776_7_fu_760_p2)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln776_7_fu_760_p2)))) begin
        grp_fu_448_p0 = data_3_read_2_reg_1186;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln776_5_fu_678_p2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln776_5_fu_678_p2)))) begin
        grp_fu_448_p0 = data_1_read_2_reg_1172;
    end else begin
        grp_fu_448_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_448_p1 = 32'd3187671040;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln776_9_fu_842_p2)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln776_7_fu_760_p2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln776_5_fu_678_p2)))) begin
        grp_fu_448_p1 = 32'd1065778527;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln776_9_fu_842_p2)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln776_7_fu_760_p2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln776_5_fu_678_p2)))) begin
        grp_fu_448_p1 = 32'd1149239296;
    end else begin
        grp_fu_448_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_456_p0 = reg_580;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_456_p0 = reg_568;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_456_p0 = reg_546;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln776_12_fu_965_p2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln776_12_fu_965_p2)))) begin
        grp_fu_456_p0 = data_8_read_1_reg_1259;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln776_10_fu_883_p2)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln776_10_fu_883_p2)))) begin
        grp_fu_456_p0 = data_6_read_1_reg_1237;
    end else begin
        grp_fu_456_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_456_p1 = 32'd3187671040;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln776_10_fu_883_p2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln776_12_fu_965_p2)))) begin
        grp_fu_456_p1 = 32'd1065778527;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln776_10_fu_883_p2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln776_12_fu_965_p2)))) begin
        grp_fu_456_p1 = 32'd1149239296;
    end else begin
        grp_fu_456_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_462_p0 = reg_586;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_462_p0 = reg_574;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_462_p0 = reg_552;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln776_13_fu_1006_p2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln776_13_fu_1006_p2)))) begin
        grp_fu_462_p0 = data_9_read_1_reg_1252;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln776_11_fu_924_p2)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln776_11_fu_924_p2)))) begin
        grp_fu_462_p0 = data_7_read_1_reg_1230;
    end else begin
        grp_fu_462_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_462_p1 = 32'd3187671040;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln776_11_fu_924_p2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln776_13_fu_1006_p2)))) begin
        grp_fu_462_p1 = 32'd1065778527;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln776_11_fu_924_p2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln776_13_fu_1006_p2)))) begin
        grp_fu_462_p1 = 32'd1149239296;
    end else begin
        grp_fu_462_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_470_p0 = ap_port_reg_data_8_read;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_470_p0 = ap_port_reg_data_6_read;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_470_p0 = ap_port_reg_data_4_read;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_470_p0 = ap_port_reg_data_2_read;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_470_p0 = data_0_read;
        end else begin
            grp_fu_470_p0 = 'bx;
        end
    end else begin
        grp_fu_470_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_476_p0 = ap_port_reg_data_9_read;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_476_p0 = ap_port_reg_data_7_read;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_476_p0 = ap_port_reg_data_5_read;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_476_p0 = ap_port_reg_data_3_read;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_476_p0 = data_1_read;
        end else begin
            grp_fu_476_p0 = 'bx;
        end
    end else begin
        grp_fu_476_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_8_reg_1244_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln776_10_reg_1266_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln776_12_reg_1274_pp0_iter2_reg)))) begin
        grp_p_hls_fptosi_float_i32_fu_432_x = reg_592;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_6_reg_1222_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln776_reg_1200_pp0_iter1_reg)))) begin
        grp_p_hls_fptosi_float_i32_fu_432_x = reg_558;
    end else begin
        grp_p_hls_fptosi_float_i32_fu_432_x = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_9_reg_1248_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln776_11_reg_1270_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln776_13_reg_1278_pp0_iter2_reg)))) begin
        grp_p_hls_fptosi_float_i32_fu_437_x = reg_597;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_7_reg_1226_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln776_5_reg_1204_pp0_iter1_reg)))) begin
        grp_p_hls_fptosi_float_i32_fu_437_x = reg_563;
    end else begin
        grp_p_hls_fptosi_float_i32_fu_437_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln776_12_reg_1274_pp0_iter2_reg))) begin
        res_address0 = res_addr_26_gep_fu_405_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd0 == and_ln776_12_reg_1274_pp0_iter2_reg))) begin
        res_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln776_10_reg_1266_pp0_iter1_reg))) begin
        res_address0 = res_addr_22_gep_fu_353_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln776_10_reg_1266_pp0_iter1_reg))) begin
        res_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln776_8_reg_1244_pp0_iter1_reg))) begin
        res_address0 = res_addr_18_gep_fu_301_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln776_8_reg_1244_pp0_iter1_reg))) begin
        res_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln776_6_reg_1222_pp0_iter1_reg))) begin
        res_address0 = res_addr_14_gep_fu_249_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln776_6_reg_1222_pp0_iter1_reg))) begin
        res_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln776_reg_1200_pp0_iter1_reg))) begin
        res_address0 = res_addr_10_gep_fu_192_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_reg_1200_pp0_iter1_reg))) begin
        res_address0 = 64'd0;
    end else begin
        res_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln776_13_reg_1278_pp0_iter2_reg))) begin
        res_address1 = res_addr_28_gep_fu_423_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd0 == and_ln776_13_reg_1278_pp0_iter2_reg))) begin
        res_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln776_11_reg_1270_pp0_iter1_reg))) begin
        res_address1 = res_addr_24_gep_fu_371_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln776_11_reg_1270_pp0_iter1_reg))) begin
        res_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln776_9_reg_1248_pp0_iter1_reg))) begin
        res_address1 = res_addr_20_gep_fu_319_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln776_9_reg_1248_pp0_iter1_reg))) begin
        res_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln776_7_reg_1226_pp0_iter1_reg))) begin
        res_address1 = res_addr_16_gep_fu_267_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln776_7_reg_1226_pp0_iter1_reg))) begin
        res_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln776_5_reg_1204_pp0_iter1_reg))) begin
        res_address1 = res_addr_12_gep_fu_215_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_5_reg_1204_pp0_iter1_reg))) begin
        res_address1 = 64'd1;
    end else begin
        res_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln776_12_reg_1274_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd0 == and_ln776_12_reg_1274_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln776_reg_1200_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_reg_1200_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_6_reg_1222_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_6_reg_1222_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd1 == and_ln776_10_reg_1266_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd0 == and_ln776_10_reg_1266_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln776_8_reg_1244_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln776_8_reg_1244_pp0_iter1_reg)))) begin
        res_ce0 = 1'b1;
    end else begin
        res_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln776_13_reg_1278_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd0 == and_ln776_13_reg_1278_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln776_5_reg_1204_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_5_reg_1204_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_7_reg_1226_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_7_reg_1226_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd1 == and_ln776_11_reg_1270_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd0 == and_ln776_11_reg_1270_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln776_9_reg_1248_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln776_9_reg_1248_pp0_iter1_reg)))) begin
        res_ce1 = 1'b1;
    end else begin
        res_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln776_12_reg_1274_pp0_iter2_reg))) begin
        res_d0 = reg_580_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln776_10_reg_1266_pp0_iter1_reg))) begin
        res_d0 = reg_568_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln776_8_reg_1244_pp0_iter1_reg))) begin
        res_d0 = reg_546_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln776_6_reg_1222_pp0_iter1_reg))) begin
        res_d0 = reg_534_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln776_reg_1200_pp0_iter1_reg))) begin
        res_d0 = reg_522_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd0 == and_ln776_12_reg_1274_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_reg_1200_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln776_6_reg_1222_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln776_10_reg_1266_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln776_8_reg_1244_pp0_iter1_reg)))) begin
        res_d0 = selu_table15_q0;
    end else begin
        res_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln776_13_reg_1278_pp0_iter2_reg))) begin
        res_d1 = reg_586_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln776_11_reg_1270_pp0_iter1_reg))) begin
        res_d1 = reg_574_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln776_9_reg_1248_pp0_iter1_reg))) begin
        res_d1 = reg_552_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln776_7_reg_1226_pp0_iter1_reg))) begin
        res_d1 = reg_540_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln776_5_reg_1204_pp0_iter1_reg))) begin
        res_d1 = reg_528_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd0 == and_ln776_13_reg_1278_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_5_reg_1204_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln776_7_reg_1226_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln776_11_reg_1270_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln776_9_reg_1248_pp0_iter1_reg)))) begin
        res_d1 = selu_table15_q1;
    end else begin
        res_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln776_12_reg_1274_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd0 == and_ln776_12_reg_1274_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln776_reg_1200_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_reg_1200_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_6_reg_1222_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_6_reg_1222_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd1 == and_ln776_10_reg_1266_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd0 == and_ln776_10_reg_1266_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln776_8_reg_1244_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln776_8_reg_1244_pp0_iter1_reg)))) begin
        res_we0 = 1'b1;
    end else begin
        res_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd1 == and_ln776_13_reg_1278_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'd0 == and_ln776_13_reg_1278_pp0_iter2_reg)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln776_5_reg_1204_pp0_iter1_reg)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln776_5_reg_1204_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln776_7_reg_1226_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln776_7_reg_1226_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd1 == and_ln776_11_reg_1270_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'd0 == and_ln776_11_reg_1270_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln776_9_reg_1248_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln776_9_reg_1248_pp0_iter1_reg)))) begin
        res_we1 = 1'b1;
    end else begin
        res_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        selu_table15_address0 = zext_ln781_12_fu_1164_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        selu_table15_address0 = zext_ln781_10_fu_1132_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        selu_table15_address0 = zext_ln781_8_fu_1100_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        selu_table15_address0 = zext_ln781_6_fu_1068_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        selu_table15_address0 = zext_ln781_fu_1036_p1;
    end else begin
        selu_table15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        selu_table15_address1 = zext_ln781_13_fu_1168_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        selu_table15_address1 = zext_ln781_11_fu_1136_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        selu_table15_address1 = zext_ln781_9_fu_1104_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        selu_table15_address1 = zext_ln781_7_fu_1072_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        selu_table15_address1 = zext_ln781_5_fu_1040_p1;
    end else begin
        selu_table15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        selu_table15_ce0 = 1'b1;
    end else begin
        selu_table15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        selu_table15_ce1 = 1'b1;
    end else begin
        selu_table15_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln776_10_fu_883_p2 = (or_ln776_10_fu_877_p2 & grp_fu_470_p2);

assign and_ln776_11_fu_924_p2 = (or_ln776_11_fu_918_p2 & grp_fu_476_p2);

assign and_ln776_12_fu_965_p2 = (or_ln776_12_fu_959_p2 & grp_fu_470_p2);

assign and_ln776_13_fu_1006_p2 = (or_ln776_13_fu_1000_p2 & grp_fu_476_p2);

assign and_ln776_5_fu_678_p2 = (or_ln776_5_fu_672_p2 & grp_fu_476_p2);

assign and_ln776_6_fu_719_p2 = (or_ln776_6_fu_713_p2 & grp_fu_470_p2);

assign and_ln776_7_fu_760_p2 = (or_ln776_7_fu_754_p2 & grp_fu_476_p2);

assign and_ln776_8_fu_801_p2 = (or_ln776_8_fu_795_p2 & grp_fu_470_p2);

assign and_ln776_9_fu_842_p2 = (or_ln776_9_fu_836_p2 & grp_fu_476_p2);

assign and_ln776_fu_637_p2 = (or_ln776_fu_631_p2 & grp_fu_470_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln776_10_fu_848_p1 = data_6_read_1_reg_1237;

assign bitcast_ln776_11_fu_889_p1 = data_7_read_1_reg_1230;

assign bitcast_ln776_12_fu_930_p1 = data_8_read_1_reg_1259;

assign bitcast_ln776_13_fu_971_p1 = data_9_read_1_reg_1252;

assign bitcast_ln776_5_fu_643_p1 = data_1_read_2_reg_1172;

assign bitcast_ln776_6_fu_684_p1 = data_2_read_2_reg_1193;

assign bitcast_ln776_7_fu_725_p1 = data_3_read_2_reg_1186;

assign bitcast_ln776_8_fu_766_p1 = data_4_read_2_reg_1215;

assign bitcast_ln776_9_fu_807_p1 = data_5_read_1_reg_1208;

assign bitcast_ln776_fu_602_p1 = data_0_read_2_reg_1179;

assign grp_fu_490_p4 = {{grp_p_hls_fptosi_float_i32_fu_432_ap_return[31:10]}};

assign grp_fu_500_p2 = ((grp_fu_490_p4 != 22'd0) ? 1'b1 : 1'b0);

assign grp_fu_506_p4 = {{grp_p_hls_fptosi_float_i32_fu_437_ap_return[31:10]}};

assign grp_fu_516_p2 = ((grp_fu_506_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_10_fu_625_p2 = ((trunc_ln776_fu_615_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_11_fu_660_p2 = ((tmp_13_fu_646_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_12_fu_666_p2 = ((trunc_ln776_5_fu_656_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_13_fu_701_p2 = ((tmp_15_fu_687_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_14_fu_707_p2 = ((trunc_ln776_6_fu_697_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_15_fu_742_p2 = ((tmp_17_fu_728_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_16_fu_748_p2 = ((trunc_ln776_7_fu_738_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_17_fu_783_p2 = ((tmp_19_fu_769_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_18_fu_789_p2 = ((trunc_ln776_8_fu_779_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_19_fu_824_p2 = ((tmp_21_fu_810_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_20_fu_830_p2 = ((trunc_ln776_9_fu_820_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_21_fu_865_p2 = ((tmp_23_fu_851_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_22_fu_871_p2 = ((trunc_ln776_10_fu_861_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_23_fu_906_p2 = ((tmp_25_fu_892_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_24_fu_912_p2 = ((trunc_ln776_11_fu_902_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_25_fu_947_p2 = ((tmp_27_fu_933_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_26_fu_953_p2 = ((trunc_ln776_12_fu_943_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_27_fu_988_p2 = ((tmp_29_fu_974_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_28_fu_994_p2 = ((trunc_ln776_13_fu_984_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_fu_619_p2 = ((tmp_s_fu_605_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln776_10_fu_877_p2 = (icmp_ln776_22_fu_871_p2 | icmp_ln776_21_fu_865_p2);

assign or_ln776_11_fu_918_p2 = (icmp_ln776_24_fu_912_p2 | icmp_ln776_23_fu_906_p2);

assign or_ln776_12_fu_959_p2 = (icmp_ln776_26_fu_953_p2 | icmp_ln776_25_fu_947_p2);

assign or_ln776_13_fu_1000_p2 = (icmp_ln776_28_fu_994_p2 | icmp_ln776_27_fu_988_p2);

assign or_ln776_5_fu_672_p2 = (icmp_ln776_12_fu_666_p2 | icmp_ln776_11_fu_660_p2);

assign or_ln776_6_fu_713_p2 = (icmp_ln776_14_fu_707_p2 | icmp_ln776_13_fu_701_p2);

assign or_ln776_7_fu_754_p2 = (icmp_ln776_16_fu_748_p2 | icmp_ln776_15_fu_742_p2);

assign or_ln776_8_fu_795_p2 = (icmp_ln776_18_fu_789_p2 | icmp_ln776_17_fu_783_p2);

assign or_ln776_9_fu_836_p2 = (icmp_ln776_20_fu_830_p2 | icmp_ln776_19_fu_824_p2);

assign or_ln776_fu_631_p2 = (icmp_ln776_fu_619_p2 | icmp_ln776_10_fu_625_p2);

assign res_addr_10_gep_fu_192_p3 = 64'd0;

assign res_addr_12_gep_fu_215_p3 = 64'd1;

assign res_addr_14_gep_fu_249_p3 = 64'd2;

assign res_addr_16_gep_fu_267_p3 = 64'd3;

assign res_addr_18_gep_fu_301_p3 = 64'd4;

assign res_addr_20_gep_fu_319_p3 = 64'd5;

assign res_addr_22_gep_fu_353_p3 = 64'd6;

assign res_addr_24_gep_fu_371_p3 = 64'd7;

assign res_addr_26_gep_fu_405_p3 = 64'd8;

assign res_addr_28_gep_fu_423_p3 = 64'd9;

assign select_ln780_1_fu_1028_p3 = ((grp_fu_516_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_1_fu_1024_p1);

assign select_ln780_2_fu_1048_p3 = ((grp_fu_500_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_2_fu_1044_p1);

assign select_ln780_3_fu_1060_p3 = ((grp_fu_516_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_3_fu_1056_p1);

assign select_ln780_4_fu_1080_p3 = ((grp_fu_500_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_4_fu_1076_p1);

assign select_ln780_5_fu_1092_p3 = ((grp_fu_516_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_5_fu_1088_p1);

assign select_ln780_6_fu_1112_p3 = ((grp_fu_500_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_6_fu_1108_p1);

assign select_ln780_7_fu_1124_p3 = ((grp_fu_516_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_7_fu_1120_p1);

assign select_ln780_8_fu_1144_p3 = ((grp_fu_500_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_8_fu_1140_p1);

assign select_ln780_9_fu_1156_p3 = ((grp_fu_516_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_9_fu_1152_p1);

assign select_ln780_fu_1016_p3 = ((grp_fu_500_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_fu_1012_p1);

assign tmp_13_fu_646_p4 = {{bitcast_ln776_5_fu_643_p1[30:23]}};

assign tmp_15_fu_687_p4 = {{bitcast_ln776_6_fu_684_p1[30:23]}};

assign tmp_17_fu_728_p4 = {{bitcast_ln776_7_fu_725_p1[30:23]}};

assign tmp_19_fu_769_p4 = {{bitcast_ln776_8_fu_766_p1[30:23]}};

assign tmp_21_fu_810_p4 = {{bitcast_ln776_9_fu_807_p1[30:23]}};

assign tmp_23_fu_851_p4 = {{bitcast_ln776_10_fu_848_p1[30:23]}};

assign tmp_25_fu_892_p4 = {{bitcast_ln776_11_fu_889_p1[30:23]}};

assign tmp_27_fu_933_p4 = {{bitcast_ln776_12_fu_930_p1[30:23]}};

assign tmp_29_fu_974_p4 = {{bitcast_ln776_13_fu_971_p1[30:23]}};

assign tmp_s_fu_605_p4 = {{bitcast_ln776_fu_602_p1[30:23]}};

assign trunc_ln776_10_fu_861_p1 = bitcast_ln776_10_fu_848_p1[22:0];

assign trunc_ln776_11_fu_902_p1 = bitcast_ln776_11_fu_889_p1[22:0];

assign trunc_ln776_12_fu_943_p1 = bitcast_ln776_12_fu_930_p1[22:0];

assign trunc_ln776_13_fu_984_p1 = bitcast_ln776_13_fu_971_p1[22:0];

assign trunc_ln776_5_fu_656_p1 = bitcast_ln776_5_fu_643_p1[22:0];

assign trunc_ln776_6_fu_697_p1 = bitcast_ln776_6_fu_684_p1[22:0];

assign trunc_ln776_7_fu_738_p1 = bitcast_ln776_7_fu_725_p1[22:0];

assign trunc_ln776_8_fu_779_p1 = bitcast_ln776_8_fu_766_p1[22:0];

assign trunc_ln776_9_fu_820_p1 = bitcast_ln776_9_fu_807_p1[22:0];

assign trunc_ln776_fu_615_p1 = bitcast_ln776_fu_602_p1[22:0];

assign trunc_ln780_1_fu_1024_p1 = grp_p_hls_fptosi_float_i32_fu_437_ap_return[9:0];

assign trunc_ln780_2_fu_1044_p1 = grp_p_hls_fptosi_float_i32_fu_432_ap_return[9:0];

assign trunc_ln780_3_fu_1056_p1 = grp_p_hls_fptosi_float_i32_fu_437_ap_return[9:0];

assign trunc_ln780_4_fu_1076_p1 = grp_p_hls_fptosi_float_i32_fu_432_ap_return[9:0];

assign trunc_ln780_5_fu_1088_p1 = grp_p_hls_fptosi_float_i32_fu_437_ap_return[9:0];

assign trunc_ln780_6_fu_1108_p1 = grp_p_hls_fptosi_float_i32_fu_432_ap_return[9:0];

assign trunc_ln780_7_fu_1120_p1 = grp_p_hls_fptosi_float_i32_fu_437_ap_return[9:0];

assign trunc_ln780_8_fu_1140_p1 = grp_p_hls_fptosi_float_i32_fu_432_ap_return[9:0];

assign trunc_ln780_9_fu_1152_p1 = grp_p_hls_fptosi_float_i32_fu_437_ap_return[9:0];

assign trunc_ln780_fu_1012_p1 = grp_p_hls_fptosi_float_i32_fu_432_ap_return[9:0];

assign zext_ln781_10_fu_1132_p1 = select_ln780_6_reg_1342;

assign zext_ln781_11_fu_1136_p1 = select_ln780_7_reg_1347;

assign zext_ln781_12_fu_1164_p1 = select_ln780_8_reg_1362;

assign zext_ln781_13_fu_1168_p1 = select_ln780_9_reg_1367;

assign zext_ln781_5_fu_1040_p1 = select_ln780_1_reg_1287;

assign zext_ln781_6_fu_1068_p1 = select_ln780_2_reg_1302;

assign zext_ln781_7_fu_1072_p1 = select_ln780_3_reg_1307;

assign zext_ln781_8_fu_1100_p1 = select_ln780_4_reg_1322;

assign zext_ln781_9_fu_1104_p1 = select_ln780_5_reg_1327;

assign zext_ln781_fu_1036_p1 = select_ln780_reg_1282;

endmodule //selu_float_float_selu2_config_struct_s
