git clone --depth 1 --no-tags https://github.com/nancyjlau/CSE125-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/615943840
git clone --depth 1 --no-tags https://github.com/polprog/colorlight_hello.git f:/verilog_sva_gh_scraper/data/full_repos/618807902
git clone --depth 1 --no-tags https://github.com/lenixlobo/HoughTransformFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/617603654
git clone --depth 1 --no-tags https://github.com/joaocarvalho00/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/613608973
git clone --depth 1 --no-tags https://github.com/ozlemkayikcii/VerilogCourse.git f:/verilog_sva_gh_scraper/data/full_repos/617666918
git clone --depth 1 --no-tags https://github.com/MortezaRezaalipour/ErrorEval.git f:/verilog_sva_gh_scraper/data/full_repos/612072444
git clone --depth 1 --no-tags https://github.com/chris-william0829/bit-mini-mips-single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/616828899
git clone --depth 1 --no-tags https://github.com/AliHamzeh2002/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/615722960
git clone --depth 1 --no-tags https://github.com/ha-zhuzhu/wujian100_basys3.git f:/verilog_sva_gh_scraper/data/full_repos/612823365
git clone --depth 1 --no-tags https://github.com/hsieh672/MIMO-Detection-Using-QR-Based-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/616324106
git clone --depth 1 --no-tags https://github.com/rkdgmlqja/simple_game_with_VGA_and_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/616830958
git clone --depth 1 --no-tags https://github.com/verilking/AES-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/618813476
git clone --depth 1 --no-tags https://github.com/shirishavissom/Design-and-synthesis-of-Cruise-control-logic.git f:/verilog_sva_gh_scraper/data/full_repos/618247115
git clone --depth 1 --no-tags https://github.com/mrscaletto/jtag.git f:/verilog_sva_gh_scraper/data/full_repos/613876517
git clone --depth 1 --no-tags https://github.com/daksith/ADS_Bus_project.git f:/verilog_sva_gh_scraper/data/full_repos/612983856
git clone --depth 1 --no-tags https://github.com/nsemenoff/SONAR-by-MAX10.git f:/verilog_sva_gh_scraper/data/full_repos/616450409
git clone --depth 1 --no-tags https://github.com/ygrayne/oberon-rts-hw.git f:/verilog_sva_gh_scraper/data/full_repos/618810771
git clone --depth 1 --no-tags https://github.com/Wei-Cheng881221/NCU_DSD_2022.git f:/verilog_sva_gh_scraper/data/full_repos/614260388
git clone --depth 1 --no-tags https://github.com/wmz-max/RainbowRio.git f:/verilog_sva_gh_scraper/data/full_repos/617288826
git clone --depth 1 --no-tags https://github.com/xzippyzachx/EECS3216Project.git f:/verilog_sva_gh_scraper/data/full_repos/614436672
git clone --depth 1 --no-tags https://github.com/spockman66/IC_AdvanceLearning.git f:/verilog_sva_gh_scraper/data/full_repos/615714888
git clone --depth 1 --no-tags https://github.com/NayanaRajeev/fulladder.git f:/verilog_sva_gh_scraper/data/full_repos/612334094
git clone --depth 1 --no-tags https://github.com/greenjtee/sdmay23-28.git f:/verilog_sva_gh_scraper/data/full_repos/616729238
git clone --depth 1 --no-tags https://github.com/AlPrime2k1/APB-implementation-for-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/616917641
git clone --depth 1 --no-tags https://github.com/JavierD501/MIPS-Pipelined-Processor---Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/617590062
git clone --depth 1 --no-tags https://github.com/JavierD501/Booths-Multiplier---Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/617633821
git clone --depth 1 --no-tags https://github.com/milkygraph/blg222E-project-1.git f:/verilog_sva_gh_scraper/data/full_repos/618588982
git clone --depth 1 --no-tags https://github.com/Amelia2675/Polar-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/614280632
git clone --depth 1 --no-tags https://github.com/al719/ALSU_project.git f:/verilog_sva_gh_scraper/data/full_repos/612639923
git clone --depth 1 --no-tags https://github.com/coastalwhite/pulpino-top-level-cw305.git f:/verilog_sva_gh_scraper/data/full_repos/612585868
git clone --depth 1 --no-tags https://github.com/iEDA-Open-Source-Core-Project/iEDA-data-set.git f:/verilog_sva_gh_scraper/data/full_repos/612914618
git clone --depth 1 --no-tags https://github.com/sheepycat/2022_nycu_CO_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/618952041
git clone --depth 1 --no-tags https://github.com/vsoqlod/Vivado_Verilog_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/613729750
git clone --depth 1 --no-tags https://github.com/mercury-5/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/615756500
git clone --depth 1 --no-tags https://github.com/Byter64/Hans.git f:/verilog_sva_gh_scraper/data/full_repos/614075248
git clone --depth 1 --no-tags https://github.com/garyhuangatgithub/caravel_user_project-mpw-8c-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/615924024
git clone --depth 1 --no-tags https://github.com/rogerksho/acousticlevitator.git f:/verilog_sva_gh_scraper/data/full_repos/615431680
git clone --depth 1 --no-tags https://github.com/Jacob-Chappell/mersenne-twister-prng.git f:/verilog_sva_gh_scraper/data/full_repos/616633950
git clone --depth 1 --no-tags https://github.com/EE2026-Project-AY22-23-S2/MAD-2026.git f:/verilog_sva_gh_scraper/data/full_repos/617371733
git clone --depth 1 --no-tags https://github.com/Twinkzzzzz/cpu-design-and-code.git f:/verilog_sva_gh_scraper/data/full_repos/612075266
git clone --depth 1 --no-tags https://github.com/QUICKLY0000/FPGA-Engineering-Interview-Project.git f:/verilog_sva_gh_scraper/data/full_repos/618443817
git clone --depth 1 --no-tags https://github.com/Shanmukh-C/Karatsuba-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/616541215
git clone --depth 1 --no-tags https://github.com/ennzudev/RISC-V-Single-Cycle-Equipo-10.git f:/verilog_sva_gh_scraper/data/full_repos/616723905
git clone --depth 1 --no-tags https://github.com/yayaelbasha/Single-Cycle-RISC-V-32I-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/612210027
git clone --depth 1 --no-tags https://github.com/misomochi/ECE594BB-Neuromorphic-Computing.git f:/verilog_sva_gh_scraper/data/full_repos/617213340
git clone --depth 1 --no-tags https://github.com/muneeb-mbytes/FPGABoard_edgeSpartan6.git f:/verilog_sva_gh_scraper/data/full_repos/614405866
git clone --depth 1 --no-tags https://github.com/vnay01/NeuralNetworks.git f:/verilog_sva_gh_scraper/data/full_repos/615617234
git clone --depth 1 --no-tags https://github.com/rithiksachdeva/EEC180-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/614999245
git clone --depth 1 --no-tags https://github.com/amsacks/OV7670-Video-Processing.git f:/verilog_sva_gh_scraper/data/full_repos/616657598
git clone --depth 1 --no-tags https://github.com/WanShuan/Digital-IC-Design-HW3_LZ77-Encoder-and-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/617001597
git clone --depth 1 --no-tags https://github.com/brahad316/Y86-64bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/613717647
git clone --depth 1 --no-tags https://github.com/iandes0uza/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/614033328
git clone --depth 1 --no-tags https://github.com/talidab/Hiding-Secrets-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/612127249
git clone --depth 1 --no-tags https://github.com/Yash-Ganji/100DaysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/614035087
git clone --depth 1 --no-tags https://github.com/Systems-ShiftLab/NearPMHW.git f:/verilog_sva_gh_scraper/data/full_repos/617495909
git clone --depth 1 --no-tags https://github.com/aretrosen/Implementation-of-AES-SBOX.git f:/verilog_sva_gh_scraper/data/full_repos/617186046
git clone --depth 1 --no-tags https://github.com/amirHosseinEz/MIPS-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/615264553
git clone --depth 1 --no-tags https://github.com/HUSTerCH/digital_clock.git f:/verilog_sva_gh_scraper/data/full_repos/617286008
git clone --depth 1 --no-tags https://github.com/putoze/VLSI_DSP.git f:/verilog_sva_gh_scraper/data/full_repos/613713200
git clone --depth 1 --no-tags https://github.com/redders7/EE2026.git f:/verilog_sva_gh_scraper/data/full_repos/618477065
git clone --depth 1 --no-tags https://github.com/DavidBordeianu/Hiding-Secrets_Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/612124313
git clone --depth 1 --no-tags https://github.com/DOUDIU/Chaotic-Carrier-Wave-System-Based-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/612463448
git clone --depth 1 --no-tags https://github.com/mj3622/DIgitalClock_Design.git f:/verilog_sva_gh_scraper/data/full_repos/615708645
git clone --depth 1 --no-tags https://github.com/Wissance/QuickRS232.git f:/verilog_sva_gh_scraper/data/full_repos/616615922
git clone --depth 1 --no-tags https://github.com/yungtaisun/Digital-Systems-Testing-Testable-Design.git f:/verilog_sva_gh_scraper/data/full_repos/612024375
git clone --depth 1 --no-tags https://github.com/santosh2407/Implementation-and-Analysis-of-Sine-Wave-Generator-using-Cadence.git f:/verilog_sva_gh_scraper/data/full_repos/615952122
git clone --depth 1 --no-tags https://github.com/rkdgmlqja/FPGA_Basic_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/615133886
git clone --depth 1 --no-tags https://github.com/asreed666/VGAFriday-main.git f:/verilog_sva_gh_scraper/data/full_repos/617872137
git clone --depth 1 --no-tags https://github.com/jorgenkraghjakobsen/vlsi_open_source.git f:/verilog_sva_gh_scraper/data/full_repos/616713517
git clone --depth 1 --no-tags https://github.com/gdnmhr/contractgen.git f:/verilog_sva_gh_scraper/data/full_repos/617914914
git clone --depth 1 --no-tags https://github.com/indu-77/100dayofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/615435312
git clone --depth 1 --no-tags https://github.com/x123y123/CCU-DIC-class.git f:/verilog_sva_gh_scraper/data/full_repos/617283895
git clone --depth 1 --no-tags https://github.com/WanShuan/Digital-IC-Design-HW4_Edge-Based-Line-Average-interpolation.git f:/verilog_sva_gh_scraper/data/full_repos/617003333
git clone --depth 1 --no-tags https://github.com/rkdgmlqja/FPGA_Stop_watch.git f:/verilog_sva_gh_scraper/data/full_repos/614711406
git clone --depth 1 --no-tags https://github.com/OldTomCrazyCode/uart_test.git f:/verilog_sva_gh_scraper/data/full_repos/613178102
git clone --depth 1 --no-tags https://github.com/shereenIbdah/ADVANCED-DIGITAL-.git f:/verilog_sva_gh_scraper/data/full_repos/619165466
git clone --depth 1 --no-tags https://github.com/chestnut-Q/SimRISCV.git f:/verilog_sva_gh_scraper/data/full_repos/619176636
git clone --depth 1 --no-tags https://github.com/WenbinTeng/t4000.git f:/verilog_sva_gh_scraper/data/full_repos/618742409
git clone --depth 1 --no-tags https://github.com/desword/axi4_full_demo.git f:/verilog_sva_gh_scraper/data/full_repos/615258915
git clone --depth 1 --no-tags https://github.com/sohnryang/csed273.git f:/verilog_sva_gh_scraper/data/full_repos/614395775
git clone --depth 1 --no-tags https://github.com/M7mdOdeh1/ENCS2340-Digital_Systems.git f:/verilog_sva_gh_scraper/data/full_repos/615397157
git clone --depth 1 --no-tags https://github.com/Convergent-Capstone-Design-team1/Capstone_project.git f:/verilog_sva_gh_scraper/data/full_repos/616450956
git clone --depth 1 --no-tags https://github.com/patokav/verilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/618465498
git clone --depth 1 --no-tags https://github.com/yashwant4756/CarParkingSystem.git f:/verilog_sva_gh_scraper/data/full_repos/619189967
git clone --depth 1 --no-tags https://github.com/ttffer/IC-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/618486237
git clone --depth 1 --no-tags https://github.com/Shaka-wang/hzw.git f:/verilog_sva_gh_scraper/data/full_repos/616848232
git clone --depth 1 --no-tags https://github.com/mipalgu/zybo_pl_base.git f:/verilog_sva_gh_scraper/data/full_repos/616800333
git clone --depth 1 --no-tags https://github.com/NourMamdouh/SEQUENCE_DETECTOR.git f:/verilog_sva_gh_scraper/data/full_repos/615029476
git clone --depth 1 --no-tags https://github.com/Anupriya-Dey/n-way-set-assosciative-cache-memory.git f:/verilog_sva_gh_scraper/data/full_repos/617319549
git clone --depth 1 --no-tags https://github.com/Shiwani725/up_down_counter_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/616852012
git clone --depth 1 --no-tags https://github.com/kirushnamurthy/VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/617546652
git clone --depth 1 --no-tags https://github.com/Bodhi14/VLSI-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/617868183
git clone --depth 1 --no-tags https://github.com/castoria/upw.git f:/verilog_sva_gh_scraper/data/full_repos/616653430
git clone --depth 1 --no-tags https://github.com/Satish-Kumar-L/Energy-Efficient-Filter-Bank-Design-for-Hearing-Aid-Application.git f:/verilog_sva_gh_scraper/data/full_repos/616929534
git clone --depth 1 --no-tags https://github.com/M-Aizaz/AES-128-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/618805241
git clone --depth 1 --no-tags https://github.com/NELEwb/Breathing_lights4ArtyA7.git f:/verilog_sva_gh_scraper/data/full_repos/616054298
git clone --depth 1 --no-tags https://github.com/srinivasf1/Silicon_exp2.git f:/verilog_sva_gh_scraper/data/full_repos/615895115
git clone --depth 1 --no-tags https://github.com/Lucifer-Menon/-AC620-DS18B20-.git f:/verilog_sva_gh_scraper/data/full_repos/615133113
git clone --depth 1 --no-tags https://github.com/angelruizp/Digital_ii.git f:/verilog_sva_gh_scraper/data/full_repos/615699158
git clone --depth 1 --no-tags https://github.com/Stone749990226/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/615658903
