
Loading design for application trce from file ext10gendvi_a.ncd.
Design name: Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Apr 15 15:28:52 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o Ext10GenDvi_A.twr -gui -msgset C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/promote.xml Ext10GenDvi_A.ncd Ext10GenDvi_A.prf 
Design file:     ext10gendvi_a.ncd
Preference file: ext10gendvi_a.prf
Device,speed:    LFE3-70E,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

98 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "PinClk125_c" 125.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.723ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/tm_u/sample_en_d  (from PinClk125_c +)
   Destination:    DP16KC     Port           top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_11_2(ASIC)  (to PinClk125_c +)

   Delay:               5.498ns  (7.1% logic, 92.9% route), 2 logic levels.

 Constraint Details:

      5.498ns physical path delay top_reveal_coretop_instance/core0/tm_u/SLICE_3255 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_11_2 meets
      8.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 8.221ns) by 2.723ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/core0/tm_u/SLICE_3255 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_11_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R62C48B.CLK to     R62C48B.Q0 top_reveal_coretop_instance/core0/tm_u/SLICE_3255 (from PinClk125_c)
ROUTE        19     0.805     R62C48B.Q0 to     R64C54D.A0 top_reveal_coretop_instance/core0/tm_u/sample_en_d
CTOF_DEL    ---     0.147     R64C54D.A0 to     R64C54D.F0 top_reveal_coretop_instance/core0/tm_u/SLICE_4751
ROUTE        34     4.303     R64C54D.F0 to EBR_R25C80.WEA top_reveal_coretop_instance/core0/tm_u/N_737_i (to PinClk125_c)
                  --------
                    5.498   (7.1% logic, 92.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/SLICE_3255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R62C48B.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_11_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     2.066       M3.PADDI to *R_R25C80.CLKA PinClk125_c
                  --------
                    2.066   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/tm_u/sample_en_d  (from PinClk125_c +)
   Destination:    DP16KC     Port           top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_11_16(ASIC)  (to PinClk125_c +)

   Delay:               5.303ns  (7.4% logic, 92.6% route), 2 logic levels.

 Constraint Details:

      5.303ns physical path delay top_reveal_coretop_instance/core0/tm_u/SLICE_3255 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_11_16 meets
      8.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 8.221ns) by 2.918ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/core0/tm_u/SLICE_3255 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_11_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R62C48B.CLK to     R62C48B.Q0 top_reveal_coretop_instance/core0/tm_u/SLICE_3255 (from PinClk125_c)
ROUTE        19     0.805     R62C48B.Q0 to     R64C54D.A0 top_reveal_coretop_instance/core0/tm_u/sample_en_d
CTOF_DEL    ---     0.147     R64C54D.A0 to     R64C54D.F0 top_reveal_coretop_instance/core0/tm_u/SLICE_4751
ROUTE        34     4.108     R64C54D.F0 to EBR_R25C83.WEA top_reveal_coretop_instance/core0/tm_u/N_737_i (to PinClk125_c)
                  --------
                    5.303   (7.4% logic, 92.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/SLICE_3255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R62C48B.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_11_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     2.066       M3.PADDI to *R_R25C83.CLKA PinClk125_c
                  --------
                    2.066   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.966ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDecodeur/cpt[2]  (from PinClk125_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/trig_u/tu_0/input_a_d1[3]  (to PinClk125_c +)

   Delay:               4.900ns  (14.0% logic, 86.0% route), 4 logic levels.

 Constraint Details:

      4.900ns physical path delay uDecodeur/SLICE_2428 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 7.866ns) by 2.966ns

 Physical Path Details:

      Data path uDecodeur/SLICE_2428 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R50C50C.CLK to     R50C50C.Q0 uDecodeur/SLICE_2428 (from PinClk125_c)
ROUTE        29     1.072     R50C50C.Q0 to     R46C53B.A0 reveal_ist_11
CTOF_DEL    ---     0.147     R46C53B.A0 to     R46C53B.F0 uDecodeur/SLICE_2977
ROUTE         4     0.785     R46C53B.F0 to     R46C56A.B1 uDecodeur/N_178
CTOF_DEL    ---     0.147     R46C56A.B1 to     R46C56A.F1 SLICE_4133
ROUTE         4     1.249     R46C56A.F1 to     R42C64A.B1 I_525.lat_e
CTOF_DEL    ---     0.147     R42C64A.B1 to     R42C64A.F1 SLICE_2662
ROUTE        24     1.110     R42C64A.F1 to     R53C64A.M1 mireID[3] (to PinClk125_c)
                  --------
                    4.900   (14.0% logic, 86.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to uDecodeur/SLICE_2428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R50C50C.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R53C64A.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.974ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDecodeur/cpt[2]  (from PinClk125_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/trig_u/tu_0/input_a_d1[2]  (to PinClk125_c +)

   Delay:               4.892ns  (14.0% logic, 86.0% route), 4 logic levels.

 Constraint Details:

      4.892ns physical path delay uDecodeur/SLICE_2428 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 7.866ns) by 2.974ns

 Physical Path Details:

      Data path uDecodeur/SLICE_2428 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R50C50C.CLK to     R50C50C.Q0 uDecodeur/SLICE_2428 (from PinClk125_c)
ROUTE        29     1.072     R50C50C.Q0 to     R46C53B.A0 reveal_ist_11
CTOF_DEL    ---     0.147     R46C53B.A0 to     R46C53B.F0 uDecodeur/SLICE_2977
ROUTE         4     0.785     R46C53B.F0 to     R46C56A.B1 uDecodeur/N_178
CTOF_DEL    ---     0.147     R46C56A.B1 to     R46C56A.F1 SLICE_4133
ROUTE         4     1.249     R46C56A.F1 to     R42C64A.B0 I_525.lat_e
CTOF_DEL    ---     0.147     R42C64A.B0 to     R42C64A.F0 SLICE_2662
ROUTE        36     1.102     R42C64A.F0 to     R53C64A.M0 mireID[2] (to PinClk125_c)
                  --------
                    4.892   (14.0% logic, 86.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to uDecodeur/SLICE_2428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R50C50C.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R53C64A.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.996ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/jtag_int_u/jupdate_reclk[2]  (from PinClk125_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/trig_u/tu_0/mask_reg[0][3]  (to PinClk125_c +)
                   FF                        top_reveal_coretop_instance/core0/trig_u/tu_0/mask_reg[0][2]

   Delay:               4.751ns  (14.4% logic, 85.6% route), 4 logic levels.

 Constraint Details:

      4.751ns physical path delay top_reveal_coretop_instance/core0/jtag_int_u/SLICE_2458 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2886 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 7.747ns) by 2.996ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/core0/jtag_int_u/SLICE_2458 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2886:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R71C49B.CLK to     R71C49B.Q0 top_reveal_coretop_instance/core0/jtag_int_u/SLICE_2458 (from PinClk125_c)
ROUTE         5     0.558     R71C49B.Q0 to     R71C49A.A0 top_reveal_coretop_instance/core0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.147     R71C49A.A0 to     R71C49A.F0 top_reveal_coretop_instance/core0/SLICE_3163
ROUTE        18     1.542     R71C49A.F0 to     R64C47C.C0 top_reveal_coretop_instance/core0/wen
CTOF_DEL    ---     0.147     R64C47C.C0 to     R64C47C.F0 top_reveal_coretop_instance/core0/trig_u/SLICE_3669
ROUTE         3     0.979     R64C47C.F0 to     R63C51A.A0 top_reveal_coretop_instance/core0/trig_u/wen_tu[0]
CTOF_DEL    ---     0.147     R63C51A.A0 to     R63C51A.F0 top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_3683
ROUTE         2     0.988     R63C51A.F0 to     R58C52B.CE top_reveal_coretop_instance/core0/trig_u/tu_0/mask_reg[0]_0_sqmuxa (to PinClk125_c)
                  --------
                    4.751   (14.4% logic, 85.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to top_reveal_coretop_instance/core0/jtag_int_u/SLICE_2458:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R71C49B.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2886:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R58C52B.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.028ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDecodeur/cpt[0]  (from PinClk125_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/trig_u/tu_0/input_a_d1[3]  (to PinClk125_c +)

   Delay:               4.838ns  (14.1% logic, 85.9% route), 4 logic levels.

 Constraint Details:

      4.838ns physical path delay uDecodeur/SLICE_2429 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 7.866ns) by 3.028ns

 Physical Path Details:

      Data path uDecodeur/SLICE_2429 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R50C50A.CLK to     R50C50A.Q0 uDecodeur/SLICE_2429 (from PinClk125_c)
ROUTE        32     1.010     R50C50A.Q0 to     R46C53B.D0 reveal_ist_15
CTOF_DEL    ---     0.147     R46C53B.D0 to     R46C53B.F0 uDecodeur/SLICE_2977
ROUTE         4     0.785     R46C53B.F0 to     R46C56A.B1 uDecodeur/N_178
CTOF_DEL    ---     0.147     R46C56A.B1 to     R46C56A.F1 SLICE_4133
ROUTE         4     1.249     R46C56A.F1 to     R42C64A.B1 I_525.lat_e
CTOF_DEL    ---     0.147     R42C64A.B1 to     R42C64A.F1 SLICE_2662
ROUTE        24     1.110     R42C64A.F1 to     R53C64A.M1 mireID[3] (to PinClk125_c)
                  --------
                    4.838   (14.1% logic, 85.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to uDecodeur/SLICE_2429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R50C50A.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R53C64A.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.030ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDecodeur/cpt[2]  (from PinClk125_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/trig_u/tu_0/input_a_d1[0]  (to PinClk125_c +)

   Delay:               4.836ns  (14.1% logic, 85.9% route), 4 logic levels.

 Constraint Details:

      4.836ns physical path delay uDecodeur/SLICE_2428 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2881 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 7.866ns) by 3.030ns

 Physical Path Details:

      Data path uDecodeur/SLICE_2428 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2881:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R50C50C.CLK to     R50C50C.Q0 uDecodeur/SLICE_2428 (from PinClk125_c)
ROUTE        29     1.072     R50C50C.Q0 to     R46C53B.A0 reveal_ist_11
CTOF_DEL    ---     0.147     R46C53B.A0 to     R46C53B.F0 uDecodeur/SLICE_2977
ROUTE         4     0.785     R46C53B.F0 to     R46C56A.B1 uDecodeur/N_178
CTOF_DEL    ---     0.147     R46C56A.B1 to     R46C56A.F1 SLICE_4133
ROUTE         4     1.249     R46C56A.F1 to     R41C64A.B0 I_525.lat_e
CTOF_DEL    ---     0.147     R41C64A.B0 to     R41C64A.F0 SLICE_2661
ROUTE        37     1.046     R41C64A.F0 to     R53C64B.M0 mireID[0] (to PinClk125_c)
                  --------
                    4.836   (14.1% logic, 85.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to uDecodeur/SLICE_2428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R50C50C.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2881:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R53C64B.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.030ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDecodeur/cpt[2]  (from PinClk125_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/trig_u/tu_0/input_a_d1[1]  (to PinClk125_c +)

   Delay:               4.836ns  (14.1% logic, 85.9% route), 4 logic levels.

 Constraint Details:

      4.836ns physical path delay uDecodeur/SLICE_2428 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2881 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 7.866ns) by 3.030ns

 Physical Path Details:

      Data path uDecodeur/SLICE_2428 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2881:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R50C50C.CLK to     R50C50C.Q0 uDecodeur/SLICE_2428 (from PinClk125_c)
ROUTE        29     1.072     R50C50C.Q0 to     R46C53B.A0 reveal_ist_11
CTOF_DEL    ---     0.147     R46C53B.A0 to     R46C53B.F0 uDecodeur/SLICE_2977
ROUTE         4     0.785     R46C53B.F0 to     R46C56A.B1 uDecodeur/N_178
CTOF_DEL    ---     0.147     R46C56A.B1 to     R46C56A.F1 SLICE_4133
ROUTE         4     1.249     R46C56A.F1 to     R41C64A.B1 I_525.lat_e
CTOF_DEL    ---     0.147     R41C64A.B1 to     R41C64A.F1 SLICE_2661
ROUTE        35     1.046     R41C64A.F1 to     R53C64B.M1 mireID[1] (to PinClk125_c)
                  --------
                    4.836   (14.1% logic, 85.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to uDecodeur/SLICE_2428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R50C50C.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2881:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R53C64B.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.036ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDecodeur/cpt[0]  (from PinClk125_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/trig_u/tu_0/input_a_d1[2]  (to PinClk125_c +)

   Delay:               4.830ns  (14.2% logic, 85.8% route), 4 logic levels.

 Constraint Details:

      4.830ns physical path delay uDecodeur/SLICE_2429 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 7.866ns) by 3.036ns

 Physical Path Details:

      Data path uDecodeur/SLICE_2429 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R50C50A.CLK to     R50C50A.Q0 uDecodeur/SLICE_2429 (from PinClk125_c)
ROUTE        32     1.010     R50C50A.Q0 to     R46C53B.D0 reveal_ist_15
CTOF_DEL    ---     0.147     R46C53B.D0 to     R46C53B.F0 uDecodeur/SLICE_2977
ROUTE         4     0.785     R46C53B.F0 to     R46C56A.B1 uDecodeur/N_178
CTOF_DEL    ---     0.147     R46C56A.B1 to     R46C56A.F1 SLICE_4133
ROUTE         4     1.249     R46C56A.F1 to     R42C64A.B0 I_525.lat_e
CTOF_DEL    ---     0.147     R42C64A.B0 to     R42C64A.F0 SLICE_2662
ROUTE        36     1.102     R42C64A.F0 to     R53C64A.M0 mireID[2] (to PinClk125_c)
                  --------
                    4.830   (14.2% logic, 85.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to uDecodeur/SLICE_2429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R50C50A.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R53C64A.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.049ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDecodeur/cpt[1]  (from PinClk125_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/trig_u/tu_0/input_a_d1[3]  (to PinClk125_c +)

   Delay:               4.817ns  (14.2% logic, 85.8% route), 4 logic levels.

 Constraint Details:

      4.817ns physical path delay uDecodeur/SLICE_2428 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 7.866ns) by 3.049ns

 Physical Path Details:

      Data path uDecodeur/SLICE_2428 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R50C50C.CLK to     R50C50C.Q1 uDecodeur/SLICE_2428 (from PinClk125_c)
ROUTE        33     0.989     R50C50C.Q1 to     R46C53B.C0 reveal_ist_13
CTOF_DEL    ---     0.147     R46C53B.C0 to     R46C53B.F0 uDecodeur/SLICE_2977
ROUTE         4     0.785     R46C53B.F0 to     R46C56A.B1 uDecodeur/N_178
CTOF_DEL    ---     0.147     R46C56A.B1 to     R46C56A.F1 SLICE_4133
ROUTE         4     1.249     R46C56A.F1 to     R42C64A.B1 I_525.lat_e
CTOF_DEL    ---     0.147     R42C64A.B1 to     R42C64A.F1 SLICE_2662
ROUTE        24     1.110     R42C64A.F1 to     R53C64A.M1 mireID[3] (to PinClk125_c)
                  --------
                    4.817   (14.2% logic, 85.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to uDecodeur/SLICE_2428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R50C50C.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/tu_0/SLICE_2882:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     1.952       M3.PADDI to    R53C64A.CLK PinClk125_c
                  --------
                    1.952   (0.0% logic, 100.0% route), 0 logic levels.

Report:  189.502MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TOPvideo.Clk50" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.496ns (weighted slack = 0.992ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/slot[1]  (from TOPvideo.Clk50 +)
   Destination:    DP16KC     Port           TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4(ASIC)  (to TOPvideo.Clk50 -)

   Delay:               9.725ns  (14.4% logic, 85.6% route), 8 logic levels.

 Constraint Details:

      9.725ns physical path delay TOPvideo/uForth/cpu1/SLICE_2281 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 10.221ns) by 0.496ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2281 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R32C40C.CLK to     R32C40C.Q0 TOPvideo/uForth/cpu1/SLICE_2281 (from TOPvideo.Clk50)
ROUTE        16     1.017     R32C40C.Q0 to     R29C41B.B0 TOPvideo/uForth/cpu1/slot[1]
CTOF_DEL    ---     0.147     R29C41B.B0 to     R29C41B.F0 TOPvideo/uForth/cpu1/SLICE_4496
ROUTE         1     0.474     R29C41B.F0 to     R30C41C.C0 TOPvideo/uForth/cpu1/N_935_fc
CTOOFX_DEL  ---     0.273     R30C41C.C0 to   R30C41C.OFX0 TOPvideo/uForth/cpu1/decode.tload_1_1_0_.code_5[5]/SLICE_3125
ROUTE        26     0.766   R30C41C.OFX0 to     R30C40B.A0 TOPvideo/uForth/cpu1/code[5]
CTOF_DEL    ---     0.147     R30C40B.A0 to     R30C40B.F0 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE         2     0.146     R30C40B.F0 to     R30C40B.D1 TOPvideo/uForth/cpu1/addr_sel_1_0dflt_1
CTOF_DEL    ---     0.147     R30C40B.D1 to     R30C40B.F1 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE        24     0.950     R30C40B.F1 to     R28C39A.A1 TOPvideo/uForth/addr_sel_1
CTOF_DEL    ---     0.147     R28C39A.A1 to     R28C39A.F1 TOPvideo/uForth/SLICE_3222
ROUTE         1     0.562     R28C39A.F1 to     R29C39D.A1 TOPvideo/uForth/un5_system_data_o_0_a2_0
CTOF_DEL    ---     0.147     R29C39D.A1 to     R29C39D.F1 TOPvideo/uForth/SLICE_3511
ROUTE        22     2.111     R29C39D.F1 to     R23C40B.D1 TOPvideo/uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.147     R23C40B.D1 to     R23C40B.F1 TOPvideo/uForth/SLICE_4159
ROUTE         8     2.301     R23C40B.F1 to EBR_R25C32.WEA TOPvideo/uForth/memory_we (to TOPvideo.Clk50)
                  --------
                    9.725   (14.4% logic, 85.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.072 *L_R43C5.CLKOK to    R32C40C.CLK TOPvideo.Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.186 *L_R43C5.CLKOK to *R_R25C32.CLKA TOPvideo.Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.594ns (weighted slack = 1.188ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/slot[1]  (from TOPvideo.Clk50 +)
   Destination:    DP16KC     Port           TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4(ASIC)  (to TOPvideo.Clk50 -)

   Delay:               9.627ns  (16.0% logic, 84.0% route), 9 logic levels.

 Constraint Details:

      9.627ns physical path delay TOPvideo/uForth/cpu1/SLICE_2281 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 10.221ns) by 0.594ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2281 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R32C40C.CLK to     R32C40C.Q0 TOPvideo/uForth/cpu1/SLICE_2281 (from TOPvideo.Clk50)
ROUTE        16     1.017     R32C40C.Q0 to     R29C41B.B0 TOPvideo/uForth/cpu1/slot[1]
CTOF_DEL    ---     0.147     R29C41B.B0 to     R29C41B.F0 TOPvideo/uForth/cpu1/SLICE_4496
ROUTE         1     0.474     R29C41B.F0 to     R30C41C.C0 TOPvideo/uForth/cpu1/N_935_fc
CTOOFX_DEL  ---     0.273     R30C41C.C0 to   R30C41C.OFX0 TOPvideo/uForth/cpu1/decode.tload_1_1_0_.code_5[5]/SLICE_3125
ROUTE        26     0.766   R30C41C.OFX0 to     R30C40B.A0 TOPvideo/uForth/cpu1/code[5]
CTOF_DEL    ---     0.147     R30C40B.A0 to     R30C40B.F0 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE         2     0.146     R30C40B.F0 to     R30C40B.D1 TOPvideo/uForth/cpu1/addr_sel_1_0dflt_1
CTOF_DEL    ---     0.147     R30C40B.D1 to     R30C40B.F1 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE        24     0.566     R30C40B.F1 to     R28C39A.D0 TOPvideo/uForth/addr_sel_1
CTOF_DEL    ---     0.147     R28C39A.D0 to     R28C39A.F0 TOPvideo/uForth/SLICE_3222
ROUTE         1     0.139     R28C39A.F0 to     R28C39A.D1 TOPvideo/uForth/cpu_addr_o[31]
CTOF_DEL    ---     0.147     R28C39A.D1 to     R28C39A.F1 TOPvideo/uForth/SLICE_3222
ROUTE         1     0.562     R28C39A.F1 to     R29C39D.A1 TOPvideo/uForth/un5_system_data_o_0_a2_0
CTOF_DEL    ---     0.147     R29C39D.A1 to     R29C39D.F1 TOPvideo/uForth/SLICE_3511
ROUTE        22     2.111     R29C39D.F1 to     R23C40B.D1 TOPvideo/uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.147     R23C40B.D1 to     R23C40B.F1 TOPvideo/uForth/SLICE_4159
ROUTE         8     2.301     R23C40B.F1 to EBR_R25C32.WEA TOPvideo/uForth/memory_we (to TOPvideo.Clk50)
                  --------
                    9.627   (16.0% logic, 84.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.072 *L_R43C5.CLKOK to    R32C40C.CLK TOPvideo.Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.186 *L_R43C5.CLKOK to *R_R25C32.CLKA TOPvideo.Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.684ns (weighted slack = 1.368ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/slot[1]  (from TOPvideo.Clk50 +)
   Destination:    DP16KC     Port           TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4(ASIC)  (to TOPvideo.Clk50 -)

   Delay:               9.537ns  (14.7% logic, 85.3% route), 8 logic levels.

 Constraint Details:

      9.537ns physical path delay TOPvideo/uForth/cpu1/SLICE_2281 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 10.221ns) by 0.684ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2281 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R32C40C.CLK to     R32C40C.Q0 TOPvideo/uForth/cpu1/SLICE_2281 (from TOPvideo.Clk50)
ROUTE        16     1.215     R32C40C.Q0 to     R29C42C.B0 TOPvideo/uForth/cpu1/slot[1]
CTOF_DEL    ---     0.147     R29C42C.B0 to     R29C42C.F0 TOPvideo/uForth/cpu1/SLICE_4497
ROUTE         1     0.341     R29C42C.F0 to     R30C42C.D0 TOPvideo/uForth/cpu1/N_933_fc
CTOOFX_DEL  ---     0.273     R30C42C.D0 to   R30C42C.OFX0 TOPvideo/uForth/cpu1/code_5[3]/SLICE_3126
ROUTE        25     0.513   R30C42C.OFX0 to     R30C40B.C0 TOPvideo/uForth/cpu1/code[3]
CTOF_DEL    ---     0.147     R30C40B.C0 to     R30C40B.F0 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE         2     0.146     R30C40B.F0 to     R30C40B.D1 TOPvideo/uForth/cpu1/addr_sel_1_0dflt_1
CTOF_DEL    ---     0.147     R30C40B.D1 to     R30C40B.F1 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE        24     0.950     R30C40B.F1 to     R28C39A.A1 TOPvideo/uForth/addr_sel_1
CTOF_DEL    ---     0.147     R28C39A.A1 to     R28C39A.F1 TOPvideo/uForth/SLICE_3222
ROUTE         1     0.562     R28C39A.F1 to     R29C39D.A1 TOPvideo/uForth/un5_system_data_o_0_a2_0
CTOF_DEL    ---     0.147     R29C39D.A1 to     R29C39D.F1 TOPvideo/uForth/SLICE_3511
ROUTE        22     2.111     R29C39D.F1 to     R23C40B.D1 TOPvideo/uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.147     R23C40B.D1 to     R23C40B.F1 TOPvideo/uForth/SLICE_4159
ROUTE         8     2.301     R23C40B.F1 to EBR_R25C32.WEA TOPvideo/uForth/memory_we (to TOPvideo.Clk50)
                  --------
                    9.537   (14.7% logic, 85.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.072 *L_R43C5.CLKOK to    R32C40C.CLK TOPvideo.Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.186 *L_R43C5.CLKOK to *R_R25C32.CLKA TOPvideo.Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.745ns (weighted slack = 1.490ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/i[29]  (from TOPvideo.Clk50 +)
   Destination:    DP16KC     Port           TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4(ASIC)  (to TOPvideo.Clk50 -)

   Delay:               9.476ns  (14.8% logic, 85.2% route), 8 logic levels.

 Constraint Details:

      9.476ns physical path delay TOPvideo/uForth/SLICE_2214 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 10.221ns) by 0.745ns

 Physical Path Details:

      Data path TOPvideo/uForth/SLICE_2214 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R29C38A.CLK to     R29C38A.Q1 TOPvideo/uForth/SLICE_2214 (from TOPvideo.Clk50)
ROUTE         1     0.768     R29C38A.Q1 to     R29C41B.A0 TOPvideo/uForth/cpu1/i[29]
CTOF_DEL    ---     0.147     R29C41B.A0 to     R29C41B.F0 TOPvideo/uForth/cpu1/SLICE_4496
ROUTE         1     0.474     R29C41B.F0 to     R30C41C.C0 TOPvideo/uForth/cpu1/N_935_fc
CTOOFX_DEL  ---     0.273     R30C41C.C0 to   R30C41C.OFX0 TOPvideo/uForth/cpu1/decode.tload_1_1_0_.code_5[5]/SLICE_3125
ROUTE        26     0.766   R30C41C.OFX0 to     R30C40B.A0 TOPvideo/uForth/cpu1/code[5]
CTOF_DEL    ---     0.147     R30C40B.A0 to     R30C40B.F0 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE         2     0.146     R30C40B.F0 to     R30C40B.D1 TOPvideo/uForth/cpu1/addr_sel_1_0dflt_1
CTOF_DEL    ---     0.147     R30C40B.D1 to     R30C40B.F1 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE        24     0.950     R30C40B.F1 to     R28C39A.A1 TOPvideo/uForth/addr_sel_1
CTOF_DEL    ---     0.147     R28C39A.A1 to     R28C39A.F1 TOPvideo/uForth/SLICE_3222
ROUTE         1     0.562     R28C39A.F1 to     R29C39D.A1 TOPvideo/uForth/un5_system_data_o_0_a2_0
CTOF_DEL    ---     0.147     R29C39D.A1 to     R29C39D.F1 TOPvideo/uForth/SLICE_3511
ROUTE        22     2.111     R29C39D.F1 to     R23C40B.D1 TOPvideo/uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.147     R23C40B.D1 to     R23C40B.F1 TOPvideo/uForth/SLICE_4159
ROUTE         8     2.301     R23C40B.F1 to EBR_R25C32.WEA TOPvideo/uForth/memory_we (to TOPvideo.Clk50)
                  --------
                    9.476   (14.8% logic, 85.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/SLICE_2214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.072 *L_R43C5.CLKOK to    R29C38A.CLK TOPvideo.Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.186 *L_R43C5.CLKOK to *R_R25C32.CLKA TOPvideo.Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.782ns (weighted slack = 1.564ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/slot[1]  (from TOPvideo.Clk50 +)
   Destination:    DP16KC     Port           TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4(ASIC)  (to TOPvideo.Clk50 -)

   Delay:               9.439ns  (16.4% logic, 83.6% route), 9 logic levels.

 Constraint Details:

      9.439ns physical path delay TOPvideo/uForth/cpu1/SLICE_2281 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 10.221ns) by 0.782ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2281 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R32C40C.CLK to     R32C40C.Q0 TOPvideo/uForth/cpu1/SLICE_2281 (from TOPvideo.Clk50)
ROUTE        16     1.215     R32C40C.Q0 to     R29C42C.B0 TOPvideo/uForth/cpu1/slot[1]
CTOF_DEL    ---     0.147     R29C42C.B0 to     R29C42C.F0 TOPvideo/uForth/cpu1/SLICE_4497
ROUTE         1     0.341     R29C42C.F0 to     R30C42C.D0 TOPvideo/uForth/cpu1/N_933_fc
CTOOFX_DEL  ---     0.273     R30C42C.D0 to   R30C42C.OFX0 TOPvideo/uForth/cpu1/code_5[3]/SLICE_3126
ROUTE        25     0.513   R30C42C.OFX0 to     R30C40B.C0 TOPvideo/uForth/cpu1/code[3]
CTOF_DEL    ---     0.147     R30C40B.C0 to     R30C40B.F0 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE         2     0.146     R30C40B.F0 to     R30C40B.D1 TOPvideo/uForth/cpu1/addr_sel_1_0dflt_1
CTOF_DEL    ---     0.147     R30C40B.D1 to     R30C40B.F1 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE        24     0.566     R30C40B.F1 to     R28C39A.D0 TOPvideo/uForth/addr_sel_1
CTOF_DEL    ---     0.147     R28C39A.D0 to     R28C39A.F0 TOPvideo/uForth/SLICE_3222
ROUTE         1     0.139     R28C39A.F0 to     R28C39A.D1 TOPvideo/uForth/cpu_addr_o[31]
CTOF_DEL    ---     0.147     R28C39A.D1 to     R28C39A.F1 TOPvideo/uForth/SLICE_3222
ROUTE         1     0.562     R28C39A.F1 to     R29C39D.A1 TOPvideo/uForth/un5_system_data_o_0_a2_0
CTOF_DEL    ---     0.147     R29C39D.A1 to     R29C39D.F1 TOPvideo/uForth/SLICE_3511
ROUTE        22     2.111     R29C39D.F1 to     R23C40B.D1 TOPvideo/uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.147     R23C40B.D1 to     R23C40B.F1 TOPvideo/uForth/SLICE_4159
ROUTE         8     2.301     R23C40B.F1 to EBR_R25C32.WEA TOPvideo/uForth/memory_we (to TOPvideo.Clk50)
                  --------
                    9.439   (16.4% logic, 83.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.072 *L_R43C5.CLKOK to    R32C40C.CLK TOPvideo.Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.186 *L_R43C5.CLKOK to *R_R25C32.CLKA TOPvideo.Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.808ns (weighted slack = 1.616ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/slot[1]  (from TOPvideo.Clk50 +)
   Destination:    DP16KC     Port           TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4(ASIC)  (to TOPvideo.Clk50 -)

   Delay:               9.413ns  (13.5% logic, 86.5% route), 8 logic levels.

 Constraint Details:

      9.413ns physical path delay TOPvideo/uForth/cpu1/SLICE_2281 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 10.221ns) by 0.808ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2281 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R32C40C.CLK to     R32C40C.Q0 TOPvideo/uForth/cpu1/SLICE_2281 (from TOPvideo.Clk50)
ROUTE        16     1.221     R32C40C.Q0 to     R29C40D.B1 TOPvideo/uForth/cpu1/slot[1]
CTOF_DEL    ---     0.147     R29C40D.B1 to     R29C40D.F1 TOPvideo/uForth/cpu1/SLICE_3232
ROUTE         1     0.360     R29C40D.F1 to     R29C40D.A0 TOPvideo/uForth/cpu1/code_3_N_2L1_0
CTOF_DEL    ---     0.147     R29C40D.A0 to     R29C40D.F0 TOPvideo/uForth/cpu1/SLICE_3232
ROUTE        10     0.364     R29C40D.F0 to     R30C40D.D0 TOPvideo/uForth/cpu1/N_936_fc
CTOF_DEL    ---     0.147     R30C40D.D0 to     R30C40D.F0 TOPvideo/uForth/cpu1/SLICE_4501
ROUTE         1     0.272     R30C40D.F0 to     R30C40B.C1 TOPvideo/uForth/cpu1/addr_sel_1_0dflt_1_0
CTOF_DEL    ---     0.147     R30C40B.C1 to     R30C40B.F1 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE        24     0.950     R30C40B.F1 to     R28C39A.A1 TOPvideo/uForth/addr_sel_1
CTOF_DEL    ---     0.147     R28C39A.A1 to     R28C39A.F1 TOPvideo/uForth/SLICE_3222
ROUTE         1     0.562     R28C39A.F1 to     R29C39D.A1 TOPvideo/uForth/un5_system_data_o_0_a2_0
CTOF_DEL    ---     0.147     R29C39D.A1 to     R29C39D.F1 TOPvideo/uForth/SLICE_3511
ROUTE        22     2.111     R29C39D.F1 to     R23C40B.D1 TOPvideo/uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.147     R23C40B.D1 to     R23C40B.F1 TOPvideo/uForth/SLICE_4159
ROUTE         8     2.301     R23C40B.F1 to EBR_R25C32.WEA TOPvideo/uForth/memory_we (to TOPvideo.Clk50)
                  --------
                    9.413   (13.5% logic, 86.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.072 *L_R43C5.CLKOK to    R32C40C.CLK TOPvideo.Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.186 *L_R43C5.CLKOK to *R_R25C32.CLKA TOPvideo.Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.821ns (weighted slack = 1.642ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/slot[0]  (from TOPvideo.Clk50 +)
   Destination:    DP16KC     Port           TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4(ASIC)  (to TOPvideo.Clk50 -)

   Delay:               9.400ns  (13.5% logic, 86.5% route), 8 logic levels.

 Constraint Details:

      9.400ns physical path delay TOPvideo/uForth/cpu1/SLICE_2182 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 10.221ns) by 0.821ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2182 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R32C40B.CLK to     R32C40B.Q0 TOPvideo/uForth/cpu1/SLICE_2182 (from TOPvideo.Clk50)
ROUTE        17     1.208     R32C40B.Q0 to     R29C40D.A1 TOPvideo/uForth/cpu1/CO0
CTOF_DEL    ---     0.147     R29C40D.A1 to     R29C40D.F1 TOPvideo/uForth/cpu1/SLICE_3232
ROUTE         1     0.360     R29C40D.F1 to     R29C40D.A0 TOPvideo/uForth/cpu1/code_3_N_2L1_0
CTOF_DEL    ---     0.147     R29C40D.A0 to     R29C40D.F0 TOPvideo/uForth/cpu1/SLICE_3232
ROUTE        10     0.364     R29C40D.F0 to     R30C40D.D0 TOPvideo/uForth/cpu1/N_936_fc
CTOF_DEL    ---     0.147     R30C40D.D0 to     R30C40D.F0 TOPvideo/uForth/cpu1/SLICE_4501
ROUTE         1     0.272     R30C40D.F0 to     R30C40B.C1 TOPvideo/uForth/cpu1/addr_sel_1_0dflt_1_0
CTOF_DEL    ---     0.147     R30C40B.C1 to     R30C40B.F1 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE        24     0.950     R30C40B.F1 to     R28C39A.A1 TOPvideo/uForth/addr_sel_1
CTOF_DEL    ---     0.147     R28C39A.A1 to     R28C39A.F1 TOPvideo/uForth/SLICE_3222
ROUTE         1     0.562     R28C39A.F1 to     R29C39D.A1 TOPvideo/uForth/un5_system_data_o_0_a2_0
CTOF_DEL    ---     0.147     R29C39D.A1 to     R29C39D.F1 TOPvideo/uForth/SLICE_3511
ROUTE        22     2.111     R29C39D.F1 to     R23C40B.D1 TOPvideo/uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.147     R23C40B.D1 to     R23C40B.F1 TOPvideo/uForth/SLICE_4159
ROUTE         8     2.301     R23C40B.F1 to EBR_R25C32.WEA TOPvideo/uForth/memory_we (to TOPvideo.Clk50)
                  --------
                    9.400   (13.5% logic, 86.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.072 *L_R43C5.CLKOK to    R32C40B.CLK TOPvideo.Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.186 *L_R43C5.CLKOK to *R_R25C32.CLKA TOPvideo.Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.843ns (weighted slack = 1.686ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/i[29]  (from TOPvideo.Clk50 +)
   Destination:    DP16KC     Port           TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4(ASIC)  (to TOPvideo.Clk50 -)

   Delay:               9.378ns  (16.5% logic, 83.5% route), 9 logic levels.

 Constraint Details:

      9.378ns physical path delay TOPvideo/uForth/SLICE_2214 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 10.221ns) by 0.843ns

 Physical Path Details:

      Data path TOPvideo/uForth/SLICE_2214 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R29C38A.CLK to     R29C38A.Q1 TOPvideo/uForth/SLICE_2214 (from TOPvideo.Clk50)
ROUTE         1     0.768     R29C38A.Q1 to     R29C41B.A0 TOPvideo/uForth/cpu1/i[29]
CTOF_DEL    ---     0.147     R29C41B.A0 to     R29C41B.F0 TOPvideo/uForth/cpu1/SLICE_4496
ROUTE         1     0.474     R29C41B.F0 to     R30C41C.C0 TOPvideo/uForth/cpu1/N_935_fc
CTOOFX_DEL  ---     0.273     R30C41C.C0 to   R30C41C.OFX0 TOPvideo/uForth/cpu1/decode.tload_1_1_0_.code_5[5]/SLICE_3125
ROUTE        26     0.766   R30C41C.OFX0 to     R30C40B.A0 TOPvideo/uForth/cpu1/code[5]
CTOF_DEL    ---     0.147     R30C40B.A0 to     R30C40B.F0 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE         2     0.146     R30C40B.F0 to     R30C40B.D1 TOPvideo/uForth/cpu1/addr_sel_1_0dflt_1
CTOF_DEL    ---     0.147     R30C40B.D1 to     R30C40B.F1 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE        24     0.566     R30C40B.F1 to     R28C39A.D0 TOPvideo/uForth/addr_sel_1
CTOF_DEL    ---     0.147     R28C39A.D0 to     R28C39A.F0 TOPvideo/uForth/SLICE_3222
ROUTE         1     0.139     R28C39A.F0 to     R28C39A.D1 TOPvideo/uForth/cpu_addr_o[31]
CTOF_DEL    ---     0.147     R28C39A.D1 to     R28C39A.F1 TOPvideo/uForth/SLICE_3222
ROUTE         1     0.562     R28C39A.F1 to     R29C39D.A1 TOPvideo/uForth/un5_system_data_o_0_a2_0
CTOF_DEL    ---     0.147     R29C39D.A1 to     R29C39D.F1 TOPvideo/uForth/SLICE_3511
ROUTE        22     2.111     R29C39D.F1 to     R23C40B.D1 TOPvideo/uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.147     R23C40B.D1 to     R23C40B.F1 TOPvideo/uForth/SLICE_4159
ROUTE         8     2.301     R23C40B.F1 to EBR_R25C32.WEA TOPvideo/uForth/memory_we (to TOPvideo.Clk50)
                  --------
                    9.378   (16.5% logic, 83.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/SLICE_2214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.072 *L_R43C5.CLKOK to    R29C38A.CLK TOPvideo.Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.186 *L_R43C5.CLKOK to *R_R25C32.CLKA TOPvideo.Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.870ns (weighted slack = 1.740ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/i[17]  (from TOPvideo.Clk50 +)
   Destination:    DP16KC     Port           TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4(ASIC)  (to TOPvideo.Clk50 -)

   Delay:               9.351ns  (15.0% logic, 85.0% route), 8 logic levels.

 Constraint Details:

      9.351ns physical path delay TOPvideo/uForth/cpu1/SLICE_2208 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 10.221ns) by 0.870ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2208 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R28C41A.CLK to     R28C41A.Q1 TOPvideo/uForth/cpu1/SLICE_2208 (from TOPvideo.Clk50)
ROUTE         2     0.643     R28C41A.Q1 to     R29C41B.C0 TOPvideo/uForth/cpu1/i[17]
CTOF_DEL    ---     0.147     R29C41B.C0 to     R29C41B.F0 TOPvideo/uForth/cpu1/SLICE_4496
ROUTE         1     0.474     R29C41B.F0 to     R30C41C.C0 TOPvideo/uForth/cpu1/N_935_fc
CTOOFX_DEL  ---     0.273     R30C41C.C0 to   R30C41C.OFX0 TOPvideo/uForth/cpu1/decode.tload_1_1_0_.code_5[5]/SLICE_3125
ROUTE        26     0.766   R30C41C.OFX0 to     R30C40B.A0 TOPvideo/uForth/cpu1/code[5]
CTOF_DEL    ---     0.147     R30C40B.A0 to     R30C40B.F0 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE         2     0.146     R30C40B.F0 to     R30C40B.D1 TOPvideo/uForth/cpu1/addr_sel_1_0dflt_1
CTOF_DEL    ---     0.147     R30C40B.D1 to     R30C40B.F1 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE        24     0.950     R30C40B.F1 to     R28C39A.A1 TOPvideo/uForth/addr_sel_1
CTOF_DEL    ---     0.147     R28C39A.A1 to     R28C39A.F1 TOPvideo/uForth/SLICE_3222
ROUTE         1     0.562     R28C39A.F1 to     R29C39D.A1 TOPvideo/uForth/un5_system_data_o_0_a2_0
CTOF_DEL    ---     0.147     R29C39D.A1 to     R29C39D.F1 TOPvideo/uForth/SLICE_3511
ROUTE        22     2.111     R29C39D.F1 to     R23C40B.D1 TOPvideo/uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.147     R23C40B.D1 to     R23C40B.F1 TOPvideo/uForth/SLICE_4159
ROUTE         8     2.301     R23C40B.F1 to EBR_R25C32.WEA TOPvideo/uForth/memory_we (to TOPvideo.Clk50)
                  --------
                    9.351   (15.0% logic, 85.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.072 *L_R43C5.CLKOK to    R28C41A.CLK TOPvideo.Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.186 *L_R43C5.CLKOK to *R_R25C32.CLKA TOPvideo.Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.892ns (weighted slack = 1.784ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/slot[1]  (from TOPvideo.Clk50 +)
   Destination:    DP16KC     Port           TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_4_3(ASIC)  (to TOPvideo.Clk50 -)

   Delay:               9.329ns  (15.0% logic, 85.0% route), 8 logic levels.

 Constraint Details:

      9.329ns physical path delay TOPvideo/uForth/cpu1/SLICE_2281 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_4_3 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 10.221ns) by 0.892ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2281 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R32C40C.CLK to     R32C40C.Q0 TOPvideo/uForth/cpu1/SLICE_2281 (from TOPvideo.Clk50)
ROUTE        16     1.017     R32C40C.Q0 to     R29C41B.B0 TOPvideo/uForth/cpu1/slot[1]
CTOF_DEL    ---     0.147     R29C41B.B0 to     R29C41B.F0 TOPvideo/uForth/cpu1/SLICE_4496
ROUTE         1     0.474     R29C41B.F0 to     R30C41C.C0 TOPvideo/uForth/cpu1/N_935_fc
CTOOFX_DEL  ---     0.273     R30C41C.C0 to   R30C41C.OFX0 TOPvideo/uForth/cpu1/decode.tload_1_1_0_.code_5[5]/SLICE_3125
ROUTE        26     0.766   R30C41C.OFX0 to     R30C40B.A0 TOPvideo/uForth/cpu1/code[5]
CTOF_DEL    ---     0.147     R30C40B.A0 to     R30C40B.F0 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE         2     0.146     R30C40B.F0 to     R30C40B.D1 TOPvideo/uForth/cpu1/addr_sel_1_0dflt_1
CTOF_DEL    ---     0.147     R30C40B.D1 to     R30C40B.F1 TOPvideo/uForth/cpu1/SLICE_3233
ROUTE        24     0.950     R30C40B.F1 to     R28C39A.A1 TOPvideo/uForth/addr_sel_1
CTOF_DEL    ---     0.147     R28C39A.A1 to     R28C39A.F1 TOPvideo/uForth/SLICE_3222
ROUTE         1     0.562     R28C39A.F1 to     R29C39D.A1 TOPvideo/uForth/un5_system_data_o_0_a2_0
CTOF_DEL    ---     0.147     R29C39D.A1 to     R29C39D.F1 TOPvideo/uForth/SLICE_3511
ROUTE        22     2.111     R29C39D.F1 to     R23C40B.D1 TOPvideo/uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.147     R23C40B.D1 to     R23C40B.F1 TOPvideo/uForth/SLICE_4159
ROUTE         8     1.905     R23C40B.F1 to EBR_R25C35.WEA TOPvideo/uForth/memory_we (to TOPvideo.Clk50)
                  --------
                    9.329   (15.0% logic, 85.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.072 *L_R43C5.CLKOK to    R32C40C.CLK TOPvideo.Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/uForthMem/pmi_ram_dqEnhep32qssdn32124096p1057aae6_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     1.186 *L_R43C5.CLKOK to *R_R25C35.CLKA TOPvideo.Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.

Report:   52.609MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk100" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 8.000ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            TOPvideo/SLICE_2139_ppo_0

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk34" 80.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 10.500ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            TOPvideo/SLICE_2139_ppo_0

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk80" 80.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 10.500ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            TOPvideo/SLICE_2139_ppo_0

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk40" 40.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 23.000ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            TOPvideo/SLICE_2139_ppo_0

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk140" 140.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 5.143ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            TOPvideo/SLICE_2139_ppo_0

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk70" 70.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 12.286ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            TOPvideo/SLICE_2139_ppo_0

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk120" 120.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 6.333ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            TOPvideo/SLICE_2139_ppo_0

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk60" 60.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 14.667ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            TOPvideo/SLICE_2139_ppo_0

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk25" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 38.000ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            TOPvideo/SLICE_2139_ppo_0

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk159" 157.500000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/umires/HCnt[0]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/umires/DatR[7]  (to I_518.t1 +)

   Delay:               8.606ns  (32.3% logic, 67.7% route), 20 logic levels.

 Constraint Details:

      8.606ns physical path delay TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_842 exceeds
      6.349ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 6.288ns) by 2.318ns

 Physical Path Details:

      Data path TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R37C70A.CLK to     R37C70A.Q1 TOPvideo/umires/SLICE_870 (from I_518.t1)
ROUTE        49     1.011     R37C70A.Q1 to     R35C67A.A1 TOPvideo/umires/HCnt[0]
C1TOFCO_DE  ---     0.277     R35C67A.A1 to    R35C67A.FCO TOPvideo/umires/SLICE_1067
ROUTE         1     0.000    R35C67A.FCO to    R35C67B.FCI TOPvideo/umires/un994_choixmire_cry_0
FCITOFCO_D  ---     0.058    R35C67B.FCI to    R35C67B.FCO TOPvideo/umires/SLICE_1068
ROUTE         1     0.000    R35C67B.FCO to    R35C67C.FCI TOPvideo/umires/un994_choixmire_cry_2
FCITOFCO_D  ---     0.058    R35C67C.FCI to    R35C67C.FCO TOPvideo/umires/SLICE_1069
ROUTE         1     0.000    R35C67C.FCO to    R35C68A.FCI TOPvideo/umires/un994_choixmire_cry_4
FCITOFCO_D  ---     0.058    R35C68A.FCI to    R35C68A.FCO TOPvideo/umires/SLICE_1070
ROUTE         1     0.000    R35C68A.FCO to    R35C68B.FCI TOPvideo/umires/un994_choixmire_cry_6
FCITOFCO_D  ---     0.058    R35C68B.FCI to    R35C68B.FCO TOPvideo/umires/SLICE_1071
ROUTE         1     0.000    R35C68B.FCO to    R35C68C.FCI TOPvideo/umires/un994_choixmire_cry_8
FCITOFCO_D  ---     0.058    R35C68C.FCI to    R35C68C.FCO TOPvideo/umires/SLICE_1072
ROUTE         1     0.000    R35C68C.FCO to    R35C69A.FCI TOPvideo/umires/un994_choixmire_cry_10
FCITOF1_DE  ---     0.177    R35C69A.FCI to     R35C69A.F1 TOPvideo/umires/SLICE_1073
ROUTE         1     0.878     R35C69A.F1 to     R41C73D.C1 TOPvideo/umires/un994_choixmire_i
CTOF_DEL    ---     0.147     R41C73D.C1 to     R41C73D.F1 TOPvideo/umires/SLICE_3203
ROUTE         1     0.360     R41C73D.F1 to     R41C73D.A0 TOPvideo/umires/un1_VCnt_1_iv_0_a2_7_N_2L1
CTOF_DEL    ---     0.147     R41C73D.A0 to     R41C73D.F0 TOPvideo/umires/SLICE_3203
ROUTE         1     0.738     R41C73D.F0 to     R47C71D.C1 TOPvideo/umires/N_422
CTOF_DEL    ---     0.147     R47C71D.C1 to     R47C71D.F1 TOPvideo/umires/SLICE_3184
ROUTE         3     0.313     R47C71D.F1 to     R47C71D.D0 TOPvideo/umires/N_92
CTOF_DEL    ---     0.147     R47C71D.D0 to     R47C71D.F0 TOPvideo/umires/SLICE_3184
ROUTE         2     0.533     R47C71D.F0 to     R47C74C.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_0[0]
CTOF_DEL    ---     0.147     R47C74C.D0 to     R47C74C.F0 TOPvideo/umires/SLICE_3309
ROUTE         3     0.285     R47C74C.F0 to     R47C74B.C0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1[0]
CTOF_DEL    ---     0.147     R47C74B.C0 to     R47C74B.F0 TOPvideo/umires/SLICE_3297
ROUTE         2     0.372     R47C74B.F0 to     R48C74D.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_RNIA8VJ3[0]
CTOF_DEL    ---     0.147     R48C74D.D0 to     R48C74D.F0 TOPvideo/umires/SLICE_3282
ROUTE         1     0.272     R48C74D.F0 to     R48C74D.C1 TOPvideo/umires/un1_VCnt_1_iv_0_0[3]
CTOF_DEL    ---     0.147     R48C74D.C1 to     R48C74D.F1 TOPvideo/umires/SLICE_3282
ROUTE         1     0.504     R48C74D.F1 to     R46C74A.D1 TOPvideo/umires/un1_VCnt_1_iv_0_3_3_1[3]
CTOF_DEL    ---     0.147     R46C74A.D1 to     R46C74A.F1 TOPvideo/umires/SLICE_3351
ROUTE         1     0.562     R46C74A.F1 to     R48C74C.A1 TOPvideo/umires/un1_VCnt_1_iv_0_3_3[3]
C1TOFCO_DE  ---     0.277     R48C74C.A1 to    R48C74C.FCO TOPvideo/umires/SLICE_840
ROUTE         1     0.000    R48C74C.FCO to    R48C75A.FCI TOPvideo/umires/un1_VCnt_2_cry_4
FCITOFCO_D  ---     0.058    R48C75A.FCI to    R48C75A.FCO TOPvideo/umires/SLICE_841
ROUTE         1     0.000    R48C75A.FCO to    R48C75B.FCI TOPvideo/umires/un1_VCnt_2_cry_6
FCITOF0_DE  ---     0.133    R48C75B.FCI to     R48C75B.F0 TOPvideo/umires/SLICE_842
ROUTE         1     0.000     R48C75B.F0 to    R48C75B.DI0 TOPvideo/umires/un1_VCnt_2_s_7_0_S0 (to I_518.t1)
                  --------
                    8.606   (32.3% logic, 67.7% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/umires/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R37C70A.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/umires/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R48C75B.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/umires/HCnt[0]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/umires/DatR[6]  (to I_518.t1 +)

   Delay:               8.592ns  (32.2% logic, 67.8% route), 19 logic levels.

 Constraint Details:

      8.592ns physical path delay TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_841 exceeds
      6.349ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 6.288ns) by 2.304ns

 Physical Path Details:

      Data path TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_841:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R37C70A.CLK to     R37C70A.Q1 TOPvideo/umires/SLICE_870 (from I_518.t1)
ROUTE        49     1.011     R37C70A.Q1 to     R35C67A.A1 TOPvideo/umires/HCnt[0]
C1TOFCO_DE  ---     0.277     R35C67A.A1 to    R35C67A.FCO TOPvideo/umires/SLICE_1067
ROUTE         1     0.000    R35C67A.FCO to    R35C67B.FCI TOPvideo/umires/un994_choixmire_cry_0
FCITOFCO_D  ---     0.058    R35C67B.FCI to    R35C67B.FCO TOPvideo/umires/SLICE_1068
ROUTE         1     0.000    R35C67B.FCO to    R35C67C.FCI TOPvideo/umires/un994_choixmire_cry_2
FCITOFCO_D  ---     0.058    R35C67C.FCI to    R35C67C.FCO TOPvideo/umires/SLICE_1069
ROUTE         1     0.000    R35C67C.FCO to    R35C68A.FCI TOPvideo/umires/un994_choixmire_cry_4
FCITOFCO_D  ---     0.058    R35C68A.FCI to    R35C68A.FCO TOPvideo/umires/SLICE_1070
ROUTE         1     0.000    R35C68A.FCO to    R35C68B.FCI TOPvideo/umires/un994_choixmire_cry_6
FCITOFCO_D  ---     0.058    R35C68B.FCI to    R35C68B.FCO TOPvideo/umires/SLICE_1071
ROUTE         1     0.000    R35C68B.FCO to    R35C68C.FCI TOPvideo/umires/un994_choixmire_cry_8
FCITOFCO_D  ---     0.058    R35C68C.FCI to    R35C68C.FCO TOPvideo/umires/SLICE_1072
ROUTE         1     0.000    R35C68C.FCO to    R35C69A.FCI TOPvideo/umires/un994_choixmire_cry_10
FCITOF1_DE  ---     0.177    R35C69A.FCI to     R35C69A.F1 TOPvideo/umires/SLICE_1073
ROUTE         1     0.878     R35C69A.F1 to     R41C73D.C1 TOPvideo/umires/un994_choixmire_i
CTOF_DEL    ---     0.147     R41C73D.C1 to     R41C73D.F1 TOPvideo/umires/SLICE_3203
ROUTE         1     0.360     R41C73D.F1 to     R41C73D.A0 TOPvideo/umires/un1_VCnt_1_iv_0_a2_7_N_2L1
CTOF_DEL    ---     0.147     R41C73D.A0 to     R41C73D.F0 TOPvideo/umires/SLICE_3203
ROUTE         1     0.738     R41C73D.F0 to     R47C71D.C1 TOPvideo/umires/N_422
CTOF_DEL    ---     0.147     R47C71D.C1 to     R47C71D.F1 TOPvideo/umires/SLICE_3184
ROUTE         3     0.313     R47C71D.F1 to     R47C71D.D0 TOPvideo/umires/N_92
CTOF_DEL    ---     0.147     R47C71D.D0 to     R47C71D.F0 TOPvideo/umires/SLICE_3184
ROUTE         2     0.533     R47C71D.F0 to     R47C74C.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_0[0]
CTOF_DEL    ---     0.147     R47C74C.D0 to     R47C74C.F0 TOPvideo/umires/SLICE_3309
ROUTE         3     0.285     R47C74C.F0 to     R47C74B.C0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1[0]
CTOF_DEL    ---     0.147     R47C74B.C0 to     R47C74B.F0 TOPvideo/umires/SLICE_3297
ROUTE         2     0.372     R47C74B.F0 to     R48C74D.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_RNIA8VJ3[0]
CTOF_DEL    ---     0.147     R48C74D.D0 to     R48C74D.F0 TOPvideo/umires/SLICE_3282
ROUTE         1     0.272     R48C74D.F0 to     R48C74D.C1 TOPvideo/umires/un1_VCnt_1_iv_0_0[3]
CTOF_DEL    ---     0.147     R48C74D.C1 to     R48C74D.F1 TOPvideo/umires/SLICE_3282
ROUTE         1     0.504     R48C74D.F1 to     R46C74A.D1 TOPvideo/umires/un1_VCnt_1_iv_0_3_3_1[3]
CTOF_DEL    ---     0.147     R46C74A.D1 to     R46C74A.F1 TOPvideo/umires/SLICE_3351
ROUTE         1     0.562     R46C74A.F1 to     R48C74C.A1 TOPvideo/umires/un1_VCnt_1_iv_0_3_3[3]
C1TOFCO_DE  ---     0.277     R48C74C.A1 to    R48C74C.FCO TOPvideo/umires/SLICE_840
ROUTE         1     0.000    R48C74C.FCO to    R48C75A.FCI TOPvideo/umires/un1_VCnt_2_cry_4
FCITOF1_DE  ---     0.177    R48C75A.FCI to     R48C75A.F1 TOPvideo/umires/SLICE_841
ROUTE         1     0.000     R48C75A.F1 to    R48C75A.DI1 TOPvideo/umires/un1_VCnt_2_cry_5_0_S1 (to I_518.t1)
                  --------
                    8.592   (32.2% logic, 67.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/umires/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R37C70A.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/umires/SLICE_841:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R48C75A.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.260ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/umires/HCnt[0]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/umires/DatR[7]  (to I_518.t1 +)

   Delay:               8.548ns  (32.1% logic, 67.9% route), 20 logic levels.

 Constraint Details:

      8.548ns physical path delay TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_842 exceeds
      6.349ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 6.288ns) by 2.260ns

 Physical Path Details:

      Data path TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R37C70A.CLK to     R37C70A.Q1 TOPvideo/umires/SLICE_870 (from I_518.t1)
ROUTE        49     1.011     R37C70A.Q1 to     R35C67A.A1 TOPvideo/umires/HCnt[0]
C1TOFCO_DE  ---     0.277     R35C67A.A1 to    R35C67A.FCO TOPvideo/umires/SLICE_1067
ROUTE         1     0.000    R35C67A.FCO to    R35C67B.FCI TOPvideo/umires/un994_choixmire_cry_0
FCITOFCO_D  ---     0.058    R35C67B.FCI to    R35C67B.FCO TOPvideo/umires/SLICE_1068
ROUTE         1     0.000    R35C67B.FCO to    R35C67C.FCI TOPvideo/umires/un994_choixmire_cry_2
FCITOFCO_D  ---     0.058    R35C67C.FCI to    R35C67C.FCO TOPvideo/umires/SLICE_1069
ROUTE         1     0.000    R35C67C.FCO to    R35C68A.FCI TOPvideo/umires/un994_choixmire_cry_4
FCITOFCO_D  ---     0.058    R35C68A.FCI to    R35C68A.FCO TOPvideo/umires/SLICE_1070
ROUTE         1     0.000    R35C68A.FCO to    R35C68B.FCI TOPvideo/umires/un994_choixmire_cry_6
FCITOFCO_D  ---     0.058    R35C68B.FCI to    R35C68B.FCO TOPvideo/umires/SLICE_1071
ROUTE         1     0.000    R35C68B.FCO to    R35C68C.FCI TOPvideo/umires/un994_choixmire_cry_8
FCITOFCO_D  ---     0.058    R35C68C.FCI to    R35C68C.FCO TOPvideo/umires/SLICE_1072
ROUTE         1     0.000    R35C68C.FCO to    R35C69A.FCI TOPvideo/umires/un994_choixmire_cry_10
FCITOF1_DE  ---     0.177    R35C69A.FCI to     R35C69A.F1 TOPvideo/umires/SLICE_1073
ROUTE         1     0.878     R35C69A.F1 to     R41C73D.C1 TOPvideo/umires/un994_choixmire_i
CTOF_DEL    ---     0.147     R41C73D.C1 to     R41C73D.F1 TOPvideo/umires/SLICE_3203
ROUTE         1     0.360     R41C73D.F1 to     R41C73D.A0 TOPvideo/umires/un1_VCnt_1_iv_0_a2_7_N_2L1
CTOF_DEL    ---     0.147     R41C73D.A0 to     R41C73D.F0 TOPvideo/umires/SLICE_3203
ROUTE         1     0.738     R41C73D.F0 to     R47C71D.C1 TOPvideo/umires/N_422
CTOF_DEL    ---     0.147     R47C71D.C1 to     R47C71D.F1 TOPvideo/umires/SLICE_3184
ROUTE         3     0.313     R47C71D.F1 to     R47C71D.D0 TOPvideo/umires/N_92
CTOF_DEL    ---     0.147     R47C71D.D0 to     R47C71D.F0 TOPvideo/umires/SLICE_3184
ROUTE         2     0.533     R47C71D.F0 to     R47C74C.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_0[0]
CTOF_DEL    ---     0.147     R47C74C.D0 to     R47C74C.F0 TOPvideo/umires/SLICE_3309
ROUTE         3     0.332     R47C74C.F0 to     R47C75A.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1[0]
CTOF_DEL    ---     0.147     R47C75A.D0 to     R47C75A.F0 TOPvideo/umires/SLICE_3295
ROUTE         4     0.558     R47C75A.F0 to     R47C78B.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5[0]
CTOF_DEL    ---     0.147     R47C78B.D0 to     R47C78B.F0 TOPvideo/umires/SLICE_3405
ROUTE         1     0.341     R47C78B.F0 to     R47C76D.D1 TOPvideo/umires/un1_VCnt_2_cry_1_0_RNO_4
CTOF_DEL    ---     0.147     R47C76D.D1 to     R47C76D.F1 TOPvideo/umires/SLICE_3308
ROUTE         1     0.741     R47C76D.F1 to     R48C74B.B0 TOPvideo/umires/un1_VCnt_2_axb_1
C0TOFCO_DE  ---     0.331     R48C74B.B0 to    R48C74B.FCO TOPvideo/umires/SLICE_839
ROUTE         1     0.000    R48C74B.FCO to    R48C74C.FCI TOPvideo/umires/un1_VCnt_2_cry_2
FCITOFCO_D  ---     0.058    R48C74C.FCI to    R48C74C.FCO TOPvideo/umires/SLICE_840
ROUTE         1     0.000    R48C74C.FCO to    R48C75A.FCI TOPvideo/umires/un1_VCnt_2_cry_4
FCITOFCO_D  ---     0.058    R48C75A.FCI to    R48C75A.FCO TOPvideo/umires/SLICE_841
ROUTE         1     0.000    R48C75A.FCO to    R48C75B.FCI TOPvideo/umires/un1_VCnt_2_cry_6
FCITOF0_DE  ---     0.133    R48C75B.FCI to     R48C75B.F0 TOPvideo/umires/SLICE_842
ROUTE         1     0.000     R48C75B.F0 to    R48C75B.DI0 TOPvideo/umires/un1_VCnt_2_s_7_0_S0 (to I_518.t1)
                  --------
                    8.548   (32.1% logic, 67.9% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/umires/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R37C70A.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/umires/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R48C75B.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.260ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/umires/HCnt[0]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/umires/DatR[5]  (to I_518.t1 +)

   Delay:               8.548ns  (31.8% logic, 68.2% route), 19 logic levels.

 Constraint Details:

      8.548ns physical path delay TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_841 exceeds
      6.349ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 6.288ns) by 2.260ns

 Physical Path Details:

      Data path TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_841:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R37C70A.CLK to     R37C70A.Q1 TOPvideo/umires/SLICE_870 (from I_518.t1)
ROUTE        49     1.011     R37C70A.Q1 to     R35C67A.A1 TOPvideo/umires/HCnt[0]
C1TOFCO_DE  ---     0.277     R35C67A.A1 to    R35C67A.FCO TOPvideo/umires/SLICE_1067
ROUTE         1     0.000    R35C67A.FCO to    R35C67B.FCI TOPvideo/umires/un994_choixmire_cry_0
FCITOFCO_D  ---     0.058    R35C67B.FCI to    R35C67B.FCO TOPvideo/umires/SLICE_1068
ROUTE         1     0.000    R35C67B.FCO to    R35C67C.FCI TOPvideo/umires/un994_choixmire_cry_2
FCITOFCO_D  ---     0.058    R35C67C.FCI to    R35C67C.FCO TOPvideo/umires/SLICE_1069
ROUTE         1     0.000    R35C67C.FCO to    R35C68A.FCI TOPvideo/umires/un994_choixmire_cry_4
FCITOFCO_D  ---     0.058    R35C68A.FCI to    R35C68A.FCO TOPvideo/umires/SLICE_1070
ROUTE         1     0.000    R35C68A.FCO to    R35C68B.FCI TOPvideo/umires/un994_choixmire_cry_6
FCITOFCO_D  ---     0.058    R35C68B.FCI to    R35C68B.FCO TOPvideo/umires/SLICE_1071
ROUTE         1     0.000    R35C68B.FCO to    R35C68C.FCI TOPvideo/umires/un994_choixmire_cry_8
FCITOFCO_D  ---     0.058    R35C68C.FCI to    R35C68C.FCO TOPvideo/umires/SLICE_1072
ROUTE         1     0.000    R35C68C.FCO to    R35C69A.FCI TOPvideo/umires/un994_choixmire_cry_10
FCITOF1_DE  ---     0.177    R35C69A.FCI to     R35C69A.F1 TOPvideo/umires/SLICE_1073
ROUTE         1     0.878     R35C69A.F1 to     R41C73D.C1 TOPvideo/umires/un994_choixmire_i
CTOF_DEL    ---     0.147     R41C73D.C1 to     R41C73D.F1 TOPvideo/umires/SLICE_3203
ROUTE         1     0.360     R41C73D.F1 to     R41C73D.A0 TOPvideo/umires/un1_VCnt_1_iv_0_a2_7_N_2L1
CTOF_DEL    ---     0.147     R41C73D.A0 to     R41C73D.F0 TOPvideo/umires/SLICE_3203
ROUTE         1     0.738     R41C73D.F0 to     R47C71D.C1 TOPvideo/umires/N_422
CTOF_DEL    ---     0.147     R47C71D.C1 to     R47C71D.F1 TOPvideo/umires/SLICE_3184
ROUTE         3     0.313     R47C71D.F1 to     R47C71D.D0 TOPvideo/umires/N_92
CTOF_DEL    ---     0.147     R47C71D.D0 to     R47C71D.F0 TOPvideo/umires/SLICE_3184
ROUTE         2     0.533     R47C71D.F0 to     R47C74C.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_0[0]
CTOF_DEL    ---     0.147     R47C74C.D0 to     R47C74C.F0 TOPvideo/umires/SLICE_3309
ROUTE         3     0.285     R47C74C.F0 to     R47C74B.C0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1[0]
CTOF_DEL    ---     0.147     R47C74B.C0 to     R47C74B.F0 TOPvideo/umires/SLICE_3297
ROUTE         2     0.372     R47C74B.F0 to     R48C74D.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_RNIA8VJ3[0]
CTOF_DEL    ---     0.147     R48C74D.D0 to     R48C74D.F0 TOPvideo/umires/SLICE_3282
ROUTE         1     0.272     R48C74D.F0 to     R48C74D.C1 TOPvideo/umires/un1_VCnt_1_iv_0_0[3]
CTOF_DEL    ---     0.147     R48C74D.C1 to     R48C74D.F1 TOPvideo/umires/SLICE_3282
ROUTE         1     0.504     R48C74D.F1 to     R46C74A.D1 TOPvideo/umires/un1_VCnt_1_iv_0_3_3_1[3]
CTOF_DEL    ---     0.147     R46C74A.D1 to     R46C74A.F1 TOPvideo/umires/SLICE_3351
ROUTE         1     0.562     R46C74A.F1 to     R48C74C.A1 TOPvideo/umires/un1_VCnt_1_iv_0_3_3[3]
C1TOFCO_DE  ---     0.277     R48C74C.A1 to    R48C74C.FCO TOPvideo/umires/SLICE_840
ROUTE         1     0.000    R48C74C.FCO to    R48C75A.FCI TOPvideo/umires/un1_VCnt_2_cry_4
FCITOF0_DE  ---     0.133    R48C75A.FCI to     R48C75A.F0 TOPvideo/umires/SLICE_841
ROUTE         1     0.000     R48C75A.F0 to    R48C75A.DI0 TOPvideo/umires/un1_VCnt_2_cry_5_0_S0 (to I_518.t1)
                  --------
                    8.548   (31.8% logic, 68.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/umires/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R37C70A.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/umires/SLICE_841:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R48C75A.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.246ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/umires/HCnt[0]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/umires/DatR[6]  (to I_518.t1 +)

   Delay:               8.534ns  (32.0% logic, 68.0% route), 19 logic levels.

 Constraint Details:

      8.534ns physical path delay TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_841 exceeds
      6.349ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 6.288ns) by 2.246ns

 Physical Path Details:

      Data path TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_841:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R37C70A.CLK to     R37C70A.Q1 TOPvideo/umires/SLICE_870 (from I_518.t1)
ROUTE        49     1.011     R37C70A.Q1 to     R35C67A.A1 TOPvideo/umires/HCnt[0]
C1TOFCO_DE  ---     0.277     R35C67A.A1 to    R35C67A.FCO TOPvideo/umires/SLICE_1067
ROUTE         1     0.000    R35C67A.FCO to    R35C67B.FCI TOPvideo/umires/un994_choixmire_cry_0
FCITOFCO_D  ---     0.058    R35C67B.FCI to    R35C67B.FCO TOPvideo/umires/SLICE_1068
ROUTE         1     0.000    R35C67B.FCO to    R35C67C.FCI TOPvideo/umires/un994_choixmire_cry_2
FCITOFCO_D  ---     0.058    R35C67C.FCI to    R35C67C.FCO TOPvideo/umires/SLICE_1069
ROUTE         1     0.000    R35C67C.FCO to    R35C68A.FCI TOPvideo/umires/un994_choixmire_cry_4
FCITOFCO_D  ---     0.058    R35C68A.FCI to    R35C68A.FCO TOPvideo/umires/SLICE_1070
ROUTE         1     0.000    R35C68A.FCO to    R35C68B.FCI TOPvideo/umires/un994_choixmire_cry_6
FCITOFCO_D  ---     0.058    R35C68B.FCI to    R35C68B.FCO TOPvideo/umires/SLICE_1071
ROUTE         1     0.000    R35C68B.FCO to    R35C68C.FCI TOPvideo/umires/un994_choixmire_cry_8
FCITOFCO_D  ---     0.058    R35C68C.FCI to    R35C68C.FCO TOPvideo/umires/SLICE_1072
ROUTE         1     0.000    R35C68C.FCO to    R35C69A.FCI TOPvideo/umires/un994_choixmire_cry_10
FCITOF1_DE  ---     0.177    R35C69A.FCI to     R35C69A.F1 TOPvideo/umires/SLICE_1073
ROUTE         1     0.878     R35C69A.F1 to     R41C73D.C1 TOPvideo/umires/un994_choixmire_i
CTOF_DEL    ---     0.147     R41C73D.C1 to     R41C73D.F1 TOPvideo/umires/SLICE_3203
ROUTE         1     0.360     R41C73D.F1 to     R41C73D.A0 TOPvideo/umires/un1_VCnt_1_iv_0_a2_7_N_2L1
CTOF_DEL    ---     0.147     R41C73D.A0 to     R41C73D.F0 TOPvideo/umires/SLICE_3203
ROUTE         1     0.738     R41C73D.F0 to     R47C71D.C1 TOPvideo/umires/N_422
CTOF_DEL    ---     0.147     R47C71D.C1 to     R47C71D.F1 TOPvideo/umires/SLICE_3184
ROUTE         3     0.313     R47C71D.F1 to     R47C71D.D0 TOPvideo/umires/N_92
CTOF_DEL    ---     0.147     R47C71D.D0 to     R47C71D.F0 TOPvideo/umires/SLICE_3184
ROUTE         2     0.533     R47C71D.F0 to     R47C74C.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_0[0]
CTOF_DEL    ---     0.147     R47C74C.D0 to     R47C74C.F0 TOPvideo/umires/SLICE_3309
ROUTE         3     0.332     R47C74C.F0 to     R47C75A.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1[0]
CTOF_DEL    ---     0.147     R47C75A.D0 to     R47C75A.F0 TOPvideo/umires/SLICE_3295
ROUTE         4     0.558     R47C75A.F0 to     R47C78B.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5[0]
CTOF_DEL    ---     0.147     R47C78B.D0 to     R47C78B.F0 TOPvideo/umires/SLICE_3405
ROUTE         1     0.341     R47C78B.F0 to     R47C76D.D1 TOPvideo/umires/un1_VCnt_2_cry_1_0_RNO_4
CTOF_DEL    ---     0.147     R47C76D.D1 to     R47C76D.F1 TOPvideo/umires/SLICE_3308
ROUTE         1     0.741     R47C76D.F1 to     R48C74B.B0 TOPvideo/umires/un1_VCnt_2_axb_1
C0TOFCO_DE  ---     0.331     R48C74B.B0 to    R48C74B.FCO TOPvideo/umires/SLICE_839
ROUTE         1     0.000    R48C74B.FCO to    R48C74C.FCI TOPvideo/umires/un1_VCnt_2_cry_2
FCITOFCO_D  ---     0.058    R48C74C.FCI to    R48C74C.FCO TOPvideo/umires/SLICE_840
ROUTE         1     0.000    R48C74C.FCO to    R48C75A.FCI TOPvideo/umires/un1_VCnt_2_cry_4
FCITOF1_DE  ---     0.177    R48C75A.FCI to     R48C75A.F1 TOPvideo/umires/SLICE_841
ROUTE         1     0.000     R48C75A.F1 to    R48C75A.DI1 TOPvideo/umires/un1_VCnt_2_cry_5_0_S1 (to I_518.t1)
                  --------
                    8.534   (32.0% logic, 68.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/umires/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R37C70A.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/umires/SLICE_841:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R48C75A.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.202ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/umires/HCnt[0]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/umires/DatR[5]  (to I_518.t1 +)

   Delay:               8.490ns  (31.6% logic, 68.4% route), 19 logic levels.

 Constraint Details:

      8.490ns physical path delay TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_841 exceeds
      6.349ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 6.288ns) by 2.202ns

 Physical Path Details:

      Data path TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_841:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R37C70A.CLK to     R37C70A.Q1 TOPvideo/umires/SLICE_870 (from I_518.t1)
ROUTE        49     1.011     R37C70A.Q1 to     R35C67A.A1 TOPvideo/umires/HCnt[0]
C1TOFCO_DE  ---     0.277     R35C67A.A1 to    R35C67A.FCO TOPvideo/umires/SLICE_1067
ROUTE         1     0.000    R35C67A.FCO to    R35C67B.FCI TOPvideo/umires/un994_choixmire_cry_0
FCITOFCO_D  ---     0.058    R35C67B.FCI to    R35C67B.FCO TOPvideo/umires/SLICE_1068
ROUTE         1     0.000    R35C67B.FCO to    R35C67C.FCI TOPvideo/umires/un994_choixmire_cry_2
FCITOFCO_D  ---     0.058    R35C67C.FCI to    R35C67C.FCO TOPvideo/umires/SLICE_1069
ROUTE         1     0.000    R35C67C.FCO to    R35C68A.FCI TOPvideo/umires/un994_choixmire_cry_4
FCITOFCO_D  ---     0.058    R35C68A.FCI to    R35C68A.FCO TOPvideo/umires/SLICE_1070
ROUTE         1     0.000    R35C68A.FCO to    R35C68B.FCI TOPvideo/umires/un994_choixmire_cry_6
FCITOFCO_D  ---     0.058    R35C68B.FCI to    R35C68B.FCO TOPvideo/umires/SLICE_1071
ROUTE         1     0.000    R35C68B.FCO to    R35C68C.FCI TOPvideo/umires/un994_choixmire_cry_8
FCITOFCO_D  ---     0.058    R35C68C.FCI to    R35C68C.FCO TOPvideo/umires/SLICE_1072
ROUTE         1     0.000    R35C68C.FCO to    R35C69A.FCI TOPvideo/umires/un994_choixmire_cry_10
FCITOF1_DE  ---     0.177    R35C69A.FCI to     R35C69A.F1 TOPvideo/umires/SLICE_1073
ROUTE         1     0.878     R35C69A.F1 to     R41C73D.C1 TOPvideo/umires/un994_choixmire_i
CTOF_DEL    ---     0.147     R41C73D.C1 to     R41C73D.F1 TOPvideo/umires/SLICE_3203
ROUTE         1     0.360     R41C73D.F1 to     R41C73D.A0 TOPvideo/umires/un1_VCnt_1_iv_0_a2_7_N_2L1
CTOF_DEL    ---     0.147     R41C73D.A0 to     R41C73D.F0 TOPvideo/umires/SLICE_3203
ROUTE         1     0.738     R41C73D.F0 to     R47C71D.C1 TOPvideo/umires/N_422
CTOF_DEL    ---     0.147     R47C71D.C1 to     R47C71D.F1 TOPvideo/umires/SLICE_3184
ROUTE         3     0.313     R47C71D.F1 to     R47C71D.D0 TOPvideo/umires/N_92
CTOF_DEL    ---     0.147     R47C71D.D0 to     R47C71D.F0 TOPvideo/umires/SLICE_3184
ROUTE         2     0.533     R47C71D.F0 to     R47C74C.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_0[0]
CTOF_DEL    ---     0.147     R47C74C.D0 to     R47C74C.F0 TOPvideo/umires/SLICE_3309
ROUTE         3     0.332     R47C74C.F0 to     R47C75A.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1[0]
CTOF_DEL    ---     0.147     R47C75A.D0 to     R47C75A.F0 TOPvideo/umires/SLICE_3295
ROUTE         4     0.558     R47C75A.F0 to     R47C78B.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5[0]
CTOF_DEL    ---     0.147     R47C78B.D0 to     R47C78B.F0 TOPvideo/umires/SLICE_3405
ROUTE         1     0.341     R47C78B.F0 to     R47C76D.D1 TOPvideo/umires/un1_VCnt_2_cry_1_0_RNO_4
CTOF_DEL    ---     0.147     R47C76D.D1 to     R47C76D.F1 TOPvideo/umires/SLICE_3308
ROUTE         1     0.741     R47C76D.F1 to     R48C74B.B0 TOPvideo/umires/un1_VCnt_2_axb_1
C0TOFCO_DE  ---     0.331     R48C74B.B0 to    R48C74B.FCO TOPvideo/umires/SLICE_839
ROUTE         1     0.000    R48C74B.FCO to    R48C74C.FCI TOPvideo/umires/un1_VCnt_2_cry_2
FCITOFCO_D  ---     0.058    R48C74C.FCI to    R48C74C.FCO TOPvideo/umires/SLICE_840
ROUTE         1     0.000    R48C74C.FCO to    R48C75A.FCI TOPvideo/umires/un1_VCnt_2_cry_4
FCITOF0_DE  ---     0.133    R48C75A.FCI to     R48C75A.F0 TOPvideo/umires/SLICE_841
ROUTE         1     0.000     R48C75A.F0 to    R48C75A.DI0 TOPvideo/umires/un1_VCnt_2_cry_5_0_S0 (to I_518.t1)
                  --------
                    8.490   (31.6% logic, 68.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/umires/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R37C70A.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/umires/SLICE_841:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R48C75A.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/umires/HCnt[0]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/umires/DatR[4]  (to I_518.t1 +)

   Delay:               8.476ns  (31.5% logic, 68.5% route), 18 logic levels.

 Constraint Details:

      8.476ns physical path delay TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_840 exceeds
      6.349ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 6.288ns) by 2.188ns

 Physical Path Details:

      Data path TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_840:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R37C70A.CLK to     R37C70A.Q1 TOPvideo/umires/SLICE_870 (from I_518.t1)
ROUTE        49     1.011     R37C70A.Q1 to     R35C67A.A1 TOPvideo/umires/HCnt[0]
C1TOFCO_DE  ---     0.277     R35C67A.A1 to    R35C67A.FCO TOPvideo/umires/SLICE_1067
ROUTE         1     0.000    R35C67A.FCO to    R35C67B.FCI TOPvideo/umires/un994_choixmire_cry_0
FCITOFCO_D  ---     0.058    R35C67B.FCI to    R35C67B.FCO TOPvideo/umires/SLICE_1068
ROUTE         1     0.000    R35C67B.FCO to    R35C67C.FCI TOPvideo/umires/un994_choixmire_cry_2
FCITOFCO_D  ---     0.058    R35C67C.FCI to    R35C67C.FCO TOPvideo/umires/SLICE_1069
ROUTE         1     0.000    R35C67C.FCO to    R35C68A.FCI TOPvideo/umires/un994_choixmire_cry_4
FCITOFCO_D  ---     0.058    R35C68A.FCI to    R35C68A.FCO TOPvideo/umires/SLICE_1070
ROUTE         1     0.000    R35C68A.FCO to    R35C68B.FCI TOPvideo/umires/un994_choixmire_cry_6
FCITOFCO_D  ---     0.058    R35C68B.FCI to    R35C68B.FCO TOPvideo/umires/SLICE_1071
ROUTE         1     0.000    R35C68B.FCO to    R35C68C.FCI TOPvideo/umires/un994_choixmire_cry_8
FCITOFCO_D  ---     0.058    R35C68C.FCI to    R35C68C.FCO TOPvideo/umires/SLICE_1072
ROUTE         1     0.000    R35C68C.FCO to    R35C69A.FCI TOPvideo/umires/un994_choixmire_cry_10
FCITOF1_DE  ---     0.177    R35C69A.FCI to     R35C69A.F1 TOPvideo/umires/SLICE_1073
ROUTE         1     0.878     R35C69A.F1 to     R41C73D.C1 TOPvideo/umires/un994_choixmire_i
CTOF_DEL    ---     0.147     R41C73D.C1 to     R41C73D.F1 TOPvideo/umires/SLICE_3203
ROUTE         1     0.360     R41C73D.F1 to     R41C73D.A0 TOPvideo/umires/un1_VCnt_1_iv_0_a2_7_N_2L1
CTOF_DEL    ---     0.147     R41C73D.A0 to     R41C73D.F0 TOPvideo/umires/SLICE_3203
ROUTE         1     0.738     R41C73D.F0 to     R47C71D.C1 TOPvideo/umires/N_422
CTOF_DEL    ---     0.147     R47C71D.C1 to     R47C71D.F1 TOPvideo/umires/SLICE_3184
ROUTE         3     0.313     R47C71D.F1 to     R47C71D.D0 TOPvideo/umires/N_92
CTOF_DEL    ---     0.147     R47C71D.D0 to     R47C71D.F0 TOPvideo/umires/SLICE_3184
ROUTE         2     0.533     R47C71D.F0 to     R47C74C.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_0[0]
CTOF_DEL    ---     0.147     R47C74C.D0 to     R47C74C.F0 TOPvideo/umires/SLICE_3309
ROUTE         3     0.332     R47C74C.F0 to     R47C75A.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1[0]
CTOF_DEL    ---     0.147     R47C75A.D0 to     R47C75A.F0 TOPvideo/umires/SLICE_3295
ROUTE         4     0.558     R47C75A.F0 to     R47C78B.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5[0]
CTOF_DEL    ---     0.147     R47C78B.D0 to     R47C78B.F0 TOPvideo/umires/SLICE_3405
ROUTE         1     0.341     R47C78B.F0 to     R47C76D.D1 TOPvideo/umires/un1_VCnt_2_cry_1_0_RNO_4
CTOF_DEL    ---     0.147     R47C76D.D1 to     R47C76D.F1 TOPvideo/umires/SLICE_3308
ROUTE         1     0.741     R47C76D.F1 to     R48C74B.B0 TOPvideo/umires/un1_VCnt_2_axb_1
C0TOFCO_DE  ---     0.331     R48C74B.B0 to    R48C74B.FCO TOPvideo/umires/SLICE_839
ROUTE         1     0.000    R48C74B.FCO to    R48C74C.FCI TOPvideo/umires/un1_VCnt_2_cry_2
FCITOF1_DE  ---     0.177    R48C74C.FCI to     R48C74C.F1 TOPvideo/umires/SLICE_840
ROUTE         1     0.000     R48C74C.F1 to    R48C74C.DI1 TOPvideo/umires/un1_VCnt_2_cry_3_0_S1 (to I_518.t1)
                  --------
                    8.476   (31.5% logic, 68.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/umires/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R37C70A.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/umires/SLICE_840:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R48C74C.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.144ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/umires/HCnt[0]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/umires/DatR[3]  (to I_518.t1 +)

   Delay:               8.432ns  (31.2% logic, 68.8% route), 18 logic levels.

 Constraint Details:

      8.432ns physical path delay TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_840 exceeds
      6.349ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 6.288ns) by 2.144ns

 Physical Path Details:

      Data path TOPvideo/umires/SLICE_870 to TOPvideo/umires/SLICE_840:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R37C70A.CLK to     R37C70A.Q1 TOPvideo/umires/SLICE_870 (from I_518.t1)
ROUTE        49     1.011     R37C70A.Q1 to     R35C67A.A1 TOPvideo/umires/HCnt[0]
C1TOFCO_DE  ---     0.277     R35C67A.A1 to    R35C67A.FCO TOPvideo/umires/SLICE_1067
ROUTE         1     0.000    R35C67A.FCO to    R35C67B.FCI TOPvideo/umires/un994_choixmire_cry_0
FCITOFCO_D  ---     0.058    R35C67B.FCI to    R35C67B.FCO TOPvideo/umires/SLICE_1068
ROUTE         1     0.000    R35C67B.FCO to    R35C67C.FCI TOPvideo/umires/un994_choixmire_cry_2
FCITOFCO_D  ---     0.058    R35C67C.FCI to    R35C67C.FCO TOPvideo/umires/SLICE_1069
ROUTE         1     0.000    R35C67C.FCO to    R35C68A.FCI TOPvideo/umires/un994_choixmire_cry_4
FCITOFCO_D  ---     0.058    R35C68A.FCI to    R35C68A.FCO TOPvideo/umires/SLICE_1070
ROUTE         1     0.000    R35C68A.FCO to    R35C68B.FCI TOPvideo/umires/un994_choixmire_cry_6
FCITOFCO_D  ---     0.058    R35C68B.FCI to    R35C68B.FCO TOPvideo/umires/SLICE_1071
ROUTE         1     0.000    R35C68B.FCO to    R35C68C.FCI TOPvideo/umires/un994_choixmire_cry_8
FCITOFCO_D  ---     0.058    R35C68C.FCI to    R35C68C.FCO TOPvideo/umires/SLICE_1072
ROUTE         1     0.000    R35C68C.FCO to    R35C69A.FCI TOPvideo/umires/un994_choixmire_cry_10
FCITOF1_DE  ---     0.177    R35C69A.FCI to     R35C69A.F1 TOPvideo/umires/SLICE_1073
ROUTE         1     0.878     R35C69A.F1 to     R41C73D.C1 TOPvideo/umires/un994_choixmire_i
CTOF_DEL    ---     0.147     R41C73D.C1 to     R41C73D.F1 TOPvideo/umires/SLICE_3203
ROUTE         1     0.360     R41C73D.F1 to     R41C73D.A0 TOPvideo/umires/un1_VCnt_1_iv_0_a2_7_N_2L1
CTOF_DEL    ---     0.147     R41C73D.A0 to     R41C73D.F0 TOPvideo/umires/SLICE_3203
ROUTE         1     0.738     R41C73D.F0 to     R47C71D.C1 TOPvideo/umires/N_422
CTOF_DEL    ---     0.147     R47C71D.C1 to     R47C71D.F1 TOPvideo/umires/SLICE_3184
ROUTE         3     0.313     R47C71D.F1 to     R47C71D.D0 TOPvideo/umires/N_92
CTOF_DEL    ---     0.147     R47C71D.D0 to     R47C71D.F0 TOPvideo/umires/SLICE_3184
ROUTE         2     0.533     R47C71D.F0 to     R47C74C.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_0[0]
CTOF_DEL    ---     0.147     R47C74C.D0 to     R47C74C.F0 TOPvideo/umires/SLICE_3309
ROUTE         3     0.332     R47C74C.F0 to     R47C75A.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1[0]
CTOF_DEL    ---     0.147     R47C75A.D0 to     R47C75A.F0 TOPvideo/umires/SLICE_3295
ROUTE         4     0.558     R47C75A.F0 to     R47C78B.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5[0]
CTOF_DEL    ---     0.147     R47C78B.D0 to     R47C78B.F0 TOPvideo/umires/SLICE_3405
ROUTE         1     0.341     R47C78B.F0 to     R47C76D.D1 TOPvideo/umires/un1_VCnt_2_cry_1_0_RNO_4
CTOF_DEL    ---     0.147     R47C76D.D1 to     R47C76D.F1 TOPvideo/umires/SLICE_3308
ROUTE         1     0.741     R47C76D.F1 to     R48C74B.B0 TOPvideo/umires/un1_VCnt_2_axb_1
C0TOFCO_DE  ---     0.331     R48C74B.B0 to    R48C74B.FCO TOPvideo/umires/SLICE_839
ROUTE         1     0.000    R48C74B.FCO to    R48C74C.FCI TOPvideo/umires/un1_VCnt_2_cry_2
FCITOF0_DE  ---     0.133    R48C74C.FCI to     R48C74C.F0 TOPvideo/umires/SLICE_840
ROUTE         1     0.000     R48C74C.F0 to    R48C74C.DI0 TOPvideo/umires/un1_VCnt_2_cry_3_0_S0 (to I_518.t1)
                  --------
                    8.432   (31.2% logic, 68.8% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/umires/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R37C70A.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/umires/SLICE_840:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R48C74C.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.132ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/umires/HCnt[1]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/umires/DatR[7]  (to I_518.t1 +)

   Delay:               8.420ns  (32.9% logic, 67.1% route), 19 logic levels.

 Constraint Details:

      8.420ns physical path delay TOPvideo/umires/SLICE_871 to TOPvideo/umires/SLICE_842 exceeds
      6.349ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 6.288ns) by 2.132ns

 Physical Path Details:

      Data path TOPvideo/umires/SLICE_871 to TOPvideo/umires/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R37C70B.CLK to     R37C70B.Q0 TOPvideo/umires/SLICE_871 (from I_518.t1)
ROUTE        45     0.829     R37C70B.Q0 to     R35C67B.B0 TOPvideo/umires/HCnt[1]
C0TOFCO_DE  ---     0.331     R35C67B.B0 to    R35C67B.FCO TOPvideo/umires/SLICE_1068
ROUTE         1     0.000    R35C67B.FCO to    R35C67C.FCI TOPvideo/umires/un994_choixmire_cry_2
FCITOFCO_D  ---     0.058    R35C67C.FCI to    R35C67C.FCO TOPvideo/umires/SLICE_1069
ROUTE         1     0.000    R35C67C.FCO to    R35C68A.FCI TOPvideo/umires/un994_choixmire_cry_4
FCITOFCO_D  ---     0.058    R35C68A.FCI to    R35C68A.FCO TOPvideo/umires/SLICE_1070
ROUTE         1     0.000    R35C68A.FCO to    R35C68B.FCI TOPvideo/umires/un994_choixmire_cry_6
FCITOFCO_D  ---     0.058    R35C68B.FCI to    R35C68B.FCO TOPvideo/umires/SLICE_1071
ROUTE         1     0.000    R35C68B.FCO to    R35C68C.FCI TOPvideo/umires/un994_choixmire_cry_8
FCITOFCO_D  ---     0.058    R35C68C.FCI to    R35C68C.FCO TOPvideo/umires/SLICE_1072
ROUTE         1     0.000    R35C68C.FCO to    R35C69A.FCI TOPvideo/umires/un994_choixmire_cry_10
FCITOF1_DE  ---     0.177    R35C69A.FCI to     R35C69A.F1 TOPvideo/umires/SLICE_1073
ROUTE         1     0.878     R35C69A.F1 to     R41C73D.C1 TOPvideo/umires/un994_choixmire_i
CTOF_DEL    ---     0.147     R41C73D.C1 to     R41C73D.F1 TOPvideo/umires/SLICE_3203
ROUTE         1     0.360     R41C73D.F1 to     R41C73D.A0 TOPvideo/umires/un1_VCnt_1_iv_0_a2_7_N_2L1
CTOF_DEL    ---     0.147     R41C73D.A0 to     R41C73D.F0 TOPvideo/umires/SLICE_3203
ROUTE         1     0.738     R41C73D.F0 to     R47C71D.C1 TOPvideo/umires/N_422
CTOF_DEL    ---     0.147     R47C71D.C1 to     R47C71D.F1 TOPvideo/umires/SLICE_3184
ROUTE         3     0.313     R47C71D.F1 to     R47C71D.D0 TOPvideo/umires/N_92
CTOF_DEL    ---     0.147     R47C71D.D0 to     R47C71D.F0 TOPvideo/umires/SLICE_3184
ROUTE         2     0.533     R47C71D.F0 to     R47C74C.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_0[0]
CTOF_DEL    ---     0.147     R47C74C.D0 to     R47C74C.F0 TOPvideo/umires/SLICE_3309
ROUTE         3     0.285     R47C74C.F0 to     R47C74B.C0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1[0]
CTOF_DEL    ---     0.147     R47C74B.C0 to     R47C74B.F0 TOPvideo/umires/SLICE_3297
ROUTE         2     0.372     R47C74B.F0 to     R48C74D.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_RNIA8VJ3[0]
CTOF_DEL    ---     0.147     R48C74D.D0 to     R48C74D.F0 TOPvideo/umires/SLICE_3282
ROUTE         1     0.272     R48C74D.F0 to     R48C74D.C1 TOPvideo/umires/un1_VCnt_1_iv_0_0[3]
CTOF_DEL    ---     0.147     R48C74D.C1 to     R48C74D.F1 TOPvideo/umires/SLICE_3282
ROUTE         1     0.504     R48C74D.F1 to     R46C74A.D1 TOPvideo/umires/un1_VCnt_1_iv_0_3_3_1[3]
CTOF_DEL    ---     0.147     R46C74A.D1 to     R46C74A.F1 TOPvideo/umires/SLICE_3351
ROUTE         1     0.562     R46C74A.F1 to     R48C74C.A1 TOPvideo/umires/un1_VCnt_1_iv_0_3_3[3]
C1TOFCO_DE  ---     0.277     R48C74C.A1 to    R48C74C.FCO TOPvideo/umires/SLICE_840
ROUTE         1     0.000    R48C74C.FCO to    R48C75A.FCI TOPvideo/umires/un1_VCnt_2_cry_4
FCITOFCO_D  ---     0.058    R48C75A.FCI to    R48C75A.FCO TOPvideo/umires/SLICE_841
ROUTE         1     0.000    R48C75A.FCO to    R48C75B.FCI TOPvideo/umires/un1_VCnt_2_cry_6
FCITOF0_DE  ---     0.133    R48C75B.FCI to     R48C75B.F0 TOPvideo/umires/SLICE_842
ROUTE         1     0.000     R48C75B.F0 to    R48C75B.DI0 TOPvideo/umires/un1_VCnt_2_s_7_0_S0 (to I_518.t1)
                  --------
                    8.420   (32.9% logic, 67.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/umires/SLICE_871:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R37C70B.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/umires/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R48C75B.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/umires/HCnt[7]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/umires/DatR[7]  (to I_518.t1 +)

   Delay:               8.417ns  (30.9% logic, 69.1% route), 16 logic levels.

 Constraint Details:

      8.417ns physical path delay TOPvideo/umires/SLICE_874 to TOPvideo/umires/SLICE_842 exceeds
      6.349ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 6.288ns) by 2.129ns

 Physical Path Details:

      Data path TOPvideo/umires/SLICE_874 to TOPvideo/umires/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R37C71B.CLK to     R37C71B.Q0 TOPvideo/umires/SLICE_874 (from I_518.t1)
ROUTE        45     1.000     R37C71B.Q0 to     R35C68B.B0 TOPvideo/umires/HCnt[7]
C0TOFCO_DE  ---     0.331     R35C68B.B0 to    R35C68B.FCO TOPvideo/umires/SLICE_1071
ROUTE         1     0.000    R35C68B.FCO to    R35C68C.FCI TOPvideo/umires/un994_choixmire_cry_8
FCITOFCO_D  ---     0.058    R35C68C.FCI to    R35C68C.FCO TOPvideo/umires/SLICE_1072
ROUTE         1     0.000    R35C68C.FCO to    R35C69A.FCI TOPvideo/umires/un994_choixmire_cry_10
FCITOF1_DE  ---     0.177    R35C69A.FCI to     R35C69A.F1 TOPvideo/umires/SLICE_1073
ROUTE         1     0.878     R35C69A.F1 to     R41C73D.C1 TOPvideo/umires/un994_choixmire_i
CTOF_DEL    ---     0.147     R41C73D.C1 to     R41C73D.F1 TOPvideo/umires/SLICE_3203
ROUTE         1     0.360     R41C73D.F1 to     R41C73D.A0 TOPvideo/umires/un1_VCnt_1_iv_0_a2_7_N_2L1
CTOF_DEL    ---     0.147     R41C73D.A0 to     R41C73D.F0 TOPvideo/umires/SLICE_3203
ROUTE         1     0.738     R41C73D.F0 to     R47C71D.C1 TOPvideo/umires/N_422
CTOF_DEL    ---     0.147     R47C71D.C1 to     R47C71D.F1 TOPvideo/umires/SLICE_3184
ROUTE         3     0.313     R47C71D.F1 to     R47C71D.D0 TOPvideo/umires/N_92
CTOF_DEL    ---     0.147     R47C71D.D0 to     R47C71D.F0 TOPvideo/umires/SLICE_3184
ROUTE         2     0.533     R47C71D.F0 to     R47C74C.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_0[0]
CTOF_DEL    ---     0.147     R47C74C.D0 to     R47C74C.F0 TOPvideo/umires/SLICE_3309
ROUTE         3     0.285     R47C74C.F0 to     R47C74B.C0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1[0]
CTOF_DEL    ---     0.147     R47C74B.C0 to     R47C74B.F0 TOPvideo/umires/SLICE_3297
ROUTE         2     0.372     R47C74B.F0 to     R48C74D.D0 TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_RNIA8VJ3[0]
CTOF_DEL    ---     0.147     R48C74D.D0 to     R48C74D.F0 TOPvideo/umires/SLICE_3282
ROUTE         1     0.272     R48C74D.F0 to     R48C74D.C1 TOPvideo/umires/un1_VCnt_1_iv_0_0[3]
CTOF_DEL    ---     0.147     R48C74D.C1 to     R48C74D.F1 TOPvideo/umires/SLICE_3282
ROUTE         1     0.504     R48C74D.F1 to     R46C74A.D1 TOPvideo/umires/un1_VCnt_1_iv_0_3_3_1[3]
CTOF_DEL    ---     0.147     R46C74A.D1 to     R46C74A.F1 TOPvideo/umires/SLICE_3351
ROUTE         1     0.562     R46C74A.F1 to     R48C74C.A1 TOPvideo/umires/un1_VCnt_1_iv_0_3_3[3]
C1TOFCO_DE  ---     0.277     R48C74C.A1 to    R48C74C.FCO TOPvideo/umires/SLICE_840
ROUTE         1     0.000    R48C74C.FCO to    R48C75A.FCI TOPvideo/umires/un1_VCnt_2_cry_4
FCITOFCO_D  ---     0.058    R48C75A.FCI to    R48C75A.FCO TOPvideo/umires/SLICE_841
ROUTE         1     0.000    R48C75A.FCO to    R48C75B.FCI TOPvideo/umires/un1_VCnt_2_cry_6
FCITOF0_DE  ---     0.133    R48C75B.FCI to     R48C75B.F0 TOPvideo/umires/SLICE_842
ROUTE         1     0.000     R48C75B.F0 to    R48C75B.DI0 TOPvideo/umires/un1_VCnt_2_s_7_0_S0 (to I_518.t1)
                  --------
                    8.417   (30.9% logic, 69.1% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/umires/SLICE_874:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R37C71B.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/umires/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     1.876     R87C72D.F1 to    R48C75B.CLK I_518.t1
                  --------
                    1.876   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 115.380MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY PORT "PinClk125" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 5.060ns
         The internal maximum frequency of the following component is 340.136 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    DP16KC     CLKA           top_reveal_coretop_instance/core0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr16641664p1317f998_0_0_0

   Delay:               2.940ns -- based on Minimum Pulse Width

Report:  340.136MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "PinClk125_c" 125.000000  |             |             |
MHz ;                                   |  125.000 MHz|  189.502 MHz|   2  
                                        |             |             |
FREQUENCY NET "TOPvideo.Clk50"          |             |             |
50.000000 MHz ;                         |   50.000 MHz|   52.609 MHz|   8  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk100"         |             |             |
100.000000 MHz ;                        |  100.000 MHz|  500.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk34"          |             |             |
80.000000 MHz ;                         |   80.000 MHz|  500.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk80"          |             |             |
80.000000 MHz ;                         |   80.000 MHz|  500.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk40"          |             |             |
40.000000 MHz ;                         |   40.000 MHz|  500.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk140"         |             |             |
140.000000 MHz ;                        |  140.000 MHz|  500.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk70"          |             |             |
70.000000 MHz ;                         |   70.000 MHz|  500.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk120"         |             |             |
120.000000 MHz ;                        |  120.000 MHz|  500.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk60"          |             |             |
60.000000 MHz ;                         |   60.000 MHz|  500.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk25"          |             |             |
25.000000 MHz ;                         |   25.000 MHz|  500.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk159"         |             |             |
157.500000 MHz ;                        |  157.500 MHz|  115.380 MHz|  20 *
                                        |             |             |
FREQUENCY PORT "PinClk125" 125.000000   |             |             |
MHz ;                                   |  125.000 MHz|  340.136 MHz|   0  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
TOPvideo/umires/un1_VCnt_2_cry_4        |       1|    2614|     63.82%
                                        |        |        |
TOPvideo/umires/un1_VCnt_2_cry_2        |       1|    2437|     59.50%
                                        |        |        |
TOPvideo/umires/un1_VCnt_1_iv_0_o5_1[0] |       3|    1526|     37.26%
                                        |        |        |
TOPvideo/umires/un1_VCnt_2_axb_1        |       1|    1315|     32.10%
                                        |        |        |
TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_0[0|        |        |
]                                       |       2|    1298|     31.69%
                                        |        |        |
TOPvideo/umires/un1_datr97_0_4          |      14|    1224|     29.88%
                                        |        |        |
TOPvideo/umires/N_422                   |       1|    1084|     26.46%
                                        |        |        |
TOPvideo/umires/N_92                    |       3|    1084|     26.46%
                                        |        |        |
TOPvideo/umires/un1_VCnt_2_s_7_0_S0     |       1|    1025|     25.02%
                                        |        |        |
TOPvideo/umires/un1_VCnt_2_cry_6        |       1|    1018|     24.85%
                                        |        |        |
TOPvideo/umires/un1_VCnt_1_iv_0_3_3[3]  |       1|     984|     24.02%
                                        |        |        |
TOPvideo/umires/un1_VCnt_1_iv_0_a2_7_N_2|        |        |
L1                                      |       1|     964|     23.54%
                                        |        |        |
TOPvideo/umires/un1_datr97_0_4_2        |       1|     936|     22.85%
                                        |        |        |
TOPvideo/umires/un1_VCnt_2_cry_5_0_S1   |       1|     932|     22.75%
                                        |        |        |
TOPvideo/umires/un1_VCnt_1_iv_0_o5[0]   |       4|     802|     19.58%
                                        |        |        |
TOPvideo/umires/un1_VCnt_2_axb_2        |       1|     784|     19.14%
                                        |        |        |
TOPvideo/umires/un1_VCnt_2_cry_5_0_S0   |       1|     784|     19.14%
                                        |        |        |
TOPvideo/umires/un668_choixmire         |       3|     761|     18.58%
                                        |        |        |
TOPvideo/umires/un668_choixmire_cry_10  |       1|     744|     18.16%
                                        |        |        |
TOPvideo/umires/g0_1_2                  |       1|     741|     18.09%
                                        |        |        |
TOPvideo/umires/N_600                   |       2|     694|     16.94%
                                        |        |        |
TOPvideo/umires/un1_VCnt_1_iv_0_3_3_1[3]|       1|     680|     16.60%
                                        |        |        |
TOPvideo/umires/un1_datr97_0_4_1        |       1|     677|     16.53%
                                        |        |        |
TOPvideo/umires/un1_VCnt_1_iv_0_0[3]    |       1|     666|     16.26%
                                        |        |        |
TOPvideo/umires/un1_VCnt_1_iv_0_7[7]    |       2|     662|     16.16%
                                        |        |        |
TOPvideo/umires/un668_choixmire_cry_8   |       1|     661|     16.14%
                                        |        |        |
TOPvideo/umires/un1_VCnt_1_iv_0_o5_1_RNI|        |        |
A8VJ3[0]                                |       2|     656|     16.02%
                                        |        |        |
TOPvideo/umires/un1_VCnt_2_cry_0        |       1|     651|     15.89%
                                        |        |        |
TOPvideo/umires/g0_1_0_1                |       1|     575|     14.04%
                                        |        |        |
TOPvideo/umires/un1_VCnt_2_cry_3_0_S1   |       1|     572|     13.96%
                                        |        |        |
TOPvideo/umires/un994_choixmire_i       |       1|     542|     13.23%
                                        |        |        |
TOPvideo/umires/un668_choixmire_cry_6   |       1|     512|     12.50%
                                        |        |        |
TOPvideo/umires/un994_choixmire_cry_10  |       1|     507|     12.38%
                                        |        |        |
TOPvideo/umires/g1_0                    |       1|     484|     11.82%
                                        |        |        |
TOPvideo/umires/un1_VCnt_2_cry_1_0_RNO_4|       1|     466|     11.38%
                                        |        |        |
TOPvideo/umires/N_127                   |       2|     448|     10.94%
                                        |        |        |
TOPvideo/umires/un1_VCnt_1_iv_0_4[7]    |       1|     443|     10.82%
                                        |        |        |
TOPvideo/umires/HCnt[0]                 |      49|     436|     10.64%
                                        |        |        |
TOPvideo/umires/un994_choixmire_cry_8   |       1|     421|     10.28%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


Timing summary (Setup):
---------------

Timing errors: 4096  Score: 5265897
Cumulative negative slack: 5265897

Constraints cover 1465175 paths, 66 nets, and 26063 connections (77.39% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Apr 15 15:28:53 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o Ext10GenDvi_A.twr -gui -msgset C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/promote.xml Ext10GenDvi_A.ncd Ext10GenDvi_A.prf 
Design file:     ext10gendvi_a.ncd
Preference file: ext10gendvi_a.prf
Device,speed:    LFE3-70E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

98 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "PinClk125_c" 125.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.149ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/tm_u/trace_din_d[43]  (from PinClk125_c +)
   Destination:    DP16KC     Port           top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_4_23(ASIC)  (to PinClk125_c +)

   Delay:               0.322ns  (29.2% logic, 70.8% route), 1 logic levels.

 Constraint Details:

      0.322ns physical path delay SLICE_2647 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_4_23 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.149ns

 Physical Path Details:

      Data path SLICE_2647 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_4_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R46C55A.CLK to     R46C55A.Q1 SLICE_2647 (from PinClk125_c)
ROUTE         2     0.228     R46C55A.Q1 to *R_R43C53.DIA7 top_reveal_coretop_instance/core0/tm_u/trace_din_d[43] (to PinClk125_c)
                  --------
                    0.322   (29.2% logic, 70.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to SLICE_2647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R46C55A.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_4_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.945       M3.PADDI to *R_R43C53.CLKA PinClk125_c
                  --------
                    0.945   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.149ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/tm_u/trace_din_d[118]  (from PinClk125_c +)
   Destination:    DP16KC     Port           top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_13_0(ASIC)  (to PinClk125_c +)

   Delay:               0.322ns  (29.2% logic, 70.8% route), 1 logic levels.

 Constraint Details:

      0.322ns physical path delay top_reveal_coretop_instance/core0/tm_u/SLICE_2687 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_13_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.149ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/core0/tm_u/SLICE_2687 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_13_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R71C71B.CLK to     R71C71B.Q0 top_reveal_coretop_instance/core0/tm_u/SLICE_2687 (from PinClk125_c)
ROUTE         2     0.228     R71C71B.Q0 to *R_R70C71.DIA1 top_reveal_coretop_instance/core0/tm_u/trace_din_d[118] (to PinClk125_c)
                  --------
                    0.322   (29.2% logic, 70.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/SLICE_2687:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R71C71B.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_13_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.945       M3.PADDI to *R_R70C71.CLKA PinClk125_c
                  --------
                    0.945   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/tm_u/trace_din_d[12]  (from PinClk125_c +)
   Destination:    DP16KC     Port           top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_1_26(ASIC)  (to PinClk125_c +)

   Delay:               0.327ns  (28.7% logic, 71.3% route), 1 logic levels.

 Constraint Details:

      0.327ns physical path delay top_reveal_coretop_instance/core0/tm_u/SLICE_2631 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_1_26 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.154ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/core0/tm_u/SLICE_2631 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_1_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R55C65C.CLK to     R55C65C.Q0 top_reveal_coretop_instance/core0/tm_u/SLICE_2631 (from PinClk125_c)
ROUTE         2     0.233     R55C65C.Q0 to *R_R61C65.DIA3 top_reveal_coretop_instance/core0/tm_u/trace_din_d[12] (to PinClk125_c)
                  --------
                    0.327   (28.7% logic, 71.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/SLICE_2631:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R55C65C.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_0_1_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.945       M3.PADDI to *R_R61C65.CLKA PinClk125_c
                  --------
                    0.945   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.180ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/tm_u/trace_din_d[76]  (from PinClk125_c +)
   Destination:    DP16KC     Port           top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_8_5(ASIC)  (to PinClk125_c +)

   Delay:               0.353ns  (26.6% logic, 73.4% route), 1 logic levels.

 Constraint Details:

      0.353ns physical path delay SLICE_2664 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_8_5 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.180ns

 Physical Path Details:

      Data path SLICE_2664 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_8_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R29C58B.CLK to     R29C58B.Q1 SLICE_2664 (from PinClk125_c)
ROUTE         2     0.259     R29C58B.Q1 to *R_R25C56.DIA4 top_reveal_coretop_instance/core0/tm_u/trace_din_d[76] (to PinClk125_c)
                  --------
                    0.353   (26.6% logic, 73.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to SLICE_2664:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R29C58B.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr120124096120124096p13ba9b59_1_8_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.945       M3.PADDI to *R_R25C56.CLKA PinClk125_c
                  --------
                    0.945   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/tm_u/trig_det_cntr[0]  (from PinClk125_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/tm_u/trig_det_cntr[0]  (to PinClk125_c +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay top_reveal_coretop_instance/core0/tm_u/SLICE_2689 to top_reveal_coretop_instance/core0/tm_u/SLICE_2689 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/core0/tm_u/SLICE_2689 to top_reveal_coretop_instance/core0/tm_u/SLICE_2689:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R65C52B.CLK to     R65C52B.Q0 top_reveal_coretop_instance/core0/tm_u/SLICE_2689 (from PinClk125_c)
ROUTE         2     0.042     R65C52B.Q0 to     R65C52B.D0 top_reveal_coretop_instance/core0/tm_u/trig_det_cntr[0]
CTOF_DEL    ---     0.056     R65C52B.D0 to     R65C52B.F0 top_reveal_coretop_instance/core0/tm_u/SLICE_2689
ROUTE         1     0.000     R65C52B.F0 to    R65C52B.DI0 top_reveal_coretop_instance/core0/tm_u/N_48_i (to PinClk125_c)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/SLICE_2689:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R65C52B.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/SLICE_2689:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R65C52B.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/trig_u/te_5/trig_start_mask_cnt[0]  (from PinClk125_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/trig_u/te_5/trig_start_mask_cnt[0]  (to PinClk125_c +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay top_reveal_coretop_instance/core0/trig_u/te_5/SLICE_2867 to top_reveal_coretop_instance/core0/trig_u/te_5/SLICE_2867 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/core0/trig_u/te_5/SLICE_2867 to top_reveal_coretop_instance/core0/trig_u/te_5/SLICE_2867:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R67C53A.CLK to     R67C53A.Q0 top_reveal_coretop_instance/core0/trig_u/te_5/SLICE_2867 (from PinClk125_c)
ROUTE         3     0.042     R67C53A.Q0 to     R67C53A.D0 top_reveal_coretop_instance/core0/trig_u/te_5/trig_start_mask_cnt[0]
CTOF_DEL    ---     0.056     R67C53A.D0 to     R67C53A.F0 top_reveal_coretop_instance/core0/trig_u/te_5/SLICE_2867
ROUTE         1     0.000     R67C53A.F0 to    R67C53A.DI0 top_reveal_coretop_instance/core0/trig_u/te_5/trig_start_mask_cnt_14[0] (to PinClk125_c)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/te_5/SLICE_2867:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R67C53A.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/te_5/SLICE_2867:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R67C53A.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/trig_u/te_2/trig_start_mask_cnt[0]  (from PinClk125_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/trig_u/te_2/trig_start_mask_cnt[0]  (to PinClk125_c +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay top_reveal_coretop_instance/core0/trig_u/te_2/SLICE_2819 to top_reveal_coretop_instance/core0/trig_u/te_2/SLICE_2819 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/core0/trig_u/te_2/SLICE_2819 to top_reveal_coretop_instance/core0/trig_u/te_2/SLICE_2819:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R75C45A.CLK to     R75C45A.Q0 top_reveal_coretop_instance/core0/trig_u/te_2/SLICE_2819 (from PinClk125_c)
ROUTE         4     0.042     R75C45A.Q0 to     R75C45A.D0 top_reveal_coretop_instance/core0/trig_u/te_2/trig_start_mask_cnt[0]
CTOF_DEL    ---     0.056     R75C45A.D0 to     R75C45A.F0 top_reveal_coretop_instance/core0/trig_u/te_2/SLICE_2819
ROUTE         1     0.000     R75C45A.F0 to    R75C45A.DI0 top_reveal_coretop_instance/core0/trig_u/te_2/trig_start_mask_cnt_9[0] (to PinClk125_c)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/te_2/SLICE_2819:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R75C45A.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/te_2/SLICE_2819:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R75C45A.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/trig_u/te_0/trig_start_mask_cnt[0]  (from PinClk125_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/trig_u/te_0/trig_start_mask_cnt[0]  (to PinClk125_c +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay top_reveal_coretop_instance/core0/trig_u/te_0/SLICE_2790 to top_reveal_coretop_instance/core0/trig_u/te_0/SLICE_2790 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/core0/trig_u/te_0/SLICE_2790 to top_reveal_coretop_instance/core0/trig_u/te_0/SLICE_2790:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R66C52A.CLK to     R66C52A.Q0 top_reveal_coretop_instance/core0/trig_u/te_0/SLICE_2790 (from PinClk125_c)
ROUTE         4     0.042     R66C52A.Q0 to     R66C52A.D0 top_reveal_coretop_instance/core0/trig_u/te_0/trig_start_mask_cnt[0]
CTOF_DEL    ---     0.056     R66C52A.D0 to     R66C52A.F0 top_reveal_coretop_instance/core0/trig_u/te_0/SLICE_2790
ROUTE         1     0.000     R66C52A.F0 to    R66C52A.DI0 top_reveal_coretop_instance/core0/trig_u/te_0/N_89_i (to PinClk125_c)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/te_0/SLICE_2790:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R66C52A.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/trig_u/te_0/SLICE_2790:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R66C52A.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDecodeur/EtatPresent[7]  (from PinClk125_c +)
   Destination:    FF         Data in        uDecodeur/EtatPresent[7]  (to PinClk125_c +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uDecodeur/SLICE_2975 to uDecodeur/SLICE_2975 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uDecodeur/SLICE_2975 to uDecodeur/SLICE_2975:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R47C53A.CLK to     R47C53A.Q0 uDecodeur/SLICE_2975 (from PinClk125_c)
ROUTE         5     0.042     R47C53A.Q0 to     R47C53A.D0 uDecodeur/EtatPresent[7]
CTOF_DEL    ---     0.056     R47C53A.D0 to     R47C53A.F0 uDecodeur/SLICE_2975
ROUTE         1     0.000     R47C53A.F0 to    R47C53A.DI0 uDecodeur/EtatPresentd_0[7] (to PinClk125_c)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to uDecodeur/SLICE_2975:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R47C53A.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to uDecodeur/SLICE_2975:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R47C53A.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/tm_u/full_reg  (from PinClk125_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/tm_u/full_reg  (to PinClk125_c +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay top_reveal_coretop_instance/core0/tm_u/SLICE_2574 to top_reveal_coretop_instance/core0/tm_u/SLICE_2574 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/core0/tm_u/SLICE_2574 to top_reveal_coretop_instance/core0/tm_u/SLICE_2574:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R62C47B.CLK to     R62C47B.Q0 top_reveal_coretop_instance/core0/tm_u/SLICE_2574 (from PinClk125_c)
ROUTE         2     0.042     R62C47B.Q0 to     R62C47B.D0 top_reveal_coretop_instance/core0/tm_u/full_reg
CTOF_DEL    ---     0.056     R62C47B.D0 to     R62C47B.F0 top_reveal_coretop_instance/core0/tm_u/SLICE_2574
ROUTE         1     0.000     R62C47B.F0 to    R62C47B.DI0 top_reveal_coretop_instance/core0/tm_u/N_40_i (to PinClk125_c)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/SLICE_2574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R62C47B.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk125 to top_reveal_coretop_instance/core0/tm_u/SLICE_2574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       380     0.885       M3.PADDI to    R62C47B.CLK PinClk125_c
                  --------
                    0.885   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "TOPvideo.Clk50" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/sync.s_stackrff_14  (from TOPvideo.Clk50 +)
   Destination:    FF         Data in        TOPvideo/uForth/cpu1/sync.s_stackrff_14  (to TOPvideo.Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay TOPvideo/uForth/cpu1/SLICE_2272 to TOPvideo/uForth/cpu1/SLICE_2272 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2272 to TOPvideo/uForth/cpu1/SLICE_2272:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R44C46A.CLK to     R44C46A.Q0 TOPvideo/uForth/cpu1/SLICE_2272 (from TOPvideo.Clk50)
ROUTE         2     0.042     R44C46A.Q0 to     R44C46A.D0 TOPvideo/uForth/cpu1/s_stackro_14
CTOF_DEL    ---     0.056     R44C46A.D0 to     R44C46A.F0 TOPvideo/uForth/cpu1/SLICE_2272
ROUTE         1     0.000     R44C46A.F0 to    R44C46A.DI0 TOPvideo/uForth/cpu1/fb_0_9 (to TOPvideo.Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2272:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R44C46A.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2272:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R44C46A.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/sync.s_stackrff_6  (from TOPvideo.Clk50 +)
   Destination:    FF         Data in        TOPvideo/uForth/cpu1/sync.s_stackrff_6  (to TOPvideo.Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay TOPvideo/uForth/cpu1/SLICE_2268 to TOPvideo/uForth/cpu1/SLICE_2268 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2268 to TOPvideo/uForth/cpu1/SLICE_2268:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R42C45B.CLK to     R42C45B.Q0 TOPvideo/uForth/cpu1/SLICE_2268 (from TOPvideo.Clk50)
ROUTE         2     0.042     R42C45B.Q0 to     R42C45B.D0 TOPvideo/uForth/cpu1/s_stackro_6
CTOF_DEL    ---     0.056     R42C45B.D0 to     R42C45B.F0 TOPvideo/uForth/cpu1/SLICE_2268
ROUTE         1     0.000     R42C45B.F0 to    R42C45B.DI0 TOPvideo/uForth/cpu1/fb_0_30 (to TOPvideo.Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2268:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R42C45B.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2268:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R42C45B.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/sync.s_stackrff_0  (from TOPvideo.Clk50 +)
   Destination:    FF         Data in        TOPvideo/uForth/cpu1/sync.s_stackrff_0  (to TOPvideo.Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay TOPvideo/uForth/cpu1/SLICE_2265 to TOPvideo/uForth/cpu1/SLICE_2265 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2265 to TOPvideo/uForth/cpu1/SLICE_2265:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R40C44B.CLK to     R40C44B.Q0 TOPvideo/uForth/cpu1/SLICE_2265 (from TOPvideo.Clk50)
ROUTE         2     0.042     R40C44B.Q0 to     R40C44B.D0 TOPvideo/uForth/cpu1/s_stackro_0
CTOF_DEL    ---     0.056     R40C44B.D0 to     R40C44B.F0 TOPvideo/uForth/cpu1/SLICE_2265
ROUTE         1     0.000     R40C44B.F0 to    R40C44B.DI0 TOPvideo/uForth/cpu1/fb_0_24 (to TOPvideo.Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2265:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R40C44B.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2265:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R40C44B.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/sync.r_stackrff_16  (from TOPvideo.Clk50 +)
   Destination:    FF         Data in        TOPvideo/uForth/cpu1/sync.r_stackrff_16  (to TOPvideo.Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay TOPvideo/uForth/cpu1/SLICE_2255 to TOPvideo/uForth/cpu1/SLICE_2255 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2255 to TOPvideo/uForth/cpu1/SLICE_2255:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R32C48A.CLK to     R32C48A.Q0 TOPvideo/uForth/cpu1/SLICE_2255 (from TOPvideo.Clk50)
ROUTE         2     0.042     R32C48A.Q0 to     R32C48A.D0 TOPvideo/uForth/cpu1/r_stackro_16
CTOF_DEL    ---     0.056     R32C48A.D0 to     R32C48A.F0 TOPvideo/uForth/cpu1/SLICE_2255
ROUTE         1     0.000     R32C48A.F0 to    R32C48A.DI0 TOPvideo/uForth/cpu1/fb_0_43 (to TOPvideo.Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R32C48A.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R32C48A.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/uart1/uRx/XDat[0]  (from TOPvideo.Clk50 +)
   Destination:    FF         Data in        TOPvideo/uForth/uart1/uRx/XDat[0]  (to TOPvideo.Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay TOPvideo/uForth/uart1/uRx/SLICE_2327 to TOPvideo/uForth/uart1/uRx/SLICE_2327 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path TOPvideo/uForth/uart1/uRx/SLICE_2327 to TOPvideo/uForth/uart1/uRx/SLICE_2327:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R14C39B.CLK to     R14C39B.Q0 TOPvideo/uForth/uart1/uRx/SLICE_2327 (from TOPvideo.Clk50)
ROUTE         2     0.042     R14C39B.Q0 to     R14C39B.D0 TOPvideo/uForth/uart1/uRx/XDat[0]
CTOF_DEL    ---     0.056     R14C39B.D0 to     R14C39B.F0 TOPvideo/uForth/uart1/uRx/SLICE_2327
ROUTE         1     0.000     R14C39B.F0 to    R14C39B.DI0 TOPvideo/uForth/uart1/uRx/N_264_i (to TOPvideo.Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/uart1/uRx/SLICE_2327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.478 *L_R43C5.CLKOK to    R14C39B.CLK TOPvideo.Clk50
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/uart1/uRx/SLICE_2327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.478 *L_R43C5.CLKOK to    R14C39B.CLK TOPvideo.Clk50
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/sync.r_stackrff_12  (from TOPvideo.Clk50 +)
   Destination:    FF         Data in        TOPvideo/uForth/cpu1/sync.r_stackrff_12  (to TOPvideo.Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay TOPvideo/uForth/cpu1/SLICE_2253 to TOPvideo/uForth/cpu1/SLICE_2253 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2253 to TOPvideo/uForth/cpu1/SLICE_2253:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R32C52B.CLK to     R32C52B.Q0 TOPvideo/uForth/cpu1/SLICE_2253 (from TOPvideo.Clk50)
ROUTE         2     0.042     R32C52B.Q0 to     R32C52B.D0 TOPvideo/uForth/cpu1/r_stackro_12
CTOF_DEL    ---     0.056     R32C52B.D0 to     R32C52B.F0 TOPvideo/uForth/cpu1/SLICE_2253
ROUTE         1     0.000     R32C52B.F0 to    R32C52B.DI0 TOPvideo/uForth/cpu1/fb_0_54 (to TOPvideo.Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R32C52B.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R32C52B.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uMaster/uDevice/lSda_cl  (from TOPvideo.Clk50 +)
   Destination:    FF         Data in        TOPvideo/uMaster/uDevice/lSda_cl  (to TOPvideo.Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay TOPvideo/uMaster/uDevice/SLICE_2393 to TOPvideo/uMaster/uDevice/SLICE_2393 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path TOPvideo/uMaster/uDevice/SLICE_2393 to TOPvideo/uMaster/uDevice/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R22C55A.CLK to     R22C55A.Q0 TOPvideo/uMaster/uDevice/SLICE_2393 (from TOPvideo.Clk50)
ROUTE         2     0.042     R22C55A.Q0 to     R22C55A.D0 TOPvideo/uMaster/uDevice/lSda_cl
CTOF_DEL    ---     0.056     R22C55A.D0 to     R22C55A.F0 TOPvideo/uMaster/uDevice/SLICE_2393
ROUTE         1     0.000     R22C55A.F0 to    R22C55A.DI0 TOPvideo/uMaster/uDevice/lSda_cl_1 (to TOPvideo.Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uMaster/uDevice/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R22C55A.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uMaster/uDevice/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R22C55A.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/sync.s_stackrff_22  (from TOPvideo.Clk50 +)
   Destination:    FF         Data in        TOPvideo/uForth/cpu1/sync.s_stackrff_22  (to TOPvideo.Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay TOPvideo/uForth/cpu1/SLICE_2276 to TOPvideo/uForth/cpu1/SLICE_2276 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2276 to TOPvideo/uForth/cpu1/SLICE_2276:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R41C44A.CLK to     R41C44A.Q0 TOPvideo/uForth/cpu1/SLICE_2276 (from TOPvideo.Clk50)
ROUTE         2     0.042     R41C44A.Q0 to     R41C44A.D0 TOPvideo/uForth/cpu1/s_stackro_22
CTOF_DEL    ---     0.056     R41C44A.D0 to     R41C44A.F0 TOPvideo/uForth/cpu1/SLICE_2276
ROUTE         1     0.000     R41C44A.F0 to    R41C44A.DI0 TOPvideo/uForth/cpu1/fb_0_2 (to TOPvideo.Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R41C44A.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R41C44A.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/sync.s_stackrff_24  (from TOPvideo.Clk50 +)
   Destination:    FF         Data in        TOPvideo/uForth/cpu1/sync.s_stackrff_24  (to TOPvideo.Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay TOPvideo/uForth/cpu1/SLICE_2277 to TOPvideo/uForth/cpu1/SLICE_2277 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2277 to TOPvideo/uForth/cpu1/SLICE_2277:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R41C42A.CLK to     R41C42A.Q0 TOPvideo/uForth/cpu1/SLICE_2277 (from TOPvideo.Clk50)
ROUTE         2     0.042     R41C42A.Q0 to     R41C42A.D0 TOPvideo/uForth/cpu1/s_stackro_24
CTOF_DEL    ---     0.056     R41C42A.D0 to     R41C42A.F0 TOPvideo/uForth/cpu1/SLICE_2277
ROUTE         1     0.000     R41C42A.F0 to    R41C42A.DI0 TOPvideo/uForth/cpu1/fb_0_4 (to TOPvideo.Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R41C42A.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R41C42A.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uForth/cpu1/sync.r_stackrff_8  (from TOPvideo.Clk50 +)
   Destination:    FF         Data in        TOPvideo/uForth/cpu1/sync.r_stackrff_8  (to TOPvideo.Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay TOPvideo/uForth/cpu1/SLICE_2251 to TOPvideo/uForth/cpu1/SLICE_2251 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path TOPvideo/uForth/cpu1/SLICE_2251 to TOPvideo/uForth/cpu1/SLICE_2251:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R32C49A.CLK to     R32C49A.Q0 TOPvideo/uForth/cpu1/SLICE_2251 (from TOPvideo.Clk50)
ROUTE         2     0.042     R32C49A.Q0 to     R32C49A.D0 TOPvideo/uForth/cpu1/r_stackro_8
CTOF_DEL    ---     0.056     R32C49A.D0 to     R32C49A.F0 TOPvideo/uForth/cpu1/SLICE_2251
ROUTE         1     0.000     R32C49A.F0 to    R32C49A.DI0 TOPvideo/uForth/cpu1/fb_0_50 (to TOPvideo.Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2251:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R32C49A.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TOPvideo/uPll/PLLInst_0 to TOPvideo/uForth/cpu1/SLICE_2251:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       472     0.477 *L_R43C5.CLKOK to    R32C49A.CLK TOPvideo.Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk100" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk34" 80.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk80" 80.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk40" 40.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk140" 140.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk70" 70.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk120" 120.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk60" 60.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk25" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "TOPvideo/Clk159" 157.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uDvi/U_gen_tim/bound_sr[3]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/uDvi/U_gen_tim/bound_sr[4]  (to I_518.t1 +)

   Delay:               0.185ns  (50.8% logic, 49.2% route), 1 logic levels.

 Constraint Details:

      0.185ns physical path delay TOPvideo/uDvi/U_gen_tim/SLICE_2146 to TOPvideo/uDvi/U_gen_tim/SLICE_2146 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.233ns

 Physical Path Details:

      Data path TOPvideo/uDvi/U_gen_tim/SLICE_2146 to TOPvideo/uDvi/U_gen_tim/SLICE_2146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R46C60B.CLK to     R46C60B.Q0 TOPvideo/uDvi/U_gen_tim/SLICE_2146 (from I_518.t1)
ROUTE         1     0.091     R46C60B.Q0 to     R46C60B.M1 TOPvideo/uDvi/U_gen_tim/bound_sr[3] (to I_518.t1)
                  --------
                    0.185   (50.8% logic, 49.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_tim/SLICE_2146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R46C60B.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_tim/SLICE_2146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R46C60B.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uDvi/U_gen_cnt/srst0  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/uDvi/U_gen_cnt/srst1  (to I_518.t1 +)

   Delay:               0.185ns  (50.8% logic, 49.2% route), 1 logic levels.

 Constraint Details:

      0.185ns physical path delay TOPvideo/uDvi/U_gen_cnt/SLICE_2136 to TOPvideo/uDvi/U_gen_cnt/SLICE_2136 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.233ns

 Physical Path Details:

      Data path TOPvideo/uDvi/U_gen_cnt/SLICE_2136 to TOPvideo/uDvi/U_gen_cnt/SLICE_2136:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R57C55B.CLK to     R57C55B.Q0 TOPvideo/uDvi/U_gen_cnt/SLICE_2136 (from I_518.t1)
ROUTE         1     0.091     R57C55B.Q0 to     R57C55B.M1 TOPvideo/uDvi/U_gen_cnt/srst0 (to I_518.t1)
                  --------
                    0.185   (50.8% logic, 49.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_cnt/SLICE_2136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R57C55B.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_cnt/SLICE_2136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R57C55B.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uDvi/U_gen_tim/bound_sr[1]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/uDvi/U_gen_tim/bound_sr[2]  (to I_518.t1 +)

   Delay:               0.185ns  (50.8% logic, 49.2% route), 1 logic levels.

 Constraint Details:

      0.185ns physical path delay TOPvideo/uDvi/U_gen_tim/SLICE_2145 to TOPvideo/uDvi/U_gen_tim/SLICE_2048 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.233ns

 Physical Path Details:

      Data path TOPvideo/uDvi/U_gen_tim/SLICE_2145 to TOPvideo/uDvi/U_gen_tim/SLICE_2048:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R46C62A.CLK to     R46C62A.Q1 TOPvideo/uDvi/U_gen_tim/SLICE_2145 (from I_518.t1)
ROUTE         1     0.091     R46C62A.Q1 to     R46C62B.M0 TOPvideo/uDvi/U_gen_tim/bound_sr[1] (to I_518.t1)
                  --------
                    0.185   (50.8% logic, 49.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_tim/SLICE_2145:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R46C62A.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_tim/SLICE_2048:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R46C62B.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uDvi/U_gen_tim/bound_sr[0]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/uDvi/U_gen_tim/bound_sr[1]  (to I_518.t1 +)

   Delay:               0.185ns  (50.8% logic, 49.2% route), 1 logic levels.

 Constraint Details:

      0.185ns physical path delay TOPvideo/uDvi/U_gen_tim/SLICE_2145 to TOPvideo/uDvi/U_gen_tim/SLICE_2145 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.233ns

 Physical Path Details:

      Data path TOPvideo/uDvi/U_gen_tim/SLICE_2145 to TOPvideo/uDvi/U_gen_tim/SLICE_2145:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R46C62A.CLK to     R46C62A.Q0 TOPvideo/uDvi/U_gen_tim/SLICE_2145 (from I_518.t1)
ROUTE         1     0.091     R46C62A.Q0 to     R46C62A.M1 TOPvideo/uDvi/U_gen_tim/bound_sr[0] (to I_518.t1)
                  --------
                    0.185   (50.8% logic, 49.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_tim/SLICE_2145:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R46C62A.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_tim/SLICE_2145:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R46C62A.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uDvi/U_gen_req/hs  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/uDvi/U_gen_req/req_row  (to I_518.t1 +)

   Delay:               0.187ns  (50.3% logic, 49.7% route), 1 logic levels.

 Constraint Details:

      0.187ns physical path delay TOPvideo/uDvi/U_gen_req/SLICE_2143 to TOPvideo/uDvi/U_gen_req/SLICE_2099 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.235ns

 Physical Path Details:

      Data path TOPvideo/uDvi/U_gen_req/SLICE_2143 to TOPvideo/uDvi/U_gen_req/SLICE_2099:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R37C62B.CLK to     R37C62B.Q0 TOPvideo/uDvi/U_gen_req/SLICE_2143 (from I_518.t1)
ROUTE         2     0.093     R37C62B.Q0 to     R37C62C.M0 TOPvideo/uDvi/U_gen_req/hs (to I_518.t1)
                  --------
                    0.187   (50.3% logic, 49.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_req/SLICE_2143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R37C62B.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_req/SLICE_2099:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R37C62C.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uDvi/U_gen_req/hs  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/uDvi/U_gen_req/hs0  (to I_518.t1 +)

   Delay:               0.187ns  (50.3% logic, 49.7% route), 1 logic levels.

 Constraint Details:

      0.187ns physical path delay TOPvideo/uDvi/U_gen_req/SLICE_2143 to TOPvideo/uDvi/U_gen_req/SLICE_2143 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.235ns

 Physical Path Details:

      Data path TOPvideo/uDvi/U_gen_req/SLICE_2143 to TOPvideo/uDvi/U_gen_req/SLICE_2143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R37C62B.CLK to     R37C62B.Q0 TOPvideo/uDvi/U_gen_req/SLICE_2143 (from I_518.t1)
ROUTE         2     0.093     R37C62B.Q0 to     R37C62B.M1 TOPvideo/uDvi/U_gen_req/hs (to I_518.t1)
                  --------
                    0.187   (50.3% logic, 49.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_req/SLICE_2143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R37C62B.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_req/SLICE_2143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R37C62B.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uDvi/U_gen_sync/boundv_0[0]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/uDvi/U_gen_sync/dvi_if_vs  (to I_518.t1 +)

   Delay:               0.251ns  (59.8% logic, 40.2% route), 2 logic levels.

 Constraint Details:

      0.251ns physical path delay TOPvideo/uDvi/U_gen_sync/SLICE_1496 to TOPvideo/uDvi/U_gen_sync/SLICE_2041 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.262ns

 Physical Path Details:

      Data path TOPvideo/uDvi/U_gen_sync/SLICE_1496 to TOPvideo/uDvi/U_gen_sync/SLICE_2041:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R41C60A.CLK to     R41C60A.Q1 TOPvideo/uDvi/U_gen_sync/SLICE_1496 (from I_518.t1)
ROUTE         1     0.101     R41C60A.Q1 to     R41C60B.D0 TOPvideo/uDvi/U_gen_sync/boundv_i[0]
CTOF_DEL    ---     0.056     R41C60B.D0 to     R41C60B.F0 TOPvideo/uDvi/U_gen_sync/SLICE_2041
ROUTE         1     0.000     R41C60B.F0 to    R41C60B.DI0 TOPvideo/uDvi/U_gen_sync/dvi_if_vs_3 (to I_518.t1)
                  --------
                    0.251   (59.8% logic, 40.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_sync/SLICE_1496:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R41C60A.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_sync/SLICE_2041:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R41C60B.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uDvi/U_gen_cnt/cntv[4]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/uDvi/U_gen_cnt/cntv[4]  (to I_518.t1 +)

   Delay:               0.268ns  (56.0% logic, 44.0% route), 2 logic levels.

 Constraint Details:

      0.268ns physical path delay TOPvideo/uDvi/U_gen_cnt/SLICE_1499 to TOPvideo/uDvi/U_gen_cnt/SLICE_1499 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.279ns

 Physical Path Details:

      Data path TOPvideo/uDvi/U_gen_cnt/SLICE_1499 to TOPvideo/uDvi/U_gen_cnt/SLICE_1499:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R32C56C.CLK to     R32C56C.Q1 TOPvideo/uDvi/U_gen_cnt/SLICE_1499 (from I_518.t1)
ROUTE         3     0.118     R32C56C.Q1 to     R32C56C.A1 TOPvideo/uDvi/U_gen_cnt/cntv[4]
CTOF_DEL    ---     0.056     R32C56C.A1 to     R32C56C.F1 TOPvideo/uDvi/U_gen_cnt/SLICE_1499
ROUTE         1     0.000     R32C56C.F1 to    R32C56C.DI1 TOPvideo/uDvi/U_gen_cnt/cntv_3[4] (to I_518.t1)
                  --------
                    0.268   (56.0% logic, 44.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_cnt/SLICE_1499:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R32C56C.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_cnt/SLICE_1499:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R32C56C.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uDvi/U_gen_cnt/cnth[4]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/uDvi/U_gen_cnt/cnth[4]  (to I_518.t1 +)

   Delay:               0.268ns  (56.0% logic, 44.0% route), 2 logic levels.

 Constraint Details:

      0.268ns physical path delay TOPvideo/uDvi/U_gen_cnt/SLICE_1506 to TOPvideo/uDvi/U_gen_cnt/SLICE_1506 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.279ns

 Physical Path Details:

      Data path TOPvideo/uDvi/U_gen_cnt/SLICE_1506 to TOPvideo/uDvi/U_gen_cnt/SLICE_1506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R51C54C.CLK to     R51C54C.Q1 TOPvideo/uDvi/U_gen_cnt/SLICE_1506 (from I_518.t1)
ROUTE         4     0.118     R51C54C.Q1 to     R51C54C.A1 TOPvideo/uDvi/U_gen_cnt/cnth[4]
CTOF_DEL    ---     0.056     R51C54C.A1 to     R51C54C.F1 TOPvideo/uDvi/U_gen_cnt/SLICE_1506
ROUTE         1     0.000     R51C54C.F1 to    R51C54C.DI1 TOPvideo/uDvi/U_gen_cnt/cnth_3[4] (to I_518.t1)
                  --------
                    0.268   (56.0% logic, 44.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_cnt/SLICE_1506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R51C54C.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_cnt/SLICE_1506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R51C54C.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TOPvideo/uDvi/U_gen_cnt/cntv[10]  (from I_518.t1 +)
   Destination:    FF         Data in        TOPvideo/uDvi/U_gen_cnt/cntv[10]  (to I_518.t1 +)

   Delay:               0.268ns  (56.0% logic, 44.0% route), 2 logic levels.

 Constraint Details:

      0.268ns physical path delay TOPvideo/uDvi/U_gen_cnt/SLICE_1502 to TOPvideo/uDvi/U_gen_cnt/SLICE_1502 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.279ns

 Physical Path Details:

      Data path TOPvideo/uDvi/U_gen_cnt/SLICE_1502 to TOPvideo/uDvi/U_gen_cnt/SLICE_1502:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R32C57C.CLK to     R32C57C.Q1 TOPvideo/uDvi/U_gen_cnt/SLICE_1502 (from I_518.t1)
ROUTE         3     0.118     R32C57C.Q1 to     R32C57C.A1 TOPvideo/uDvi/U_gen_cnt/cntv[10]
CTOF_DEL    ---     0.056     R32C57C.A1 to     R32C57C.F1 TOPvideo/uDvi/U_gen_cnt/SLICE_1502
ROUTE         1     0.000     R32C57C.F1 to    R32C57C.DI1 TOPvideo/uDvi/U_gen_cnt/cntv_3[10] (to I_518.t1)
                  --------
                    0.268   (56.0% logic, 44.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_cnt/SLICE_1502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R32C57C.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3242 to TOPvideo/uDvi/U_gen_cnt/SLICE_1502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       152     0.857     R87C72D.F1 to    R32C57C.CLK I_518.t1
                  --------
                    0.857   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY PORT "PinClk125" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "PinClk125_c" 125.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.149 ns|   1  
                                        |             |             |
FREQUENCY NET "TOPvideo.Clk50"          |             |             |
50.000000 MHz ;                         |     0.000 ns|     0.203 ns|   2  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk100"         |             |             |
100.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk34"          |             |             |
80.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk80"          |             |             |
80.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk40"          |             |             |
40.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk140"         |             |             |
140.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk70"          |             |             |
70.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk120"         |             |             |
120.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk60"          |             |             |
60.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk25"          |             |             |
25.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "TOPvideo/Clk159"         |             |             |
157.500000 MHz ;                        |     0.000 ns|     0.233 ns|   1  
                                        |             |             |
FREQUENCY PORT "PinClk125" 125.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1465175 paths, 66 nets, and 26063 connections (77.39% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 5265897 (setup), 0 (hold)
Cumulative negative slack: 5265897 (5265897+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

