layout: true
class: typo, typo-selection

---

count: false
class: nord-dark, middle, center

## FPGA Routing: A Deep Dive

@luk036 ğŸ‘¨â€ğŸ’»

2025-05-28 ğŸ“…

---

## ğŸ¯ Introduction - What is FPGA Routing? ğŸ¤”

*   **The Goal:** Connect the logic blocks placed on an FPGA. ğŸ”Œ
*   **Why it Matters:** âš¡
    *   Most FPGA area is dedicated to interconnect. ğŸ—ï¸
    *   Interconnection delays are often greater than logic delays. â³
    *   Efficient routing is **critical** for circuit performance (speed) and area. ğŸš€
*   **It's Complex!** Routing is an **NP-complete problem** ğŸ¤¯, meaning there's no known polynomial-time algorithm to solve it optimally.
*   The problem is also highly **architecture dependent**. ğŸ›ï¸

---

## âš™ï¸ Routing in the FPGA CAD Flow ğŸ”„

*   Routing is the **final major step** before implementation. âœ…
*   The overall process from RTL description: ğŸ“œ
    1.  **Logic Optimization:** Minimize Boolean equations for area/delay. âœ‚ï¸
    2.  **Technology Mapping:** Transform equations into FPGA logic blocks (optimizing area/delay). ğŸ—ºï¸
    3.  **Placement:** Assign specific locations for logic blocks, aiming to minimize total interconnect length. ğŸ“
    4.  **Routing:** Connect logic blocks using available FPGA routing resources. ğŸ›£ï¸

---

## ğŸ—ºï¸ FPGA Architecture Overview (Xilinx Island Style) ğŸï¸

*   A 2D array of **Configurable Logic Blocks (CLBs)**. ğŸ”²
*   **Routing Channels:** Horizontal and vertical channels between CLB rows/columns. â†”ï¸â†•ï¸
*   **Routing Resources:** (Clock net usually has dedicated routing) â°
    1.  **Connection Boxes (C boxes):** Connect channel wires to CLB pins. ğŸ”—
        *   **Flexibility (Fc):** Number of wires a pin can connect to. ğŸ§˜
        *   **Topology:** Switch pattern affects connections. ğŸ•¸ï¸
    2.  **Switch Boxes (S boxes):** Allow wires to switch between channels (vertical/horizontal). ğŸ”€
        *   **Flexibility (Fs):** Number of other segments a segment entering can connect to. ğŸ­
        *   **Topology:** Crucial for routability even with same Fs. ğŸ—ï¸
        *   **Types:** Planar/Subset (same domain) vs. **Wilton** (any domain, greater flexibility). ğŸŒ

---

## ğŸ›£ï¸ FPGA Architecture Overview (Wire Types) ğŸ§µ

*   Different wire lengths for different connection needs: ğŸ“
    3.  **Single-length lines:** Short connections, span one CLB. ğŸ“
    4.  **Double-length lines:** Moderately long connections, span two CLBs, lower delay. ğŸ“
    5.  **Long lines:** Connecting several CLBs with low skew, suitable for clocks/globals (though clock has dedicated). â±ï¸
*   Increasing flexibility (Fc, Fs, wires per channel) makes routing trivial but **wastes area** and **increases delay** due to more interconnect transistors. ğŸ’¸
*   Router must work within **fixed resources**, managing congestion and potentially requiring placement changes if unroutable after iterations. ğŸš§
*   **Routability detection** is desirable to avoid long unroutable iterations. ğŸ”

---

## ğŸ“š Academic FPGA Model vs. Commercial ğŸ« vs ğŸ¢

*   Academic research often uses a **simplified island style model**. ğŸ“
*   **Reasons:** Based on Xilinx's dominant market share, while other major players (Altera, Actel) use different approaches. ğŸ†
*   **Academic Model Simplifications:** âœ‚ï¸
    *   Logic blocks: 4 inputs, 1 output, all alike (Commercial: 3-7 inputs, â‰¥2 outputs). ğŸ”¢
    *   C box: Pass transistors allowing **input pin doglegs** (Commercial: Multiplexers, no doglegs). ğŸ•
    *   Wire segments: Span only one logic block before terminating (Commercial: Double/Long wires to speed connections and avoid C/S box congestion). ğŸš€

---

## ğŸ§  Routing Problem Phases ğŸ§©

*   Routing is typically divided using **divide and conquer**. âœ‚ï¸
*   **Two Phases:** ğŸ”¢
    1.  **Global Routing:** Balances channel densities, finds coarse path through channels. ğŸŒ
        *   Breaks multi-terminal nets into two-terminal sets. âœ‚ï¸
        *   Considers multiple routes, chooses least congested channel path.
        *   Tracks channel usage to avoid congestion. ğŸ“Š
        *   Optimized by rip up and re-route. â™»ï¸
    2.  **Detailed Routing:** Assigns specific wiring segments (wires, C/S boxes) within the global route's channels. ğŸ”
        *   Constructs a directed graph of routing resources. ğŸ•¸ï¸
        *   Searches for paths, often using **Dijkstra's algorithm** variant. ğŸ›£ï¸
        *   Uses a cost function considering wire usage, distance (Manhattan metric, often relaxed). ğŸ’°
*   **Mixed Routing:** Some algorithms combine phases for higher integration, but less scalable for large circuits. ğŸ¤

---

## ğŸ¤– Detailed Routing (Maze) ğŸ§©

*   **Maze Router:** ğŸ°
    *   Based on **wavefront expansion**. ğŸŒŠ
    *   Finds shortest path between two points, avoiding used resources. ğŸ¯
    *   Iterative process with rip up and re-route to handle congestion. â™»ï¸
    *   **Drawback:** Net ordering dependent. Doesn't consider future nets, a chosen path might block subsequent routes. âš ï¸

---

## ğŸ¤– Detailed Routing (A\*) ğŸ§©

*   **A\* Search Routing:** ğŸŒŸ
    *   Maze routing is a special case of A\*. ğŸ“
    *   Allows tuning the search between: ğŸ›ï¸
        *   **Breadth-First Search (BFS):** Exhaustive, finds best path, can be slow. ğŸ¢
        *   **Depth-First Search (DFS):** Faster, may not find minimum cost path. ğŸ‡
    *   Uses a cost function: `fi = (1 âˆ’ Î±) Ã— (fiâˆ’1 + ci) + Î± Ã— di`. ğŸ“Š
        *   `fi-1`: previous path cost. â®ï¸
        *   `ci`: node cost (current usage, penalizes occupied nodes). âš–ï¸
        *   `di`: estimated cost to destination. ğŸ¯
        *   `Î±`: scaling factor (0=BFS, 1=DFS). ğŸšï¸
*   **Domain Negotiation:** (For planar/subset S boxes) Prioritize routing in less congested track domains based on initial ranking. Modifies cost: `fi = (1 âˆ’ Î±) Ã— (fiâˆ’1 + ci) + Î± Ã— di + rd` (`rd` is domain rank). ğŸ†

---

## ğŸ¤– Detailed Routing (Pathfinder)

*   **Pathfinder:** ğŸ›£ï¸
    *   Based on the Maze router but routes all connections allowing **resource overuse** initially. ğŸ’¦
    *   Iteratively **rips up and re-routes** all nets. â™»ï¸
    *   Cost function penalizes overuse and "history" (past usage). ğŸ“œ
    *   Cost function: `fi = (1 + hn*hfac) Ã— (1 + pn*pfac) + bn,n+1`. ğŸ“Š
        *   `bn,n+1`: bend penalty. â†©ï¸
        *   `pn`: present usage cost. ğŸ’°
        *   `hn`: history (previous usage). ğŸ“œ
        *   `hfac`, `pfac`: weighting factors. âš–ï¸
    *   Process continues until no overuse exists. ğŸ›‘
    *   **Minimizes net ordering problem** compared to Maze. ğŸ‘

---

## âœ¨ State of the Art - VPR (Versatile Place and Route) ğŸ†

*   A versatile **academic router**. ğŸ“
*   Can route island style and row-based FPGAs, allowing configurable architecture details (switch boxes, wire lengths, doglegs). ğŸ› ï¸
*   Can perform global routing or **combined global-detailed routing**. ğŸŒğŸ”
*   Combined router can modify global assignment if detailed routing is difficult. ğŸ”„
*   Based on a modified **Pathfinder algorithm**. ğŸ§­
*   Two main "flavors" targeting different objectives: ğŸ¦
    1.  **Routability-driven:** Primary goal is successful routing with **minimum track count**. Uses a modified cost model heavily penalizing congestion. ğŸš§
    2.  **Timing-driven:** Objective is to increase **circuit speed**. Adds Elmore delay model to cost, routes time-critical nets first. Allows slightly higher track counts for faster results. âš¡

---

## âœ¨ VPR (Continued) - Wavefront Expansion ğŸŒŠ

*   Modification for multi-output nets in maze wavefront. ğŸ”„
*   Global route breaks n-terminal nets into n-1 two-terminal nets. âœ‚ï¸
*   Normal Maze: Empties wavefront after reaching each terminal. ğŸš®
*   **VPR Modification:** Adds reached terminals to the wavefront with cost 0 and continues expansion. â•
*   Allows subsequent terminals of the same net to be reached **much faster**. âš¡

---

## âœ¨ State of the Art - ROAD (Order-Impervious Optimal Detailed Router) ğŸ›£ï¸

*   Based on the **Bump and Refit (B&R)** paradigm instead of rip-out and reroute. ğŸ”„
*   **Idea:** Modify already routed nets when a conflict is found. ğŸ’¡
*   Routes nets one by one; if a conflict occurs and no alternative track exists, conflicting tracks are "bumped" (unrouted). âš ï¸
*   Bumped segments are "refitted"; one may not fit, causing it to be routed elsewhere, possibly bumping other tracks. ğŸ³
*   This propagates bumps until a vacant resource or spare area is found. ğŸ”
*   Uses **depth-first search** for bump propagation; can be time-consuming. â³
*   Claims to be independent of net order because bumping effectively reverses prior decisions. ğŸ”„

---

## âœ¨ ROAD (Continued) ğŸš€

*   Three major enhancements to speed up the B&R search space: ğŸï¸
    1.  **Learning-based search space pruning:** Records unsuccessful bumps; avoids re-attempting isomorphic failed searches. ğŸ“
    2.  **Clique-based search space pruning:** Detects cliques of nets; prunes DFS branches if bumping a net would exceed available tracks needed for the clique. ğŸ‘¥
    3.  **Lookahead transition cost functions:** Estimates which track transitions for a bumped net are most likely to succeed, reducing backtracking. Considers factors like total wirelength and flexibility of bumped nets. ğŸ”®
*   These enhancements prune suboptimal or futile searches **without affecting routing quality**. âœ‚ï¸
*   Speeded up basic B&R by **604 times**, making it feasible for complete detailed routing. âš¡
*   If unroutable, ROAD can **add one track** to the channel to find minimum track solution for the placement. â•

---

## âœ¨ SAT-Based ğŸ”

*   Transforms the routing problem into a **Boolean function**. â—
*   **Two main virtues:** âœ¨
    1.  All paths for all nets are considered **simultaneously** as a set of equations. ğŸ¤
    2.  The Boolean function is satisfiable **IF AND ONLY IF** the design is routable for the given placement/global route. **Formal unroutability detection** is possible if no satisfying assignment exists. ğŸš«
*   Takes global router assignments as input. ğŸ“¥
*   Produces two types of constraints: ğŸ“œ
    *   **Connectivity Constraints:** Ensure continuous path for each net. ğŸ”—
    *   **Exclusivity Constraints:** Ensure nets don't share the same track. ğŸš·
*   Constraints are transformed into **Conjunctive Normal Form (CNF) clauses**.
*   A Boolean SAT solver (like GRASP) attempts to find a satisfying assignment (1s and 0s for track variables). ğŸ”
*   Unlike BDDs, which can be memory-unmanageable without good variable ordering (an NP-complete problem), SAT solvers like GRASP use conflict analysis to prune the search space, trading memory for search time. âš–ï¸

---

## ğŸ“Š Comparison - Unroutability Detection ğŸš«

*   How well do they detect if a design *cannot* be routed? ğŸ¤”
    *   **SAT:** Can **formally prove** unroutability by showing the Boolean function is unsatisfiable. However, this can take a long time as it requires exhaustive search. Heavily relies on the initial global assignment. ğŸ”
    *   **VPR:** Uses a **heuristic** approach. Stops searching after a fixed number of iterations (e.g., 30) and assumes unroutable. Its ability to modify the global assignment can help it find solutions SAT deems unroutable based on the fixed global route. â±ï¸
    *   **ROAD:** Not primarily focused on detection. If it fails to route, it **adds a track** and tries again to find the minimum track solution. â•
*   **Classification:** SAT (Formal Prove) > VPR (Heuristic) > ROAD (None). ğŸ¥‡ğŸ¥ˆğŸ¥‰

---

## â±ï¸ Comparison - Running Time â³

*   How fast are these routers? ğŸï¸
    *   **ROAD:** Generally the fastest. Enhancements make it ~2x faster than VPR routability-driven. âš¡
    *   **VPR Timing-driven:** 2-10x faster than VPR routability-driven. Often faster than ROAD (1-5x). ğŸš€
    *   **VPR Routability-driven:** Slower than ROAD and VPR timing-driven. ğŸ¢
    *   **SAT:** Often the slowest. Benchmarks suggest it can be significantly slower than VPR and ROAD, though hardware differences make direct comparison tricky. Fair comparisons suggest SAT and VPR routability-driven might have similar running times. ğŸŒ
*   **Classification:** VPR timing-driven > ROAD > VPR routability-driven > SAT. ğŸ¥‡ğŸ¥ˆğŸ¥‰ğŸ…

---

## ğŸ“ Comparison - Minimum Track Count ğŸ“Š

*   How efficiently do they use routing resources (minimum wires per channel)?
    *   **VPR Routability-driven:** Designed for this objective, achieves minimum track count on benchmarks. ğŸ¯
    *   **ROAD:** Also achieves the same minimum track count as VPR routability-driven. Its search-based pruning and not adding tracks unless mandatory helps it find the minimum. ğŸ”
    *   **VPR Timing-driven:** Requires ~5% more tracks than ROAD/VPR routability-driven (trade-off for speed). âš–ï¸
    *   **SAT:** Doesn't have a cost function for optimality ("flat" search). Requires ~25% more tracks than ROAD. ğŸ“ˆ
*   **Classification:** VPR routability-driven = ROAD > VPR timing-driven > SAT. ğŸ¥‡=ğŸ¥‡ > ğŸ¥ˆ > ğŸ¥‰

---

## ğŸ’¾ Comparison - Memory Utilization & Circuit Speed ğŸ§ âš¡

*   **Memory Utilization:** Generally correlates with running time. ğŸ“Š
    *   **VPR Timing-driven:** Least memory requirements (fastest). ğŸš€
    *   **ROAD:** Second least memory (faster than VPR routability-driven). ğŸï¸
    *   **VPR Routability-driven:** Third highest memory. ğŸ¢
    *   **SAT:** Highest memory requirements due to simultaneous constraint solving. ğŸ˜
    *   **Classification:** VPR timing-driven < ROAD < VPR routability-driven < SAT. ğŸ¥‡<ğŸ¥ˆ<ğŸ¥‰<ğŸ…
*   **Circuit Speed:** Directly targeted by the algorithm. âš¡
    *   **VPR Timing-driven:** The only router specifically designed to optimize for circuit speed (minimize delay). ğŸ†
    *   **Others (VPR Routability-driven, ROAD, SAT):** Show slower performance and higher delays. ğŸ¢

---

## ğŸŒŸ Summary & Conclusion ğŸ“

*   FPGA routing is a **complex problem** despite fixed resources, requiring satisfaction of multiple constraints. ğŸ¤¯
*   Detail routing is harder than global routing, deeply considering architecture. ğŸ—ï¸
*   The **Maze algorithm** is a historical base, improved by A\* and Pathfinder. ğŸ°
*   **VPR** is a state-of-the-art Pathfinder-based tool with variants for routability or timing. ğŸ†
*   **ROAD** uses the **Bump & Refit** paradigm, overcoming net ordering with enhancements, good trade-off. ğŸ”„
*   **SAT** transforms routing to **Boolean satisfiability**, offering formal unroutability proof but typically slower and higher memory. ğŸ”

---

## ğŸ’¡ Future & Ongoing Research ğŸ”®

*   Other approaches exist (e.g., Just In Time routing, Steiner graphs for performance). ğŸ› ï¸
*   Different approaches offer different perspectives and can refine or be combined with existing algorithms. ğŸ¤
*   As architectures evolve and logic density increases, routing resources become more constrained, keeping FPGA routing an **active research topic**. ğŸ”¥
*   More research needed for SAT approach, perhaps adding cost metrics to improve speed/track count. ğŸ“ˆ

---

class: nord-dark, middle, center

## Q & A ğŸ¤
