digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS:multi_consumer"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 3;
	4 [label="VAR_DECLARE  INPUT"];
	3 -> 4;
	5 [label="IDENTIFIERS:d_in"];
	4 -> 5;
	6 [label="NUMBERS DEC:15"];
	4 -> 6;
	7 [label="NUMBERS DEC:0"];
	4 -> 7;
	16 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 16;
	17 [label="VAR_DECLARE  OUTPUT"];
	16 -> 17;
	18 [label="IDENTIFIERS:d_out_1"];
	17 -> 18;
	19 [label="NUMBERS DEC:15"];
	17 -> 19;
	20 [label="NUMBERS DEC:0"];
	17 -> 20;
	29 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 29;
	30 [label="VAR_DECLARE  OUTPUT"];
	29 -> 30;
	31 [label="IDENTIFIERS:d_out_2"];
	30 -> 31;
	32 [label="NUMBERS DEC:15"];
	30 -> 32;
	33 [label="NUMBERS DEC:0"];
	30 -> 33;
	42 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 42;
	43 [label="VAR_DECLARE  OUTPUT"];
	42 -> 43;
	44 [label="IDENTIFIERS:d_out_4"];
	43 -> 44;
	45 [label="NUMBERS DEC:15"];
	43 -> 45;
	46 [label="NUMBERS DEC:0"];
	43 -> 46;
	55 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 55;
	56 [label="VAR_DECLARE  OUTPUT"];
	55 -> 56;
	57 [label="IDENTIFIERS:d_out_7"];
	56 -> 57;
	58 [label="NUMBERS DEC:15"];
	56 -> 58;
	59 [label="NUMBERS DEC:0"];
	56 -> 59;
	68 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 68;
	69 [label="VAR_DECLARE  INPUT"];
	68 -> 69;
	70 [label="IDENTIFIERS:clock"];
	69 -> 70;
	81 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 81;
	82 [label="VAR_DECLARE  INPUT"];
	81 -> 82;
	83 [label="IDENTIFIERS:rst"];
	82 -> 83;
	94 [label="MODULE_ITEMS"];
	0 -> 94;
	95 [label="VAR_DECLARE_LIST"];
	94 -> 95;
	96 [label="VAR_DECLARE  INPUT"];
	95 -> 96;
	97 [label="IDENTIFIERS:clock"];
	96 -> 97;
	103 [label="VAR_DECLARE_LIST"];
	94 -> 103;
	104 [label="VAR_DECLARE  INPUT"];
	103 -> 104;
	105 [label="IDENTIFIERS:rst"];
	104 -> 105;
	111 [label="VAR_DECLARE_LIST"];
	94 -> 111;
	112 [label="VAR_DECLARE  INPUT"];
	111 -> 112;
	113 [label="IDENTIFIERS:d_in"];
	112 -> 113;
	114 [label="NUMBERS DEC:15"];
	112 -> 114;
	115 [label="NUMBERS DEC:0"];
	112 -> 115;
	119 [label="VAR_DECLARE_LIST"];
	94 -> 119;
	120 [label="VAR_DECLARE  OUTPUT"];
	119 -> 120;
	121 [label="IDENTIFIERS:d_out_1"];
	120 -> 121;
	122 [label="NUMBERS DEC:15"];
	120 -> 122;
	123 [label="NUMBERS DEC:0"];
	120 -> 123;
	127 [label="VAR_DECLARE  OUTPUT"];
	119 -> 127;
	128 [label="IDENTIFIERS:d_out_2"];
	127 -> 128;
	129 [label="NUMBERS DEC:15"];
	127 -> 129;
	130 [label="NUMBERS DEC:0"];
	127 -> 130;
	134 [label="VAR_DECLARE  OUTPUT"];
	119 -> 134;
	135 [label="IDENTIFIERS:d_out_4"];
	134 -> 135;
	136 [label="NUMBERS DEC:15"];
	134 -> 136;
	137 [label="NUMBERS DEC:0"];
	134 -> 137;
	141 [label="VAR_DECLARE  OUTPUT"];
	119 -> 141;
	142 [label="IDENTIFIERS:d_out_7"];
	141 -> 142;
	143 [label="NUMBERS DEC:15"];
	141 -> 143;
	144 [label="NUMBERS DEC:0"];
	141 -> 144;
	148 [label="ASSIGN"];
	94 -> 148;
	149 [label="BLOCKING_STATEMENT"];
	148 -> 149;
	150 [label="IDENTIFIERS:d_out_1"];
	149 -> 150;
	151 [label="BINARY_OPERATION ADD"];
	149 -> 151;
	152 [label="IDENTIFIERS:d_in"];
	151 -> 152;
	153 [label="NUMBERS BIN:1"];
	151 -> 153;
	154 [label="ASSIGN"];
	94 -> 154;
	155 [label="BLOCKING_STATEMENT"];
	154 -> 155;
	156 [label="IDENTIFIERS:d_out_2"];
	155 -> 156;
	157 [label="BINARY_OPERATION ADD"];
	155 -> 157;
	158 [label="IDENTIFIERS:d_in"];
	157 -> 158;
	159 [label="NUMBERS BIN:10"];
	157 -> 159;
	160 [label="ASSIGN"];
	94 -> 160;
	161 [label="BLOCKING_STATEMENT"];
	160 -> 161;
	162 [label="IDENTIFIERS:d_out_4"];
	161 -> 162;
	163 [label="BINARY_OPERATION ADD"];
	161 -> 163;
	164 [label="IDENTIFIERS:d_in"];
	163 -> 164;
	165 [label="NUMBERS BIN:100"];
	163 -> 165;
	166 [label="ASSIGN"];
	94 -> 166;
	167 [label="BLOCKING_STATEMENT"];
	166 -> 167;
	168 [label="IDENTIFIERS:d_out_7"];
	167 -> 168;
	169 [label="BINARY_OPERATION ADD"];
	167 -> 169;
	170 [label="IDENTIFIERS:d_in"];
	169 -> 170;
	171 [label="NUMBERS BIN:111"];
	169 -> 171;
}
