USE ieee.std_logic_unsigned.ALL;

ENTITY registro IS
    PORT (
				clk : IN std_logic;
				E : IN std_logic_vector (7 DOWNTO 0);
				D : IN std_logic_vector ;
				R : IN std_logic_vector ;
				Q : OUT std_logic_vector (7 DOWNTO 0)
    );
END registro;

ARCHITECTURE behavior OF registro IS
BEGIN
    PROCESS (clk, R)
		 BEGIN
			  IF R = '1' THEN
					Q <= (others => '0');
			  ELSIF (clk'event and clk='1') THEN
					IF E = '1' THEN
						Q <= D;
					END IF;
			  END IF;
		 END PROCESS;
END behavior;