ram_32_256_1.v,verilog,xil_defaultlib,../../../../tkf_test_1.srcs/sources_1/ip/ram_32_256_1/sim/ram_32_256_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
