module reg1 (clk);
 input clk;


 BUF_X1 rebuffer5 (.A(net2),
    .Z(net17));
 BUF_X2 rebuffer4 (.A(net13),
    .Z(net15));
 BUF_X2 rebuffer3 (.A(r1q),
    .Z(net13));
 BUF_X4 rebuffer2 (.A(net13),
    .Z(net8));
 BUF_X4 rebuffer1 (.A(net8),
    .Z(net2));
 DFF_X1 r1 (.CK(clk),
    .Q(r1q));
 submodule u1 (.net17_i(net17),
    .net15_i(net15),
    .net8_i(net8),
    .net2_i(net2),
    .r1q(r1q),
    .clk(clk));
endmodule
module submodule (net17_i,
    net15_i,
    net8_i,
    net2_i,
    r1q,
    clk);
 input net17_i;
 input net15_i;
 input net8_i;
 input net2_i;
 input r1q;
 input clk;


 DFF_X1 r10 (.D(net17_i));
 DFF_X1 r11 (.D(net17_i));
 DFF_X1 r12 (.D(net17_i));
 DFF_X1 r2 (.D(u5z),
    .CK(clk));
 DFF_X1 r3 (.D(net8_i),
    .CK(clk));
 DFF_X1 r4 (.D(net8_i),
    .CK(clk));
 DFF_X1 r5 (.D(net2_i),
    .CK(clk));
 DFF_X1 r6 (.D(net15_i),
    .CK(clk));
 DFF_X1 r7 (.D(net8_i),
    .CK(clk));
 DFF_X1 r8 (.D(net8_i));
 DFF_X1 r9 (.D(net17_i));
 BUF_X2 u1 (.A(r1q),
    .Z(u1z));
 BUF_X4 u2 (.A(u1z),
    .Z(u2z));
 BUF_X2 u3 (.A(u2z),
    .Z(u3z));
 BUF_X4 u4 (.A(u3z),
    .Z(u4z));
 BUF_X2 u5 (.A(u4z),
    .Z(u5z));
endmodule
