################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2023/08/30 19:41:24)
# requested at line 3 in /home/liuyunqi/huangtao/ap/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

-uvm
+incdir+build/example/all_kinds/vhead
+incdir+build/example/ip_B/vhead
+incdir+build/example/mem_B/vhead
+incdir+build/example/reg_bank_table/vhead
+incdir+build/example/reg_multifile_test/vhead
+incdir+build/example/top/vhead

### AUTOCONFIG WARNING: Multiple incdir candidates.
# The following includes have multiple incdir candidates:
#`include "addr_address_space_test.vh" in all.vh (/home/liuyunqi/huangtao/ap/build/example/address_space_test/vhead/all.vh)
#`include "addr_reg_bank_tables_3.vh" in all.vh (/home/liuyunqi/huangtao/ap/build/example/address_space_test/vhead/all.vh)
#`include "addr_reg_bank_tables_4.vh" in all.vh (/home/liuyunqi/huangtao/ap/build/example/address_space_test/vhead/all.vh)
#`include "addr_address_space_test.vh" in all.vh (/home/liuyunqi/huangtao/ap/build/test/address_space_test/vhead/all.vh)
#`include "addr_reg_bank_tables_3.vh" in all.vh (/home/liuyunqi/huangtao/ap/build/test/address_space_test/vhead/all.vh)
#`include "addr_reg_bank_tables_4.vh" in all.vh (/home/liuyunqi/huangtao/ap/build/test/address_space_test/vhead/all.vh)
# The list of incdir candidates is:
+incdir+build/example/address_space_test/vhead
# +incdir+build/test/address_space_test/vhead

+incdir+build/test/external/vhead
+incdir+build/test/reg_bank_A/vhead
+incdir+build/test/sw_no_read/vhead
+incdir+build/test/sw_no_write/vhead
+incdir+build/test/sw_read_clean/vhead

### AUTOCONFIG WARNING: Multiple incdir candidates.
# The following includes have multiple incdir candidates:
#`include "addr_reg_bank_tables.vh" in all.vh (/home/liuyunqi/huangtao/ap/build/example/reg_bank_tables/vhead/all.vh)
#`include "addr_reg_bank_tables.vh" in all.vh (/home/liuyunqi/huangtao/ap/build/test/reg_bank_tables/vhead/all.vh)
#`include "addr_reg_bank_tables.vh" in all.vh (/home/liuyunqi/huangtao/ap/dv/reg_bank_tables/vhead/all.vh)
# The list of incdir candidates is:
+incdir+build/example/reg_bank_tables/vhead
# +incdir+build/test/reg_bank_tables/vhead
# +incdir+dv/reg_bank_tables/vhead

### AUTOCONFIG WARNING: Multiple incdir candidates.
# The following includes have multiple incdir candidates:
#`include "ral_block_reg_bank_tables.sv" in tb.sv (/home/liuyunqi/huangtao/ap/dv/tb.sv)
# The list of incdir candidates is:
+incdir+dv/reg_bank_tables/ral_model
# +incdir+build/example/reg_bank_tables/ral_model
# +incdir+build/test/reg_bank_tables/ral_model

### AUTOCONFIG WARNING: Multiple incdir candidates.
# The following includes have multiple incdir candidates:
#`include "yuu_apb_base_case.sv" in tb.sv (/home/liuyunqi/huangtao/ap/dv/tb.sv)
#`include "yuu_apb_ral_case.sv" in yuu_apb_base_case.sv (/home/liuyunqi/huangtao/ap/dv/test/yuu_apb_base_case.sv)
# The list of incdir candidates is:
+incdir+dv/test
# +incdir+dv/uvc/yuu_apb/test

+incdir+dv/uvc/yuu_amba/include
+incdir+dv/uvc/yuu_amba/src/sv
+incdir+dv/uvc/yuu_apb/include
+incdir+dv/uvc/yuu_apb/src/sv/yuu_apb_common
+incdir+dv/uvc/yuu_apb/src/sv/yuu_apb_env
+incdir+dv/uvc/yuu_apb/src/sv/yuu_apb_master
+incdir+dv/uvc/yuu_apb/src/sv/yuu_apb_slave
+incdir+dv/uvc/yuu_apb/test
+incdir+dv/uvc/yuu_common/src/sv

### AUTOCONFIG WARNING: Missing macro definitions
# The following macros are used but not defined:
# +define+uvm_object_untils
# +define+UVM_REG_INTERNAL_REG
# +define+UVM_REG_EXTERNAL_REG
# +define+UVM_REG_SW_NO_WRITE_REG_1
# +define+UVM_REG_SW_NO_READ_REG_1
# +define+UVM_REG_READ_CLEAN_REG_1
# +define+UVM_REG_SW_NO_WRITE_REG_2
# +define+UVM_REG_SW_NO_READ_REG_2
# +define+UVM_REG_READ_CLEAN_REG_2
# +define+UVM_REG_SW_NO_WRITE_REG_3
# +define+UVM_REG_SW_NO_READ_REG_3
# +define+UVM_REG_READ_CLEAN_REG_3
# +define+UVM_REG_SW_NO_WRITE_REG_4
# +define+UVM_REG_SW_NO_READ_REG_4
# +define+UVM_REG_READ_CLEAN_REG_4
# +define+UVM_REG_SW_NO_WRITE_REG_5
# +define+UVM_REG_REG0
# +define+UVM_REG_REG1
# +define+UVM_REG_REG3
# +define+UVM_REG_INTERNAL_REG_2

# Available `ifdef / `ifndef controls:
# +define+YUU_UVM

build/example/mem_B/ral_model/ral_block_demo_0.sv
build/example/mem_B/ral_model/ral_block_demo_1.sv
dv/uvc/yuu_common/include/yuu_common_pkg.sv
dv/uvc/yuu_amba/include/yuu_amba_pkg.sv
dv/uvc/yuu_apb/include/yuu_apb_pkg.sv
dv/tb.sv
build/example/reg_multifile_test/ral_model/ral_block_reg_multifile_test.sv
build/example/address_space_test/ral_model/ral_block_reg_bank_tables_3.sv
build/example/address_space_test/ral_model/ral_block_reg_bank_tables_4.sv
build/example/all_kinds/ral_model/ral_block_all_kinds.sv
build/example/ip_B/ral_model/ral_block_rb0.sv
build/example/ip_B/ral_model/ral_block_rb1.sv
build/example/reg_bank_table/ral_model/ral_block_reg_bank_table.sv
build/example/top/ral_model/ral_block_reg.sv
build/test/address_space_test/ral_model/ral_block_reg_bank_tables_3.sv
build/test/address_space_test/ral_model/ral_block_reg_bank_tables_4.sv
build/test/external/ral_model/ral_block_external.sv
build/test/reg_bank_A/ral_model/ral_block_reg_bank_A.sv
build/test/reg_bank_tables/ral_model/ral_block_reg_bank_tables.sv
build/test/sw_no_read/ral_model/ral_block_sw_no_read.sv
build/test/sw_no_write/ral_model/ral_block_sw_no_write.sv
build/test/sw_read_clean/ral_model/ral_block_sw_read_clean.sv
dv/uvc/yuu_apb/test/yuu_apb_b2b_case.sv
dv/uvc/yuu_apb/test/yuu_apb_direct_case.sv
dv/uvc/yuu_apb/test/yuu_apb_reset_case.sv
build/example/mem_B/ral_model/ral_block_demo_2.sv
dv/test/yuu_apb_base_case.sv
dv/test/yuu_apb_ral_case.sv
dv/reg_bank_tables/ral_model/ral_block_reg_bank_tables.sv
dv/uvc/yuu_amba/sim/top.sv
address_planner/uhdl/docs/example/case_import_v/adder.v
address_planner/uhdl/docs/example/case_import_v/adder_param.v
address_planner/uhdl/slang_test/test.v
address_planner/uhdl/test/verilog/module1.v
address_planner/uhdl/top/top.v
bak/common/fanout.sv
bak/common/merge.sv
build/example/all_kinds/rtl/RegSpaceAPB_cfg_all_kinds/RegSpaceAPB_cfg_all_kinds.v
build/example/all_kinds/rtl/RegSpaceAPB_cfg_all_kinds/RegSpaceBase_cfg_all_kinds.v
build/example/all_kinds/vhead/all.vh
build/example/reg_bank_table/rtl/RegSpaceAPB_cfg_reg_bank_table/RegSpaceAPB_cfg_reg_bank_table.v
build/example/reg_bank_table/rtl/RegSpaceAPB_cfg_reg_bank_table/RegSpaceBase_cfg_reg_bank_table.v
build/example/reg_bank_table/vhead/all.vh
build/example/reg_bank_tables/rtl/RegSpaceAPB_cfg_reg_bank_tables/RegSpaceAPB_cfg_reg_bank_tables.v
build/example/reg_bank_tables/rtl/RegSpaceAPB_cfg_reg_bank_tables/RegSpaceBase_cfg_reg_bank_tables.v
build/example/reg_bank_tables/vhead/all.vh
build/example/reg_multifile_test/rtl/RegSpaceAPB_cfg_reg_multifile_test/RegSpaceAPB_cfg_reg_multifile_test.v
build/example/reg_multifile_test/rtl/RegSpaceAPB_cfg_reg_multifile_test/RegSpaceBase_cfg_reg_multifile_test.v
build/example/reg_multifile_test/vhead/all.vh
build/test/address_space_test/vhead/addr_reg_bank_tables_3.vh
build/test/address_space_test/vhead/addr_reg_bank_tables_4.vh
build/test/external/rtl/RegSpaceAPB_cfg_external/RegSpaceAPB_cfg_external.v
build/test/external/rtl/RegSpaceAPB_cfg_external/RegSpaceBase_cfg_external.v
build/test/external/rtl/RegSpaceBase_cfg_external/RegSpaceBase_cfg_external.v
build/test/external/vhead/all.vh
build/test/reg_bank_A/rtl/RegSpaceAPB_cfg_reg_bank_A/RegSpaceAPB_cfg_reg_bank_A.v
build/test/reg_bank_A/rtl/RegSpaceAPB_cfg_reg_bank_A/RegSpaceBase_cfg_reg_bank_A.v
build/test/reg_bank_A/vhead/all.vh
build/test/reg_bank_tables/rtl/RegSpaceAPB_cfg_reg_bank_tables/RegSpaceAPB_cfg_reg_bank_tables.v
build/test/reg_bank_tables/rtl/RegSpaceAPB_cfg_reg_bank_tables/RegSpaceBase_cfg_reg_bank_tables.v
build/test/reg_bank_tables/vhead/addr_reg_bank_tables.vh
build/test/reg_bank_tables/vhead/all.vh
build/test/sw_no_read/rtl/RegSpaceAPB_cfg_sw_no_read/RegSpaceAPB_cfg_sw_no_read.v
build/test/sw_no_read/rtl/RegSpaceAPB_cfg_sw_no_read/RegSpaceBase_cfg_sw_no_read.v
build/test/sw_no_read/rtl/RegSpaceBase_cfg_sw_no_read/RegSpaceBase_cfg_sw_no_read.v
build/test/sw_no_read/vhead/all.vh
build/test/sw_no_write/rtl/RegSpaceAPB_cfg_sw_no_write/RegSpaceAPB_cfg_sw_no_write.v
build/test/sw_no_write/rtl/RegSpaceAPB_cfg_sw_no_write/RegSpaceBase_cfg_sw_no_write.v
build/test/sw_no_write/rtl/RegSpaceBase_cfg_sw_no_write/RegSpaceBase_cfg_sw_no_write.v
build/test/sw_no_write/vhead/all.vh
build/test/sw_read_clean/rtl/RegSpaceAPB_cfg_sw_read_clean/RegSpaceAPB_cfg_sw_read_clean.v
build/test/sw_read_clean/rtl/RegSpaceAPB_cfg_sw_read_clean/RegSpaceBase_cfg_sw_read_clean.v
build/test/sw_read_clean/rtl/RegSpaceBase_cfg_sw_read_clean/RegSpaceBase_cfg_sw_read_clean.v
build/test/sw_read_clean/vhead/all.vh
dv/reg_bank_tables/rtl/RegSpaceAPB_cfg_reg_bank_tables/RegSpaceAPB_cfg_reg_bank_tables.v
dv/reg_bank_tables/rtl/RegSpaceAPB_cfg_reg_bank_tables/RegSpaceBase_cfg_reg_bank_tables.v
dv/reg_bank_tables/vhead/addr_reg_bank_tables.vh
dv/reg_bank_tables/vhead/all.vh
dv/uvc/yuu_apb/sim/top.sv
build/example/address_space_test/vhead/all.vh
build/example/ip_B/vhead/all.vh
build/example/mem_B/vhead/all.vh
build/example/top/vhead/addr_ip_B.vh
build/test/address_space_test/vhead/addr_address_space_test.vh
build/test/address_space_test/vhead/all.vh
build/example/top/vhead/all.vh

