[Inputs]
ready
=instr[15:0]=
=flags[3:0]=
[Outputs]
branch
ret
loadPC
push
op_stack
wr_to_data_mem
reg_from_mem
wr_X
wr_Y
wr_ACC
save_flags
=opsel[4:0]=
=sel_srcA[1:0]=
=sel_srcB[1:0]=
=data_addr_sel[1:0]=
=mem_data_wr_sel[1:0]=
[BiDir]
[ATTRIBUTES]
VeriModel controlUnit

