// Seed: 130231860
module module_0 (
    output logic id_0
);
  parameter id_2 = -1;
  bit id_3;
  initial begin : LABEL_0
    id_3 = id_3;
  end
  assign id_3 = 1;
  always
    if (-1) id_3 = id_3;
    else id_0 = 1;
  parameter id_4 = id_2[-1];
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri0 id_2,
    input tri id_3,
    inout tri id_4
    , id_46,
    input tri0 id_5,
    output uwire id_6,
    output tri1 id_7,
    input supply0 id_8,
    input uwire id_9,
    input supply0 id_10,
    output tri1 id_11,
    input supply0 id_12,
    input tri id_13,
    input tri1 id_14,
    output tri id_15,
    input wor id_16,
    input tri id_17,
    output wand id_18,
    output tri0 id_19,
    input tri id_20,
    output wor id_21,
    input supply1 id_22,
    input supply0 id_23,
    output wor id_24,
    input tri0 id_25,
    input wand id_26,
    output wire id_27,
    input supply0 id_28,
    input tri0 id_29,
    input wire id_30,
    input supply1 id_31,
    input tri1 id_32,
    output tri id_33,
    input wand id_34,
    output wor id_35,
    input tri1 id_36,
    output logic id_37,
    input uwire id_38
    , id_47,
    input supply0 id_39,
    output supply0 id_40,
    input supply1 id_41,
    output supply1 id_42,
    input wor id_43,
    input tri0 id_44
    , id_48
);
  logic id_49;
  always begin : LABEL_0
    $signed(86);
    ;
    id_48 <= 1;
    id_37 <= id_47;
  end
  wire id_50;
  module_0 modCall_1 (id_37);
  assign modCall_1.id_3 = 0;
  assign id_18 = id_25;
endmodule
