--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf nexys3.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8451089 paths analyzed, 320 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.086ns.
--------------------------------------------------------------------------------

Paths for end point g0/rgb_now_3 (SLICE_X6Y17.A5), 430112 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               g0/rbar_y_2 (FF)
  Destination:          g0/rgb_now_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.030ns (Levels of Logic = 12)
  Clock Path Skew:      -0.021ns (0.369 - 0.390)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: g0/rbar_y_2 to g0/rgb_now_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.DQ        Tcko                  0.391   g0/rbar_y<2>
                                                       g0/rbar_y_2
    SLICE_X4Y8.B3        net (fanout=5)        0.865   g0/rbar_y<2>
    SLICE_X4Y8.COUT      Topcyb                0.375   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_lut<1>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.BMUX      Tcinb                 0.222   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.A6       net (fanout=1)        0.732   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.COUT     Topcya                0.395   g0/Mmux_n0307_rs_cy<3>
                                                       g0/Mmux_n0307_rs_lut<0>
                                                       g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.BMUX     Tcinb                 0.260   g0/Mmux_n0307_rs_cy<7>
                                                       g0/Mmux_n0307_rs_cy<7>
    SLICE_X0Y8.C3        net (fanout=17)       0.744   g0/Madd_rbar_y[10]_GND_6_o_add_17_OUT_lut<5>
    SLICE_X0Y8.COUT      Topcyc                0.295   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_lut<2>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.BMUX      Tcinb                 0.222   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B6        net (fanout=57)       0.794   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B         Tilo                  0.259   g0/rbar_y<6>
                                                       g0/Mmux_rbar_y[10]_rbar_y[10]_mux_64_OUT61
    SLICE_X2Y9.AX        net (fanout=2)        0.767   g0/rbar_y[10]_rbar_y[10]_mux_64_OUT<4>
    SLICE_X2Y9.COUT      Taxcy                 0.199   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.CIN      net (fanout=1)        0.003   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.DMUX     Tcind                 0.302   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_xor<11>
    SLICE_X4Y11.B4       net (fanout=1)        0.842   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
    SLICE_X4Y11.BMUX     Topbb                 0.440   g0/GND_6_o_GND_6_o_LessThan_91_o
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_lut<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_cy<5>
    SLICE_X4Y17.C5       net (fanout=1)        0.793   g0/GND_6_o_GND_6_o_LessThan_91_o
    SLICE_X4Y17.CMUX     Topcc                 0.374   g0/GND_6_o_GND_6_o_AND_18_o
                                                       g0/GND_6_o_GND_6_o_AND_18_o_lut
                                                       g0/GND_6_o_GND_6_o_AND_18_o_cy
    SLICE_X6Y17.A5       net (fanout=7)        0.458   g0/GND_6_o_GND_6_o_AND_18_o
    SLICE_X6Y17.CLK      Tas                   0.289   g0/rgb_now<5>
                                                       g0/GND_6_o_GND_6_o_mux_110_OUT<3>1
                                                       g0/rgb_now_3
    -------------------------------------------------  ---------------------------
    Total                                     10.030ns (4.023ns logic, 6.007ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               g0/rbar_y_2 (FF)
  Destination:          g0/rgb_now_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.026ns (Levels of Logic = 12)
  Clock Path Skew:      -0.021ns (0.369 - 0.390)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: g0/rbar_y_2 to g0/rgb_now_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.DQ        Tcko                  0.391   g0/rbar_y<2>
                                                       g0/rbar_y_2
    SLICE_X4Y8.B3        net (fanout=5)        0.865   g0/rbar_y<2>
    SLICE_X4Y8.COUT      Topcyb                0.375   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_lut<1>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.BMUX      Tcinb                 0.222   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.A6       net (fanout=1)        0.732   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.COUT     Topcya                0.395   g0/Mmux_n0307_rs_cy<3>
                                                       g0/Mmux_n0307_rs_lut<0>
                                                       g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.BMUX     Tcinb                 0.260   g0/Mmux_n0307_rs_cy<7>
                                                       g0/Mmux_n0307_rs_cy<7>
    SLICE_X0Y8.C3        net (fanout=17)       0.744   g0/Madd_rbar_y[10]_GND_6_o_add_17_OUT_lut<5>
    SLICE_X0Y8.COUT      Topcyc                0.291   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_lutdi2
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.BMUX      Tcinb                 0.222   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B6        net (fanout=57)       0.794   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B         Tilo                  0.259   g0/rbar_y<6>
                                                       g0/Mmux_rbar_y[10]_rbar_y[10]_mux_64_OUT61
    SLICE_X2Y9.AX        net (fanout=2)        0.767   g0/rbar_y[10]_rbar_y[10]_mux_64_OUT<4>
    SLICE_X2Y9.COUT      Taxcy                 0.199   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.CIN      net (fanout=1)        0.003   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.DMUX     Tcind                 0.302   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_xor<11>
    SLICE_X4Y11.B4       net (fanout=1)        0.842   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
    SLICE_X4Y11.BMUX     Topbb                 0.440   g0/GND_6_o_GND_6_o_LessThan_91_o
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_lut<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_cy<5>
    SLICE_X4Y17.C5       net (fanout=1)        0.793   g0/GND_6_o_GND_6_o_LessThan_91_o
    SLICE_X4Y17.CMUX     Topcc                 0.374   g0/GND_6_o_GND_6_o_AND_18_o
                                                       g0/GND_6_o_GND_6_o_AND_18_o_lut
                                                       g0/GND_6_o_GND_6_o_AND_18_o_cy
    SLICE_X6Y17.A5       net (fanout=7)        0.458   g0/GND_6_o_GND_6_o_AND_18_o
    SLICE_X6Y17.CLK      Tas                   0.289   g0/rgb_now<5>
                                                       g0/GND_6_o_GND_6_o_mux_110_OUT<3>1
                                                       g0/rgb_now_3
    -------------------------------------------------  ---------------------------
    Total                                     10.026ns (4.019ns logic, 6.007ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               g0/rbar_y_2 (FF)
  Destination:          g0/rgb_now_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.001ns (Levels of Logic = 12)
  Clock Path Skew:      -0.021ns (0.369 - 0.390)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: g0/rbar_y_2 to g0/rgb_now_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.DQ        Tcko                  0.391   g0/rbar_y<2>
                                                       g0/rbar_y_2
    SLICE_X4Y8.B3        net (fanout=5)        0.865   g0/rbar_y<2>
    SLICE_X4Y8.COUT      Topcyb                0.375   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_lut<1>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.BMUX      Tcinb                 0.222   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.A6       net (fanout=1)        0.732   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.COUT     Topcya                0.395   g0/Mmux_n0307_rs_cy<3>
                                                       g0/Mmux_n0307_rs_lut<0>
                                                       g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.BMUX     Tcinb                 0.260   g0/Mmux_n0307_rs_cy<7>
                                                       g0/Mmux_n0307_rs_cy<7>
    SLICE_X0Y8.C3        net (fanout=17)       0.744   g0/Madd_rbar_y[10]_GND_6_o_add_17_OUT_lut<5>
    SLICE_X0Y8.COUT      Topcyc                0.295   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_lut<2>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.BMUX      Tcinb                 0.222   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B6        net (fanout=57)       0.794   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B         Tilo                  0.259   g0/rbar_y<6>
                                                       g0/Mmux_rbar_y[10]_rbar_y[10]_mux_64_OUT61
    SLICE_X2Y9.AX        net (fanout=2)        0.767   g0/rbar_y[10]_rbar_y[10]_mux_64_OUT<4>
    SLICE_X2Y9.COUT      Taxcy                 0.199   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.CIN      net (fanout=1)        0.003   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.DMUX     Tcind                 0.302   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_xor<11>
    SLICE_X4Y11.B4       net (fanout=1)        0.842   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
    SLICE_X4Y11.BMUX     Topbb                 0.411   g0/GND_6_o_GND_6_o_LessThan_91_o
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_lutdi5
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_cy<5>
    SLICE_X4Y17.C5       net (fanout=1)        0.793   g0/GND_6_o_GND_6_o_LessThan_91_o
    SLICE_X4Y17.CMUX     Topcc                 0.374   g0/GND_6_o_GND_6_o_AND_18_o
                                                       g0/GND_6_o_GND_6_o_AND_18_o_lut
                                                       g0/GND_6_o_GND_6_o_AND_18_o_cy
    SLICE_X6Y17.A5       net (fanout=7)        0.458   g0/GND_6_o_GND_6_o_AND_18_o
    SLICE_X6Y17.CLK      Tas                   0.289   g0/rgb_now<5>
                                                       g0/GND_6_o_GND_6_o_mux_110_OUT<3>1
                                                       g0/rgb_now_3
    -------------------------------------------------  ---------------------------
    Total                                     10.001ns (3.994ns logic, 6.007ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point g0/rgb_now_6 (SLICE_X7Y17.A5), 430112 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               g0/rbar_y_2 (FF)
  Destination:          g0/rgb_now_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.028ns (Levels of Logic = 12)
  Clock Path Skew:      -0.021ns (0.369 - 0.390)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: g0/rbar_y_2 to g0/rgb_now_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.DQ        Tcko                  0.391   g0/rbar_y<2>
                                                       g0/rbar_y_2
    SLICE_X4Y8.B3        net (fanout=5)        0.865   g0/rbar_y<2>
    SLICE_X4Y8.COUT      Topcyb                0.375   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_lut<1>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.BMUX      Tcinb                 0.222   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.A6       net (fanout=1)        0.732   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.COUT     Topcya                0.395   g0/Mmux_n0307_rs_cy<3>
                                                       g0/Mmux_n0307_rs_lut<0>
                                                       g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.BMUX     Tcinb                 0.260   g0/Mmux_n0307_rs_cy<7>
                                                       g0/Mmux_n0307_rs_cy<7>
    SLICE_X0Y8.C3        net (fanout=17)       0.744   g0/Madd_rbar_y[10]_GND_6_o_add_17_OUT_lut<5>
    SLICE_X0Y8.COUT      Topcyc                0.295   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_lut<2>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.BMUX      Tcinb                 0.222   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B6        net (fanout=57)       0.794   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B         Tilo                  0.259   g0/rbar_y<6>
                                                       g0/Mmux_rbar_y[10]_rbar_y[10]_mux_64_OUT61
    SLICE_X2Y9.AX        net (fanout=2)        0.767   g0/rbar_y[10]_rbar_y[10]_mux_64_OUT<4>
    SLICE_X2Y9.COUT      Taxcy                 0.199   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.CIN      net (fanout=1)        0.003   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.DMUX     Tcind                 0.302   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_xor<11>
    SLICE_X4Y11.B4       net (fanout=1)        0.842   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
    SLICE_X4Y11.BMUX     Topbb                 0.440   g0/GND_6_o_GND_6_o_LessThan_91_o
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_lut<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_cy<5>
    SLICE_X4Y17.C5       net (fanout=1)        0.793   g0/GND_6_o_GND_6_o_LessThan_91_o
    SLICE_X4Y17.CMUX     Topcc                 0.374   g0/GND_6_o_GND_6_o_AND_18_o
                                                       g0/GND_6_o_GND_6_o_AND_18_o_lut
                                                       g0/GND_6_o_GND_6_o_AND_18_o_cy
    SLICE_X7Y17.A5       net (fanout=7)        0.423   g0/GND_6_o_GND_6_o_AND_18_o
    SLICE_X7Y17.CLK      Tas                   0.322   g0/rgb_now<2>
                                                       g0/Mmux_GND_6_o_GND_6_o_mux_110_OUT71
                                                       g0/rgb_now_6
    -------------------------------------------------  ---------------------------
    Total                                     10.028ns (4.056ns logic, 5.972ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               g0/rbar_y_2 (FF)
  Destination:          g0/rgb_now_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.024ns (Levels of Logic = 12)
  Clock Path Skew:      -0.021ns (0.369 - 0.390)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: g0/rbar_y_2 to g0/rgb_now_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.DQ        Tcko                  0.391   g0/rbar_y<2>
                                                       g0/rbar_y_2
    SLICE_X4Y8.B3        net (fanout=5)        0.865   g0/rbar_y<2>
    SLICE_X4Y8.COUT      Topcyb                0.375   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_lut<1>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.BMUX      Tcinb                 0.222   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.A6       net (fanout=1)        0.732   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.COUT     Topcya                0.395   g0/Mmux_n0307_rs_cy<3>
                                                       g0/Mmux_n0307_rs_lut<0>
                                                       g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.BMUX     Tcinb                 0.260   g0/Mmux_n0307_rs_cy<7>
                                                       g0/Mmux_n0307_rs_cy<7>
    SLICE_X0Y8.C3        net (fanout=17)       0.744   g0/Madd_rbar_y[10]_GND_6_o_add_17_OUT_lut<5>
    SLICE_X0Y8.COUT      Topcyc                0.291   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_lutdi2
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.BMUX      Tcinb                 0.222   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B6        net (fanout=57)       0.794   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B         Tilo                  0.259   g0/rbar_y<6>
                                                       g0/Mmux_rbar_y[10]_rbar_y[10]_mux_64_OUT61
    SLICE_X2Y9.AX        net (fanout=2)        0.767   g0/rbar_y[10]_rbar_y[10]_mux_64_OUT<4>
    SLICE_X2Y9.COUT      Taxcy                 0.199   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.CIN      net (fanout=1)        0.003   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.DMUX     Tcind                 0.302   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_xor<11>
    SLICE_X4Y11.B4       net (fanout=1)        0.842   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
    SLICE_X4Y11.BMUX     Topbb                 0.440   g0/GND_6_o_GND_6_o_LessThan_91_o
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_lut<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_cy<5>
    SLICE_X4Y17.C5       net (fanout=1)        0.793   g0/GND_6_o_GND_6_o_LessThan_91_o
    SLICE_X4Y17.CMUX     Topcc                 0.374   g0/GND_6_o_GND_6_o_AND_18_o
                                                       g0/GND_6_o_GND_6_o_AND_18_o_lut
                                                       g0/GND_6_o_GND_6_o_AND_18_o_cy
    SLICE_X7Y17.A5       net (fanout=7)        0.423   g0/GND_6_o_GND_6_o_AND_18_o
    SLICE_X7Y17.CLK      Tas                   0.322   g0/rgb_now<2>
                                                       g0/Mmux_GND_6_o_GND_6_o_mux_110_OUT71
                                                       g0/rgb_now_6
    -------------------------------------------------  ---------------------------
    Total                                     10.024ns (4.052ns logic, 5.972ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               g0/rbar_y_2 (FF)
  Destination:          g0/rgb_now_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.999ns (Levels of Logic = 12)
  Clock Path Skew:      -0.021ns (0.369 - 0.390)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: g0/rbar_y_2 to g0/rgb_now_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.DQ        Tcko                  0.391   g0/rbar_y<2>
                                                       g0/rbar_y_2
    SLICE_X4Y8.B3        net (fanout=5)        0.865   g0/rbar_y<2>
    SLICE_X4Y8.COUT      Topcyb                0.375   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_lut<1>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.BMUX      Tcinb                 0.222   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.A6       net (fanout=1)        0.732   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.COUT     Topcya                0.395   g0/Mmux_n0307_rs_cy<3>
                                                       g0/Mmux_n0307_rs_lut<0>
                                                       g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.BMUX     Tcinb                 0.260   g0/Mmux_n0307_rs_cy<7>
                                                       g0/Mmux_n0307_rs_cy<7>
    SLICE_X0Y8.C3        net (fanout=17)       0.744   g0/Madd_rbar_y[10]_GND_6_o_add_17_OUT_lut<5>
    SLICE_X0Y8.COUT      Topcyc                0.295   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_lut<2>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.BMUX      Tcinb                 0.222   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B6        net (fanout=57)       0.794   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B         Tilo                  0.259   g0/rbar_y<6>
                                                       g0/Mmux_rbar_y[10]_rbar_y[10]_mux_64_OUT61
    SLICE_X2Y9.AX        net (fanout=2)        0.767   g0/rbar_y[10]_rbar_y[10]_mux_64_OUT<4>
    SLICE_X2Y9.COUT      Taxcy                 0.199   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.CIN      net (fanout=1)        0.003   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.DMUX     Tcind                 0.302   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_xor<11>
    SLICE_X4Y11.B4       net (fanout=1)        0.842   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
    SLICE_X4Y11.BMUX     Topbb                 0.411   g0/GND_6_o_GND_6_o_LessThan_91_o
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_lutdi5
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_cy<5>
    SLICE_X4Y17.C5       net (fanout=1)        0.793   g0/GND_6_o_GND_6_o_LessThan_91_o
    SLICE_X4Y17.CMUX     Topcc                 0.374   g0/GND_6_o_GND_6_o_AND_18_o
                                                       g0/GND_6_o_GND_6_o_AND_18_o_lut
                                                       g0/GND_6_o_GND_6_o_AND_18_o_cy
    SLICE_X7Y17.A5       net (fanout=7)        0.423   g0/GND_6_o_GND_6_o_AND_18_o
    SLICE_X7Y17.CLK      Tas                   0.322   g0/rgb_now<2>
                                                       g0/Mmux_GND_6_o_GND_6_o_mux_110_OUT71
                                                       g0/rgb_now_6
    -------------------------------------------------  ---------------------------
    Total                                      9.999ns (4.027ns logic, 5.972ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point g0/rgb_now_1 (SLICE_X5Y16.C5), 430112 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               g0/rbar_y_2 (FF)
  Destination:          g0/rgb_now_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.974ns (Levels of Logic = 12)
  Clock Path Skew:      -0.017ns (0.373 - 0.390)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: g0/rbar_y_2 to g0/rgb_now_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.DQ        Tcko                  0.391   g0/rbar_y<2>
                                                       g0/rbar_y_2
    SLICE_X4Y8.B3        net (fanout=5)        0.865   g0/rbar_y<2>
    SLICE_X4Y8.COUT      Topcyb                0.375   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_lut<1>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.BMUX      Tcinb                 0.222   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.A6       net (fanout=1)        0.732   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.COUT     Topcya                0.395   g0/Mmux_n0307_rs_cy<3>
                                                       g0/Mmux_n0307_rs_lut<0>
                                                       g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.BMUX     Tcinb                 0.260   g0/Mmux_n0307_rs_cy<7>
                                                       g0/Mmux_n0307_rs_cy<7>
    SLICE_X0Y8.C3        net (fanout=17)       0.744   g0/Madd_rbar_y[10]_GND_6_o_add_17_OUT_lut<5>
    SLICE_X0Y8.COUT      Topcyc                0.295   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_lut<2>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.BMUX      Tcinb                 0.222   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B6        net (fanout=57)       0.794   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B         Tilo                  0.259   g0/rbar_y<6>
                                                       g0/Mmux_rbar_y[10]_rbar_y[10]_mux_64_OUT61
    SLICE_X2Y9.AX        net (fanout=2)        0.767   g0/rbar_y[10]_rbar_y[10]_mux_64_OUT<4>
    SLICE_X2Y9.COUT      Taxcy                 0.199   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.CIN      net (fanout=1)        0.003   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.DMUX     Tcind                 0.302   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_xor<11>
    SLICE_X4Y11.B4       net (fanout=1)        0.842   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
    SLICE_X4Y11.BMUX     Topbb                 0.440   g0/GND_6_o_GND_6_o_LessThan_91_o
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_lut<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_cy<5>
    SLICE_X4Y17.C5       net (fanout=1)        0.793   g0/GND_6_o_GND_6_o_LessThan_91_o
    SLICE_X4Y17.CMUX     Topcc                 0.374   g0/GND_6_o_GND_6_o_AND_18_o
                                                       g0/GND_6_o_GND_6_o_AND_18_o_lut
                                                       g0/GND_6_o_GND_6_o_AND_18_o_cy
    SLICE_X5Y16.C5       net (fanout=7)        0.369   g0/GND_6_o_GND_6_o_AND_18_o
    SLICE_X5Y16.CLK      Tas                   0.322   g0/rgb_now<1>
                                                       g0/GND_6_o_GND_6_o_mux_110_OUT<1>1
                                                       g0/rgb_now_1
    -------------------------------------------------  ---------------------------
    Total                                      9.974ns (4.056ns logic, 5.918ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               g0/rbar_y_2 (FF)
  Destination:          g0/rgb_now_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.970ns (Levels of Logic = 12)
  Clock Path Skew:      -0.017ns (0.373 - 0.390)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: g0/rbar_y_2 to g0/rgb_now_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.DQ        Tcko                  0.391   g0/rbar_y<2>
                                                       g0/rbar_y_2
    SLICE_X4Y8.B3        net (fanout=5)        0.865   g0/rbar_y<2>
    SLICE_X4Y8.COUT      Topcyb                0.375   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_lut<1>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.BMUX      Tcinb                 0.222   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.A6       net (fanout=1)        0.732   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.COUT     Topcya                0.395   g0/Mmux_n0307_rs_cy<3>
                                                       g0/Mmux_n0307_rs_lut<0>
                                                       g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.BMUX     Tcinb                 0.260   g0/Mmux_n0307_rs_cy<7>
                                                       g0/Mmux_n0307_rs_cy<7>
    SLICE_X0Y8.C3        net (fanout=17)       0.744   g0/Madd_rbar_y[10]_GND_6_o_add_17_OUT_lut<5>
    SLICE_X0Y8.COUT      Topcyc                0.291   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_lutdi2
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.BMUX      Tcinb                 0.222   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B6        net (fanout=57)       0.794   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B         Tilo                  0.259   g0/rbar_y<6>
                                                       g0/Mmux_rbar_y[10]_rbar_y[10]_mux_64_OUT61
    SLICE_X2Y9.AX        net (fanout=2)        0.767   g0/rbar_y[10]_rbar_y[10]_mux_64_OUT<4>
    SLICE_X2Y9.COUT      Taxcy                 0.199   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.CIN      net (fanout=1)        0.003   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.DMUX     Tcind                 0.302   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_xor<11>
    SLICE_X4Y11.B4       net (fanout=1)        0.842   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
    SLICE_X4Y11.BMUX     Topbb                 0.440   g0/GND_6_o_GND_6_o_LessThan_91_o
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_lut<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_cy<5>
    SLICE_X4Y17.C5       net (fanout=1)        0.793   g0/GND_6_o_GND_6_o_LessThan_91_o
    SLICE_X4Y17.CMUX     Topcc                 0.374   g0/GND_6_o_GND_6_o_AND_18_o
                                                       g0/GND_6_o_GND_6_o_AND_18_o_lut
                                                       g0/GND_6_o_GND_6_o_AND_18_o_cy
    SLICE_X5Y16.C5       net (fanout=7)        0.369   g0/GND_6_o_GND_6_o_AND_18_o
    SLICE_X5Y16.CLK      Tas                   0.322   g0/rgb_now<1>
                                                       g0/GND_6_o_GND_6_o_mux_110_OUT<1>1
                                                       g0/rgb_now_1
    -------------------------------------------------  ---------------------------
    Total                                      9.970ns (4.052ns logic, 5.918ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               g0/rbar_y_2 (FF)
  Destination:          g0/rgb_now_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.945ns (Levels of Logic = 12)
  Clock Path Skew:      -0.017ns (0.373 - 0.390)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: g0/rbar_y_2 to g0/rgb_now_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.DQ        Tcko                  0.391   g0/rbar_y<2>
                                                       g0/rbar_y_2
    SLICE_X4Y8.B3        net (fanout=5)        0.865   g0/rbar_y<2>
    SLICE_X4Y8.COUT      Topcyb                0.375   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_lut<1>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<3>
    SLICE_X4Y9.BMUX      Tcinb                 0.222   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
                                                       g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.A6       net (fanout=1)        0.732   g0/Mcompar_BUS_0003_rbar_y[10]_LessThan_13_o_cy<5>
    SLICE_X0Y10.COUT     Topcya                0.395   g0/Mmux_n0307_rs_cy<3>
                                                       g0/Mmux_n0307_rs_lut<0>
                                                       g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.CIN      net (fanout=1)        0.003   g0/Mmux_n0307_rs_cy<3>
    SLICE_X0Y11.BMUX     Tcinb                 0.260   g0/Mmux_n0307_rs_cy<7>
                                                       g0/Mmux_n0307_rs_cy<7>
    SLICE_X0Y8.C3        net (fanout=17)       0.744   g0/Madd_rbar_y[10]_GND_6_o_add_17_OUT_lut<5>
    SLICE_X0Y8.COUT      Topcyc                0.295   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_lut<2>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<3>
    SLICE_X0Y9.BMUX      Tcinb                 0.222   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B6        net (fanout=57)       0.794   g0/Mcompar_GND_6_o_GND_6_o_LessThan_17_o_cy<5>
    SLICE_X5Y9.B         Tilo                  0.259   g0/rbar_y<6>
                                                       g0/Mmux_rbar_y[10]_rbar_y[10]_mux_64_OUT61
    SLICE_X2Y9.AX        net (fanout=2)        0.767   g0/rbar_y[10]_rbar_y[10]_mux_64_OUT<4>
    SLICE_X2Y9.COUT      Taxcy                 0.199   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.CIN      net (fanout=1)        0.003   g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_cy<7>
    SLICE_X2Y10.DMUX     Tcind                 0.302   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
                                                       g0/Msub_GND_6_o_GND_6_o_sub_90_OUT_xor<11>
    SLICE_X4Y11.B4       net (fanout=1)        0.842   g0/GND_6_o_GND_6_o_sub_90_OUT<11>
    SLICE_X4Y11.BMUX     Topbb                 0.411   g0/GND_6_o_GND_6_o_LessThan_91_o
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_lutdi5
                                                       g0/Mcompar_GND_6_o_GND_6_o_LessThan_91_o_cy<5>
    SLICE_X4Y17.C5       net (fanout=1)        0.793   g0/GND_6_o_GND_6_o_LessThan_91_o
    SLICE_X4Y17.CMUX     Topcc                 0.374   g0/GND_6_o_GND_6_o_AND_18_o
                                                       g0/GND_6_o_GND_6_o_AND_18_o_lut
                                                       g0/GND_6_o_GND_6_o_AND_18_o_cy
    SLICE_X5Y16.C5       net (fanout=7)        0.369   g0/GND_6_o_GND_6_o_AND_18_o
    SLICE_X5Y16.CLK      Tas                   0.322   g0/rgb_now<1>
                                                       g0/GND_6_o_GND_6_o_mux_110_OUT<1>1
                                                       g0/rgb_now_1
    -------------------------------------------------  ---------------------------
    Total                                      9.945ns (4.027ns logic, 5.918ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga0/clk0/clk_pixel (SLICE_X12Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga0/clk0/clk_pixel (FF)
  Destination:          vga0/clk0/clk_pixel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga0/clk0/clk_pixel to vga0/clk0/clk_pixel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.200   vga0/clk0/clk_pixel
                                                       vga0/clk0/clk_pixel
    SLICE_X12Y32.A6      net (fanout=2)        0.025   vga0/clk0/clk_pixel
    SLICE_X12Y32.CLK     Tah         (-Th)    -0.190   vga0/clk0/clk_pixel
                                                       vga0/clk0/clk_pixel_INV_2_o1_INV_0
                                                       vga0/clk0/clk_pixel
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point g0/lscore_5 (SLICE_X7Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               g0/lscore_5 (FF)
  Destination:          g0/lscore_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: g0/lscore_5 to g0/lscore_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.198   g0/lscore<5>
                                                       g0/lscore_5
    SLICE_X7Y22.A6       net (fanout=2)        0.023   g0/lscore<5>
    SLICE_X7Y22.CLK      Tah         (-Th)    -0.215   g0/lscore<5>
                                                       mux28151
                                                       g0/lscore_5
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point g0/rscore_2 (SLICE_X9Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               g0/rscore_2 (FF)
  Destination:          g0/rscore_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: g0/rscore_2 to g0/rscore_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.DQ       Tcko                  0.198   g0/rscore<2>
                                                       g0/rscore_2
    SLICE_X9Y22.D6       net (fanout=4)        0.023   g0/rscore<2>
    SLICE_X9Y22.CLK      Tah         (-Th)    -0.215   g0/rscore<2>
                                                       mux22121
                                                       g0/rscore_2
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: g0/BAR_H<1>/CLK
  Logical resource: g0/BAR_H_1/CK
  Location pin: SLICE_X4Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: g0/lscore<2>/CLK
  Logical resource: g0/lscore_0/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.086|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 7  Score: 280  (Setup/Max: 280, Hold: 0)

Constraints cover 8451089 paths, 0 nets, and 1835 connections

Design statistics:
   Minimum period:  10.086ns{1}   (Maximum frequency:  99.147MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 05 17:36:41 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



