// Seed: 1595311214
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input tri id_4,
    output uwire id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    output wand id_10,
    input tri0 id_11,
    input supply0 id_12,
    input tri1 id_13
    , id_21,
    input wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    input tri0 id_17,
    input supply0 id_18
    , id_22 = 1'h0,
    input supply1 id_19
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input supply0 id_2,
    input wor id_3,
    input wand id_4,
    input supply1 id_5,
    output uwire id_6
);
  wire id_8, id_9;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_0,
      id_5,
      id_1,
      id_6,
      id_3,
      id_3,
      id_2,
      id_1,
      id_5,
      id_5,
      id_4,
      id_3,
      id_5,
      id_2,
      id_4,
      id_4,
      id_5
  );
  wire id_10;
  wire id_11;
endmodule
