project location: 
modules to load: 0
factorycreate.size() is 0
factorycreate has registered:
parsing netlist...
checking netlist...
checker notice, variable `Fmin' in equation `NFmin' not yet defined
checker notice, variable `F' in equation `NF' not yet defined
subcircuit root
  BiasT:X2 _net0 _net1 _net2 L="1e-06H" C="1e-06F"
  Vdc:V1 _net3 gnd U="0.9V"
  BiasT:X1 _net4 _net5 _net3 L="1e-06H" C="1e-06F"
  hicumL2V2p1:T2 _net6 _net7 gnd gnd _net8 c10="1.516e-31" qp0="5.939e-15" ich="1e+11" hfe="1" hfc="0.03999" hjei="0.435" hjci="0.09477" ibeis="3.47e-20" mbei="1.025" ireis="3.9e-10" mrei="3" ibeps="4.18321e-21" mbep="1.045" ireps="1.02846e-14" mrep="3" mcf="1" ibcis="3.02613e-18" mbci="1" ibcxs="4.576e-29" mbcx="1" ibets="0" abet="36.74" favl="14.97" qavl="7.2407e-14" alfav="0" alqav="0" rbi0="7.9" rbx="13.15" fgeo="0.724" fdqr0="0" fcrbi="0" fqi="1" re="9.77" rcx="10" itss="2.81242e-19" msf="1" iscs="7.6376e-17" msc="1" tsf="1.733e-08" rsu="800" csu="1.778e-14" cjei0="5.24382e-14" vdei="0.9956" zei="0.4" aljei="2.5" cjep0="0" vdep="1" zep="0.01" aljep="2.5" cjci0="4.46887e-15" vdci="0.7" zci="0.38" vptci="100" cjcx0="1.55709e-14" vdcx="0.733" zcx="0.34" vptcx="100" fbc="0.3487" cjs0="1.768e-14" vds="0.621625" zs="0.122136" vpts="1000" t0="1.28e-12" dt0h="2.6e-13" tbvl="2e-13" tef0="0" gtfe="1" thcs="4.6e-14" alhc="0.08913" fthc="0.8778" rci0="50.4277" vlim="0.9" vces="0.01" vpt="10" tr="1e-11" ceox="1.71992e-15" ccox="4.9e-15" alqf="0.1288" alit="1" kf="2.83667e-09" af="2" krbi="1" latb="10.479" latl="0.300012" vgb="1.112" alt0="0.001758" kt0="4.07e-06" zetaci="0.7" zetacx="1" alvs="0.001" alces="0.000125" zetarbi="0" zetarbx="0.2" zetarcx="0.21" zetare="0.7" alb="0.007" rth="100" cth="0" tnom="27" dt="0" Temp="27"
  IProbe:Ib _net5 _net7
  IProbe:Ic _net1 _net6
  DC:DC1 Temp="26.85" reltol="0.001" abstol="1e-12A" vntol="1e-06V" saveOPs="no" MaxIter="150" saveAll="no" convHelper="none" Solver="CroutLU"
  Pac:P1 _net4 gnd Num="1" Z="50Ohm" P="0.001" f="1e+09Hz" Temp="26.85"
  Pac:P2 _net0 gnd Num="2" Z="50Ohm" P="0.001" f="1e+09Hz" Temp="26.85"
  Vdc:V2 _net2 gnd U="2V"
  SP:SP1 Type="log" Start="1Hz" Stop="1e+11Hz" Points="70" Noise="yes" NoiseIP="1" NoiseOP="2" saveCVs="no" saveAll="no"
netlist content
      2 IProbe instances
      1 hicumL2V2p1 instances
      1 DC instances
      2 BiasT instances
      2 Pac instances
      2 Vdc instances
      1 SP instances
creating netlist...
checker notice, variable `Fmin' in equation `NFmin' not yet defined
checker notice, variable `F' in equation `NF' not yet defined
NOTIFY: DC1: creating node list for DC analysis
NOTIFY: DC1: solving DC netlist
NOTIFY: DC1: convergence reached after 6 iterations
checker notice, variable `Fmin' in equation `NFmin' not yet defined
checker notice, variable `F' in equation `NF' not yet defined
NOTIFY: SP1: preparing circuit for analysis
NOTIFY: SP1: inserted 0 tees, 0 crosses, 6 opens and 6 grounds
NOTIFY: SP1: creating sorted nodelist for SP analysis
NOTIFY: SP1: solving SP netlist
