// Seed: 3594265032
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input wire id_2
);
  supply1 id_4 = id_2 == id_0;
  module_2(
      id_1, id_1, id_0, id_2, id_2
  );
endmodule
module module_0 (
    output tri id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 module_1,
    input supply0 id_7,
    input wand id_8,
    input wire id_9
);
  assign id_4 = id_7;
  nand (id_4, id_5, id_8, id_9, id_7, id_2, id_3);
  module_0(
      id_3, id_0, id_1
  );
endmodule
module module_2 (
    output tri0 id_0,
    output wor  id_1,
    input  tri1 id_2,
    input  wire id_3,
    input  wand id_4
);
  tri0 id_6 = 1;
endmodule
