#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jan 10 13:28:35 2021
# Process ID: 20204
# Current directory: F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3092 F:\OneDrive\Study\IC2\AES-128-with-an-Instruction-Set\verifyPlatform\vivado\vivado.xpr
# Log file: F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.log
# Journal file: F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.xpr
update_compile_order -fileset sources_1
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo
add_files -norecurse {F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/rtl/aes_sbox.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/rtl/aes_core.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/rtl/aes_inv_sbox.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/rtl/aes_encipher_block.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/rtl/aes_iset.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/rtl/aes_inport.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/rtl/aes_key_mem.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/rtl/aes_decipher_block.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/rtl/aes_top.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/rtl/aes128only.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/rtl/aes_outport.v}
update_compile_order -fileset sources_1
open_bd_design {F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd}
create_bd_cell -type module -reference aes_top aes_top_0
set_property location {4 1238 -182} [get_bd_cells aes_top_0]
delete_bd_objs [get_bd_nets aesVerifyPlatformData_0_aes_tx] [get_bd_ports aes_tx]
set_property location {3.5 1672 263} [get_bd_cells aes_top_0]
connect_bd_net [get_bd_pins aesVerifyPlatformData_0/aes_tx] [get_bd_pins aes_top_0/user_data]
delete_bd_objs [get_bd_nets aesVerifyPlatformData_0_aes_tx]
delete_bd_objs [get_bd_cells aes_top_0]
create_bd_cell -type module -reference aes_top aes_top_0
delete_bd_objs [get_bd_cells aes_top_0]
save_bd_design
open_bd_design {F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd}
create_bd_cell -type module -reference aes_top aes_top_0
update_module_reference platform_aes_top_0_2
update_compile_order -fileset sources_1
update_module_reference platform_aes_top_0_2
set_property location {4.5 1547 243} [get_bd_cells aes_top_0]
connect_bd_net [get_bd_pins aesVerifyPlatformData_0/aes_tx] [get_bd_pins aes_top_0/rx]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_aes_chip] [get_bd_ports clk_aes_chip]
connect_bd_net [get_bd_pins clk_wiz_0/clk_aes_chip] [get_bd_pins aes_top_0/clk]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_intf_ports rst_cu_id]
delete_bd_objs [get_bd_nets aes_rx_1]
connect_bd_net [get_bd_pins aes_top_0/tx] [get_bd_pins aesVerifyPlatformData_0/aes_rx]
delete_bd_objs [get_bd_ports aes_rx]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins aes_top_0/rst]
delete_bd_objs [get_bd_nets axi_gpio_0_gpio_io_o]
update_compile_order -fileset sources_1
save_bd_design
update_compile_order -fileset sources_1
open_bd_design {F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd}
update_module_reference platform_aes_top_0_2
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins aes_top_0/config_pin]
update_module_reference platform_aes_top_0_2
delete_bd_objs [get_bd_nets axi_gpio_0_gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins aes_top_0/config_pin]
update_module_reference {platform_aes_top_0_0 platform_aes_top_0_1}
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run platform_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
delete_bd_objs [get_bd_nets clk_wiz_0_clk_aes_chip]
connect_bd_net [get_bd_pins aes_top_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_aes_chip] [get_bd_pins aes_top_0/clk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_gpio_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins clk_wiz_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins aesVerifyPlatformData_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins ps7_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins rst_ps7_0_50M/slowest_sync_clk]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_bd_cells clk_wiz_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run platform_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
file mkdir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.sdk
file copy -force F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.runs/impl_1/platform_wrapper.sysdef F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.sdk/platform_wrapper.hdf

launch_sdk -workspace F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.sdk -hwspec F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.sdk/platform_wrapper.hdf
open_bd_design {F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd}
startgroup
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_PHASE_ALIGNMENT {false} CONFIG.USE_DYN_RECONFIG {true} CONFIG.JITTER_OPTIONS {UI} CONFIG.CLKIN1_UI_JITTER {0} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {30} CONFIG.OVERRIDE_MMCM {false} CONFIG.AXI_DRP {false} CONFIG.PHASE_DUTY_CONFIG {false} CONFIG.PRIM_SOURCE {Global_buffer} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN2_UI_JITTER {100.000} CONFIG.CLKIN1_JITTER_PS {0.0} CONFIG.CLKIN2_JITTER_PS {1000000.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {63.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_REF_JITTER1 {0.000} CONFIG.MMCM_REF_JITTER2 {100.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {126.000} CONFIG.MMCM_CLKOUT1_DIVIDE {21} CONFIG.CLKOUT1_JITTER {950.584} CONFIG.CLKOUT1_PHASE_ERROR {908.603} CONFIG.CLKOUT2_JITTER {729.250} CONFIG.CLKOUT2_PHASE_ERROR {908.603}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run platform_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.runs/impl_1/platform_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
file copy -force F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.runs/impl_1/platform_wrapper.sysdef F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.sdk/platform_wrapper.hdf

refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
file copy -force F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.runs/impl_1/platform_wrapper.sysdef F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.sdk/platform_wrapper.hdf

file copy -force F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.runs/impl_1/platform_wrapper.sysdef F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.sdk/platform_wrapper.hdf

launch_sdk -workspace F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.sdk -hwspec F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.sdk/platform_wrapper.hdf
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
