{"vcs1":{"timestamp_begin":1739963542.180141963, "rt":3.40, "ut":3.17, "st":0.16}}
{"vcselab":{"timestamp_begin":1739963545.655336320, "rt":0.26, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1739963545.977744745, "rt":0.23, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739963541.881531945}
{"VCS_COMP_START_TIME": 1739963541.881531945}
{"VCS_COMP_END_TIME": 1739963546.281710686}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287960}}
{"vcselab": {"peak_mem": 150348}}
