Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 23 09:19:54 2020
| Host         : egc-waly-lt running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7vx485t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      8 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              43 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+--------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | U_4/U_0/E[2]             | U_4/U_0/sout_cld_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG | U_4/U_0/E[0]             | U_4/U_0/sout_cld_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG | U_4/U_0/E[1]             | U_4/U_0/sout_cld_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG | U_4/U_0/E[5]             | U_4/U_0/sout_cld_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG | U_4/U_0/E[6]             | U_4/U_0/sout_cld_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG | U_4/U_0/E[3]             | U_4/U_0/sout_cld_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG | U_4/U_0/E[7]             | U_4/U_0/sout_cld_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG | U_4/U_0/E[4]             | U_4/U_0/sout_cld_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG | U_1/U_0/E[0]             | U_4/U_0/sout_cld_reg_0 |                2 |              8 |
|  clk_IBUF_BUFG | U_1/U_0/xmitdt_reg[7][0] | U_4/U_0/sout_cld_reg_0 |                3 |              8 |
|  clk_IBUF_BUFG | U_1/U_0/divlsb_reg[7][0] | U_4/U_0/sout_cld_reg_0 |                3 |              8 |
|  clk_IBUF_BUFG |                          | U_4/U_0/sout_cld_reg_0 |               14 |             43 |
+----------------+--------------------------+------------------------+------------------+----------------+


