Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 17 22:03:12 2021
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/flag_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.209        0.000                      0                  183        0.063        0.000                      0                  183        3.000        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
VGA_inst/divider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0           {0.000 5.000}      10.000          100.000         
sys_clk_pin                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_inst/divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                24.287        0.000                      0                   70        0.179        0.000                      0                   70       19.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                          3.897        0.000                      0                  113        0.063        0.000                      0                  113        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        0.209        0.000                      0                    6        1.513        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_inst/divider/inst/clk_in1
  To Clock:  VGA_inst/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_inst/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.287ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.440ns  (logic 2.698ns (17.474%)  route 12.742ns (82.526%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.797     1.799    VGA_inst/clk_25
    SLICE_X62Y162        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_fdre_C_Q)         0.518     2.317 f  VGA_inst/hcount_reg[8]/Q
                         net (fo=128, routed)         5.029     7.347    VGA_inst/p_m_inst/out[8]
    SLICE_X81Y151        LUT3 (Prop_lut3_I0_O)        0.152     7.499 r  VGA_inst/p_m_inst/red[0]_i_194/O
                         net (fo=6, routed)           1.025     8.524    VGA_inst/p_m_inst/red[0]_i_194_n_0
    SLICE_X78Y161        LUT6 (Prop_lut6_I2_O)        0.332     8.856 r  VGA_inst/p_m_inst/red[0]_i_99/O
                         net (fo=2, routed)           0.434     9.290    VGA_inst/p_m_inst/red[0]_i_99_n_0
    SLICE_X78Y161        LUT6 (Prop_lut6_I5_O)        0.124     9.414 f  VGA_inst/p_m_inst/red[0]_i_33/O
                         net (fo=3, routed)           2.342    11.756    VGA_inst/p_m_inst/red_reg[0]_9
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.150    11.906 f  VGA_inst/p_m_inst/red[0]_i_264/O
                         net (fo=4, routed)           0.752    12.658    VGA_inst/p_m_inst/red_reg[0]_12
    SLICE_X78Y143        LUT2 (Prop_lut2_I0_O)        0.350    13.008 f  VGA_inst/p_m_inst/red[0]_i_265/O
                         net (fo=3, routed)           1.006    14.015    VGA_inst/p_m_inst/red_reg[0]_10
    SLICE_X79Y141        LUT6 (Prop_lut6_I0_O)        0.328    14.343 r  VGA_inst/p_m_inst/red[3]_i_211/O
                         net (fo=1, routed)           0.422    14.765    VGA_inst/p_m_inst/red[3]_i_211_n_0
    SLICE_X78Y141        LUT5 (Prop_lut5_I0_O)        0.124    14.889 r  VGA_inst/p_m_inst/red[3]_i_149/O
                         net (fo=1, routed)           0.720    15.609    VGA_inst/p_m_inst/red[3]_i_149_n_0
    SLICE_X76Y144        LUT6 (Prop_lut6_I4_O)        0.124    15.733 f  VGA_inst/p_m_inst/red[3]_i_87/O
                         net (fo=1, routed)           0.293    16.026    VGA_inst/p_m_inst/red[3]_i_87_n_0
    SLICE_X77Y142        LUT6 (Prop_lut6_I4_O)        0.124    16.150 f  VGA_inst/p_m_inst/red[3]_i_36/O
                         net (fo=1, routed)           0.151    16.302    VGA_inst/p_m_inst/red[3]_i_36_n_0
    SLICE_X77Y142        LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  VGA_inst/p_m_inst/red[3]_i_12/O
                         net (fo=1, routed)           0.412    16.838    VGA_inst/p_m_inst/red[3]_i_12_n_0
    SLICE_X75Y143        LUT6 (Prop_lut6_I2_O)        0.124    16.962 r  VGA_inst/p_m_inst/red[3]_i_4/O
                         net (fo=1, routed)           0.154    17.116    VGA_inst/p_m_inst/red[3]_i_4_n_0
    SLICE_X75Y143        LUT5 (Prop_lut5_I2_O)        0.124    17.240 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    17.240    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X75Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584    41.587    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.006    41.593    
                         clock uncertainty           -0.098    41.495    
    SLICE_X75Y143        FDRE (Setup_fdre_C_D)        0.032    41.527    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.527    
                         arrival time                         -17.240    
  -------------------------------------------------------------------
                         slack                                 24.287    

Slack (MET) :             24.698ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.075ns  (logic 2.450ns (16.252%)  route 12.625ns (83.748%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.797     1.799    VGA_inst/clk_25
    SLICE_X62Y162        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_fdre_C_Q)         0.518     2.317 f  VGA_inst/hcount_reg[8]/Q
                         net (fo=128, routed)         5.029     7.347    VGA_inst/p_m_inst/out[8]
    SLICE_X81Y151        LUT3 (Prop_lut3_I0_O)        0.152     7.499 r  VGA_inst/p_m_inst/red[0]_i_194/O
                         net (fo=6, routed)           1.025     8.524    VGA_inst/p_m_inst/red[0]_i_194_n_0
    SLICE_X78Y161        LUT6 (Prop_lut6_I2_O)        0.332     8.856 r  VGA_inst/p_m_inst/red[0]_i_99/O
                         net (fo=2, routed)           0.434     9.290    VGA_inst/p_m_inst/red[0]_i_99_n_0
    SLICE_X78Y161        LUT6 (Prop_lut6_I5_O)        0.124     9.414 f  VGA_inst/p_m_inst/red[0]_i_33/O
                         net (fo=3, routed)           2.342    11.756    VGA_inst/p_m_inst/red_reg[0]_9
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.150    11.906 f  VGA_inst/p_m_inst/red[0]_i_264/O
                         net (fo=4, routed)           0.752    12.658    VGA_inst/p_m_inst/red_reg[0]_12
    SLICE_X78Y143        LUT2 (Prop_lut2_I0_O)        0.350    13.008 f  VGA_inst/p_m_inst/red[0]_i_265/O
                         net (fo=3, routed)           1.128    14.136    keyboard_inst/hcount_reg[9]_1
    SLICE_X78Y142        LUT6 (Prop_lut6_I0_O)        0.328    14.464 r  keyboard_inst/red[0]_i_213/O
                         net (fo=1, routed)           0.647    15.111    VGA_inst/p_m_inst/ena_reg_2
    SLICE_X76Y145        LUT6 (Prop_lut6_I4_O)        0.124    15.235 f  VGA_inst/p_m_inst/red[0]_i_120/O
                         net (fo=1, routed)           0.483    15.718    VGA_inst/p_m_inst/red[0]_i_120_n_0
    SLICE_X77Y145        LUT6 (Prop_lut6_I2_O)        0.124    15.842 f  VGA_inst/p_m_inst/red[0]_i_44/O
                         net (fo=1, routed)           0.450    16.293    VGA_inst/p_m_inst/red[0]_i_44_n_0
    SLICE_X78Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.417 f  VGA_inst/p_m_inst/red[0]_i_11/O
                         net (fo=1, routed)           0.334    16.750    VGA_inst/p_m_inst/red[0]_i_11_n_0
    SLICE_X76Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.874 r  VGA_inst/p_m_inst/red[0]_i_2/O
                         net (fo=1, routed)           0.000    16.874    VGA_inst/p_m_inst/red[0]_i_2_n_0
    SLICE_X76Y145        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584    41.587    VGA_inst/p_m_inst/clk_out1
    SLICE_X76Y145        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.006    41.593    
                         clock uncertainty           -0.098    41.495    
    SLICE_X76Y145        FDRE (Setup_fdre_C_D)        0.077    41.572    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.572    
                         arrival time                         -16.874    
  -------------------------------------------------------------------
                         slack                                 24.698    

Slack (MET) :             24.781ns  (required time - arrival time)
  Source:                 VGA_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.954ns  (logic 3.866ns (25.852%)  route 11.088ns (74.148%))
  Logic Levels:           17  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 41.593 - 40.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.792     1.794    VGA_inst/clk_25
    SLICE_X61Y165        FDRE                                         r  VGA_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y165        FDRE (Prop_fdre_C_Q)         0.456     2.250 r  VGA_inst/vcount_reg[3]/Q
                         net (fo=24, routed)          1.242     3.492    VGA_inst/p_m_inst/vcount_reg[10][3]
    SLICE_X62Y164        LUT4 (Prop_lut4_I2_O)        0.146     3.638 r  VGA_inst/p_m_inst/green[2]_i_76/O
                         net (fo=3, routed)           1.109     4.747    VGA_inst/p_m_inst_n_21
    SLICE_X59Y163        LUT6 (Prop_lut6_I4_O)        0.328     5.075 r  VGA_inst/green[2]_i_254/O
                         net (fo=1, routed)           0.000     5.075    VGA_inst/green[2]_i_254_n_0
    SLICE_X59Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.476 r  VGA_inst/green_reg[2]_i_153/CO[3]
                         net (fo=1, routed)           0.000     5.476    VGA_inst/green_reg[2]_i_153_n_0
    SLICE_X59Y164        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.698 r  VGA_inst/green_reg[2]_i_155/O[0]
                         net (fo=28, routed)          2.901     8.600    VGA_inst/p_m_inst/vcount_reg[8][0]
    SLICE_X77Y155        LUT4 (Prop_lut4_I3_O)        0.299     8.899 r  VGA_inst/p_m_inst/red[2]_i_148/O
                         net (fo=1, routed)           0.000     8.899    VGA_inst/p_m_inst/red[2]_i_148_n_0
    SLICE_X77Y155        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.146 f  VGA_inst/p_m_inst/red_reg[2]_i_117/O[0]
                         net (fo=4, routed)           0.992    10.137    VGA_inst/p_m_inst/red_reg[2]_i_117_n_7
    SLICE_X78Y154        LUT2 (Prop_lut2_I0_O)        0.299    10.436 r  VGA_inst/p_m_inst/green[2]_i_454/O
                         net (fo=1, routed)           0.670    11.106    VGA_inst/p_m_inst/green[2]_i_454_n_0
    SLICE_X78Y154        LUT6 (Prop_lut6_I4_O)        0.124    11.230 r  VGA_inst/p_m_inst/green[2]_i_407/O
                         net (fo=1, routed)           1.143    12.374    VGA_inst/p_m_inst/green[2]_i_407_n_0
    SLICE_X79Y146        LUT2 (Prop_lut2_I1_O)        0.150    12.524 f  VGA_inst/p_m_inst/green[2]_i_378/O
                         net (fo=2, routed)           0.729    13.253    VGA_inst/p_m_inst/green[2]_i_378_n_0
    SLICE_X78Y146        LUT5 (Prop_lut5_I1_O)        0.326    13.579 f  VGA_inst/p_m_inst/red[2]_i_84/O
                         net (fo=1, routed)           0.798    14.378    VGA_inst/p_m_inst/red[2]_i_84_n_0
    SLICE_X79Y145        LUT6 (Prop_lut6_I5_O)        0.124    14.502 r  VGA_inst/p_m_inst/red[2]_i_72/O
                         net (fo=1, routed)           0.434    14.935    VGA_inst/p_m_inst/red[2]_i_72_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I2_O)        0.124    15.059 r  VGA_inst/p_m_inst/red[2]_i_58/O
                         net (fo=1, routed)           0.151    15.210    VGA_inst/p_m_inst/red[2]_i_58_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I2_O)        0.124    15.334 r  VGA_inst/p_m_inst/red[2]_i_34/O
                         net (fo=1, routed)           0.323    15.658    VGA_inst/p_m_inst/red[2]_i_34_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I1_O)        0.124    15.782 f  VGA_inst/p_m_inst/red[2]_i_20/O
                         net (fo=1, routed)           0.292    16.073    VGA_inst/p_m_inst/red[2]_i_20_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    16.197 f  VGA_inst/p_m_inst/red[2]_i_10/O
                         net (fo=1, routed)           0.149    16.346    VGA_inst/p_m_inst/red[2]_i_10_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I1_O)        0.124    16.470 r  VGA_inst/p_m_inst/red[2]_i_4/O
                         net (fo=1, routed)           0.154    16.625    VGA_inst/p_m_inst/red[2]_i_4_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    16.749 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    16.749    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    41.593    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.006    41.599    
                         clock uncertainty           -0.098    41.501    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)        0.029    41.530    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.530    
                         arrival time                         -16.749    
  -------------------------------------------------------------------
                         slack                                 24.781    

Slack (MET) :             25.002ns  (required time - arrival time)
  Source:                 VGA_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.782ns  (logic 3.866ns (26.154%)  route 10.916ns (73.846%))
  Logic Levels:           17  (CARRY4=3 LUT2=2 LUT4=2 LUT6=10)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 41.593 - 40.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.792     1.794    VGA_inst/clk_25
    SLICE_X61Y165        FDRE                                         r  VGA_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y165        FDRE (Prop_fdre_C_Q)         0.456     2.250 r  VGA_inst/vcount_reg[3]/Q
                         net (fo=24, routed)          1.242     3.492    VGA_inst/p_m_inst/vcount_reg[10][3]
    SLICE_X62Y164        LUT4 (Prop_lut4_I2_O)        0.146     3.638 r  VGA_inst/p_m_inst/green[2]_i_76/O
                         net (fo=3, routed)           1.109     4.747    VGA_inst/p_m_inst_n_21
    SLICE_X59Y163        LUT6 (Prop_lut6_I4_O)        0.328     5.075 r  VGA_inst/green[2]_i_254/O
                         net (fo=1, routed)           0.000     5.075    VGA_inst/green[2]_i_254_n_0
    SLICE_X59Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.476 r  VGA_inst/green_reg[2]_i_153/CO[3]
                         net (fo=1, routed)           0.000     5.476    VGA_inst/green_reg[2]_i_153_n_0
    SLICE_X59Y164        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.698 r  VGA_inst/green_reg[2]_i_155/O[0]
                         net (fo=28, routed)          2.901     8.600    VGA_inst/p_m_inst/vcount_reg[8][0]
    SLICE_X77Y155        LUT4 (Prop_lut4_I3_O)        0.299     8.899 r  VGA_inst/p_m_inst/red[2]_i_148/O
                         net (fo=1, routed)           0.000     8.899    VGA_inst/p_m_inst/red[2]_i_148_n_0
    SLICE_X77Y155        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.146 f  VGA_inst/p_m_inst/red_reg[2]_i_117/O[0]
                         net (fo=4, routed)           0.992    10.137    VGA_inst/p_m_inst/red_reg[2]_i_117_n_7
    SLICE_X78Y154        LUT2 (Prop_lut2_I0_O)        0.299    10.436 r  VGA_inst/p_m_inst/green[2]_i_454/O
                         net (fo=1, routed)           0.670    11.106    VGA_inst/p_m_inst/green[2]_i_454_n_0
    SLICE_X78Y154        LUT6 (Prop_lut6_I4_O)        0.124    11.230 r  VGA_inst/p_m_inst/green[2]_i_407/O
                         net (fo=1, routed)           1.143    12.374    VGA_inst/p_m_inst/green[2]_i_407_n_0
    SLICE_X79Y146        LUT2 (Prop_lut2_I1_O)        0.150    12.524 f  VGA_inst/p_m_inst/green[2]_i_378/O
                         net (fo=2, routed)           0.754    13.278    VGA_inst/p_m_inst/green[2]_i_378_n_0
    SLICE_X81Y144        LUT6 (Prop_lut6_I5_O)        0.326    13.604 f  VGA_inst/p_m_inst/green[2]_i_332/O
                         net (fo=1, routed)           0.593    14.197    VGA_inst/p_m_inst/green[2]_i_332_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  VGA_inst/p_m_inst/green[2]_i_229/O
                         net (fo=1, routed)           0.286    14.607    VGA_inst/p_m_inst/green[2]_i_229_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.731 r  VGA_inst/p_m_inst/green[2]_i_128/O
                         net (fo=1, routed)           0.302    15.033    VGA_inst/p_m_inst/green[2]_i_128_n_0
    SLICE_X80Y144        LUT6 (Prop_lut6_I3_O)        0.124    15.157 r  VGA_inst/p_m_inst/green[2]_i_66/O
                         net (fo=1, routed)           0.294    15.451    VGA_inst/p_m_inst/green[2]_i_66_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I4_O)        0.124    15.575 r  VGA_inst/p_m_inst/green[2]_i_34/O
                         net (fo=1, routed)           0.303    15.878    VGA_inst/p_m_inst/green[2]_i_34_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I5_O)        0.124    16.002 r  VGA_inst/p_m_inst/green[2]_i_12/O
                         net (fo=1, routed)           0.161    16.163    VGA_inst/p_m_inst/green[2]_i_12_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.287 r  VGA_inst/p_m_inst/green[2]_i_3/O
                         net (fo=1, routed)           0.165    16.452    VGA_inst/p_m_inst/green[2]_i_3_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I1_O)        0.124    16.576 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    16.576    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X80Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    41.593    VGA_inst/p_m_inst/clk_out1
    SLICE_X80Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.006    41.599    
                         clock uncertainty           -0.098    41.501    
    SLICE_X80Y146        FDRE (Setup_fdre_C_D)        0.077    41.578    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.578    
                         arrival time                         -16.576    
  -------------------------------------------------------------------
                         slack                                 25.002    

Slack (MET) :             25.171ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.362ns  (logic 2.024ns (14.093%)  route 12.338ns (85.907%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 41.593 - 40.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.797     1.799    VGA_inst/clk_25
    SLICE_X62Y162        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_fdre_C_Q)         0.518     2.317 f  VGA_inst/hcount_reg[8]/Q
                         net (fo=128, routed)         5.160     7.478    VGA_inst/p_m_inst/out[8]
    SLICE_X80Y154        LUT3 (Prop_lut3_I2_O)        0.150     7.628 r  VGA_inst/p_m_inst/red[0]_i_171/O
                         net (fo=6, routed)           0.793     8.420    VGA_inst/p_m_inst/red[0]_i_171_n_0
    SLICE_X79Y158        LUT6 (Prop_lut6_I5_O)        0.348     8.768 r  VGA_inst/p_m_inst/red[0]_i_276/O
                         net (fo=1, routed)           0.151     8.920    VGA_inst/p_m_inst/red[0]_i_276_n_0
    SLICE_X79Y158        LUT6 (Prop_lut6_I5_O)        0.124     9.044 f  VGA_inst/p_m_inst/red[0]_i_230/O
                         net (fo=3, routed)           1.202    10.246    VGA_inst/p_m_inst/red[0]_i_230_n_0
    SLICE_X80Y153        LUT2 (Prop_lut2_I1_O)        0.157    10.403 r  VGA_inst/p_m_inst/red[0]_i_148/O
                         net (fo=6, routed)           2.489    12.892    VGA_inst/p_m_inst/red[0]_i_148_n_0
    SLICE_X80Y147        LUT6 (Prop_lut6_I4_O)        0.355    13.247 r  VGA_inst/p_m_inst/red[0]_i_66/O
                         net (fo=1, routed)           0.494    13.741    VGA_inst/p_m_inst/red[0]_i_66_n_0
    SLICE_X80Y147        LUT6 (Prop_lut6_I0_O)        0.124    13.865 r  VGA_inst/p_m_inst/red[0]_i_19/O
                         net (fo=1, routed)           0.682    14.547    VGA_inst/p_m_inst/red[0]_i_19_n_0
    SLICE_X77Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.671 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.481    15.152    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X77Y147        LUT6 (Prop_lut6_I1_O)        0.124    15.276 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           0.886    16.162    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X80Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    41.593    VGA_inst/p_m_inst/clk_out1
    SLICE_X80Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.006    41.599    
                         clock uncertainty           -0.098    41.501    
    SLICE_X80Y146        FDRE (Setup_fdre_C_CE)      -0.169    41.332    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.332    
                         arrival time                         -16.162    
  -------------------------------------------------------------------
                         slack                                 25.171    

Slack (MET) :             25.228ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.262ns  (logic 2.024ns (14.191%)  route 12.238ns (85.809%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.797     1.799    VGA_inst/clk_25
    SLICE_X62Y162        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_fdre_C_Q)         0.518     2.317 f  VGA_inst/hcount_reg[8]/Q
                         net (fo=128, routed)         5.160     7.478    VGA_inst/p_m_inst/out[8]
    SLICE_X80Y154        LUT3 (Prop_lut3_I2_O)        0.150     7.628 r  VGA_inst/p_m_inst/red[0]_i_171/O
                         net (fo=6, routed)           0.793     8.420    VGA_inst/p_m_inst/red[0]_i_171_n_0
    SLICE_X79Y158        LUT6 (Prop_lut6_I5_O)        0.348     8.768 r  VGA_inst/p_m_inst/red[0]_i_276/O
                         net (fo=1, routed)           0.151     8.920    VGA_inst/p_m_inst/red[0]_i_276_n_0
    SLICE_X79Y158        LUT6 (Prop_lut6_I5_O)        0.124     9.044 f  VGA_inst/p_m_inst/red[0]_i_230/O
                         net (fo=3, routed)           1.202    10.246    VGA_inst/p_m_inst/red[0]_i_230_n_0
    SLICE_X80Y153        LUT2 (Prop_lut2_I1_O)        0.157    10.403 r  VGA_inst/p_m_inst/red[0]_i_148/O
                         net (fo=6, routed)           2.489    12.892    VGA_inst/p_m_inst/red[0]_i_148_n_0
    SLICE_X80Y147        LUT6 (Prop_lut6_I4_O)        0.355    13.247 r  VGA_inst/p_m_inst/red[0]_i_66/O
                         net (fo=1, routed)           0.494    13.741    VGA_inst/p_m_inst/red[0]_i_66_n_0
    SLICE_X80Y147        LUT6 (Prop_lut6_I0_O)        0.124    13.865 r  VGA_inst/p_m_inst/red[0]_i_19/O
                         net (fo=1, routed)           0.682    14.547    VGA_inst/p_m_inst/red[0]_i_19_n_0
    SLICE_X77Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.671 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.481    15.152    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X77Y147        LUT6 (Prop_lut6_I1_O)        0.124    15.276 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           0.786    16.062    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X75Y142        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.583    41.586    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y142        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.006    41.592    
                         clock uncertainty           -0.098    41.494    
    SLICE_X75Y142        FDRE (Setup_fdre_C_CE)      -0.205    41.289    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.289    
                         arrival time                         -16.062    
  -------------------------------------------------------------------
                         slack                                 25.228    

Slack (MET) :             25.324ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.173ns  (logic 2.024ns (14.281%)  route 12.149ns (85.719%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 41.593 - 40.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.797     1.799    VGA_inst/clk_25
    SLICE_X62Y162        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_fdre_C_Q)         0.518     2.317 f  VGA_inst/hcount_reg[8]/Q
                         net (fo=128, routed)         5.160     7.478    VGA_inst/p_m_inst/out[8]
    SLICE_X80Y154        LUT3 (Prop_lut3_I2_O)        0.150     7.628 r  VGA_inst/p_m_inst/red[0]_i_171/O
                         net (fo=6, routed)           0.793     8.420    VGA_inst/p_m_inst/red[0]_i_171_n_0
    SLICE_X79Y158        LUT6 (Prop_lut6_I5_O)        0.348     8.768 r  VGA_inst/p_m_inst/red[0]_i_276/O
                         net (fo=1, routed)           0.151     8.920    VGA_inst/p_m_inst/red[0]_i_276_n_0
    SLICE_X79Y158        LUT6 (Prop_lut6_I5_O)        0.124     9.044 f  VGA_inst/p_m_inst/red[0]_i_230/O
                         net (fo=3, routed)           1.202    10.246    VGA_inst/p_m_inst/red[0]_i_230_n_0
    SLICE_X80Y153        LUT2 (Prop_lut2_I1_O)        0.157    10.403 r  VGA_inst/p_m_inst/red[0]_i_148/O
                         net (fo=6, routed)           2.489    12.892    VGA_inst/p_m_inst/red[0]_i_148_n_0
    SLICE_X80Y147        LUT6 (Prop_lut6_I4_O)        0.355    13.247 r  VGA_inst/p_m_inst/red[0]_i_66/O
                         net (fo=1, routed)           0.494    13.741    VGA_inst/p_m_inst/red[0]_i_66_n_0
    SLICE_X80Y147        LUT6 (Prop_lut6_I0_O)        0.124    13.865 r  VGA_inst/p_m_inst/red[0]_i_19/O
                         net (fo=1, routed)           0.682    14.547    VGA_inst/p_m_inst/red[0]_i_19_n_0
    SLICE_X77Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.671 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.481    15.152    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X77Y147        LUT6 (Prop_lut6_I1_O)        0.124    15.276 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           0.697    15.972    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    41.593    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.006    41.599    
                         clock uncertainty           -0.098    41.501    
    SLICE_X81Y146        FDRE (Setup_fdre_C_CE)      -0.205    41.296    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.296    
                         arrival time                         -15.972    
  -------------------------------------------------------------------
                         slack                                 25.324    

Slack (MET) :             25.369ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.122ns  (logic 2.024ns (14.332%)  route 12.098ns (85.668%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.797     1.799    VGA_inst/clk_25
    SLICE_X62Y162        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_fdre_C_Q)         0.518     2.317 f  VGA_inst/hcount_reg[8]/Q
                         net (fo=128, routed)         5.160     7.478    VGA_inst/p_m_inst/out[8]
    SLICE_X80Y154        LUT3 (Prop_lut3_I2_O)        0.150     7.628 r  VGA_inst/p_m_inst/red[0]_i_171/O
                         net (fo=6, routed)           0.793     8.420    VGA_inst/p_m_inst/red[0]_i_171_n_0
    SLICE_X79Y158        LUT6 (Prop_lut6_I5_O)        0.348     8.768 r  VGA_inst/p_m_inst/red[0]_i_276/O
                         net (fo=1, routed)           0.151     8.920    VGA_inst/p_m_inst/red[0]_i_276_n_0
    SLICE_X79Y158        LUT6 (Prop_lut6_I5_O)        0.124     9.044 f  VGA_inst/p_m_inst/red[0]_i_230/O
                         net (fo=3, routed)           1.202    10.246    VGA_inst/p_m_inst/red[0]_i_230_n_0
    SLICE_X80Y153        LUT2 (Prop_lut2_I1_O)        0.157    10.403 r  VGA_inst/p_m_inst/red[0]_i_148/O
                         net (fo=6, routed)           2.489    12.892    VGA_inst/p_m_inst/red[0]_i_148_n_0
    SLICE_X80Y147        LUT6 (Prop_lut6_I4_O)        0.355    13.247 r  VGA_inst/p_m_inst/red[0]_i_66/O
                         net (fo=1, routed)           0.494    13.741    VGA_inst/p_m_inst/red[0]_i_66_n_0
    SLICE_X80Y147        LUT6 (Prop_lut6_I0_O)        0.124    13.865 r  VGA_inst/p_m_inst/red[0]_i_19/O
                         net (fo=1, routed)           0.682    14.547    VGA_inst/p_m_inst/red[0]_i_19_n_0
    SLICE_X77Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.671 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.481    15.152    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X77Y147        LUT6 (Prop_lut6_I1_O)        0.124    15.276 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           0.646    15.922    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X75Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584    41.587    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.006    41.593    
                         clock uncertainty           -0.098    41.495    
    SLICE_X75Y143        FDRE (Setup_fdre_C_CE)      -0.205    41.290    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                         -15.922    
  -------------------------------------------------------------------
                         slack                                 25.369    

Slack (MET) :             25.489ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.005ns  (logic 2.024ns (14.452%)  route 11.981ns (85.548%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 41.590 - 40.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.797     1.799    VGA_inst/clk_25
    SLICE_X62Y162        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_fdre_C_Q)         0.518     2.317 f  VGA_inst/hcount_reg[8]/Q
                         net (fo=128, routed)         5.160     7.478    VGA_inst/p_m_inst/out[8]
    SLICE_X80Y154        LUT3 (Prop_lut3_I2_O)        0.150     7.628 r  VGA_inst/p_m_inst/red[0]_i_171/O
                         net (fo=6, routed)           0.793     8.420    VGA_inst/p_m_inst/red[0]_i_171_n_0
    SLICE_X79Y158        LUT6 (Prop_lut6_I5_O)        0.348     8.768 r  VGA_inst/p_m_inst/red[0]_i_276/O
                         net (fo=1, routed)           0.151     8.920    VGA_inst/p_m_inst/red[0]_i_276_n_0
    SLICE_X79Y158        LUT6 (Prop_lut6_I5_O)        0.124     9.044 f  VGA_inst/p_m_inst/red[0]_i_230/O
                         net (fo=3, routed)           1.202    10.246    VGA_inst/p_m_inst/red[0]_i_230_n_0
    SLICE_X80Y153        LUT2 (Prop_lut2_I1_O)        0.157    10.403 r  VGA_inst/p_m_inst/red[0]_i_148/O
                         net (fo=6, routed)           2.489    12.892    VGA_inst/p_m_inst/red[0]_i_148_n_0
    SLICE_X80Y147        LUT6 (Prop_lut6_I4_O)        0.355    13.247 r  VGA_inst/p_m_inst/red[0]_i_66/O
                         net (fo=1, routed)           0.494    13.741    VGA_inst/p_m_inst/red[0]_i_66_n_0
    SLICE_X80Y147        LUT6 (Prop_lut6_I0_O)        0.124    13.865 r  VGA_inst/p_m_inst/red[0]_i_19/O
                         net (fo=1, routed)           0.682    14.547    VGA_inst/p_m_inst/red[0]_i_19_n_0
    SLICE_X77Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.671 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.481    15.152    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X77Y147        LUT6 (Prop_lut6_I1_O)        0.124    15.276 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           0.529    15.804    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X79Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.587    41.590    VGA_inst/p_m_inst/clk_out1
    SLICE_X79Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.006    41.596    
                         clock uncertainty           -0.098    41.498    
    SLICE_X79Y145        FDRE (Setup_fdre_C_CE)      -0.205    41.293    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.293    
                         arrival time                         -15.804    
  -------------------------------------------------------------------
                         slack                                 25.489    

Slack (MET) :             25.513ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.213ns  (logic 2.346ns (16.506%)  route 11.867ns (83.494%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.797     1.799    VGA_inst/clk_25
    SLICE_X62Y162        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_fdre_C_Q)         0.518     2.317 r  VGA_inst/hcount_reg[8]/Q
                         net (fo=128, routed)         5.029     7.347    VGA_inst/p_m_inst/out[8]
    SLICE_X81Y151        LUT3 (Prop_lut3_I0_O)        0.152     7.499 f  VGA_inst/p_m_inst/red[0]_i_194/O
                         net (fo=6, routed)           1.025     8.524    VGA_inst/p_m_inst/red[0]_i_194_n_0
    SLICE_X78Y161        LUT6 (Prop_lut6_I2_O)        0.332     8.856 f  VGA_inst/p_m_inst/red[0]_i_99/O
                         net (fo=2, routed)           0.434     9.290    VGA_inst/p_m_inst/red[0]_i_99_n_0
    SLICE_X78Y161        LUT6 (Prop_lut6_I5_O)        0.124     9.414 r  VGA_inst/p_m_inst/red[0]_i_33/O
                         net (fo=3, routed)           2.342    11.756    VGA_inst/p_m_inst/red_reg[0]_9
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.150    11.906 r  VGA_inst/p_m_inst/red[0]_i_264/O
                         net (fo=4, routed)           1.098    13.004    keyboard_inst/hcount_reg[9]_0
    SLICE_X78Y145        LUT6 (Prop_lut6_I0_O)        0.326    13.330 r  keyboard_inst/green[0]_i_14/O
                         net (fo=3, routed)           0.606    13.936    VGA_inst/p_m_inst/ena_reg
    SLICE_X77Y143        LUT4 (Prop_lut4_I1_O)        0.124    14.060 r  VGA_inst/p_m_inst/green[3]_i_61/O
                         net (fo=1, routed)           0.423    14.483    VGA_inst/p_m_inst/green[3]_i_61_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I2_O)        0.124    14.607 r  VGA_inst/p_m_inst/green[3]_i_42/O
                         net (fo=1, routed)           0.162    14.769    VGA_inst/p_m_inst/green[3]_i_42_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I2_O)        0.124    14.893 r  VGA_inst/p_m_inst/green[3]_i_18/O
                         net (fo=1, routed)           0.171    15.064    VGA_inst/p_m_inst/green[3]_i_18_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I3_O)        0.124    15.188 f  VGA_inst/p_m_inst/green[3]_i_7/O
                         net (fo=1, routed)           0.425    15.613    VGA_inst/p_m_inst/green[3]_i_7_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I2_O)        0.124    15.737 r  VGA_inst/p_m_inst/green[3]_i_3/O
                         net (fo=1, routed)           0.151    15.888    VGA_inst/p_m_inst/green[3]_i_3_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    16.012 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    16.012    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X75Y142        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.583    41.586    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y142        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.006    41.592    
                         clock uncertainty           -0.098    41.494    
    SLICE_X75Y142        FDRE (Setup_fdre_C_D)        0.031    41.525    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.525    
                         arrival time                         -16.012    
  -------------------------------------------------------------------
                         slack                                 25.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.638%)  route 0.126ns (40.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.640     0.642    VGA_inst/clk_25
    SLICE_X61Y165        FDRE                                         r  VGA_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y165        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  VGA_inst/vcount_reg[3]/Q
                         net (fo=24, routed)          0.126     0.909    VGA_inst/vcount[3]
    SLICE_X60Y165        LUT6 (Prop_lut6_I4_O)        0.045     0.954 r  VGA_inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.954    VGA_inst/vcount[5]_i_1_n_0
    SLICE_X60Y165        FDRE                                         r  VGA_inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.913     0.915    VGA_inst/clk_25
    SLICE_X60Y165        FDRE                                         r  VGA_inst/vcount_reg[5]/C
                         clock pessimism             -0.260     0.655    
    SLICE_X60Y165        FDRE (Hold_fdre_C_D)         0.120     0.775    VGA_inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.446%)  route 0.190ns (50.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.643     0.645    VGA_inst/clk_25
    SLICE_X64Y162        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y162        FDRE (Prop_fdre_C_Q)         0.141     0.786 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=234, routed)         0.190     0.976    VGA_inst/hcount[3]
    SLICE_X62Y162        LUT6 (Prop_lut6_I4_O)        0.045     1.021 r  VGA_inst/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.021    VGA_inst/hcount[5]_i_1_n_0
    SLICE_X62Y162        FDRE                                         r  VGA_inst/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.917     0.919    VGA_inst/clk_25
    SLICE_X62Y162        FDRE                                         r  VGA_inst/hcount_reg[5]/C
                         clock pessimism             -0.238     0.681    
    SLICE_X62Y162        FDRE (Hold_fdre_C_D)         0.120     0.801    VGA_inst/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.565%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.642     0.644    VGA_inst/clk_25
    SLICE_X64Y163        FDRE                                         r  VGA_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y163        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  VGA_inst/hcount_reg[2]/Q
                         net (fo=207, routed)         0.149     0.934    VGA_inst/hcount[2]
    SLICE_X64Y162        LUT4 (Prop_lut4_I0_O)        0.045     0.979 r  VGA_inst/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.979    VGA_inst/hcount[3]_i_1_n_0
    SLICE_X64Y162        FDRE                                         r  VGA_inst/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.918     0.920    VGA_inst/clk_25
    SLICE_X64Y162        FDRE                                         r  VGA_inst/hcount_reg[3]/C
                         clock pessimism             -0.260     0.660    
    SLICE_X64Y162        FDRE (Hold_fdre_C_D)         0.092     0.752    VGA_inst/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.271%)  route 0.151ns (44.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.640     0.642    VGA_inst/clk_25
    SLICE_X59Y165        FDRE                                         r  VGA_inst/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y165        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  VGA_inst/vcount_reg[8]/Q
                         net (fo=10, routed)          0.151     0.934    VGA_inst/vcount[8]
    SLICE_X61Y165        LUT6 (Prop_lut6_I4_O)        0.045     0.979 r  VGA_inst/vcount[10]_i_2/O
                         net (fo=1, routed)           0.000     0.979    VGA_inst/vcount[10]_i_2_n_0
    SLICE_X61Y165        FDRE                                         r  VGA_inst/vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.913     0.915    VGA_inst/clk_25
    SLICE_X61Y165        FDRE                                         r  VGA_inst/vcount_reg[10]/C
                         clock pessimism             -0.259     0.656    
    SLICE_X61Y165        FDRE (Hold_fdre_C_D)         0.092     0.748    VGA_inst/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.558%)  route 0.142ns (40.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.640     0.642    VGA_inst/clk_25
    SLICE_X60Y165        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  VGA_inst/vcount_reg[0]/Q
                         net (fo=75, routed)          0.142     0.948    VGA_inst/vcount[0]
    SLICE_X61Y165        LUT4 (Prop_lut4_I2_O)        0.045     0.993 r  VGA_inst/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.993    VGA_inst/vcount[3]_i_1_n_0
    SLICE_X61Y165        FDRE                                         r  VGA_inst/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.913     0.915    VGA_inst/clk_25
    SLICE_X61Y165        FDRE                                         r  VGA_inst/vcount_reg[3]/C
                         clock pessimism             -0.260     0.655    
    SLICE_X61Y165        FDRE (Hold_fdre_C_D)         0.092     0.747    VGA_inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.054%)  route 0.145ns (40.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.640     0.642    VGA_inst/clk_25
    SLICE_X60Y165        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  VGA_inst/vcount_reg[0]/Q
                         net (fo=75, routed)          0.145     0.951    VGA_inst/vcount[0]
    SLICE_X61Y165        LUT5 (Prop_lut5_I1_O)        0.045     0.996 r  VGA_inst/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.996    VGA_inst/vcount[4]_i_1_n_0
    SLICE_X61Y165        FDRE                                         r  VGA_inst/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.913     0.915    VGA_inst/clk_25
    SLICE_X61Y165        FDRE                                         r  VGA_inst/vcount_reg[4]/C
                         clock pessimism             -0.260     0.655    
    SLICE_X61Y165        FDRE (Hold_fdre_C_D)         0.092     0.747    VGA_inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.353%)  route 0.199ns (51.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.640     0.642    VGA_inst/clk_25
    SLICE_X61Y165        FDRE                                         r  VGA_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y165        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  VGA_inst/vcount_reg[3]/Q
                         net (fo=24, routed)          0.199     0.982    VGA_inst/vcount[3]
    SLICE_X60Y164        LUT6 (Prop_lut6_I1_O)        0.045     1.027 r  VGA_inst/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.027    VGA_inst/vcount[6]_i_1_n_0
    SLICE_X60Y164        FDRE                                         r  VGA_inst/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.914     0.916    VGA_inst/clk_25
    SLICE_X60Y164        FDRE                                         r  VGA_inst/vcount_reg[6]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X60Y164        FDRE (Hold_fdre_C_D)         0.120     0.777    VGA_inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.951%)  route 0.186ns (47.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.643     0.645    VGA_inst/clk_25
    SLICE_X62Y162        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_fdre_C_Q)         0.164     0.809 r  VGA_inst/hcount_reg[8]/Q
                         net (fo=128, routed)         0.186     0.995    VGA_inst/hcount[8]
    SLICE_X62Y162        LUT5 (Prop_lut5_I4_O)        0.045     1.040 r  VGA_inst/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     1.040    VGA_inst/hcount[8]_i_1_n_0
    SLICE_X62Y162        FDRE                                         r  VGA_inst/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.917     0.919    VGA_inst/clk_25
    SLICE_X62Y162        FDRE                                         r  VGA_inst/hcount_reg[8]/C
                         clock pessimism             -0.274     0.645    
    SLICE_X62Y162        FDRE (Hold_fdre_C_D)         0.121     0.766    VGA_inst/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.640     0.642    VGA_inst/clk_25
    SLICE_X61Y165        FDRE                                         r  VGA_inst/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y165        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  VGA_inst/vcount_reg[9]/Q
                         net (fo=11, routed)          0.180     0.964    VGA_inst/vcount[9]
    SLICE_X61Y165        LUT5 (Prop_lut5_I4_O)        0.045     1.009 r  VGA_inst/vcount[9]_i_1/O
                         net (fo=1, routed)           0.000     1.009    VGA_inst/vcount[9]_i_1_n_0
    SLICE_X61Y165        FDRE                                         r  VGA_inst/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.913     0.915    VGA_inst/clk_25
    SLICE_X61Y165        FDRE                                         r  VGA_inst/vcount_reg[9]/C
                         clock pessimism             -0.273     0.642    
    SLICE_X61Y165        FDRE (Hold_fdre_C_D)         0.091     0.733    VGA_inst/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.425%)  route 0.183ns (49.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.642     0.644    VGA_inst/clk_25
    SLICE_X64Y163        FDRE                                         r  VGA_inst/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y163        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  VGA_inst/hcount_reg[10]/Q
                         net (fo=76, routed)          0.183     0.968    VGA_inst/hcount[10]
    SLICE_X64Y163        LUT6 (Prop_lut6_I5_O)        0.045     1.013 r  VGA_inst/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000     1.013    VGA_inst/hcount[10]_i_2_n_0
    SLICE_X64Y163        FDRE                                         r  VGA_inst/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.917     0.919    VGA_inst/clk_25
    SLICE_X64Y163        FDRE                                         r  VGA_inst/hcount_reg[10]/C
                         clock pessimism             -0.275     0.644    
    SLICE_X64Y163        FDRE (Hold_fdre_C_D)         0.092     0.736    VGA_inst/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_inst/divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y162    VGA_inst/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y163    VGA_inst/hcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y160    VGA_inst/hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y163    VGA_inst/hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y162    VGA_inst/hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y161    VGA_inst/hcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y162    VGA_inst/hcount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y162    VGA_inst/hcount_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y145    VGA_inst/p_m_inst/is_display_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y165    VGA_inst/vcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y165    VGA_inst/vcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y164    VGA_inst/vcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y165    VGA_inst/vcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y165    VGA_inst/vcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y165    VGA_inst/vcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y165    VGA_inst/vcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y164    VGA_inst/vcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y165    VGA_inst/vcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y162    VGA_inst/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y163    VGA_inst/hcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y160    VGA_inst/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y163    VGA_inst/hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y162    VGA_inst/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y161    VGA_inst/hcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y162    VGA_inst/hcount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y162    VGA_inst/hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y162    VGA_inst/hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y162    VGA_inst/hcount_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_inst/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.517ns (27.008%)  route 4.100ns (72.992%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708     5.310    keyboard_inst/clk_100
    SLICE_X81Y143        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.456     5.766 r  keyboard_inst/ena_reg/Q
                         net (fo=35, routed)          0.938     6.704    keyboard_inst/ena_reg_n_0
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.828 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=6, routed)           0.890     7.718    keyboard_inst/note_out[0]
    SLICE_X79Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.295     8.137    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  keyboard_inst/lut_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.261    Single_Note_Inst/S[0]
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.793 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.794    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.951 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.976    10.927    Single_Note_Inst/sel
    SLICE_X71Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X71Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[0]/C
                         clock pessimism              0.188    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X71Y180        FDRE (Setup_fdre_C_CE)      -0.410    14.824    Single_Note_Inst/lut_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.517ns (27.008%)  route 4.100ns (72.992%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708     5.310    keyboard_inst/clk_100
    SLICE_X81Y143        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.456     5.766 r  keyboard_inst/ena_reg/Q
                         net (fo=35, routed)          0.938     6.704    keyboard_inst/ena_reg_n_0
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.828 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=6, routed)           0.890     7.718    keyboard_inst/note_out[0]
    SLICE_X79Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.295     8.137    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  keyboard_inst/lut_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.261    Single_Note_Inst/S[0]
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.793 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.794    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.951 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.976    10.927    Single_Note_Inst/sel
    SLICE_X71Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X71Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[1]/C
                         clock pessimism              0.188    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X71Y180        FDRE (Setup_fdre_C_CE)      -0.410    14.824    Single_Note_Inst/lut_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.517ns (27.008%)  route 4.100ns (72.992%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708     5.310    keyboard_inst/clk_100
    SLICE_X81Y143        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.456     5.766 r  keyboard_inst/ena_reg/Q
                         net (fo=35, routed)          0.938     6.704    keyboard_inst/ena_reg_n_0
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.828 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=6, routed)           0.890     7.718    keyboard_inst/note_out[0]
    SLICE_X79Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.295     8.137    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  keyboard_inst/lut_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.261    Single_Note_Inst/S[0]
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.793 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.794    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.951 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.976    10.927    Single_Note_Inst/sel
    SLICE_X71Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X71Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[2]/C
                         clock pessimism              0.188    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X71Y180        FDRE (Setup_fdre_C_CE)      -0.410    14.824    Single_Note_Inst/lut_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.517ns (27.008%)  route 4.100ns (72.992%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708     5.310    keyboard_inst/clk_100
    SLICE_X81Y143        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.456     5.766 r  keyboard_inst/ena_reg/Q
                         net (fo=35, routed)          0.938     6.704    keyboard_inst/ena_reg_n_0
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.828 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=6, routed)           0.890     7.718    keyboard_inst/note_out[0]
    SLICE_X79Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.295     8.137    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  keyboard_inst/lut_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.261    Single_Note_Inst/S[0]
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.793 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.794    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.951 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.976    10.927    Single_Note_Inst/sel
    SLICE_X71Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X71Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[3]/C
                         clock pessimism              0.188    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X71Y180        FDRE (Setup_fdre_C_CE)      -0.410    14.824    Single_Note_Inst/lut_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.517ns (27.008%)  route 4.100ns (72.992%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708     5.310    keyboard_inst/clk_100
    SLICE_X81Y143        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.456     5.766 r  keyboard_inst/ena_reg/Q
                         net (fo=35, routed)          0.938     6.704    keyboard_inst/ena_reg_n_0
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.828 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=6, routed)           0.890     7.718    keyboard_inst/note_out[0]
    SLICE_X79Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.295     8.137    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  keyboard_inst/lut_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.261    Single_Note_Inst/S[0]
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.793 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.794    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.951 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.976    10.927    Single_Note_Inst/sel
    SLICE_X71Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X71Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[4]/C
                         clock pessimism              0.188    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X71Y180        FDRE (Setup_fdre_C_CE)      -0.410    14.824    Single_Note_Inst/lut_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.517ns (27.008%)  route 4.100ns (72.992%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708     5.310    keyboard_inst/clk_100
    SLICE_X81Y143        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.456     5.766 r  keyboard_inst/ena_reg/Q
                         net (fo=35, routed)          0.938     6.704    keyboard_inst/ena_reg_n_0
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.828 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=6, routed)           0.890     7.718    keyboard_inst/note_out[0]
    SLICE_X79Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.295     8.137    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  keyboard_inst/lut_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.261    Single_Note_Inst/S[0]
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.793 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.794    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.951 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.976    10.927    Single_Note_Inst/sel
    SLICE_X70Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X70Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[5]/C
                         clock pessimism              0.188    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X70Y180        FDRE (Setup_fdre_C_CE)      -0.374    14.860    Single_Note_Inst/lut_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.517ns (27.008%)  route 4.100ns (72.992%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708     5.310    keyboard_inst/clk_100
    SLICE_X81Y143        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.456     5.766 r  keyboard_inst/ena_reg/Q
                         net (fo=35, routed)          0.938     6.704    keyboard_inst/ena_reg_n_0
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.828 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=6, routed)           0.890     7.718    keyboard_inst/note_out[0]
    SLICE_X79Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.295     8.137    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  keyboard_inst/lut_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.261    Single_Note_Inst/S[0]
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.793 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.794    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.951 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.976    10.927    Single_Note_Inst/sel
    SLICE_X70Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X70Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[6]/C
                         clock pessimism              0.188    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X70Y180        FDRE (Setup_fdre_C_CE)      -0.374    14.860    Single_Note_Inst/lut_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.517ns (27.008%)  route 4.100ns (72.992%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708     5.310    keyboard_inst/clk_100
    SLICE_X81Y143        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.456     5.766 r  keyboard_inst/ena_reg/Q
                         net (fo=35, routed)          0.938     6.704    keyboard_inst/ena_reg_n_0
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.828 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=6, routed)           0.890     7.718    keyboard_inst/note_out[0]
    SLICE_X79Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.295     8.137    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  keyboard_inst/lut_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.261    Single_Note_Inst/S[0]
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.793 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.794    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.951 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.976    10.927    Single_Note_Inst/sel
    SLICE_X70Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X70Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[7]/C
                         clock pessimism              0.188    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X70Y180        FDRE (Setup_fdre_C_CE)      -0.374    14.860    Single_Note_Inst/lut_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.517ns (27.008%)  route 4.100ns (72.992%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708     5.310    keyboard_inst/clk_100
    SLICE_X81Y143        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.456     5.766 r  keyboard_inst/ena_reg/Q
                         net (fo=35, routed)          0.938     6.704    keyboard_inst/ena_reg_n_0
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.828 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=6, routed)           0.890     7.718    keyboard_inst/note_out[0]
    SLICE_X79Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.295     8.137    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  keyboard_inst/lut_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.261    Single_Note_Inst/S[0]
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.793 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.794    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.951 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.976    10.927    Single_Note_Inst/sel
    SLICE_X70Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X70Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[8]/C
                         clock pessimism              0.188    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X70Y180        FDRE (Setup_fdre_C_CE)      -0.374    14.860    Single_Note_Inst/lut_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.517ns (27.008%)  route 4.100ns (72.992%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708     5.310    keyboard_inst/clk_100
    SLICE_X81Y143        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.456     5.766 r  keyboard_inst/ena_reg/Q
                         net (fo=35, routed)          0.938     6.704    keyboard_inst/ena_reg_n_0
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.828 r  keyboard_inst/lut_addr0_carry_i_9/O
                         net (fo=6, routed)           0.890     7.718    keyboard_inst/note_out[0]
    SLICE_X79Y148        LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  keyboard_inst/lut_addr0_carry_i_11/O
                         net (fo=1, routed)           0.295     8.137    keyboard_inst/lut_addr0_carry_i_11_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  keyboard_inst/lut_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.261    Single_Note_Inst/S[0]
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.793 r  Single_Note_Inst/lut_addr0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.794    Single_Note_Inst/lut_addr0_carry_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.951 r  Single_Note_Inst/lut_addr0_carry__0/CO[1]
                         net (fo=28, routed)          1.976    10.927    Single_Note_Inst/sel
    SLICE_X70Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.659    15.081    Single_Note_Inst/clk_100
    SLICE_X70Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[9]/C
                         clock pessimism              0.188    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X70Y180        FDRE (Setup_fdre_C_CE)      -0.374    14.860    Single_Note_Inst/lut_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.514    Single_Note_Inst/clk_100
    SLICE_X78Y148        FDRE                                         r  Single_Note_Inst/sine_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  Single_Note_Inst/sine_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.804    Single_Note_Inst/sine_count_reg[7]_0[2]
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.960 r  Single_Note_Inst/sine_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    Single_Note_Inst/sine_count_reg[0]_i_1_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  Single_Note_Inst/sine_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    Single_Note_Inst/sine_count_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.054 r  Single_Note_Inst/sine_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.054    Single_Note_Inst/sine_count_reg[8]_i_1_n_7
    SLICE_X78Y150        FDRE                                         r  Single_Note_Inst/sine_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.942     2.107    Single_Note_Inst/clk_100
    SLICE_X78Y150        FDRE                                         r  Single_Note_Inst/sine_count_reg[8]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X78Y150        FDRE (Hold_fdre_C_D)         0.134     1.991    Single_Note_Inst/sine_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.514    Single_Note_Inst/clk_100
    SLICE_X78Y148        FDRE                                         r  Single_Note_Inst/sine_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  Single_Note_Inst/sine_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.804    Single_Note_Inst/sine_count_reg[7]_0[2]
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.960 r  Single_Note_Inst/sine_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    Single_Note_Inst/sine_count_reg[0]_i_1_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  Single_Note_Inst/sine_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    Single_Note_Inst/sine_count_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.067 r  Single_Note_Inst/sine_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.067    Single_Note_Inst/sine_count_reg[8]_i_1_n_5
    SLICE_X78Y150        FDRE                                         r  Single_Note_Inst/sine_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.942     2.107    Single_Note_Inst/clk_100
    SLICE_X78Y150        FDRE                                         r  Single_Note_Inst/sine_count_reg[10]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X78Y150        FDRE (Hold_fdre_C_D)         0.134     1.991    Single_Note_Inst/sine_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (78.012%)  route 0.127ns (21.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.514    Single_Note_Inst/clk_100
    SLICE_X78Y148        FDRE                                         r  Single_Note_Inst/sine_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  Single_Note_Inst/sine_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.804    Single_Note_Inst/sine_count_reg[7]_0[2]
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.960 r  Single_Note_Inst/sine_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    Single_Note_Inst/sine_count_reg[0]_i_1_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  Single_Note_Inst/sine_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    Single_Note_Inst/sine_count_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.090 r  Single_Note_Inst/sine_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.090    Single_Note_Inst/sine_count_reg[8]_i_1_n_6
    SLICE_X78Y150        FDRE                                         r  Single_Note_Inst/sine_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.942     2.107    Single_Note_Inst/clk_100
    SLICE_X78Y150        FDRE                                         r  Single_Note_Inst/sine_count_reg[9]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X78Y150        FDRE (Hold_fdre_C_D)         0.134     1.991    Single_Note_Inst/sine_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.088%)  route 0.127ns (21.912%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.514    Single_Note_Inst/clk_100
    SLICE_X78Y148        FDRE                                         r  Single_Note_Inst/sine_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  Single_Note_Inst/sine_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.804    Single_Note_Inst/sine_count_reg[7]_0[2]
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.960 r  Single_Note_Inst/sine_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    Single_Note_Inst/sine_count_reg[0]_i_1_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  Single_Note_Inst/sine_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    Single_Note_Inst/sine_count_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.092 r  Single_Note_Inst/sine_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.092    Single_Note_Inst/sine_count_reg[8]_i_1_n_4
    SLICE_X78Y150        FDRE                                         r  Single_Note_Inst/sine_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.942     2.107    Single_Note_Inst/clk_100
    SLICE_X78Y150        FDRE                                         r  Single_Note_Inst/sine_count_reg[11]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X78Y150        FDRE (Hold_fdre_C_D)         0.134     1.991    Single_Note_Inst/sine_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.163%)  route 0.127ns (21.836%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.514    Single_Note_Inst/clk_100
    SLICE_X78Y148        FDRE                                         r  Single_Note_Inst/sine_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  Single_Note_Inst/sine_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.804    Single_Note_Inst/sine_count_reg[7]_0[2]
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.960 r  Single_Note_Inst/sine_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    Single_Note_Inst/sine_count_reg[0]_i_1_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  Single_Note_Inst/sine_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    Single_Note_Inst/sine_count_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.041 r  Single_Note_Inst/sine_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    Single_Note_Inst/sine_count_reg[8]_i_1_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.094 r  Single_Note_Inst/sine_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.094    Single_Note_Inst/sine_count_reg[12]_i_1_n_7
    SLICE_X78Y151        FDRE                                         r  Single_Note_Inst/sine_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.942     2.107    Single_Note_Inst/clk_100
    SLICE_X78Y151        FDRE                                         r  Single_Note_Inst/sine_count_reg[12]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X78Y151        FDRE (Hold_fdre_C_D)         0.134     1.991    Single_Note_Inst/sine_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.643%)  route 0.127ns (21.357%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.514    Single_Note_Inst/clk_100
    SLICE_X78Y148        FDRE                                         r  Single_Note_Inst/sine_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  Single_Note_Inst/sine_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.804    Single_Note_Inst/sine_count_reg[7]_0[2]
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.960 r  Single_Note_Inst/sine_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    Single_Note_Inst/sine_count_reg[0]_i_1_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  Single_Note_Inst/sine_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    Single_Note_Inst/sine_count_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.041 r  Single_Note_Inst/sine_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    Single_Note_Inst/sine_count_reg[8]_i_1_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.107 r  Single_Note_Inst/sine_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.107    Single_Note_Inst/sine_count_reg[12]_i_1_n_5
    SLICE_X78Y151        FDRE                                         r  Single_Note_Inst/sine_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.942     2.107    Single_Note_Inst/clk_100
    SLICE_X78Y151        FDRE                                         r  Single_Note_Inst/sine_count_reg[14]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X78Y151        FDRE (Hold_fdre_C_D)         0.134     1.991    Single_Note_Inst/sine_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.441%)  route 0.127ns (20.559%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.514    Single_Note_Inst/clk_100
    SLICE_X78Y148        FDRE                                         r  Single_Note_Inst/sine_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  Single_Note_Inst/sine_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.804    Single_Note_Inst/sine_count_reg[7]_0[2]
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.960 r  Single_Note_Inst/sine_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    Single_Note_Inst/sine_count_reg[0]_i_1_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  Single_Note_Inst/sine_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    Single_Note_Inst/sine_count_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.041 r  Single_Note_Inst/sine_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    Single_Note_Inst/sine_count_reg[8]_i_1_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.130 r  Single_Note_Inst/sine_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.130    Single_Note_Inst/sine_count_reg[12]_i_1_n_6
    SLICE_X78Y151        FDRE                                         r  Single_Note_Inst/sine_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.942     2.107    Single_Note_Inst/clk_100
    SLICE_X78Y151        FDRE                                         r  Single_Note_Inst/sine_count_reg[13]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X78Y151        FDRE (Hold_fdre_C_D)         0.134     1.991    Single_Note_Inst/sine_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.491ns (79.507%)  route 0.127ns (20.493%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.514    Single_Note_Inst/clk_100
    SLICE_X78Y148        FDRE                                         r  Single_Note_Inst/sine_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  Single_Note_Inst/sine_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.804    Single_Note_Inst/sine_count_reg[7]_0[2]
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.960 r  Single_Note_Inst/sine_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    Single_Note_Inst/sine_count_reg[0]_i_1_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  Single_Note_Inst/sine_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    Single_Note_Inst/sine_count_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.041 r  Single_Note_Inst/sine_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    Single_Note_Inst/sine_count_reg[8]_i_1_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.132 r  Single_Note_Inst/sine_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.132    Single_Note_Inst/sine_count_reg[12]_i_1_n_4
    SLICE_X78Y151        FDRE                                         r  Single_Note_Inst/sine_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.942     2.107    Single_Note_Inst/clk_100
    SLICE_X78Y151        FDRE                                         r  Single_Note_Inst/sine_count_reg[15]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X78Y151        FDRE (Hold_fdre_C_D)         0.134     1.991    Single_Note_Inst/sine_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.493ns (79.573%)  route 0.127ns (20.427%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.514    Single_Note_Inst/clk_100
    SLICE_X78Y148        FDRE                                         r  Single_Note_Inst/sine_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  Single_Note_Inst/sine_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.804    Single_Note_Inst/sine_count_reg[7]_0[2]
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.960 r  Single_Note_Inst/sine_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    Single_Note_Inst/sine_count_reg[0]_i_1_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  Single_Note_Inst/sine_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    Single_Note_Inst/sine_count_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.041 r  Single_Note_Inst/sine_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    Single_Note_Inst/sine_count_reg[8]_i_1_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.081 r  Single_Note_Inst/sine_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.081    Single_Note_Inst/sine_count_reg[12]_i_1_n_0
    SLICE_X78Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.134 r  Single_Note_Inst/sine_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.134    Single_Note_Inst/sine_count_reg[16]_i_1_n_7
    SLICE_X78Y152        FDRE                                         r  Single_Note_Inst/sine_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.942     2.107    Single_Note_Inst/clk_100
    SLICE_X78Y152        FDRE                                         r  Single_Note_Inst/sine_count_reg[16]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X78Y152        FDRE (Hold_fdre_C_D)         0.134     1.991    Single_Note_Inst/sine_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Single_Note_Inst/lut_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.266%)  route 0.113ns (37.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.636     1.556    Single_Note_Inst/clk_100
    SLICE_X71Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y180        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Single_Note_Inst/lut_addr_reg[3]/Q
                         net (fo=110, routed)         0.113     1.810    Single_Note_Inst/lut_addr_reg__0[3]
    SLICE_X70Y180        LUT6 (Prop_lut6_I3_O)        0.045     1.855 r  Single_Note_Inst/lut_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.855    Single_Note_Inst/p_0_in[5]
    SLICE_X70Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.910     2.075    Single_Note_Inst/clk_100
    SLICE_X70Y180        FDRE                                         r  Single_Note_Inst/lut_addr_reg[5]/C
                         clock pessimism             -0.506     1.569    
    SLICE_X70Y180        FDRE (Hold_fdre_C_D)         0.121     1.690    Single_Note_Inst/lut_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y183   Single_Note_Inst/driver_inst/compare_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y183   Single_Note_Inst/driver_inst/compare_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y184   Single_Note_Inst/driver_inst/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y184   Single_Note_Inst/driver_inst/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y185   Single_Note_Inst/driver_inst/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y184   Single_Note_Inst/driver_inst/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y184   Single_Note_Inst/driver_inst/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y142   keyboard_inst/PS2/debounce/Iv0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y147   keyboard_inst/PS2/debounce/Iv1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y150   Single_Note_Inst/sine_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y150   Single_Note_Inst/sine_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y151   Single_Note_Inst/sine_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y151   Single_Note_Inst/sine_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y151   Single_Note_Inst/sine_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y151   Single_Note_Inst/sine_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y152   Single_Note_Inst/sine_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y152   Single_Note_Inst/sine_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y150   Single_Note_Inst/sine_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y150   Single_Note_Inst/sine_count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y142   keyboard_inst/PS2/debounce/Iv0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   keyboard_inst/note_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   keyboard_inst/note_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y181   Single_Note_Inst/driver_inst/compare_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y183   Single_Note_Inst/driver_inst/compare_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y183   Single_Note_Inst/driver_inst/compare_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y183   Single_Note_Inst/driver_inst/compare_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y183   Single_Note_Inst/driver_inst/compare_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y184   Single_Note_Inst/driver_inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y184   Single_Note_Inst/driver_inst/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 keyboard_inst/note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.897ns  (logic 1.831ns (31.049%)  route 4.066ns (68.951%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708    35.310    keyboard_inst/clk_100
    SLICE_X81Y144        FDRE                                         r  keyboard_inst/note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y144        FDRE (Prop_fdre_C_Q)         0.419    35.729 r  keyboard_inst/note_reg[2]/Q
                         net (fo=23, routed)          0.787    36.516    keyboard_inst/note_reg_n_0_[2]
    SLICE_X78Y142        LUT3 (Prop_lut3_I0_O)        0.296    36.812 r  keyboard_inst/green[3]_i_127/O
                         net (fo=3, routed)           0.425    37.237    keyboard_inst/green_reg[3]_0
    SLICE_X79Y143        LUT6 (Prop_lut6_I0_O)        0.124    37.361 r  keyboard_inst/red[3]_i_296/O
                         net (fo=1, routed)           0.518    37.879    keyboard_inst/red[3]_i_296_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.124    38.003 f  keyboard_inst/red[3]_i_255/O
                         net (fo=1, routed)           0.565    38.568    VGA_inst/p_m_inst/note_reg[3]_0
    SLICE_X75Y143        LUT5 (Prop_lut5_I1_O)        0.124    38.692 r  VGA_inst/p_m_inst/red[3]_i_210/O
                         net (fo=1, routed)           0.599    39.291    VGA_inst/p_m_inst/red[3]_i_210_n_0
    SLICE_X76Y144        LUT6 (Prop_lut6_I2_O)        0.124    39.415 r  VGA_inst/p_m_inst/red[3]_i_148/O
                         net (fo=1, routed)           0.162    39.577    VGA_inst/p_m_inst/red[3]_i_148_n_0
    SLICE_X76Y144        LUT6 (Prop_lut6_I3_O)        0.124    39.701 f  VGA_inst/p_m_inst/red[3]_i_87/O
                         net (fo=1, routed)           0.293    39.994    VGA_inst/p_m_inst/red[3]_i_87_n_0
    SLICE_X77Y142        LUT6 (Prop_lut6_I4_O)        0.124    40.118 f  VGA_inst/p_m_inst/red[3]_i_36/O
                         net (fo=1, routed)           0.151    40.269    VGA_inst/p_m_inst/red[3]_i_36_n_0
    SLICE_X77Y142        LUT6 (Prop_lut6_I4_O)        0.124    40.393 r  VGA_inst/p_m_inst/red[3]_i_12/O
                         net (fo=1, routed)           0.412    40.805    VGA_inst/p_m_inst/red[3]_i_12_n_0
    SLICE_X75Y143        LUT6 (Prop_lut6_I2_O)        0.124    40.929 r  VGA_inst/p_m_inst/red[3]_i_4/O
                         net (fo=1, routed)           0.154    41.083    VGA_inst/p_m_inst/red[3]_i_4_n_0
    SLICE_X75Y143        LUT5 (Prop_lut5_I2_O)        0.124    41.207 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    41.207    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X75Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584    41.587    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000    41.587    
                         clock uncertainty           -0.202    41.385    
    SLICE_X75Y143        FDRE (Setup_fdre_C_D)        0.032    41.417    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.417    
                         arrival time                         -41.207    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 keyboard_inst/note_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.798ns  (logic 1.758ns (30.322%)  route 4.040ns (69.678%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 41.593 - 40.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 35.306 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.704    35.306    keyboard_inst/clk_100
    SLICE_X78Y142        FDRE                                         r  keyboard_inst/note_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.518    35.824 f  keyboard_inst/note_reg[3]/Q
                         net (fo=23, routed)          0.933    36.757    keyboard_inst/note_reg_n_0_[3]
    SLICE_X81Y143        LUT5 (Prop_lut5_I1_O)        0.124    36.881 r  keyboard_inst/red[2]_i_99/O
                         net (fo=2, routed)           0.491    37.372    VGA_inst/p_m_inst/note_reg[2]_0
    SLICE_X81Y142        LUT4 (Prop_lut4_I1_O)        0.124    37.496 f  VGA_inst/p_m_inst/green[2]_i_379/O
                         net (fo=1, routed)           0.796    38.293    VGA_inst/p_m_inst/green[2]_i_379_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I1_O)        0.124    38.417 r  VGA_inst/p_m_inst/green[2]_i_333/O
                         net (fo=1, routed)           0.308    38.725    VGA_inst/p_m_inst/green[2]_i_333_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I3_O)        0.124    38.849 r  VGA_inst/p_m_inst/green[2]_i_229/O
                         net (fo=1, routed)           0.286    39.135    VGA_inst/p_m_inst/green[2]_i_229_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    39.259 r  VGA_inst/p_m_inst/green[2]_i_128/O
                         net (fo=1, routed)           0.302    39.561    VGA_inst/p_m_inst/green[2]_i_128_n_0
    SLICE_X80Y144        LUT6 (Prop_lut6_I3_O)        0.124    39.685 r  VGA_inst/p_m_inst/green[2]_i_66/O
                         net (fo=1, routed)           0.294    39.979    VGA_inst/p_m_inst/green[2]_i_66_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I4_O)        0.124    40.103 r  VGA_inst/p_m_inst/green[2]_i_34/O
                         net (fo=1, routed)           0.303    40.406    VGA_inst/p_m_inst/green[2]_i_34_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I5_O)        0.124    40.530 r  VGA_inst/p_m_inst/green[2]_i_12/O
                         net (fo=1, routed)           0.161    40.691    VGA_inst/p_m_inst/green[2]_i_12_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I3_O)        0.124    40.815 r  VGA_inst/p_m_inst/green[2]_i_3/O
                         net (fo=1, routed)           0.165    40.980    VGA_inst/p_m_inst/green[2]_i_3_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I1_O)        0.124    41.104 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    41.104    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X80Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    41.593    VGA_inst/p_m_inst/clk_out1
    SLICE_X80Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000    41.593    
                         clock uncertainty           -0.202    41.391    
    SLICE_X80Y146        FDRE (Setup_fdre_C_D)        0.077    41.468    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.468    
                         arrival time                         -41.104    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 keyboard_inst/note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.698ns  (logic 1.831ns (32.137%)  route 3.867ns (67.863%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 41.593 - 40.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708    35.310    keyboard_inst/clk_100
    SLICE_X81Y144        FDRE                                         r  keyboard_inst/note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y144        FDRE (Prop_fdre_C_Q)         0.419    35.729 r  keyboard_inst/note_reg[2]/Q
                         net (fo=23, routed)          0.858    36.587    keyboard_inst/note_reg_n_0_[2]
    SLICE_X79Y144        LUT5 (Prop_lut5_I1_O)        0.296    36.883 f  keyboard_inst/red[3]_i_294/O
                         net (fo=4, routed)           0.440    37.323    VGA_inst/p_m_inst/note_reg[3]
    SLICE_X79Y145        LUT4 (Prop_lut4_I0_O)        0.124    37.447 f  VGA_inst/p_m_inst/red[2]_i_94/O
                         net (fo=1, routed)           0.661    38.108    VGA_inst/p_m_inst/red[2]_i_94_n_0
    SLICE_X78Y145        LUT6 (Prop_lut6_I0_O)        0.124    38.232 r  VGA_inst/p_m_inst/red[2]_i_81/O
                         net (fo=1, routed)           0.404    38.637    VGA_inst/p_m_inst/red[2]_i_81_n_0
    SLICE_X79Y145        LUT6 (Prop_lut6_I2_O)        0.124    38.761 r  VGA_inst/p_m_inst/red[2]_i_72/O
                         net (fo=1, routed)           0.434    39.194    VGA_inst/p_m_inst/red[2]_i_72_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I2_O)        0.124    39.318 r  VGA_inst/p_m_inst/red[2]_i_58/O
                         net (fo=1, routed)           0.151    39.470    VGA_inst/p_m_inst/red[2]_i_58_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I2_O)        0.124    39.594 r  VGA_inst/p_m_inst/red[2]_i_34/O
                         net (fo=1, routed)           0.323    39.917    VGA_inst/p_m_inst/red[2]_i_34_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I1_O)        0.124    40.041 f  VGA_inst/p_m_inst/red[2]_i_20/O
                         net (fo=1, routed)           0.292    40.333    VGA_inst/p_m_inst/red[2]_i_20_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    40.457 f  VGA_inst/p_m_inst/red[2]_i_10/O
                         net (fo=1, routed)           0.149    40.606    VGA_inst/p_m_inst/red[2]_i_10_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I1_O)        0.124    40.730 r  VGA_inst/p_m_inst/red[2]_i_4/O
                         net (fo=1, routed)           0.154    40.884    VGA_inst/p_m_inst/red[2]_i_4_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    41.008 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    41.008    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    41.593    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000    41.593    
                         clock uncertainty           -0.202    41.391    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)        0.029    41.420    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.420    
                         arrival time                         -41.008    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.442ns  (logic 1.572ns (28.887%)  route 3.870ns (71.113%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 41.590 - 40.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708    35.310    keyboard_inst/clk_100
    SLICE_X81Y143        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.456    35.766 r  keyboard_inst/ena_reg/Q
                         net (fo=35, routed)          0.746    36.513    keyboard_inst/ena_reg_n_0
    SLICE_X80Y142        LUT3 (Prop_lut3_I1_O)        0.124    36.637 f  keyboard_inst/green[0]_i_23/O
                         net (fo=1, routed)           0.566    37.203    keyboard_inst/green[0]_i_23_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I1_O)        0.124    37.327 r  keyboard_inst/green[0]_i_22/O
                         net (fo=2, routed)           0.614    37.941    VGA_inst/p_m_inst/ena_reg_1
    SLICE_X76Y143        LUT2 (Prop_lut2_I1_O)        0.124    38.065 f  VGA_inst/p_m_inst/green[0]_i_19/O
                         net (fo=2, routed)           0.576    38.641    VGA_inst/p_m_inst/green[0]_i_19_n_0
    SLICE_X79Y144        LUT6 (Prop_lut6_I4_O)        0.124    38.765 f  VGA_inst/p_m_inst/green[0]_i_15/O
                         net (fo=1, routed)           0.316    39.081    VGA_inst/p_m_inst/green[0]_i_15_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I3_O)        0.124    39.205 f  VGA_inst/p_m_inst/green[0]_i_10/O
                         net (fo=1, routed)           0.149    39.354    VGA_inst/p_m_inst/green[0]_i_10_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I1_O)        0.124    39.478 r  VGA_inst/p_m_inst/green[0]_i_9/O
                         net (fo=1, routed)           0.329    39.806    VGA_inst/p_m_inst/green[0]_i_9_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I3_O)        0.124    39.930 r  VGA_inst/p_m_inst/green[0]_i_7/O
                         net (fo=1, routed)           0.171    40.101    VGA_inst/p_m_inst/green[0]_i_7_n_0
    SLICE_X78Y146        LUT5 (Prop_lut5_I1_O)        0.124    40.225 f  VGA_inst/p_m_inst/green[0]_i_3/O
                         net (fo=1, routed)           0.403    40.628    VGA_inst/p_m_inst/green[0]_i_3_n_0
    SLICE_X79Y145        LUT5 (Prop_lut5_I3_O)        0.124    40.752 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    40.752    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X79Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.587    41.590    VGA_inst/p_m_inst/clk_out1
    SLICE_X79Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000    41.590    
                         clock uncertainty           -0.202    41.388    
    SLICE_X79Y145        FDRE (Setup_fdre_C_D)        0.032    41.420    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.420    
                         arrival time                         -40.752    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 keyboard_inst/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.366ns  (logic 1.324ns (24.674%)  route 4.042ns (75.326%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708    35.310    keyboard_inst/clk_100
    SLICE_X81Y144        FDRE                                         r  keyboard_inst/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y144        FDRE (Prop_fdre_C_Q)         0.456    35.766 f  keyboard_inst/note_reg[0]/Q
                         net (fo=28, routed)          1.123    36.889    keyboard_inst/note_reg_n_0_[0]
    SLICE_X82Y143        LUT6 (Prop_lut6_I4_O)        0.124    37.013 r  keyboard_inst/red[0]_i_291/O
                         net (fo=1, routed)           0.788    37.801    VGA_inst/p_m_inst/note_reg[2]_8
    SLICE_X79Y141        LUT6 (Prop_lut6_I5_O)        0.124    37.925 f  VGA_inst/p_m_inst/red[0]_i_270/O
                         net (fo=1, routed)           0.703    38.628    VGA_inst/p_m_inst/red[0]_i_270_n_0
    SLICE_X76Y145        LUT6 (Prop_lut6_I4_O)        0.124    38.752 r  VGA_inst/p_m_inst/red[0]_i_214/O
                         net (fo=1, routed)           0.161    38.913    VGA_inst/p_m_inst/red[0]_i_214_n_0
    SLICE_X76Y145        LUT6 (Prop_lut6_I5_O)        0.124    39.037 f  VGA_inst/p_m_inst/red[0]_i_120/O
                         net (fo=1, routed)           0.483    39.520    VGA_inst/p_m_inst/red[0]_i_120_n_0
    SLICE_X77Y145        LUT6 (Prop_lut6_I2_O)        0.124    39.644 f  VGA_inst/p_m_inst/red[0]_i_44/O
                         net (fo=1, routed)           0.450    40.094    VGA_inst/p_m_inst/red[0]_i_44_n_0
    SLICE_X78Y145        LUT6 (Prop_lut6_I3_O)        0.124    40.218 f  VGA_inst/p_m_inst/red[0]_i_11/O
                         net (fo=1, routed)           0.334    40.552    VGA_inst/p_m_inst/red[0]_i_11_n_0
    SLICE_X76Y145        LUT6 (Prop_lut6_I3_O)        0.124    40.676 r  VGA_inst/p_m_inst/red[0]_i_2/O
                         net (fo=1, routed)           0.000    40.676    VGA_inst/p_m_inst/red[0]_i_2_n_0
    SLICE_X76Y145        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584    41.587    VGA_inst/p_m_inst/clk_out1
    SLICE_X76Y145        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.000    41.587    
                         clock uncertainty           -0.202    41.385    
    SLICE_X76Y145        FDRE (Setup_fdre_C_D)        0.077    41.462    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.462    
                         arrival time                         -40.676    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.295ns  (logic 1.572ns (29.689%)  route 3.723ns (70.311%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.708    35.310    keyboard_inst/clk_100
    SLICE_X81Y143        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.456    35.766 r  keyboard_inst/ena_reg/Q
                         net (fo=35, routed)          0.746    36.513    keyboard_inst/ena_reg_n_0
    SLICE_X80Y142        LUT3 (Prop_lut3_I1_O)        0.124    36.637 f  keyboard_inst/green[0]_i_23/O
                         net (fo=1, routed)           0.566    37.203    keyboard_inst/green[0]_i_23_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I1_O)        0.124    37.327 r  keyboard_inst/green[0]_i_22/O
                         net (fo=2, routed)           0.614    37.941    VGA_inst/p_m_inst/ena_reg_1
    SLICE_X76Y143        LUT2 (Prop_lut2_I1_O)        0.124    38.065 f  VGA_inst/p_m_inst/green[0]_i_19/O
                         net (fo=2, routed)           0.585    38.650    VGA_inst/p_m_inst/green[0]_i_19_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124    38.774 f  VGA_inst/p_m_inst/green[3]_i_62/O
                         net (fo=1, routed)           0.302    39.076    VGA_inst/p_m_inst/green[3]_i_62_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I4_O)        0.124    39.200 r  VGA_inst/p_m_inst/green[3]_i_42/O
                         net (fo=1, routed)           0.162    39.362    VGA_inst/p_m_inst/green[3]_i_42_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I2_O)        0.124    39.486 r  VGA_inst/p_m_inst/green[3]_i_18/O
                         net (fo=1, routed)           0.171    39.657    VGA_inst/p_m_inst/green[3]_i_18_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I3_O)        0.124    39.781 f  VGA_inst/p_m_inst/green[3]_i_7/O
                         net (fo=1, routed)           0.425    40.206    VGA_inst/p_m_inst/green[3]_i_7_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I2_O)        0.124    40.330 r  VGA_inst/p_m_inst/green[3]_i_3/O
                         net (fo=1, routed)           0.151    40.481    VGA_inst/p_m_inst/green[3]_i_3_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    40.605 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    40.605    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X75Y142        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.583    41.586    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y142        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000    41.586    
                         clock uncertainty           -0.202    41.384    
    SLICE_X75Y142        FDRE (Setup_fdre_C_D)        0.031    41.415    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.415    
                         arrival time                         -40.605    
  -------------------------------------------------------------------
                         slack                                  0.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.513ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.411ns (35.388%)  route 0.750ns (64.612%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.515    keyboard_inst/clk_100
    SLICE_X81Y144        FDRE                                         r  keyboard_inst/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y144        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  keyboard_inst/note_reg[0]/Q
                         net (fo=28, routed)          0.228     1.885    keyboard_inst/note_reg_n_0_[0]
    SLICE_X80Y144        LUT6 (Prop_lut6_I5_O)        0.045     1.930 f  keyboard_inst/green[0]_i_16/O
                         net (fo=3, routed)           0.170     2.099    VGA_inst/p_m_inst/note_reg[2]_6
    SLICE_X81Y145        LUT6 (Prop_lut6_I4_O)        0.045     2.144 f  VGA_inst/p_m_inst/green[0]_i_10/O
                         net (fo=1, routed)           0.049     2.193    VGA_inst/p_m_inst/green[0]_i_10_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I1_O)        0.045     2.238 r  VGA_inst/p_m_inst/green[0]_i_9/O
                         net (fo=1, routed)           0.116     2.354    VGA_inst/p_m_inst/green[0]_i_9_n_0
    SLICE_X78Y146        LUT6 (Prop_lut6_I3_O)        0.045     2.399 r  VGA_inst/p_m_inst/green[0]_i_7/O
                         net (fo=1, routed)           0.052     2.451    VGA_inst/p_m_inst/green[0]_i_7_n_0
    SLICE_X78Y146        LUT5 (Prop_lut5_I1_O)        0.045     2.496 f  VGA_inst/p_m_inst/green[0]_i_3/O
                         net (fo=1, routed)           0.136     2.632    VGA_inst/p_m_inst/green[0]_i_3_n_0
    SLICE_X79Y145        LUT5 (Prop_lut5_I3_O)        0.045     2.677 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.677    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X79Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867     0.869    VGA_inst/p_m_inst/clk_out1
    SLICE_X79Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.202     1.071    
    SLICE_X79Y145        FDRE (Hold_fdre_C_D)         0.092     1.163    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.693ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.389ns (28.396%)  route 0.981ns (71.604%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.512    keyboard_inst/clk_100
    SLICE_X78Y142        FDRE                                         r  keyboard_inst/note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.164     1.676 f  keyboard_inst/note_reg[1]/Q
                         net (fo=28, routed)          0.269     1.945    keyboard_inst/note_reg_n_0_[1]
    SLICE_X78Y142        LUT6 (Prop_lut6_I3_O)        0.045     1.990 r  keyboard_inst/red[0]_i_213/O
                         net (fo=1, routed)           0.247     2.237    VGA_inst/p_m_inst/ena_reg_2
    SLICE_X76Y145        LUT6 (Prop_lut6_I4_O)        0.045     2.282 f  VGA_inst/p_m_inst/red[0]_i_120/O
                         net (fo=1, routed)           0.165     2.447    VGA_inst/p_m_inst/red[0]_i_120_n_0
    SLICE_X77Y145        LUT6 (Prop_lut6_I2_O)        0.045     2.492 f  VGA_inst/p_m_inst/red[0]_i_44/O
                         net (fo=1, routed)           0.166     2.658    VGA_inst/p_m_inst/red[0]_i_44_n_0
    SLICE_X78Y145        LUT6 (Prop_lut6_I3_O)        0.045     2.703 f  VGA_inst/p_m_inst/red[0]_i_11/O
                         net (fo=1, routed)           0.134     2.837    VGA_inst/p_m_inst/red[0]_i_11_n_0
    SLICE_X76Y145        LUT6 (Prop_lut6_I3_O)        0.045     2.882 r  VGA_inst/p_m_inst/red[0]_i_2/O
                         net (fo=1, routed)           0.000     2.882    VGA_inst/p_m_inst/red[0]_i_2_n_0
    SLICE_X76Y145        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866     0.868    VGA_inst/p_m_inst/clk_out1
    SLICE_X76Y145        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.202     1.069    
    SLICE_X76Y145        FDRE (Hold_fdre_C_D)         0.120     1.189    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.695ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.479ns (35.643%)  route 0.865ns (64.357%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.512    keyboard_inst/clk_100
    SLICE_X78Y142        FDRE                                         r  keyboard_inst/note_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.164     1.676 r  keyboard_inst/note_reg[3]/Q
                         net (fo=23, routed)          0.276     1.952    keyboard_inst/note_reg_n_0_[3]
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.045     1.997 f  keyboard_inst/red[3]_i_209/O
                         net (fo=1, routed)           0.197     2.195    VGA_inst/p_m_inst/note_reg[0]_2
    SLICE_X76Y144        LUT6 (Prop_lut6_I1_O)        0.045     2.240 r  VGA_inst/p_m_inst/red[3]_i_148/O
                         net (fo=1, routed)           0.054     2.294    VGA_inst/p_m_inst/red[3]_i_148_n_0
    SLICE_X76Y144        LUT6 (Prop_lut6_I3_O)        0.045     2.339 f  VGA_inst/p_m_inst/red[3]_i_87/O
                         net (fo=1, routed)           0.109     2.448    VGA_inst/p_m_inst/red[3]_i_87_n_0
    SLICE_X77Y142        LUT6 (Prop_lut6_I4_O)        0.045     2.493 f  VGA_inst/p_m_inst/red[3]_i_36/O
                         net (fo=1, routed)           0.050     2.543    VGA_inst/p_m_inst/red[3]_i_36_n_0
    SLICE_X77Y142        LUT6 (Prop_lut6_I4_O)        0.045     2.588 r  VGA_inst/p_m_inst/red[3]_i_12/O
                         net (fo=1, routed)           0.126     2.714    VGA_inst/p_m_inst/red[3]_i_12_n_0
    SLICE_X75Y143        LUT6 (Prop_lut6_I2_O)        0.045     2.759 r  VGA_inst/p_m_inst/red[3]_i_4/O
                         net (fo=1, routed)           0.052     2.811    VGA_inst/p_m_inst/red[3]_i_4_n_0
    SLICE_X75Y143        LUT5 (Prop_lut5_I2_O)        0.045     2.856 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.856    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X75Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866     0.868    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y143        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.202     1.069    
    SLICE_X75Y143        FDRE (Hold_fdre_C_D)         0.092     1.161    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.755ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.479ns (34.130%)  route 0.924ns (65.870%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.512    keyboard_inst/clk_100
    SLICE_X78Y142        FDRE                                         r  keyboard_inst/note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.164     1.676 r  keyboard_inst/note_reg[1]/Q
                         net (fo=28, routed)          0.290     1.967    keyboard_inst/note_reg_n_0_[1]
    SLICE_X79Y143        LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  keyboard_inst/green[0]_i_20/O
                         net (fo=3, routed)           0.220     2.232    VGA_inst/p_m_inst/ena_reg_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.045     2.277 f  VGA_inst/p_m_inst/green[3]_i_62/O
                         net (fo=1, routed)           0.108     2.385    VGA_inst/p_m_inst/green[3]_i_62_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I4_O)        0.045     2.430 r  VGA_inst/p_m_inst/green[3]_i_42/O
                         net (fo=1, routed)           0.054     2.484    VGA_inst/p_m_inst/green[3]_i_42_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I2_O)        0.045     2.529 r  VGA_inst/p_m_inst/green[3]_i_18/O
                         net (fo=1, routed)           0.052     2.581    VGA_inst/p_m_inst/green[3]_i_18_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I3_O)        0.045     2.626 f  VGA_inst/p_m_inst/green[3]_i_7/O
                         net (fo=1, routed)           0.150     2.776    VGA_inst/p_m_inst/green[3]_i_7_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I2_O)        0.045     2.821 r  VGA_inst/p_m_inst/green[3]_i_3/O
                         net (fo=1, routed)           0.050     2.871    VGA_inst/p_m_inst/green[3]_i_3_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.045     2.916 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.916    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X75Y142        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865     0.867    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y142        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.202     1.068    
    SLICE_X75Y142        FDRE (Hold_fdre_C_D)         0.092     1.160    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.501ns (34.596%)  route 0.947ns (65.404%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.515    keyboard_inst/clk_100
    SLICE_X81Y144        FDRE                                         r  keyboard_inst/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y144        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  keyboard_inst/note_reg[0]/Q
                         net (fo=28, routed)          0.342     1.999    keyboard_inst/note_reg_n_0_[0]
    SLICE_X80Y145        LUT6 (Prop_lut6_I4_O)        0.045     2.044 r  keyboard_inst/green[2]_i_336/O
                         net (fo=2, routed)           0.155     2.199    VGA_inst/p_m_inst/note_reg[2]_4
    SLICE_X79Y146        LUT4 (Prop_lut4_I1_O)        0.045     2.244 r  VGA_inst/p_m_inst/red[2]_i_73/O
                         net (fo=1, routed)           0.082     2.326    VGA_inst/p_m_inst/red[2]_i_73_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I3_O)        0.045     2.371 r  VGA_inst/p_m_inst/red[2]_i_58/O
                         net (fo=1, routed)           0.050     2.421    VGA_inst/p_m_inst/red[2]_i_58_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I2_O)        0.045     2.466 r  VGA_inst/p_m_inst/red[2]_i_34/O
                         net (fo=1, routed)           0.111     2.577    VGA_inst/p_m_inst/red[2]_i_34_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I1_O)        0.045     2.622 f  VGA_inst/p_m_inst/red[2]_i_20/O
                         net (fo=1, routed)           0.106     2.728    VGA_inst/p_m_inst/red[2]_i_20_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.045     2.773 f  VGA_inst/p_m_inst/red[2]_i_10/O
                         net (fo=1, routed)           0.049     2.822    VGA_inst/p_m_inst/red[2]_i_10_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I1_O)        0.045     2.867 r  VGA_inst/p_m_inst/red[2]_i_4/O
                         net (fo=1, routed)           0.051     2.919    VGA_inst/p_m_inst/red[2]_i_4_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.045     2.964 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.964    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869     0.871    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.202     1.073    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)         0.091     1.164    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.876ns  (arrival time - required time)
  Source:                 keyboard_inst/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.546ns (35.133%)  route 1.008ns (64.867%))
  Logic Levels:           9  (LUT6=9)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.515    keyboard_inst/clk_100
    SLICE_X81Y143        FDRE                                         r  keyboard_inst/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  keyboard_inst/ena_reg/Q
                         net (fo=35, routed)          0.242     1.899    keyboard_inst/ena_reg_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I2_O)        0.045     1.944 r  keyboard_inst/green[0]_i_22/O
                         net (fo=2, routed)           0.126     2.070    VGA_inst/p_m_inst/ena_reg_1
    SLICE_X80Y143        LUT6 (Prop_lut6_I0_O)        0.045     2.115 r  VGA_inst/p_m_inst/green[2]_i_333/O
                         net (fo=1, routed)           0.116     2.231    VGA_inst/p_m_inst/green[2]_i_333_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I3_O)        0.045     2.276 r  VGA_inst/p_m_inst/green[2]_i_229/O
                         net (fo=1, routed)           0.091     2.368    VGA_inst/p_m_inst/green[2]_i_229_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.045     2.413 r  VGA_inst/p_m_inst/green[2]_i_128/O
                         net (fo=1, routed)           0.108     2.521    VGA_inst/p_m_inst/green[2]_i_128_n_0
    SLICE_X80Y144        LUT6 (Prop_lut6_I3_O)        0.045     2.566 r  VGA_inst/p_m_inst/green[2]_i_66/O
                         net (fo=1, routed)           0.106     2.672    VGA_inst/p_m_inst/green[2]_i_66_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I4_O)        0.045     2.717 r  VGA_inst/p_m_inst/green[2]_i_34/O
                         net (fo=1, routed)           0.108     2.825    VGA_inst/p_m_inst/green[2]_i_34_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I5_O)        0.045     2.870 r  VGA_inst/p_m_inst/green[2]_i_12/O
                         net (fo=1, routed)           0.054     2.924    VGA_inst/p_m_inst/green[2]_i_12_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I3_O)        0.045     2.969 r  VGA_inst/p_m_inst/green[2]_i_3/O
                         net (fo=1, routed)           0.056     3.025    VGA_inst/p_m_inst/green[2]_i_3_n_0
    SLICE_X80Y146        LUT6 (Prop_lut6_I1_O)        0.045     3.070 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000     3.070    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X80Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869     0.871    VGA_inst/p_m_inst/clk_out1
    SLICE_X80Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.202     1.073    
    SLICE_X80Y146        FDRE (Hold_fdre_C_D)         0.120     1.193    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  1.876    





