{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf " "Source file: C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1770529187871 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1770529187871 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf " "Source file: C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1770529187958 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1770529187958 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf " "Source file: C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1770529187983 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1770529187983 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770529188811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529188812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 11:09:48 2026 " "Processing started: Sun Feb  8 11:09:48 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770529188812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529188812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529188812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770529189286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770529189287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmemi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMEMI " "Found entity 1: DMEMI" {  } { { "DMEMI.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEMI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reset_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/LCD_Display.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197049 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/LCD_Display.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/LCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BCD_7_bit.v(9) " "Verilog HDL information at BCD_7_bit.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "BCD_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/BCD_7_bit.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1770529197055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7_bit " "Found entity 1: BCD_7_bit" {  } { { "BCD_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/BCD_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_1024.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_1024.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeros.v 1 1 " "Found 1 design units, including 1 entities, in source file zeros.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zeros " "Found entity 1: Zeros" {  } { { "Zeros.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Zeros.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_8_bit " "Found entity 1: XOR_8_bit" {  } { { "XOR_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/XOR_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_3_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_3_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_3_bit " "Found entity 1: XOR_3_bit" {  } { { "XOR_3_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/XOR_3_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16_bit " "Found entity 1: reg_16_bit" {  } { { "reg_16_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bit " "Found entity 1: reg_8_bit" {  } { { "reg_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_8_bit " "Found entity 1: OR_8_bit" {  } { { "OR_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/OR_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_7_bit " "Found entity 1: OR_7_bit" {  } { { "OR_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/OR_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_5_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_5_bit " "Found entity 1: OR_5_bit" {  } { { "OR_5_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/OR_5_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones.v 1 1 " "Found 1 design units, including 1 entities, in source file ones.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ones " "Found entity 1: Ones" {  } { { "Ones.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Ones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mainreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainreg " "Found entity 1: mainreg" {  } { { "mainreg.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_PRGM " "Found entity 1: IMEM_PRGM" {  } { { "IMEM_PRGM.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM_PRGM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file imem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM_PRGM " "Found entity 1: DMEM_PRGM" {  } { { "DMEM_PRGM.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEM_PRGM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "Decoder3to8.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cla_8_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8_bit " "Found entity 1: CLA_8_bit" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_16_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_16_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_16_to_1 " "Found entity 1: busmux_16_to_1" {  } { { "busmux_16_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmux_16_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_8_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_8_to_1 " "Found entity 1: busmux_8_to_1" {  } { { "busmux_8_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmux_8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_4_to_1 " "Found entity 1: busmux_4_to_1" {  } { { "busmux_4_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmux_4_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_1_to_8.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_1_to_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_1_to_8 " "Found entity 1: bit_1_to_8" {  } { { "bit_1_to_8.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/bit_1_to_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_8_bit " "Found entity 1: AND_8_bit" {  } { { "AND_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/AND_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_7_bit " "Found entity 1: AND_7_bit" {  } { { "AND_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/AND_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_5_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_5_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_5_bit " "Found entity 1: AND_5_bit" {  } { { "AND_5_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/AND_5_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.v 1 1 " "Found 1 design units, including 1 entities, in source file flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "Flags.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Flags.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197120 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FinalProject.bdf " "Can't analyze file -- file FinalProject.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1770529197124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opcode_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_decoder " "Found entity 1: Opcode_decoder" {  } { { "Opcode_decoder.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/Opcode_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "decoder4to16.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1to2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder1to2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1to2 " "Found entity 1: decoder1to2" {  } { { "decoder1to2.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/decoder1to2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_8_bit " "Found entity 1: NOT_8_bit" {  } { { "NOT_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/NOT_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197132 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Logic_Shifter.v(20) " "Verilog HDL warning at Logic_Shifter.v(20): extended using \"x\" or \"z\"" {  } { { "Logic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Logic_Shifter.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770529197134 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Logic_Shifter.v(34) " "Verilog HDL warning at Logic_Shifter.v(34): extended using \"x\" or \"z\"" {  } { { "Logic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Logic_Shifter.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770529197134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_Shifter " "Found entity 1: Logic_Shifter" {  } { { "Logic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Logic_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197134 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Arithmetic_Shifter.v(17) " "Verilog HDL warning at Arithmetic_Shifter.v(17): extended using \"x\" or \"z\"" {  } { { "Arithmetic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Arithmetic_Shifter.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770529197135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Shifter " "Found entity 1: Arithmetic_Shifter" {  } { { "Arithmetic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Arithmetic_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197135 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Circular_Shifter.v(20) " "Verilog HDL warning at Circular_Shifter.v(20): extended using \"x\" or \"z\"" {  } { { "Circular_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Circular_Shifter.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770529197137 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Circular_Shifter.v(34) " "Verilog HDL warning at Circular_Shifter.v(34): extended using \"x\" or \"z\"" {  } { { "Circular_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Circular_Shifter.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770529197137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circular_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file circular_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_Shifter " "Found entity 1: Circular_Shifter" {  } { { "Circular_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Circular_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxn_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxn_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmuxN_2_to_1 " "Found entity 1: busmuxN_2_to_1" {  } { { "busmuxN_2_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmuxN_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197142 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D register.v(4) " "Verilog HDL Implicit Net warning at register.v(4): created implicit net for \"D\"" {  } { { "register.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/register.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770529197268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags Flags:inst4 " "Elaborating entity \"Flags\" for hierarchy \"Flags:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 144 1464 1616 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Flags:inst4\|register:A " "Elaborating entity \"register\" for hierarchy \"Flags:inst4\|register:A\"" {  } { { "Flags.v" "A" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Flags.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:inst2 " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -336 1856 2080 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 Control_Unit:inst2\|decoder4to16:opdef1 " "Elaborating entity \"decoder4to16\" for hierarchy \"Control_Unit:inst2\|decoder4to16:opdef1\"" {  } { { "Control_Unit.v" "opdef1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control_Unit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 Control_Unit:inst2\|Decoder2to4:opdec0 " "Elaborating entity \"Decoder2to4\" for hierarchy \"Control_Unit:inst2\|Decoder2to4:opdec0\"" {  } { { "Control_Unit.v" "opdec0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control_Unit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:inst " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 8 -72 64 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_16_to_1 IMEM:inst\|busmux_16_to_1:inst16 " "Elaborating entity \"busmux_16_to_1\" for hierarchy \"IMEM:inst\|busmux_16_to_1:inst16\"" {  } { { "IMEM.bdf" "inst16" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { -160 1384 1544 176 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16_bit IMEM:inst\|reg_16_bit:inst14 " "Elaborating entity \"reg_16_bit\" for hierarchy \"IMEM:inst\|reg_16_bit:inst14\"" {  } { { "IMEM.bdf" "inst14" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { -888 920 1096 -776 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX IMEM:inst\|BUSMUX:inst24 " "Elaborating entity \"BUSMUX\" for hierarchy \"IMEM:inst\|BUSMUX:inst24\"" {  } { { "IMEM.bdf" "inst24" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { -728 440 552 -640 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:inst\|BUSMUX:inst24 " "Elaborated megafunction instantiation \"IMEM:inst\|BUSMUX:inst24\"" {  } { { "IMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { -728 440 552 -640 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:inst\|BUSMUX:inst24 " "Instantiated megafunction \"IMEM:inst\|BUSMUX:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770529197621 ""}  } { { "IMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { -728 440 552 -640 "inst24" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1770529197621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000 IMEM:inst\|BUSMUX:inst24 " "Elaborated megafunction instantiation \"IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000\", which is child of megafunction instantiation \"IMEM:inst\|BUSMUX:inst24\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "IMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { -728 440 552 -640 "inst24" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529197776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529197776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_PRGM IMEM:inst\|IMEM_PRGM:inst17 " "Elaborating entity \"IMEM_PRGM\" for hierarchy \"IMEM:inst\|IMEM_PRGM:inst17\"" {  } { { "IMEM.bdf" "inst17" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { 128 144 280 432 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 40 -240 -104 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX PC:inst5\|BUSMUX:inst15 " "Elaborating entity \"BUSMUX\" for hierarchy \"PC:inst5\|BUSMUX:inst15\"" {  } { { "PC.bdf" "inst15" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/PC.bdf" { { 16 416 528 104 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst5\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"PC:inst5\|BUSMUX:inst15\"" {  } { { "PC.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/PC.bdf" { { 16 416 528 104 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst5\|BUSMUX:inst15 " "Instantiated megafunction \"PC:inst5\|BUSMUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770529197893 ""}  } { { "PC.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/PC.bdf" { { 16 416 528 104 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1770529197893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 208 1216 1392 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197915 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "AS " "Converted elements in bus name \"AS\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[2..0\] AS2..0 " "Converted element name(s) from \"AS\[2..0\]\" to \"AS2..0\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 544 1104 1151 560 "AS\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770529197938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[2\] AS2 " "Converted element name(s) from \"AS\[2\]\" to \"AS2\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 448 976 1104 464 "AS\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770529197938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[1\] AS1 " "Converted element name(s) from \"AS\[1\]\" to \"AS1\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 464 976 1104 480 "AS\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770529197938 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[0\] AS0 " "Converted element name(s) from \"AS\[0\]\" to \"AS0\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 480 976 1104 496 "AS\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770529197938 ""}  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 544 1104 1151 560 "AS\[2..0\]" "" } { 448 976 1104 464 "AS\[2\]" "" } { 464 976 1104 480 "AS\[1\]" "" } { 480 976 1104 496 "AS\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1770529197938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8_bit ALU:inst3\|CLA_8_bit:inst1 " "Elaborating entity \"CLA_8_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 288 616 816 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197939 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1 " "Block or symbol \"AND2\" of instance \"inst1\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 5032 5080 816 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197962 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst23 " "Block or symbol \"AND3\" of instance \"inst23\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 4816 4864 816 "inst23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197962 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst24 " "Block or symbol \"AND4\" of instance \"inst24\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 4504 4584 816 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197962 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst19 " "Block or symbol \"XOR_3_bit\" of instance \"inst19\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 4232 4344 880 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197962 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst30 " "Block or symbol \"AND4\" of instance \"inst30\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 4048 4128 816 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197962 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst22 " "Block or symbol \"XOR_3_bit\" of instance \"inst22\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 3760 3872 880 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197962 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND_5_bit inst37 " "Block or symbol \"AND_5_bit\" of instance \"inst37\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 3520 3664 880 "inst37" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197962 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst21 " "Block or symbol \"XOR_3_bit\" of instance \"inst21\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 3160 3272 880 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197963 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst41 " "Block or symbol \"AND6\" of instance \"inst41\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 2888 3000 816 "inst41" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197963 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst44 " "Block or symbol \"AND4\" of instance \"inst44\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 2680 2760 816 "inst44" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197963 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst28 " "Block or symbol \"XOR_3_bit\" of instance \"inst28\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 2392 2504 880 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197963 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND_7_bit inst49 " "Block or symbol \"AND_7_bit\" of instance \"inst49\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 2088 2264 880 "inst49" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197963 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND_5_bit inst51 " "Block or symbol \"AND_5_bit\" of instance \"inst51\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 1848 1992 880 "inst51" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197963 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst20 " "Block or symbol \"XOR_3_bit\" of instance \"inst20\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 1488 1600 880 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197963 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND8 inst58 " "Block or symbol \"AND8\" of instance \"inst58\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 1216 1360 816 "inst58" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197963 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst60 " "Block or symbol \"AND6\" of instance \"inst60\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 944 1056 816 "inst60" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197963 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst63 " "Block or symbol \"AND4\" of instance \"inst63\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 736 816 816 "inst63" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770529197963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_8_bit ALU:inst3\|CLA_8_bit:inst1\|XOR_8_bit:inst69 " "Elaborating entity \"XOR_8_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|XOR_8_bit:inst69\"" {  } { { "CLA_8_bit.bdf" "inst69" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 312 712 896 392 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_1_to_8 ALU:inst3\|CLA_8_bit:inst1\|bit_1_to_8:inst68 " "Elaborating entity \"bit_1_to_8\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|bit_1_to_8:inst68\"" {  } { { "CLA_8_bit.bdf" "inst68" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 256 536 680 336 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_5_bit ALU:inst3\|CLA_8_bit:inst1\|AND_5_bit:inst61 " "Elaborating entity \"AND_5_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|AND_5_bit:inst61\"" {  } { { "CLA_8_bit.bdf" "inst61" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 808 952 880 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529197999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_7_bit ALU:inst3\|CLA_8_bit:inst1\|AND_7_bit:inst59 " "Elaborating entity \"AND_7_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|AND_7_bit:inst59\"" {  } { { "CLA_8_bit.bdf" "inst59" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 1048 1224 880 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_3_bit ALU:inst3\|CLA_8_bit:inst1\|XOR_3_bit:inst16 " "Elaborating entity \"XOR_3_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|XOR_3_bit:inst16\"" {  } { { "CLA_8_bit.bdf" "inst16" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 5072 5184 880 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_5_bit ALU:inst3\|CLA_8_bit:inst1\|OR_5_bit:inst35 " "Elaborating entity \"OR_5_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|OR_5_bit:inst35\"" {  } { { "CLA_8_bit.bdf" "inst35" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 896 3992 4136 1024 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_7_bit ALU:inst3\|CLA_8_bit:inst1\|OR_7_bit:inst47 " "Elaborating entity \"OR_7_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|OR_7_bit:inst47\"" {  } { { "CLA_8_bit.bdf" "inst47" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 904 2688 2864 1032 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_8_to_1 ALU:inst3\|busmux_8_to_1:inst9 " "Elaborating entity \"busmux_8_to_1\" for hierarchy \"ALU:inst3\|busmux_8_to_1:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 528 1136 1296 736 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_8_bit ALU:inst3\|AND_8_bit:inst2 " "Elaborating entity \"AND_8_bit\" for hierarchy \"ALU:inst3\|AND_8_bit:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 400 616 800 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_8_bit ALU:inst3\|OR_8_bit:inst3 " "Elaborating entity \"OR_8_bit\" for hierarchy \"ALU:inst3\|OR_8_bit:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 496 616 800 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_8_bit ALU:inst3\|NOT_8_bit:inst " "Elaborating entity \"NOT_8_bit\" for hierarchy \"ALU:inst3\|NOT_8_bit:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 688 616 776 768 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_Shifter ALU:inst3\|Logic_Shifter:inst6 " "Elaborating entity \"Logic_Shifter\" for hierarchy \"ALU:inst3\|Logic_Shifter:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 784 616 808 896 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_Shifter ALU:inst3\|Arithmetic_Shifter:inst7 " "Elaborating entity \"Arithmetic_Shifter\" for hierarchy \"ALU:inst3\|Arithmetic_Shifter:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 912 616 808 992 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circular_Shifter ALU:inst3\|Circular_Shifter:inst8 " "Elaborating entity \"Circular_Shifter\" for hierarchy \"ALU:inst3\|Circular_Shifter:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 1008 616 808 1120 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainreg mainreg:inst7 " "Elaborating entity \"mainreg\" for hierarchy \"mainreg:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 104 336 520 344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8_bit mainreg:inst7\|reg_8_bit:A " "Elaborating entity \"reg_8_bit\" for hierarchy \"mainreg:inst7\|reg_8_bit:A\"" {  } { { "mainreg.v" "A" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zeros mainreg:inst7\|Zeros:Z " "Elaborating entity \"Zeros\" for hierarchy \"mainreg:inst7\|Zeros:Z\"" {  } { { "mainreg.v" "Z" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ones mainreg:inst7\|Ones:O " "Elaborating entity \"Ones\" for hierarchy \"mainreg:inst7\|Ones:O\"" {  } { { "mainreg.v" "O" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_4_to_1 mainreg:inst7\|busmux_4_to_1:opa " "Elaborating entity \"busmux_4_to_1\" for hierarchy \"mainreg:inst7\|busmux_4_to_1:opa\"" {  } { { "mainreg.v" "opa" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:inst33 " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:inst33\"" {  } { { "CPU.bdf" "inst33" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 344 1696 1880 536 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEMI DMEM:inst33\|DMEMI:inst " "Elaborating entity \"DMEMI\" for hierarchy \"DMEM:inst33\|DMEMI:inst\"" {  } { { "DMEM.bdf" "inst" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEM.bdf" { { 224 928 1112 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmuxN_2_to_1 DMEM:inst33\|DMEMI:inst\|busmuxN_2_to_1:inst23 " "Elaborating entity \"busmuxN_2_to_1\" for hierarchy \"DMEM:inst33\|DMEMI:inst\|busmuxN_2_to_1:inst23\"" {  } { { "DMEMI.bdf" "inst23" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEMI.bdf" { { 248 488 688 360 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 DMEM:inst33\|DMEMI:inst\|Decoder3to8:inst4 " "Elaborating entity \"Decoder3to8\" for hierarchy \"DMEM:inst33\|DMEMI:inst\|Decoder3to8:inst4\"" {  } { { "DMEMI.bdf" "inst4" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEMI.bdf" { { 264 304 456 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM_PRGM DMEM:inst33\|DMEMI:inst\|DMEM_PRGM:inst24 " "Elaborating entity \"DMEM_PRGM\" for hierarchy \"DMEM:inst33\|DMEMI:inst\|DMEM_PRGM:inst24\"" {  } { { "DMEMI.bdf" "inst24" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEMI.bdf" { { 432 296 432 608 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:WRDMEM " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:WRDMEM\"" {  } { { "CPU.bdf" "WRDMEM" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 392 1448 1560 480 "WRDMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:WRDMEM " "Elaborated megafunction instantiation \"BUSMUX:WRDMEM\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 392 1448 1560 480 "WRDMEM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:WRDMEM " "Instantiated megafunction \"BUSMUX:WRDMEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770529198448 ""}  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 392 1448 1560 480 "WRDMEM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1770529198448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:WRDMEM\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:WRDMEM\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:WRDMEM\|lpm_mux:\$00000 BUSMUX:WRDMEM " "Elaborated megafunction instantiation \"BUSMUX:WRDMEM\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:WRDMEM\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 392 1448 1560 480 "WRDMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9rc " "Found entity 1: mux_9rc" {  } { { "db/mux_9rc.tdf" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/db/mux_9rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770529198507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529198507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9rc BUSMUX:WRDMEM\|lpm_mux:\$00000\|mux_9rc:auto_generated " "Elaborating entity \"mux_9rc\" for hierarchy \"BUSMUX:WRDMEM\|lpm_mux:\$00000\|mux_9rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529198507 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198619 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198619 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198619 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198619 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198619 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198619 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198619 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198619 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198619 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198620 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198620 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198620 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198620 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198620 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198621 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198621 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198621 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198621 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198621 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198621 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198621 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198621 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198621 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198621 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198621 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198621 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198622 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198622 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198622 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198622 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198622 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198622 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198622 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198622 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198622 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198622 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198622 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198622 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198622 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198623 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198623 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198623 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198623 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198623 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198623 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198623 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198623 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198623 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198623 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198623 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198623 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198624 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198624 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198624 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198624 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198624 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198624 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198625 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198625 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198625 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198625 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198625 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198625 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198625 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198625 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198625 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198626 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198626 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198626 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198626 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198626 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198626 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198626 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198626 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198626 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198626 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198626 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198627 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198627 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198627 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198627 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198627 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198627 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198627 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198627 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198627 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198627 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198628 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770529198628 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "25 " "25 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1770529199404 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_EN GND " "Pin \"OUT_EN\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 8 2120 2296 24 "OUT_EN" "" } { 0 2080 2129 16 "OUT_EN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|OUT_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[15\] GND " "Pin \"IM\[15\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|IM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[14\] GND " "Pin \"IM\[14\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|IM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[9\] GND " "Pin \"IM\[9\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|IM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[8\] GND " "Pin \"IM\[8\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|IM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[7\] GND " "Pin \"IM\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|IM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[6\] GND " "Pin \"IM\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|IM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[5\] GND " "Pin \"IM\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|IM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[4\] GND " "Pin \"IM\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|IM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[3\] GND " "Pin \"IM\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|IM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[2\] GND " "Pin \"IM\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|IM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[0\] GND " "Pin \"IM\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|IM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[6\] GND " "Pin \"MemB\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[4\] GND " "Pin \"MemB\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[2\] GND " "Pin \"MemB\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[1\] GND " "Pin \"MemB\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[0\] GND " "Pin \"MemB\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[7\] GND " "Pin \"MemD\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[6\] GND " "Pin \"MemD\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[5\] GND " "Pin \"MemD\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[4\] GND " "Pin \"MemD\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[3\] GND " "Pin \"MemD\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[2\] GND " "Pin \"MemD\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[7\] GND " "Pin \"MemE\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[6\] GND " "Pin \"MemE\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[4\] GND " "Pin \"MemE\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[3\] GND " "Pin \"MemE\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[2\] GND " "Pin \"MemE\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[0\] GND " "Pin \"MemE\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[7\] GND " "Pin \"MemF\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemF[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[6\] GND " "Pin \"MemF\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemF[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[5\] GND " "Pin \"MemF\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemF[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[4\] GND " "Pin \"MemF\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemF[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[3\] GND " "Pin \"MemF\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemF[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[2\] GND " "Pin \"MemF\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemF[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[1\] GND " "Pin \"MemF\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemF[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[0\] GND " "Pin \"MemF\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemF[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[7\] GND " "Pin \"MemG\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[6\] GND " "Pin \"MemG\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[5\] GND " "Pin \"MemG\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[2\] GND " "Pin \"MemG\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[1\] GND " "Pin \"MemG\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[0\] GND " "Pin \"MemG\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[7\] GND " "Pin \"MemH\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemH[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[6\] GND " "Pin \"MemH\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemH[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[5\] GND " "Pin \"MemH\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemH[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[4\] GND " "Pin \"MemH\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemH[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[3\] GND " "Pin \"MemH\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemH[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[2\] GND " "Pin \"MemH\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemH[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[1\] GND " "Pin \"MemH\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemH[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[0\] GND " "Pin \"MemH\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|MemH[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[7\] GND " "Pin \"RegB\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[6\] GND " "Pin \"RegB\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[5\] GND " "Pin \"RegB\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[4\] GND " "Pin \"RegB\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[3\] GND " "Pin \"RegB\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[2\] GND " "Pin \"RegB\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[1\] GND " "Pin \"RegB\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[0\] GND " "Pin \"RegB\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[7\] GND " "Pin \"RegC\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[6\] GND " "Pin \"RegC\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[5\] GND " "Pin \"RegC\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[4\] GND " "Pin \"RegC\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[3\] GND " "Pin \"RegC\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[2\] GND " "Pin \"RegC\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[1\] GND " "Pin \"RegC\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[0\] GND " "Pin \"RegC\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[7\] GND " "Pin \"RegIX\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegIX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[6\] GND " "Pin \"RegIX\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegIX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[5\] GND " "Pin \"RegIX\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegIX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[4\] GND " "Pin \"RegIX\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegIX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[3\] GND " "Pin \"RegIX\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegIX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[2\] GND " "Pin \"RegIX\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegIX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[1\] GND " "Pin \"RegIX\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegIX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[0\] GND " "Pin \"RegIX\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770529199559 "|CPU|RegIX[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1770529199559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1770529199650 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vjrai/Documents/SC8bCPU/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/vjrai/Documents/SC8bCPU/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529200210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1770529200439 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770529200439 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[7\] " "No output dependent on input pin \"IN\[7\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770529200591 "|CPU|IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[6\] " "No output dependent on input pin \"IN\[6\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770529200591 "|CPU|IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[5\] " "No output dependent on input pin \"IN\[5\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770529200591 "|CPU|IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[4\] " "No output dependent on input pin \"IN\[4\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770529200591 "|CPU|IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[3\] " "No output dependent on input pin \"IN\[3\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770529200591 "|CPU|IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[2\] " "No output dependent on input pin \"IN\[2\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770529200591 "|CPU|IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[1\] " "No output dependent on input pin \"IN\[1\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770529200591 "|CPU|IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[0\] " "No output dependent on input pin \"IN\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770529200591 "|CPU|IN[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1770529200591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1770529200592 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1770529200592 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1770529200592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1770529200592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 351 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 351 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770529200630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 11:10:00 2026 " "Processing ended: Sun Feb  8 11:10:00 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770529200630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770529200630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770529200630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770529200630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1770529202338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529202338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 11:10:01 2026 " "Processing started: Sun Feb  8 11:10:01 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770529202338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1770529202338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU --plan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1770529202338 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1770529203570 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1770529203571 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1770529203572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1770529203664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1770529203664 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1770529203681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770529203733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770529203733 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1770529204129 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529204277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529204277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529204277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529204277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529204277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529204277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529204277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529204277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529204277 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1770529204277 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770529204308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770529204308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770529204308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770529204308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770529204308 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1770529204308 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1770529204316 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 131 " "No exact pin location assignment(s) for 97 pins of 131 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1770529204962 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 2.5V 0 97 0 " "Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 0 input, 97 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1770529205067 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1770529205067 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1770529205067 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529205069 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529205069 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529205069 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529205069 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 8 57 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529205069 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 55 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529205069 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 24 48 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 24 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529205069 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529205069 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1770529205069 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1770529205069 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Board_Clock " "Node \"Board_Clock\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Board_Clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMA1 " "Node \"DMEMA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMA2 " "Node \"DMEMA2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMA2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMA3 " "Node \"DMEMA3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMA3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMA4 " "Node \"DMEMA4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMA4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMB1 " "Node \"DMEMB1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMB1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMB2 " "Node \"DMEMB2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMB2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMB3 " "Node \"DMEMB3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMB3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMB4 " "Node \"DMEMB4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMB4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMC1 " "Node \"DMEMC1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMC1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMC2 " "Node \"DMEMC2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMC2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMC3 " "Node \"DMEMC3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMC3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMC4 " "Node \"DMEMC4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMD1 " "Node \"DMEMD1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMD1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMD2 " "Node \"DMEMD2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMD2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMD3 " "Node \"DMEMD3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMD3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMD4 " "Node \"DMEMD4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMD4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEME1 " "Node \"DMEME1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEME1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEME2 " "Node \"DMEME2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEME2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEME3 " "Node \"DMEME3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEME3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEME4 " "Node \"DMEME4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEME4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMF1 " "Node \"DMEMF1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMF1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMF2 " "Node \"DMEMF2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMF2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMF3 " "Node \"DMEMF3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMF3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMF4 " "Node \"DMEMF4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMF4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMG1 " "Node \"DMEMG1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMG1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMG2 " "Node \"DMEMG2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMG2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMG3 " "Node \"DMEMG3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMG3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMG4 " "Node \"DMEMG4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMG4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMOUT10\[0\] " "Node \"DMEMOUT10\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMOUT10\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMOUT10\[1\] " "Node \"DMEMOUT10\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMOUT10\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMOUT10\[2\] " "Node \"DMEMOUT10\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMOUT10\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMOUT32\[0\] " "Node \"DMEMOUT32\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMOUT32\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMOUT32\[1\] " "Node \"DMEMOUT32\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMOUT32\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMOUT32\[2\] " "Node \"DMEMOUT32\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMOUT32\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXA1 " "Node \"IXA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXA2 " "Node \"IXA2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXA2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXB1 " "Node \"IXB1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXB1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXB2 " "Node \"IXB2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXB2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXC1 " "Node \"IXC1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXC1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXC2 " "Node \"IXC2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXC2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXD1 " "Node \"IXD1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXD1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXD2 " "Node \"IXD2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXD2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXE1 " "Node \"IXE1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXE1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXE2 " "Node \"IXE2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXE2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXF1 " "Node \"IXF1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXF1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXF2 " "Node \"IXF2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXF2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXG1 " "Node \"IXG1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXG1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXG2 " "Node \"IXG2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXG2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGA1 " "Node \"MREGA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGA2 " "Node \"MREGA2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGA2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGB1 " "Node \"MREGB1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGB1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGB2 " "Node \"MREGB2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGB2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGC1 " "Node \"MREGC1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGC1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGC2 " "Node \"MREGC2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGC2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGD1 " "Node \"MREGD1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGD1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGD2 " "Node \"MREGD2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGD2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGE1 " "Node \"MREGE1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGE1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGE2 " "Node \"MREGE2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGE2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGF1 " "Node \"MREGF1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGF1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGF2 " "Node \"MREGF2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGF2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGG1 " "Node \"MREGG1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGG1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGG2 " "Node \"MREGG2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGG2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Manual_Clock " "Node \"Manual_Clock\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Manual_Clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MregOut\[0\] " "Node \"MregOut\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MregOut\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MregOut\[1\] " "Node \"MregOut\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MregOut\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529205426 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1770529205426 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770529205429 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1770529205560 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1770529205690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 84 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5042 " "Peak virtual memory: 5042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770529205731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 11:10:05 2026 " "Processing ended: Sun Feb  8 11:10:05 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770529205731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770529205731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770529205731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1770529205731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1770529207039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529207040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 11:10:06 2026 " "Processing started: Sun Feb  8 11:10:06 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770529207040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1770529207040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1770529207040 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1770529207135 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1770529207136 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1770529207136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1770529207225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1770529207226 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1770529207236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770529207288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770529207288 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1770529207627 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1770529207632 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529207720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529207720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529207720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529207720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529207720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529207720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529207720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529207720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770529207720 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1770529207720 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770529207722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770529207722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770529207722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770529207722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770529207722 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1770529207722 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1770529207723 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 131 " "No exact pin location assignment(s) for 97 pins of 131 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1770529208334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1770529208780 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1770529208780 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1770529208784 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1770529208784 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1770529208784 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1770529209074 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770529209075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770529209075 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770529209076 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770529209077 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1770529209078 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1770529209078 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1770529209078 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1770529209107 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1770529209108 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1770529209108 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 2.5V 0 97 0 " "Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 0 input, 97 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1770529209117 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1770529209117 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1770529209117 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529209118 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529209118 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529209118 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529209118 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 8 57 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529209118 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 55 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529209118 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 24 48 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 24 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529209118 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770529209118 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1770529209118 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1770529209118 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Board_Clock " "Node \"Board_Clock\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Board_Clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMA1 " "Node \"DMEMA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMA2 " "Node \"DMEMA2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMA2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMA3 " "Node \"DMEMA3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMA3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMA4 " "Node \"DMEMA4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMA4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMB1 " "Node \"DMEMB1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMB1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMB2 " "Node \"DMEMB2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMB2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMB3 " "Node \"DMEMB3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMB3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMB4 " "Node \"DMEMB4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMB4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMC1 " "Node \"DMEMC1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMC1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMC2 " "Node \"DMEMC2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMC2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMC3 " "Node \"DMEMC3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMC3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMC4 " "Node \"DMEMC4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMD1 " "Node \"DMEMD1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMD1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMD2 " "Node \"DMEMD2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMD2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMD3 " "Node \"DMEMD3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMD3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMD4 " "Node \"DMEMD4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMD4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEME1 " "Node \"DMEME1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEME1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEME2 " "Node \"DMEME2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEME2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEME3 " "Node \"DMEME3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEME3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEME4 " "Node \"DMEME4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEME4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMF1 " "Node \"DMEMF1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMF1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMF2 " "Node \"DMEMF2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMF2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMF3 " "Node \"DMEMF3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMF3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMF4 " "Node \"DMEMF4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMF4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMG1 " "Node \"DMEMG1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMG1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMG2 " "Node \"DMEMG2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMG2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMG3 " "Node \"DMEMG3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMG3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMG4 " "Node \"DMEMG4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMG4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMOUT10\[0\] " "Node \"DMEMOUT10\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMOUT10\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMOUT10\[1\] " "Node \"DMEMOUT10\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMOUT10\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMOUT10\[2\] " "Node \"DMEMOUT10\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMOUT10\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMOUT32\[0\] " "Node \"DMEMOUT32\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMOUT32\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMOUT32\[1\] " "Node \"DMEMOUT32\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMOUT32\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DMEMOUT32\[2\] " "Node \"DMEMOUT32\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMEMOUT32\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXA1 " "Node \"IXA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXA2 " "Node \"IXA2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXA2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXB1 " "Node \"IXB1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXB1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXB2 " "Node \"IXB2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXB2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXC1 " "Node \"IXC1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXC1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXC2 " "Node \"IXC2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXC2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXD1 " "Node \"IXD1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXD1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXD2 " "Node \"IXD2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXD2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXE1 " "Node \"IXE1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXE1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXE2 " "Node \"IXE2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXE2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXF1 " "Node \"IXF1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXF1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXF2 " "Node \"IXF2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXF2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXG1 " "Node \"IXG1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXG1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IXG2 " "Node \"IXG2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IXG2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGA1 " "Node \"MREGA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGA2 " "Node \"MREGA2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGA2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGB1 " "Node \"MREGB1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGB1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGB2 " "Node \"MREGB2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGB2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGC1 " "Node \"MREGC1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGC1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGC2 " "Node \"MREGC2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGC2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGD1 " "Node \"MREGD1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGD1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGD2 " "Node \"MREGD2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGD2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGE1 " "Node \"MREGE1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGE1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGE2 " "Node \"MREGE2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGE2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGF1 " "Node \"MREGF1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGF1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGF2 " "Node \"MREGF2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGF2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGG1 " "Node \"MREGG1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGG1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MREGG2 " "Node \"MREGG2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREGG2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Manual_Clock " "Node \"Manual_Clock\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Manual_Clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MregOut\[0\] " "Node \"MregOut\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MregOut\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MregOut\[1\] " "Node \"MregOut\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MregOut\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1770529209225 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1770529209225 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770529209229 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1770529209251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1770529211234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770529211414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1770529211459 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1770529222045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770529222045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1770529222336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1770529225321 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1770529225321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1770529226677 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1770529226677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770529226687 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1770529226931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770529226970 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770529227465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770529227465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770529227841 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770529228526 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1770529229048 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vjrai/Documents/SC8bCPU/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/vjrai/Documents/SC8bCPU/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1770529229205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 85 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6091 " "Peak virtual memory: 6091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770529229655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 11:10:29 2026 " "Processing ended: Sun Feb  8 11:10:29 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770529229655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770529229655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770529229655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1770529229655 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1770529231035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529231036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 11:10:30 2026 " "Processing started: Sun Feb  8 11:10:30 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770529231036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1770529231036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1770529231036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1770529231509 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1770529234447 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1770529234613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770529235094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 11:10:35 2026 " "Processing ended: Sun Feb  8 11:10:35 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770529235094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770529235094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770529235094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1770529235094 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1770529235865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1770529236950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529236951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 11:10:36 2026 " "Processing started: Sun Feb  8 11:10:36 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770529236951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1770529236951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1770529236951 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1770529237154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1770529237323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1770529237323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529237387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529237387 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1770529237877 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529237878 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKT CLKT " "create_clock -period 1.000 -name CLKT CLKT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1770529237880 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529237880 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1770529237884 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1770529237884 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1770529237886 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1770529237918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770529237971 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770529237971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.184 " "Worst-case setup slack is -5.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529237973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529237973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.184            -109.466 CLKT  " "   -5.184            -109.466 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529237973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529237973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529237978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529237978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 CLKT  " "    0.440               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529237978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529237978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770529237985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770529237990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529237993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529237993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.255 CLKT  " "   -3.000             -58.255 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529237993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529237993 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770529238063 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1770529238108 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1770529238522 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1770529238576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770529238593 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770529238593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.643 " "Worst-case setup slack is -4.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.643             -95.317 CLKT  " "   -4.643             -95.317 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529238598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 CLKT  " "    0.387               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529238607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770529238614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770529238624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.255 CLKT  " "   -3.000             -58.255 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529238629 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770529238702 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1770529238816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770529238820 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770529238820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.650 " "Worst-case setup slack is -2.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.650             -45.658 CLKT  " "   -2.650             -45.658 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529238827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 CLKT  " "    0.201               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529238836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770529238849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770529238857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.719 CLKT  " "   -3.000             -50.719 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529238864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529238864 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770529239728 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770529239730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770529239871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 11:10:39 2026 " "Processing ended: Sun Feb  8 11:10:39 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770529239871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770529239871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770529239871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1770529239871 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1770529241179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529241180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 11:10:41 2026 " "Processing started: Sun Feb  8 11:10:41 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770529241180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1770529241180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp CPU -c CPU --netlist_type=sgate " "Command: quartus_npp CPU -c CPU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1770529241180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1770529241410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770529241615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 11:10:41 2026 " "Processing ended: Sun Feb  8 11:10:41 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770529241615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770529241615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770529241615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1770529241615 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1770529242600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529242601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 11:10:42 2026 " "Processing started: Sun Feb  8 11:10:42 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770529242601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1770529242601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp CPU -c CPU --netlist_type=atom_map " "Command: quartus_npp CPU -c CPU --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1770529242601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1770529242814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770529242863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 11:10:42 2026 " "Processing ended: Sun Feb  8 11:10:42 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770529242863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770529242863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770529242863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1770529242863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1770529243865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529243865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 11:10:43 2026 " "Processing started: Sun Feb  8 11:10:43 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770529243865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1770529243865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp CPU -c CPU --netlist_type=atom_fit " "Command: quartus_npp CPU -c CPU --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1770529243865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1770529244074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770529244119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 11:10:44 2026 " "Processing ended: Sun Feb  8 11:10:44 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770529244119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770529244119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770529244119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1770529244119 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 529 s " "Quartus Prime Full Compilation was successful. 0 errors, 529 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1770529244774 ""}
