/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	model = "Samsung WINNERLTE PROJECT Rev15";
	compatible = "qcom,sm8150-mtp\0qcom,sm8150\0qcom,mtp";
	qcom,msm-name = "SM8150 V2";
	qcom,msm-id = <0x153 0x20000>;
	interrupt-parent = <0x01>;
	qcom,pmic-name = "PM8150";
	qcom,board-id = <0x08 0x0f>;
	dtbo-version = <0x00>;

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x00>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			next-level-cache = <0x02>;
			sched-energy-costs = <0x03 0x04>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x02>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x03>;
					phandle = <0x06>;
				};
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x89>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x91>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0xa1>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			next-level-cache = <0x07>;
			sched-energy-costs = <0x03 0x04>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x07>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x8a>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x92>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0xa2>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x200>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			next-level-cache = <0x08>;
			sched-energy-costs = <0x03 0x04>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x08>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x8b>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x93>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0xa3>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x300>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			next-level-cache = <0x09>;
			sched-energy-costs = <0x03 0x04>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x09>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x8c>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x94>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0xa4>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x400>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			next-level-cache = <0x0a>;
			sched-energy-costs = <0x0b 0x0c>;
			qcom,lmh-dcvs = <0x0d>;
			#cooling-cells = <0x02>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x88000>;
				phandle = <0x0a>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x8d>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x95>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x99>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x9d>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0xa5>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			next-level-cache = <0x0e>;
			sched-energy-costs = <0x0b 0x0c>;
			qcom,lmh-dcvs = <0x0d>;
			#cooling-cells = <0x02>;
			phandle = <0x18>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x88000>;
				phandle = <0x0e>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x8e>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x96>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x9a>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x9e>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0xa6>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			next-level-cache = <0x0f>;
			sched-energy-costs = <0x0b 0x0c>;
			qcom,lmh-dcvs = <0x0d>;
			#cooling-cells = <0x02>;
			phandle = <0x19>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x88000>;
				phandle = <0x0f>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x8f>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x97>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x9b>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x9f>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0xa7>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			next-level-cache = <0x10>;
			sched-energy-costs = <0x11 0x12>;
			qcom,lmh-dcvs = <0x0d>;
			#cooling-cells = <0x02>;
			phandle = <0x1a>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x110000>;
				phandle = <0x10>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x90>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x98>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x9c>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0xa0>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0xa8>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x13>;
				};

				core1 {
					cpu = <0x14>;
				};

				core2 {
					cpu = <0x15>;
				};

				core3 {
					cpu = <0x16>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};

				core2 {
					cpu = <0x19>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x1a>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x30e>;

		sec_hw_param {
			doub = <0x00>;
			dour = <0x01>;
			soc_rev = <0x03>;
			ddi = <0x32e>;
			wb = <0x01>;
			olv_perf_n = <0x334>;
			olv_perf_t = <0x3ec>;
			g_iddq = <0x20>;
			s_iddq = <0x0d>;
		};

		qcom,gdsc@0x106004 {
			compatible = "qcom,gdsc";
			regulator-name = "emac_gdsc";
			reg = <0x106004 0x04>;
			status = "ok";
			phandle = <0x30f>;
		};

		qcom,gdsc@0x16b004 {
			compatible = "qcom,gdsc";
			regulator-name = "pcie_0_gdsc";
			reg = <0x16b004 0x04>;
			status = "ok";
			phandle = <0x1a4>;
		};

		qcom,gdsc@0x18d004 {
			compatible = "qcom,gdsc";
			regulator-name = "pcie_1_gdsc";
			reg = <0x18d004 0x04>;
			status = "ok";
			phandle = <0x1aa>;
		};

		qcom,gdsc@0x175004 {
			compatible = "qcom,gdsc";
			regulator-name = "ufs_card_gdsc";
			reg = <0x175004 0x04>;
			status = "disabled";
			phandle = <0x310>;
		};

		qcom,gdsc@0x177004 {
			compatible = "qcom,gdsc";
			regulator-name = "ufs_phy_gdsc";
			reg = <0x177004 0x04>;
			status = "ok";
			phandle = <0xac>;
		};

		qcom,gdsc@0x10f004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb30_prim_gdsc";
			reg = <0x10f004 0x04>;
			status = "ok";
			phandle = <0x300>;
		};

		qcom,gdsc@0x110004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb30_sec_gdsc";
			reg = <0x110004 0x04>;
			status = "ok";
			phandle = <0x305>;
		};

		qcom,gdsc@0x17d040 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc";
			reg = <0x17d040 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x248>;
		};

		qcom,gdsc@0x17d044 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu1_gdsc";
			reg = <0x17d044 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x244>;
		};

		qcom,gdsc@0x17d048 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu2_gdsc";
			reg = <0x17d048 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x245>;
		};

		qcom,gdsc@0x17d04c {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc";
			reg = <0x17d04c 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x249>;
		};

		qcom,gdsc@0x17d050 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			reg = <0x17d050 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x247>;
		};

		qcom,gdsc@0x17d054 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
			reg = <0x17d054 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x24a>;
		};

		qcom,gdsc@0x17d058 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			reg = <0x17d058 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x246>;
		};

		qcom,gdsc@0x17d05c {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			reg = <0x17d05c 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x311>;
		};

		qcom,gdsc@0x17d060 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			reg = <0x17d060 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x312>;
		};

		qcom,gdsc@0xad07004 {
			compatible = "qcom,gdsc";
			regulator-name = "bps_gdsc";
			reg = <0xad07004 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x08>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "bps_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x01>;
			qcom,support-hw-trigger;
			phandle = <0x42>;
		};

		qcom,gdsc@0xad08004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_0_gdsc";
			reg = <0xad08004 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x08>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "ipe_0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x01>;
			qcom,support-hw-trigger;
			phandle = <0x40>;
		};

		qcom,gdsc@0xad09004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_1_gdsc";
			reg = <0xad09004 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x08>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "ipe_1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x01>;
			qcom,support-hw-trigger;
			phandle = <0x41>;
		};

		qcom,gdsc@0xad0a004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_0_gdsc";
			reg = <0xad0a004 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x08>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "ife_0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x01>;
			phandle = <0x3e>;
		};

		qcom,gdsc@0xad0b004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_1_gdsc";
			reg = <0xad0b004 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x08>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "ife_1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x01>;
			phandle = <0x3f>;
		};

		qcom,gdsc@0xad0c1bc {
			compatible = "qcom,gdsc";
			regulator-name = "titan_top_gdsc";
			reg = <0xad0c1bc 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x08>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "titan_top_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x01>;
			phandle = <0x32>;
		};

		qcom,gdsc@0xaf03000 {
			compatible = "qcom,gdsc";
			regulator-name = "mdss_core_gdsc";
			reg = <0xaf03000 0x04>;
			qcom,support-hw-trigger;
			status = "ok";
			proxy-supply = <0x1d>;
			qcom,proxy-consumer-enable;
			clock-names = "ahb_clk";
			clocks = <0x1b 0x14>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "mdss_core_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x01>;
			phandle = <0x1d>;
		};

		syscon@0x2c91540 {
			compatible = "syscon";
			reg = <0x2c91540 0x04>;
			phandle = <0x1e>;
		};

		qcom,gdsc@0x2c9106c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_cx_gdsc";
			reg = <0x2c9106c 0x04>;
			hw-ctrl-addr = <0x1e>;
			qcom,skip-disable;
			qcom,gds-timeout = <0x1f4>;
			qcom,clk-dis-wait-val = <0x08>;
			mboxes = <0x1f 0x00>;
			status = "ok";
			parent-supply = <0x20>;
			vdd_parent-supply = <0x20>;
			phandle = <0x309>;
		};

		syscon@0x2c91508 {
			compatible = "syscon";
			reg = <0x2c91508 0x04>;
			phandle = <0x21>;
		};

		syscon@0x2c91008 {
			compatible = "syscon";
			reg = <0x2c91008 0x04>;
			phandle = <0x22>;
		};

		qcom,gdsc@0x2c9100c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_gx_gdsc";
			reg = <0x2c9100c 0x04>;
			domain-addr = <0x21>;
			sw-reset = <0x22>;
			qcom,reset-aon-logic;
			status = "ok";
			parent-supply = <0x23>;
			vdd_parent-supply = <0x23>;
			phandle = <0x30a>;
		};

		qcom,gdsc@0xab00814 {
			compatible = "qcom,gdsc";
			regulator-name = "mvsc_gdsc";
			reg = <0xab00814 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0xc0>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "mvsc_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x254 0x00 0x00 0x01 0x254 0x00 0x01>;
			phandle = <0x87>;
		};

		qcom,gdsc@0xab00874 {
			compatible = "qcom,gdsc";
			regulator-name = "mvs0_gdsc";
			reg = <0xab00874 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0xc0>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "mvs0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x254 0x00 0x00 0x01 0x254 0x00 0x01>;
			qcom,support-hw-trigger;
			phandle = <0x2fd>;
		};

		qcom,gdsc@0xab008b4 {
			compatible = "qcom,gdsc";
			regulator-name = "mvs1_gdsc";
			reg = <0xab008b4 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0xc0>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "mvs1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x254 0x00 0x00 0x01 0x254 0x00 0x01>;
			qcom,support-hw-trigger;
			phandle = <0x2fe>;
		};

		qcom,gdsc@0x9911028 {
			compatible = "qcom,gdsc";
			regulator-name = "npu_core_gdsc";
			reg = <0x9911028 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x2c>;
			phandle = <0x6a>;
		};

		qcom,mdss_dsi_pll@ae94900 {
			compatible = "qcom,mdss_dsi_pll_7nm_v2";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0xae94900 0x260 0xae94400 0x800 0xaf03000 0x08>;
			reg-names = "pll_base\0phy_base\0gdsc_base";
			clocks = <0x24 0x00>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			gdsc-supply = <0x1d>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x313>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_pll@ae96900 {
			compatible = "qcom,mdss_dsi_pll_7nm_v2";
			label = "MDSS DSI 1 PLL";
			cell-index = <0x01>;
			#clock-cells = <0x01>;
			reg = <0xae96900 0x260 0xae96400 0x800 0xaf03000 0x08>;
			reg-names = "pll_base\0phy_base\0gdsc_base";
			clocks = <0x24 0x00>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			gdsc-supply = <0x1d>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x314>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dp_pll@c011000 {
			compatible = "qcom,mdss_dp_pll_7nm";
			label = "MDSS DP PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0x88ea000 0x200 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf03000 0x08>;
			reg-names = "pll_base\0phy_base\0ln_tx0_base\0ln_tx1_base\0gdsc_base";
			clocks = <0x24 0x00 0x25 0x00 0x1b 0x14 0x1b 0xb6 0x1b 0xba>;
			clock-names = "iface_clk\0ref_clk_src\0gcc_iface\0ref_clk\0pipe_clk";
			clock-rate = <0x00>;
			phandle = <0x2c>;
		};

		qcom,mdss_mdp@ae00000 {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214>;
			reg-names = "mdp_phys\0vbif_phys\0regdma_phys";
			clocks = <0x1b 0x14 0x1b 0x15 0x1b 0x16 0x24 0x00 0x24 0x2b 0x24 0x37 0x24 0x2d 0x24 0x33>;
			clock-names = "gcc_iface\0gcc_bus\0gcc_nrt_bus\0iface_clk\0core_clk\0vsync_clk\0lut_clk\0rot_clk";
			clock-rate = <0x00 0x00 0x00 0x00 0x11e1a300 0x124f800 0x11e1a300 0x124f800>;
			clock-max-rate = <0x00 0x00 0x00 0x00 0x1b6b0b00 0x124f800 0x1b6b0b00 0x1b6b0b00>;
			sde-vdd-supply = <0x1d>;
			mmcx-supply = <0x1c>;
			interrupts = <0x00 0x53 0x00>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			iommus = <0x26 0x800 0x420>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			#power-domain-cells = <0x00>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x45c>;
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800 0x2a00>;
			qcom,sde-ctl-size = <0x1e0>;
			qcom,sde-ctl-display-pref = "primary\0none\0none\0none\0none";
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary\0primary\0none\0none\0none\0none";
			qcom,sde-mixer-cwb-pref = "none\0none\0cwb\0cwb\0cwb\0cwb";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0xa0>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x06>;
			qcom,sde-wb-id = <0x02>;
			qcom,sde-wb-clk-ctrl = <0x3b8 0x18>;
			qcom,sde-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "dp\0dsi\0dsi\0dp";
			qcom,sde-pp-off = <0x71000 0x71800 0x72000 0x72800 0x73000 0x73800>;
			qcom,sde-pp-slave = <0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-merge-3d-id = <0x00 0x00 0x01 0x01 0x02 0x02>;
			qcom,sde-merge-3d-off = "\0\b@\0\0\bA\0\0\bB";
			qcom,sde-merge-3d-size = <0x100>;
			qcom,sde-te2-off = <0x2000 0x2000 0x00 0x00 0x00 0x00>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dsc-off = <0x81000 0x81400 0x81800 0x81c00>;
			qcom,sde-dsc-size = <0x140>;
			qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0 0x30e0 0x30e0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig\0vig\0vig\0vig\0dma\0dma\0dma\0dma";
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-sspp-src-size = <0x1f0>;
			qcom,sde-sspp-xin-id = <0x00 0x04 0x08 0x0c 0x01 0x05 0x09 0x0d>;
			qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
			qcom,sde-sspp-smart-dma-priority = <0x05 0x06 0x07 0x08 0x01 0x02 0x03 0x04>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x02 0x01 0x04 0x03 0x06 0x05>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2b4 0x00 0x2bc 0x00 0x2c4 0x00 0x2ac 0x08 0x2b4 0x08 0x2bc 0x08 0x2c4 0x08>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-type = "qseedv3";
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0x1000>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-mixer-blendstages = <0x0b>;
			qcom,sde-highest-bank-bit = <0x02>;
			qcom,sde-ubwc-version = <0x300>;
			qcom,sde-ubwc-bw-calc-version = <0x01>;
			qcom,sde-smart-panel-align-mode = <0x0c>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-src-split;
			qcom,sde-pipe-order-version = <0x01>;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-dest-scaler;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-bw-low-kbps = <0xc35000>;
			qcom,sde-max-bw-high-kbps = <0xc35000>;
			qcom,sde-min-core-ib-kbps = <0x00>;
			qcom,sde-min-llcc-ib-kbps = <0x00>;
			qcom,sde-min-dram-ib-kbps = "\0\f5";
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-dspp-ad-version = <0x40000>;
			qcom,sde-dspp-ad-off = <0x28000 0x27000>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-danger-lut = <0x0f 0xffff 0x00 0x00 0xffff>;
			qcom,sde-safe-lut-linear = <0x00 0xfff8>;
			qcom,sde-safe-lut-macrotile = <0x00 0xf000>;
			qcom,sde-safe-lut-macrotile-qseed = <0x00 0xf000>;
			qcom,sde-safe-lut-nrt = <0x00 0xffff>;
			qcom,sde-safe-lut-cwb = <0x00 0xffff>;
			qcom,sde-qos-lut-linear = <0x00 0x112222 0x22223357>;
			qcom,sde-qos-lut-macrotile = <0x00 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x00 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x00 0x00 0x00>;
			qcom,sde-qos-lut-cwb = <0x00 0x75300000 0x00>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-qos-cpu-dma-latency = <0x2c>;
			qcom,sde-reg-dma-off = <0x00>;
			qcom,sde-reg-dma-version = <0x10001>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-secure-sid-mask = <0x4200801>;
			qcom,fullsize-va-map;
			phandle = <0x28>;
			connectors = <0x316 0x640 0x31f 0x641 0x642>;
			#cooling-cells = <0x02>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-gamut = <0x1d00 0x50000>;
				qcom,sde-vig-igc = <0x1d00 0x50000>;
				qcom,sde-vig-inverse-pma;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x200>;
				};

				dgm@1 {
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1200>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x00 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40001>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "mmcx";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x26 0x801 0x420>;
				phandle = <0x315>;
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x02>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x17 0x200 0x00 0x00 0x16 0x200 0x00 0x61a800 0x17 0x200 0x00 0x61a800 0x16 0x200 0x00 0x61a800 0x17 0x200 0x00 0x61a800>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x04>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00 0x01 0x24e 0x00 0x249f0 0x01 0x24e 0x00 0x493e0>;
			};

			qcom,mdss_dsi_sim_video {
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-t-clk-post = <0x04>;
				qcom,mdss-dsi-t-clk-pre = <0x1b>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x00 0x00 0x00 0x01 0x00>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x617>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-panel-width = <0x280>;
						qcom,mdss-dsi-panel-height = <0x1e0>;
						qcom,mdss-dsi-h-front-porch = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x08>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x06>;
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x00 0x00 0x00>;
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,cmd-to-video-mode-post-switch-commands = [32 01 00 00 00 00 02 00 00];
						qcom,cmd-to-video-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x01 0x00 0x01 0x02 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-cmd-mode;
						qcom,mdss-dsi-panel-width = <0x280>;
						qcom,mdss-dsi-panel-height = <0x1e0>;
						qcom,mdss-dsi-h-front-porch = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x08>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x06>;
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x00 0x00 0x00>;
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,video-to-cmd-mode-post-switch-commands = [32 01 00 00 00 00 02 00 00];
						qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
					};
				};
			};

			qcom,mdss_dsi_sim_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,panel-ack-disabled;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x619>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x21c 0x28 0x21c 0x28 0x21c 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};

					timing@2 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x348>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x564>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x168 0x28 0x168 0x28 0x168 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_375_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x61b>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 18];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_video {
				qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-panel-broadcast-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0xc8 0x01 0x14>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x618>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_cmd {
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x61a>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x1c>;
						qcom,mdss-dsi-h-back-porch = <0x04>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 24 09 09 26 24 09 09 06 02 04 00 18 17];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x28>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 18];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_dsc_375_cmd {
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x61c>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 18];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_sec_hd_cmd {
				qcom,mdss-dsi-panel-name = "sim hd command mode secondary dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x60c>;
				qcom,panel-sec-supply-entries = <0x60d>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
				qcom,panel-mode-gpio = <0x38 0x07 0x00>;
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				qcom,panel-sec-mode-gpio = <0x38 0x4d 0x00>;
				qcom,platform-sec-reset-gpio = <0x38 0x42 0x00>;
				phandle = <0x623>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x5010000 0x78000111 0x5010000 0x78000129>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 17];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};
				};
			};

			qcom,mdss_dsi_sharp_4k_dsc_video {
				qcom,mdss-dsi-panel-name = "Sharp 4k video mode dsc dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x64 0x00 0x64 0x01 0x64>;
				qcom,mdss-pan-physical-width-dimension = <0x47>;
				qcom,mdss-pan-physical-height-dimension = <0x81>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x77>;
				qcom,mdss-dsi-panel-on-check-value = <0x77>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x37>;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
				qcom,panel-mode-gpio = <0x38 0x07 0x00>;
				qcom,platform-te-gpio = <0x38 0x08 0x00>;
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x60f>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 10 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 18];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sharp_4k_dsc_cmd {
				qcom,mdss-dsi-panel-name = "Sharp 4k cmd mode dsc dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x64 0x00 0x64 0x01 0x64>;
				qcom,mdss-pan-physical-width-dimension = <0x47>;
				qcom,mdss-pan-physical-height-dimension = <0x81>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dcs-cmd-by-left;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x77>;
				qcom,mdss-dsi-panel-on-check-value = <0x77>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
				qcom,panel-mode-gpio = <0x38 0x07 0x00>;
				qcom,platform-te-gpio = <0x38 0x08 0x00>;
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x610>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-jitter = <0x08 0x0a>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 18];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_wqxga_video_truly {
				qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x2d0>;
				qcom,mdss-dsi-panel-height = <0xa00>;
				qcom,mdss-dsi-h-front-porch = <0x64>;
				qcom,mdss-dsi-h-back-porch = <0x20>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x07>;
				qcom,mdss-dsi-v-front-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0x3ff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 03 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
				qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xe2362400 0x666a2838 0x2a030400>;
				qcom,mdss-dsi-t-clk-post = <0x0d>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x14 0x01 0x32>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,config-select = <0x60e>;
				qcom,dsi-supported-dfps-list = <0x3c 0x37 0x35>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
				qcom,panel-mode-gpio = <0x38 0x07 0x00>;
				qcom,platform-te-gpio = <0x38 0x08 0x00>;
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x613>;

				config0 {
					qcom,split-mode = "dualctl-split";
					phandle = <0x60e>;
				};

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_truly_wqxga_cmd {
				qcom,mdss-dsi-panel-name = "Dual nt35597 cmd mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
				qcom,panel-mode-gpio = <0x38 0x07 0x00>;
				qcom,platform-te-gpio = <0x38 0x08 0x00>;
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x614>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x01 0x01>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_dsc_cmd_truly {
				qcom,mdss-dsi-panel-name = "nt35597 cmd mode dsi truly panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
				qcom,panel-mode-gpio = <0x38 0x07 0x00>;
				qcom,platform-te-gpio = <0x38 0x08 0x00>;
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x615>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x01 0x01>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 20 1f 05 05 03 02 04 00 12 15];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,default-topology-index = <0x01>;
					};
				};

				config2 {
					qcom,lm-split = <0x2d0 0x2d0>;
					qcom,mdss-dsc-encoders = <0x02>;
					qcom,mdss-dsc-slice-height = <0x10>;
					qcom,mdss-dsc-slice-width = <0x2d0>;
					qcom,mdss-dsc-slice-per-pkt = <0x02>;
					qcom,mdss-dsc-bit-per-component = <0x08>;
					qcom,mdss-dsc-bit-per-pixel = <0x08>;
					qcom,mdss-dsc-block-prediction-enable;
					phandle = <0x723>;
				};
			};

			qcom,mdss_dsi_nt35597_dsc_video_truly {
				qcom,mdss-dsi-panel-name = "nt35597 video mode dsi truly panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-dma-schedule-line = <0x05>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
				qcom,panel-mode-gpio = <0x38 0x07 0x00>;
				qcom,platform-te-gpio = <0x38 0x08 0x00>;
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x616>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00339 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x3150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 20 1f 05 05 03 02 04 00 12 15];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,default-topology-index = <0x01>;
					};
				};

				config2 {
					qcom,lm-split = <0x2d0 0x2d0>;
					qcom,mdss-dsc-encoders = <0x02>;
					qcom,mdss-dsc-slice-height = <0x10>;
					qcom,mdss-dsc-slice-width = <0x2d0>;
					qcom,mdss-dsc-slice-per-pkt = <0x02>;
					qcom,mdss-dsc-bit-per-component = <0x08>;
					qcom,mdss-dsc-bit-per-pixel = <0x08>;
					qcom,mdss-dsc-block-prediction-enable;
					phandle = <0x724>;
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_video {
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
				qcom,panel-mode-gpio = <0x38 0x07 0x00>;
				qcom,platform-te-gpio = <0x38 0x08 0x00>;
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x61f>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 03 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 17];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_cmd {
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd command mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x60c>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
				qcom,panel-mode-gpio = <0x38 0x07 0x00>;
				qcom,platform-te-gpio = <0x38 0x08 0x00>;
				qcom,platform-reset-gpio = <0x38 0x06 0x00>;
				phandle = <0x61e>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 17];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sharp_1080p_cmd {
				qcom,mdss-dsi-panel-name = "sharp 1080p cmd mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x31b>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-clockrate = <0x32a9f880>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x40>;
				qcom,mdss-pan-physical-height-dimension = <0x75>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-t-clk-post = <0x18>;
				qcom,mdss-dsi-t-clk-pre = <0x19>;
				phandle = <0x611>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 22 20 07 07 04 03 04 00 16 16];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-clockrate = <0x35a4e900>;
					};
				};
			};

			qcom,mdss_dual_sharp_1080p_120hz_cmd {
				qcom,mdss-dsi-panel-name = "sharp 1080p 120hz dual dsi cmd mode panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x01 0x01 0x0a>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,cmd-sync-wait-trigger;
				qcom,mdss-tear-check-frame-rate = <0x2ee0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				phandle = <0x612>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x1c>;
						qcom,mdss-dsi-h-back-porch = <0x04>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ba 07 15 01 00 00 00 00 02 c0 00 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 d9 00 15 01 00 00 00 00 02 ef 70 15 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 06 3b 03 0e 0c 08 1c 15 01 00 00 00 00 02 e9 0e 15 01 00 00 00 00 02 ea 0c 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 c0 00 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 59 6a 15 01 00 00 00 00 02 0b 1b 15 01 00 00 00 00 02 61 f7 15 01 00 00 00 00 02 62 6c 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 04 c8 15 01 00 00 00 00 02 05 1a 15 01 00 00 00 00 02 0d 93 15 01 00 00 00 00 02 0e 93 15 01 00 00 00 00 02 0f 7e 15 01 00 00 00 00 02 06 69 15 01 00 00 00 00 02 07 bc 15 01 00 00 00 00 02 10 03 15 01 00 00 00 00 02 11 64 15 01 00 00 00 00 02 12 5a 15 01 00 00 00 00 02 13 40 15 01 00 00 00 00 02 14 40 15 01 00 00 00 00 02 15 00 15 01 00 00 00 00 02 33 13 15 01 00 00 00 00 02 5a 40 15 01 00 00 00 00 02 5b 40 15 01 00 00 00 00 02 5e 80 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 14 80 15 01 00 00 00 00 02 01 80 15 01 00 00 00 00 02 15 80 15 01 00 00 00 00 02 02 80 15 01 00 00 00 00 02 16 80 15 01 00 00 00 00 02 03 0a 15 01 00 00 00 00 02 17 0c 15 01 00 00 00 00 02 04 06 15 01 00 00 00 00 02 18 08 15 01 00 00 00 00 02 05 80 15 01 00 00 00 00 02 19 80 15 01 00 00 00 00 02 06 80 15 01 00 00 00 00 02 1a 80 15 01 00 00 00 00 02 07 80 15 01 00 00 00 00 02 1b 80 15 01 00 00 00 00 02 08 80 15 01 00 00 00 00 02 1c 80 15 01 00 00 00 00 02 09 80 15 01 00 00 00 00 02 1d 80 15 01 00 00 00 00 02 0a 80 15 01 00 00 00 00 02 1e 80 15 01 00 00 00 00 02 0b 1a 15 01 00 00 00 00 02 1f 1b 15 01 00 00 00 00 02 0c 16 15 01 00 00 00 00 02 20 17 15 01 00 00 00 00 02 0d 1c 15 01 00 00 00 00 02 21 1d 15 01 00 00 00 00 02 0e 18 15 01 00 00 00 00 02 22 19 15 01 00 00 00 00 02 0f 0e 15 01 00 00 00 00 02 23 10 15 01 00 00 00 00 02 10 80 15 01 00 00 00 00 02 24 80 15 01 00 00 00 00 02 11 80 15 01 00 00 00 00 02 25 80 15 01 00 00 00 00 02 12 80 15 01 00 00 00 00 02 26 80 15 01 00 00 00 00 02 13 80 15 01 00 00 00 00 02 27 80 15 01 00 00 00 00 02 74 ff 15 01 00 00 00 00 02 75 ff 15 01 00 00 00 00 02 8d 00 15 01 00 00 00 00 02 8e 00 15 01 00 00 00 00 02 8f 9c 15 01 00 00 00 00 02 90 0c 15 01 00 00 00 00 02 91 0e 15 01 00 00 00 00 02 d6 00 15 01 00 00 00 00 02 d7 20 15 01 00 00 00 00 02 d8 00 15 01 00 00 00 00 02 d9 88 15 01 00 00 00 00 02 e5 05 15 01 00 00 00 00 02 e6 10 15 01 00 00 00 00 02 54 06 15 01 00 00 00 00 02 55 05 15 01 00 00 00 00 02 56 04 15 01 00 00 00 00 02 58 03 15 01 00 00 00 00 02 59 33 15 01 00 00 00 00 02 5a 33 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5d 01 15 01 00 00 00 00 02 5e 0a 15 01 00 00 00 00 02 5f 0a 15 01 00 00 00 00 02 60 0a 15 01 00 00 00 00 02 61 0a 15 01 00 00 00 00 02 62 10 15 01 00 00 00 00 02 63 01 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 65 00 15 01 00 00 00 00 02 ef 00 15 01 00 00 00 00 02 f0 00 15 01 00 00 00 00 02 6d 20 15 01 00 00 00 00 02 66 44 15 01 00 00 00 00 02 68 01 15 01 00 00 00 00 02 69 00 15 01 00 00 00 00 02 67 11 15 01 00 00 00 00 02 6a 06 15 01 00 00 00 00 02 6b 31 15 01 00 00 00 00 02 6c 90 15 01 00 00 00 00 02 ab c3 15 01 00 00 00 00 02 b1 49 15 01 00 00 00 00 02 aa 80 15 01 00 00 00 00 02 b0 90 15 01 00 00 00 00 02 b2 a4 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 b4 23 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 00 15 01 00 00 00 00 02 b7 00 15 01 00 00 00 00 02 b8 00 15 01 00 00 00 00 02 b9 00 15 01 00 00 00 00 02 ba 00 15 01 00 00 00 00 02 bb 00 15 01 00 00 00 00 02 bc 00 15 01 00 00 00 00 02 bd 00 15 01 00 00 00 00 02 be 00 15 01 00 00 00 00 02 bf 00 15 01 00 00 00 00 02 c0 00 15 01 00 00 00 00 02 c7 40 15 01 00 00 00 00 02 c9 00 15 01 00 00 00 00 02 c1 2a 15 01 00 00 00 00 02 c2 2a 15 01 00 00 00 00 02 c3 00 15 01 00 00 00 00 02 c4 00 15 01 00 00 00 00 02 c5 00 15 01 00 00 00 00 02 c6 00 15 01 00 00 00 00 02 c8 ab 15 01 00 00 00 00 02 ca 00 15 01 00 00 00 00 02 cb 00 15 01 00 00 00 00 02 cc 20 15 01 00 00 00 00 02 cd 40 15 01 00 00 00 00 02 ce a8 15 01 00 00 00 00 02 cf a8 15 01 00 00 00 00 02 d0 00 15 01 00 00 00 00 02 d1 00 15 01 00 00 00 00 02 d2 00 15 01 00 00 00 00 02 d3 00 15 01 00 00 00 00 02 af 01 15 01 00 00 00 00 02 a4 1e 15 01 00 00 00 00 02 95 41 15 01 00 00 00 00 02 96 03 15 01 00 00 00 00 02 98 00 15 01 00 00 00 00 02 9a 9a 15 01 00 00 00 00 02 9b 03 15 01 00 00 00 00 02 9d 80 15 01 00 00 00 00 02 ff 26 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 fa d0 15 01 00 00 00 00 02 6b 80 15 01 00 00 00 00 02 6c 5c 15 01 00 00 00 00 02 6d 0c 15 01 00 00 00 00 02 6e 0e 15 01 00 00 00 00 02 58 01 15 01 00 00 00 00 02 59 15 15 01 00 00 00 00 02 5a 01 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 01 15 01 00 00 00 00 02 5d 2b 15 01 00 00 00 00 02 74 00 15 01 00 00 00 00 02 75 ba 15 01 00 00 00 00 02 81 0a 15 01 00 00 00 00 02 4e 81 15 01 00 00 00 00 02 4f 83 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 53 4d 15 01 00 00 00 00 02 54 03 15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 b2 81 15 01 00 00 00 00 02 62 28 15 01 00 00 00 00 02 a2 09 15 01 00 00 00 00 02 b3 01 15 01 00 00 00 00 02 ed 00 15 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 75 00 15 01 00 00 00 00 02 76 71 15 01 00 00 00 00 02 77 00 15 01 00 00 00 00 02 78 84 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 7a a5 15 01 00 00 00 00 02 7b 00 15 01 00 00 00 00 02 7c bb 15 01 00 00 00 00 02 7d 00 15 01 00 00 00 00 02 7e ce 15 01 00 00 00 00 02 7f 00 15 01 00 00 00 00 02 80 e0 15 01 00 00 00 00 02 81 00 15 01 00 00 00 00 02 82 ef 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 84 ff 15 01 00 00 00 00 02 85 01 15 01 00 00 00 00 02 86 0b 15 01 00 00 00 00 02 87 01 15 01 00 00 00 00 02 88 38 15 01 00 00 00 00 02 89 01 15 01 00 00 00 00 02 8a 5b 15 01 00 00 00 00 02 8b 01 15 01 00 00 00 00 02 8c 95 15 01 00 00 00 00 02 8d 01 15 01 00 00 00 00 02 8e c4 15 01 00 00 00 00 02 8f 02 15 01 00 00 00 00 02 90 0d 15 01 00 00 00 00 02 91 02 15 01 00 00 00 00 02 92 4a 15 01 00 00 00 00 02 93 02 15 01 00 00 00 00 02 94 4c 15 01 00 00 00 00 02 95 02 15 01 00 00 00 00 02 96 85 15 01 00 00 00 00 02 97 02 15 01 00 00 00 00 02 98 c3 15 01 00 00 00 00 02 99 02 15 01 00 00 00 00 02 9a e9 15 01 00 00 00 00 02 9b 03 15 01 00 00 00 00 02 9c 16 15 01 00 00 00 00 02 9d 03 15 01 00 00 00 00 02 9e 34 15 01 00 00 00 00 02 9f 03 15 01 00 00 00 00 02 a0 56 15 01 00 00 00 00 02 a2 03 15 01 00 00 00 00 02 a3 62 15 01 00 00 00 00 02 a4 03 15 01 00 00 00 00 02 a5 6c 15 01 00 00 00 00 02 a6 03 15 01 00 00 00 00 02 a7 74 15 01 00 00 00 00 02 a9 03 15 01 00 00 00 00 02 aa 80 15 01 00 00 00 00 02 ab 03 15 01 00 00 00 00 02 ac 89 15 01 00 00 00 00 02 ad 03 15 01 00 00 00 00 02 ae 8b 15 01 00 00 00 00 02 af 03 15 01 00 00 00 00 02 b0 8d 15 01 00 00 00 00 02 b1 03 15 01 00 00 00 00 02 b2 8e 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 b4 71 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 84 15 01 00 00 00 00 02 b7 00 15 01 00 00 00 00 02 b8 a5 15 01 00 00 00 00 02 b9 00 15 01 00 00 00 00 02 ba bb 15 01 00 00 00 00 02 bb 00 15 01 00 00 00 00 02 bc ce 15 01 00 00 00 00 02 bd 00 15 01 00 00 00 00 02 be e0 15 01 00 00 00 00 02 bf 00 15 01 00 00 00 00 02 c0 ef 15 01 00 00 00 00 02 c1 00 15 01 00 00 00 00 02 c2 ff 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 c4 0b 15 01 00 00 00 00 02 c5 01 15 01 00 00 00 00 02 c6 38 15 01 00 00 00 00 02 c7 01 15 01 00 00 00 00 02 c8 5b 15 01 00 00 00 00 02 c9 01 15 01 00 00 00 00 02 ca 95 15 01 00 00 00 00 02 cb 01 15 01 00 00 00 00 02 cc c4 15 01 00 00 00 00 02 cd 02 15 01 00 00 00 00 02 ce 0d 15 01 00 00 00 00 02 cf 02 15 01 00 00 00 00 02 d0 4a 15 01 00 00 00 00 02 d1 02 15 01 00 00 00 00 02 d2 4c 15 01 00 00 00 00 02 d3 02 15 01 00 00 00 00 02 d4 85 15 01 00 00 00 00 02 d5 02 15 01 00 00 00 00 02 d6 c3 15 01 00 00 00 00 02 d7 02 15 01 00 00 00 00 02 d8 e9 15 01 00 00 00 00 02 d9 03 15 01 00 00 00 00 02 da 16 15 01 00 00 00 00 02 db 03 15 01 00 00 00 00 02 dc 34 15 01 00 00 00 00 02 dd 03 15 01 00 00 00 00 02 de 56 15 01 00 00 00 00 02 df 03 15 01 00 00 00 00 02 e0 62 15 01 00 00 00 00 02 e1 03 15 01 00 00 00 00 02 e2 6c 15 01 00 00 00 00 02 e3 03 15 01 00 00 00 00 02 e4 74 15 01 00 00 00 00 02 e5 03 15 01 00 00 00 00 02 e6 80 15 01 00 00 00 00 02 e7 03 15 01 00 00 00 00 02 e8 89 15 01 00 00 00 00 02 e9 03 15 01 00 00 00 00 02 ea 8b 15 01 00 00 00 00 02 eb 03 15 01 00 00 00 00 02 ec 8d 15 01 00 00 00 00 02 ed 03 15 01 00 00 00 00 02 ee 8e 15 01 00 00 00 00 02 ef 00 15 01 00 00 00 00 02 f0 71 15 01 00 00 00 00 02 f1 00 15 01 00 00 00 00 02 f2 84 15 01 00 00 00 00 02 f3 00 15 01 00 00 00 00 02 f4 a5 15 01 00 00 00 00 02 f5 00 15 01 00 00 00 00 02 f6 bb 15 01 00 00 00 00 02 f7 00 15 01 00 00 00 00 02 f8 ce 15 01 00 00 00 00 02 f9 00 15 01 00 00 00 00 02 fa e0 15 01 00 00 00 00 02 ff 21 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 00 15 01 00 00 00 00 02 01 ef 15 01 00 00 00 00 02 02 00 15 01 00 00 00 00 02 03 ff 15 01 00 00 00 00 02 04 01 15 01 00 00 00 00 02 05 0b 15 01 00 00 00 00 02 06 01 15 01 00 00 00 00 02 07 38 15 01 00 00 00 00 02 08 01 15 01 00 00 00 00 02 09 5b 15 01 00 00 00 00 02 0a 01 15 01 00 00 00 00 02 0b 95 15 01 00 00 00 00 02 0c 01 15 01 00 00 00 00 02 0d c4 15 01 00 00 00 00 02 0e 02 15 01 00 00 00 00 02 0f 0d 15 01 00 00 00 00 02 10 02 15 01 00 00 00 00 02 11 4a 15 01 00 00 00 00 02 12 02 15 01 00 00 00 00 02 13 4c 15 01 00 00 00 00 02 14 02 15 01 00 00 00 00 02 15 85 15 01 00 00 00 00 02 16 02 15 01 00 00 00 00 02 17 c3 15 01 00 00 00 00 02 18 02 15 01 00 00 00 00 02 19 e9 15 01 00 00 00 00 02 1a 03 15 01 00 00 00 00 02 1b 16 15 01 00 00 00 00 02 1c 03 15 01 00 00 00 00 02 1d 34 15 01 00 00 00 00 02 1e 03 15 01 00 00 00 00 02 1f 56 15 01 00 00 00 00 02 20 03 15 01 00 00 00 00 02 21 62 15 01 00 00 00 00 02 22 03 15 01 00 00 00 00 02 23 6c 15 01 00 00 00 00 02 24 03 15 01 00 00 00 00 02 25 74 15 01 00 00 00 00 02 26 03 15 01 00 00 00 00 02 27 80 15 01 00 00 00 00 02 28 03 15 01 00 00 00 00 02 29 89 15 01 00 00 00 00 02 2a 03 15 01 00 00 00 00 02 2b 8b 15 01 00 00 00 00 02 2d 03 15 01 00 00 00 00 02 2f 8d 15 01 00 00 00 00 02 30 03 15 01 00 00 00 00 02 31 8e 15 01 00 00 00 00 02 32 00 15 01 00 00 00 00 02 33 71 15 01 00 00 00 00 02 34 00 15 01 00 00 00 00 02 35 84 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 37 a5 15 01 00 00 00 00 02 38 00 15 01 00 00 00 00 02 39 bb 15 01 00 00 00 00 02 3a 00 15 01 00 00 00 00 02 3b ce 15 01 00 00 00 00 02 3d 00 15 01 00 00 00 00 02 3f e0 15 01 00 00 00 00 02 40 00 15 01 00 00 00 00 02 41 ef 15 01 00 00 00 00 02 42 00 15 01 00 00 00 00 02 43 ff 15 01 00 00 00 00 02 44 01 15 01 00 00 00 00 02 45 0b 15 01 00 00 00 00 02 46 01 15 01 00 00 00 00 02 47 38 15 01 00 00 00 00 02 48 01 15 01 00 00 00 00 02 49 5b 15 01 00 00 00 00 02 4a 01 15 01 00 00 00 00 02 4b 95 15 01 00 00 00 00 02 4c 01 15 01 00 00 00 00 02 4d c4 15 01 00 00 00 00 02 4e 02 15 01 00 00 00 00 02 4f 0d 15 01 00 00 00 00 02 50 02 15 01 00 00 00 00 02 51 4a 15 01 00 00 00 00 02 52 02 15 01 00 00 00 00 02 53 4c 15 01 00 00 00 00 02 54 02 15 01 00 00 00 00 02 55 85 15 01 00 00 00 00 02 56 02 15 01 00 00 00 00 02 58 c3 15 01 00 00 00 00 02 59 02 15 01 00 00 00 00 02 5a e9 15 01 00 00 00 00 02 5b 03 15 01 00 00 00 00 02 5c 16 15 01 00 00 00 00 02 5d 03 15 01 00 00 00 00 02 5e 34 15 01 00 00 00 00 02 5f 03 15 01 00 00 00 00 02 60 56 15 01 00 00 00 00 02 61 03 15 01 00 00 00 00 02 62 62 15 01 00 00 00 00 02 63 03 15 01 00 00 00 00 02 64 6c 15 01 00 00 00 00 02 65 03 15 01 00 00 00 00 02 66 74 15 01 00 00 00 00 02 67 03 15 01 00 00 00 00 02 68 80 15 01 00 00 00 00 02 69 03 15 01 00 00 00 00 02 6a 89 15 01 00 00 00 00 02 6b 03 15 01 00 00 00 00 02 6c 8b 15 01 00 00 00 00 02 6d 03 15 01 00 00 00 00 02 6e 8d 15 01 00 00 00 00 02 6f 03 15 01 00 00 00 00 02 70 8e 15 01 00 00 00 00 02 71 00 15 01 00 00 00 00 02 72 71 15 01 00 00 00 00 02 73 00 15 01 00 00 00 00 02 74 84 15 01 00 00 00 00 02 75 00 15 01 00 00 00 00 02 76 a5 15 01 00 00 00 00 02 77 00 15 01 00 00 00 00 02 78 bb 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 7a ce 15 01 00 00 00 00 02 7b 00 15 01 00 00 00 00 02 7c e0 15 01 00 00 00 00 02 7d 00 15 01 00 00 00 00 02 7e ef 15 01 00 00 00 00 02 7f 00 15 01 00 00 00 00 02 80 ff 15 01 00 00 00 00 02 81 01 15 01 00 00 00 00 02 82 0b 15 01 00 00 00 00 02 83 01 15 01 00 00 00 00 02 84 38 15 01 00 00 00 00 02 85 01 15 01 00 00 00 00 02 86 5b 15 01 00 00 00 00 02 87 01 15 01 00 00 00 00 02 88 95 15 01 00 00 00 00 02 89 01 15 01 00 00 00 00 02 8a c4 15 01 00 00 00 00 02 8b 02 15 01 00 00 00 00 02 8c 0d 15 01 00 00 00 00 02 8d 02 15 01 00 00 00 00 02 8e 4a 15 01 00 00 00 00 02 8f 02 15 01 00 00 00 00 02 90 4c 15 01 00 00 00 00 02 91 02 15 01 00 00 00 00 02 92 85 15 01 00 00 00 00 02 93 02 15 01 00 00 00 00 02 94 c3 15 01 00 00 00 00 02 95 02 15 01 00 00 00 00 02 96 e9 15 01 00 00 00 00 02 97 03 15 01 00 00 00 00 02 98 16 15 01 00 00 00 00 02 99 03 15 01 00 00 00 00 02 9a 34 15 01 00 00 00 00 02 9b 03 15 01 00 00 00 00 02 9c 56 15 01 00 00 00 00 02 9d 03 15 01 00 00 00 00 02 9e 62 15 01 00 00 00 00 02 9f 03 15 01 00 00 00 00 02 a0 6c 15 01 00 00 00 00 02 a2 03 15 01 00 00 00 00 02 a3 74 15 01 00 00 00 00 02 a4 03 15 01 00 00 00 00 02 a5 80 15 01 00 00 00 00 02 a6 03 15 01 00 00 00 00 02 a7 89 15 01 00 00 00 00 02 a9 03 15 01 00 00 00 00 02 aa 8b 15 01 00 00 00 00 02 ab 03 15 01 00 00 00 00 02 ac 8d 15 01 00 00 00 00 02 ad 03 15 01 00 00 00 00 02 ae 8e 15 01 00 00 00 00 02 af 00 15 01 00 00 00 00 02 b0 71 15 01 00 00 00 00 02 b1 00 15 01 00 00 00 00 02 b2 84 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 b4 a5 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 bb 15 01 00 00 00 00 02 b7 00 15 01 00 00 00 00 02 b8 ce 15 01 00 00 00 00 02 b9 00 15 01 00 00 00 00 02 ba e0 15 01 00 00 00 00 02 bb 00 15 01 00 00 00 00 02 bc ef 15 01 00 00 00 00 02 bd 00 15 01 00 00 00 00 02 be ff 15 01 00 00 00 00 02 bf 01 15 01 00 00 00 00 02 c0 0b 15 01 00 00 00 00 02 c1 01 15 01 00 00 00 00 02 c2 38 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 c4 5b 15 01 00 00 00 00 02 c5 01 15 01 00 00 00 00 02 c6 95 15 01 00 00 00 00 02 c7 01 15 01 00 00 00 00 02 c8 c4 15 01 00 00 00 00 02 c9 02 15 01 00 00 00 00 02 ca 0d 15 01 00 00 00 00 02 cb 02 15 01 00 00 00 00 02 cc 4a 15 01 00 00 00 00 02 cd 02 15 01 00 00 00 00 02 ce 4c 15 01 00 00 00 00 02 cf 02 15 01 00 00 00 00 02 d0 85 15 01 00 00 00 00 02 d1 02 15 01 00 00 00 00 02 d2 c3 15 01 00 00 00 00 02 d3 02 15 01 00 00 00 00 02 d4 e9 15 01 00 00 00 00 02 d5 03 15 01 00 00 00 00 02 d6 16 15 01 00 00 00 00 02 d7 03 15 01 00 00 00 00 02 d8 34 15 01 00 00 00 00 02 d9 03 15 01 00 00 00 00 02 da 56 15 01 00 00 00 00 02 db 03 15 01 00 00 00 00 02 dc 62 15 01 00 00 00 00 02 dd 03 15 01 00 00 00 00 02 de 6c 15 01 00 00 00 00 02 df 03 15 01 00 00 00 00 02 e0 74 15 01 00 00 00 00 02 e1 03 15 01 00 00 00 00 02 e2 80 15 01 00 00 00 00 02 e3 03 15 01 00 00 00 00 02 e4 89 15 01 00 00 00 00 02 e5 03 15 01 00 00 00 00 02 e6 8b 15 01 00 00 00 00 02 e7 03 15 01 00 00 00 00 02 e8 8d 15 01 00 00 00 00 02 e9 03 15 01 00 00 00 00 02 ea 8e 15 01 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 05 01 00 00 10 00 01 28 15 01 00 00 00 00 02 b0 00 05 01 00 00 40 00 01 10 15 01 00 00 00 00 02 4f 01];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = <0x240909 0x26240909 0x6020400>;
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_s6e3ha3_amoled_wqhd_cmd {
				qcom,mdss-dsi-panel-name = "Dual s6e3ha3 amoled cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x2d0>;
				qcom,mdss-dsi-panel-height = <0xa00>;
				qcom,mdss-dsi-h-front-porch = <0x64>;
				qcom,mdss-dsi-h-back-porch = <0x64>;
				qcom,mdss-dsi-h-pulse-width = <0x28>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x1f>;
				qcom,mdss-dsi-v-front-porch = <0x1e>;
				qcom,mdss-dsi-v-pulse-width = <0x08>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-on-command = [05 01 00 00 05 00 02 11 00 39 01 00 00 00 00 05 2a 00 00 05 9f 39 01 00 00 00 00 05 2b 00 00 09 ff 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b0 10 39 01 00 00 00 00 02 b5 a0 39 01 00 00 00 00 02 c4 03 39 01 00 00 00 00 0a f6 42 57 37 00 aa cc d0 00 00 39 01 00 00 00 00 02 f9 03 39 01 00 00 00 00 14 c2 00 00 d8 d8 00 80 2b 05 08 0e 07 0b 05 0d 0a 15 13 20 1e 39 01 00 00 78 00 03 f0 a5 a5 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 02 51 60 05 01 00 00 05 00 02 29 00];
				qcom,mdss-dsi-off-command = [05 01 00 00 3c 00 02 28 00 05 01 00 00 b4 00 02 10 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-lp-mode-on = [39 00 00 00 05 00 03 f0 5a 5a 39 00 00 00 05 00 03 f1 5a 5a 39 00 00 00 05 00 03 fc 5a 5a 39 00 00 00 05 00 02 b0 17 39 00 00 00 05 00 02 cb 10 39 00 00 00 05 00 02 b0 2d 39 00 00 00 05 00 02 cb cd 39 00 00 00 05 00 02 b0 0e 39 00 00 00 05 00 02 cb 02 39 00 00 00 05 00 02 b0 0f 39 00 00 00 05 00 02 cb 09 39 00 00 00 05 00 02 b0 02 39 00 00 00 05 00 02 f2 c9 39 00 00 00 05 00 02 b0 03 39 00 00 00 05 00 02 f2 c0 39 00 00 00 05 00 02 b0 03 39 00 00 00 05 00 02 f4 aa 39 00 00 00 05 00 02 b0 08 39 00 00 00 05 00 02 b1 30 39 00 00 00 05 00 02 b0 09 39 00 00 00 05 00 02 b1 0a 39 00 00 00 05 00 02 b0 0d 39 00 00 00 05 00 02 b1 10 39 00 00 00 05 00 02 b0 00 39 00 00 00 05 00 02 f7 03 39 00 00 00 05 00 02 fe 30 39 01 00 00 05 00 02 fe b0];
				qcom,mdss-dsi-lp-mode-off = [39 00 00 00 05 00 03 f0 5a 5a 39 00 00 00 05 00 03 f1 5a 5a 39 00 00 00 05 00 03 fc 5a 5a 39 00 00 00 05 00 02 b0 2d 39 00 00 00 05 00 02 cb 4d 39 00 00 00 05 00 02 b0 17 39 00 00 00 05 00 02 cb 04 39 00 00 00 05 00 02 b0 0e 39 00 00 00 05 00 02 cb 06 39 00 00 00 05 00 02 b0 0f 39 00 00 00 05 00 02 cb 05 39 00 00 00 05 00 02 b0 02 39 00 00 00 05 00 02 f2 b8 39 00 00 00 05 00 02 b0 03 39 00 00 00 05 00 02 f2 80 39 00 00 00 05 00 02 b0 03 39 00 00 00 05 00 02 f4 8a 39 00 00 00 05 00 02 b0 08 39 00 00 00 05 00 02 b1 10 39 00 00 00 05 00 02 b0 09 39 00 00 00 05 00 02 b1 0a 39 00 00 00 05 00 02 b0 0d 39 00 00 00 05 00 02 b1 80 39 00 00 00 05 00 02 b0 00 39 00 00 00 05 00 02 f7 03 39 00 00 00 05 00 02 fe 30 39 01 00 00 05 00 02 fe b0];
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-tx-eot-append;
				qcom,dcs-cmd-by-left;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,mdss-pan-physical-width-dimension = <0x44>;
				qcom,mdss-pan-physical-height-dimension = <0x7a>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				phandle = <0x725>;
			};

			qcom,mdss_dsi_sw43404_amoled_wqhd_cmd {
				qcom,mdss-dsi-panel-name = "sw43404 amoled cmd mode dsi boe panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x37>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				phandle = <0x61d>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xb40>;
						qcom,mdss-dsi-h-front-porch = <0x3c>;
						qcom,mdss-dsi-h-back-porch = <0x1e>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x07 0x01>;
						qcom,mdss-dsi-on-command = <0x39010000 0x3b0 0xa5003901 0x00 0x35c4200 0x7010000 0x201 0xa0100 0x80 0x11000089 0x30800b40 0x5a005a0 0x2d002d0 0x2000268 0x209adb 0xa000c 0x12000e 0x180010f0 0x30c2000 0x60b0b33 0xe1c2a38 0x46546269 0x7077797b 0x7d7e0102 0x1000940 0x9be19fc 0x19fa19f8 0x1a381a78 0x1ab62af6 0x2b342b74 0x3b746bf4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x39010000 0x3b0 0xa5003901 0x00 0x9f80008 0x10082d00 0x2d1501 0x00 0x2550805 0x100001e 0x21100 0x39010000 0x3b0 0xa5001501 0x00 0x2e01839 0x1000000 0xcc000 0x536f5150 0x51344f5a 0x33190501 0x7800 0x2350005 0x100003c 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 5a 01];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 5a 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-lp1-command = [05 01 00 00 00 00 02 39 00];
						qcom,mdss-dsi-lp1-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-nolp-command = [05 01 00 00 00 00 02 38 00];
						qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0xb4>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 20 1f 06 06 03 03 04 00 13 15];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sw43404_amoled_wqhd_video {
				qcom,mdss-dsi-panel-name = "sw43404 amoled video mode dsi boe panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				phandle = <0x620>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xb40>;
						qcom,mdss-dsi-h-front-porch = <0x0a>;
						qcom,mdss-dsi-h-back-porch = <0x0a>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 10 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 08 39 01 00 00 00 00 09 f8 00 08 10 08 2d 00 00 2d 39 01 00 00 3c 00 03 51 00 00 05 01 00 00 50 00 02 11 00 39 01 00 00 00 00 03 b0 34 04 39 01 00 00 00 00 05 c1 00 00 00 46 39 01 00 00 00 00 03 b0 a5 00 0a 01 00 00 00 00 80 11 00 00 89 30 80 0b 40 05 a0 02 d0 02 d0 02 d0 02 00 02 68 00 20 4e a8 00 0a 00 0c 00 23 00 1c 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x2d0>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 04 02 04 00 16 16];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sw43404_fhd_plus_cmd {
				qcom,mdss-dsi-panel-name = "sw43404 amoled boe fhd+ panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-pan-physical-width-dimension = <0x44>;
				qcom,mdss-pan-physical-height-dimension = <0x8a>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				phandle = <0x621>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsi-h-front-porch = <0xa0>;
						qcom,mdss-dsi-h-back-porch = <0x48>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 0a 01 00 00 00 00 80 11 00 00 89 30 80 08 70 04 38 02 1c 02 1c 02 1c 02 00 02 0e 00 20 34 29 00 07 00 0c 00 2e 00 31 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 03 b0 a5 00 15 01 00 00 00 00 02 5e 10 39 01 00 00 00 00 06 b9 bf 11 40 00 30 39 01 00 00 00 00 09 f8 00 08 10 08 2d 00 00 2d 15 01 00 00 00 00 02 55 08 05 01 00 00 1e 00 02 11 00 15 01 00 00 78 00 02 3d 01 39 01 00 00 00 00 03 b0 a5 00 05 01 00 00 78 00 02 35 00 05 01 00 00 3c 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10e>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 12 04 04 1e 1e 04 05 02 03 04 00 11 14];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt36850_truly_wqhd_cmd {
				qcom,mdss-dsi-panel-name = "Dual nt36850 cmd mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x2d0>;
				qcom,mdss-dsi-panel-height = <0xa00>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-back-porch = <0x8c>;
				qcom,mdss-dsi-h-pulse-width = <0x14>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x14>;
				qcom,mdss-dsi-v-front-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x04>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 19 15 01 00 00 00 00 02 01 03 15 01 00 00 00 00 02 02 04 15 01 00 00 00 00 02 03 1b 15 01 00 00 00 00 02 04 1d 15 01 00 00 00 00 02 05 01 15 01 00 00 00 00 02 06 0c 15 01 00 00 00 00 02 07 0f 15 01 00 00 00 00 02 08 1f 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 16 15 01 00 00 00 00 02 0d 14 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 00 15 01 00 00 00 00 02 10 19 15 01 00 00 00 00 02 11 03 15 01 00 00 00 00 02 12 04 15 01 00 00 00 00 02 13 1b 15 01 00 00 00 00 02 14 1d 15 01 00 00 00 00 02 15 01 15 01 00 00 00 00 02 16 0c 15 01 00 00 00 00 02 17 0f 15 01 00 00 00 00 02 18 1f 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 16 15 01 00 00 00 00 02 1d 14 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 10 15 01 00 00 00 00 02 23 28 15 01 00 00 00 00 02 24 28 15 01 00 00 00 00 02 25 5d 15 01 00 00 00 00 02 26 28 15 01 00 00 00 00 02 27 28 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 15 15 01 00 00 00 00 02 2b 00 15 01 00 00 00 00 02 2d 00 15 01 00 00 00 00 02 2f 02 15 01 00 00 00 00 02 30 02 15 01 00 00 00 00 02 31 00 15 01 00 00 00 00 02 32 23 15 01 00 00 00 00 02 33 01 15 01 00 00 00 00 02 34 03 15 01 00 00 00 00 02 35 49 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 37 1d 15 01 00 00 00 00 02 38 08 15 01 00 00 00 00 02 39 03 15 01 00 00 00 00 02 3a 49 15 01 00 00 00 00 02 42 01 15 01 00 00 00 00 02 43 8c 15 01 00 00 00 00 02 44 a3 15 01 00 00 00 00 02 48 8c 15 01 00 00 00 00 02 49 a3 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5f 4d 15 01 00 00 00 00 02 63 00 15 01 00 00 00 00 02 67 04 15 01 00 00 00 00 02 6e 10 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 73 00 15 01 00 00 00 00 02 74 04 15 01 00 00 00 00 02 75 1b 15 01 00 00 00 00 02 76 05 15 01 00 00 00 00 02 77 01 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 7a 00 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c da 15 01 00 00 00 00 02 7d 10 15 01 00 00 00 00 02 7e 04 15 01 00 00 00 00 02 7f 1b 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 81 05 15 01 00 00 00 00 02 82 01 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 84 05 15 01 00 00 00 00 02 85 05 15 01 00 00 00 00 02 86 1b 15 01 00 00 00 00 02 87 1b 15 01 00 00 00 00 02 88 1b 15 01 00 00 00 00 02 89 1b 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 8b f0 15 01 00 00 00 00 02 8c 00 15 01 00 00 00 00 02 8f 63 15 01 00 00 00 00 02 90 51 15 01 00 00 00 00 02 91 40 15 01 00 00 00 00 02 92 51 15 01 00 00 00 00 02 93 08 15 01 00 00 00 00 02 94 08 15 01 00 00 00 00 02 95 51 15 01 00 00 00 00 02 96 51 15 01 00 00 00 00 02 97 00 15 01 00 00 00 00 02 98 00 15 01 00 00 00 00 02 99 33 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9c 01 15 01 00 00 00 00 02 9d 30 15 01 00 00 00 00 02 a5 10 15 01 00 00 00 00 02 a6 01 15 01 00 00 00 00 02 a9 21 15 01 00 00 00 00 02 b3 2a 15 01 00 00 00 00 02 b4 da 15 01 00 00 00 00 02 ba 83 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 c5 aa 15 01 00 00 00 00 02 c6 09 15 01 00 00 00 00 02 c7 00 15 01 00 00 00 00 02 c9 c0 15 01 00 00 00 00 02 ca 04 15 01 00 00 00 00 02 d5 3f 15 01 00 00 00 00 02 d6 10 15 01 00 00 00 00 02 d7 3f 15 01 00 00 00 00 02 d8 10 15 01 00 00 00 00 02 d9 ee 15 01 00 00 00 00 02 da 49 15 01 00 00 00 00 02 db 94 15 01 00 00 00 00 02 e9 33 15 01 00 00 00 00 02 eb 28 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ee 00 15 01 00 00 00 00 02 ef 06 15 01 00 00 00 00 02 f0 01 15 01 00 00 00 00 02 f1 01 15 01 00 00 00 00 02 f2 0d 15 01 00 00 00 00 02 f3 48 15 01 00 00 00 00 02 f6 00 15 01 00 00 00 00 02 f7 00 15 01 00 00 00 00 02 f8 00 15 01 00 00 00 00 02 f9 00 15 01 00 00 00 00 02 ff 26 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 ab 15 01 00 00 00 00 02 01 00 15 01 00 00 00 00 02 02 80 15 01 00 00 00 00 02 03 08 15 01 00 00 00 00 02 04 01 15 01 00 00 00 00 02 05 32 15 01 00 00 00 00 02 06 4c 15 01 00 00 00 00 02 07 26 15 01 00 00 00 00 02 08 09 15 01 00 00 00 00 02 09 02 15 01 00 00 00 00 02 0a 32 15 01 00 00 00 00 02 0b 55 15 01 00 00 00 00 02 0c 14 15 01 00 00 00 00 02 0d 28 15 01 00 00 00 00 02 0e 40 15 01 00 00 00 00 02 0f 80 15 01 00 00 00 00 02 10 00 15 01 00 00 00 00 02 11 22 15 01 00 00 00 00 02 12 0a 15 01 00 00 00 00 02 13 20 15 01 00 00 00 00 02 14 06 15 01 00 00 00 00 02 15 00 15 01 00 00 00 00 02 16 40 15 01 00 00 00 00 02 19 43 15 01 00 00 00 00 02 1a 03 15 01 00 00 00 00 02 1b 25 15 01 00 00 00 00 02 1c 11 15 01 00 00 00 00 02 1d 00 15 01 00 00 00 00 02 1e 80 15 01 00 00 00 00 02 1f 00 15 01 00 00 00 00 02 20 03 15 01 00 00 00 00 02 21 03 15 01 00 00 00 00 02 22 25 15 01 00 00 00 00 02 23 25 15 01 00 00 00 00 02 24 00 15 01 00 00 00 00 02 25 a7 15 01 00 00 00 00 02 26 80 15 01 00 00 00 00 02 27 a5 15 01 00 00 00 00 02 28 06 15 01 00 00 00 00 02 29 85 15 01 00 00 00 00 02 2a 30 15 01 00 00 00 00 02 2b 97 15 01 00 00 00 00 02 2f 25 15 01 00 00 00 00 02 30 26 15 01 00 00 00 00 02 31 41 15 01 00 00 00 00 02 32 04 15 01 00 00 00 00 02 33 04 15 01 00 00 00 00 02 34 2b 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 37 c8 15 01 00 00 00 00 02 38 26 15 01 00 00 00 00 02 39 25 15 01 00 00 00 00 02 3a 26 15 01 00 00 00 00 02 3f eb 15 01 00 00 00 00 02 41 21 15 01 00 00 00 00 02 42 03 15 01 00 00 00 00 02 43 00 15 01 00 00 00 00 02 44 11 15 01 00 00 00 00 02 45 00 15 01 00 00 00 00 02 46 00 15 01 00 00 00 00 02 47 00 15 01 00 00 00 00 02 48 03 15 01 00 00 00 00 02 49 03 15 01 00 00 00 00 02 4a 00 15 01 00 00 00 00 02 4b 00 15 01 00 00 00 00 02 4c 01 15 01 00 00 00 00 02 4d 4e 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 4c 15 01 00 00 00 00 02 50 0d 15 01 00 00 00 00 02 51 0e 15 01 00 00 00 00 02 52 20 15 01 00 00 00 00 02 53 97 15 01 00 00 00 00 02 54 4b 15 01 00 00 00 00 02 55 4c 15 01 00 00 00 00 02 56 20 15 01 00 00 00 00 02 58 04 15 01 00 00 00 00 02 59 04 15 01 00 00 00 00 02 5a 09 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5d c8 15 01 00 00 00 00 02 5e 4c 15 01 00 00 00 00 02 5f 4b 15 01 00 00 00 00 02 60 00 15 01 00 00 00 00 02 80 2b 15 01 00 00 00 00 02 81 43 15 01 00 00 00 00 02 82 03 15 01 00 00 00 00 02 83 25 15 01 00 00 00 00 02 84 11 15 01 00 00 00 00 02 85 00 15 01 00 00 00 00 02 86 80 15 01 00 00 00 00 02 87 00 15 01 00 00 00 00 02 88 00 15 01 00 00 00 00 02 89 03 15 01 00 00 00 00 02 8a 22 15 01 00 00 00 00 02 8b 25 15 01 00 00 00 00 02 8c 00 15 01 00 00 00 00 02 8d a4 15 01 00 00 00 00 02 8e 00 15 01 00 00 00 00 02 8f a2 15 01 00 00 00 00 02 90 06 15 01 00 00 00 00 02 91 63 15 01 00 00 00 00 02 92 30 15 01 00 00 00 00 02 93 97 15 01 00 00 00 00 02 94 25 15 01 00 00 00 00 02 95 26 15 01 00 00 00 00 02 96 41 15 01 00 00 00 00 02 97 04 15 01 00 00 00 00 02 98 04 15 01 00 00 00 00 02 99 f0 15 01 00 00 00 00 02 9a 00 15 01 00 00 00 00 02 9b 00 15 01 00 00 00 00 02 9c c8 15 01 00 00 00 00 02 9d 50 15 01 00 00 00 00 02 9e 26 15 01 00 00 00 00 02 9f 25 15 01 00 00 00 00 02 a0 26 15 01 00 00 00 00 02 a2 00 15 01 00 00 00 00 02 a3 33 15 01 00 00 00 00 02 a5 40 15 01 00 00 00 00 02 a6 40 15 01 00 00 00 00 02 ac 91 15 01 00 00 00 00 02 ad 66 15 01 00 00 00 00 02 ae 66 15 01 00 00 00 00 02 b1 40 15 01 00 00 00 00 02 b2 40 15 01 00 00 00 00 02 b4 40 15 01 00 00 00 00 02 b5 40 15 01 00 00 00 00 02 b7 40 15 01 00 00 00 00 02 b8 40 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bb 00 15 01 00 00 00 00 02 c2 01 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 c4 01 15 01 00 00 00 00 02 c5 01 15 01 00 00 00 00 02 c6 01 15 01 00 00 00 00 02 c8 00 15 01 00 00 00 00 02 c9 00 15 01 00 00 00 00 02 ca 00 15 01 00 00 00 00 02 cd 00 15 01 00 00 00 00 02 ce 00 15 01 00 00 00 00 02 d6 04 15 01 00 00 00 00 02 d7 00 15 01 00 00 00 00 02 d8 0d 15 01 00 00 00 00 02 d9 00 15 01 00 00 00 00 02 da 00 15 01 00 00 00 00 02 db 00 15 01 00 00 00 00 02 dc 00 15 01 00 00 00 00 02 dd 00 15 01 00 00 00 00 02 de 00 15 01 00 00 00 00 02 df 01 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 e1 00 15 01 00 00 00 00 02 e2 19 15 01 00 00 00 00 02 e3 04 15 01 00 00 00 00 02 e4 00 15 01 00 00 00 00 02 e5 04 15 01 00 00 00 00 02 e6 00 15 01 00 00 00 00 02 e7 12 15 01 00 00 00 00 02 e8 00 15 01 00 00 00 00 02 e9 50 15 01 00 00 00 00 02 ea 10 15 01 00 00 00 00 02 eb 02 15 01 00 00 00 00 02 ff 27 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ff 28 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 60 0a 15 01 00 00 00 00 02 63 32 15 01 00 00 00 00 02 64 01 15 01 00 00 00 00 02 68 da 15 01 00 00 00 00 02 69 00 15 01 00 00 00 00 02 ff 29 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 60 0a 15 01 00 00 00 00 02 63 32 15 01 00 00 00 00 02 64 01 15 01 00 00 00 00 02 68 da 15 01 00 00 00 00 02 69 00 15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 35 40 15 01 00 00 00 00 02 36 40 15 01 00 00 00 00 02 37 00 15 01 00 00 00 00 02 89 c6 15 01 00 00 00 00 02 ff f0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ea 40 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 44 03 e8 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 01 05 01 00 00 0a 00 02 20 00 15 01 00 00 00 00 02 bb 10 05 01 00 00 78 00 02 11 00 05 01 00 00 14 00 02 29 00];
				qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-tx-eot-append;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-timings = <0xda342400 0x64682838 0x2a030400>;
				qcom,mdss-dsi-t-clk-pre = <0x29>;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				phandle = <0x622>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1f 08 08 24 23 08 08 05 03 04 00 1a 18];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-mdp-transfer-time-us = <0x413c>;
					};
				};
			};

			qcom,mdss_dsi_rm69299_visionox_amoled_video {
				qcom,mdss-dsi-panel-name = "rm69299 amoled fhd+ video mode dsi visionox panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-t-clk-post = <0x0e>;
				qcom,mdss-dsi-t-clk-pre = <0x31>;
				phandle = <0x624>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x8c8>;
						qcom,mdss-dsi-h-front-porch = <0x1a>;
						qcom,mdss-dsi-h-back-porch = <0x24>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x38>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 fe 00 39 01 00 00 00 00 02 c2 08 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 51 ff 05 01 00 00 96 00 02 11 00 05 01 00 00 32 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 96 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 20 08 08 24 23 08 08 05 02 04 00 18 17];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			ss_dsi_panel_S6E3XA0_AMB729WA01_QXGA {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6E3XA0_AMB729WA01_QXGA";
				label = "ss_dsi_panel_S6E3XA0_AMB729WA01_QXGA";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-h-pulse-width = <0x2c>;
				qcom,mdss-dsi-h-back-porch = <0x78>;
				qcom,mdss-dsi-h-front-porch = <0x74>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-pulse-width = <0x50>;
				qcom,mdss-dsi-v-back-porch = <0x7c>;
				qcom,mdss-dsi-v-front-porch = <0x78>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xc350>;
				qcom,mdss-brightness-max-level = <0xc350>;
				qcom,mdss-brightness-default-level = <0x639c>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,dynamic-mode-switch-enabled;
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-t-clk-post = <0x18>;
				qcom,mdss-dsi-t-clk-pre = <0x19>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-pan-physical-width-dimension = <0x96>;
				qcom,mdss-pan-physical-height-dimension = <0x6b>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <0x01 0x05>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = "\0=\t";
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				qcom,mdss-dsi-panel-blackness-level = <0x05>;
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				qcom,mdss-dsi-panel-status-irq-trigger1 = "falling";
				samsung,gamma_mode1_interpolation_test_tx_cmds_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x3b095b1 0x29010000 0x7b1 0x00 0x2901 0x00 0x3f0a55a>;
				samsung,gct_checksum_rx_cmds_revA = [06 01 00 00 00 00 01 af 01 00];
				samsung,gct_enter_tx_cmds_revA = [29 01 00 00 00 00 03 9f a5 a5 05 01 00 00 8c 00 01 01 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 b0 10 fe 29 01 00 00 00 00 02 fe 14 05 01 00 00 0a 00 01 11 29 01 00 00 00 00 02 9d 01 29 01 00 00 00 00 59 9e 11 00 00 89 30 80 06 00 08 68 00 20 04 34 04 34 02 00 03 1b 00 20 04 1e 00 0e 00 0c 03 19 01 96 18 00 10 e0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 29 01 00 00 00 00 03 b0 0c f4 29 01 00 00 00 00 02 f4 0c 29 01 00 00 00 00 02 fe b0 29 01 00 00 64 00 02 fe 30 05 01 00 00 00 00 02 2c 00 29 01 00 00 14 00 02 be 05 29 01 00 00 00 00 02 be 00 29 01 00 00 00 00 02 be 07];
				samsung,gct_mid_tx_cmds_revA = [29 01 00 00 00 00 02 be 00 29 01 00 00 00 00 02 be 05];
				samsung,gct_exit_tx_cmds_revA = <0x29010000 0x3b0 0xcf42901 0x00 0x2f40029 0x1000000 0x2feb0 0x29010000 0x2fe 0x30290100 0x02 0xbe002901 0x00 0x39f5a5a 0x29000000 0x3f0 0xa5a52900 0x00 0x3fca5a5>;
				samsung,esd_recovery_1_tx_cmds_revA = [0a 01 00 00 00 00 58 11 00 00 89 30 80 06 00 08 68 00 20 04 34 04 34 02 00 03 1b 00 20 04 1e 00 0e 00 0c 03 19 01 96 18 00 10 e0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4];
				samsung,esd_recovery_2_tx_cmds_revA = [0a 01 00 00 00 00 58 11 00 00 89 30 80 06 00 08 68 00 20 04 34 04 34 02 00 03 1b 00 20 04 1e 00 0e 00 0c 03 19 01 96 18 00 10 e0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4];
				samsung,panel-vendor = "SDC";
				samsung,disp-model = "AMB729WA01";
				samsung,panel-lpm-enable;
				samsung,support_irc;
				samsung,elvss_interpolation_temperature = <0xfffffff1>;
				samsung,support_factory_panel_swap;
				samsung,support_gct;
				samsung,support_pac;
				samsung,esc-clk-128M;
				samsung,support_ddi_spi;
				samsung,ddi_spi_cs_high_gpio_for_gpara = <0x65>;
				samsung,support_self_display;
				ss,self_display = <0x6a8>;
				samsung,poc_erase_delay_ms = <0x1004>;
				samsung,poc_write_delay_us = <0x320>;
				samsung,poc_erase_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 f1 a2 29 01 00 00 00 00 02 c0 02 29 01 00 00 00 00 02 b0 09 29 01 00 00 00 00 02 c1 01 29 01 00 00 00 00 0a c1 00 06 00 00 00 00 00 00 00 29 01 00 00 01 00 02 c0 03 29 01 00 00 00 00 06 c1 00 c7 00 10 00 29 01 00 00 00 00 02 c0 03];
				samsung,poc_erase1_tx_cmds_revA = [29 01 00 00 00 00 02 c0 00 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 f1 a5 a5];
				samsung,poc_pre_write_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 f1 f1 a2 29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 02 b0 09 29 00 00 00 00 00 02 c1 01 29 00 00 00 00 00 0a c1 00 06 00 00 00 00 00 00 00 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0a c1 00 01 00 02 00 00 00 00 10 29 01 00 00 0a 00 02 c0 03 29 00 00 00 00 00 0a c1 00 06 00 00 00 00 00 00 00 29 01 00 00 01 00 02 c0 03 29 01 00 00 00 00 0b c1 00 32 00 00 00 00 00 00 40 01];
				samsung,poc_write_1byte_tx_cmds_revA = [29 00 00 00 00 00 02 c1 77 29 01 00 00 00 00 02 c0 03];
				samsung,poc_write_continue_tx_cmds_revA = [29 01 00 00 00 00 0b c1 00 32 00 00 00 00 00 00 80 01];
				samsung,poc_write_continue2_tx_cmds_revA = [29 00 00 00 00 00 03 c1 00 06 29 01 00 00 00 00 02 c0 03];
				samsung,poc_write_continue3_tx_cmds_revA = [29 01 00 00 00 00 0b c1 00 32 00 00 00 00 00 00 40 01];
				samsung,poc_post_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00 29 00 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 f1 a5 a5];
				samsung,poc_pre_read_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 f1 f1 a2 29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 02 b0 09 29 00 00 00 00 00 02 c1 01 29 00 00 00 00 00 0a c1 00 06 00 00 00 00 00 00 00 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0a c1 00 01 00 02 00 00 00 00 10 29 01 00 00 0a 00 02 c0 03];
				samsung,poc_read_tx_cmds_revA = [29 00 00 00 00 00 0c c1 00 6b 00 00 00 00 00 00 00 01 01 29 00 00 00 00 00 02 c0 03 29 01 00 00 00 00 02 b0 12];
				samsung,poc_post_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00 29 00 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 f1 a5 a5];
				samsung,reg_poc_read_pos_tx_cmds_revA = [15 01 00 00 00 00 02 b0 12];
				samsung,poc_status_rx_cmds_revA = [06 01 00 00 00 00 01 eb 04 00];
				samsung,poc_read_rx_cmds_revA = [06 01 00 00 00 00 01 ec 01 12];
				samsung,poc_checksum_rx_cmds_revA = [06 01 00 00 00 00 01 ec 05 00];
				samsung,level0_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 9f a5 a5];
				samsung,level0_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 9f 5a 5a];
				samsung,level1_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a];
				samsung,level1_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 a5 a5];
				samsung,level2_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 fc 5a 5a];
				samsung,level2_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 fc a5 a5];
				samsung,brightness_tx_cmds_revA = <0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100>;
				samsung,mdnie_tx_cmds_revA = [39 01 00 00 00 00 00 00 00];
				samsung,packet_size_tx_cmds_revA = [37 01 00 00 00 00 02 07 00];
				samsung,reg_read_pos_tx_cmds_revA = [15 01 00 00 00 00 02 b0 00];
				samsung,manufacture_read_pre_tx_cmds_revA = <0x5010000 0xa000111>;
				samsung,display_on_tx_cmds_revA = <0x29010000 0x39f 0xa5a50501 0x00 0x1292901 0x00 0x39f5a5a>;
				samsung,display_off_tx_cmds_revA = <0x29010000 0x39f 0xa5a50501 0x00 0x1282901 0x00 0x39f5a5a>;
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];
				samsung,manufacture_date_rx_cmds_revA = [06 01 00 00 00 00 01 a1 04 04];
				samsung,cell_id_rx_cmds_revA = [06 01 00 00 00 00 01 a1 07 04];
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 c9 14 01];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00];
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00];
				samsung,ldi_debug1_rx_cmds_revA = [06 01 00 00 00 00 01 ed 01 00];
				samsung,ldi_debug2_rx_cmds_revA = [06 01 00 00 00 00 01 ee 01 00];
				samsung,ldi_debug3_rx_cmds_revA = [06 01 00 00 00 00 01 0e 01 00];
				samsung,ldi_debug4_rx_cmds_revA = [06 01 00 00 00 00 01 05 01 00];
				samsung,ldi_debug5_rx_cmds_revA = [06 01 00 00 00 00 01 0f 01 00];
				samsung,ldi_debug_logbuf_rx_cmds_revA = [06 01 00 00 00 00 01 9c ff 00];
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00];
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 c8 22 00];
				samsung,mdnie_read_rx_cmds_revA = [06 01 00 00 00 00 01 a1 04 00];
				samsung,copr_enable_tx_cmds_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x3de1013f 0x00 0x00 0x10f0000 0x5f 0x5ff0060 0xbf 0x5ff00c0 0x803 0x5ff0804 0x867 0x5ff0000 0x867 0x5ff0000 0x867 0x5ff2901 0x00 0x3f0a5a5>;
				samsung,copr_disable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 e1 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,panel_cover_control_enable_cmds_revA;
				samsung,panel_cover_control_disable_cmds_revA;
				samsung,lpm_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b1 05 f7 29 01 00 00 11 00 02 f7 03 29 01 00 00 00 00 07 bb 00 00 00 00 00 00 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 b0 28 fd 29 01 00 00 00 00 02 fd 0c 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 02 53 00 29 01 00 00 00 00 09 f4 b0 13 23 00 0b 00 15 8a 29 01 00 00 00 00 02 f7 03 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 bb 01 29 01 00 00 00 00 09 f4 b0 13 23 00 0b 00 15 ca 29 01 00 00 00 00 02 53 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_2nit_tx_cmds_revA = [29 01 00 00 00 00 02 53 03];
				samsung,lpm_10nit_tx_cmds_revA = [29 01 00 00 00 00 02 53 02];
				samsung,lpm_30nit_tx_cmds_revA = [29 01 00 00 00 00 02 53 02];
				samsung,lpm_60nit_tx_cmds_revA = [29 01 00 00 00 00 02 53 02];
				samsung,lpm_ctrl_alpm_2nit_tx_cmds_revA = [29 01 00 00 00 00 07 bb 07 0c 05 16 ed 80];
				samsung,lpm_ctrl_alpm_10nit_tx_cmds_revA = [29 01 00 00 00 00 07 bb 07 0c 55 4a ed 80];
				samsung,lpm_ctrl_alpm_30nit_tx_cmds_revA = [29 01 00 00 00 00 07 bb 07 0c 35 70 ed 80];
				samsung,lpm_ctrl_alpm_60nit_tx_cmds_revA = [29 01 00 00 00 00 07 bb 07 0c 05 16 ed 00];
				samsung,lpm_ctrl_hlpm_2nit_tx_cmds_revA = [29 01 00 00 00 00 07 bb 15 0c 05 16 ed 80];
				samsung,lpm_ctrl_hlpm_10nit_tx_cmds_revA = [29 01 00 00 00 00 07 bb 15 0c 55 4a ed 80];
				samsung,lpm_ctrl_hlpm_30nit_tx_cmds_revA = [29 01 00 00 00 00 07 bb 15 0c 35 70 ed 80];
				samsung,lpm_ctrl_hlpm_60nit_tx_cmds_revA = [29 01 00 00 00 00 07 bb 15 0c 05 16 ed 00];
				samsung,lpm_brightnes_tx_cmds_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x2530329 0x1000000 0x7bb07 0xc0516ed 0x80290100 0x02 0xf7032901 0x00 0x3f0a5a5>;
				samsung,lpm_ctrl_alpm_off_tx_cmds_revA = [29 01 00 00 00 00 02 bb 03];
				samsung,lpm_ctrl_hlpm_off_tx_cmds_revA = [29 01 00 00 00 00 02 bb 01];
				samsung,vint_tx_cmds_revA = [29 01 00 00 00 00 04 f4 b0 13 23];
				samsung,gamma_tx_cmds_revA = [29 01 00 00 00 00 23 ca 2a 00 00 00 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 00 00 00 29 01 00 00 00 00 02 f7 03 29 01 00 00 00 00 3c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,hbm_brightness = <0x258 0x242 0x22b 0x215 0x1fe 0x1e8 0x1d1 0x1bb>;
				samsung,normal_brightness = <0x1a4 0x19c 0x193 0x18b 0x183 0x17c 0x174 0x16d 0x165 0x15e 0x14d 0x13c 0x12c 0x11a 0x109 0xf9 0xea 0xdc 0xcf 0xc3 0xb7 0xac 0xa2 0x98 0x8f 0x86 0x7e 0x77 0x6f 0x69 0x62 0x5d 0x57 0x52 0x4d 0x48 0x44 0x40 0x3c 0x38 0x35 0x32 0x2f 0x2c 0x29 0x27 0x25 0x22 0x20 0x1e 0x1d 0x1b 0x19 0x18 0x16 0x15 0x14 0x13 0x11 0x10 0x0f 0x0e 0x0d 0x0c 0x0b 0x0a 0x09 0x08 0x07 0x06 0x05 0x04 0x03 0x02>;
				samsung,hmd_brightness = <0x69 0x63 0x5d 0x57 0x52 0x4d 0x48 0x44 0x40 0x3c 0x38 0x35 0x32 0x2f 0x2c 0x29 0x27 0x25 0x23 0x21 0x1f 0x1d 0x1b 0x19 0x17 0x16 0x15 0x14 0x13 0x11 0x10 0x0f 0x0e 0x0d 0x0c 0x0b 0x0a>;
				samsung,gamma_size = <0x22>;
				samsung,aor_size = <0x02>;
				samsung,vint_size = <0x01>;
				samsung,elvss_size = <0x03>;
				samsung,irc_size = <0x1c>;
				samsung,flash_table_hbm_aor_offset = <0x9d4>;
				samsung,flash_table_hbm_vint_offset = <0xa78>;
				samsung,flash_table_hbm_elvss_offset = <0xaca>;
				samsung,flash_table_hbm_irc_offset = <0xbc0>;
				samsung,flash_table_normal_gamma_offset = <0x00>;
				samsung,flash_table_normal_aor_offset = <0x9e4>;
				samsung,flash_table_normal_vint_offset = <0xa80>;
				samsung,flash_table_normal_elvss_offset = <0xae2>;
				samsung,flash_table_normal_irc_offset = <0xca0>;
				samsung,support_flash_gamma;
				samsung,flash_gamma_data_read_addr = <0x08 0x09 0x0a>;
				samsung,flash_gamma_write_check_addr = <0xa14ba>;
				samsung,flash_gamma_start_bank = <0xa0000>;
				samsung,flash_gamma_end_bank = <0xa14b7>;
				samsung,flash_gamma_check_sum_start_offset = <0x14b8>;
				samsung,flash_gamma_check_sum_end_offset = <0x14b9>;
				samsung,flash_gamma_0xc8_start_offset = <0x2000>;
				samsung,flash_gamma_0xc8_end_offset = <0x2021>;
				samsung,flash_gamma_0xc8_size = <0x22>;
				samsung,flash_gamma_0xc8_check_sum_start_offset = <0x2022>;
				samsung,flash_gamma_0xc8_check_sum_end_offset = <0x2023>;
				samsung,flash_gamma_pre_tx_cmds1_revA = <0x39010000 0x39f 0xa5a53901 0x00 0x3f05a5a 0x39010000 0x3f1 0xf1a23901 0x00 0x2c00239 0x1000000 0xdc100 0x600 0x00 0x439 0x1000001 0x2c003 0x39010000 0xcc1 0x01 0x20000 0x1039 0x100001e 0x2c003>;
				samsung,flash_gamma_post_tx_cmds_revA = [39 01 00 00 00 00 02 c0 00 39 01 00 00 00 00 03 9f 5a 5a 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 f1 a5 a5];
				samsung,flash_gamma_tx_cmds_revA = <0x39000000 0xec1 0x6b 0x0a 0x04 0x1390000 0x02 0xc0033901 0x00 0x3b03a91>;
				samsung,flash_gamma_rx_cmds_revA = [06 01 00 00 00 00 01 91 01 00];
				samsung,enter_hbm_ce_lux = <0x9c40>;
				samsung,hbm_rx_cmds_revA = [06 01 00 00 00 00 01 b3 22 02];
				samsung,hbm_gamma_tx_cmds_revA = [29 01 00 00 00 00 23 ca 2a 00 00 00 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 00 00 00];
				samsung,hbm_etc_tx_cmds_revA = <0x29010000 0x3b1 0x162901 0x00 0x3ab519dc 0x10000000 0x00 0x00 0x00 0x80808080 0x80808080 0x80808012 0x3456789a 0xbcdef012 0x34444444 0x1223344 0x444 0x99090111 0x11100029 0x00 0x4f4b0 0x13252901 0x00 0x11b40055 0x80652626 0x63555555 0x37b71200 0x202901 0x00 0x2550229 0x1000001 0x2f703>;
				samsung,hbm_irc_tx_cmds_revA = <0x29010000 0x1d95 0x2ee90b0b 0xb313131 0x4040404c 0x4c4c5050 0x50222345 0xfeffc607 0x35559b18>;
				samsung,ccb_on_tx_cmds_revA;
				samsung,ccb_off_tx_cmds_revA;
				samsung,pac_irc_subdivision_tx_cmds_revA = <0x29010000 0x1d95 0x2ee90808 0x8222222 0x2d2d2d35 0x35353838 0x38222345 0xfeffc607 0x35559b18>;
				samsung,hw_cursor_tx_cmds_revA = [29 01 00 00 00 00 0f e4 00 01 00 04 00 00 05 00 66 00 00 00 3c 1e];
				samsung,mcd_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f4 b0 13 29 01 00 00 00 00 03 b1 00 16 29 01 00 00 00 00 62 cb 88 30 01 01 01 41 01 01 21 00 ac 10 02 00 00 ac 0f 02 00 4a 34 4a 34 4a 34 00 00 00 00 00 00 08 84 02 27 05 08 27 41 d6 11 12 0f 84 c2 05 c8 03 09 01 c1 c0 c0 d6 d1 12 cf c4 c2 05 08 03 09 01 01 00 00 00 ac 10 02 00 ac 0f 02 7b 1a 7b 1a 7b 1a 00 00 00 00 03 08 34 34 04 98 00 00 00 00 00 00 29 01 00 00 00 00 04 cc 00 16 12 29 01 00 00 64 00 02 f7 03 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,mcd_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f4 b0 13 29 01 00 00 00 00 03 b1 00 16 29 01 00 00 00 00 62 cb 88 30 01 01 01 41 01 01 01 00 ac 0c 06 00 00 ac 0b 06 00 4a 34 4a 34 4a 34 00 00 00 00 00 00 08 84 08 84 05 08 27 41 c0 11 12 0f 84 c2 05 c8 03 09 0d ce c0 c0 c0 d1 12 cf c4 c2 05 08 03 09 0d 0e 00 00 00 ac 10 02 00 ac 0f 02 7b 1a 7b 1a 7b 1a 00 00 00 00 03 08 34 34 04 98 00 00 00 00 00 00 29 01 00 00 00 00 04 cc 00 16 00 29 01 00 00 64 00 02 f7 03 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,gray_spot_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 08 f6 43 16 a7 03 f4 04 00 29 01 00 00 64 00 02 f7 03 29 01 00 00 00 00 06 f6 43 16 a7 03 f6 29 01 00 00 00 00 08 f2 03 10 08 2b 00 01 00 29 01 00 00 00 00 04 f4 b0 13 23 29 01 00 00 00 00 3a b5 19 cc 23 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 80 80 80 80 80 80 80 80 80 80 80 12 34 56 78 9a bc de f0 12 34 44 44 44 01 22 33 44 00 00 04 44 99 09 01 11 11 10 12 29 01 00 00 64 00 02 f7 03 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,gray_spot_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 08 f6 43 16 a7 03 f4 04 7a 29 01 00 00 64 00 02 f7 03 29 01 00 00 00 00 06 f6 43 16 a7 03 f4 29 01 00 00 00 00 08 f2 03 10 08 2b 00 11 0d 29 01 00 00 00 00 04 f4 b0 13 23 29 01 00 00 00 00 3a b5 19 cc 23 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 80 80 80 80 80 80 80 80 80 80 80 12 34 56 78 9a bc de f0 12 34 44 44 44 01 22 33 44 00 00 04 44 99 09 01 11 11 10 12 29 01 00 00 64 00 02 f7 03 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,micro_short_test_on_tx_cmds_revA;
				samsung,micro_short_test_off_tx_cmds_revA;
				samsung,isc_defect_test_on_tx_cmds_revA;
				samsung,isc_defect_test_off_tx_cmds_revA;
				samsung,ccd_test_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 01 00 02 cc 01 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,ccd_fail_val = <0x01>;
				samsung,ccd_state_rx_cmds_revA = [06 01 00 00 00 00 01 cd 01 00];
				samsung,ccd_test_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 cc 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,demux_stress_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 24 cb 29 01 00 00 00 00 04 cb 14 1b 2e 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,demux_stress_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 24 cb 29 01 00 00 00 00 04 cb 08 27 41 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,pac_aid_subdivision_tx_cmds_revA = [29 01 00 00 00 00 03 b1 05 f6];
				samsung,acl_on_tx_cmds_revA = [29 01 00 00 00 00 11 b4 00 55 40 ff 26 48 63 55 55 55 37 b7 12 00 00 20 29 01 00 00 00 00 02 55 02];
				samsung,acl_off_tx_cmds_revA = [29 01 00 00 00 00 11 b4 00 44 40 ff 26 48 63 55 55 55 37 b7 12 00 00 20 29 01 00 00 00 00 02 55 00];
				samsung,acl_map_table_revA = <0x02 0x01 0x03 0x01 0x04 0x01 0x05 0x01 0x06 0x01 0x07 0x01 0x08 0x01 0x09 0x01 0x0a 0x01 0x0b 0x01 0x0c 0x01 0x0d 0x01 0x0e 0x01 0x0f 0x01 0x10 0x01 0x11 0x01 0x13 0x01 0x14 0x01 0x15 0x01 0x16 0x01 0x18 0x01 0x19 0x01 0x1b 0x01 0x1d 0x01 0x1e 0x01 0x20 0x01 0x22 0x01 0x25 0x01 0x27 0x01 0x29 0x01 0x2c 0x01 0x2f 0x01 0x32 0x01 0x35 0x01 0x38 0x01 0x3c 0x01 0x40 0x01 0x44 0x01 0x48 0x01 0x4d 0x01 0x52 0x01 0x57 0x01 0x5d 0x01 0x62 0x01 0x69 0x01 0x6f 0x01 0x77 0x01 0x7e 0x01 0x86 0x01 0x8f 0x01 0x98 0x01 0xa2 0x01 0xac 0x01 0xb7 0x01 0xc3 0x01 0xcf 0x01 0xdc 0x01 0xea 0x01 0xf9 0x01 0x109 0x01 0x11a 0x01 0x12c 0x01 0x13c 0x01 0x14d 0x01 0x15e 0x01 0x165 0x01 0x16d 0x01 0x174 0x01 0x17c 0x01 0x183 0x01 0x18b 0x01 0x193 0x01 0x19c 0x01 0x1a4 0x01>;
				samsung,elvss_rx_cmds_revA = [06 01 00 00 00 00 01 b5 02 38];
				samsung,elvss_tx_cmds_revA = [29 01 00 00 00 00 3a b5 19 dc 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 80 80 80 80 80 80 80 80 80 80 80 12 34 56 78 9a bc de f0 12 34 44 44 44 01 22 33 44 00 00 04 44 99 09 01 11 11 10 00];
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 06 c5 09 30 0e 26 be 29 00 00 00 00 00 03 fc a5 a5];
				samsung,dyn_mipi_clk_ffc_cmds_revA = [29 00 00 00 00 00 06 c5 09 30 0e 26 be 29 00 00 00 00 00 06 c5 09 30 0e 26 be 29 00 00 00 00 00 06 c5 09 30 0e 26 83 29 00 00 00 00 00 06 c5 09 30 0e 26 37 29 00 00 00 00 00 06 c5 09 30 0e 25 65];
				samsung,dynamic_mipi_clk_timing_table = <0x35804a00 0x35804a00 0x35d2afc0 0x363d7f80 0x376eac80>;
				samsung,dynamic_mipi_clk_sel_table = <0x01 0x01 0x80 0xe8 0x01 0x01 0x01 0xe9 0xfb 0x02 0x01 0x02 0x00 0x1b 0x03 0x01 0x02 0x1c 0x7c 0x04 0x01 0x02 0x3cf 0x3ff 0x03 0x01 0x03 0x200 0x263 0x01 0x01 0x03 0x264 0x29a 0x02 0x01 0x03 0x29b 0x2ec 0x04 0x01 0x03 0x2ed 0x356 0x02 0x01 0x03 0x357 0x375 0x03 0x01 0x04 0x200 0x25d 0x02 0x01 0x04 0x25e 0x2c0 0x04 0x01 0x04 0x2c1 0x31a 0x02 0x01 0x04 0x31b 0x32a 0x03 0x02 0x0b 0x2942 0x297a 0x04 0x02 0x0b 0x297b 0x29bd 0x02 0x02 0x0b 0x29be 0x2a10 0x03 0x02 0x0b 0x2a11 0x2a56 0x02 0x02 0x0c 0x25be 0x2610 0x02 0x02 0x0c 0x2611 0x2673 0x04 0x02 0x0c 0x2674 0x26cc 0x02 0x02 0x0c 0x26cd 0x26d2 0x03 0x02 0x0d 0x48a 0x4e1 0x01 0x02 0x0d 0x4e2 0x519 0x02 0x02 0x0d 0x51a 0x56a 0x04 0x02 0x0d 0x56b 0x5d5 0x02 0x02 0x0d 0x5d6 0x5e9 0x03 0x02 0x0e 0x601 0x63b 0x01 0x02 0x0e 0x63c 0x67c 0x02 0x02 0x0e 0x67d 0x6ca 0x03 0x02 0x0f 0x1105 0x1161 0x01 0x02 0x0f 0x1162 0x116a 0x02 0x02 0x11 0x8bd 0x8d5 0x04 0x02 0x11 0x8d6 0x93b 0x01 0x02 0x11 0x93c 0x997 0x04 0x02 0x11 0x998 0x9f6 0x01 0x02 0x11 0x9f7 0xa03 0x02 0x02 0x12 0xb79 0xbb9 0x03 0x02 0x12 0xbba 0xc10 0x04 0x03 0x5b 0x00 0x8e 0x01 0x03 0x5b 0x8f 0x10f 0x02 0x03 0x5b 0x110 0x1b5 0x03 0x03 0x5b 0x1b6 0x257 0x02 0x03 0x5c 0x258 0x315 0x02 0x03 0x5c 0x316 0x3db 0x04 0x03 0x5c 0x3dc 0x48e 0x02 0x03 0x5c 0x48f 0x4af 0x03 0x03 0x5d 0x4b0 0x578 0x01 0x03 0x5d 0x579 0x5e7 0x02 0x03 0x5d 0x5e8 0x68a 0x04 0x03 0x5d 0x68b 0x75f 0x02 0x03 0x5d 0x760 0x79d 0x03 0x03 0x5e 0x79e 0x82c 0x01 0x03 0x5e 0x82d 0x8ad 0x02 0x03 0x5e 0x8ae 0x953 0x03 0x03 0x5e 0x954 0x95f 0x01 0x03 0x5f 0x960 0xa32 0x01 0x03 0x5f 0xa33 0xa59 0x02 0x03 0x61 0xabe 0xb08 0x04 0x03 0x61 0xb09 0xbd4 0x01 0x03 0x61 0xbd5 0xc8c 0x04 0x03 0x61 0xc8d 0xd4a 0x01 0x03 0x61 0xd4b 0xd79 0x02 0x03 0x62 0xd7a 0xe14 0x03 0x03 0x62 0xe15 0xed7 0x04 0x03 0x66 0x1392 0x143b 0x03 0x03 0x67 0x143c 0x149f 0x04 0x03 0x68 0x14a0 0x1503 0x01 0x03 0x6b 0x1662 0x16d9 0x03 0x03 0x6c 0x16da 0x176f 0x04 0x03 0x6d 0x1770 0x1805 0x01 0x03 0x6e 0x1806 0x189e 0x04 0x03 0x6e 0x189f 0x1931 0x03 0x03 0x6f 0x1932 0x19b6 0x03 0x03 0x6f 0x19b7 0x19c7 0x01 0x03 0x73 0x1f68 0x2025 0x02 0x03 0x73 0x2026 0x20eb 0x04 0x03 0x73 0x20ec 0x219e 0x02 0x03 0x73 0x219f 0x21f1 0x03 0x03 0x74 0x21f2 0x2229 0x03 0x03 0x74 0x222a 0x22e9 0x04 0x03 0x74 0x22ea 0x234f 0x02 0x03 0x76 0x23fa 0x24c0 0x01 0x03 0x76 0x24c1 0x252d 0x03 0x03 0x76 0x252e 0x25bb 0x04 0x03 0x77 0x25bc 0x2629 0x04 0x03 0x78 0x262a 0x268d 0x02 0x03 0x7a 0x26c0 0x2780 0x03 0x03 0x7a 0x2781 0x282c 0x01 0x03 0x7a 0x282d 0x2877 0x02 0x03 0x7c 0x8d68 0x8df6 0x02 0x03 0x7c 0x8df7 0x8dfd 0x03 0x03 0x80 0x9376 0x9431 0x04 0x03 0x80 0x9432 0x950a 0x01 0x03 0x80 0x950b 0x9569 0x02 0x03 0x81 0x956a 0x9630 0x01 0x03 0x81 0x9631 0x96a3 0x02 0x03 0x81 0x96a4 0x96f9 0x03 0x03 0x82 0x96fa 0x97a8 0x04 0x03 0x82 0x97a9 0x97f6 0x02 0x03 0x82 0x97f7 0x98ab 0x03 0x03 0x82 0x98ac 0x996e 0x02 0x03 0x82 0x996f 0x9a26 0x03 0x03 0x82 0x9a27 0x9ae1 0x02 0x03 0x83 0x9ae2 0x9b8f 0x02 0x03 0x83 0x9b90 0x9c6e 0x01 0x03 0x83 0x9c6f 0x9d07 0x02 0x03 0x83 0x9d08 0x9de4 0x01 0x03 0x83 0x9de5 0x9e81 0x04 0x03 0x83 0x9e82 0x9f5a 0x01 0x03 0x83 0x9f5b 0xa004 0x04 0x03 0x83 0xa005 0xa0d0 0x01 0x03 0x83 0xa0d1 0xa188 0x04 0x03 0x83 0xa189 0xa246 0x01 0x03 0x83 0xa247 0xa275 0x02 0x03 0x84 0xa276 0xa319 0x02 0x03 0x84 0xa31a 0xa3c3 0x01 0x03 0x84 0xa3c4 0xa492 0x02 0x03 0x84 0xa493 0xa539 0x01 0x03 0x84 0xa53a 0xa60a 0x02 0x03 0x84 0xa60b 0xa6af 0x01 0x03 0x84 0xa6b0 0xa782 0x02 0x03 0x84 0xa783 0xa825 0x01 0x03 0x84 0xa826 0xa8fa 0x02 0x03 0x84 0xa8fb 0xa99b 0x01 0x03 0x84 0xa99c 0xaa45 0x02 0x03 0x8a 0xd7c8 0xd870 0x02 0x03 0x8a 0xd871 0xd911 0x01 0x03 0x8a 0xd912 0xd9e9 0x02 0x03 0x8a 0xd9ea 0xda87 0x01 0x03 0x8a 0xda88 0xdb61 0x02 0x03 0x8a 0xdb62 0xdbfd 0x01 0x03 0x8a 0xdbfe 0xdcd9 0x02 0x03 0x8a 0xdcda 0xdd73 0x01 0x03 0x8a 0xdd74 0xdda3 0x02 0x03 0x9c 0x10384 0x10412 0x01 0x03 0x9c 0x10413 0x10493 0x02 0x03 0x9c 0x10494 0x10539 0x03 0x03 0x9c 0x1053a 0x1060b 0x02 0x03 0x9c 0x1060c 0x106b4 0x03 0x03 0x9c 0x106b5 0x10707 0x02 0x03 0xa1 0x10bea 0x10cb2 0x03 0x03 0xa1 0x10cb3 0x10d40 0x04 0x03 0xa1 0x10d41 0x10d47 0x01 0x05 0x3d 0x01 0x29b 0x01 0x05 0x3d 0x29e 0x31f 0x02 0x05 0x3d 0x3df 0x590 0x04 0x05 0x3e 0x00 0x17a 0x02 0x05 0x3e 0x17c 0x306 0x04 0x05 0x3e 0x308 0x46c 0x02 0x05 0x3e 0x46e 0x4af 0x03 0x05 0x47 0x00 0x21c 0x03 0x05 0x47 0x220 0x2cf 0x04 0x05 0x47 0x2d0 0x397 0x03>;
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x02 0x01 0x01 0x07 0x03 0x02 0x08 0x0e 0x04 0x03 0x0f 0x15 0x05 0x04 0x16 0x1c 0x06 0x05 0x1d 0x23 0x07 0x06 0x24 0x24 0x08 0x07 0x25 0x26 0x09 0x08 0x27 0x28 0x0a 0x09 0x29 0x2a 0x0b 0x0a 0x2b 0x2c 0x0c 0x0b 0x2d 0x2e 0x0d 0x0c 0x2f 0x30 0x0e 0x0d 0x31 0x32 0x0f 0x0e 0x33 0x34 0x10 0x0f 0x35 0x36 0x11 0x10 0x37 0x38 0x13 0x11 0x39 0x39 0x14 0x12 0x3a 0x3b 0x15 0x13 0x3c 0x3d 0x16 0x14 0x3e 0x3f 0x18 0x15 0x40 0x41 0x19 0x16 0x42 0x43 0x1b 0x17 0x44 0x45 0x1d 0x18 0x46 0x46 0x1e 0x19 0x47 0x48 0x20 0x1a 0x49 0x4a 0x22 0x1b 0x4b 0x4c 0x25 0x1c 0x4d 0x4e 0x27 0x1d 0x4f 0x50 0x29 0x1e 0x51 0x52 0x2c 0x1f 0x53 0x54 0x2f 0x20 0x55 0x56 0x32 0x21 0x57 0x58 0x35 0x22 0x59 0x5a 0x38 0x23 0x5b 0x5c 0x3c 0x24 0x5d 0x5e 0x40 0x25 0x5f 0x60 0x44 0x26 0x61 0x62 0x48 0x27 0x63 0x64 0x4d 0x28 0x65 0x66 0x52 0x29 0x67 0x68 0x57 0x2a 0x69 0x6a 0x5d 0x2b 0x6b 0x6c 0x62 0x2c 0x6d 0x6e 0x69 0x2d 0x6f 0x70 0x6f 0x2e 0x71 0x72 0x77 0x2f 0x73 0x74 0x7e 0x30 0x75 0x76 0x86 0x31 0x77 0x78 0x8f 0x32 0x79 0x7b 0x98 0x33 0x7c 0x7e 0xa2 0x34 0x7f 0x7f 0xac 0x35 0x80 0x80 0xb7 0x36 0x81 0x87 0xc3 0x37 0x88 0x8e 0xcf 0x38 0x8f 0x95 0xdc 0x39 0x96 0x9d 0xea 0x3a 0x9e 0xa5 0xf9 0x3b 0xa6 0xae 0x109 0x3c 0xaf 0xb7 0x11a 0x3d 0xb8 0xc1 0x12c 0x3e 0xc2 0xc9 0x13c 0x3f 0xca 0xd2 0x14d 0x40 0xd3 0xdb 0x15e 0x41 0xdc 0xdf 0x165 0x42 0xe0 0xe3 0x16d 0x43 0xe4 0xe6 0x174 0x44 0xe7 0xea 0x17c 0x45 0xeb 0xee 0x183 0x46 0xef 0xf2 0x18b 0x47 0xf3 0xf6 0x193 0x48 0xf7 0xfa 0x19c 0x49 0xfb 0xff 0x1a4>;
				samsung,aod_candela_map_table_revA = <0x00 0x00 0xf9f 0x02 0x01 0xfa0 0x1bbb 0x0a 0x02 0x1bbc 0x24b7 0x1e 0x03 0x24b8 0x639c 0x3c>;
				samsung,aod_candela_map_table_jpn_revA = <0x00 0x00 0x1323 0x02 0x01 0x1324 0x289f 0x0a 0x02 0x28a0 0x3457 0x1e 0x03 0x3458 0x639c 0x3c>;
				samsung,hbm_candela_map_table_revA = <0x00 0x102 0x104 0x1a9 0x06 0x01 0x105 0x106 0x1ae 0x07 0x02 0x107 0x108 0x1b1 0x08 0x03 0x109 0x10a 0x1b6 0x09 0x04 0x10b 0x10d 0x1bb 0x0a 0x05 0x10e 0x10f 0x1c0 0x0b 0x06 0x110 0x112 0x1c4 0x0c 0x07 0x113 0x115 0x1c9 0x0d 0x08 0x116 0x117 0x1cc 0x0e 0x09 0x118 0x11a 0x1d1 0x0f 0x0a 0x11b 0x11c 0x1d6 0x10 0x0b 0x11d 0x11f 0x1db 0x11 0x0c 0x120 0x122 0x1de 0x12 0x0d 0x123 0x125 0x1e3 0x13 0x0e 0x126 0x128 0x1e8 0x14 0x0f 0x129 0x12a 0x1ed 0x15 0x10 0x12b 0x12d 0x1f2 0x16 0x11 0x12e 0x130 0x1f5 0x17 0x12 0x131 0x133 0x1fa 0x18 0x13 0x134 0x136 0x1fe 0x19 0x14 0x137 0x138 0x203 0x1a 0x15 0x139 0x13b 0x208 0x1b 0x16 0x13c 0x13e 0x20b 0x1c 0x17 0x13f 0x141 0x210 0x1d 0x18 0x142 0x144 0x215 0x1e 0x19 0x145 0x146 0x21a 0x1f 0x1a 0x147 0x149 0x21e 0x20 0x1b 0x14a 0x14c 0x223 0x21 0x1c 0x14d 0x14e 0x226 0x22 0x1d 0x14f 0x151 0x22b 0x23 0x1e 0x152 0x153 0x230 0x24 0x1f 0x154 0x156 0x235 0x25 0x20 0x157 0x159 0x238 0x26 0x21 0x15a 0x15c 0x23d 0x27 0x22 0x15d 0x15f 0x242 0x28 0x23 0x160 0x161 0x247 0x29 0x24 0x162 0x164 0x24c 0x2a 0x25 0x165 0x167 0x24f 0x2b 0x26 0x168 0x16a 0x253 0x2c 0x27 0x16b 0x16d 0x258 0x2d>;
				samsung,pac_hbm_candela_map_table_revA = <0x00 0x64c8 0x65f3 0x1a9 0x06 0x01 0x65f4 0x66bb 0x1ae 0x07 0x02 0x66bc 0x6783 0x1b1 0x08 0x03 0x6784 0x684b 0x1b6 0x09 0x04 0x684c 0x6914 0x1bb 0x0a 0x05 0x6915 0x6a3f 0x1c0 0x0b 0x06 0x6a40 0x6b6b 0x1c4 0x0c 0x07 0x6b6c 0x6c97 0x1c9 0x0d 0x08 0x6c98 0x6d5f 0x1cc 0x0e 0x09 0x6d60 0x6e28 0x1d1 0x0f 0x0a 0x6e29 0x6f53 0x1d6 0x10 0x0b 0x6f54 0x707f 0x1db 0x11 0x0c 0x7080 0x71ab 0x1de 0x12 0x0d 0x71ac 0x72d7 0x1e3 0x13 0x0e 0x72d8 0x73a0 0x1e8 0x14 0x0f 0x73a1 0x74cb 0x1ed 0x15 0x10 0x74cc 0x75f7 0x1f2 0x16 0x11 0x75f8 0x7723 0x1f5 0x17 0x12 0x7724 0x784f 0x1fa 0x18 0x13 0x7850 0x7918 0x1fe 0x19 0x14 0x7919 0x7a43 0x203 0x1a 0x15 0x7a44 0x7b6f 0x208 0x1b 0x16 0x7b70 0x7c9b 0x20b 0x1c 0x17 0x7c9c 0x7dc7 0x210 0x1d 0x18 0x7dc8 0x7e90 0x215 0x1e 0x19 0x7e91 0x7fbb 0x21a 0x1f 0x1a 0x7fbc 0x80e7 0x21e 0x20 0x1b 0x80e8 0x8213 0x223 0x21 0x1c 0x8214 0x82db 0x226 0x22 0x1d 0x82dc 0x83a4 0x22b 0x23 0x1e 0x83a5 0x84cf 0x230 0x24 0x1f 0x84d0 0x85fb 0x235 0x25 0x20 0x85fc 0x8727 0x238 0x26 0x21 0x8728 0x8853 0x23d 0x27 0x22 0x8854 0x891c 0x242 0x28 0x23 0x891d 0x8a47 0x247 0x29 0x24 0x8a48 0x8b73 0x24c 0x2a 0x25 0x8b74 0x8c9f 0x24f 0x2b 0x26 0x8ca0 0x8dcb 0x253 0x2c 0x27 0x8dcc 0x8e94 0x258 0x2d>;
				samsung,pac_candela_map_table_revA = <0x00 0x00 0x00 0x00 0x02 0x02 0x01 0x01 0x01 0x64 0x03 0x03 0x02 0x01 0x65 0xc8 0x03 0x03 0x03 0x01 0xc9 0x12c 0x03 0x03 0x04 0x01 0x12d 0x190 0x03 0x03 0x05 0x01 0x191 0x1f4 0x03 0x03 0x06 0x01 0x1f5 0x258 0x03 0x03 0x07 0x01 0x259 0x2bc 0x03 0x03 0x08 0x02 0x2bd 0x320 0x04 0x04 0x09 0x02 0x321 0x384 0x04 0x04 0x0a 0x02 0x385 0x3e8 0x04 0x04 0x0b 0x02 0x3e9 0x44c 0x04 0x04 0x0c 0x02 0x44d 0x4b0 0x04 0x04 0x0d 0x02 0x4b1 0x514 0x04 0x04 0x0e 0x02 0x515 0x578 0x04 0x04 0x0f 0x03 0x579 0x5dc 0x05 0x05 0x10 0x03 0x5dd 0x640 0x05 0x05 0x11 0x03 0x641 0x6a4 0x05 0x05 0x12 0x03 0x6a5 0x708 0x05 0x05 0x13 0x03 0x709 0x76c 0x05 0x05 0x14 0x03 0x76d 0x7d0 0x05 0x05 0x15 0x03 0x7d1 0x834 0x05 0x05 0x16 0x04 0x835 0x898 0x06 0x06 0x17 0x04 0x899 0x8fc 0x06 0x06 0x18 0x04 0x8fd 0x960 0x06 0x06 0x19 0x04 0x961 0x9c4 0x06 0x06 0x1a 0x04 0x9c5 0xa28 0x06 0x06 0x1b 0x04 0xa29 0xa8c 0x06 0x06 0x1c 0x04 0xa8d 0xaf0 0x06 0x06 0x1d 0x05 0xaf1 0xb54 0x07 0x07 0x1e 0x05 0xb55 0xbb8 0x07 0x07 0x1f 0x05 0xbb9 0xc1c 0x07 0x07 0x20 0x05 0xc1d 0xc80 0x07 0x07 0x21 0x05 0xc81 0xce4 0x07 0x07 0x22 0x05 0xce5 0xd48 0x07 0x07 0x23 0x05 0xd49 0xdac 0x07 0x07 0x24 0x06 0xdad 0xdbd 0x08 0x08 0x25 0x06 0xdbe 0xdce 0x08 0x08 0x26 0x06 0xdcf 0xddf 0x08 0x08 0x27 0x06 0xde0 0xdf0 0x08 0x08 0x28 0x06 0xdf1 0xe01 0x08 0x08 0x29 0x06 0xe02 0xe10 0x08 0x08 0x2a 0x07 0xe11 0xe31 0x09 0x09 0x2b 0x07 0xe32 0xe52 0x09 0x09 0x2c 0x07 0xe53 0xe73 0x09 0x09 0x2d 0x07 0xe74 0xe94 0x09 0x09 0x2e 0x07 0xe95 0xeb5 0x09 0x09 0x2f 0x07 0xeb6 0xed8 0x09 0x09 0x30 0x08 0xed9 0xef9 0x0a 0x0a 0x31 0x08 0xefa 0xf1a 0x0a 0x0a 0x32 0x08 0xf1b 0xf3b 0x0a 0x0a 0x33 0x08 0xf3c 0xf5c 0x0a 0x0a 0x34 0x08 0xf5d 0xf7d 0x0a 0x0a 0x35 0x08 0xf7e 0xfa0 0x0a 0x0a 0x36 0x09 0xfa1 0xfbd 0x0b 0x0b 0x37 0x09 0xfbe 0xfda 0x0b 0x0b 0x38 0x09 0xfdb 0xff7 0x0b 0x0b 0x39 0x09 0xff8 0x1014 0x0b 0x0b 0x3a 0x09 0x1015 0x1031 0x0b 0x0b 0x3b 0x09 0x1032 0x104e 0x0b 0x0b 0x3c 0x09 0x104f 0x1068 0x0b 0x0b 0x3d 0x0a 0x1069 0x1089 0x0c 0x0c 0x3e 0x0a 0x108a 0x10aa 0x0c 0x0c 0x3f 0x0a 0x10ab 0x10cb 0x0c 0x0c 0x40 0x0a 0x10cc 0x10ec 0x0c 0x0c 0x41 0x0a 0x10ed 0x110d 0x0c 0x0c 0x42 0x0a 0x110e 0x1130 0x0c 0x0c 0x43 0x0b 0x1131 0x114d 0x0d 0x0d 0x44 0x0b 0x114e 0x116a 0x0d 0x0d 0x45 0x0b 0x116b 0x1187 0x0d 0x0d 0x46 0x0b 0x1188 0x11a4 0x0d 0x0d 0x47 0x0b 0x11a5 0x11c1 0x0d 0x0d 0x48 0x0b 0x11c2 0x11de 0x0d 0x0d 0x49 0x0b 0x11df 0x11f8 0x0d 0x0d 0x4a 0x0c 0x11f9 0x1215 0x0e 0x0e 0x4b 0x0c 0x1216 0x1232 0x0e 0x0e 0x4c 0x0c 0x1233 0x124f 0x0e 0x0e 0x4d 0x0c 0x1250 0x126c 0x0e 0x0e 0x4e 0x0c 0x126d 0x1289 0x0e 0x0e 0x4f 0x0c 0x128a 0x12a6 0x0e 0x0e 0x50 0x0c 0x12a7 0x12c0 0x0e 0x0e 0x51 0x0d 0x12c1 0x12dd 0x0f 0x0f 0x52 0x0d 0x12de 0x12fa 0x0f 0x0f 0x53 0x0d 0x12fb 0x1317 0x0f 0x0f 0x54 0x0d 0x1318 0x1334 0x0f 0x0f 0x55 0x0d 0x1335 0x1351 0x0f 0x0f 0x56 0x0d 0x1352 0x136e 0x0f 0x0f 0x57 0x0d 0x136f 0x1388 0x0f 0x0f 0x58 0x0e 0x1389 0x13a9 0x10 0x10 0x59 0x0e 0x13aa 0x13ca 0x10 0x10 0x5a 0x0e 0x13cb 0x13eb 0x10 0x10 0x5b 0x0e 0x13ec 0x140c 0x10 0x10 0x5c 0x0e 0x140d 0x142d 0x10 0x10 0x5d 0x0e 0x142e 0x1450 0x10 0x10 0x5e 0x0f 0x1451 0x146d 0x11 0x11 0x5f 0x0f 0x146e 0x148a 0x11 0x11 0x60 0x0f 0x148b 0x14a7 0x11 0x11 0x61 0x0f 0x14a8 0x14c4 0x11 0x11 0x62 0x0f 0x14c5 0x14e1 0x11 0x11 0x63 0x0f 0x14e2 0x14fe 0x11 0x11 0x64 0x0f 0x14ff 0x1518 0x11 0x11 0x65 0x10 0x1519 0x1527 0x13 0x12 0x66 0x10 0x1528 0x1536 0x13 0x12 0x67 0x10 0x1537 0x1545 0x13 0x12 0x68 0x10 0x1546 0x1554 0x13 0x12 0x69 0x10 0x1555 0x1563 0x13 0x12 0x6a 0x10 0x1564 0x1572 0x13 0x12 0x6b 0x10 0x1573 0x1581 0x13 0x13 0x6c 0x10 0x1582 0x1590 0x13 0x13 0x6d 0x10 0x1591 0x159f 0x13 0x13 0x6e 0x10 0x15a0 0x15ae 0x13 0x13 0x6f 0x10 0x15af 0x15bd 0x13 0x13 0x70 0x10 0x15be 0x15cc 0x13 0x13 0x71 0x10 0x15cd 0x15e0 0x13 0x13 0x72 0x11 0x15e1 0x15ee 0x14 0x14 0x73 0x11 0x15ef 0x15fc 0x14 0x14 0x74 0x11 0x15fd 0x160a 0x14 0x14 0x75 0x11 0x160b 0x1618 0x14 0x14 0x76 0x11 0x1619 0x1626 0x14 0x14 0x77 0x11 0x1627 0x1634 0x14 0x14 0x78 0x11 0x1635 0x1644 0x14 0x14 0x79 0x12 0x1645 0x1661 0x15 0x15 0x7a 0x12 0x1662 0x167e 0x15 0x15 0x7b 0x12 0x167f 0x169b 0x15 0x15 0x7c 0x12 0x169c 0x16b8 0x15 0x15 0x7d 0x12 0x16b9 0x16d5 0x15 0x15 0x7e 0x12 0x16d6 0x16f2 0x15 0x15 0x7f 0x12 0x16f3 0x170c 0x15 0x15 0x80 0x13 0x170d 0x1729 0x16 0x16 0x81 0x13 0x172a 0x1746 0x16 0x16 0x82 0x13 0x1747 0x1763 0x16 0x16 0x83 0x13 0x1764 0x1780 0x16 0x16 0x84 0x13 0x1781 0x179d 0x16 0x16 0x85 0x13 0x179e 0x17ba 0x16 0x16 0x86 0x13 0x17bb 0x17d4 0x16 0x16 0x87 0x14 0x17d5 0x17e3 0x18 0x17 0x88 0x14 0x17e4 0x17f2 0x18 0x17 0x89 0x14 0x17f3 0x1801 0x18 0x17 0x8a 0x14 0x1802 0x1810 0x18 0x17 0x8b 0x14 0x1811 0x181f 0x18 0x17 0x8c 0x14 0x1820 0x182e 0x18 0x17 0x8d 0x14 0x182f 0x183d 0x18 0x18 0x8e 0x14 0x183e 0x184c 0x18 0x18 0x8f 0x14 0x184d 0x185b 0x18 0x18 0x90 0x14 0x185c 0x186a 0x18 0x18 0x91 0x14 0x186b 0x1879 0x18 0x18 0x92 0x14 0x187a 0x1888 0x18 0x18 0x93 0x14 0x1889 0x189c 0x18 0x18 0x94 0x15 0x189d 0x18b9 0x19 0x19 0x95 0x15 0x18ba 0x18d6 0x19 0x19 0x96 0x15 0x18d7 0x18f3 0x19 0x19 0x97 0x15 0x18f4 0x1910 0x19 0x19 0x98 0x15 0x1911 0x192d 0x19 0x19 0x99 0x15 0x192e 0x194a 0x19 0x19 0x9a 0x15 0x194b 0x1964 0x19 0x19 0x9b 0x16 0x1965 0x1981 0x1b 0x1a 0x9c 0x16 0x1982 0x199e 0x1b 0x1a 0x9d 0x16 0x199f 0x19bb 0x1b 0x1a 0x9e 0x16 0x19bc 0x19d8 0x1b 0x1b 0x9f 0x16 0x19d9 0x19f5 0x1b 0x1b 0xa0 0x16 0x19f6 0x1a12 0x1b 0x1b 0xa1 0x16 0x1a13 0x1a2c 0x1b 0x1b 0xa2 0x17 0x1a2d 0x1a54 0x1d 0x1c 0xa3 0x17 0x1a55 0x1a7c 0x1d 0x1c 0xa4 0x17 0x1a7d 0x1aa4 0x1d 0x1d 0xa5 0x17 0x1aa5 0x1acc 0x1d 0x1d 0xa6 0x17 0x1acd 0x1af4 0x1d 0x1d 0xa7 0x18 0x1af5 0x1b15 0x1e 0x1e 0xa8 0x18 0x1b16 0x1b36 0x1e 0x1e 0xa9 0x18 0x1b37 0x1b58 0x1e 0x1e 0xaa 0x19 0x1b59 0x1b80 0x20 0x1f 0xab 0x19 0x1b81 0x1ba8 0x20 0x1f 0xac 0x19 0x1ba9 0x1bd0 0x20 0x20 0xad 0x19 0x1bd1 0x1bf8 0x20 0x20 0xae 0x19 0x1bf9 0x1c20 0x20 0x20 0xaf 0x1a 0x1c21 0x1c48 0x22 0x21 0xb0 0x1a 0x1c49 0x1c70 0x22 0x21 0xb1 0x1a 0x1c71 0x1c98 0x22 0x22 0xb2 0x1a 0x1c99 0x1cc0 0x22 0x22 0xb3 0x1a 0x1cc1 0x1ce8 0x22 0x22 0xb4 0x1b 0x1ce9 0x1d05 0x25 0x23 0xb5 0x1b 0x1d06 0x1d22 0x25 0x23 0xb6 0x1b 0x1d23 0x1d3f 0x25 0x24 0xb7 0x1b 0x1d40 0x1d5c 0x25 0x24 0xb8 0x1b 0x1d5d 0x1d79 0x25 0x25 0xb9 0x1b 0x1d7a 0x1d96 0x25 0x25 0xba 0x1b 0x1d97 0x1db0 0x25 0x25 0xbb 0x1c 0x1db1 0x1de2 0x27 0x26 0xbc 0x1c 0x1de3 0x1e14 0x27 0x26 0xbd 0x1c 0x1e15 0x1e46 0x27 0x27 0xbe 0x1c 0x1e47 0x1e78 0x27 0x27 0xbf 0x1d 0x1e79 0x1ea0 0x29 0x28 0xc0 0x1d 0x1ea1 0x1ec8 0x29 0x28 0xc1 0x1d 0x1ec9 0x1ef0 0x29 0x29 0xc2 0x1d 0x1ef1 0x1f18 0x29 0x29 0xc3 0x1d 0x1f19 0x1f40 0x29 0x29 0xc4 0x1e 0x1f41 0x1f61 0x2c 0x2a 0xc5 0x1e 0x1f62 0x1f82 0x2c 0x2a 0xc6 0x1e 0x1f83 0x1fa3 0x2c 0x2b 0xc7 0x1e 0x1fa4 0x1fc4 0x2c 0x2b 0xc8 0x1e 0x1fc5 0x1fe5 0x2c 0x2c 0xc9 0x1e 0x1fe6 0x2008 0x2c 0x2c 0xca 0x1f 0x2009 0x2029 0x2f 0x2d 0xcb 0x1f 0x202a 0x204a 0x2f 0x2d 0xcc 0x1f 0x204b 0x206b 0x2f 0x2e 0xcd 0x1f 0x206c 0x208c 0x2f 0x2e 0xce 0x1f 0x208d 0x20ad 0x2f 0x2f 0xcf 0x1f 0x20ae 0x20d0 0x2f 0x2f 0xd0 0x20 0x20d1 0x20f1 0x32 0x30 0xd1 0x20 0x20f2 0x2112 0x32 0x30 0xd2 0x20 0x2113 0x2133 0x32 0x31 0xd3 0x20 0x2134 0x2154 0x32 0x31 0xd4 0x20 0x2155 0x2175 0x32 0x32 0xd5 0x20 0x2176 0x2198 0x32 0x32 0xd6 0x21 0x2199 0x21b9 0x35 0x33 0xd7 0x21 0x21ba 0x21da 0x35 0x33 0xd8 0x21 0x21db 0x21fb 0x35 0x34 0xd9 0x21 0x21fc 0x221c 0x35 0x34 0xda 0x21 0x221d 0x223d 0x35 0x35 0xdb 0x21 0x223e 0x2260 0x35 0x35 0xdc 0x22 0x2261 0x2288 0x38 0x36 0xdd 0x22 0x2289 0x22b0 0x38 0x37 0xde 0x22 0x22b1 0x22d8 0x38 0x37 0xdf 0x22 0x22d9 0x2300 0x38 0x38 0xe0 0x22 0x2301 0x2328 0x38 0x38 0xe1 0x23 0x2329 0x2341 0x3c 0x39 0xe2 0x23 0x2342 0x235a 0x3c 0x39 0xe3 0x23 0x235b 0x2373 0x3c 0x3a 0xe4 0x23 0x2374 0x238c 0x3c 0x3a 0xe5 0x23 0x238d 0x23a5 0x3c 0x3b 0xe6 0x23 0x23a6 0x23be 0x3c 0x3b 0xe7 0x23 0x23bf 0x23d7 0x3c 0x3c 0xe8 0x23 0x23d8 0x23f0 0x3c 0x3c 0xe9 0x24 0x23f1 0x2411 0x40 0x3d 0xea 0x24 0x2412 0x2432 0x40 0x3e 0xeb 0x24 0x2433 0x2453 0x40 0x3e 0xec 0x24 0x2454 0x2474 0x40 0x3f 0xed 0x24 0x2475 0x2495 0x40 0x40 0xee 0x24 0x2496 0x24b8 0x40 0x40 0xef 0x25 0x24b9 0x24d5 0x44 0x41 0xf0 0x25 0x24d6 0x24f2 0x44 0x42 0xf1 0x25 0x24f3 0x250f 0x44 0x42 0xf2 0x25 0x2510 0x252c 0x44 0x43 0xf3 0x25 0x252d 0x2549 0x44 0x43 0xf4 0x25 0x254a 0x2566 0x44 0x44 0xf5 0x25 0x2567 0x2580 0x44 0x44 0xf6 0x26 0x2581 0x25a1 0x48 0x45 0xf7 0x26 0x25a2 0x25c2 0x48 0x46 0xf8 0x26 0x25c3 0x25e3 0x48 0x46 0xf9 0x26 0x25e4 0x2604 0x48 0x47 0xfa 0x26 0x2605 0x2625 0x48 0x48 0xfb 0x26 0x2626 0x2648 0x48 0x48 0xfc 0x27 0x2649 0x2661 0x4d 0x49 0xfd 0x27 0x2662 0x267a 0x4d 0x4a 0xfe 0x27 0x267b 0x2693 0x4d 0x4a 0xff 0x27 0x2694 0x26ac 0x4d 0x4b 0x100 0x27 0x26ad 0x26c5 0x4d 0x4c 0x101 0x27 0x26c6 0x26de 0x4d 0x4c 0x102 0x27 0x26df 0x26f7 0x4d 0x4d 0x103 0x27 0x26f8 0x2710 0x4d 0x4d 0x104 0x28 0x2711 0x2729 0x52 0x4e 0x105 0x28 0x272a 0x2742 0x52 0x4f 0x106 0x28 0x2743 0x275b 0x52 0x4f 0x107 0x28 0x275c 0x2774 0x52 0x50 0x108 0x28 0x2775 0x278d 0x52 0x51 0x109 0x28 0x278e 0x27a6 0x52 0x51 0x10a 0x28 0x27a7 0x27bf 0x52 0x52 0x10b 0x28 0x27c0 0x27d8 0x52 0x52 0x10c 0x29 0x27d9 0x27f5 0x57 0x53 0x10d 0x29 0x27f6 0x2812 0x57 0x54 0x10e 0x29 0x2813 0x282f 0x57 0x55 0x10f 0x29 0x2830 0x284c 0x57 0x55 0x110 0x29 0x284d 0x2869 0x57 0x56 0x111 0x29 0x286a 0x2886 0x57 0x57 0x112 0x29 0x2887 0x28a0 0x57 0x57 0x113 0x2a 0x28a1 0x28b9 0x5d 0x58 0x114 0x2a 0x28ba 0x28d2 0x5d 0x59 0x115 0x2a 0x28d3 0x28eb 0x5d 0x5a 0x116 0x2a 0x28ec 0x2904 0x5d 0x5a 0x117 0x2a 0x2905 0x291d 0x5d 0x5b 0x118 0x2a 0x291e 0x2936 0x5d 0x5c 0x119 0x2a 0x2937 0x294f 0x5d 0x5d 0x11a 0x2a 0x2950 0x2968 0x5d 0x5d 0x11b 0x2b 0x2969 0x2985 0x62 0x5e 0x11c 0x2b 0x2986 0x29a2 0x62 0x5f 0x11d 0x2b 0x29a3 0x29bf 0x62 0x60 0x11e 0x2b 0x29c0 0x29dc 0x62 0x60 0x11f 0x2b 0x29dd 0x29f9 0x62 0x61 0x120 0x2b 0x29fa 0x2a16 0x62 0x62 0x121 0x2b 0x2a17 0x2a30 0x62 0x62 0x122 0x2c 0x2a31 0x2a44 0x69 0x63 0x123 0x2c 0x2a45 0x2a58 0x69 0x64 0x124 0x2c 0x2a59 0x2a6c 0x69 0x65 0x125 0x2c 0x2a6d 0x2a80 0x69 0x65 0x126 0x2c 0x2a81 0x2a94 0x69 0x66 0x127 0x2c 0x2a95 0x2aa8 0x69 0x67 0x128 0x2c 0x2aa9 0x2abc 0x69 0x67 0x129 0x2c 0x2abd 0x2ad0 0x69 0x68 0x12a 0x2c 0x2ad1 0x2ae4 0x69 0x69 0x12b 0x2c 0x2ae5 0x2af8 0x69 0x69 0x12c 0x2d 0x2af9 0x2b15 0x6f 0x6a 0x12d 0x2d 0x2b16 0x2b32 0x6f 0x6b 0x12e 0x2d 0x2b33 0x2b4f 0x6f 0x6c 0x12f 0x2d 0x2b50 0x2b6c 0x6f 0x6d 0x130 0x2d 0x2b6d 0x2b89 0x6f 0x6e 0x131 0x2d 0x2b8a 0x2ba6 0x6f 0x6f 0x132 0x2d 0x2ba7 0x2bc0 0x6f 0x6f 0x133 0x2e 0x2bc1 0x2bd4 0x77 0x70 0x134 0x2e 0x2bd5 0x2be8 0x77 0x71 0x135 0x2e 0x2be9 0x2bfc 0x77 0x72 0x136 0x2e 0x2bfd 0x2c10 0x77 0x73 0x137 0x2e 0x2c11 0x2c24 0x77 0x73 0x138 0x2e 0x2c25 0x2c38 0x77 0x74 0x139 0x2e 0x2c39 0x2c4c 0x77 0x75 0x13a 0x2e 0x2c4d 0x2c60 0x77 0x76 0x13b 0x2e 0x2c61 0x2c74 0x77 0x77 0x13c 0x2e 0x2c75 0x2c88 0x77 0x77 0x13d 0x2f 0x2c89 0x2ca1 0x7e 0x78 0x13e 0x2f 0x2ca2 0x2cba 0x7e 0x79 0x13f 0x2f 0x2cbb 0x2cd3 0x7e 0x7a 0x140 0x2f 0x2cd4 0x2cec 0x7e 0x7b 0x141 0x2f 0x2ced 0x2d05 0x7e 0x7c 0x142 0x2f 0x2d06 0x2d1e 0x7e 0x7d 0x143 0x2f 0x2d1f 0x2d37 0x7e 0x7e 0x144 0x2f 0x2d38 0x2d50 0x7e 0x7e 0x145 0x30 0x2d51 0x2d64 0x86 0x7f 0x146 0x30 0x2d65 0x2d78 0x86 0x80 0x147 0x30 0x2d79 0x2d8c 0x86 0x81 0x148 0x30 0x2d8d 0x2da0 0x86 0x82 0x149 0x30 0x2da1 0x2db4 0x86 0x82 0x14a 0x30 0x2db5 0x2dc8 0x86 0x83 0x14b 0x30 0x2dc9 0x2ddc 0x86 0x84 0x14c 0x30 0x2ddd 0x2df0 0x86 0x85 0x14d 0x30 0x2df1 0x2e04 0x86 0x86 0x14e 0x30 0x2e05 0x2e18 0x86 0x86 0x14f 0x31 0x2e19 0x2e2c 0x8f 0x87 0x150 0x31 0x2e2d 0x2e40 0x8f 0x88 0x151 0x31 0x2e41 0x2e54 0x8f 0x89 0x152 0x31 0x2e55 0x2e68 0x8f 0x8a 0x153 0x31 0x2e69 0x2e7c 0x8f 0x8b 0x154 0x31 0x2e7d 0x2e90 0x8f 0x8c 0x155 0x31 0x2e91 0x2ea4 0x8f 0x8d 0x156 0x31 0x2ea5 0x2eb8 0x8f 0x8e 0x157 0x31 0x2eb9 0x2ecc 0x8f 0x8f 0x158 0x31 0x2ecd 0x2ee0 0x8f 0x8f 0x159 0x32 0x2ee1 0x2f01 0x98 0x90 0x15a 0x32 0x2f02 0x2f22 0x98 0x91 0x15b 0x32 0x2f23 0x2f43 0x98 0x92 0x15c 0x32 0x2f44 0x2f64 0x98 0x93 0x15d 0x32 0x2f65 0x2f85 0x98 0x94 0x15e 0x32 0x2f86 0x2fa6 0x98 0x95 0x15f 0x32 0x2fa7 0x2fc7 0x98 0x96 0x160 0x32 0x2fc8 0x2fe8 0x98 0x97 0x161 0x32 0x2fe9 0x300c 0x98 0x98 0x162 0x33 0x300d 0x302a 0xa2 0x99 0x163 0x33 0x302b 0x3048 0xa2 0x9a 0x164 0x33 0x3049 0x3066 0xa2 0x9b 0x165 0x33 0x3067 0x3084 0xa2 0x9c 0x166 0x33 0x3085 0x30a2 0xa2 0x9d 0x167 0x33 0x30a3 0x30c0 0xa2 0x9e 0x168 0x33 0x30c1 0x30de 0xa2 0x9f 0x169 0x33 0x30df 0x30fc 0xa2 0xa0 0x16a 0x33 0x30fd 0x311a 0xa2 0xa1 0x16b 0x33 0x311b 0x3138 0xa2 0xa2 0x16c 0x34 0x3139 0x3142 0xac 0xa3 0x16d 0x34 0x3143 0x314c 0xac 0xa4 0x16e 0x34 0x314d 0x3156 0xac 0xa5 0x16f 0x34 0x3157 0x3160 0xac 0xa6 0x170 0x34 0x3161 0x316a 0xac 0xa7 0x171 0x34 0x316b 0x3174 0xac 0xa8 0x172 0x34 0x3175 0x317e 0xac 0xa9 0x173 0x34 0x317f 0x3188 0xac 0xaa 0x174 0x34 0x3189 0x3192 0xac 0xab 0x175 0x34 0x3193 0x319c 0xac 0xac 0x176 0x35 0x319d 0x31a5 0xb7 0xad 0x177 0x35 0x31a6 0x31ae 0xb7 0xae 0x178 0x35 0x31af 0x31b7 0xb7 0xaf 0x179 0x35 0x31b8 0x31c0 0xb7 0xb0 0x17a 0x35 0x31c1 0x31c9 0xb7 0xb1 0x17b 0x35 0x31ca 0x31d2 0xb7 0xb2 0x17c 0x35 0x31d3 0x31db 0xb7 0xb3 0x17d 0x35 0x31dc 0x31e4 0xb7 0xb4 0x17e 0x35 0x31e5 0x31ed 0xb7 0xb5 0x17f 0x35 0x31ee 0x31f6 0xb7 0xb6 0x180 0x35 0x31f7 0x3200 0xb7 0xb7 0x181 0x36 0x3201 0x3264 0xc3 0xb9 0x182 0x36 0x3265 0x32c8 0xc3 0xbb 0x183 0x36 0x32c9 0x332c 0xc3 0xbd 0x184 0x36 0x332d 0x3390 0xc3 0xbe 0x185 0x36 0x3391 0x33f4 0xc3 0xc0 0x186 0x36 0x33f5 0x3458 0xc3 0xc2 0x187 0x36 0x3459 0x34bc 0xc3 0xc3 0x188 0x37 0x34bd 0x3520 0xcf 0xc5 0x189 0x37 0x3521 0x3584 0xcf 0xc7 0x18a 0x37 0x3585 0x35e8 0xcf 0xc9 0x18b 0x37 0x35e9 0x364c 0xcf 0xca 0x18c 0x37 0x364d 0x36b0 0xcf 0xcc 0x18d 0x37 0x36b1 0x3714 0xcf 0xce 0x18e 0x37 0x3715 0x3778 0xcf 0xcf 0x18f 0x38 0x3779 0x37dc 0xdc 0xd1 0x190 0x38 0x37dd 0x3840 0xdc 0xd3 0x191 0x38 0x3841 0x38a4 0xdc 0xd5 0x192 0x38 0x38a5 0x3908 0xdc 0xd7 0x193 0x38 0x3909 0x396c 0xdc 0xd9 0x194 0x38 0x396d 0x39d0 0xdc 0xdb 0x195 0x38 0x39d1 0x3a34 0xdc 0xdc 0x196 0x39 0x3a35 0x3a98 0xea 0xde 0x197 0x39 0x3a99 0x3afc 0xea 0xe0 0x198 0x39 0x3afd 0x3b60 0xea 0xe2 0x199 0x39 0x3b61 0x3bc4 0xea 0xe3 0x19a 0x39 0x3bc5 0x3c28 0xea 0xe5 0x19b 0x39 0x3c29 0x3c8c 0xea 0xe7 0x19c 0x39 0x3c8d 0x3cf0 0xea 0xe9 0x19d 0x39 0x3cf1 0x3d54 0xea 0xea 0x19e 0x3a 0x3d55 0x3db8 0xf9 0xec 0x19f 0x3a 0x3db9 0x3e1c 0xf9 0xee 0x1a0 0x3a 0x3e1d 0x3e80 0xf9 0xf0 0x1a1 0x3a 0x3e81 0x3ee4 0xf9 0xf2 0x1a2 0x3a 0x3ee5 0x3f48 0xf9 0xf4 0x1a3 0x3a 0x3f49 0x3fac 0xf9 0xf6 0x1a4 0x3a 0x3fad 0x4010 0xf9 0xf8 0x1a5 0x3a 0x4011 0x4074 0xf9 0xf9 0x1a6 0x3b 0x4075 0x40d8 0x109 0xfb 0x1a7 0x3b 0x40d9 0x413c 0x109 0xfd 0x1a8 0x3b 0x413d 0x41a0 0x109 0xff 0x1a9 0x3b 0x41a1 0x4204 0x109 0x101 0x1aa 0x3b 0x4205 0x4268 0x109 0x102 0x1ab 0x3b 0x4269 0x42cc 0x109 0x104 0x1ac 0x3b 0x42cd 0x4330 0x109 0x106 0x1ad 0x3b 0x4331 0x4394 0x109 0x108 0x1ae 0x3b 0x4395 0x43f8 0x109 0x109 0x1af 0x3c 0x43f9 0x445c 0x11a 0x10b 0x1b0 0x3c 0x445d 0x44c0 0x11a 0x10d 0x1b1 0x3c 0x44c1 0x4524 0x11a 0x10f 0x1b2 0x3c 0x4525 0x4588 0x11a 0x111 0x1b3 0x3c 0x4589 0x45ec 0x11a 0x113 0x1b4 0x3c 0x45ed 0x4650 0x11a 0x115 0x1b5 0x3c 0x4651 0x46b4 0x11a 0x117 0x1b6 0x3c 0x46b5 0x4718 0x11a 0x119 0x1b7 0x3c 0x4719 0x477c 0x11a 0x11a 0x1b8 0x3d 0x477d 0x47e0 0x12c 0x11c 0x1b9 0x3d 0x47e1 0x4844 0x12c 0x11e 0x1ba 0x3d 0x4845 0x48a8 0x12c 0x120 0x1bb 0x3d 0x48a9 0x490c 0x12c 0x122 0x1bc 0x3d 0x490d 0x4970 0x12c 0x123 0x1bd 0x3d 0x4971 0x49d4 0x12c 0x125 0x1be 0x3d 0x49d5 0x4a38 0x12c 0x127 0x1bf 0x3d 0x4a39 0x4a9c 0x12c 0x129 0x1c0 0x3d 0x4a9d 0x4b00 0x12c 0x12b 0x1c1 0x3d 0x4b01 0x4b64 0x12c 0x12c 0x1c2 0x3e 0x4b65 0x4bc8 0x13c 0x12e 0x1c3 0x3e 0x4bc9 0x4c2c 0x13c 0x130 0x1c4 0x3e 0x4c2d 0x4c90 0x13c 0x132 0x1c5 0x3e 0x4c91 0x4cf4 0x13c 0x134 0x1c6 0x3e 0x4cf5 0x4d58 0x13c 0x136 0x1c7 0x3e 0x4d59 0x4dbc 0x13c 0x138 0x1c8 0x3e 0x4dbd 0x4e20 0x13c 0x13a 0x1c9 0x3e 0x4e21 0x4e84 0x13c 0x13c 0x1ca 0x3f 0x4e85 0x4ee8 0x14d 0x13e 0x1cb 0x3f 0x4ee9 0x4f4c 0x14d 0x140 0x1cc 0x3f 0x4f4d 0x4fb0 0x14d 0x142 0x1cd 0x3f 0x4fb1 0x5014 0x14d 0x144 0x1ce 0x3f 0x5015 0x5078 0x14d 0x146 0x1cf 0x3f 0x5079 0x50dc 0x14d 0x148 0x1d0 0x3f 0x50dd 0x5140 0x14d 0x14a 0x1d1 0x3f 0x5141 0x51a4 0x14d 0x14c 0x1d2 0x3f 0x51a5 0x5208 0x14d 0x14d 0x1d3 0x40 0x5209 0x526c 0x15e 0x14f 0x1d4 0x40 0x526d 0x52d0 0x15e 0x151 0x1d5 0x40 0x52d1 0x5334 0x15e 0x153 0x1d6 0x40 0x5335 0x5398 0x15e 0x155 0x1d7 0x40 0x5399 0x53fc 0x15e 0x157 0x1d8 0x40 0x53fd 0x5460 0x15e 0x159 0x1d9 0x40 0x5461 0x54c4 0x15e 0x15b 0x1da 0x40 0x54c5 0x5528 0x15e 0x15d 0x1db 0x40 0x5529 0x558c 0x15e 0x15e 0x1dc 0x41 0x558d 0x55f0 0x165 0x160 0x1dd 0x41 0x55f1 0x5654 0x165 0x162 0x1de 0x41 0x5655 0x56b8 0x165 0x164 0x1df 0x41 0x56b9 0x571c 0x165 0x165 0x1e0 0x42 0x571d 0x5780 0x16d 0x167 0x1e1 0x42 0x5781 0x57e4 0x16d 0x169 0x1e2 0x42 0x57e5 0x5848 0x16d 0x16b 0x1e3 0x42 0x5849 0x58ac 0x16d 0x16d 0x1e4 0x43 0x58ad 0x5910 0x174 0x170 0x1e5 0x43 0x5911 0x5974 0x174 0x172 0x1e6 0x43 0x5975 0x59d8 0x174 0x174 0x1e7 0x44 0x59d9 0x5a3c 0x17c 0x176 0x1e8 0x44 0x5a3d 0x5aa0 0x17c 0x178 0x1e9 0x44 0x5aa1 0x5b04 0x17c 0x17a 0x1ea 0x44 0x5b05 0x5b68 0x17c 0x17c 0x1eb 0x45 0x5b69 0x5bcc 0x183 0x17e 0x1ec 0x45 0x5bcd 0x5c30 0x183 0x180 0x1ed 0x45 0x5c31 0x5c94 0x183 0x182 0x1ee 0x45 0x5c95 0x5cf8 0x183 0x183 0x1ef 0x46 0x5cf9 0x5d5c 0x18b 0x185 0x1f0 0x46 0x5d5d 0x5dc0 0x18b 0x187 0x1f1 0x46 0x5dc1 0x5e24 0x18b 0x189 0x1f2 0x46 0x5e25 0x5e88 0x18b 0x18b 0x1f3 0x47 0x5e89 0x5eec 0x193 0x18d 0x1f4 0x47 0x5eed 0x5f50 0x193 0x18f 0x1f5 0x47 0x5f51 0x5fb4 0x193 0x191 0x1f6 0x47 0x5fb5 0x6018 0x193 0x193 0x1f7 0x48 0x6019 0x607c 0x19c 0x196 0x1f8 0x48 0x607d 0x60e0 0x19c 0x198 0x1f9 0x48 0x60e1 0x6144 0x19c 0x19a 0x1fa 0x48 0x6145 0x61a8 0x19c 0x19c 0x1fb 0x49 0x61a9 0x620c 0x1a4 0x19e 0x1fc 0x49 0x620d 0x6270 0x1a4 0x1a0 0x1fd 0x49 0x6271 0x62d4 0x1a4 0x1a1 0x1fe 0x49 0x62d5 0x6338 0x1a4 0x1a3 0x1ff 0x49 0x6339 0x639c 0x1a4 0x1a4>;
				samsung,self_idle_aod_enter = [29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 76 08 0f 29 01 00 00 00 00 03 fc a5 a5];
				samsung,self_idle_timer_on = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0b 81 00 03 00 00 00 00 03 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,self_idle_timer_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 81 00 00 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,self_idle_move_on_pattern1 = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 23 7d 10 01 02 00 00 10 01 50 05 10 01 50 05 10 01 50 05 10 01 50 05 10 01 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,self_idle_move_on_pattern2 = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 23 7d 10 01 02 00 00 10 01 50 05 10 01 50 05 10 01 50 05 10 01 50 05 10 01 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,self_idle_move_on_pattern3 = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 23 7d 10 01 02 00 00 10 01 50 05 10 01 50 05 10 01 50 05 10 01 50 05 10 01 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,self_idle_move_on_pattern4 = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 23 7d 10 01 02 00 00 10 01 50 05 10 01 50 05 10 01 50 05 10 01 50 05 10 01 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,self_idle_move_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7d 00 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,mask_crc_pass_data = [58 6f];
				samsung,self_mask_check_tx_pre1 = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 b0 27 d8 29 01 00 00 00 00 02 d8 10 29 01 00 00 00 00 03 b0 25 fe 29 01 00 00 00 00 02 fe 08 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 14 00 02 7a 00 29 01 00 00 00 00 02 75 10 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
				samsung,self_mask_check_tx_pre2 = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0x2750129 0x1000022 0x107a21 0x2bb 0x53805ff 0x910ffff 0xffff2901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
				samsung,self_mask_check_rx_cmds = [06 01 00 00 00 00 01 14 02 00];
				samsung,self_mask_check_tx_post = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0x107a2106 0x66306 0x6406c709 0x10000000 0x290100 0x0a 0xbf0007ff 0x1000 0x2901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
				qcom,display-type = "primary";
				qcom,dsi-display-active;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,dsi-panel = <0x62f>;
				qcom,platform-reset-gpio = <0x38 0x3b 0x00>;
				qcom,platform-te-source = <0x00>;
				samsung,esd-irq-gpio1 = <0x649 0x01 0x00>;
				samsung,ub-con-det = <0x38 0x67 0x00>;
				samsung,delayed-display-on = <0x01>;
				samsung,lpm-power-control;
				samsung,lpm-power-control-supply-name = "vddr";
				samsung,lpm-power-control-supply-min-voltage = <0x16e360>;
				samsung,lpm-power-control-supply-max-voltage = <0x16e360>;
				samsung,lpm-power-control-elvss-name = "s2dos05-elvss";
				samsung,lpm-power-control-elvss-lpm-voltage = <0x7d0>;
				samsung,lpm-power-control-elvss-normal-voltage = <0x1f40>;
				phandle = <0x62f>;

				qcom,mdss-dsi-display-timings {

					qxga {
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-timing-default;
						qcom,mdss-dsi-panel-width = <0x868>;
						qcom,mdss-dsi-panel-height = <0x600>;
						qcom,mdss-dsi-h-pulse-width = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x96>;
						qcom,mdss-dsi-h-front-porch = <0x96>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0xc8>;
						qcom,mdss-dsi-v-back-porch = <0x128>;
						qcom,mdss-dsi-v-front-porch = <0xc8>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 08 24 22 08 08 05 03 04 00 19 18];
						qcom,mdss-dsi-t-clk-post = <0x18>;
						qcom,mdss-dsi-t-clk-pre = <0x19>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 07 01 00 00 00 00 01 01 29 00 00 00 00 00 03 f0 a5 a5 05 01 00 00 0a 00 01 11 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 ed 04 40 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 06 c5 09 30 0e 26 be 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 0a b9 00 60 01 09 00 00 00 11 03 29 00 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 3d e1 01 3f 00 00 00 00 00 00 00 00 01 0f 00 00 00 00 00 5f 05 ff 00 60 00 00 00 bf 05 ff 00 c0 00 00 08 03 05 ff 08 04 00 00 08 67 05 ff 00 00 00 00 08 67 05 ff 00 00 00 00 08 67 05 ff 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 95 b1 29 01 00 00 00 00 07 b1 00 01 00 01 00 00 29 01 00 00 00 00 03 f0 a5 5a 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 23 ca 2a 00 00 00 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 00 00 00 29 00 00 00 00 00 03 b1 00 16 29 00 00 00 00 00 39 b5 19 dc 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 80 80 80 80 80 80 80 80 80 80 80 12 34 56 78 9a bc de f0 12 34 44 44 44 01 22 33 44 00 00 04 44 99 09 01 11 11 10 29 00 00 00 00 00 04 f4 b0 13 23 29 00 00 00 00 00 1d 95 2e e9 08 08 08 22 22 22 2d 2d 2d 35 35 35 38 38 38 22 23 45 fe ff c6 07 35 55 9b 18 29 01 00 00 01 00 02 f7 03 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x128 0x29010000 0x39f 0xa5a50501 0x00 0x1102901 0x7800 0x39f5a5a>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x434 0x20 0x434 0x20 0x434 0x20>;
						qcom,compression-mode = "dsc";
						qcom,lm-split = <0x434 0x434>;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x434>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
					};
				};

				qcom,panel-supply-entries {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					qcom,panel-supply-entry@0 {
						reg = <0x00>;
						qcom,supply-name = "vdd3";
						qcom,supply-min-voltage = <0x1b7740>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x00>;
					};

					qcom,panel-supply-entry@1 {
						reg = <0x01>;
						qcom,supply-name = "vddr";
						qcom,supply-min-voltage = <0x186a00>;
						qcom,supply-max-voltage = <0x186a00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x00>;
					};

					qcom,panel-supply-entry@2 {
						reg = <0x02>;
						qcom,supply-name = "vci";
						qcom,supply-min-voltage = <0x2dc6c0>;
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x0c>;
					};
				};
			};

			ss_dsi_panel_S6E3FA7_AMB458WJ01_HD {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6E3FA7_AMB458WJ01_HD";
				label = "ss_dsi_panel_S6E3FA7_AMB458WJ01_HD";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-h-pulse-width = <0x18>;
				qcom,mdss-dsi-h-back-porch = <0x24>;
				qcom,mdss-dsi-h-front-porch = <0x60>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-v-back-porch = <0x0e>;
				qcom,mdss-dsi-v-front-porch = <0x04>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xc350>;
				qcom,mdss-brightness-max-level = <0xc350>;
				qcom,mdss-brightness-default-level = <0x639c>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-pan-physical-width-dimension = <0x2d>;
				qcom,mdss-pan-physical-height-dimension = <0x6a>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = "\0=\t";
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				qcom,mdss-dsi-panel-blackness-level = <0x05>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				qcom,mdss-dsi-panel-status-irq-trigger1 = "falling";
				samsung,ldi_log_disable_tx_cmds_revA = [29 01 00 00 00 00 02 f2 00];
				samsung,ldi_log_enable_tx_cmds_revA = [29 01 00 00 00 00 02 f2 13];
				samsung,ldi_log_rx_cmds_revA = [06 01 00 00 00 00 01 9c 80 00];
				samsung,support_multires;
				samsung,panel-vendor = "SDC";
				samsung,disp-model = "AMB458WJ01";
				samsung,panel-lpm-enable;
				samsung,support_irc;
				samsung,elvss_interpolation_temperature = <0xfffffff1>;
				samsung,support_factory_panel_swap;
				samsung,support_pac;
				samsung,support_gpara;
				samsung,display_on_tx_cmds_revA = <0x5010000 0x129>;
				samsung,display_off_tx_cmds_revA = <0x5010000 0x128>;
				samsung,level1_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a];
				samsung,level1_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 a5 a5];
				samsung,level2_key_enable_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2901 0x00 0x3fc5a5a>;
				samsung,level2_key_disable_tx_cmds_revA = <0x29000000 0x3f0 0xa5a52901 0x00 0x3fca5a5>;
				samsung,brightness_tx_cmds_revA = <0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100>;
				samsung,mdnie_tx_cmds_revA = [39 01 00 00 00 00 00 00 00];
				samsung,packet_size_tx_cmds_revA = [37 01 00 00 00 00 02 07 00];
				samsung,reg_read_pos_tx_cmds_revA = [15 01 00 00 00 00 02 b0 00];
				samsung,manufacture_read_pre_tx_cmds_revA = <0x5010000 0x14000111>;
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 c8 20 00];
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];
				samsung,manufacture_date_rx_cmds_revA = [06 01 00 00 00 00 01 c8 04 28];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00];
				samsung,cell_id_rx_cmds_revA = [06 01 00 00 00 00 01 c8 07 28];
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 c9 14 01];
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 01 01 01];
				samsung,mdnie_read_rx_cmds_revA = [06 01 00 00 00 00 01 a1 04 00];
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00];
				samsung,ldi_debug1_rx_cmds_revA = [06 01 00 00 00 00 01 ed 01 00];
				samsung,support_self_display;
				ss,self_display = <0x6a9>;
				samsung,mask_crc_pass_data = <0x36bc61b6 0xa7f645f9>;
				samsung,self_mask_check_tx_pre1 = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0x2b01b29 0x1000000 0x2fe80 0x29010000 0x2b0 0x2f290100 0x02 0xfe252901 0x00 0x7bf0107 0x10 0x29010000 0x1400027a 0x290100 0x02 0x75102901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
				samsung,self_mask_check_tx_pre2 = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 22 00 10 7a 01 00 00 00 95 01 f4 02 89 08 0c ff ff ff ff 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
				samsung,self_mask_check_rx_cmds = [06 01 00 00 00 00 01 fb 08 0c];
				samsung,self_mask_check_tx_post = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 10 7a 01 06 90 07 25 07 26 07 bb 08 0c 00 00 00 00 29 01 00 00 00 00 07 bf 00 07 ff 00 00 10 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
				samsung,support_poc_driver;
				samsung,poc_mca_check_rx_cmds_revA = [06 01 00 00 00 00 01 ec 0a 00];
				samsung,lpm_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b1 08 98 29 01 00 00 11 00 02 f7 03 29 01 00 00 00 00 05 bb 00 00 00 00 29 01 00 00 00 00 02 53 00 29 01 00 00 00 00 09 f4 bb 1e 17 3a 9f 0f 13 80 29 01 00 00 00 00 02 f7 03 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 bb 01 29 01 00 00 00 00 02 53 00 29 01 00 00 00 00 09 f4 bb 1e 17 3a 9f 0f 13 c0 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_2nit_tx_cmds_revA = [29 01 00 00 00 00 02 53 03];
				samsung,lpm_10nit_tx_cmds_revA = [29 01 00 00 00 00 02 53 02];
				samsung,lpm_30nit_tx_cmds_revA = [29 01 00 00 00 00 02 53 02];
				samsung,lpm_60nit_tx_cmds_revA = [29 01 00 00 00 00 02 53 02];
				samsung,lpm_ctrl_alpm_2nit_tx_cmds_revA = <0x29010000 0x5bb 0x78c666a>;
				samsung,lpm_ctrl_alpm_10nit_tx_cmds_revA = <0x29010000 0x5bb 0x78c5892>;
				samsung,lpm_ctrl_alpm_30nit_tx_cmds_revA = <0x29010000 0x5bb 0x78c3864>;
				samsung,lpm_ctrl_alpm_60nit_tx_cmds_revA = <0x29010000 0x5bb 0x70c0810>;
				samsung,lpm_ctrl_hlpm_2nit_tx_cmds_revA = <0x29010000 0x5bb 0x58c666a>;
				samsung,lpm_ctrl_hlpm_10nit_tx_cmds_revA = <0x29010000 0x5bb 0x58c5892>;
				samsung,lpm_ctrl_hlpm_30nit_tx_cmds_revA = <0x29010000 0x5bb 0x58c3864>;
				samsung,lpm_ctrl_hlpm_60nit_tx_cmds_revA = <0x29010000 0x5bb 0x50c0810>;
				samsung,lpm_brightnes_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 53 03 29 01 00 00 00 00 05 bb 07 8c 66 6a 29 01 00 00 00 00 02 f7 03 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_ctrl_alpm_off_tx_cmds_revA = [29 01 00 00 00 00 02 bb 03];
				samsung,lpm_ctrl_hlpm_off_tx_cmds_revA = [29 01 00 00 00 00 02 bb 01];
				samsung,vint_tx_cmds_revA = [29 01 00 00 00 00 03 f4 bb 1e];
				samsung,gamma_tx_cmds_revA = [29 01 00 00 00 00 22 ca 07 00 00 00 00 00 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 29 01 00 00 00 00 02 f7 03 29 01 00 00 00 00 3c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,hbm_brightness = <0x320 0x300 0x2e1 0x2c1 0x2a1 0x282 0x262 0x242 0x223 0x203 0x1e3 0x1c4>;
				samsung,normal_brightness = <0x1a4 0x19c 0x193 0x18b 0x183 0x17c 0x174 0x16d 0x165 0x15e 0x14d 0x13c 0x12c 0x11a 0x109 0xf9 0xea 0xdc 0xcf 0xc3 0xb7 0xac 0xa2 0x98 0x8f 0x86 0x7e 0x77 0x6f 0x69 0x62 0x5d 0x57 0x52 0x4d 0x48 0x44 0x40 0x3c 0x38 0x35 0x32 0x2f 0x2c 0x29 0x27 0x25 0x22 0x20 0x1e 0x1d 0x1b 0x19 0x18 0x16 0x15 0x14 0x13 0x11 0x10 0x0f 0x0e 0x0d 0x0c 0x0b 0x0a 0x09 0x08 0x07 0x06 0x05 0x04 0x03 0x02>;
				samsung,hmd_brightness = <0x69 0x63 0x5d 0x57 0x52 0x4d 0x48 0x44 0x40 0x3c 0x38 0x35 0x32 0x2f 0x2c 0x29 0x27 0x25 0x23 0x21 0x1f 0x1d 0x1b 0x19 0x17 0x16 0x15 0x14 0x13 0x11 0x10 0x0f 0x0e 0x0d 0x0c 0x0b 0x0a>;
				samsung,gamma_size = <0x21>;
				samsung,aor_size = <0x02>;
				samsung,vint_size = <0x01>;
				samsung,elvss_size = <0x03>;
				samsung,irc_size = <0x1c>;
				samsung,flash_table_hbm_aor_offset = <0x98a>;
				samsung,flash_table_hbm_vint_offset = <0xa36>;
				samsung,flash_table_hbm_elvss_offset = <0xa8c>;
				samsung,flash_table_hbm_irc_offset = <0xb8e>;
				samsung,flash_table_normal_gamma_offset = <0x00>;
				samsung,flash_table_normal_aor_offset = <0x9a2>;
				samsung,flash_table_normal_vint_offset = <0xa42>;
				samsung,flash_table_normal_elvss_offset = <0xab0>;
				samsung,flash_table_normal_irc_offset = <0xcde>;
				samsung,support_flash_gamma;
				samsung,flash_gamma_data_read_addr = <0x06 0x07 0x08>;
				samsung,flash_gamma_write_check_addr = <0x714f8>;
				samsung,flash_gamma_start_bank = <0x70000>;
				samsung,flash_gamma_end_bank = <0x714f5>;
				samsung,flash_gamma_check_sum_start_offset = <0x14f6>;
				samsung,flash_gamma_check_sum_end_offset = <0x14f7>;
				samsung,flash_gamma_0xc8_start_offset = <0x2000>;
				samsung,flash_gamma_0xc8_end_offset = <0x201f>;
				samsung,flash_gamma_0xc8_size = <0x20>;
				samsung,flash_gamma_0xc8_check_sum_start_offset = <0x2020>;
				samsung,flash_gamma_0xc8_check_sum_end_offset = <0x2021>;
				samsung,flash_gamma_pre_tx_cmds1_revA = [39 00 00 00 00 00 03 fc 5a 5a 39 00 00 00 00 00 03 f1 f1 a2 39 00 00 00 00 00 02 c0 02 39 00 00 00 00 00 0b c1 00 06 00 00 00 00 00 00 00 01 39 01 00 00 01 00 02 c0 03 39 00 00 00 00 00 0a c1 00 01 00 02 00 00 00 00 10 39 01 00 00 1e 00 02 c0 03];
				samsung,flash_gamma_pre_tx_cmds2_revA = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 eb 4e 39 00 00 00 00 00 02 b0 06 39 00 00 00 00 00 02 eb 6a 39 01 00 00 00 00 03 f0 a5 a5 39 00 00 00 00 00 03 fc 5a 5a 39 00 00 00 00 00 03 f1 f1 a2 39 00 00 00 00 00 02 c0 02 39 00 00 00 00 00 0b c1 00 06 00 00 00 00 00 00 00 01 39 01 00 00 01 00 02 c0 03 39 00 00 00 00 00 0a c1 00 01 00 02 00 00 00 00 10 39 01 00 00 1e 00 02 c0 03];
				samsung,flash_gamma_post_tx_cmds_revA = [39 00 00 00 00 00 02 c0 00 39 00 00 00 00 00 03 fc a5 a5 39 01 00 00 00 00 03 f1 a5 a5];
				samsung,flash_gamma_tx_cmds_revA = [39 00 00 00 00 00 0c c1 00 6b 00 00 00 07 00 00 00 02 01 39 00 00 00 00 00 02 c0 03 39 01 00 00 00 00 02 b0 21];
				samsung,flash_gamma_rx_cmds_revA = [06 01 00 00 00 00 01 fb 01 00];
				samsung,enter_hbm_ce_lux = <0x2710>;
				samsung,hbm_rx_cmds_revA = [06 01 00 00 00 00 01 b3 20 02];
				samsung,hbm_gamma_tx_cmds_revA = [29 01 00 00 00 00 22 ca 07 00 00 00 00 00 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80];
				samsung,hbm_etc_tx_cmds_revA = [29 01 00 00 00 00 03 b1 00 10 29 01 00 00 00 00 18 b5 19 dc 0a 01 34 67 9a cd 01 22 33 44 00 00 04 44 99 09 01 11 10 00 00 29 01 00 00 00 00 0e b4 50 80 64 48 29 9c 55 55 55 3f b7 12 50 29 01 00 00 00 00 03 b0 0e b4 29 01 00 00 00 00 02 b4 20 29 01 00 00 00 00 02 55 02 29 01 00 00 00 00 03 f4 bb 1e 29 01 00 00 00 00 02 f7 03];
				samsung,hbm_irc_tx_cmds_revA = [29 01 00 00 00 00 22 b8 00 00 00 00 00 80 00 00 00 80 61 5f 62 bc db 33 69 12 7a 99 00 00 00 00 2f 2f 2f 0f 0f 0f 10 10 10];
				samsung,irc_rx_cmds_revA = [06 01 00 00 00 00 01 b8 02 00];
				samsung,irc_off_tx_cmds_revA = [29 01 00 00 00 00 02 b8 00];
				samsung,pac_irc_subdivision_tx_cmds_revA = [29 01 00 00 00 00 22 b8 00 00 00 00 00 80 00 00 00 80 61 5f 62 bc db 33 69 12 7a 99 00 00 00 00 2f 2f 2f 0f 0f 0f 10 10 10];
				samsung,mcd_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b1 00 18 29 01 00 00 00 00 3b cb 0b 08 01 01 19 09 01 01 00 00 07 02 00 00 00 00 00 00 17 73 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0b ad 02 3b d8 d3 14 04 d1 85 02 c0 c0 00 00 00 c0 c0 f8 29 01 00 00 00 00 02 b0 06 29 01 00 00 00 00 02 f6 00 29 01 00 00 64 00 02 f7 03 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,mcd_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b1 00 10 29 01 00 00 00 00 3b cb 0b 00 01 01 19 09 01 01 00 00 07 06 00 00 00 00 00 00 17 73 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0b ad 00 00 c0 d3 14 04 d1 85 02 c0 c0 00 00 00 c0 c0 e0 29 01 00 00 00 00 02 b0 06 29 01 00 00 00 00 02 f6 81 29 01 00 00 64 00 02 f7 03 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,gray_spot_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 b0 06 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 02 b0 08 29 01 00 00 00 00 03 f4 bb 1e 29 01 00 00 00 00 18 b5 19 cc 13 01 34 67 9a cd 01 22 33 44 00 00 04 44 99 09 01 11 10 00 16 29 01 00 00 64 00 02 f7 03 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,gray_spot_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 b0 06 29 01 00 00 00 00 02 f6 81 29 01 00 00 00 00 02 b0 08 29 01 00 00 00 00 03 f4 bb 1e 29 00 00 00 00 00 18 b5 19 cc 0a 01 34 67 9a cd 01 22 33 44 00 00 04 44 99 09 01 11 10 00 16 29 01 00 00 64 00 02 f7 03 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,micro_short_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 b0 04 29 01 00 00 00 00 04 f6 22 30 4b 29 01 00 00 00 00 03 bf 33 25 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,micro_short_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 b0 04 29 01 00 00 00 00 04 f6 2a 30 81 29 01 00 00 00 00 03 bf 00 07 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,fd_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 b0 1d 29 01 00 00 00 00 02 b5 34 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,fd_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 b0 1d 29 01 00 00 00 00 02 b5 38 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,pac_aid_subdivision_tx_cmds_revA = [29 01 00 00 00 00 03 b1 00 10];
				samsung,acl_on_tx_cmds_revA = [29 01 00 00 00 00 0e b4 50 40 fc 48 4d 9c 55 55 55 3f b7 12 50 29 00 00 00 00 00 03 b0 0e b4 29 00 00 00 00 00 02 b4 20 29 01 00 00 00 00 02 55 02];
				samsung,acl_percent_tx_cmds_revA = [29 01 00 00 00 00 06 b4 50 80 64 48 29 29 01 00 00 00 00 06 b4 50 40 fc 48 4d];
				samsung,acl_off_tx_cmds_revA = [29 01 00 00 00 00 0e b4 40 40 fc 48 4d 9c 55 55 55 3f b7 12 40 29 01 00 00 00 00 02 55 00];
				samsung,acl_map_table_revA = <0x02 0x01 0x03 0x01 0x04 0x01 0x05 0x01 0x06 0x01 0x07 0x01 0x08 0x01 0x09 0x01 0x0a 0x01 0x0b 0x01 0x0c 0x01 0x0d 0x01 0x0e 0x01 0x0f 0x01 0x10 0x01 0x11 0x01 0x13 0x01 0x14 0x01 0x15 0x01 0x16 0x01 0x18 0x01 0x19 0x01 0x1b 0x01 0x1d 0x01 0x1e 0x01 0x20 0x01 0x22 0x01 0x25 0x01 0x27 0x01 0x29 0x01 0x2c 0x01 0x2f 0x01 0x32 0x01 0x35 0x01 0x38 0x01 0x3c 0x01 0x40 0x01 0x44 0x01 0x48 0x01 0x4d 0x01 0x52 0x01 0x57 0x01 0x5d 0x01 0x62 0x01 0x69 0x01 0x6f 0x01 0x77 0x01 0x7e 0x01 0x86 0x01 0x8f 0x01 0x98 0x01 0xa2 0x01 0xac 0x01 0xb7 0x01 0xc3 0x01 0xcf 0x01 0xdc 0x01 0xea 0x01 0xf9 0x01 0x109 0x01 0x11a 0x01 0x12c 0x01 0x13c 0x01 0x14d 0x01 0x15e 0x01 0x165 0x01 0x16d 0x01 0x174 0x01 0x17c 0x01 0x183 0x01 0x18b 0x01 0x193 0x01 0x19c 0x01 0x1a4 0x01>;
				samsung,elvss_rx_cmds_revA = [06 01 00 00 00 00 01 b5 02 16];
				samsung,elvss_tx_cmds_revA = [29 01 00 00 00 00 18 b5 19 dc 0a 01 34 67 9a cd 01 22 33 44 00 00 04 44 99 09 01 11 10 00 00];
				samsung,ffc_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 14 c5 09 10 c8 25 36 13 26 e6 24 d2 7a 77 73 00 ff 78 8b 08 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,dyn_mipi_clk_ffc_cmds_revA = [29 01 00 00 00 00 14 c5 09 10 c8 25 36 13 26 e6 24 d2 7a 77 73 00 ff 78 8b 08 00 29 01 00 00 00 00 14 c5 09 10 c8 25 36 13 26 e6 24 d2 7a 77 73 00 ff 78 8b 08 00 29 01 00 00 00 00 14 c5 09 10 c8 24 fd 13 26 e6 24 d2 7a 77 73 00 ff 78 8b 08 00 29 01 00 00 00 00 14 c5 09 10 c8 24 b4 13 26 e6 24 d2 7a 77 73 00 ff 78 8b 08 00 29 01 00 00 00 00 14 c5 09 10 c8 23 ea 12 26 e6 24 d2 7a 77 73 00 ff 78 8b 08 00];
				samsung,dynamic_mipi_clk_timing_table = <0x35804a00 0x35804a00 0x35d2afc0 0x363d7f80 0x376eac80>;
				samsung,dynamic_mipi_clk_sel_table = <0x01 0x01 0x80 0xe8 0x01 0x01 0x01 0xe9 0xfb 0x02 0x01 0x02 0x00 0x1b 0x03 0x01 0x02 0x1c 0x7c 0x04 0x01 0x02 0x3cf 0x3ff 0x03 0x01 0x03 0x200 0x263 0x01 0x01 0x03 0x264 0x29a 0x02 0x01 0x03 0x29b 0x2ec 0x04 0x01 0x03 0x2ed 0x356 0x02 0x01 0x03 0x357 0x375 0x03 0x01 0x04 0x200 0x25d 0x02 0x01 0x04 0x25e 0x2c0 0x04 0x01 0x04 0x2c1 0x31a 0x02 0x01 0x04 0x31b 0x32a 0x03 0x02 0x0b 0x2942 0x297a 0x04 0x02 0x0b 0x297b 0x29bd 0x02 0x02 0x0b 0x29be 0x2a10 0x03 0x02 0x0b 0x2a11 0x2a56 0x02 0x02 0x0c 0x25be 0x2610 0x02 0x02 0x0c 0x2611 0x2673 0x04 0x02 0x0c 0x2674 0x26cc 0x02 0x02 0x0c 0x26cd 0x26d2 0x03 0x02 0x0d 0x48a 0x4e1 0x01 0x02 0x0d 0x4e2 0x519 0x02 0x02 0x0d 0x51a 0x56a 0x04 0x02 0x0d 0x56b 0x5d5 0x02 0x02 0x0d 0x5d6 0x5e9 0x03 0x02 0x0e 0x601 0x63b 0x01 0x02 0x0e 0x63c 0x67c 0x02 0x02 0x0e 0x67d 0x6ca 0x03 0x02 0x0f 0x1105 0x1161 0x01 0x02 0x0f 0x1162 0x116a 0x02 0x02 0x11 0x8bd 0x8d5 0x04 0x02 0x11 0x8d6 0x93b 0x01 0x02 0x11 0x93c 0x997 0x04 0x02 0x11 0x998 0x9f6 0x01 0x02 0x11 0x9f7 0xa03 0x02 0x02 0x12 0xb79 0xbb9 0x03 0x02 0x12 0xbba 0xc10 0x04 0x03 0x5b 0x00 0x8e 0x01 0x03 0x5b 0x8f 0x10f 0x02 0x03 0x5b 0x110 0x1b5 0x03 0x03 0x5b 0x1b6 0x257 0x02 0x03 0x5c 0x258 0x315 0x02 0x03 0x5c 0x316 0x3db 0x04 0x03 0x5c 0x3dc 0x48e 0x02 0x03 0x5c 0x48f 0x4af 0x03 0x03 0x5d 0x4b0 0x578 0x01 0x03 0x5d 0x579 0x5e7 0x02 0x03 0x5d 0x5e8 0x68a 0x04 0x03 0x5d 0x68b 0x75f 0x02 0x03 0x5d 0x760 0x79d 0x03 0x03 0x5e 0x79e 0x82c 0x01 0x03 0x5e 0x82d 0x8ad 0x02 0x03 0x5e 0x8ae 0x953 0x03 0x03 0x5e 0x954 0x95f 0x01 0x03 0x5f 0x960 0xa32 0x01 0x03 0x5f 0xa33 0xa59 0x02 0x03 0x61 0xabe 0xb08 0x04 0x03 0x61 0xb09 0xbd4 0x01 0x03 0x61 0xbd5 0xc8c 0x04 0x03 0x61 0xc8d 0xd4a 0x01 0x03 0x61 0xd4b 0xd79 0x02 0x03 0x62 0xd7a 0xe14 0x03 0x03 0x62 0xe15 0xed7 0x04 0x03 0x66 0x1392 0x143b 0x03 0x03 0x67 0x143c 0x149f 0x04 0x03 0x68 0x14a0 0x1503 0x01 0x03 0x6b 0x1662 0x16d9 0x03 0x03 0x6c 0x16da 0x176f 0x04 0x03 0x6d 0x1770 0x1805 0x01 0x03 0x6e 0x1806 0x189e 0x04 0x03 0x6e 0x189f 0x1931 0x03 0x03 0x6f 0x1932 0x19b6 0x03 0x03 0x6f 0x19b7 0x19c7 0x01 0x03 0x73 0x1f68 0x2025 0x02 0x03 0x73 0x2026 0x20eb 0x04 0x03 0x73 0x20ec 0x219e 0x02 0x03 0x73 0x219f 0x21f1 0x03 0x03 0x74 0x21f2 0x2229 0x03 0x03 0x74 0x222a 0x22e9 0x04 0x03 0x74 0x22ea 0x234f 0x02 0x03 0x76 0x23fa 0x24c0 0x01 0x03 0x76 0x24c1 0x252d 0x03 0x03 0x76 0x252e 0x25bb 0x04 0x03 0x77 0x25bc 0x2629 0x04 0x03 0x78 0x262a 0x268d 0x02 0x03 0x7a 0x26c0 0x2780 0x03 0x03 0x7a 0x2781 0x282c 0x01 0x03 0x7a 0x282d 0x2877 0x02 0x03 0x7c 0x8d68 0x8df6 0x02 0x03 0x7c 0x8df7 0x8dfd 0x03 0x03 0x80 0x9376 0x9431 0x04 0x03 0x80 0x9432 0x950a 0x01 0x03 0x80 0x950b 0x9569 0x02 0x03 0x81 0x956a 0x9630 0x01 0x03 0x81 0x9631 0x96a3 0x02 0x03 0x81 0x96a4 0x96f9 0x03 0x03 0x82 0x96fa 0x97a8 0x04 0x03 0x82 0x97a9 0x97f6 0x02 0x03 0x82 0x97f7 0x98ab 0x03 0x03 0x82 0x98ac 0x996e 0x02 0x03 0x82 0x996f 0x9a26 0x03 0x03 0x82 0x9a27 0x9ae1 0x02 0x03 0x83 0x9ae2 0x9b8f 0x02 0x03 0x83 0x9b90 0x9c6e 0x01 0x03 0x83 0x9c6f 0x9d07 0x02 0x03 0x83 0x9d08 0x9de4 0x01 0x03 0x83 0x9de5 0x9e81 0x04 0x03 0x83 0x9e82 0x9f5a 0x01 0x03 0x83 0x9f5b 0xa004 0x04 0x03 0x83 0xa005 0xa0d0 0x01 0x03 0x83 0xa0d1 0xa188 0x04 0x03 0x83 0xa189 0xa246 0x01 0x03 0x83 0xa247 0xa275 0x02 0x03 0x84 0xa276 0xa319 0x02 0x03 0x84 0xa31a 0xa3c3 0x01 0x03 0x84 0xa3c4 0xa492 0x02 0x03 0x84 0xa493 0xa539 0x01 0x03 0x84 0xa53a 0xa60a 0x02 0x03 0x84 0xa60b 0xa6af 0x01 0x03 0x84 0xa6b0 0xa782 0x02 0x03 0x84 0xa783 0xa825 0x01 0x03 0x84 0xa826 0xa8fa 0x02 0x03 0x84 0xa8fb 0xa99b 0x01 0x03 0x84 0xa99c 0xaa45 0x02 0x03 0x8a 0xd7c8 0xd870 0x02 0x03 0x8a 0xd871 0xd911 0x01 0x03 0x8a 0xd912 0xd9e9 0x02 0x03 0x8a 0xd9ea 0xda87 0x01 0x03 0x8a 0xda88 0xdb61 0x02 0x03 0x8a 0xdb62 0xdbfd 0x01 0x03 0x8a 0xdbfe 0xdcd9 0x02 0x03 0x8a 0xdcda 0xdd73 0x01 0x03 0x8a 0xdd74 0xdda3 0x02 0x03 0x9c 0x10384 0x10412 0x01 0x03 0x9c 0x10413 0x10493 0x02 0x03 0x9c 0x10494 0x10539 0x03 0x03 0x9c 0x1053a 0x1060b 0x02 0x03 0x9c 0x1060c 0x106b4 0x03 0x03 0x9c 0x106b5 0x10707 0x02 0x03 0xa1 0x10bea 0x10cb2 0x03 0x03 0xa1 0x10cb3 0x10d40 0x04 0x03 0xa1 0x10d41 0x10d47 0x01 0x05 0x3d 0x01 0x29b 0x01 0x05 0x3d 0x29e 0x31f 0x02 0x05 0x3d 0x3df 0x590 0x04 0x05 0x3e 0x00 0x17a 0x02 0x05 0x3e 0x17c 0x306 0x04 0x05 0x3e 0x308 0x46c 0x02 0x05 0x3e 0x46e 0x4af 0x03 0x05 0x47 0x00 0x21c 0x03 0x05 0x47 0x220 0x2cf 0x04 0x05 0x47 0x2d0 0x397 0x03>;
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x02 0x01 0x01 0x07 0x03 0x02 0x08 0x0e 0x04 0x03 0x0f 0x15 0x05 0x04 0x16 0x1c 0x06 0x05 0x1d 0x23 0x07 0x06 0x24 0x24 0x08 0x07 0x25 0x26 0x09 0x08 0x27 0x28 0x0a 0x09 0x29 0x2a 0x0b 0x0a 0x2b 0x2c 0x0c 0x0b 0x2d 0x2e 0x0d 0x0c 0x2f 0x30 0x0e 0x0d 0x31 0x32 0x0f 0x0e 0x33 0x34 0x10 0x0f 0x35 0x36 0x11 0x10 0x37 0x38 0x13 0x11 0x39 0x39 0x14 0x12 0x3a 0x3b 0x15 0x13 0x3c 0x3d 0x16 0x14 0x3e 0x3f 0x18 0x15 0x40 0x41 0x19 0x16 0x42 0x43 0x1b 0x17 0x44 0x45 0x1d 0x18 0x46 0x46 0x1e 0x19 0x47 0x48 0x20 0x1a 0x49 0x4a 0x22 0x1b 0x4b 0x4c 0x25 0x1c 0x4d 0x4e 0x27 0x1d 0x4f 0x50 0x29 0x1e 0x51 0x52 0x2c 0x1f 0x53 0x54 0x2f 0x20 0x55 0x56 0x32 0x21 0x57 0x58 0x35 0x22 0x59 0x5a 0x38 0x23 0x5b 0x5c 0x3c 0x24 0x5d 0x5e 0x40 0x25 0x5f 0x60 0x44 0x26 0x61 0x62 0x48 0x27 0x63 0x64 0x4d 0x28 0x65 0x66 0x52 0x29 0x67 0x68 0x57 0x2a 0x69 0x6a 0x5d 0x2b 0x6b 0x6c 0x62 0x2c 0x6d 0x6e 0x69 0x2d 0x6f 0x70 0x6f 0x2e 0x71 0x72 0x77 0x2f 0x73 0x74 0x7e 0x30 0x75 0x76 0x86 0x31 0x77 0x78 0x8f 0x32 0x79 0x7b 0x98 0x33 0x7c 0x7e 0xa2 0x34 0x7f 0x7f 0xac 0x35 0x80 0x80 0xb7 0x36 0x81 0x87 0xc3 0x37 0x88 0x8e 0xcf 0x38 0x8f 0x95 0xdc 0x39 0x96 0x9d 0xea 0x3a 0x9e 0xa5 0xf9 0x3b 0xa6 0xae 0x109 0x3c 0xaf 0xb7 0x11a 0x3d 0xb8 0xc1 0x12c 0x3e 0xc2 0xc9 0x13c 0x3f 0xca 0xd2 0x14d 0x40 0xd3 0xdb 0x15e 0x41 0xdc 0xdf 0x165 0x42 0xe0 0xe3 0x16d 0x43 0xe4 0xe6 0x174 0x44 0xe7 0xea 0x17c 0x45 0xeb 0xee 0x183 0x46 0xef 0xf2 0x18b 0x47 0xf3 0xf6 0x193 0x48 0xf7 0xfa 0x19c 0x49 0xfb 0xff 0x1a4>;
				samsung,aod_candela_map_table_revA = <0x00 0x00 0xf9f 0x02 0x01 0xfa0 0x1bbb 0x0a 0x02 0x1bbc 0x24b7 0x1e 0x03 0x24b8 0x639c 0x3c>;
				samsung,aod_candela_map_table_jpn_revA = <0x00 0x00 0x1323 0x02 0x01 0x1324 0x289f 0x0a 0x02 0x28a0 0x3457 0x1e 0x03 0x3458 0x639c 0x3c>;
				samsung,hbm_candela_map_table_revA = <0x00 0x102 0x104 0x1a9 0x06 0x01 0x105 0x107 0x1ae 0x07 0x02 0x108 0x10a 0x1b3 0x08 0x03 0x10b 0x10c 0x1b8 0x09 0x04 0x10d 0x10f 0x1bb 0x0a 0x05 0x110 0x112 0x1c0 0x0b 0x06 0x113 0x115 0x1c5 0x0c 0x07 0x116 0x118 0x1c9 0x0d 0x08 0x119 0x11b 0x1ce 0x0e 0x09 0x11c 0x11e 0x1d3 0x0f 0x0a 0x11f 0x121 0x1d8 0x10 0x0b 0x122 0x124 0x1dd 0x11 0x0c 0x125 0x127 0x1e2 0x12 0x0d 0x128 0x129 0x1e7 0x13 0x0e 0x12a 0x12c 0x1ea 0x14 0x0f 0x12d 0x12f 0x1ef 0x15 0x10 0x130 0x132 0x1f5 0x16 0x11 0x133 0x135 0x1fa 0x17 0x12 0x136 0x136 0x1ff 0x18 0x13 0x137 0x139 0x201 0x19 0x14 0x13a 0x13c 0x206 0x1a 0x15 0x13d 0x13f 0x20b 0x1b 0x16 0x140 0x142 0x20f 0x1c 0x17 0x143 0x145 0x214 0x1d 0x18 0x146 0x148 0x219 0x1e 0x19 0x149 0x14b 0x21e 0x1f 0x1a 0x14c 0x14e 0x223 0x20 0x1b 0x14f 0x151 0x228 0x21 0x1c 0x152 0x153 0x22d 0x22 0x1d 0x154 0x156 0x230 0x23 0x1e 0x157 0x159 0x235 0x24 0x1f 0x15a 0x15c 0x23a 0x25 0x20 0x15d 0x15f 0x23f 0x26 0x21 0x160 0x161 0x244 0x27 0x22 0x162 0x164 0x247 0x28 0x23 0x165 0x167 0x24c 0x29 0x24 0x168 0x16a 0x251 0x2a 0x25 0x16b 0x16d 0x256 0x2b 0x26 0x16e 0x16f 0x25b 0x2c 0x27 0x170 0x172 0x25e 0x2d 0x28 0x173 0x175 0x263 0x2e 0x29 0x176 0x178 0x268 0x2f 0x2a 0x179 0x17b 0x26c 0x30 0x2b 0x17c 0x17e 0x271 0x31 0x2c 0x17f 0x181 0x276 0x32 0x2d 0x182 0x184 0x27b 0x33 0x2e 0x185 0x187 0x281 0x34 0x2f 0x188 0x18a 0x286 0x35 0x30 0x18b 0x18b 0x28b 0x36 0x31 0x18c 0x18e 0x28d 0x37 0x32 0x18f 0x191 0x292 0x38 0x33 0x192 0x194 0x297 0x39 0x34 0x195 0x197 0x29c 0x3a 0x35 0x198 0x199 0x2a1 0x3b 0x36 0x19a 0x19c 0x2a4 0x3c 0x37 0x19d 0x19f 0x2a9 0x3d 0x38 0x1a0 0x1a2 0x2ae 0x3e 0x39 0x1a3 0x1a5 0x2b2 0x3f 0x3a 0x1a6 0x1a8 0x2b7 0x40 0x3b 0x1a9 0x1bf 0x2bc 0x41>;
				samsung,pac_candela_map_table_revA = <0x00 0x00 0x00 0x00 0x02 0x02 0x01 0x01 0x01 0x64 0x03 0x03 0x02 0x01 0x65 0xc8 0x03 0x03 0x03 0x01 0xc9 0x12c 0x03 0x03 0x04 0x01 0x12d 0x190 0x03 0x03 0x05 0x01 0x191 0x1f4 0x03 0x03 0x06 0x01 0x1f5 0x258 0x03 0x03 0x07 0x01 0x259 0x2bc 0x03 0x03 0x08 0x02 0x2bd 0x320 0x04 0x04 0x09 0x02 0x321 0x384 0x04 0x04 0x0a 0x02 0x385 0x3e8 0x04 0x04 0x0b 0x02 0x3e9 0x44c 0x04 0x04 0x0c 0x02 0x44d 0x4b0 0x04 0x04 0x0d 0x02 0x4b1 0x514 0x04 0x04 0x0e 0x02 0x515 0x578 0x04 0x04 0x0f 0x03 0x579 0x5dc 0x05 0x05 0x10 0x03 0x5dd 0x640 0x05 0x05 0x11 0x03 0x641 0x6a4 0x05 0x05 0x12 0x03 0x6a5 0x708 0x05 0x05 0x13 0x03 0x709 0x76c 0x05 0x05 0x14 0x03 0x76d 0x7d0 0x05 0x05 0x15 0x03 0x7d1 0x834 0x05 0x05 0x16 0x04 0x835 0x898 0x06 0x06 0x17 0x04 0x899 0x8fc 0x06 0x06 0x18 0x04 0x8fd 0x960 0x06 0x06 0x19 0x04 0x961 0x9c4 0x06 0x06 0x1a 0x04 0x9c5 0xa28 0x06 0x06 0x1b 0x04 0xa29 0xa8c 0x06 0x06 0x1c 0x04 0xa8d 0xaf0 0x06 0x06 0x1d 0x05 0xaf1 0xb54 0x07 0x07 0x1e 0x05 0xb55 0xbb8 0x07 0x07 0x1f 0x05 0xbb9 0xc1c 0x07 0x07 0x20 0x05 0xc1d 0xc80 0x07 0x07 0x21 0x05 0xc81 0xce4 0x07 0x07 0x22 0x05 0xce5 0xd48 0x07 0x07 0x23 0x05 0xd49 0xdac 0x07 0x07 0x24 0x06 0xdad 0xdbd 0x08 0x08 0x25 0x06 0xdbe 0xdce 0x08 0x08 0x26 0x06 0xdcf 0xddf 0x08 0x08 0x27 0x06 0xde0 0xdf0 0x08 0x08 0x28 0x06 0xdf1 0xe01 0x08 0x08 0x29 0x06 0xe02 0xe10 0x08 0x08 0x2a 0x07 0xe11 0xe31 0x09 0x09 0x2b 0x07 0xe32 0xe52 0x09 0x09 0x2c 0x07 0xe53 0xe73 0x09 0x09 0x2d 0x07 0xe74 0xe94 0x09 0x09 0x2e 0x07 0xe95 0xeb5 0x09 0x09 0x2f 0x07 0xeb6 0xed8 0x09 0x09 0x30 0x08 0xed9 0xef9 0x0a 0x0a 0x31 0x08 0xefa 0xf1a 0x0a 0x0a 0x32 0x08 0xf1b 0xf3b 0x0a 0x0a 0x33 0x08 0xf3c 0xf5c 0x0a 0x0a 0x34 0x08 0xf5d 0xf7d 0x0a 0x0a 0x35 0x08 0xf7e 0xfa0 0x0a 0x0a 0x36 0x09 0xfa1 0xfbd 0x0b 0x0b 0x37 0x09 0xfbe 0xfda 0x0b 0x0b 0x38 0x09 0xfdb 0xff7 0x0b 0x0b 0x39 0x09 0xff8 0x1014 0x0b 0x0b 0x3a 0x09 0x1015 0x1031 0x0b 0x0b 0x3b 0x09 0x1032 0x104e 0x0b 0x0b 0x3c 0x09 0x104f 0x1068 0x0b 0x0b 0x3d 0x0a 0x1069 0x1089 0x0c 0x0c 0x3e 0x0a 0x108a 0x10aa 0x0c 0x0c 0x3f 0x0a 0x10ab 0x10cb 0x0c 0x0c 0x40 0x0a 0x10cc 0x10ec 0x0c 0x0c 0x41 0x0a 0x10ed 0x110d 0x0c 0x0c 0x42 0x0a 0x110e 0x1130 0x0c 0x0c 0x43 0x0b 0x1131 0x114d 0x0d 0x0d 0x44 0x0b 0x114e 0x116a 0x0d 0x0d 0x45 0x0b 0x116b 0x1187 0x0d 0x0d 0x46 0x0b 0x1188 0x11a4 0x0d 0x0d 0x47 0x0b 0x11a5 0x11c1 0x0d 0x0d 0x48 0x0b 0x11c2 0x11de 0x0d 0x0d 0x49 0x0b 0x11df 0x11f8 0x0d 0x0d 0x4a 0x0c 0x11f9 0x1215 0x0e 0x0e 0x4b 0x0c 0x1216 0x1232 0x0e 0x0e 0x4c 0x0c 0x1233 0x124f 0x0e 0x0e 0x4d 0x0c 0x1250 0x126c 0x0e 0x0e 0x4e 0x0c 0x126d 0x1289 0x0e 0x0e 0x4f 0x0c 0x128a 0x12a6 0x0e 0x0e 0x50 0x0c 0x12a7 0x12c0 0x0e 0x0e 0x51 0x0d 0x12c1 0x12dd 0x0f 0x0f 0x52 0x0d 0x12de 0x12fa 0x0f 0x0f 0x53 0x0d 0x12fb 0x1317 0x0f 0x0f 0x54 0x0d 0x1318 0x1334 0x0f 0x0f 0x55 0x0d 0x1335 0x1351 0x0f 0x0f 0x56 0x0d 0x1352 0x136e 0x0f 0x0f 0x57 0x0d 0x136f 0x1388 0x0f 0x0f 0x58 0x0e 0x1389 0x13a9 0x10 0x10 0x59 0x0e 0x13aa 0x13ca 0x10 0x10 0x5a 0x0e 0x13cb 0x13eb 0x10 0x10 0x5b 0x0e 0x13ec 0x140c 0x10 0x10 0x5c 0x0e 0x140d 0x142d 0x10 0x10 0x5d 0x0e 0x142e 0x1450 0x10 0x10 0x5e 0x0f 0x1451 0x146d 0x11 0x11 0x5f 0x0f 0x146e 0x148a 0x11 0x11 0x60 0x0f 0x148b 0x14a7 0x11 0x11 0x61 0x0f 0x14a8 0x14c4 0x11 0x11 0x62 0x0f 0x14c5 0x14e1 0x11 0x11 0x63 0x0f 0x14e2 0x14fe 0x11 0x11 0x64 0x0f 0x14ff 0x1518 0x11 0x11 0x65 0x10 0x1519 0x1527 0x13 0x12 0x66 0x10 0x1528 0x1536 0x13 0x12 0x67 0x10 0x1537 0x1545 0x13 0x12 0x68 0x10 0x1546 0x1554 0x13 0x12 0x69 0x10 0x1555 0x1563 0x13 0x12 0x6a 0x10 0x1564 0x1572 0x13 0x12 0x6b 0x10 0x1573 0x1581 0x13 0x13 0x6c 0x10 0x1582 0x1590 0x13 0x13 0x6d 0x10 0x1591 0x159f 0x13 0x13 0x6e 0x10 0x15a0 0x15ae 0x13 0x13 0x6f 0x10 0x15af 0x15bd 0x13 0x13 0x70 0x10 0x15be 0x15cc 0x13 0x13 0x71 0x10 0x15cd 0x15e0 0x13 0x13 0x72 0x11 0x15e1 0x15ee 0x14 0x14 0x73 0x11 0x15ef 0x15fc 0x14 0x14 0x74 0x11 0x15fd 0x160a 0x14 0x14 0x75 0x11 0x160b 0x1618 0x14 0x14 0x76 0x11 0x1619 0x1626 0x14 0x14 0x77 0x11 0x1627 0x1634 0x14 0x14 0x78 0x11 0x1635 0x1644 0x14 0x14 0x79 0x12 0x1645 0x1661 0x15 0x15 0x7a 0x12 0x1662 0x167e 0x15 0x15 0x7b 0x12 0x167f 0x169b 0x15 0x15 0x7c 0x12 0x169c 0x16b8 0x15 0x15 0x7d 0x12 0x16b9 0x16d5 0x15 0x15 0x7e 0x12 0x16d6 0x16f2 0x15 0x15 0x7f 0x12 0x16f3 0x170c 0x15 0x15 0x80 0x13 0x170d 0x1729 0x16 0x16 0x81 0x13 0x172a 0x1746 0x16 0x16 0x82 0x13 0x1747 0x1763 0x16 0x16 0x83 0x13 0x1764 0x1780 0x16 0x16 0x84 0x13 0x1781 0x179d 0x16 0x16 0x85 0x13 0x179e 0x17ba 0x16 0x16 0x86 0x13 0x17bb 0x17d4 0x16 0x16 0x87 0x14 0x17d5 0x17e3 0x18 0x17 0x88 0x14 0x17e4 0x17f2 0x18 0x17 0x89 0x14 0x17f3 0x1801 0x18 0x17 0x8a 0x14 0x1802 0x1810 0x18 0x17 0x8b 0x14 0x1811 0x181f 0x18 0x17 0x8c 0x14 0x1820 0x182e 0x18 0x17 0x8d 0x14 0x182f 0x183d 0x18 0x18 0x8e 0x14 0x183e 0x184c 0x18 0x18 0x8f 0x14 0x184d 0x185b 0x18 0x18 0x90 0x14 0x185c 0x186a 0x18 0x18 0x91 0x14 0x186b 0x1879 0x18 0x18 0x92 0x14 0x187a 0x1888 0x18 0x18 0x93 0x14 0x1889 0x189c 0x18 0x18 0x94 0x15 0x189d 0x18b9 0x19 0x19 0x95 0x15 0x18ba 0x18d6 0x19 0x19 0x96 0x15 0x18d7 0x18f3 0x19 0x19 0x97 0x15 0x18f4 0x1910 0x19 0x19 0x98 0x15 0x1911 0x192d 0x19 0x19 0x99 0x15 0x192e 0x194a 0x19 0x19 0x9a 0x15 0x194b 0x1964 0x19 0x19 0x9b 0x16 0x1965 0x1981 0x1b 0x1a 0x9c 0x16 0x1982 0x199e 0x1b 0x1a 0x9d 0x16 0x199f 0x19bb 0x1b 0x1a 0x9e 0x16 0x19bc 0x19d8 0x1b 0x1b 0x9f 0x16 0x19d9 0x19f5 0x1b 0x1b 0xa0 0x16 0x19f6 0x1a12 0x1b 0x1b 0xa1 0x16 0x1a13 0x1a2c 0x1b 0x1b 0xa2 0x17 0x1a2d 0x1a54 0x1d 0x1c 0xa3 0x17 0x1a55 0x1a7c 0x1d 0x1c 0xa4 0x17 0x1a7d 0x1aa4 0x1d 0x1d 0xa5 0x17 0x1aa5 0x1acc 0x1d 0x1d 0xa6 0x17 0x1acd 0x1af4 0x1d 0x1d 0xa7 0x18 0x1af5 0x1b15 0x1e 0x1e 0xa8 0x18 0x1b16 0x1b36 0x1e 0x1e 0xa9 0x18 0x1b37 0x1b58 0x1e 0x1e 0xaa 0x19 0x1b59 0x1b80 0x20 0x1f 0xab 0x19 0x1b81 0x1ba8 0x20 0x1f 0xac 0x19 0x1ba9 0x1bd0 0x20 0x20 0xad 0x19 0x1bd1 0x1bf8 0x20 0x20 0xae 0x19 0x1bf9 0x1c20 0x20 0x20 0xaf 0x1a 0x1c21 0x1c48 0x22 0x21 0xb0 0x1a 0x1c49 0x1c70 0x22 0x21 0xb1 0x1a 0x1c71 0x1c98 0x22 0x22 0xb2 0x1a 0x1c99 0x1cc0 0x22 0x22 0xb3 0x1a 0x1cc1 0x1ce8 0x22 0x22 0xb4 0x1b 0x1ce9 0x1d05 0x25 0x23 0xb5 0x1b 0x1d06 0x1d22 0x25 0x23 0xb6 0x1b 0x1d23 0x1d3f 0x25 0x24 0xb7 0x1b 0x1d40 0x1d5c 0x25 0x24 0xb8 0x1b 0x1d5d 0x1d79 0x25 0x25 0xb9 0x1b 0x1d7a 0x1d96 0x25 0x25 0xba 0x1b 0x1d97 0x1db0 0x25 0x25 0xbb 0x1c 0x1db1 0x1de2 0x27 0x26 0xbc 0x1c 0x1de3 0x1e14 0x27 0x26 0xbd 0x1c 0x1e15 0x1e46 0x27 0x27 0xbe 0x1c 0x1e47 0x1e78 0x27 0x27 0xbf 0x1d 0x1e79 0x1ea0 0x29 0x28 0xc0 0x1d 0x1ea1 0x1ec8 0x29 0x28 0xc1 0x1d 0x1ec9 0x1ef0 0x29 0x29 0xc2 0x1d 0x1ef1 0x1f18 0x29 0x29 0xc3 0x1d 0x1f19 0x1f40 0x29 0x29 0xc4 0x1e 0x1f41 0x1f61 0x2c 0x2a 0xc5 0x1e 0x1f62 0x1f82 0x2c 0x2a 0xc6 0x1e 0x1f83 0x1fa3 0x2c 0x2b 0xc7 0x1e 0x1fa4 0x1fc4 0x2c 0x2b 0xc8 0x1e 0x1fc5 0x1fe5 0x2c 0x2c 0xc9 0x1e 0x1fe6 0x2008 0x2c 0x2c 0xca 0x1f 0x2009 0x2029 0x2f 0x2d 0xcb 0x1f 0x202a 0x204a 0x2f 0x2d 0xcc 0x1f 0x204b 0x206b 0x2f 0x2e 0xcd 0x1f 0x206c 0x208c 0x2f 0x2e 0xce 0x1f 0x208d 0x20ad 0x2f 0x2f 0xcf 0x1f 0x20ae 0x20d0 0x2f 0x2f 0xd0 0x20 0x20d1 0x20f1 0x32 0x30 0xd1 0x20 0x20f2 0x2112 0x32 0x30 0xd2 0x20 0x2113 0x2133 0x32 0x31 0xd3 0x20 0x2134 0x2154 0x32 0x31 0xd4 0x20 0x2155 0x2175 0x32 0x32 0xd5 0x20 0x2176 0x2198 0x32 0x32 0xd6 0x21 0x2199 0x21b9 0x35 0x33 0xd7 0x21 0x21ba 0x21da 0x35 0x33 0xd8 0x21 0x21db 0x21fb 0x35 0x34 0xd9 0x21 0x21fc 0x221c 0x35 0x34 0xda 0x21 0x221d 0x223d 0x35 0x35 0xdb 0x21 0x223e 0x2260 0x35 0x35 0xdc 0x22 0x2261 0x2288 0x38 0x36 0xdd 0x22 0x2289 0x22b0 0x38 0x37 0xde 0x22 0x22b1 0x22d8 0x38 0x37 0xdf 0x22 0x22d9 0x2300 0x38 0x38 0xe0 0x22 0x2301 0x2328 0x38 0x38 0xe1 0x23 0x2329 0x2341 0x3c 0x39 0xe2 0x23 0x2342 0x235a 0x3c 0x39 0xe3 0x23 0x235b 0x2373 0x3c 0x3a 0xe4 0x23 0x2374 0x238c 0x3c 0x3a 0xe5 0x23 0x238d 0x23a5 0x3c 0x3b 0xe6 0x23 0x23a6 0x23be 0x3c 0x3b 0xe7 0x23 0x23bf 0x23d7 0x3c 0x3c 0xe8 0x23 0x23d8 0x23f0 0x3c 0x3c 0xe9 0x24 0x23f1 0x2411 0x40 0x3d 0xea 0x24 0x2412 0x2432 0x40 0x3e 0xeb 0x24 0x2433 0x2453 0x40 0x3e 0xec 0x24 0x2454 0x2474 0x40 0x3f 0xed 0x24 0x2475 0x2495 0x40 0x40 0xee 0x24 0x2496 0x24b8 0x40 0x40 0xef 0x25 0x24b9 0x24d5 0x44 0x41 0xf0 0x25 0x24d6 0x24f2 0x44 0x42 0xf1 0x25 0x24f3 0x250f 0x44 0x42 0xf2 0x25 0x2510 0x252c 0x44 0x43 0xf3 0x25 0x252d 0x2549 0x44 0x43 0xf4 0x25 0x254a 0x2566 0x44 0x44 0xf5 0x25 0x2567 0x2580 0x44 0x44 0xf6 0x26 0x2581 0x25a1 0x48 0x45 0xf7 0x26 0x25a2 0x25c2 0x48 0x46 0xf8 0x26 0x25c3 0x25e3 0x48 0x46 0xf9 0x26 0x25e4 0x2604 0x48 0x47 0xfa 0x26 0x2605 0x2625 0x48 0x48 0xfb 0x26 0x2626 0x2648 0x48 0x48 0xfc 0x27 0x2649 0x2661 0x4d 0x49 0xfd 0x27 0x2662 0x267a 0x4d 0x4a 0xfe 0x27 0x267b 0x2693 0x4d 0x4a 0xff 0x27 0x2694 0x26ac 0x4d 0x4b 0x100 0x27 0x26ad 0x26c5 0x4d 0x4c 0x101 0x27 0x26c6 0x26de 0x4d 0x4c 0x102 0x27 0x26df 0x26f7 0x4d 0x4d 0x103 0x27 0x26f8 0x2710 0x4d 0x4d 0x104 0x28 0x2711 0x2729 0x52 0x4e 0x105 0x28 0x272a 0x2742 0x52 0x4f 0x106 0x28 0x2743 0x275b 0x52 0x4f 0x107 0x28 0x275c 0x2774 0x52 0x50 0x108 0x28 0x2775 0x278d 0x52 0x51 0x109 0x28 0x278e 0x27a6 0x52 0x51 0x10a 0x28 0x27a7 0x27bf 0x52 0x52 0x10b 0x28 0x27c0 0x27d8 0x52 0x52 0x10c 0x29 0x27d9 0x27f5 0x57 0x53 0x10d 0x29 0x27f6 0x2812 0x57 0x54 0x10e 0x29 0x2813 0x282f 0x57 0x55 0x10f 0x29 0x2830 0x284c 0x57 0x55 0x110 0x29 0x284d 0x2869 0x57 0x56 0x111 0x29 0x286a 0x2886 0x57 0x57 0x112 0x29 0x2887 0x28a0 0x57 0x57 0x113 0x2a 0x28a1 0x28b9 0x5d 0x58 0x114 0x2a 0x28ba 0x28d2 0x5d 0x59 0x115 0x2a 0x28d3 0x28eb 0x5d 0x5a 0x116 0x2a 0x28ec 0x2904 0x5d 0x5a 0x117 0x2a 0x2905 0x291d 0x5d 0x5b 0x118 0x2a 0x291e 0x2936 0x5d 0x5c 0x119 0x2a 0x2937 0x294f 0x5d 0x5d 0x11a 0x2a 0x2950 0x2968 0x5d 0x5d 0x11b 0x2b 0x2969 0x2985 0x62 0x5e 0x11c 0x2b 0x2986 0x29a2 0x62 0x5f 0x11d 0x2b 0x29a3 0x29bf 0x62 0x60 0x11e 0x2b 0x29c0 0x29dc 0x62 0x60 0x11f 0x2b 0x29dd 0x29f9 0x62 0x61 0x120 0x2b 0x29fa 0x2a16 0x62 0x62 0x121 0x2b 0x2a17 0x2a30 0x62 0x62 0x122 0x2c 0x2a31 0x2a44 0x69 0x63 0x123 0x2c 0x2a45 0x2a58 0x69 0x64 0x124 0x2c 0x2a59 0x2a6c 0x69 0x65 0x125 0x2c 0x2a6d 0x2a80 0x69 0x65 0x126 0x2c 0x2a81 0x2a94 0x69 0x66 0x127 0x2c 0x2a95 0x2aa8 0x69 0x67 0x128 0x2c 0x2aa9 0x2abc 0x69 0x67 0x129 0x2c 0x2abd 0x2ad0 0x69 0x68 0x12a 0x2c 0x2ad1 0x2ae4 0x69 0x69 0x12b 0x2c 0x2ae5 0x2af8 0x69 0x69 0x12c 0x2d 0x2af9 0x2b15 0x6f 0x6a 0x12d 0x2d 0x2b16 0x2b32 0x6f 0x6b 0x12e 0x2d 0x2b33 0x2b4f 0x6f 0x6c 0x12f 0x2d 0x2b50 0x2b6c 0x6f 0x6d 0x130 0x2d 0x2b6d 0x2b89 0x6f 0x6e 0x131 0x2d 0x2b8a 0x2ba6 0x6f 0x6f 0x132 0x2d 0x2ba7 0x2bc0 0x6f 0x6f 0x133 0x2e 0x2bc1 0x2bd4 0x77 0x70 0x134 0x2e 0x2bd5 0x2be8 0x77 0x71 0x135 0x2e 0x2be9 0x2bfc 0x77 0x72 0x136 0x2e 0x2bfd 0x2c10 0x77 0x73 0x137 0x2e 0x2c11 0x2c24 0x77 0x73 0x138 0x2e 0x2c25 0x2c38 0x77 0x74 0x139 0x2e 0x2c39 0x2c4c 0x77 0x75 0x13a 0x2e 0x2c4d 0x2c60 0x77 0x76 0x13b 0x2e 0x2c61 0x2c74 0x77 0x77 0x13c 0x2e 0x2c75 0x2c88 0x77 0x77 0x13d 0x2f 0x2c89 0x2ca1 0x7e 0x78 0x13e 0x2f 0x2ca2 0x2cba 0x7e 0x79 0x13f 0x2f 0x2cbb 0x2cd3 0x7e 0x7a 0x140 0x2f 0x2cd4 0x2cec 0x7e 0x7b 0x141 0x2f 0x2ced 0x2d05 0x7e 0x7c 0x142 0x2f 0x2d06 0x2d1e 0x7e 0x7d 0x143 0x2f 0x2d1f 0x2d37 0x7e 0x7e 0x144 0x2f 0x2d38 0x2d50 0x7e 0x7e 0x145 0x30 0x2d51 0x2d64 0x86 0x7f 0x146 0x30 0x2d65 0x2d78 0x86 0x80 0x147 0x30 0x2d79 0x2d8c 0x86 0x81 0x148 0x30 0x2d8d 0x2da0 0x86 0x82 0x149 0x30 0x2da1 0x2db4 0x86 0x82 0x14a 0x30 0x2db5 0x2dc8 0x86 0x83 0x14b 0x30 0x2dc9 0x2ddc 0x86 0x84 0x14c 0x30 0x2ddd 0x2df0 0x86 0x85 0x14d 0x30 0x2df1 0x2e04 0x86 0x86 0x14e 0x30 0x2e05 0x2e18 0x86 0x86 0x14f 0x31 0x2e19 0x2e2c 0x8f 0x87 0x150 0x31 0x2e2d 0x2e40 0x8f 0x88 0x151 0x31 0x2e41 0x2e54 0x8f 0x89 0x152 0x31 0x2e55 0x2e68 0x8f 0x8a 0x153 0x31 0x2e69 0x2e7c 0x8f 0x8b 0x154 0x31 0x2e7d 0x2e90 0x8f 0x8c 0x155 0x31 0x2e91 0x2ea4 0x8f 0x8d 0x156 0x31 0x2ea5 0x2eb8 0x8f 0x8e 0x157 0x31 0x2eb9 0x2ecc 0x8f 0x8f 0x158 0x31 0x2ecd 0x2ee0 0x8f 0x8f 0x159 0x32 0x2ee1 0x2f01 0x98 0x90 0x15a 0x32 0x2f02 0x2f22 0x98 0x91 0x15b 0x32 0x2f23 0x2f43 0x98 0x92 0x15c 0x32 0x2f44 0x2f64 0x98 0x93 0x15d 0x32 0x2f65 0x2f85 0x98 0x94 0x15e 0x32 0x2f86 0x2fa6 0x98 0x95 0x15f 0x32 0x2fa7 0x2fc7 0x98 0x96 0x160 0x32 0x2fc8 0x2fe8 0x98 0x97 0x161 0x32 0x2fe9 0x300c 0x98 0x98 0x162 0x33 0x300d 0x302a 0xa2 0x99 0x163 0x33 0x302b 0x3048 0xa2 0x9a 0x164 0x33 0x3049 0x3066 0xa2 0x9b 0x165 0x33 0x3067 0x3084 0xa2 0x9c 0x166 0x33 0x3085 0x30a2 0xa2 0x9d 0x167 0x33 0x30a3 0x30c0 0xa2 0x9e 0x168 0x33 0x30c1 0x30de 0xa2 0x9f 0x169 0x33 0x30df 0x30fc 0xa2 0xa0 0x16a 0x33 0x30fd 0x311a 0xa2 0xa1 0x16b 0x33 0x311b 0x3138 0xa2 0xa2 0x16c 0x34 0x3139 0x3142 0xac 0xa3 0x16d 0x34 0x3143 0x314c 0xac 0xa4 0x16e 0x34 0x314d 0x3156 0xac 0xa5 0x16f 0x34 0x3157 0x3160 0xac 0xa6 0x170 0x34 0x3161 0x316a 0xac 0xa7 0x171 0x34 0x316b 0x3174 0xac 0xa8 0x172 0x34 0x3175 0x317e 0xac 0xa9 0x173 0x34 0x317f 0x3188 0xac 0xaa 0x174 0x34 0x3189 0x3192 0xac 0xab 0x175 0x34 0x3193 0x319c 0xac 0xac 0x176 0x35 0x319d 0x31a5 0xb7 0xad 0x177 0x35 0x31a6 0x31ae 0xb7 0xae 0x178 0x35 0x31af 0x31b7 0xb7 0xaf 0x179 0x35 0x31b8 0x31c0 0xb7 0xb0 0x17a 0x35 0x31c1 0x31c9 0xb7 0xb1 0x17b 0x35 0x31ca 0x31d2 0xb7 0xb2 0x17c 0x35 0x31d3 0x31db 0xb7 0xb3 0x17d 0x35 0x31dc 0x31e4 0xb7 0xb4 0x17e 0x35 0x31e5 0x31ed 0xb7 0xb5 0x17f 0x35 0x31ee 0x31f6 0xb7 0xb6 0x180 0x35 0x31f7 0x3200 0xb7 0xb7 0x181 0x36 0x3201 0x3264 0xc3 0xb9 0x182 0x36 0x3265 0x32c8 0xc3 0xbb 0x183 0x36 0x32c9 0x332c 0xc3 0xbd 0x184 0x36 0x332d 0x3390 0xc3 0xbe 0x185 0x36 0x3391 0x33f4 0xc3 0xc0 0x186 0x36 0x33f5 0x3458 0xc3 0xc2 0x187 0x36 0x3459 0x34bc 0xc3 0xc3 0x188 0x37 0x34bd 0x3520 0xcf 0xc5 0x189 0x37 0x3521 0x3584 0xcf 0xc7 0x18a 0x37 0x3585 0x35e8 0xcf 0xc9 0x18b 0x37 0x35e9 0x364c 0xcf 0xca 0x18c 0x37 0x364d 0x36b0 0xcf 0xcc 0x18d 0x37 0x36b1 0x3714 0xcf 0xce 0x18e 0x37 0x3715 0x3778 0xcf 0xcf 0x18f 0x38 0x3779 0x37dc 0xdc 0xd1 0x190 0x38 0x37dd 0x3840 0xdc 0xd3 0x191 0x38 0x3841 0x38a4 0xdc 0xd5 0x192 0x38 0x38a5 0x3908 0xdc 0xd7 0x193 0x38 0x3909 0x396c 0xdc 0xd9 0x194 0x38 0x396d 0x39d0 0xdc 0xdb 0x195 0x38 0x39d1 0x3a34 0xdc 0xdc 0x196 0x39 0x3a35 0x3a98 0xea 0xde 0x197 0x39 0x3a99 0x3afc 0xea 0xe0 0x198 0x39 0x3afd 0x3b60 0xea 0xe2 0x199 0x39 0x3b61 0x3bc4 0xea 0xe3 0x19a 0x39 0x3bc5 0x3c28 0xea 0xe5 0x19b 0x39 0x3c29 0x3c8c 0xea 0xe7 0x19c 0x39 0x3c8d 0x3cf0 0xea 0xe9 0x19d 0x39 0x3cf1 0x3d54 0xea 0xea 0x19e 0x3a 0x3d55 0x3db8 0xf9 0xec 0x19f 0x3a 0x3db9 0x3e1c 0xf9 0xee 0x1a0 0x3a 0x3e1d 0x3e80 0xf9 0xf0 0x1a1 0x3a 0x3e81 0x3ee4 0xf9 0xf2 0x1a2 0x3a 0x3ee5 0x3f48 0xf9 0xf4 0x1a3 0x3a 0x3f49 0x3fac 0xf9 0xf6 0x1a4 0x3a 0x3fad 0x4010 0xf9 0xf8 0x1a5 0x3a 0x4011 0x4074 0xf9 0xf9 0x1a6 0x3b 0x4075 0x40d8 0x109 0xfb 0x1a7 0x3b 0x40d9 0x413c 0x109 0xfd 0x1a8 0x3b 0x413d 0x41a0 0x109 0xff 0x1a9 0x3b 0x41a1 0x4204 0x109 0x101 0x1aa 0x3b 0x4205 0x4268 0x109 0x102 0x1ab 0x3b 0x4269 0x42cc 0x109 0x104 0x1ac 0x3b 0x42cd 0x4330 0x109 0x106 0x1ad 0x3b 0x4331 0x4394 0x109 0x108 0x1ae 0x3b 0x4395 0x43f8 0x109 0x109 0x1af 0x3c 0x43f9 0x445c 0x11a 0x10b 0x1b0 0x3c 0x445d 0x44c0 0x11a 0x10d 0x1b1 0x3c 0x44c1 0x4524 0x11a 0x10f 0x1b2 0x3c 0x4525 0x4588 0x11a 0x111 0x1b3 0x3c 0x4589 0x45ec 0x11a 0x113 0x1b4 0x3c 0x45ed 0x4650 0x11a 0x115 0x1b5 0x3c 0x4651 0x46b4 0x11a 0x117 0x1b6 0x3c 0x46b5 0x4718 0x11a 0x119 0x1b7 0x3c 0x4719 0x477c 0x11a 0x11a 0x1b8 0x3d 0x477d 0x47e0 0x12c 0x11c 0x1b9 0x3d 0x47e1 0x4844 0x12c 0x11e 0x1ba 0x3d 0x4845 0x48a8 0x12c 0x120 0x1bb 0x3d 0x48a9 0x490c 0x12c 0x122 0x1bc 0x3d 0x490d 0x4970 0x12c 0x123 0x1bd 0x3d 0x4971 0x49d4 0x12c 0x125 0x1be 0x3d 0x49d5 0x4a38 0x12c 0x127 0x1bf 0x3d 0x4a39 0x4a9c 0x12c 0x129 0x1c0 0x3d 0x4a9d 0x4b00 0x12c 0x12b 0x1c1 0x3d 0x4b01 0x4b64 0x12c 0x12c 0x1c2 0x3e 0x4b65 0x4bc8 0x13c 0x12e 0x1c3 0x3e 0x4bc9 0x4c2c 0x13c 0x130 0x1c4 0x3e 0x4c2d 0x4c90 0x13c 0x132 0x1c5 0x3e 0x4c91 0x4cf4 0x13c 0x134 0x1c6 0x3e 0x4cf5 0x4d58 0x13c 0x136 0x1c7 0x3e 0x4d59 0x4dbc 0x13c 0x138 0x1c8 0x3e 0x4dbd 0x4e20 0x13c 0x13a 0x1c9 0x3e 0x4e21 0x4e84 0x13c 0x13c 0x1ca 0x3f 0x4e85 0x4ee8 0x14d 0x13e 0x1cb 0x3f 0x4ee9 0x4f4c 0x14d 0x140 0x1cc 0x3f 0x4f4d 0x4fb0 0x14d 0x142 0x1cd 0x3f 0x4fb1 0x5014 0x14d 0x144 0x1ce 0x3f 0x5015 0x5078 0x14d 0x146 0x1cf 0x3f 0x5079 0x50dc 0x14d 0x148 0x1d0 0x3f 0x50dd 0x5140 0x14d 0x14a 0x1d1 0x3f 0x5141 0x51a4 0x14d 0x14c 0x1d2 0x3f 0x51a5 0x5208 0x14d 0x14d 0x1d3 0x40 0x5209 0x526c 0x15e 0x14f 0x1d4 0x40 0x526d 0x52d0 0x15e 0x151 0x1d5 0x40 0x52d1 0x5334 0x15e 0x153 0x1d6 0x40 0x5335 0x5398 0x15e 0x155 0x1d7 0x40 0x5399 0x53fc 0x15e 0x157 0x1d8 0x40 0x53fd 0x5460 0x15e 0x159 0x1d9 0x40 0x5461 0x54c4 0x15e 0x15b 0x1da 0x40 0x54c5 0x5528 0x15e 0x15d 0x1db 0x40 0x5529 0x558c 0x15e 0x15e 0x1dc 0x41 0x558d 0x55f0 0x165 0x160 0x1dd 0x41 0x55f1 0x5654 0x165 0x162 0x1de 0x41 0x5655 0x56b8 0x165 0x164 0x1df 0x41 0x56b9 0x571c 0x165 0x165 0x1e0 0x42 0x571d 0x5780 0x16d 0x167 0x1e1 0x42 0x5781 0x57e4 0x16d 0x169 0x1e2 0x42 0x57e5 0x5848 0x16d 0x16b 0x1e3 0x42 0x5849 0x58ac 0x16d 0x16d 0x1e4 0x43 0x58ad 0x5910 0x174 0x170 0x1e5 0x43 0x5911 0x5974 0x174 0x172 0x1e6 0x43 0x5975 0x59d8 0x174 0x174 0x1e7 0x44 0x59d9 0x5a3c 0x17c 0x176 0x1e8 0x44 0x5a3d 0x5aa0 0x17c 0x178 0x1e9 0x44 0x5aa1 0x5b04 0x17c 0x17a 0x1ea 0x44 0x5b05 0x5b68 0x17c 0x17c 0x1eb 0x45 0x5b69 0x5bcc 0x183 0x17e 0x1ec 0x45 0x5bcd 0x5c30 0x183 0x180 0x1ed 0x45 0x5c31 0x5c94 0x183 0x182 0x1ee 0x45 0x5c95 0x5cf8 0x183 0x183 0x1ef 0x46 0x5cf9 0x5d5c 0x18b 0x185 0x1f0 0x46 0x5d5d 0x5dc0 0x18b 0x187 0x1f1 0x46 0x5dc1 0x5e24 0x18b 0x189 0x1f2 0x46 0x5e25 0x5e88 0x18b 0x18b 0x1f3 0x47 0x5e89 0x5eec 0x193 0x18d 0x1f4 0x47 0x5eed 0x5f50 0x193 0x18f 0x1f5 0x47 0x5f51 0x5fb4 0x193 0x191 0x1f6 0x47 0x5fb5 0x6018 0x193 0x193 0x1f7 0x48 0x6019 0x607c 0x19c 0x196 0x1f8 0x48 0x607d 0x60e0 0x19c 0x198 0x1f9 0x48 0x60e1 0x6144 0x19c 0x19a 0x1fa 0x48 0x6145 0x61a8 0x19c 0x19c 0x1fb 0x49 0x61a9 0x620c 0x1a4 0x19e 0x1fc 0x49 0x620d 0x6270 0x1a4 0x1a0 0x1fd 0x49 0x6271 0x62d4 0x1a4 0x1a1 0x1fe 0x49 0x62d5 0x6338 0x1a4 0x1a3 0x1ff 0x49 0x6339 0x639c 0x1a4 0x1a4>;
				samsung,pac_hbm_candela_map_table_revA = <0x00 0x64c8 0x65f3 0x1a9 0x06 0x01 0x65f4 0x671f 0x1ae 0x07 0x02 0x6720 0x684b 0x1b3 0x08 0x03 0x684c 0x6913 0x1b8 0x09 0x04 0x6914 0x6a3f 0x1bb 0x0a 0x05 0x6a40 0x6b6b 0x1c0 0x0b 0x06 0x6b6c 0x6c97 0x1c5 0x0c 0x07 0x6c98 0x6dc3 0x1c9 0x0d 0x08 0x6dc4 0x6eef 0x1ce 0x0e 0x09 0x6ef0 0x701b 0x1d3 0x0f 0x0a 0x701c 0x7147 0x1d8 0x10 0x0b 0x7148 0x7273 0x1dd 0x11 0x0c 0x7274 0x739f 0x1e2 0x12 0x0d 0x73a0 0x7467 0x1e7 0x13 0x0e 0x7468 0x7593 0x1ea 0x14 0x0f 0x7594 0x76bf 0x1ef 0x15 0x10 0x76c0 0x77eb 0x1f5 0x16 0x11 0x77ec 0x7917 0x1fa 0x17 0x12 0x7918 0x797b 0x1ff 0x18 0x13 0x797c 0x7aa7 0x201 0x19 0x14 0x7aa8 0x7bd3 0x206 0x1a 0x15 0x7bd4 0x7cff 0x20b 0x1b 0x16 0x7d00 0x7e2b 0x20f 0x1c 0x17 0x7e2c 0x7f57 0x214 0x1d 0x18 0x7f58 0x8083 0x219 0x1e 0x19 0x8084 0x81af 0x21e 0x1f 0x1a 0x81b0 0x82db 0x223 0x20 0x1b 0x82dc 0x8407 0x228 0x21 0x1c 0x8408 0x84cf 0x22d 0x22 0x1d 0x84d0 0x85fb 0x230 0x23 0x1e 0x85fc 0x8727 0x235 0x24 0x1f 0x8728 0x8853 0x23a 0x25 0x20 0x8854 0x897f 0x23f 0x26 0x21 0x8980 0x8a47 0x244 0x27 0x22 0x8a48 0x8b73 0x247 0x28 0x23 0x8b74 0x8c9f 0x24c 0x29 0x24 0x8ca0 0x8dcb 0x251 0x2a 0x25 0x8dcc 0x8ef7 0x256 0x2b 0x26 0x8ef8 0x8fbf 0x25b 0x2c 0x27 0x8fc0 0x90eb 0x25e 0x2d 0x28 0x90ec 0x9217 0x263 0x2e 0x29 0x9218 0x9343 0x268 0x2f 0x2a 0x9344 0x946f 0x26c 0x30 0x2b 0x9470 0x959b 0x271 0x31 0x2c 0x959c 0x96c7 0x276 0x32 0x2d 0x96c8 0x97f3 0x27b 0x33 0x2e 0x97f4 0x991f 0x281 0x34 0x2f 0x9920 0x9a4b 0x286 0x35 0x30 0x9a4c 0x9aaf 0x28b 0x36 0x31 0x9ab0 0x9bdb 0x28d 0x37 0x32 0x9bdc 0x9d07 0x292 0x38 0x33 0x9d08 0x9e33 0x297 0x39 0x34 0x9e34 0x9f5f 0x29c 0x3a 0x35 0x9f60 0xa027 0x2a1 0x3b 0x36 0xa028 0xa153 0x2a4 0x3c 0x37 0xa154 0xa27f 0x2a9 0x3d 0x38 0xa280 0xa3ab 0x2ae 0x3e 0x39 0xa3ac 0xa4d7 0x2b2 0x3f 0x3a 0xa4d8 0xa603 0x2b7 0x40 0x3b 0xa604 0xae9c 0x2bc 0x41>;
				samsung,panel_multires_fhd_revA = [29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 02 ba 01 29 00 00 00 00 00 05 2a 00 00 04 37 29 00 00 00 00 00 05 2b 00 00 07 7f 29 01 00 00 00 00 03 fc a5 a5];
				samsung,panel_multires_hd_revA = [29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 02 ba 00 29 00 00 00 00 00 05 2a 00 00 02 cf 29 00 00 00 00 00 05 2b 00 00 04 ff 29 01 00 00 00 00 03 fc a5 a5];
				samsung,ub-con-det = <0x38 0x59 0x00>;
				qcom,display-type = "secondary";
				qcom,dsi-display-active;
				qcom,dsi-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x01>;
				qcom,dsi-select-clocks = "mux_byte_clk1\0mux_pixel_clk1";
				qcom,dsi-panel = <0x63a>;
				qcom,platform-sec-reset-gpio = <0x38 0x8d 0x00>;
				qcom,platform-te-source = <0x01>;
				samsung,esd-irq-gpio1 = <0x649 0x09 0x00>;
				samsung,lpm-power-control;
				samsung,lpm-power-control-supply-name = "vddrsub";
				samsung,lpm-power-control-supply-min-voltage = <0x16e360>;
				samsung,lpm-power-control-supply-max-voltage = <0x16e360>;
				phandle = <0x63a>;

				qcom,mdss-dsi-display-timings {

					hd {
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-timing-default;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0x690>;
						qcom,mdss-dsi-t-clk-pre = <0x19>;
						qcom,mdss-dsi-t-clk-post = <0x18>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 08 24 22 08 08 05 03 04 00 19 18];
						qcom,mdss-dsi-h-pulse-width = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x8c>;
						qcom,mdss-dsi-h-front-porch = <0x86>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0xc8>;
						qcom,mdss-dsi-v-back-porch = <0xc8>;
						qcom,mdss-dsi-v-front-porch = <0xc8>;
						qcom,mdss-dsi-on-command = [05 01 00 00 14 00 01 11 29 01 00 00 00 00 05 2a 00 00 02 cf 29 01 00 00 00 00 05 2b 00 00 06 8f 29 01 00 00 00 00 02 35 00 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 ed 44 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 09 f4 bb 1e 17 3a 9f 0f 13 c0 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 10 b9 00 00 14 00 18 00 00 00 00 11 03 02 40 02 40 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 14 c5 09 10 c8 25 36 13 26 e6 24 d2 7a 77 73 00 ff 78 8b 08 00 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 22 ca 07 00 00 00 00 00 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 29 01 00 00 00 00 03 b1 00 10 29 01 00 00 00 00 17 b5 19 dc 0a 01 34 67 9a cd 01 22 33 44 00 00 04 44 99 09 01 11 10 00 29 01 00 00 00 00 03 f4 bb 1e 29 01 00 00 00 00 02 f7 03 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0a c4 5b 30 48 b4 00 2a 3c 2a 2a 29 01 00 00 00 00 03 f0 a5 a5 05 01 00 00 00 00 02 2c 00 05 01 00 00 00 00 02 3c 00];
						qcom,mdss-dsi-off-command = <0x5010000 0x128 0x5010000 0x78000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0xf0 0x54 0xf0 0x54 0xf0 0x54>;
					};
				};

				qcom,panel-sec-supply-entries {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					qcom,panel-supply-entry@0 {
						reg = <0x01>;
						qcom,supply-name = "vdd3sub";
						qcom,supply-min-voltage = <0x1b7740>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x00>;
					};

					qcom,panel-supply-entry@1 {
						reg = <0x01>;
						qcom,supply-name = "vddrsub";
						qcom,supply-min-voltage = <0x186a00>;
						qcom,supply-max-voltage = <0x186a00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x00>;
					};

					qcom,panel-supply-entry@2 {
						reg = <0x02>;
						qcom,supply-name = "vcisub";
						qcom,supply-min-voltage = <0x2dc6c0>;
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x0a>;
					};
				};
			};

			ss_dsi_panel_PBA_BOOTING_FHD {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD";
				label = "ss_dsi_panel_PBA_BOOTING_FHD";
				qcom,display-topology = <0x01 0x00 0x01 0x02 0x00 0x01>;
				qcom,default-topology-index = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-h-pulse-width = <0x0c>;
				qcom,mdss-dsi-h-back-porch = <0x20>;
				qcom,mdss-dsi-h-front-porch = <0x90>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-pulse-width = <0x04>;
				qcom,mdss-dsi-v-back-porch = <0x03>;
				qcom,mdss-dsi-v-front-porch = <0x09>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0x1b0606 0xb110507 0x5030400>;
				qcom,mdss-dsi-t-clk-post = <0x07>;
				qcom,mdss-dsi-t-clk-pre = <0x29>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-on-command = [39 01 00 00 78 00 02 11 00];
				qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-off-command = <0x5010000 0x24000128 0x5010000 0x78000110>;
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-controller = <0x31b>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-pan-physical-width-dimension = <0x3c>;
				qcom,mdss-pan-physical-height-dimension = <0x6a>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-force-clock-lane-hs;
				samsung,candela_map_table_revA = <0x00 0x00 0x02 0x05 0x01 0x02 0x02 0x06 0x02 0x03 0x03 0x07 0x03 0x04 0x04 0x08 0x04 0x05 0x05 0x09 0x05 0x06 0x06 0x0a 0x06 0x07 0x07 0x0b 0x07 0x08 0x08 0x0c 0x08 0x09 0x09 0x0d 0x09 0x0a 0x0a 0x0e 0x0a 0x0b 0x0b 0x0f 0x0b 0x0c 0x0c 0x10 0x0c 0x0d 0x0d 0x11 0x0d 0x0e 0x0e 0x13 0x0e 0x0f 0x0f 0x14 0x0f 0x10 0x10 0x15 0x10 0x11 0x11 0x16 0x11 0x12 0x12 0x18 0x12 0x13 0x13 0x19 0x13 0x14 0x14 0x1b 0x14 0x15 0x15 0x1d 0x15 0x16 0x16 0x1e 0x16 0x17 0x18 0x20 0x17 0x19 0x1a 0x22 0x18 0x1b 0x1c 0x25 0x19 0x1d 0x1d 0x27 0x1a 0x1e 0x20 0x29 0x1b 0x21 0x22 0x2c 0x1c 0x23 0x24 0x2f 0x1d 0x25 0x26 0x32 0x1e 0x27 0x28 0x35 0x1f 0x29 0x2b 0x38 0x20 0x2c 0x2e 0x3c 0x21 0x2f 0x31 0x40 0x22 0x32 0x34 0x44 0x23 0x35 0x38 0x48 0x24 0x39 0x3b 0x4d 0x25 0x3c 0x3f 0x52 0x26 0x40 0x43 0x57 0x27 0x44 0x47 0x5d 0x28 0x48 0x4c 0x62 0x29 0x4d 0x50 0x69 0x2a 0x51 0x56 0x6f 0x2b 0x57 0x5b 0x77 0x2c 0x5c 0x61 0x7e 0x2d 0x62 0x68 0x86 0x2e 0x69 0x6e 0x8f 0x2f 0x6f 0x76 0x98 0x30 0x77 0x7d 0xa2 0x31 0x7e 0x85 0xac 0x32 0x86 0x8e 0xb7 0x33 0x8f 0x96 0xc3 0x34 0x97 0xa0 0xcf 0x35 0xa1 0xaa 0xdc 0x36 0xab 0xb5 0xea 0x37 0xb6 0xc1 0xf9 0x38 0xc2 0xcd 0x109 0x39 0xce 0xda 0x11a 0x3a 0xdb 0xe6 0x12c 0x3b 0xe7 0xf2 0x13c 0x3c 0xf3 0xfe 0x14d 0x3d 0xff 0xff 0x168>;
				qcom,display-type = "primary";
				qcom,dsi-display-active;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
				qcom,dsi-panel = <0x630>;
				qcom,platform-reset-gpio = <0x38 0x3b 0x00>;
				qcom,platform-te-source = <0x00>;
				samsung,ub-con-det = <0x38 0x67 0x00>;
				samsung,enable_splash_pba;
				phandle = <0x630>;
			};

			ss_dsi_panel_PBA_BOOTING_FHD_DSI1 {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD_DSI1";
				label = "ss_dsi_panel_PBA_BOOTING_FHD_DSI1";
				qcom,display-topology = <0x01 0x00 0x01 0x02 0x00 0x01>;
				qcom,default-topology-index = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-h-pulse-width = <0x0c>;
				qcom,mdss-dsi-h-back-porch = <0x20>;
				qcom,mdss-dsi-h-front-porch = <0x90>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-pulse-width = <0x04>;
				qcom,mdss-dsi-v-back-porch = <0x03>;
				qcom,mdss-dsi-v-front-porch = <0x09>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0x1b0606 0xb110507 0x5030400>;
				qcom,mdss-dsi-t-clk-post = <0x07>;
				qcom,mdss-dsi-t-clk-pre = <0x29>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-on-command = [39 01 00 00 78 00 02 11 00];
				qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-off-command = <0x5010000 0x24000128 0x5010000 0x78000110>;
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-controller = <0x31b>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-pan-physical-width-dimension = <0x3c>;
				qcom,mdss-pan-physical-height-dimension = <0x6a>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-force-clock-lane-hs;
				samsung,candela_map_table_revA = <0x00 0x00 0x02 0x05 0x01 0x02 0x02 0x06 0x02 0x03 0x03 0x07 0x03 0x04 0x04 0x08 0x04 0x05 0x05 0x09 0x05 0x06 0x06 0x0a 0x06 0x07 0x07 0x0b 0x07 0x08 0x08 0x0c 0x08 0x09 0x09 0x0d 0x09 0x0a 0x0a 0x0e 0x0a 0x0b 0x0b 0x0f 0x0b 0x0c 0x0c 0x10 0x0c 0x0d 0x0d 0x11 0x0d 0x0e 0x0e 0x13 0x0e 0x0f 0x0f 0x14 0x0f 0x10 0x10 0x15 0x10 0x11 0x11 0x16 0x11 0x12 0x12 0x18 0x12 0x13 0x13 0x19 0x13 0x14 0x14 0x1b 0x14 0x15 0x15 0x1d 0x15 0x16 0x16 0x1e 0x16 0x17 0x18 0x20 0x17 0x19 0x1a 0x22 0x18 0x1b 0x1c 0x25 0x19 0x1d 0x1d 0x27 0x1a 0x1e 0x20 0x29 0x1b 0x21 0x22 0x2c 0x1c 0x23 0x24 0x2f 0x1d 0x25 0x26 0x32 0x1e 0x27 0x28 0x35 0x1f 0x29 0x2b 0x38 0x20 0x2c 0x2e 0x3c 0x21 0x2f 0x31 0x40 0x22 0x32 0x34 0x44 0x23 0x35 0x38 0x48 0x24 0x39 0x3b 0x4d 0x25 0x3c 0x3f 0x52 0x26 0x40 0x43 0x57 0x27 0x44 0x47 0x5d 0x28 0x48 0x4c 0x62 0x29 0x4d 0x50 0x69 0x2a 0x51 0x56 0x6f 0x2b 0x57 0x5b 0x77 0x2c 0x5c 0x61 0x7e 0x2d 0x62 0x68 0x86 0x2e 0x69 0x6e 0x8f 0x2f 0x6f 0x76 0x98 0x30 0x77 0x7d 0xa2 0x31 0x7e 0x85 0xac 0x32 0x86 0x8e 0xb7 0x33 0x8f 0x96 0xc3 0x34 0x97 0xa0 0xcf 0x35 0xa1 0xaa 0xdc 0x36 0xab 0xb5 0xea 0x37 0xb6 0xc1 0xf9 0x38 0xc2 0xcd 0x109 0x39 0xce 0xda 0x11a 0x3a 0xdb 0xe6 0x12c 0x3b 0xe7 0xf2 0x13c 0x3c 0xf3 0xfe 0x14d 0x3d 0xff 0xff 0x168>;
				qcom,display-type = "secondary";
				qcom,dsi-display-active;
				qcom,dsi-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x01>;
				qcom,dsi-select-clocks = "mux_byte_clk1\0mux_pixel_clk1";
				qcom,dsi-panel = <0x63b>;
				qcom,platform-sec-reset-gpio = <0x38 0x8d 0x00>;
				qcom,platform-te-source = <0x01>;
				samsung,ub-con-det = <0x38 0x59 0x00>;
				samsung,enable_splash_pba;
				phandle = <0x63b>;
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x00>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x1c44 0xaf30000 0x3fd4 0xaf00000 0x8008>;
			reg-names = "drv\0wrapper\0dispcc";
			qcom,sde-rsc-version = <0x02>;
			vdd-supply = <0x1d>;
			clocks = <0x24 0x36 0x24 0x2e 0x24 0x35>;
			clock-names = "vsync_clk\0gdsc_clk\0iface_clk";
			clock-rate = <0x00 0x00 0x00>;
			qcom,sde-dram-channels = <0x02>;
			mboxes = <0x27 0x00>;
			mbox-names = "disp_rsc";
			phandle = <0x316>;

			qcom,sde-data-bus {
				qcom,msm-bus,name = "disp_rsc_mnoc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x02>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5023 0x00 0x00 0x4e24 0x5023 0x00 0x00 0x4e23 0x5023 0x00 0x61a800 0x4e24 0x5023 0x00 0x61a800 0x4e23 0x5023 0x00 0x61a800 0x4e24 0x5023 0x00 0x61a800>;
			};

			qcom,sde-llcc-bus {
				qcom,msm-bus,name = "disp_rsc_llcc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e21 0x5021 0x00 0x00 0x4e21 0x5021 0x00 0x61a800 0x4e21 0x5021 0x00 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x00 0x00 0x4e20 0x5020 0x00 0x61a800 0x4e20 0x5020 0x00 0x61a800>;
			};
		};

		qcom,mdss_rotator@ae00000 {
			compatible = "qcom,sde_rotator";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys\0rot_vbif_phys";
			#list-cells = <0x01>;
			qcom,mdss-rot-mode = <0x01>;
			qcom,mdss-highest-bank-bit = <0x02>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x00 0x00 0x19 0x200 0x00 0x61a800 0x19 0x200 0x00 0x61a800>;
			rot-vdd-supply = <0x1d>;
			qcom,supply-names = "rot-vdd";
			clocks = <0x1b 0x14 0x1b 0x16 0x24 0x00 0x24 0x33>;
			clock-names = "gcc_iface\0gcc_bus\0iface_clk\0rot_clk";
			interrupt-parent = <0x28>;
			interrupts = <0x02 0x00>;
			power-domains = <0x28>;
			qcom,mdss-rot-vbif-qos-setting = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,mdss-rot-vbif-memtype = <0x03 0x03>;
			qcom,mdss-rot-cdp-setting = <0x01 0x01>;
			qcom,mdss-rot-qos-lut = <0x00 0x00 0x00 0x00>;
			qcom,mdss-rot-danger-lut = <0x00 0x00>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-sbuf-headroom = <0x14>;
			cache-slice-names = "rotator";
			cache-slices = <0x29 0x04>;
			phandle = <0x317>;

			qcom,rot-reg-bus {
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00>;
				phandle = <0x318>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x26 0x2040 0x00>;
				qcom,fullsize-va-map;
				phandle = <0x319>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x26 0x2041 0x00>;
				qcom,fullsize-va-map;
				phandle = <0x31a>;
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.3";
			label = "dsi-ctrl-0";
			cell-index = <0x00>;
			reg = <0xae94000 0x400 0xaf08000 0x04>;
			reg-names = "dsi_ctrl\0disp_cc_base";
			interrupt-parent = <0x28>;
			interrupts = <0x04 0x00>;
			vdda-1p2-supply = <0x2a>;
			clocks = <0x24 0x02 0x24 0x03 0x24 0x05 0x24 0x2f 0x24 0x30 0x24 0x27>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			phandle = <0x31b>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			compatible = "qcom,dsi-ctrl-hw-v2.3";
			label = "dsi-ctrl-1";
			cell-index = <0x01>;
			reg = <0xae96000 0x400 0xaf08000 0x04>;
			reg-names = "dsi_ctrl\0disp_cc_base";
			interrupt-parent = <0x28>;
			interrupts = <0x05 0x00>;
			vdda-1p2-supply = <0x2a>;
			clocks = <0x24 0x06 0x24 0x07 0x24 0x09 0x24 0x31 0x24 0x32 0x24 0x29>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			phandle = <0x31c>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94400 {
			compatible = "qcom,dsi-phy-v4.0";
			label = "dsi-phy-0";
			cell-index = <0x00>;
			reg = <0xae94400 0x760>;
			reg-names = "dsi_phy";
			vdda-0p9-supply = <0x2b>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			phandle = <0x31d>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae96400 {
			compatible = "qcom,dsi-phy-v4.0";
			label = "dsi-phy-1";
			cell-index = <0x01>;
			reg = <0xae96400 0x760>;
			reg-names = "dsi_phy";
			vdda-0p9-supply = <0x2b>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			phandle = <0x31e>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,dp-mst-sim {
			compatible = "qcom,dp-mst-sim";
			phandle = <0x2d>;
		};

		qcom,dp_display@0 {
			cell-index = <0x00>;
			compatible = "qcom,dp-display";
			vdda-1p2-supply = <0x2a>;
			vdda-0p9-supply = <0x4bc>;
			reg = <0xae90000 0xdc 0xae90200 0xc0 0xae90400 0x508 0xae90a00 0x94 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x1a0 0x780000 0x621c 0x88ea040 0x10 0x88e8000 0x20 0xaee1000 0x34 0xae91000 0x94>;
			reg-names = "dp_ahb\0dp_aux\0dp_link\0dp_p0\0dp_phy\0dp_ln_tx0\0dp_ln_tx1\0dp_mmss_cc\0qfprom_physical\0dp_pll\0usb3_dp_com\0hdcp_physical\0dp_p1";
			interrupt-parent = <0x28>;
			interrupts = <0x0c 0x00>;
			clocks = <0x24 0x0c 0x25 0x00 0x1b 0xb6 0x1b 0xba 0x24 0x15 0x24 0x17 0x24 0x10 0x24 0x1d 0x2c 0x05 0x24 0x19 0x2c 0x05 0x24 0x1c 0x24 0x18 0x24 0x16 0x25 0x00>;
			clock-names = "core_aux_clk\0core_usb_ref_clk_src\0core_usb_ref_clk\0core_usb_pipe_clk\0link_clk\0link_iface_clk\0crypto_clk\0pixel_clk_rcg\0pixel_parent\0pixel1_clk_rcg\0pixel1_parent\0strm0_pixel_clk\0strm1_pixel_clk\0link_clk_rcg\0xo_clk";
			qcom,phy-version = <0x420>;
			qcom,aux-cfg0-settings = " ";
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = <0x282464e4>;
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,mst-enable;
			qcom,dp-aux-bridge-sim = <0x2d>;
			qcom,dsc-feature-enable;
			qcom,fec-feature-enable;
			qcom,max-dp-dsc-blks = <0x02>;
			qcom,max-dp-dsc-input-width-pixs = <0x800>;
			phandle = <0x31f>;
			qcom,ext-disp = <0x63f>;
			qcom,dp-aux-switch = <0x2fc>;
			qcom,usbplug-cc-gpio = <0x38 0x26 0x00>;
			pinctrl-names = "mdss_dp_active\0mdss_dp_sleep";
			pinctrl-0 = <0x6ac 0x6ad>;
			pinctrl-1 = <0x6ae 0x6af>;
			aux-pullup-supply = <0x304>;
			qcom,aux-en-gpio = <0x38 0x42 0x00>;
			qcom,aux-sel-gpio = <0x38 0x43 0x00>;
			secdp,dex-dft-res = "3440x1440";

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xdea80>;
					qcom,supply-max-voltage = <0xdea80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x2e 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x2f 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x30 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x31 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,csiphy@ac65000 {
			cell-index = <0x00>;
			compatible = "qcom,csiphy-v1.1\0qcom,csiphy";
			reg = <0xac65000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x65000>;
			interrupts = <0x00 0x1dd 0x00>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x32>;
			regulator-names = "gdscr";
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x2a>;
			clocks = <0x33 0x0e 0x33 0x17 0x33 0x10 0x33 0x0f>;
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x59>;
		};

		qcom,csiphy@ac66000 {
			cell-index = <0x01>;
			compatible = "qcom,csiphy-v1.1\0qcom,csiphy";
			reg = <0xac66000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x66000>;
			interrupts = <0x00 0x1de 0x00>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x32>;
			regulator-names = "gdscr";
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x2a>;
			clocks = <0x33 0x0e 0x33 0x18 0x33 0x12 0x33 0x11>;
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x5a>;
		};

		qcom,csiphy@ac67000 {
			cell-index = <0x02>;
			compatible = "qcom,csiphy-v1.1\0qcom,csiphy";
			reg = <0xac67000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x67000>;
			interrupts = <0x00 0x1df 0x00>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x32>;
			regulator-names = "gdscr";
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x2a>;
			clocks = <0x33 0x0e 0x33 0x19 0x33 0x14 0x33 0x13>;
			clock-names = "cphy_rx_clk_src\0csiphy2_clk\0csi2phytimer_clk_src\0csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x5b>;
		};

		qcom,csiphy@ac68000 {
			cell-index = <0x03>;
			compatible = "qcom,csiphy-v1.1\0qcom,csiphy";
			reg = <0xac68000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x68000>;
			interrupts = <0x00 0x1c0 0x00>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x32>;
			regulator-names = "gdscr";
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x2a>;
			clocks = <0x33 0x0e 0x33 0x1a 0x33 0x16 0x33 0x15>;
			clock-names = "cphy_rx_clk_src\0csiphy3_clk\0csi3phytimer_clk_src\0csi3phytimer_clk";
			src-clock-name = "csi3phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x5c>;
		};

		qcom,cci@ac4a000 {
			cell-index = <0x00>;
			compatible = "qcom,cci";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xac4a000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4a000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x1cc 0x00>;
			status = "ok";
			gdscr-supply = <0x32>;
			regulator-names = "gdscr";
			clocks = <0x33 0x09 0x33 0x08>;
			clock-names = "cci_0_clk_src\0cci_0_clk";
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x34 0x35>;
			pinctrl-1 = <0x36 0x37>;
			gpios = <0x38 0x11 0x00 0x38 0x12 0x00 0x38 0x13 0x00 0x38 0x14 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA0\0CCI_I2C_CLK0\0CCI_I2C_DATA1\0CCI_I2C_CLK1";
			phandle = <0x5d>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x320>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x321>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x322>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x323>;
			};

			qcom,cam-res-mgr {
				compatible = "qcom,cam-res-mgr";
				shared-gpios = <0x0d 0x0f>;
				pinctrl-names = "cam_res_mgr_default\0cam_res_mgr_suspend";
				status = "ok";
				pinctrl-0 = <0x6cc 0x6cd>;
				pinctrl-1 = <0x6ce 0x6cf>;
			};

			qcom,cam-sensor@0 {
				cell-index = <0x00>;
				compatible = "qcom,cam-sensor";
				reg = <0x00>;
				csiphy-sd-index = <0x00>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				led-flash-src = <0x6d0>;
				actuator-src = <0x6d1>;
				eeprom-src = <0x6d2>;
				ois-src = <0x6d3>;
				aperture-src = <0x6d4>;
				cam_vdig-supply = <0x6d5>;
				cam_vio-supply = <0x6d6>;
				cam_vana-supply = <0x6d7>;
				cam_v_custom1-supply = <0x6d8>;
				cam_v_custom2-supply = <0x6d9>;
				cam_v_custom3-supply = <0x6da>;
				cam_clk-supply = <0x32>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_v_custom1\0cam_v_custom2\0cam_v_custom3\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0xfa3e8 0x1b7740 0x249f00 0x2ab980 0x10c8e0 0xfa3e8 0x00>;
				rgltr-max-voltage = <0xfa3e8 0x1b7740 0x249f00 0x2ab980 0x10c8e0 0xfa3e8 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x30d40 0x1388 0x1388 0x00>;
				gpio-no-mux = <0x00>;
				use-shared-clk;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x6db>;
				pinctrl-1 = <0x6dc>;
				gpios = <0x38 0x0d 0x00 0x38 0x5c 0x00>;
				gpio-reset = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0";
				sensor-mode = <0x00>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x33 0x48>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x01>;
				cam,core_voltage = <0x01>;
				cam,upgrade = <0x02>;
				cam,fw_write = <0x03>;
				cam,fw_dump = <0x01>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x01>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
			};

			qcom,cam-sensor@1 {
				cell-index = <0x01>;
				compatible = "qcom,cam-sensor";
				reg = <0x01>;
				slave-addr = <0x20>;
				csiphy-sd-index = <0x01>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				actuator-src = <0x6dd>;
				eeprom-src = <0x6de>;
				cam_vdig-supply = <0x6df>;
				cam_vio-supply = <0x6c6>;
				cam_vana-supply = <0x6e0>;
				cam_clk-supply = <0x32>;
				cam_v_custom1-supply = <0x6e1>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk\0cam_v_custom1";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x00 0x13d620>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x00 0x13d620>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00 0x30d40>;
				gpio-no-mux = <0x00>;
				use-shared-clk;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x6e2 0x6e3>;
				pinctrl-1 = <0x6e4 0x6e5>;
				gpios = <0x38 0x0f 0x00 0x38 0x51 0x00 0x38 0x74 0x00>;
				gpio-reset = <0x01>;
				gpio-custom1 = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x01>;
				gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET2\0MIPI_SW0";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x33 0x4c>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
			};

			qcom,cam-sensor@8 {
				cell-index = <0x08>;
				compatible = "qcom,cam-sensor";
				reg = <0x08>;
				slave-addr = <0x20>;
				csiphy-sd-index = <0x01>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				actuator-src = <0x6dd>;
				eeprom-src = <0x6de>;
				cam_vdig-supply = <0x6df>;
				cam_vio-supply = <0x6c6>;
				cam_vana-supply = <0x6e0>;
				cam_clk-supply = <0x32>;
				cam_v_custom1-supply = <0x6e1>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk\0cam_v_custom1";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x00 0x13d620>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x00 0x13d620>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00 0x30d40>;
				gpio-no-mux = <0x00>;
				use-shared-clk;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x6e2 0x6e3>;
				pinctrl-1 = <0x6e4 0x6e5>;
				gpios = <0x38 0x0f 0x00 0x38 0x51 0x00 0x38 0x74 0x00>;
				gpio-reset = <0x01>;
				gpio-custom1 = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x01>;
				gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET2\0MIPI_SW0";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x33 0x4c>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
			};

			qcom,cam-sensor@4 {
				cell-index = <0x04>;
				compatible = "qcom,cam-sensor";
				reg = <0x04>;
				csiphy-sd-index = <0x01>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				led-flash-src = <0x6e6>;
				actuator-src = <0x6e7>;
				eeprom-src = <0x6d2>;
				ois-src = <0x6d3>;
				cam_vdig-supply = <0x6e8>;
				cam_vio-supply = <0x6e9>;
				cam_vana-supply = <0x6ea>;
				cam_v_custom1-supply = <0x6c6>;
				cam_clk-supply = <0x32>;
				cam_v_custom2-supply = <0x6e1>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_v_custom1\0cam_clk\0cam_v_custom2";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0xfa3e8 0x1b7740 0x2ab980 0x1b7740 0x00 0x13d620>;
				rgltr-max-voltage = <0xfa3e8 0x1b7740 0x2ab980 0x1b7740 0x00 0x13d620>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x1388 0x00 0x30d40>;
				gpio-no-mux = <0x00>;
				use-shared-clk;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x6e3>;
				pinctrl-1 = <0x6e5>;
				gpios = <0x38 0x0d 0x00 0x692 0x0e 0x00 0x38 0x74 0x00>;
				gpio-reset = <0x01>;
				gpio-custom1 = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_SUB_RESET\0MIPI_SW0";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x33 0x48>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x01>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
			};

			qcom,cam-sensor@5 {
				cell-index = <0x05>;
				compatible = "qcom,cam-sensor";
				reg = <0x05>;
				slave-addr = <0x34>;
				csiphy-sd-index = <0x03>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				eeprom-src = <0x6eb>;
				cam_vdig-supply = <0x6ec>;
				cam_vio-supply = <0x6c7>;
				cam_vana-supply = <0x6ed>;
				cam_clk-supply = <0x32>;
				cam_v_custom1-supply = <0x6ee>;
				cam_v_custom2-supply = <0x6c6>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk\0cam_v_custom1\0cam_v_custom2";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x00 0x13d620 0x1b7740>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x00 0x13d620 0x1b7740>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00 0x30d40 0x30d40>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x6ef 0x6f0>;
				pinctrl-1 = <0x6f1 0x6f2>;
				gpios = <0x38 0x10 0x00 0x38 0x87 0x00>;
				gpio-reset = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_RESET5";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x33 0x4e>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
			};

			qcom,cam-sensor@9 {
				cell-index = <0x09>;
				compatible = "qcom,cam-sensor";
				reg = <0x09>;
				slave-addr = <0x34>;
				csiphy-sd-index = <0x03>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				eeprom-src = <0x6eb>;
				cam_vdig-supply = <0x6ec>;
				cam_vio-supply = <0x6c7>;
				cam_vana-supply = <0x6ed>;
				cam_clk-supply = <0x32>;
				cam_v_custom1-supply = <0x6ee>;
				cam_v_custom2-supply = <0x6c6>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk\0cam_v_custom1\0cam_v_custom2";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x00 0x13d620 0x1b7740>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x00 0x13d620 0x1b7740>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00 0x30d40 0x30d40>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x6ef 0x6f0>;
				pinctrl-1 = <0x6f1 0x6f2>;
				gpios = <0x38 0x10 0x00 0x38 0x87 0x00>;
				gpio-reset = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_RESET5";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x33 0x4e>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
			};
		};

		qcom,cci@ac4b000 {
			cell-index = <0x01>;
			compatible = "qcom,cci";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xac4b000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4b000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x10f 0x00>;
			status = "ok";
			gdscr-supply = <0x32>;
			regulator-names = "gdscr";
			clocks = <0x33 0x0b 0x33 0x0a>;
			clock-names = "cci_1_clk_src\0cci_1_clk";
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x39 0x3a>;
			pinctrl-1 = <0x3b 0x3c>;
			gpios = <0x38 0x1f 0x00 0x38 0x20 0x00 0x38 0x21 0x00 0x38 0x22 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA2\0CCI_I2C_CLK2\0CCI_I2C_DATA3\0CCI_I2C_CLK3";
			phandle = <0x5e>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x324>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x325>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x326>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x327>;
			};

			qcom,actuator@18 {
				cell-index = <0x00>;
				reg = <0x18>;
				slave-addr = <0x18>;
				compatible = "qcom,actuator";
				cci-master = <0x01>;
				cci-device = <0x01>;
				cam_vaf-supply = <0x6c9>;
				cam_vio-supply = <0x6d6>;
				regulator-names = "cam_vaf\0cam_vio";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x325aa0 0x1b7740>;
				rgltr-max-voltage = <0x325aa0 0x1b7740>;
				rgltr-load-current = <0x1388 0x1388>;
				status = "ok";
				phandle = <0x6d1>;
			};

			qcom,actuator@1E {
				cell-index = <0x02>;
				reg = <0x1e>;
				slave-addr = <0x1e>;
				compatible = "qcom,actuator";
				cci-master = <0x01>;
				cci-device = <0x01>;
				cam_vaf-supply = <0x6f3>;
				cam_vio-supply = <0x6d6>;
				regulator-names = "cam_vaf\0cam_vio";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980 0x1b7740>;
				rgltr-max-voltage = <0x2ab980 0x1b7740>;
				rgltr-load-current = <0x1388 0x1388>;
				status = "ok";
				phandle = <0x6e7>;
			};

			qcom,cam-sensor@2 {
				cell-index = <0x02>;
				compatible = "qcom,cam-sensor";
				reg = <0x02>;
				csiphy-sd-index = <0x02>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				cam_vdig-supply = <0x6f4>;
				cam_vio-supply = <0x6f5>;
				cam_vana-supply = <0x6f6>;
				cam_clk-supply = <0x32>;
				cam_v_custom1-supply = <0x6e1>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk\0cam_v_custom1";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x124f80 0x1b7740 0x2ab980 0x00 0x13d620>;
				rgltr-max-voltage = <0x124f80 0x1b7740 0x2ab980 0x00 0x13d620>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00 0x30d40>;
				gpio-no-mux = <0x00>;
				use-shared-clk;
				gpios = <0x38 0x0f 0x00 0x692 0x0f 0x00 0x692 0x09 0x00>;
				gpio-reset = <0x01>;
				gpio-custom2 = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET2\0MIPI_SW1";
				sensor-mode = <0x00>;
				cci-master = <0x00>;
				cci-device = <0x01>;
				status = "ok";
				clocks = <0x33 0x4c>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x00>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
			};

			qcom,cam-sensor@3 {
				cell-index = <0x03>;
				compatible = "qcom,cam-sensor";
				reg = <0x03>;
				csiphy-sd-index = <0x02>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				led-flash-src = <0x6f7>;
				eeprom-src = <0x6f8>;
				cam_vdig-supply = <0x6f9>;
				cam_vio-supply = <0x6fa>;
				cam_vana-supply = <0x6fb>;
				cam_v_custom1-supply = <0x6f5>;
				cam_clk-supply = <0x32>;
				cam_v_custom2-supply = <0x6e1>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_v_custom1\0cam_clk\0cam_v_custom2";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x1b7740 0x00 0x13d620>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x1b7740 0x00 0x13d620>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x1388 0x00 0x30d40>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x6fc>;
				pinctrl-1 = <0x6fd>;
				gpios = <0x38 0x0e 0x00 0x692 0x0d 0x00 0x692 0x09 0x00>;
				gpio-reset = <0x01>;
				gpio-custom2 = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK1\0CAM_RESET1\0MIPI_SW1";
				sensor-mode = <0x00>;
				cci-master = <0x00>;
				cci-device = <0x01>;
				status = "ok";
				clocks = <0x33 0x4a>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
			};

			qcom,eeprom@0 {
				cell-index = <0x00>;
				reg = <0x00>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				slave-addr = <0xa0>;
				num-blocks = <0x2a>;
				page0 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll0 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem0 = <0x1fc 0x00 0x02 0x00 0x01 0x00>;
				page1 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll1 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem1 = <0x04 0x1fc 0x02 0x00 0x01 0x00>;
				page2 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll2 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem2 = <0x6fc 0x3600 0x02 0x00 0x01 0x00>;
				page3 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll3 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem3 = <0x04 0x3cfc 0x02 0x00 0x01 0x00>;
				page4 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll4 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem4 = <0x6fc 0x3d00 0x02 0x00 0x01 0x00>;
				page5 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll5 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem5 = <0x04 0x43fc 0x02 0x00 0x01 0x00>;
				page6 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll6 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem6 = <0x1000 0x4400 0x02 0x00 0x01 0x00>;
				page7 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll7 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem7 = <0x04 0x5400 0x02 0x00 0x01 0x00>;
				page8 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll8 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem8 = <0x800 0x5404 0x02 0x00 0x01 0x00>;
				page9 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll9 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem9 = <0x04 0x5c04 0x02 0x00 0x01 0x00>;
				page10 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll10 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem10 = <0x1000 0x5c10 0x02 0x00 0x01 0x00>;
				page11 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll11 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem11 = <0x04 0x6c10 0x02 0x00 0x01 0x00>;
				page12 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll12 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem12 = <0x800 0x6c14 0x02 0x00 0x01 0x00>;
				page13 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll13 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem13 = <0x04 0x7414 0x02 0x00 0x01 0x00>;
				page14 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll14 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem14 = <0x2c 0x7420 0x02 0x00 0x01 0x00>;
				page15 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll15 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem15 = <0x04 0x744c 0x02 0x00 0x01 0x00>;
				page16 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll16 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem16 = <0x3c 0x7450 0x02 0x00 0x01 0x00>;
				page17 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll17 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem17 = <0x04 0x748c 0x02 0x00 0x01 0x00>;
				page18 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll18 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem18 = <0x3c 0x7490 0x02 0x00 0x01 0x00>;
				page19 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll19 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem19 = <0x04 0x74cc 0x02 0x00 0x01 0x00>;
				page20 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll20 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem20 = <0x6c 0x74d0 0x02 0x00 0x01 0x00>;
				page21 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll21 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem21 = <0x04 0x753c 0x02 0x00 0x01 0x00>;
				page22 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll22 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem22 = <0x5c 0x7540 0x02 0x00 0x01 0x00>;
				page23 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll23 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem23 = <0x04 0x759c 0x02 0x00 0x01 0x00>;
				page24 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll24 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem24 = <0x31e0 0x4400 0x02 0x00 0x01 0x00>;
				page25 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll25 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem25 = <0x04 0x75fc 0x02 0x00 0x01 0x00>;
				page26 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll26 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem26 = <0x6fc 0x9000 0x02 0x00 0x01 0x00>;
				page27 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll27 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem27 = <0x04 0x96fc 0x02 0x00 0x01 0x00>;
				page28 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll28 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem28 = <0xe2c 0x9700 0x02 0x00 0x01 0x00>;
				page29 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll29 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem29 = <0x04 0xa52c 0x02 0x00 0x01 0x00>;
				page30 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll30 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem30 = <0x2c 0xa530 0x02 0x00 0x01 0x00>;
				page31 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll31 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem31 = <0x04 0xa55c 0x02 0x00 0x01 0x00>;
				page32 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll32 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem32 = <0x3c 0xa560 0x02 0x00 0x01 0x00>;
				page33 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll33 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem33 = <0x04 0xa59c 0x02 0x00 0x01 0x00>;
				page34 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll34 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem34 = <0x6c 0xa5a0 0x02 0x00 0x01 0x00>;
				page35 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll35 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem35 = <0x04 0xa60c 0x02 0x00 0x01 0x00>;
				page36 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll36 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem36 = <0x80c 0xa610 0x02 0x00 0x01 0x00>;
				page37 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll37 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem37 = <0x04 0xae1c 0x02 0x00 0x01 0x00>;
				page38 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll38 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem38 = <0x5c 0xae20 0x02 0x00 0x01 0x00>;
				page39 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll39 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem39 = <0x04 0xae7c 0x02 0x00 0x01 0x00>;
				page40 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll40 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem40 = <0x38e0 0x7600 0x02 0x00 0x01 0x00>;
				page41 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll41 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem41 = <0x04 0xaefc 0x02 0x00 0x01 0x00>;
				multimodule-support;
				cci-master = <0x01>;
				cci-device = <0x01>;
				qcom,cam-power-seq-type = "cam_vio";
				qcom,cam-power-seq-cfg-val = <0x01>;
				qcom,cam-power-seq-delay = <0x00>;
				cam_vio-supply = <0x6d6>;
				regulator-names = "cam_vio";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740>;
				rgltr-max-voltage = <0x1b7740>;
				rgltr-load-current = <0x1388>;
				gpio-no-mux = <0x01>;
				sensor-position = <0x00>;
				sensor-mode = <0x00>;
				status = "ok";
				phandle = <0x6d2>;
			};

			qcom,eeprom@2 {
				cell-index = <0x02>;
				reg = <0x02>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				slave-addr = <0xa2>;
				num-blocks = <0x0c>;
				page0 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll0 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem0 = <0xfc 0x00 0x02 0x00 0x01 0x00>;
				page1 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll1 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem1 = <0x04 0xfc 0x02 0x00 0x01 0x00>;
				page2 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll2 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem2 = <0x6fc 0x1b00 0x02 0x00 0x01 0x00>;
				page3 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll3 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem3 = <0x04 0x21fc 0x02 0x00 0x01 0x00>;
				page4 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll4 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem4 = <0x3c 0x2200 0x02 0x00 0x01 0x00>;
				page5 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll5 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem5 = <0x04 0x223c 0x02 0x00 0x01 0x00>;
				page6 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll6 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem6 = <0x6c 0x2240 0x02 0x00 0x01 0x00>;
				page7 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll7 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem7 = <0x04 0x22ac 0x02 0x00 0x01 0x00>;
				page8 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll8 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem8 = <0x80c 0x22b0 0x02 0x00 0x01 0x00>;
				page9 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll9 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem9 = <0x04 0x2abc 0x02 0x00 0x01 0x00>;
				page10 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll10 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem10 = <0x29e0 0x100 0x02 0x00 0x01 0x00>;
				page11 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll11 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem11 = <0x04 0x2afc 0x02 0x00 0x01 0x00>;
				cci-master = <0x00>;
				cci-device = <0x01>;
				qcom,cam-power-seq-type = "cam_vio\0cam_v_custom1";
				qcom,cam-power-seq-cfg-val = <0x01 0x01>;
				qcom,cam-power-seq-delay = <0x00 0x00>;
				cam_vio-supply = <0x6f5>;
				cam_v_custom1-supply = <0x6fa>;
				regulator-names = "cam_vio\0cam_v_custom1";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x1b7740>;
				rgltr-max-voltage = <0x1b7740 0x1b7740>;
				rgltr-load-current = <0x1388 0x1388>;
				gpio-no-mux = <0x01>;
				sensor-position = <0x00>;
				sensor-mode = <0x00>;
				status = "ok";
				phandle = <0x6f8>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";
			phandle = <0x328>;

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x840 0x620 0x26 0x860 0x620 0x26 0xa40 0x620 0x26 0xa60 0x620 0x26 0xc40 0x620 0x26 0xc60 0x620 0x26 0xe40 0x620 0x26 0xe60 0x620>;
				label = "ife";

				iova-mem-map {
					phandle = <0x329>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x2180 0x20 0x26 0x21a0 0x20>;
				label = "jpeg";

				iova-mem-map {
					phandle = <0x32a>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x3d>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x2222 0x00 0x26 0x2080 0x20 0x26 0x20a0 0x20 0x26 0x2100 0x20 0x26 0x2120 0x20 0x26 0x20c0 0x00 0x26 0x2140 0x00>;
				label = "icp";

				iova-mem-map {
					phandle = <0x32b>;

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x00>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x00>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = "\a@\0";
						iova-region-len = "\t`\0";
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x04>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xcf300000>;
						iova-region-id = <0x03>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x05>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x2000 0x00>;
				label = "cpas-cdm0";

				iova-mem-map {
					phandle = <0x32c>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};

			msm_cam_smmu_fd {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x21c0 0x20 0x26 0x21e0 0x20>;
				label = "fd";

				iova-mem-map {
					phandle = <0x32d>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x20e0 0x00 0x26 0x2160 0x00>;
				label = "lrme";

				iova-mem-map {
					phandle = <0x32e>;

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = "\a@\0";
						iova-region-len = <0x6400000>;
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0xd800000>;
						iova-region-len = <0xd2800000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};
		};

		qcom,cam-cpas@ac40000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top\0cam_camnoc";
			reg = <0xac40000 0x1000 0xac42000 0x5000>;
			reg-cam-base = <0x40000 0x42000>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x00 0x1cb 0x00>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x32>;
			clock-names = "gcc_ahb_clk\0gcc_axi_hf_clk\0gcc_axi_sf_clk\0slow_ahb_clk_src\0cpas_ahb_clk\0camnoc_axi_clk_src\0camnoc_axi_clk";
			clocks = <0x1b 0x08 0x1b 0x09 0x1b 0x0a 0x33 0x5f 0x33 0x0d 0x33 0x06 0x33 0x05>;
			src-clock-name = "camnoc_axi_clk_src";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x124f800 0x00 0x124f800 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x8f0d180 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0xfe50fb0 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x1312d000 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x1c9c3800 0x00>;
			clock-cntl-level = "suspend\0minsvs\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			control-camnoc-axi-clk;
			camnoc-bus-width = <0x20>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x07>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x12c00 0x01 0x24d 0x00 0x12c00 0x01 0x24d 0x00 0x249f0 0x01 0x24d 0x00 0x249f0 0x01 0x24d 0x00 0x493e0 0x01 0x24d 0x00 0x493e0>;
			vdd-corners = <0x01 0x11 0x31 0x41 0x81 0xc1 0x101 0x141 0x151 0x181 0x1a1>;
			vdd-corner-ahb-mapping = "suspend\0suspend\0minsvs\0lowsvs\0svs\0svs_l1\0nominal\0nominal\0nominal\0turbo\0turbo";
			client-id-based;
			client-names = "csiphy0\0csiphy1\0csiphy2\0csiphy3\0cci0\0cci1\0csid0\0csid1\0csid2\0csid3\0ife0\0ife1\0ife2\0ife3\0ipe0\0ipe1\0cam-cdm-intf0\0cpas-cdm0\0bps0\0icp0\0jpeg-dma0\0jpeg-enc0\0fd0\0lrmecpas0";
			client-axi-port-names = "cam_hf_1\0cam_hf_2\0cam_hf_1\0cam_hf_2\0cam_sf_1\0cam_sf_1\0cam_hf_1\0cam_hf_2\0cam_hf_1\0cam_hf_2\0cam_hf_1\0cam_hf_2\0cam_hf_1\0cam_hf_2\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1";
			client-bus-camnoc-based;

			qcom,axi-port-list {

				qcom,axi-port1 {
					qcom,axi-port-name = "cam_hf_1";
					ib-bw-voting-needed;

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x88 0x200 0x00 0x00 0x88 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x92 0x30a 0x00 0x00 0x92 0x30a 0x00 0x00>;
					};
				};

				qcom,axi-port2 {
					qcom,axi-port-name = "cam_hf_2";
					ib-bw-voting-needed;

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_2_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x91 0x200 0x00 0x00 0x91 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_2_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x93 0x30a 0x00 0x00 0x93 0x30a 0x00 0x00>;
					};
				};

				qcom,axi-port3 {
					qcom,axi-port-name = "cam_sf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_sf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x89 0x200 0x00 0x00 0x89 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_sf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x94 0x30a 0x00 0x00 0x94 0x30a 0x00 0x00>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x00>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x01>;
			cdm-client-names = "vfe\0jpegdma\0jpegenc\0fd\0lrmecdm";
			status = "ok";
		};

		qcom,cpas-cdm0@ac48000 {
			cell-index = <0x00>;
			compatible = "qcom,cam170-cpas-cdm0";
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x48000>;
			interrupts = <0x00 0x1cd 0x00>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0x32>;
			clock-names = "cam_cc_cpas_slow_ahb_clk\0cam_cc_cpas_ahb_clk";
			clocks = <0x33 0x5f 0x33 0x0d>;
			clock-rates = <0x00 0x00>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife";
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
			phandle = <0x32f>;
		};

		qcom,csid0@acb3000 {
			cell-index = <0x00>;
			compatible = "qcom,csid175";
			reg-names = "csid";
			reg = <0xacb3000 0x1000>;
			reg-cam-base = "\0\v0";
			interrupt-names = "csid";
			interrupts = <0x00 0x1d0 0x00>;
			regulator-names = "camss\0ife0";
			camss-supply = <0x32>;
			ife0-supply = <0x3e>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x33 0x28 0x33 0x27 0x33 0x0e 0x33 0x26 0x33 0x25 0x33 0x24 0x33 0x23>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x21426780 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x25f7d940 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x327c31c0 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x389fd980 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x5f>;
		};

		qcom,vfe0@acaf000 {
			cell-index = <0x00>;
			compatible = "qcom,vfe175";
			reg-names = "ife\0cam_camnoc";
			reg = <0xacaf000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xaf000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d1 0x00>;
			regulator-names = "camss\0ife0";
			camss-supply = <0x32>;
			ife0-supply = <0x3e>;
			clock-names = "ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x33 0x25 0x33 0x24 0x33 0x23>;
			clock-rates = <0x17d78400 0x00 0x00 0x21426780 0x00 0x00 0x25f7d940 0x00 0x00 0x327c31c0 0x00 0x00 0x389fd980 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x33 0x29>;
			clock-rates-option = <0x2d4cae00>;
			status = "ok";
			phandle = <0x60>;
		};

		qcom,csid1@acba000 {
			cell-index = <0x01>;
			compatible = "qcom,csid175";
			reg-names = "csid";
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			interrupt-names = "csid";
			interrupts = <0x00 0x1d2 0x00>;
			regulator-names = "camss\0ife1";
			camss-supply = <0x32>;
			ife1-supply = <0x3f>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x33 0x2f 0x33 0x2e 0x33 0x0e 0x33 0x2d 0x33 0x2c 0x33 0x2b 0x33 0x2a>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x21426780 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x25f7d940 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x327c31c0 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x389fd980 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x61>;
		};

		qcom,vfe1@acb6000 {
			cell-index = <0x01>;
			compatible = "qcom,vfe175";
			reg-names = "ife\0cam_camnoc";
			reg = <0xacb6000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xb6000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d3 0x00>;
			regulator-names = "camss\0ife1";
			camss-supply = <0x32>;
			ife1-supply = <0x3f>;
			clock-names = "ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x33 0x2c 0x33 0x2b 0x33 0x2a>;
			clock-rates = <0x17d78400 0x00 0x00 0x21426780 0x00 0x00 0x25f7d940 0x00 0x00 0x327c31c0 0x00 0x00 0x389fd980 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x33 0x30>;
			clock-rates-option = <0x2d4cae00>;
			status = "ok";
			phandle = <0x62>;
		};

		qcom,csid-lite0@acc8000 {
			cell-index = <0x02>;
			compatible = "qcom,csid-lite175";
			reg-names = "csid-lite";
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x1d4 0x00>;
			regulator-names = "camss";
			camss-supply = <0x32>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk";
			clocks = <0x33 0x35 0x33 0x34 0x33 0x0e 0x33 0x33 0x33 0x32 0x33 0x31>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x1312d000 0x00 0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x63>;
		};

		qcom,vfe-lite0@acc4000 {
			cell-index = <0x02>;
			compatible = "qcom,vfe-lite175";
			reg-names = "ife-lite";
			reg = <0xacc4000 0x4000>;
			reg-cam-base = "\0\f@";
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x1d5 0x00>;
			regulator-names = "camss";
			camss-supply = <0x32>;
			clock-names = "ife_clk_src\0ife_clk";
			clocks = <0x33 0x32 0x33 0x31>;
			clock-rates = <0x1312d000 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x65>;
		};

		qcom,csid-lite1@accf000 {
			cell-index = <0x03>;
			compatible = "qcom,csid-lite175";
			reg-names = "csid-lite";
			reg = <0xaccf000 0x1000>;
			reg-cam-base = <0xcf000>;
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x167 0x00>;
			regulator-names = "camss";
			camss-supply = <0x32>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk";
			clocks = <0x33 0x3a 0x33 0x39 0x33 0x0e 0x33 0x38 0x33 0x37 0x33 0x36>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x1312d000 0x00 0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x64>;
		};

		qcom,vfe-lite1@accb000 {
			cell-index = <0x03>;
			compatible = "qcom,vfe-lite175";
			reg-names = "ife-lite";
			reg = <0xaccb000 0x4000>;
			reg-cam-base = <0xcb000>;
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x168 0x00>;
			regulator-names = "camss";
			camss-supply = <0x32>;
			clock-names = "ife_clk_src\0ife_clk";
			clocks = <0x33 0x37 0x33 0x36>;
			clock-rates = <0x1312d000 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x66>;
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5\0qcom,ipe0\0qcom,ipe1\0qcom,bps";
			num-a5 = <0x01>;
			num-ipe = <0x02>;
			num-bps = <0x01>;
			icp_pc_en;
			status = "ok";
		};

		qcom,a5@ac00000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic\0a5_sierra\0a5_csr";
			reg-cam-base = <0x00 0x10000 0x18000>;
			interrupts = <0x00 0x1cf 0x00>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x32>;
			clock-names = "soc_fast_ahb\0icp_ahb_clk\0icp_clk_src\0icp_clk";
			clocks = <0x33 0x1b 0x33 0x20 0x33 0x22 0x33 0x21>;
			clock-rates = <0xbebc200 0x00 0x17d78400 0x00 0x17d78400 0x00 0x23c34600 0x00>;
			clock-cntl-level = "svs\0turbo";
			fw_name = "CAMERA_ICP.elf";
			ubwc-cfg = <0x7b 0x1ef>;
			status = "ok";
			phandle = <0x67>;
		};

		qcom,ipe0 {
			cell-index = <0x00>;
			compatible = "qcom,cam-ipe";
			reg = <0xac87000 0x3000>;
			reg-names = "ipe0_top";
			reg-cam-base = "\0\bp";
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0x40>;
			clock-names = "ipe_0_ahb_clk\0ipe_0_areg_clk\0ipe_0_axi_clk\0ipe_0_clk_src\0ipe_0_clk";
			src-clock-name = "ipe_0_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x33 0x3b 0x33 0x3c 0x33 0x3d 0x33 0x3f 0x33 0x3e>;
			clock-rates = <0x00 0x00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x1efe9200 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x68>;
		};

		qcom,ipe1 {
			cell-index = <0x01>;
			compatible = "qcom,cam-ipe";
			reg = <0xac91000 0x3000>;
			reg-names = "ipe1_top";
			reg-cam-base = <0x91000>;
			regulator-names = "ipe1-vdd";
			ipe1-vdd-supply = <0x41>;
			clock-names = "ipe_1_ahb_clk\0ipe_1_areg_clk\0ipe_1_axi_clk\0ipe_1_clk_src\0ipe_1_clk";
			src-clock-name = "ipe_1_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x33 0x40 0x33 0x41 0x33 0x42 0x33 0x3f 0x33 0x43>;
			clock-rates = <0x00 0x00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x1efe9200 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x330>;
		};

		qcom,bps {
			cell-index = <0x00>;
			compatible = "qcom,cam-bps";
			reg = <0xac6f000 0x3000>;
			reg-names = "bps_top";
			reg-cam-base = <0x6f000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0x42>;
			clock-names = "bps_ahb_clk\0bps_areg_clk\0bps_axi_clk\0bps_clk_src\0bps_clk";
			src-clock-name = "bps_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x33 0x00 0x33 0x01 0x33 0x02 0x33 0x04 0x33 0x03>;
			clock-rates = <0x00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x69>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc\0qcom,jpegdma";
			num-jpeg-enc = <0x01>;
			num-jpeg-dma = <0x01>;
			status = "ok";
			phandle = <0x331>;
		};

		qcom,jpegenc@ac4e000 {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			interrupt-names = "jpeg";
			interrupts = <0x00 0x1da 0x00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x32>;
			clock-names = "jpegenc_clk_src\0jpegenc_clk";
			clocks = <0x33 0x45 0x33 0x44>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x332>;
		};

		qcom,jpegdma@0xac52000 {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			interrupt-names = "jpegdma";
			interrupts = <0x00 0x1db 0x00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x32>;
			clock-names = "jpegdma_clk_src\0jpegdma_clk";
			clocks = <0x33 0x45 0x33 0x44>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x333>;
		};

		qcom,cam-fd {
			compatible = "qcom,cam-fd";
			compat-hw-name = "qcom,fd";
			num-fd = <0x01>;
			status = "ok";
			phandle = <0x334>;
		};

		qcom,fd@ac5a000 {
			cell-index = <0x00>;
			compatible = "qcom,fd501";
			reg-names = "fd_core\0fd_wrapper";
			reg = <0xac5a000 0x1000 0xac5b000 0x400>;
			reg-cam-base = <0x5a000 0x5b000>;
			interrupt-names = "fd";
			interrupts = <0x00 0x1ce 0x00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x32>;
			clock-names = "fd_core_clk_src\0fd_core_clk\0fd_core_uar_clk";
			clocks = <0x33 0x1d 0x33 0x1c 0x33 0x1e>;
			src-clock-name = "fd_core_clk_src";
			clock-control-debugfs = "true";
			clock-cntl-level = "svs\0svs_l1\0turbo";
			clock-rates = <0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x23c34600 0x00 0x00>;
			status = "ok";
			phandle = <0x335>;
		};

		qcom,cam-lrme {
			compatible = "qcom,cam-lrme";
			arch-compat = "lrme";
			status = "ok";
			phandle = <0x336>;
		};

		qcom,lrme@ac6b000 {
			cell-index = <0x00>;
			compatible = "qcom,lrme";
			reg-names = "lrme";
			reg = <0xac6b000 0xa00>;
			reg-cam-base = <0x6b000>;
			interrupt-names = "lrme";
			interrupts = <0x00 0x1dc 0x00>;
			regulator-names = "camss";
			camss-supply = <0x32>;
			clock-names = "lrme_clk_src\0lrme_clk";
			clocks = <0x33 0x47 0x33 0x46>;
			clock-rates = <0xe4e1c00 0x00 0x11e1a300 0x00 0x1312d000 0x00 0x17d78400 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "lrme_clk_src";
			status = "ok";
			phandle = <0x337>;
		};

		qcom,smp2p_interrupt_qvrexternal_5_out {
			compatible = "qcom,smp2p-interrupt-qvrexternal-5-out";
			qcom,smem-states = <0x43 0x00>;
			qcom,smem-state-names = "qvrexternal-smp2p-out";
		};

		qcom,spss_utils {
			compatible = "qcom,spss-utils";
			qcom,spss-fuse1-addr = <0x7841c4>;
			qcom,spss-fuse1-bit = <0x1b>;
			qcom,spss-fuse2-addr = <0x7841c4>;
			qcom,spss-fuse2-bit = <0x1a>;
			qcom,spss-dev-firmware-name = "spss2d";
			qcom,spss-test-firmware-name = "spss2t";
			qcom,spss-prod-firmware-name = "spss2p";
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			status = "ok";
			phandle = <0x338>;
		};

		qcom,spcom {
			compatible = "qcom,spcom";
			qcom,spcom-ch-names = "sp_kernel\0sp_ssr";
			status = "ok";
		};

		jtagmm@7040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x44 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
			phandle = <0x339>;
		};

		jtagmm@7140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x44 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
			phandle = <0x33a>;
		};

		jtagmm@7240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x44 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
			phandle = <0x33b>;
		};

		jtagmm@7340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x44 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
			phandle = <0x33c>;
		};

		jtagmm@7440000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x44 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x17>;
			phandle = <0x33d>;
		};

		jtagmm@7540000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x44 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x18>;
			phandle = <0x33e>;
		};

		jtagmm@7640000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x44 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x19>;
			phandle = <0x33f>;
		};

		jtagmm@7740000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x44 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x1a>;
			phandle = <0x340>;
		};

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x01 0x09 0x04>;
			interrupt-parent = <0x45>;
			phandle = <0x45>;
		};

		gict@17a20000 {
			compatible = "arm,gic-600-erp";
			reg = <0x17a20000 0x10000>;
			reg-names = "gict-base";
			interrupt-config = <0x2e 0x11>;
			interrupt-names = "gict-fault\0gict-err";
			interrupts = <0x00 0x2e 0x04 0x00 0x11 0x04>;
			phandle = <0x341>;
		};

		interrupt-controller@0xb220000 {
			compatible = "qcom,pdc-sm8150";
			reg = <0xb220000 0x400>;
			#interrupt-cells = <0x03>;
			interrupt-parent = <0x45>;
			interrupt-controller;
			phandle = <0x01>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x01 0xf08 0x01 0x02 0xf08 0x01 0x03 0xf08 0x01 0x00 0xf08>;
			clock-frequency = <0x124f800>;
		};

		timer@0x17c20000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c20000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@0x17c21000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17c26000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		llcc-pmu@90cc000 {
			compatible = "qcom,qcom-llcc-pmu";
			reg = <0x90cc000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x342>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x46>;

			opp-150 {
				opp-hz = <0x00 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x00 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x00 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x00 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x00 0x300a>;
			};

			opp-933 {
				opp-hz = <0x00 0x379c>;
			};

			opp-1000 {
				opp-hz = <0x00 0x3b9a>;
			};
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x46>;
			phandle = <0x47>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b6400 0x300 0x90b6300 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0x245 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x47>;
			qcom,count-unit = <0x10000>;
			phandle = <0x343>;
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x48>;

			opp-200 {
				opp-hz = <0x00 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};

			opp-2092 {
				opp-hz = <0x00 0x1f2c>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
			};
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x48>;
			phandle = <0x49>;
		};

		qcom,cpu-llcc-ddr-bwmon@90cd000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x90cd000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0x51 0x04>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x49>;
			qcom,count-unit = <0x10000>;
			phandle = <0x344>;
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x4a>;

			opp-0 {
				opp-hz = <0x00 0x00>;
			};

			opp-200 {
				opp-hz = <0x00 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};

			opp-2092 {
				opp-hz = <0x00 0x1f2c>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
			};
		};

		qcom,npu-npu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x9a 0x200>;
			operating-points-v2 = <0x4a>;
			phandle = <0x4b>;
		};

		qcom,npu-npu-ddr-bwmon@9960300 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x9960300 0x300 0x9960200 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0x16d 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x4b>;
			qcom,count-unit = <0x10000>;
			phandle = <0x345>;
		};

		qcom,cdsp-cdsp-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x4c 0x03>;
			governor = "powersave";
			phandle = <0x6d>;
		};

		qcom,cpu0-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x4c 0x00>;
			governor = "performance";
			phandle = <0x4d>;
		};

		qcom,cpu0-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x4d>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0x79e00 0x18085800 0x8ca00 0x1dc13000 0xa4100 0x249f0000 0xbb800 0x2a57d800 0xe5b00 0x3010b000 0xfd200 0x35c98800 0x10fe00 0x3b826000 0x127500 0x40177880 0x13ec00 0x45cf1800 0x151800 0x4b87f000 0x168f00 0x501bd000 0x18e700 0x5b8d8000 0x1b3f00 0x60216000>;
			phandle = <0x346>;
		};

		qcom,cpu4-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x4c 0x01>;
			governor = "performance";
			phandle = <0x4e>;
		};

		qcom,cpu4-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18 0x19>;
			qcom,target-dev = <0x4e>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xc9900 0x249f0000 0x11df00 0x3010b000 0x156300 0x3b826000 0x1a1300 0x4b87f000 0x1ec300 0x501bd000 0x24ea00 0x5b8d8000 0x2b5c00 0x60216000>;
			phandle = <0x347>;
		};

		qcom,cpu7-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x4c 0x02>;
			governor = "performance";
			phandle = <0x4f>;
		};

		qcom,cpu7-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x1a>;
			qcom,target-dev = <0x4f>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xc9900 0x249f0000 0x11df00 0x3010b000 0x156300 0x3b826000 0x1a1300 0x4b87f000 0x1ec300 0x501bd000 0x24ea00 0x5b8d8000 0x2b5c00 0x60152b00>;
			phandle = <0x348>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x46>;
			phandle = <0x50>;
		};

		qcom,cpu0-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x50>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x493e0 0x8f0 0xbb800 0x11e1 0x168f00 0x1bc6 0x18e700 0x23c3>;
			phandle = <0x349>;
		};

		qcom,cpu4-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x46>;
			phandle = <0x51>;
		};

		qcom,cpu4-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0x51>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x493e0 0x8f0 0xad700 0x11e1 0x101d00 0x1bc6 0x13a100 0x23c3 0x1b8a00 0x300a 0x286e00 0x379c 0x2dc6c0 0x3b9a>;
			phandle = <0x34a>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x48>;
			phandle = <0x52>;
		};

		qcom,cpu0-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x52>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0x493e0 0x2fa 0xbb800 0x6b8 0x10fe00 0x826 0x168f00 0xb71 0x18e700 0xf27>;
			phandle = <0x34b>;
		};

		qcom,cpu4-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x48>;
			phandle = <0x53>;
		};

		qcom,cpu4-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0x53>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0x493e0 0x2fa 0xad700 0x6b8 0xc9900 0x826 0x101d00 0xb71 0x13a100 0xf27 0x189c00 0x1429 0x1b8a00 0x172b 0x286e00 0x1ae1 0x2dc6c0 0x1f2c>;
			phandle = <0x34c>;
		};

		qcom,cpu4-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x48>;
			phandle = <0x54>;
		};

		qcom,cpu4-computemon {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0x54>;
			qcom,core-dev-table = <0x1d4c00 0x2fa 0x2aa080 0xf27 0x2dc6c0 0x1f2c>;
			phandle = <0x34d>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x01 0x05 0x04>;
			phandle = <0x34e>;
		};

		qcom,msm-imem@146bf000 {
			compatible = "qcom,msm-imem";
			reg = <0x146bf000 0x1000>;
			ranges = <0x00 0x146bf000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			upload_cause@66c {
				compatible = "qcom,msm-imem-upload_cause";
				reg = <0x66c 0x04>;
			};
		};

		restart@c264000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x04 0x1fd3000 0x04>;
			reg-names = "pshold-base\0tcsr-boot-misc-detect";
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,aop-ddr-msgs {
			compatible = "qcom,aop-ddr-msgs";
			mboxes = <0x1f 0x00>;
			mbox-name = "restart-ddr-mbox";
		};

		qcom,aop-ddrss-cmds {
			compatible = "qcom,aop-ddrss-cmds";
			mboxes = <0x1f 0x00>;
			mbox-name = "ddrss-cmds-mbox";
		};

		qcom,mpm2-sleep-counter@0xc221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x05>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24d 0x00 0x00 0x01 0x254 0x00 0x00 0x16 0x200 0x00 0x00 0x17 0x200 0x00 0x00 0x01 0x24e 0x00 0x01 0x01 0x24d 0x00 0x01 0x01 0x254 0x00 0x01 0x16 0x200 0x16e360 0x16e360 0x17 0x200 0x16e360 0x16e360>;
			status = "ok";
			phandle = <0x34f>;
		};

		keepalive-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x55>;

			opp-1 {
				opp-hz = <0x00 0x01>;
			};
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x01 0x273>;
			qcom,active-only;
			status = "ok";
			operating-points-v2 = <0x55>;
			phandle = <0x350>;
		};

		qcom,cdsp_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x9a 0x2756>;
			qcom,active-only;
			status = "ok";
			operating-points-v2 = <0x55>;
			phandle = <0x351>;
		};

		qcom,rpmhclk {
			compatible = "qcom,rpmh-clk-sm8150";
			mboxes = <0x56 0x00>;
			mbox-names = "apps";
			#clock-cells = <0x01>;
			phandle = <0x25>;
		};

		qcom,aopclk {
			compatible = "qcom,aop-qmp-clk";
			#clock-cells = <0x01>;
			mboxes = <0x1f 0x00>;
			mbox-names = "qdss_clk";
			phandle = <0x44>;
		};

		qcom,gcc {
			compatible = "qcom,gcc-sm8150-v2\0syscon";
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_cx_ao-supply = <0x57>;
			vdd_mm-supply = <0x1c>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x1b>;
		};

		qcom,videocc@ab00000 {
			compatible = "qcom,videocc-sm8150-v2\0syscon";
			reg = <0xab00000 0x10000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x1c>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x1b 0xc0>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x70>;
		};

		qcom,camcc {
			compatible = "qcom,camcc-sm8150-v2\0syscon";
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_mx-supply = <0x58>;
			vdd_mm-supply = <0x1c>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x1b 0x08>;
			qcom,cam_cc_csi0phytimer_clk_src-opp-handle = <0x59>;
			qcom,cam_cc_csi1phytimer_clk_src-opp-handle = <0x5a>;
			qcom,cam_cc_csi2phytimer_clk_src-opp-handle = <0x5b>;
			qcom,cam_cc_csi3phytimer_clk_src-opp-handle = <0x5c>;
			qcom,cam_cc_cci_0_clk_src-opp-handle = <0x5d>;
			qcom,cam_cc_cci_1_clk_src-opp-handle = <0x5e>;
			qcom,cam_cc_ife_0_csid_clk_src-opp-handle = <0x5f>;
			qcom,cam_cc_ife_0_clk_src-opp-handle = <0x60>;
			qcom,cam_cc_ife_1_csid_clk_src-opp-handle = <0x61>;
			qcom,cam_cc_ife_1_clk_src-opp-handle = <0x62>;
			qcom,cam_cc_ife_lite_0_csid_clk_src-opp-handle = <0x63>;
			qcom,cam_cc_ife_lite_1_csid_clk_src-opp-handle = <0x64>;
			qcom,cam_cc_ife_lite_0_clk_src-opp-handle = <0x65>;
			qcom,cam_cc_ife_lite_1_clk_src-opp-handle = <0x66>;
			qcom,cam_cc_icp_clk_src-opp-handle = <0x67>;
			qcom,cam_cc_ipe_0_clk_src-opp-handle = <0x68>;
			qcom,cam_cc_bps_clk_src-opp-handle = <0x69>;
			#clock-cells = <0x01>;
			phandle = <0x33>;
		};

		qcom,dispcc {
			compatible = "qcom,dispcc-sm8150-v2\0syscon";
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x1c>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x1b 0x14>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x24>;
		};

		qcom,npucc {
			compatible = "qcom,npucc-sm8150-v2\0syscon";
			reg = <0x9910000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_gdsc-supply = <0x6a>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x71>;
		};

		qcom,gpucc {
			compatible = "qcom,gpucc-sm8150\0syscon";
			reg = <0x2c90000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_mx-supply = <0x58>;
			qcom,gpu_cc_gmu_clk_src-opp-handle = <0x6b>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x72>;
		};

		qcom,scc@2b10000 {
			compatible = "qcom,scc-sm8150-v2";
			reg = <0x2b10000 0x30000>;
			vdd_scc_cx-supply = <0x6c>;
			#clock-cells = <0x01>;
			status = "disabled";
			phandle = <0x2ae>;
		};

		syscon@182a0018 {
			compatible = "syscon";
			reg = <0x182a0018 0x04>;
			phandle = <0x73>;
		};

		syscon@90b0000 {
			compatible = "syscon";
			reg = <0x90b0000 0x1000>;
			phandle = <0x74>;
		};

		qcom,cpucc {
			compatible = "qcom,clk-cpu-osm";
			reg = <0x18321000 0x1400 0x18323000 0x1400 0x18325800 0x1400 0x18327800 0x1400>;
			reg-names = "osm_l3_base\0osm_pwrcl_base\0osm_perfcl_base\0osm_perfpcl_base";
			l3-devs = <0x4d 0x4e 0x6d 0x4f>;
			#clock-cells = <0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			phandle = <0x4c>;

			qcom,limits-dcvs@18358800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x20 0x04>;
				qcom,affinity = <0x00>;
				reg = <0x18358800 0x1000 0x18323000 0x1000>;
				#thermal-sensor-cells = <0x00>;
				phandle = <0x05>;
			};

			qcom,limits-dcvs@18350800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x21 0x04>;
				qcom,affinity = <0x01>;
				reg = <0x18350800 0x1000 0x18325800 0x1000>;
				#thermal-sensor-cells = <0x00>;
				isens_vref_0p8-supply = <0x6e>;
				isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x4e20>;
				isens_vref_1p8-supply = <0x6f>;
				isens-vref-1p8-settings = <0x1b7740 0x1b7740 0x4e20>;
				phandle = <0x0d>;
			};
		};

		qcom,cc-debug {
			compatible = "qcom,debugcc-sm8150";
			qcom,gcc = <0x1b>;
			qcom,videocc = <0x70>;
			qcom,camcc = <0x33>;
			qcom,dispcc = <0x24>;
			qcom,npucc = <0x71>;
			qcom,gpucc = <0x72>;
			qcom,cpucc = <0x73>;
			qcom,mccc = <0x74>;
			clock-names = "xo_clk_src";
			clocks = <0x25 0x00>;
			#clock-cells = <0x01>;
			phandle = <0x352>;
		};

		qcom_clk_led {
			compatible = "qcom,clk-led-pwm";
			qcom,label = "led_clk_gp2";
			clocks = <0x1b 0x20>;
			clock-names = "core";
			assigned-clocks = <0x1b 0x20>;
			assigned-clock-rates = <0x13880>;
			qcom,max_duty = <0x35>;
			pinctrl-names = "active\0sleep";
			pinctrl-0 = <0x75>;
			pinctrl-1 = <0x76>;
			status = "disabled";
			phandle = <0x353>;
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core\0chnls\0obsrvr\0intr\0cnfg";
			interrupt-names = "periph_irq";
			interrupts = <0x00 0x1e1 0x00>;
			qcom,ee = <0x00>;
			qcom,channel = <0x00>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			interrupt-controller;
			#interrupt-cells = <0x04>;
			cell-index = <0x00>;
			phandle = <0x354>;

			qcom,pm8150@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x00 0x24 0x00 0x01>;
					io-channels = <0x605 0x06>;
					io-channel-names = "thermal";
					#thermal-sensor-cells = <0x00>;
					qcom,temperature-threshold-set = <0x01>;
					phandle = <0x606>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x00 0x08 0x00 0x00 0x00 0x08 0x01 0x00 0x00 0x08 0x04 0x00 0x00 0x08 0x05 0x00>;
					interrupt-names = "kpdpwr\0resin\0resin-bark\0kpdpwr-resin-bark";
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,kpdpwr-sw-debounce;
					qcom,system-reset;
					qcom,store-hard-reset-reason;
					qcom,s3-debounce = <0x80>;

					qcom,pon_1 {
						qcom,pon-type = <0x00>;
						qcom,pull-up = <0x01>;
						linux,code = <0x74>;
						qcom,support-reset = <0x00>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x01>;
						qcom,pull-up = <0x01>;
						linux,code = <0x72>;
						qcom,support-reset = <0x00>;
					};

					qcom,pon_3 {
						qcom,pon-type = <0x03>;
						qcom,support-reset = <0x01>;
						qcom,pull-up = <0x01>;
						qcom,s1-timer = <0x1a40>;
						qcom,s2-timer = <0x3e8>;
						qcom,s2-type = <0x08>;
						qcom,use-bark;
					};
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x200>;
					#clock-cells = <0x01>;
					qcom,num-clkdivs = <0x02>;
					clock-output-names = "pm8150_div_clk1\0pm8150_div_clk2";
					clocks = <0x25 0x00>;
					clock-names = "xo";
					phandle = <0x704>;
				};

				qcom,pm8150_rtc {
					compatible = "qcom,qpnp-rtc";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,qpnp-rtc-write = <0x00>;
					qcom,qpnp-rtc-alarm-pwrup = <0x00>;
					phandle = <0x705>;

					qcom,pm8150_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};

					qcom,pm8150_rtc_alarm@6100 {
						reg = <0x6100 0x100>;
						interrupts = <0x00 0x61 0x01 0x00>;
					};
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xa00>;
					interrupts = <0x00 0xc0 0x00 0x00 0x00 0xc2 0x00 0x00 0x00 0xc3 0x00 0x00 0x00 0xc5 0x00 0x00 0x00 0xc8 0x00 0x00 0x00 0xc9 0x00 0x00>;
					interrupt-names = "pm8150_gpio1\0pm8150_gpio3\0pm8150_gpio4\0pm8150_gpio6\0pm8150_gpio9\0pm8150_gpio10";
					gpio-controller;
					#gpio-cells = <0x02>;
					qcom,gpios-disallowed = <0x02 0x05 0x07 0x08>;
					phandle = <0x649>;

					pmx_sde_esd {

						sde_esd_default {
							pins = "gpio1";
							function = "normal";
							input-enable;
							bias-disable;
							phandle = <0x628>;
						};

						sde_esd1_default {
							pins = "gpio9";
							function = "normal";
							input-enable;
							bias-disable;
							power-source = <0x01>;
							phandle = <0x637>;
						};
					};

					motor_int {

						motor_int_default {
							pins = "gpio10";
							function = "normal";
							input-enable;
							bias-pull-up;
							enable-active-low;
							power-source = <0x01>;
							phandle = <0x700>;
						};
					};

					fm_motor_sleep_clk_out_default {
						pins = "gpio3";
						function = "func1";
						bias-disable;
						power-source = <0x00>;
						output-low;
						input-disable;
						phandle = <0x702>;
					};
				};

				sdam@b100 {
					compatible = "qcom,spmi-sdam";
					reg = <0xb100 0x100>;
					phandle = <0x706>;
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					phandle = <0x605>;

					ref_gnd {
						reg = <0x00>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vref_1p25 {
						reg = <0x01>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					die_temp {
						reg = <0x06>;
						label = "die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					vcoin {
						reg = <0x85>;
						label = "vcoin";
						qcom,pre-scaling = <0x01 0x03>;
					};

					xo_therm {
						reg = <0x4c>;
						label = "xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pa_therm1 {
						reg = <0x4e>;
						label = "pa_therm1";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					ap_therm {
						reg = <0x4d>;
						label = "ap_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,decimation = <0x348>;
						qcom,avg-samples = <0x08>;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x00 0x35 0x00 0x01>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x605 0x4c 0x605 0x4d 0x605 0x4e>;
					phandle = <0x64a>;

					xo_therm {
						reg = <0x4c>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};
			};

			qcom,pm8150@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
			};

			qcom,pm8150l@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x608>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x04 0x24 0x00 0x01>;
					io-channels = <0x607 0x06>;
					io-channel-names = "thermal";
					#thermal-sensor-cells = <0x00>;
					qcom,temperature-threshold-set = <0x01>;
					phandle = <0x60a>;
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x100>;
					#clock-cells = <0x01>;
					qcom,num-clkdivs = <0x01>;
					clock-output-names = "pm8150l_div_clk1";
					clocks = <0x25 0x00>;
					clock-names = "xo";
					phandle = <0x708>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xc00>;
					interrupts = <0x04 0xc0 0x00 0x00 0x04 0xc1 0x00 0x00 0x04 0xc2 0x00 0x00 0x04 0xc3 0x00 0x00 0x04 0xc4 0x00 0x00 0x04 0xc5 0x00 0x00 0x04 0xc6 0x00 0x00 0x04 0xc7 0x00 0x00 0x04 0xc8 0x00 0x00 0x04 0xc9 0x00 0x00 0x04 0xca 0x00 0x00 0x04 0xcb 0x00 0x00>;
					interrupt-names = "pm8150l_gpio1\0pm8150l_gpio2\0pm8150l_gpio3\0pm8150l_gpio4\0pm8150l_gpio5\0pm8150l_gpio6\0pm8150l_gpio7\0pm8150l_gpio8\0pm8150l_gpio9\0pm8150l_gpio10\0pm8150l_gpio11\0pm8150l_gpio12";
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x65b>;

					key_vol_up {

						key_vol_up_default {
							pins = "gpio12";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x00>;
							phandle = <0x659>;
						};
					};

					gpio6_adc {

						gpio6_adc_default {
							pins = "gpio6";
							function = "normal";
							bias-high-impedance;
							phandle = <0x657>;
						};
					};

					key_wink {

						key_wink_default {
							pins = "gpio8";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x01>;
							phandle = <0x65a>;
						};
					};

					hall {

						hall_default {
							pins = "gpio3";
							function = "normal";
							output-disable;
							input-enable;
							bias-disable;
							power-source = <0x00>;
							phandle = <0x69d>;
						};
					};

					wpc_det {

						wpc_det_default {
							pins = "gpio1";
							function = "normal";
							input-enable;
							bias-disable;
							power-source = <0x00>;
							phandle = <0x6bc>;
						};
					};

					sub_bat_thm {

						sub_bat_thm_default {
							pins = "gpio7";
							function = "normal";
							bias-high-impedance;
							phandle = <0x6be>;
						};
					};

					wpc_thm {

						wpc_thm_default {
							pins = "gpio5";
							function = "normal";
							bias-high-impedance;
							phandle = <0x6bd>;
						};
					};

					chg_int {

						chg_int_default {
							pins = "gpio11";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x01>;
							phandle = <0x6bf>;
						};
					};
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x04 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					phandle = <0x607>;

					ref_gnd {
						reg = <0x00>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vref_1p25 {
						reg = <0x01>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					die_temp {
						reg = <0x06>;
						label = "die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					camera_flash_therm {
						reg = <0x4d>;
						label = "camera_flash_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pa_therm2 {
						reg = <0x4f>;
						label = "pa_therm2";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pa_therm {
						reg = <0x4e>;
						label = "pa_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,decimation = <0x348>;
						qcom,avg-samples = <0x08>;
					};

					wf_therm {
						reg = <0x53>;
						label = "wf_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,decimation = <0x348>;
						qcom,avg-samples = <0x08>;
					};

					usb_thm {
						label = "usb_thm";
						reg = <0x4d>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
					};

					chg_thm {
						label = "chg_thm";
						reg = <0x4f>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
					};

					wpc_thm {
						label = "wpc_thm";
						reg = <0x52>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
					};

					sub_bat_thm {
						label = "sub_bat_thm";
						reg = <0x54>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
					};
				};

				bcl@3d00 {
					compatible = "qcom,bcl-v5";
					reg = <0x3d00 0x100>;
					interrupts = <0x04 0x3d 0x00 0x00 0x04 0x3d 0x01 0x00 0x04 0x3d 0x02 0x00>;
					interrupt-names = "bcl-lvl0\0bcl-lvl1\0bcl-lvl2";
					#thermal-sensor-cells = <0x01>;
					phandle = <0x60b>;
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x04 0x35 0x00 0x01>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x607 0x4d 0x607 0x52 0x607 0x4e 0x607 0x4f>;
					phandle = <0x658>;

					usb_therm {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					wpc_therm {
						reg = <0x52>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};
			};

			qcom,pm8150l@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				qcom,lcdb@ec00 {
					compatible = "qcom,qpnp-lcdb-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					reg = <0xec00 0x100>;
					interrupts = <0x05 0xec 0x01 0x01>;
					interrupt-names = "sc-irq";
					qcom,pmic-revid = <0x608>;
					qcom,voltage-step-ramp;
					status = "disabled";
					phandle = <0x709>;

					ldo {
						label = "ldo";
						regulator-name = "lcdb_ldo";
						regulator-min-microvolt = "\0=\t";
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x62c>;
					};

					ncp {
						label = "ncp";
						regulator-name = "lcdb_ncp";
						regulator-min-microvolt = "\0=\t";
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x62d>;
					};

					bst {
						label = "bst";
						regulator-name = "lcdb_bst";
						regulator-min-microvolt = <0x47b760>;
						regulator-max-microvolt = <0x5fbfb8>;
						phandle = <0x70a>;
					};
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led-v2";
					status = "okay";
					reg = <0xd300 0x100>;
					label = "flash";
					interrupts = <0x05 0xd3 0x00 0x01 0x05 0xd3 0x03 0x01 0x05 0xd3 0x04 0x01>;
					interrupt-names = "led-fault-irq\0all-ramp-down-done-irq\0all-ramp-up-done-irq";
					qcom,hdrm-auto-mode;
					qcom,short-circuit-det;
					qcom,open-circuit-det;
					qcom,vph-droop-det;
					qcom,thermal-derate-en;
					qcom,thermal-derate-current = <0xc8 0x1f4 0x3e8>;
					qcom,isc-delay = <0xc0>;
					qcom,pmic-revid = <0x608>;
					phandle = <0x70b>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x00>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x70c>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x01>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x70d>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current = <0x2ee>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <0x02>;
						qcom,current-ma = <0x1f4>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						status = "disabled";
						phandle = <0x70e>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x00>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x70f>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x01>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x710>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <0x02>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						status = "disabled";
						phandle = <0x711>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,led-mask = <0x01>;
						qcom,default-led-trigger = "switch0_trigger";
						phandle = <0x712>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,led-mask = <0x02>;
						qcom,default-led-trigger = "switch1_trigger";
						phandle = <0x713>;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,led-mask = <0x03>;
						qcom,default-led-trigger = "switch2_trigger";
						phandle = <0x714>;
					};
				};

				qcom,wled@d800 {
					compatible = "qcom,pm8150l-spmi-wled";
					reg = <0xd800 0x100 0xd900 0x100>;
					reg-names = "wled-ctrl-base\0wled-sink-base";
					label = "backlight";
					interrupts = <0x05 0xd8 0x01 0x01 0x05 0xd8 0x04 0x03 0x05 0xd8 0x05 0x03>;
					interrupt-names = "ovp-irq\0pre-flash-irq\0flash-irq";
					qcom,pmic-revid = <0x608>;
					qcom,auto-calibration;
					status = "disabled";
					phandle = <0x715>;

					qcom,wled-flash {
						label = "flash";
						qcom,default-led-trigger = "wled_flash";
						phandle = <0x716>;
					};

					qcom,wled-torch {
						label = "torch";
						qcom,default-led-trigger = "wled_torch";
						qcom,wled-torch-timer = <0x4b0>;
						phandle = <0x717>;
					};

					qcom,wled-switch {
						label = "switch";
						qcom,default-led-trigger = "wled_switch";
						phandle = <0x718>;
					};
				};

				qcom,pwms@b100 {
					compatible = "qcom,pwm-lpg";
					reg = <0xb100 0x300 0xb000 0x100>;
					reg-names = "lpg-base\0lut-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x03>;
					qcom,lut-patterns = <0x00 0x0a 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x00>;
					phandle = <0x609>;

					lpg1 {
						qcom,lpg-chan-id = <0x01>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x02>;
						qcom,ramp-pause-lo-count = <0x02>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};

					lpg2 {
						qcom,lpg-chan-id = <0x02>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x02>;
						qcom,ramp-pause-lo-count = <0x02>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};

					lpg3 {
						qcom,lpg-chan-id = <0x03>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x02>;
						qcom,ramp-pause-lo-count = <0x02>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};
				};

				qcom,pwms@bc00 {
					compatible = "qcom,pwm-lpg";
					reg = <0xbc00 0x200>;
					reg-names = "lpg-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x02>;
					phandle = <0x719>;
				};

				qcom,leds@d000 {
					compatible = "qcom,tri-led";
					reg = <0xd000 0x100>;
					phandle = <0x71a>;

					red {
						label = "red";
						pwms = <0x609 0x00 0xf4240>;
						led-sources = <0x00>;
						linux,default-trigger = "timer";
					};

					green {
						label = "green";
						pwms = <0x609 0x01 0xf4240>;
						led-sources = <0x01>;
						linux,default-trigger = "timer";
					};

					blue {
						label = "blue";
						pwms = <0x609 0x02 0xf4240>;
						led-sources = <0x02>;
						linux,default-trigger = "timer";
					};
				};

				qcom,amoled {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-amoled-regulator";
					status = "disabled";
					phandle = <0x71b>;

					oledb@e000 {
						reg = <0xe000 0x100>;
						reg-names = "oledb_base";
						regulator-name = "oledb";
						regulator-min-microvolt = <0x4b2648>;
						regulator-max-microvolt = <0x7b98a0>;
						qcom,swire-control;
						phandle = <0x71c>;
					};

					ab@de00 {
						reg = <0xde00 0x100>;
						reg-names = "ab_base";
						regulator-name = "ab";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x5d1420>;
						qcom,swire-control;
						phandle = <0x71d>;
					};

					ibb@dc00 {
						reg = <0xdc00 0x100>;
						reg-names = "ibb_base";
						regulator-name = "ibb";
						regulator-min-microvolt = "\0\f5";
						regulator-max-microvolt = <0x5265c0>;
						qcom,swire-control;
						phandle = <0x71e>;
					};
				};
			};

			qcom,pm8150b@2 {
			};

			qcom,pm8150b@3 {
			};
		};

		qcom,spmi-debug@6b22000 {
			compatible = "qcom,spmi-pmic-arb-debug";
			reg = <0x6b22000 0x60 0x7820a8 0x04>;
			reg-names = "core\0fuse";
			clocks = <0x44 0x00>;
			clock-names = "core_clk";
			qcom,fuse-disable-bit = <0x18>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			status = "ok";
			phandle = <0x355>;

			qcom,pm8150-debug@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8150-debug@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8150b-debug@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8150b-debug@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x03 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8150l-debug@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8150l-debug@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x00 0x1ec 0x04>;
			reg = <0x88e0000 0x2000>;
			reg-names = "eud_base";
			status = "ok";
			phandle = <0x356>;
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x4080000 0x100>;
			clocks = <0x25 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x20>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			vdd_mss-supply = <0x77>;
			qcom,vdd_mss-uV-uA = <0x181 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mss";
			qcom,firmware-name = "modem";
			memory-region = <0x78>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x00>;
			qcom,minidump-id = <0x03>;
			qcom,aux-minidump-ids = <0x04>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x04>;
			qcom,smem-id = <0x1a5>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x01 0x00 0x10a 0x01 0x79 0x00 0x00 0x79 0x02 0x00 0x79 0x01 0x00 0x79 0x03 0x00 0x79 0x07 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack\0qcom,shutdown-ack";
			qcom,smem-states = <0x7a 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1f 0x00>;
			mbox-names = "mss-pil";
			phandle = <0x357>;
		};

		qcom,lpass@17300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x17300000 0x100>;
			vdd_cx-supply = <0x20>;
			qcom,vdd_cx-uV-uA = <0x181 0x00>;
			qcom,proxy-reg-names = "vdd_cx";
			clocks = <0x25 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x01>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,sysmon-id = <0x01>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0x7b>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x01 0x00 0xa2 0x01 0x7c 0x00 0x00 0x7c 0x02 0x00 0x7c 0x01 0x00 0x7c 0x03 0x00 0x7c 0x07 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack\0qcom,shutdown-ack";
			qcom,smem-states = <0x7d 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1f 0x00>;
			mbox-names = "adsp-pil";
		};

		qcom,ssc@5c00000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x5c00000 0x4000>;
			vdd_cx-supply = <0x6c>;
			qcom,vdd_cx-uV-uA = <0x181 0x00>;
			vdd_mx-supply = <0x7e>;
			qcom,vdd_mx-uV-uA = <0x181 0x00>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mx";
			qcom,keep-proxy-regs-on;
			clocks = <0x25 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x0c>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a8>;
			qcom,sysmon-id = <0x03>;
			qcom,ssctl-instance-id = <0x16>;
			qcom,firmware-name = "slpi";
			status = "ok";
			memory-region = <0x7f>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x01 0x00 0x1ee 0x01 0x80 0x00 0x00 0x80 0x02 0x00 0x80 0x01 0x00 0x80 0x03 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			qcom,smem-states = <0x81 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1f 0x00>;
			mbox-names = "slpi-pil";
			phandle = <0x358>;
			sensor_vdd-supply = <0x4c4>;
			qcom,sensor_vdd-uV-uA = <0x1b7740 0x00>;
			subsensor_vdd-supply = <0x6c1>;
			qcom,subsensor_vdd-uV-uA = <0x1b7740 0x00>;
			qcom,active-reg-names = "subsensor_vdd\0sensor_vdd";
		};

		qcom,spss@1880000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x188101c 0x04 0x1881024 0x04 0x1881028 0x04 0x188103c 0x04 0x1882014 0x04>;
			reg-names = "sp2soc_irq_status\0sp2soc_irq_clr\0sp2soc_irq_mask\0rmb_err\0rmb_err_spare2";
			interrupts = <0x00 0x160 0x01>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			vdd_mx-supply = <0x58>;
			vdd_mx-uV = <0x181 0x186a0>;
			clocks = <0x25 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pil-generic-irq-handler;
			status = "ok";
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,pas-id = <0x0e>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,firmware-name = "spss";
			memory-region = <0x82>;
			qcom,spss-scsr-bits = <0x18 0x19>;
			mboxes = <0x1f 0x00>;
			mbox-names = "spss-pil";
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x00 0x00 0x00 0x00 0x01 0x00>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			qcom,scandump-sizes = <0x10100 0x10100 0x10100 0x10100 0x18100 0x18100 0x18100 0x18100>;
			phandle = <0x359>;
		};

		qcom,npu@0x9800000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x9800000 0x800000>;
			status = "ok";
			qcom,pas-id = <0x17>;
			qcom,firmware-name = "npu";
			memory-region = <0x83>;
		};

		qcom,turing@8300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x8300000 0x100000>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			clocks = <0x25 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,sysmon-id = <0x07>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0x84>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,msm-bus,name = "pil-cdsp";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x00 0x00 0x9a 0x2756 0x00 0x01>;
			interrupts-extended = <0x01 0x00 0x242 0x01 0x85 0x00 0x00 0x85 0x02 0x00 0x85 0x01 0x00 0x85 0x03 0x00 0x85 0x07 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack\0qcom,shutdown-ack";
			qcom,smem-states = <0x86 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1f 0x00>;
			mbox-names = "cdsp-pil";
		};

		qcom,venus@aae0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaae0000 0x4000>;
			vdd-supply = <0x87>;
			qcom,proxy-reg-names = "vdd";
			qcom,complete-ramdump;
			clocks = <0x70 0x05 0x70 0x04 0x70 0x00>;
			clock-names = "xo\0core\0ahb";
			qcom,proxy-clock-names = "xo\0core\0ahb";
			qcom,core-freq = <0xbebc200>;
			qcom,ahb-freq = <0xbebc200>;
			qcom,pas-id = <0x09>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x00 0x4a380>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0x88>;
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x01 0x06 0x04 0x01 0x07 0x04 0x00 0x22 0x04 0x00 0x23 0x04>;
			interrupt-names = "l1-l2-faultirq\0l1-l2-errirq\0l3-scu-errirq\0l3-scu-faultirq";
		};

		qcom,chd_sliver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058>;
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,threshold-arr = <0x18040058 0x18050058 0x18060058 0x18070058>;
			qcom,config-arr = <0x18040060 0x18050060 0x18060060 0x18070060>;
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v3";
			qcom,threshold-arr = <0x17e0041c>;
			qcom,config-reg = <0x17e00434>;
		};

		qcom,llcc@9200000 {
			compatible = "qcom,llcc-core\0syscon\0simple-mfd";
			reg = <0x9200000 0x450000>;
			reg-names = "llcc_base";
			qcom,llcc-banks-off = <0x00 0x80000 0x100000 0x180000>;
			qcom,llcc-broadcast-off = <0x400000>;

			qcom,sm8150-llcc {
				compatible = "qcom,sm8150-llcc";
				#cache-cells = <0x01>;
				max-slices = <0x20>;
				cap-based-alloc-and-pwr-collapse;
				phandle = <0x29>;
			};

			qcom,llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
				clocks = <0x44 0x00>;
				clock-names = "qdss_clk";
			};

			qcom,llcc-erp {
				compatible = "qcom,llcc-erp";
			};

			qcom,llcc-amon {
				compatible = "qcom,llcc-amon";
			};
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			status = "ok";
			qcom,firmware-name = "slpi";
			phandle = <0x35a>;
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_i_cache0 {
				qcom,dump-node = <0x89>;
				qcom,dump-id = <0x60>;
			};

			qcom,l1_i_cache1 {
				qcom,dump-node = <0x8a>;
				qcom,dump-id = <0x61>;
			};

			qcom,l1_i_cache2 {
				qcom,dump-node = <0x8b>;
				qcom,dump-id = <0x62>;
			};

			qcom,l1_i_cache3 {
				qcom,dump-node = <0x8c>;
				qcom,dump-id = <0x63>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-node = <0x8d>;
				qcom,dump-id = <0x64>;
			};

			qcom,l1_i_cache101 {
				qcom,dump-node = <0x8e>;
				qcom,dump-id = <0x65>;
			};

			qcom,l1_i_cache102 {
				qcom,dump-node = <0x8f>;
				qcom,dump-id = <0x66>;
			};

			qcom,l1_i_cache103 {
				qcom,dump-node = <0x90>;
				qcom,dump-id = <0x67>;
			};

			qcom,l1_d_cache0 {
				qcom,dump-node = <0x91>;
				qcom,dump-id = <0x80>;
			};

			qcom,l1_d_cache1 {
				qcom,dump-node = <0x92>;
				qcom,dump-id = <0x81>;
			};

			qcom,l1_d_cache2 {
				qcom,dump-node = <0x93>;
				qcom,dump-id = <0x82>;
			};

			qcom,l1_d_cache3 {
				qcom,dump-node = <0x94>;
				qcom,dump-id = <0x83>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-node = <0x95>;
				qcom,dump-id = <0x84>;
			};

			qcom,l1_d_cache101 {
				qcom,dump-node = <0x96>;
				qcom,dump-id = <0x85>;
			};

			qcom,l1_d_cache102 {
				qcom,dump-node = <0x97>;
				qcom,dump-id = <0x86>;
			};

			qcom,l1_d_cache103 {
				qcom,dump-node = <0x98>;
				qcom,dump-id = <0x87>;
			};

			qcom,l1_i_tlb_dump400 {
				qcom,dump-node = <0x99>;
				qcom,dump-id = <0x24>;
			};

			qcom,l1_i_tlb_dump500 {
				qcom,dump-node = <0x9a>;
				qcom,dump-id = <0x25>;
			};

			qcom,l1_i_tlb_dump600 {
				qcom,dump-node = <0x9b>;
				qcom,dump-id = <0x26>;
			};

			qcom,l1_i_tlb_dump700 {
				qcom,dump-node = <0x9c>;
				qcom,dump-id = <0x27>;
			};

			qcom,l1_d_tlb_dump400 {
				qcom,dump-node = <0x9d>;
				qcom,dump-id = <0x44>;
			};

			qcom,l1_d_tlb_dump500 {
				qcom,dump-node = <0x9e>;
				qcom,dump-id = <0x45>;
			};

			qcom,l1_d_tlb_dump600 {
				qcom,dump-node = <0x9f>;
				qcom,dump-id = <0x46>;
			};

			qcom,l1_d_tlb_dump700 {
				qcom,dump-node = <0xa0>;
				qcom,dump-id = <0x47>;
			};

			qcom,l2_cache_dump400 {
				qcom,dump-node = <0x0a>;
				qcom,dump-id = <0xc4>;
			};

			qcom,l2_cache_dump500 {
				qcom,dump-node = <0x0e>;
				qcom,dump-id = <0xc5>;
			};

			qcom,l2_cache_dump600 {
				qcom,dump-node = <0x0f>;
				qcom,dump-id = <0xc6>;
			};

			qcom,l2_cache_dump700 {
				qcom,dump-node = <0x10>;
				qcom,dump-id = <0xc7>;
			};

			qcom,l2_tlb_dump0 {
				qcom,dump-node = <0xa1>;
				qcom,dump-id = <0x120>;
			};

			qcom,l2_tlb_dump100 {
				qcom,dump-node = <0xa2>;
				qcom,dump-id = <0x121>;
			};

			qcom,l2_tlb_dump200 {
				qcom,dump-node = <0xa3>;
				qcom,dump-id = <0x122>;
			};

			qcom,l2_tlb_dump300 {
				qcom,dump-node = <0xa4>;
				qcom,dump-id = <0x123>;
			};

			qcom,l2_tlb_dump400 {
				qcom,dump-node = <0xa5>;
				qcom,dump-id = <0x124>;
			};

			qcom,l2_tlb_dump500 {
				qcom,dump-node = <0xa6>;
				qcom,dump-id = <0x125>;
			};

			qcom,l2_tlb_dump600 {
				qcom,dump-node = <0xa7>;
				qcom,dump-id = <0x126>;
			};

			qcom,l2_tlb_dump700 {
				qcom,dump-node = <0xa8>;
				qcom,dump-id = <0x127>;
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x00>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x02>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x01>;
				qcom,allocate-boot-time;
				label = "modem";
				phandle = <0x35b>;
			};

			qcom,client_4 {
				compatible = "qcom,memshare-peripheral";
				memory-region = <0x64b>;
				qcom,peripheral-size = <0x2000000>;
				qcom,reserved-size = <0x4000000>;
				qcom,client-id = <0x03>;
				qcom,allocate-boot-time;
				label = "modem";
			};
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0xa9>;
		};

		hwlock@1f40000 {
			compatible = "qcom,tcsr-mutex";
			syscon = <0xa9 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0xab>;
		};

		qcom,smem@8600000 {
			compatible = "qcom,smem";
			memory-region = <0xaa>;
			hwlocks = <0xab 0x03>;
			phandle = <0x35c>;
		};

		syscon@17c0000c {
			compatible = "syscon";
			reg = <0x17c0000c 0x04>;
			phandle = <0x1b2>;
		};

		ufsice@1d90000 {
			compatible = "qcom,ice";
			reg = <0x1d90000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ufs_core_clk\0bus_clk\0iface_clk\0ice_core_clk";
			clocks = <0x1b 0x9d 0x1b 0x9b 0x1b 0x9c 0x1b 0xa0>;
			qcom,op-freq-hz = <0x00 0x00 0x00 0x11e1a300>;
			vdd-hba-supply = <0xac>;
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x28a 0x00 0x00 0x01 0x28a 0x3e8 0x00>;
			qcom,bus-vector-names = "MIN\0MAX";
			qcom,instance-type = "ufs";
			phandle = <0x35d>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xda8>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			lanes-per-direction = <0x02>;
			clock-names = "ref_clk_src\0ref_clk\0ref_aux_clk";
			clocks = <0x25 0x00 0x1b 0x9b 0x1b 0xa3>;
			status = "ok";
			phandle = <0xad>;
			compatible = "qcom,ufs-phy-qmp-v4";
			vdda-phy-supply = <0x2b>;
			vdda-phy-always-on;
			vdda-pll-supply = <0x2a>;
			vdda-phy-max-microamp = <0x16058>;
			vdda-pll-max-microamp = <0x4a38>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x2500 0x1d90000 0x8000 0x1d87000 0xe00>;
			reg-names = "ufs_mem\0ufs_ice\0ufs_phy";
			interrupts = <0x00 0x109 0x00>;
			phys = <0xad>;
			phy-names = "ufsphy";
			lanes-per-direction = <0x02>;
			dev-ref-clk-freq = <0x00>;
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk\0rx_lane1_sync_clk";
			clocks = <0x1b 0x9d 0x1b 0x03 0x1b 0x9c 0x1b 0xa9 0x1b 0xa0 0x25 0x00 0x1b 0xa8 0x1b 0xa6 0x1b 0xa7>;
			freq-table-hz = <0x23c3460 0x11e1a300 0x00 0x00 0x00 0x00 0x23c3460 0x11e1a300 0x23c3460 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0x1a>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x00 0x00 0x01 0x2f5 0x00 0x00 0x7b 0x200 0x39a 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x734 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0xe68 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1cd0 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x734 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0xe68 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1cd0 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x39a0 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1f334 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x3e667 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x200000 0x00 0x01 0x2f5 0x19000 0x00 0x7b 0x200 0x400000 0x00 0x01 0x2f5 0x32000 0x00 0x7b 0x200 0x3e667 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x7cccd 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x400000 0x00 0x01 0x2f5 0x32000 0x00 0x7b 0x200 0x800000 0x00 0x01 0x2f5 0x64000 0x00 0x7b 0x200 0x247ae 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x48ccd 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x200000 0x00 0x01 0x2f5 0x19000 0x00 0x7b 0x200 0x400000 0x00 0x01 0x2f5 0x32000 0x00 0x7b 0x200 0x48ccd 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x9199a 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x400000 0x00 0x01 0x2f5 0x32000 0x64000 0x7b 0x200 0x800000 0x00 0x01 0x2f5 0x64000 0x64000 0x7b 0x200 0x74a000 0x00 0x01 0x2f5 0x4b000 0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0PWM_G1_L2\0PWM_G2_L2\0PWM_G3_L2\0PWM_G4_L2\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RA_G4_L1\0HS_RA_G1_L2\0HS_RA_G2_L2\0HS_RA_G3_L2\0HS_RA_G4_L2\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0HS_RB_G4_L1\0HS_RB_G1_L2\0HS_RB_G2_L2\0HS_RB_G3_L2\0HS_RB_G4_L2\0MAX";
			qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
			qcom,pm-qos-cpu-group-latency-us = <0x2c 0x2c>;
			qcom,pm-qos-default-cpu = <0x00>;
			pinctrl-names = "dev-reset-assert\0dev-reset-deassert";
			pinctrl-0 = <0xae>;
			pinctrl-1 = <0xaf>;
			resets = <0x1b 0x19>;
			reset-names = "core_reset";
			status = "ok";
			phandle = <0x35e>;
			vdd-hba-supply = <0xac>;
			vdd-hba-fixed-regulator;
			vcc-supply = <0x4b6>;
			vcc-voltage-level = <0x263540 0x2d0370>;
			vcc-low-voltage-sup;
			vccq-supply = <0x4b5>;
			vccq2-supply = <0x4af>;
			vcc-max-microamp = <0xb71b0>;
			vccq-max-microamp = <0xaae60>;
			vccq2-max-microamp = <0xb71b0>;
			qcom,vddp-ref-clk-supply = <0x4b5>;
			qcom,vddp-ref-clk-max-microamp = <0x64>;
			qcom,vccq-parent-supply = <0x4be>;
			qcom,vccq-parent-max-microamp = <0x33450>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0xb0>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,fastrpc-adsp-audio-pdr;
			qcom,rpc-latency-us = <0xeb>;
			qcom,secure-domains = <0x0f>;
			phandle = <0x35f>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1001 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1004 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1005 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1006 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1007 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1008 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1002 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1003 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x26 0x1009 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x26 0x1b23 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x26 0x1b24 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x26 0x1b25 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x26 0x5a1 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x26 0x5a2 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x26 0x5a3 0x00>;
				shared-cb = <0x04>;
				dma-coherent;
			};
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x00 0xcc 0x00 0x00 0xde 0x00>;
			interrupt-names = "hc_irq\0pwr_irq";
			qcom,bus-width = <0x04>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x00 0x00 0x01 0x260 0x00 0x00 0x51 0x200 0x416 0x640 0x01 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x13880 0x01 0x260 0x13880 0x13880 0x51 0x200 0xff50 0x186a0 0x01 0x260 0x186a0 0x186a0 0x51 0x200 0x1fe9e 0x30d40 0x01 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x30d40 0x01 0x260 0x249f0 0x249f0 0x51 0x200 0x3fd3e 0x61a80 0x01 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x01 0x260 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,restore-after-cx-collapse;
			qcom,clk-rates = <0x493e0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc02a560>;
			qcom,bus-speed-mode = "SDR12\0SDR25\0SDR50\0DDR50\0SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc02a560>;
			clocks = <0x1b 0x7f 0x1b 0x80>;
			clock-names = "iface_clk\0core_clk";
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x2c 0x2c>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-legacy-latency-us = <0x2c 0x2c 0x2c 0x2c>;
			status = "disabled";
			phandle = <0x360>;
			vdd-supply = <0x4c5>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d2a80>;
			qcom,vdd-current-level = <0xc8 0xc3500>;
			vdd-io-supply = <0x4c2>;
			qcom,vdd-io-voltage-level = <0x1b9680 0x2d2a80>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
			pinctrl-names = "active\0sleep";
			pinctrl-0 = <0x37a 0x380 0x386 0x379>;
			pinctrl-1 = <0x37b 0x381 0x387 0x379>;
			cd-gpios = <0x38 0x60 0x01>;
		};

		mailbox@18220000 {
			compatible = "qcom,tcs-drv";
			label = "apps_rsc";
			reg = <0x18220000 0x100 0x18220d00 0x3000>;
			interrupts = <0x00 0x05 0x00>;
			#mbox-cells = <0x01>;
			qcom,drv-id = <0x02>;
			qcom,tcs-config = <0x02 0x02 0x00 0x03 0x01 0x03 0x03 0x01>;
			phandle = <0x56>;
		};

		mailbox@af20000 {
			compatible = "qcom,tcs-drv";
			label = "display_rsc";
			reg = <0xaf20000 0x100 0xaf21c00 0x3000>;
			interrupts = <0x00 0x81 0x00>;
			#mbox-cells = <0x01>;
			qcom,drv-id = <0x00>;
			qcom,tcs-config = <0x00 0x01 0x01 0x01 0x02 0x02 0x03 0x00>;
			phandle = <0x27>;
		};

		mailbox@17c00000 {
			compatible = "qcom,sm8150-apcs-hmss-global";
			reg = <0x17c00000 0x1000>;
			#mbox-cells = <0x01>;
			phandle = <0xb3>;
		};

		mailbox@188501c {
			compatible = "qcom,sm8150-spcs-global";
			reg = <0x188501c 0x04>;
			#mbox-cells = <0x01>;
			phandle = <0xb9>;
		};

		syscon@1880000 {
			compatible = "syscon";
			reg = <0x1880000 0x10000>;
			phandle = <0xb1>;
		};

		qcom,qsee_irq {
			compatible = "qcom,sm8150-qsee-irq";
			syscon = <0xb1>;
			interrupts = <0x00 0x15c 0x04 0x00 0x15d 0x04>;
			interrupt-names = "sp_ipc0\0sp_ipc1";
			interrupt-controller;
			#interrupt-cells = <0x03>;
			phandle = <0xb2>;
		};

		qcom,qsee_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				qcom,dev-name = "qsee_ipc_irq_spss";
				label = "spss";
				interrupt-parent = <0xb2>;
				interrupts = <0x01 0x00 0x04>;
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;

			modem {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0xb3 0x0c>;
				mbox-names = "mpss_smem";
				interrupts = <0x00 0x1c1 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0xb8>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb4 0xb5 0xb6 0xb7>;
				};
			};

			adsp {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0xb3 0x08>;
				mbox-names = "adsp_smem";
				interrupts = <0x00 0x9c 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				cpu-affinity = <0x01 0x02>;
				phandle = <0xb4>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,gpr {
					compatible = "qcom,gpr";
					qcom,glink-channels = "to_apps";
					qcom,intents = <0x200 0x14>;
					reg = <0x04>;

					gecko_core {
						compatible = "qcom,gecko_core";
						reg = <0x03>;
					};

					audio-pkt {
						compatible = "qcom,audio-pkt";
						qcom,audiopkt-ch-name = "apr_audio_svc";
						reg = <0x17>;
					};

					q6prm {
						compatible = "qcom,q6prm";
						reg = <0x07>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb8 0xb5 0xb6>;
				};
			};

			dsps {
				qcom,remote-pid = <0x03>;
				transport = "smem";
				mboxes = <0xb3 0x18>;
				mbox-names = "dsps_smem";
				interrupts = <0x00 0xaa 0x01>;
				label = "slpi";
				qcom,glink-label = "dsps";
				phandle = <0xb5>;

				qcom,slpi_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,slpi_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb8 0xb4 0xb6>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x05>;
				transport = "smem";
				mboxes = <0xb3 0x04>;
				mbox-names = "cdsp_smem";
				interrupts = <0x00 0x23e 0x01>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0xb6>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0x0c>;

					qcom,cdsp-cdsp-l3-gov {
						compatible = "qcom,cdsp-l3";
						qcom,target-dev = <0x6d>;
					};

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x2c>;
						qcom,qos-maxhold-ms = <0x14>;
						qcom,compute-cx-limit-en;
						qcom,compute-priority-mode = <0x02>;
						#cooling-cells = <0x02>;
						phandle = <0xe3>;
					};

					qcom,msm_hvx_rm {
						compatible = "qcom,msm-hvx-rm";
						#cooling-cells = <0x02>;
						phandle = <0x361>;
					};
				};

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb8 0xb4 0xb5>;
				};
			};

			spss {
				qcom,remote-pid = <0x08>;
				transport = "spss";
				mboxes = <0xb9 0x00>;
				mbox-names = "spss_spss";
				interrupt-parent = <0xb2>;
				interrupts = <0x00 0x00 0x04>;
				reg = <0x1885008 0x08 0x1885010 0x04>;
				reg-names = "qcom,spss-addr\0qcom,spss-size";
				label = "spss";
				qcom,glink-label = "spss";
				phandle = <0xb7>;

				qcom,spss_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb8>;
				};
			};

			wdsp {
				transport = "spi";
				tx-descriptors = <0x12000 0x12004>;
				rx-descriptors = <0x1200c 0x12010>;
				label = "wdsp";
				qcom,glink-label = "wdsp";
				phandle = <0x362>;

				qcom,wdsp_ctrl {
					qcom,glink-channels = "g_glink_ctrl";
					qcom,intents = <0x400 0x01>;
				};

				qcom,wdsp_ild {
					qcom,glink-channels = "g_glink_persistent_data_ild";
				};

				qcom,wdsp_nild {
					qcom,glink-channels = "g_glink_persistent_data_nild";
				};

				qcom,wdsp_data {
					qcom,glink-channels = "g_glink_audio_data";
					qcom,intents = <0x1000 0x02>;
				};

				qcom,diag_data {
					qcom,glink-channels = "DIAG_DATA";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,diag_ctrl {
					qcom,glink-channels = "DIAG_CTRL";
					qcom,intents = <0x4000 0x01>;
				};

				qcom,diag_cmd {
					qcom,glink-channels = "DIAG_CMD";
					qcom,intents = <0x4000 0x01>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};

			qcom,glinkpkt-glinkbridge {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "glink_bridge";
				qcom,glinkpkt-dev-name = "smd4";
			};
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			reg = <0xc300000 0x1000 0x17c0000c 0x04>;
			reg-names = "msgram\0irq-reg-base";
			qcom,irq-mask = <0x01>;
			interrupts = <0x00 0x185 0x01>;
			label = "aop";
			qcom,early-boot;
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x1f>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0xba 0x00>;
			interrupt-parent = <0xbb>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		system_pm {
			compatible = "qcom,system-pm";
			mboxes = <0x56 0x00>;
		};

		qcom,cmd-db@c3f000c {
			compatible = "qcom,cmd-db";
			reg = <0xc3f000c 0x08>;
			phandle = <0x363>;
		};

		qseecom@87900000 {
			compatible = "qcom,qseecom";
			reg = <0x87900000 0x4600000>;
			reg-names = "secapp-region";
			memory-region = <0xbc>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,support-fde;
			qcom,no-clock-support;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x364>;
		};

		smcinvoke@87900000 {
			compatible = "qcom,smcinvoke";
			reg = <0x87900000 0x4600000>;
			reg-names = "secapp-region";
			phandle = <0x365>;
		};

		qrng@793000 {
			compatible = "qcom,msm-rng";
			reg = <0x793000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x26a 0x00 0x00 0x01 0x26a 0x00 0x493e0>;
			clocks = <0x1b 0x48>;
			clock-names = "iface_clk";
			phandle = <0x366>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x00>;
			qcom,bam-pipe-pair = <0x03>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x00 0x00 0x7d 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x26 0x506 0x11 0x26 0x516 0x11>;
			phandle = <0x367>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x26 0x512 0x00 0x26 0x518 0x00 0x26 0x519 0x00 0x26 0x51f 0x00>;
				virtual-addr = <0x60000000>;
				virtual-size = <0x40000000>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x26 0x513 0x00 0x26 0x51c 0x00 0x26 0x51d 0x00 0x26 0x51e 0x00>;
				virtual-addr = <0xa0000000>;
				virtual-size = <0x40000000>;
				qcom,secure-context-bank;
			};
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x368>;
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x00>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,bam-ee = <0x00>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x00 0x00 0x7d 0x200 0x60180 0x60180>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x26 0x504 0x11 0x26 0x514 0x11>;
			phandle = <0x369>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0xbd>;

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x80000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			tmc_etf {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf0>;
			};

			etf_swao {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etf_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x101>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};
		};

		tz-log@146bf720 {
			compatible = "qcom,tz-log";
			reg = <0x146bf720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x36a>;
		};

		dcc_v2@10a2000 {
			compatible = "qcom,dcc-v2";
			reg = <0x10a2000 0x1000 0x10ad000 0x3000>;
			reg-names = "dcc-base\0dcc-ram-base";
			dcc-ram-offset = <0x5000>;
			qcom,curr-link-list = <0x03>;
			qcom,link-list = <0x00 0xc267000 0x09 0x00 0x00 0xc26705c 0x02 0x00 0x00 0xc267024 0x03 0x00 0x00 0xc267054 0x02 0x00 0x00 0xc267030 0x01 0x00 0x00 0xc267040 0x05 0x00 0x00 0x18220d14 0x03 0x00 0x00 0x18220d30 0x04 0x00 0x00 0x18220d44 0x04 0x00 0x00 0x18220d58 0x04 0x00 0x00 0x18220fb4 0x03 0x00 0x00 0x18220fd0 0x04 0x00 0x00 0x18220fe4 0x04 0x00 0x00 0x18220ff8 0x04 0x00 0x00 0x18220d04 0x01 0x00 0x00 0x18220d00 0x01 0x00 0x00 0x18200d04 0x01 0x00 0x00 0x18230d04 0x01 0x00 0x00 0x18210400 0x01 0x00 0x00 0x18220400 0x01 0x00 0x00 0x18230400 0x01 0x00 0x00 0x18210404 0x01 0x00 0x00 0x18220404 0x01 0x00 0x00 0x18230404 0x01 0x00 0x00 0x18210408 0x01 0x00 0x00 0x18220408 0x01 0x00 0x00 0x18230408 0x01 0x00 0x00 0x18200d00 0x01 0x00 0x00 0x18210d00 0x01 0x00 0x00 0x18230d00 0x01 0x00 0x00 0x18200d08 0x01 0x00 0x00 0x18210d08 0x01 0x00 0x00 0x18220d08 0x01 0x00 0x00 0x18230d08 0x01 0x00 0x00 0x18230d10 0x01 0x00 0x00 0x18230fb0 0x01 0x00 0x00 0x18231250 0x01 0x00 0x00 0x18230d14 0x01 0x00 0x00 0x18230fb4 0x01 0x00 0x00 0x18231254 0x01 0x00 0x00 0x18230fb8 0x01 0x00 0x00 0x18231258 0x01 0x00 0x00 0x18230d1c 0x01 0x00 0x00 0x18230fbc 0x01 0x00 0x00 0x1823125c 0x01 0x00 0x00 0x18230d40 0x01 0x00 0x00 0x18200010 0x01 0x00 0x00 0x18210010 0x01 0x00 0x00 0x18220010 0x01 0x00 0x00 0x18230010 0x01 0x00 0x00 0x18200014 0x01 0x00 0x00 0x18210014 0x01 0x00 0x00 0x18220014 0x01 0x00 0x00 0x18230014 0x01 0x00 0x00 0x18200018 0x01 0x00 0x00 0x18210018 0x01 0x00 0x00 0x18220018 0x01 0x00 0x00 0x18230018 0x01 0x00 0x00 0x18000024 0x01 0x00 0x00 0x18000040 0x04 0x00 0x00 0x18010024 0x01 0x00 0x00 0x18010040 0x04 0x00 0x00 0x18020024 0x01 0x00 0x00 0x18020040 0x04 0x00 0x00 0x18030024 0x01 0x00 0x00 0x18030040 0x04 0x00 0x00 0x18040024 0x01 0x00 0x00 0x18040040 0x04 0x00 0x00 0x18050024 0x01 0x00 0x00 0x18050040 0x04 0x00 0x00 0x18060024 0x01 0x00 0x00 0x18060040 0x04 0x00 0x00 0x18070024 0x01 0x00 0x00 0x18070040 0x04 0x00 0x00 0x180800fc 0x01 0x00 0x00 0x18080100 0x01 0x00 0x00 0x18080104 0x01 0x00 0x00 0x18080168 0x01 0x00 0x00 0x18080198 0x01 0x00 0x00 0x18080128 0x01 0x00 0x00 0x18080024 0x01 0x00 0x00 0x18080040 0x03 0x00 0x00 0x18200400 0x03 0x00 0x00 0xb201020 0x02 0x00 0x00 0x18101908 0x01 0x00 0x00 0x18101c18 0x01 0x00 0x00 0x18390810 0x01 0x00 0x00 0x18390c50 0x01 0x00 0x00 0x18390814 0x01 0x00 0x00 0x18390c54 0x01 0x00 0x00 0x18390818 0x01 0x00 0x00 0x18390c58 0x01 0x00 0x00 0x18393a84 0x02 0x00 0x00 0x18100908 0x01 0x00 0x00 0x18100c18 0x01 0x00 0x00 0x183a0810 0x01 0x00 0x00 0x183a0c50 0x01 0x00 0x00 0x183a0814 0x01 0x00 0x00 0x183a0c54 0x01 0x00 0x00 0x183a0818 0x01 0x00 0x00 0x183a0c58 0x01 0x00 0x00 0x183a3a84 0x02 0x00 0x00 0x18393500 0x01 0x00 0x00 0x18393580 0x01 0x00 0x00 0x183a3500 0x01 0x00 0x00 0x183a3580 0x01 0x00 0x00 0x18321700 0x0d 0x00 0x00 0x18321744 0x01 0x00 0x00 0x18321780 0x01 0x00 0x00 0x18321804 0x10 0x00 0x00 0x18321920 0x01 0x00 0x00 0x18322c14 0x02 0x00 0x00 0x18322d70 0x01 0x00 0x00 0x18322d88 0x01 0x00 0x00 0x18323700 0x0d 0x00 0x00 0x18323744 0x01 0x00 0x00 0x18323780 0x01 0x00 0x00 0x18323804 0x10 0x00 0x00 0x18323920 0x01 0x00 0x00 0x18324c14 0x02 0x00 0x00 0x18324d70 0x01 0x00 0x00 0x18324d88 0x01 0x00 0x00 0x18325f00 0x0d 0x00 0x00 0x18325f44 0x01 0x00 0x00 0x18325f80 0x01 0x00 0x00 0x18326004 0x10 0x00 0x00 0x18326120 0x01 0x00 0x00 0x18327414 0x02 0x00 0x00 0x18327570 0x01 0x00 0x00 0x18327588 0x01 0x00 0x00 0x18327f00 0x0d 0x00 0x00 0x18327f44 0x01 0x00 0x00 0x18327f80 0x01 0x00 0x00 0x18328004 0x10 0x00 0x00 0x18328120 0x01 0x00 0x00 0x18329414 0x02 0x00 0x00 0x18329570 0x01 0x00 0x00 0x18329588 0x01 0x00 0x00 0x18230d18 0x01 0x00 0x00 0x18230d3c 0x01 0x00 0x00 0x18230d30 0x01 0x00 0x00 0x18230d34 0x01 0x00 0x00 0x18230d38 0x01 0x00 0x00 0x9680008 0x01 0x00 0x00 0x9680078 0x06 0x00 0x02 0x08 0x00 0x00 0x00 0x9681000 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9681014 0x09 0x00 0x00 0x968103c 0x01 0x00 0x00 0x9688008 0x01 0x00 0x00 0x9688078 0x06 0x00 0x02 0x08 0x00 0x00 0x00 0x9689000 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9689014 0x09 0x00 0x00 0x968903c 0x01 0x00 0x00 0x9698110 0x01 0x00 0x00 0x9698120 0x08 0x00 0x00 0x96aa090 0x01 0x00 0x00 0x96aa100 0x01 0x00 0x00 0x96b8090 0x01 0x00 0x00 0x96b8100 0x01 0x00 0x00 0x96bd090 0x01 0x00 0x00 0x96bd100 0x01 0x00 0x00 0x18282000 0x04 0x00 0x00 0x18282028 0x01 0x00 0x00 0x18282038 0x01 0x00 0x00 0x18282080 0x05 0x00 0x00 0x18286000 0x04 0x00 0x00 0x18286028 0x01 0x00 0x00 0x18286038 0x01 0x00 0x00 0x18286080 0x05 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x18300000 0x01 0x00 0x00 0x1620500 0x04 0x00 0x00 0x1620700 0x04 0x00 0x00 0x1620900 0x01 0x00 0x00 0x1620d00 0x02 0x00 0x00 0x1620f00 0x01 0x00 0x00 0x1638100 0x01 0x00 0x00 0x1829208c 0x01 0x00 0x01 0x1829209c 0x78 0x00 0x01 0x1829209c 0x00 0x00 0x01 0x18292048 0x01 0x00 0x01 0x18292090 0x00 0x00 0x01 0x18292090 0x25 0x00 0x00 0x18292098 0x01 0x00 0x01 0x18292048 0x1d 0x00 0x01 0x18292090 0x00 0x00 0x01 0x18292090 0x25 0x00 0x00 0x18292098 0x01 0x00 0x00 0x1829608c 0x01 0x00 0x01 0x1829609c 0x78 0x00 0x01 0x1829609c 0x00 0x00 0x01 0x18296048 0x01 0x00 0x01 0x18296090 0x00 0x00 0x01 0x18296090 0x25 0x00 0x00 0x18296098 0x01 0x00 0x01 0x18296048 0x1d 0x00 0x01 0x18296090 0x00 0x00 0x01 0x18296090 0x25 0x00 0x00 0x18296098 0x01 0x00 0x00 0x1800005c 0x01 0x00 0x00 0x1801005c 0x01 0x00 0x00 0x1802005c 0x01 0x00 0x00 0x1803005c 0x01 0x00 0x00 0x1804005c 0x01 0x00 0x00 0x1805005c 0x01 0x00 0x00 0x1806005c 0x01 0x00 0x00 0x1807005c 0x01 0x00 0x00 0x1829600c 0x01 0x00 0x00 0x1829200c 0x01 0x00 0x00 0x1829603c 0x01 0x00 0x00 0x1829203c 0x01 0x00 0x00 0x9698500 0x08 0x00 0x00 0x9698700 0x08 0x00 0x00 0x9050008 0x01 0x00 0x00 0x9050078 0x01 0x00 0x00 0x90b0280 0x01 0x00 0x00 0x90b0288 0x07 0x00 0x00 0x9601000 0x02 0x00 0x00 0x9232100 0x01 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x9236044 0x04 0x00 0x00 0x923e030 0x02 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9242028 0x01 0x00 0x00 0x9248058 0x04 0x00 0x00 0x9260410 0x03 0x00 0x00 0x9260420 0x02 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92b2100 0x01 0x00 0x00 0x92b60b0 0x01 0x00 0x00 0x92b6044 0x04 0x00 0x00 0x92be030 0x02 0x00 0x00 0x92c1000 0x01 0x00 0x00 0x92c2028 0x01 0x00 0x00 0x92c8058 0x04 0x00 0x00 0x92e0410 0x03 0x00 0x00 0x92e0420 0x02 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x9332100 0x01 0x00 0x00 0x93360b0 0x01 0x00 0x00 0x9336044 0x04 0x00 0x00 0x933e030 0x02 0x00 0x00 0x9341000 0x01 0x00 0x00 0x9342028 0x01 0x00 0x00 0x9348058 0x04 0x00 0x00 0x9360410 0x03 0x00 0x00 0x9360420 0x02 0x00 0x00 0x9360430 0x01 0x00 0x00 0x9360440 0x02 0x00 0x00 0x9360448 0x01 0x00 0x00 0x93604a0 0x01 0x00 0x00 0x93b2100 0x01 0x00 0x00 0x93b60b0 0x01 0x00 0x00 0x93b6044 0x04 0x00 0x00 0x93be030 0x02 0x00 0x00 0x93c1000 0x01 0x00 0x00 0x93c2028 0x01 0x00 0x00 0x93c8058 0x04 0x00 0x00 0x93e0410 0x03 0x00 0x00 0x93e0420 0x02 0x00 0x00 0x93e0430 0x01 0x00 0x00 0x93e0440 0x01 0x00 0x00 0x93e0448 0x01 0x00 0x00 0x93e04a0 0x01 0x00 0x00 0x9601000 0x01 0x00 0x00 0x9601004 0x01 0x00 0x00 0x9602000 0x01 0x00 0x00 0x9602004 0x01 0x00 0x00 0x9603000 0x01 0x00 0x00 0x9603004 0x01 0x00 0x00 0x9604000 0x01 0x00 0x00 0x9604004 0x01 0x00 0x00 0x9605000 0x01 0x00 0x00 0x9605004 0x01 0x00 0x00 0x9606000 0x01 0x00 0x00 0x9606004 0x01 0x00 0x00 0x9607000 0x01 0x00 0x00 0x9607004 0x01 0x00 0x00 0x9608000 0x01 0x00 0x00 0x9608004 0x01 0x00 0x00 0x9609000 0x01 0x00 0x00 0x9609004 0x01 0x00 0x00 0x960a000 0x01 0x00 0x00 0x960a004 0x01 0x00 0x00 0x960b000 0x01 0x00 0x00 0x960b004 0x01 0x00 0x00 0x960c000 0x01 0x00 0x00 0x960c004 0x01 0x00 0x00 0x960d000 0x01 0x00 0x00 0x960d004 0x01 0x00 0x00 0x960e000 0x01 0x00 0x00 0x960e004 0x01 0x00 0x00 0x960f000 0x01 0x00 0x00 0x960f004 0x01 0x00 0x00 0x9610000 0x01 0x00 0x00 0x9610004 0x01 0x00 0x00 0x9611000 0x01 0x00 0x00 0x9611004 0x01 0x00 0x00 0x9612000 0x01 0x00 0x00 0x9612004 0x01 0x00 0x00 0x9613000 0x01 0x00 0x00 0x9613004 0x01 0x00 0x00 0x9614000 0x01 0x00 0x00 0x9614004 0x01 0x00 0x00 0x9615000 0x01 0x00 0x00 0x9615004 0x01 0x00 0x00 0x9616000 0x01 0x00 0x00 0x9616004 0x01 0x00 0x00 0x9617000 0x01 0x00 0x00 0x9617004 0x01 0x00 0x00 0x9618000 0x01 0x00 0x00 0x9618004 0x01 0x00 0x00 0x9619000 0x01 0x00 0x00 0x9619004 0x01 0x00 0x00 0x961a000 0x01 0x00 0x00 0x961a004 0x01 0x00 0x00 0x961b000 0x01 0x00 0x00 0x961b004 0x01 0x00 0x00 0x961c000 0x01 0x00 0x00 0x961c004 0x01 0x00 0x00 0x961d000 0x01 0x00 0x00 0x961d004 0x01 0x00 0x00 0x961e000 0x01 0x00 0x00 0x961e004 0x01 0x00 0x00 0x961f000 0x01 0x00 0x00 0x961f004 0x01 0x00 0x00 0x9266418 0x01 0x00 0x00 0x92e6418 0x01 0x00 0x00 0x9366418 0x01 0x00 0x00 0x93e6418 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x9365804 0x01 0x00 0x00 0x93e5804 0x01 0x00 0x00 0x92604b8 0x01 0x00 0x00 0x92e04b8 0x01 0x00 0x00 0x93604b8 0x01 0x00 0x00 0x93e04b8 0x01 0x00 0x01 0x6a0e00c 0x600007 0x01 0x01 0x6a0e01c 0x136800 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136810 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136820 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136830 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136840 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136850 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136860 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136870 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3e9a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3c0a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3d1a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3d2a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3d5a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3d6a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3e8a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3eea0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3b1a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3b2a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3b5a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3b6a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3c2a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3c5a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3c6a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e014 0x20b38 0x01 0x01 0x6a0e01c 0x368b0 0x01 0x01 0x6a0e01c 0xba8 0x01 0x01 0x6a0e01c 0x13b6a0 0x01 0x01 0x6a0e01c 0xf1e000 0x01 0x01 0x6a0e008 0x07 0x01 0x00 0x9067e00 0x7c 0x00 0x01 0x90c80f8 0x01 0x01 0x00 0x91800c8 0x01 0x00 0x00 0x9180740 0x01 0x00 0x00 0x9183740 0x01 0x00 0x00 0x91900c8 0x01 0x00 0x00 0x9190740 0x01 0x00 0x00 0x9193740 0x01 0x00 0x00 0x9181254 0x02 0x00 0x00 0x9181624 0x01 0x00 0x00 0x9181740 0x01 0x00 0x00 0x9181768 0x01 0x00 0x00 0x918182c 0x01 0x00 0x00 0x9182254 0x02 0x00 0x00 0x9182624 0x01 0x00 0x00 0x9182740 0x01 0x00 0x00 0x9182768 0x01 0x00 0x00 0x918282c 0x01 0x00 0x00 0x9184254 0x02 0x00 0x00 0x9184624 0x01 0x00 0x00 0x9184740 0x01 0x00 0x00 0x9184768 0x01 0x00 0x00 0x918482c 0x01 0x00 0x00 0x9185254 0x02 0x00 0x00 0x9185624 0x01 0x00 0x00 0x9185740 0x01 0x00 0x00 0x9185768 0x01 0x00 0x00 0x918582c 0x01 0x00 0x00 0x9191254 0x02 0x00 0x00 0x9191624 0x01 0x00 0x00 0x9191740 0x01 0x00 0x00 0x9191768 0x01 0x00 0x00 0x919182c 0x01 0x00 0x00 0x9192254 0x02 0x00 0x00 0x9192624 0x01 0x00 0x00 0x9192740 0x01 0x00 0x00 0x9192768 0x01 0x00 0x00 0x919282c 0x01 0x00 0x00 0x9194254 0x02 0x00 0x00 0x9194624 0x01 0x00 0x00 0x9194740 0x01 0x00 0x00 0x9194768 0x01 0x00 0x00 0x919482c 0x01 0x00 0x00 0x9195254 0x02 0x00 0x00 0x9195624 0x01 0x00 0x00 0x9195740 0x01 0x00 0x00 0x9195768 0x01 0x00 0x00 0x919582c 0x01 0x00 0x00 0x9186048 0x01 0x00 0x00 0x9186054 0x01 0x00 0x00 0x9186164 0x01 0x00 0x00 0x9186170 0x01 0x00 0x00 0x9186410 0x01 0x00 0x00 0x9186618 0x04 0x00 0x00 0x91866e0 0x01 0x00 0x00 0x9186700 0x02 0x00 0x00 0x9196048 0x01 0x00 0x00 0x9196054 0x01 0x00 0x00 0x9196164 0x01 0x00 0x00 0x9196170 0x01 0x00 0x00 0x9196410 0x01 0x00 0x00 0x9196618 0x04 0x00 0x00 0x91966e0 0x01 0x00 0x00 0x9196700 0x02 0x00 0x00 0x16e0300 0x03 0x00 0x00 0x1700300 0x02 0x00 0x00 0x1700500 0x03 0x00 0x00 0x1700700 0x01 0x00 0x00 0x1700900 0x05 0x00 0x00 0x1700b00 0x02 0x00 0x00 0x1700d00 0x01 0x00 0x00 0x18080054 0x01 0x00 0x00 0x17c00044 0x01 0x00 0x00 0x182a0074 0x01 0x00 0x00 0x17a0e104 0x1d 0x00 0x00 0x180801f0 0x01 0x00 0x00 0x18080070 0x01 0x00 0x00 0x17a2e000 0x01 0x00 0x00 0x17a2ffc8 0x01 0x00 0x00 0x17a20008 0x01 0x00 0x00 0x17a20048 0x01 0x00 0x00 0x17a20088 0x01 0x00 0x00 0x17a200c8 0x01 0x00 0x00 0x17a20108 0x01 0x00 0x00 0x17a20148 0x01 0x00 0x00 0x17a20188 0x01 0x00 0x00 0x17a201c8 0x01 0x00 0x00 0x17a20208 0x01 0x00 0x00 0x17a20248 0x01 0x00 0x00 0x17a20288 0x01 0x00 0x00 0x17a202c8 0x01 0x00 0x00 0x17a20308 0x01 0x00 0x00 0x17a20348 0x01 0x00 0x00 0x17a20020 0x01 0x00 0x00 0x17a20060 0x01 0x00 0x00 0x17a200a0 0x01 0x00 0x00 0x17a200e0 0x01 0x00 0x00 0x17a20120 0x01 0x00 0x00 0x17a20160 0x01 0x00 0x00 0x17a201a0 0x01 0x00 0x00 0x17a201e0 0x01 0x00 0x00 0x17a20220 0x01 0x00 0x00 0x17a20260 0x01 0x00 0x00 0x17a202a0 0x01 0x00 0x00 0x17a202e0 0x01 0x00 0x00 0x17a20320 0x01 0x00 0x00 0x17a20360 0x01 0x00 0x00 0x17a20010 0x01 0x00 0x00 0x17a20050 0x01 0x00 0x00 0x17a20090 0x01 0x00 0x00 0x17a200d0 0x01 0x00 0x00 0x17a20110 0x01 0x00 0x00 0x17a20150 0x01 0x00 0x00 0x17a20190 0x01 0x00 0x00 0x17a201d0 0x01 0x00 0x00 0x17a20210 0x01 0x00 0x00 0x17a20250 0x01 0x00 0x00 0x17a20290 0x01 0x00 0x00 0x17a202d0 0x01 0x00 0x00 0x17a20310 0x01 0x00 0x00 0x17a20350 0x01 0x00 0x00 0x17a00204 0x1d 0x00 0x00 0x17a00104 0x1d 0x00 0x00 0x17e00044 0x01 0x00 0x00 0x24b0000 0x07 0x00 0x00 0x24b004c 0x02 0x00 0x00 0x24b00d0 0x03 0x00 0x00 0x24b0100 0x01 0x00 0x00 0x24b0200 0x05 0x00 0x00 0x24b0400 0x04 0x00 0x00 0x24b0450 0x01 0x00 0x00 0x24b0460 0x02 0x00 0x00 0x24b0490 0x08 0x00 0x00 0x24b0600 0x01 0x00>;
			phandle = <0x36b>;
		};

		tsens@c222000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc222000 0x04 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts = <0x00 0x1fa 0x00 0x00 0x1fc 0x00>;
			interrupt-names = "tsens-upper-lower\0tsens-critical";
			tsens-reinit-wa;
			#thermal-sensor-cells = <0x01>;
			phandle = <0xbe>;
		};

		tsens@c223000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc223000 0x04 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts = <0x00 0x1fb 0x00 0x00 0x1fd 0x00>;
			interrupt-names = "tsens-upper-lower\0tsens-critical";
			tsens-reinit-wa;
			#thermal-sensor-cells = <0x01>;
			phandle = <0xbf>;
		};

		thermal-zones {
			phandle = <0x36c>;

			aoss0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x00>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x01>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x02>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x03>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x04>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x05>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x06>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x07>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x08>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x09>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x0a>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-4-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x0b>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-5-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x0c>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-6-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x0d>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-7-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x0e>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x0f>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x00>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cwlan-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x01>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x02>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x03>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x04>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x05>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cmpss-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x06>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-core-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x07>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			npu-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x08>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-vec-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x09>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-scl-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x0a>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbf 0x0b>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-7-lowf {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x0e>;
				thermal-governor = "low_limits_floor";
				wake-capable-sensor;
				tracks-low;

				trips {

					cpu17-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xc0>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xc0>;
						cooling-device = <0x13 0x01 0x01>;
					};

					cpu1_cdev {
						trip = <0xc0>;
						cooling-device = <0x17 0x05 0x05>;
					};

					cx_vdd_cdev {
						trip = <0xc0>;
						cooling-device = <0xc1 0x00 0x00>;
					};

					mx_vdd_cdev {
						trip = <0xc0>;
						cooling-device = <0xc2 0x00 0x00>;
					};

					ebi_vdd_cdev {
						trip = <0xc0>;
						cooling-device = <0xc3 0x00 0x00>;
					};

					mmcx_vdd_cdev {
						trip = <0xc0>;
						cooling-device = <0xc4 0x00 0x00>;
					};

					modem_vdd_cdev {
						trip = <0xc0>;
						cooling-device = <0xc5 0x00 0x00>;
					};

					adsp_vdd_cdev {
						trip = <0xc0>;
						cooling-device = <0xc6 0x00 0x00>;
					};

					cdsp_vdd_cdev {
						trip = <0xc0>;
						cooling-device = <0xc7 0x00 0x00>;
					};

					slpi_vdd_cdev {
						trip = <0xc0>;
						cooling-device = <0xc8 0x00 0x00>;
					};

					gpu_vdd_cdev {
						trip = <0xc0>;
						cooling-device = <0xc9 0xfffffffc 0xfffffffc>;
					};
				};
			};

			gpuss-0-lowf {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x0f>;
				thermal-governor = "low_limits_floor";
				wake-capable-sensor;
				tracks-low;

				trips {

					gpuss0-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xca>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xca>;
						cooling-device = <0x13 0x01 0x01>;
					};

					cpu1_cdev {
						trip = <0xca>;
						cooling-device = <0x17 0x05 0x05>;
					};

					cx_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc1 0x00 0x00>;
					};

					mx_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc2 0x00 0x00>;
					};

					ebi_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc3 0x00 0x00>;
					};

					mmcx_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc4 0x00 0x00>;
					};

					modem_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc5 0x00 0x00>;
					};

					adsp_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc6 0x00 0x00>;
					};

					cdsp_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc7 0x00 0x00>;
					};

					slpi_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc8 0x00 0x00>;
					};

					gpu_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc9 0xfffffffc 0xfffffffc>;
					};
				};
			};

			camera-lowf {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x05>;
				thermal-governor = "low_limits_floor";
				wake-capable-sensor;
				tracks-low;

				trips {

					camera-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xcb>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xcb>;
						cooling-device = <0x13 0x01 0x01>;
					};

					cpu1_cdev {
						trip = <0xcb>;
						cooling-device = <0x17 0x05 0x05>;
					};

					cx_vdd_cdev {
						trip = <0xcb>;
						cooling-device = <0xc1 0x00 0x00>;
					};

					mx_vdd_cdev {
						trip = <0xcb>;
						cooling-device = <0xc2 0x00 0x00>;
					};

					ebi_vdd_cdev {
						trip = <0xcb>;
						cooling-device = <0xc3 0x00 0x00>;
					};

					mmcx_vdd_cdev {
						trip = <0xcb>;
						cooling-device = <0xc4 0x00 0x00>;
					};

					modem_vdd_cdev {
						trip = <0xcb>;
						cooling-device = <0xc5 0x00 0x00>;
					};

					adsp_vdd_cdev {
						trip = <0xcb>;
						cooling-device = <0xc6 0x00 0x00>;
					};

					cdsp_vdd_cdev {
						trip = <0xcb>;
						cooling-device = <0xc7 0x00 0x00>;
					};

					slpi_vdd_cdev {
						trip = <0xcb>;
						cooling-device = <0xc8 0x00 0x00>;
					};

					gpu_vdd_cdev {
						trip = <0xcb>;
						cooling-device = <0xc9 0xfffffffc 0xfffffffc>;
					};
				};
			};

			mdm-scl-lowf {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x0a>;
				thermal-governor = "low_limits_floor";
				wake-capable-sensor;
				tracks-low;

				trips {

					mdms-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xcc>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xcc>;
						cooling-device = <0x13 0x01 0x01>;
					};

					cpu1_cdev {
						trip = <0xcc>;
						cooling-device = <0x17 0x05 0x05>;
					};

					cx_vdd_cdev {
						trip = <0xcc>;
						cooling-device = <0xc1 0x00 0x00>;
					};

					mx_vdd_cdev {
						trip = <0xcc>;
						cooling-device = <0xc2 0x00 0x00>;
					};

					ebi_vdd_cdev {
						trip = <0xcc>;
						cooling-device = <0xc3 0x00 0x00>;
					};

					mmcx_vdd_cdev {
						trip = <0xcc>;
						cooling-device = <0xc4 0x00 0x00>;
					};

					modem_vdd_cdev {
						trip = <0xcc>;
						cooling-device = <0xc5 0x00 0x00>;
					};

					adsp_vdd_cdev {
						trip = <0xcc>;
						cooling-device = <0xc6 0x00 0x00>;
					};

					cdsp_vdd_cdev {
						trip = <0xcc>;
						cooling-device = <0xc7 0x00 0x00>;
					};

					slpi_vdd_cdev {
						trip = <0xcc>;
						cooling-device = <0xc8 0x00 0x00>;
					};

					gpu_vdd_cdev {
						trip = <0xcc>;
						cooling-device = <0xc9 0xfffffffc 0xfffffffc>;
					};
				};
			};

			gpuss-max-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x64>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gpu-trip0 {
						temperature = <0x14c08>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xcd>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0xcd>;
						cooling-device = <0xc9 0xffffffff 0xffffffff>;
					};
				};
			};

			apc-0-max-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					silver-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			apc-1-max-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gold-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			pop-mem-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x03>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					pop-trip {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xce>;
					};
				};

				cooling-maps {

					pop_cdev4 {
						trip = <0xce>;
						cooling-device = <0x17 0xffffffff 0xfffffffd>;
					};

					pop_cdev5 {
						trip = <0xce>;
						cooling-device = <0x18 0xffffffff 0xfffffffd>;
					};

					pop_cdev6 {
						trip = <0xce>;
						cooling-device = <0x19 0xffffffff 0xfffffffd>;
					};

					pop_cdev7 {
						trip = <0xce>;
						cooling-device = <0x1a 0xffffffff 0xfffffffd>;
					};
				};
			};

			lmh-dcvs-01 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x0d>;
				wake-capable-sensor;

				trips {

					active-config {
						temperature = <0x14c08>;
						hysteresis = <0x61a8>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-00 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x05>;
				wake-capable-sensor;

				trips {

					active-config {
						temperature = <0x14c08>;
						hysteresis = <0x61a8>;
						type = "passive";
					};
				};
			};

			npu-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x08>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					npu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xcf>;
					};
				};

				cooling-maps {

					npu_cdev {
						trip = <0xcf>;
						cooling-device = <0xd0 0xffffffff 0xffffffff>;
					};
				};
			};

			cpu-0-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0x01>;
				wake-capable-sensor;

				trips {

					cpu00-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd1>;
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0xd1>;
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0x02>;
				wake-capable-sensor;

				trips {

					cpu01-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd2>;
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <0xd2>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0x03>;
				wake-capable-sensor;

				trips {

					cpu02-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd3>;
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0xd3>;
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x04>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu03-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd4>;
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <0xd4>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x07>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu10-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd5>;
					};
				};

				cooling-maps {

					cpu10_cdev {
						trip = <0xd5>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x08>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu11-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd6>;
					};
				};

				cooling-maps {

					cpu11_cdev {
						trip = <0xd6>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x09>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu12-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd7>;
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <0xd7>;
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x0a>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu13-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd8>;
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <0xd8>;
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-4-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x0b>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu14-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd9>;
					};
				};

				cooling-maps {

					cpu14_cdev {
						trip = <0xd9>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-5-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x0c>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu15-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xda>;
					};
				};

				cooling-maps {

					cpu15_cdev {
						trip = <0xda>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-6-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x0d>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu16-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xdb>;
					};
				};

				cooling-maps {

					cpu16_cdev {
						trip = <0xdb>;
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-7-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbe 0x0e>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu17-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xdc>;
					};
				};

				cooling-maps {

					cpu17_cdev {
						trip = <0xdc>;
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pop-mem-test {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x03>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					pop-test-trip {
						temperature = <0x1e848>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xdd>;
					};
				};

				cooling-maps {

					pop_test_cdev0 {
						trip = <0xdd>;
						cooling-device = <0xde 0xffffffff 0xffffffff>;
					};

					pop_test_cdev1 {
						trip = <0xdd>;
						cooling-device = <0xdf 0xffffffff 0xffffffff>;
					};

					pop_test_cdev2 {
						trip = <0xdd>;
						cooling-device = <0xe0 0xffffffff 0xffffffff>;
					};

					pop_test_cdev3 {
						trip = <0xdd>;
						cooling-device = <0xe1 0xffffffff 0xffffffff>;
					};

					pop_test_cdev4 {
						trip = <0xdd>;
						cooling-device = <0x28 0xffffffff 0xffffffff>;
					};
				};
			};

			q6-hvx-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbf 0x04>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					q6-hvx-step0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xe2>;
					};

					q6-hvx-step1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xe4>;
					};
				};

				cooling-maps {

					hvx_cdev_lvl0 {
						trip = <0xe2>;
						cooling-device = <0xe3 0xffffffff 0x06>;
					};

					hvx_cdev_lvl1 {
						trip = <0xe4>;
						cooling-device = <0xe3 0x06 0x06>;
					};
				};
			};

			pm8150_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x606>;
				wake-capable-sensor;
				phandle = <0x707>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x643>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x644>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};

				cooling-maps {

					trip0_cpu0 {
						trip = <0x643>;
						cooling-device = <0x13 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu1 {
						trip = <0x643>;
						cooling-device = <0x14 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu2 {
						trip = <0x643>;
						cooling-device = <0x15 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu3 {
						trip = <0x643>;
						cooling-device = <0x16 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu4 {
						trip = <0x643>;
						cooling-device = <0x17 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu5 {
						trip = <0x643>;
						cooling-device = <0x18 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu6 {
						trip = <0x643>;
						cooling-device = <0x19 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu7 {
						trip = <0x643>;
						cooling-device = <0x1a 0xfffffffd 0xfffffffd>;
					};

					trip1_cpu1 {
						trip = <0x644>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu2 {
						trip = <0x644>;
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu3 {
						trip = <0x644>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu4 {
						trip = <0x644>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu5 {
						trip = <0x644>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu6 {
						trip = <0x644>;
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu7 {
						trip = <0x644>;
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pm8150l_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x60a>;
				wake-capable-sensor;
				phandle = <0x71f>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "passive";
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			pm8150l-vph-lvl0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x60b 0x02>;
				wake-capable-sensor;
				tracks-low;
				disable-thermal-zone;

				trips {

					vph-lvl0 {
						temperature = <0xbb8>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x720>;
					};
				};

				cooling-maps {

					vph_cpu4 {
						trip = <0x645>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					vph_cpu5 {
						trip = <0x645>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};

					vph_gpu0 {
						trip = <0x645>;
						cooling-device = <0xc9 0x02 0x02>;
					};
				};
			};

			pm8150l-vph-lvl1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x60b 0x03>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl1 {
						temperature = <0xabe>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x721>;
					};
				};
			};

			pm8150l-vph-lvl2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x60b 0x04>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl2 {
						temperature = <0x9c4>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x722>;
					};
				};
			};

			pm8150l-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x60b 0x05>;
				wake-capable-sensor;

				trips {

					l-bcl-lvl0 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x645>;
					};
				};
			};

			pm8150l-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x60b 0x06>;
				wake-capable-sensor;
				disable-thermal-zone;

				trips {

					l-bcl-lvl1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x646>;
					};
				};

				cooling-maps {

					vph_cpu6 {
						trip = <0x646>;
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
					};

					vph_cpu7 {
						trip = <0x646>;
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
					};

					vph_gpu1 {
						trip = <0x646>;
						cooling-device = <0xc9 0x04 0x04>;
					};
				};
			};

			pm8150l-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x60b 0x07>;
				wake-capable-sensor;
				disable-thermal-zone;

				trips {

					l-bcl-lvl2 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x647>;
					};
				};

				cooling-maps {

					vph_gpu2 {
						trip = <0x647>;
						cooling-device = <0xc9 0xfffffffe 0xfffffffe>;
					};
				};
			};

			xo-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x64a 0x4c>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			usb-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x658 0x4d>;

				trips {

					active-config0 {
						temperature = <0x14c08>;
						hysteresis = <0x3a98>;
						type = "passive";
					};
				};
			};

			wpc-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x658 0x52>;

				trips {

					active-config0 {
						temperature = <0x14c08>;
						hysteresis = <0x3a98>;
						type = "passive";
					};
				};
			};
		};

		slim@171c0000 {
			cell-index = <0x01>;
			compatible = "qcom,slim-ngd";
			reg = <0x171c0000 0x2c000 0x17184000 0x2c000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			interrupts = <0x00 0xa3 0x00 0x00 0xa4 0x00>;
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x780000>;
			qcom,ea-pc = <0x2a0>;
			qcom,iommu-s1-bypass;
			phandle = <0x36d>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x26 0x1b46 0x08 0x26 0x1b4d 0x02 0x26 0x1b50 0x01>;
				phandle = <0x36e>;
			};

			msm_dai_slim {
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
			};

			tavil_codec {
				compatible = "qcom,tavil-slim-pgd";
				elemental-addr = [00 01 50 02 17 02];
				interrupt-parent = <0x683>;
				interrupts = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
				qcom,wcd-rst-gpio-node = <0x684>;
				clock-names = "wcd_clk";
				clocks = <0x688 0x00>;
				cdc-vdd-buck-supply = <0x4af>;
				qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-buck-current = <0x9eb10>;
				cdc-buck-sido-supply = <0x4af>;
				qcom,cdc-buck-sido-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-buck-sido-current = <0x7a120>;
				cdc-vdd-tx-h-supply = <0x4af>;
				qcom,cdc-vdd-tx-h-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-tx-h-current = <0x61a8>;
				cdc-vdd-rx-h-supply = <0x4af>;
				qcom,cdc-vdd-rx-h-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-rx-h-current = <0x61a8>;
				cdc-vddpx-1-supply = <0x4af>;
				qcom,cdc-vddpx-1-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vddpx-1-current = <0x2710>;
				cdc-vdd-3v3-supply = <0x687>;
				qcom,cdc-vdd-3v3-voltage = <0x325aa0 0x325aa0>;
				qcom,cdc-vdd-3v3-current = <0x41a0>;
				qcom,cdc-static-supplies = "cdc-vdd-buck\0cdc-buck-sido\0cdc-vdd-tx-h\0cdc-vdd-rx-h\0cdc-vddpx-1\0cdc-vdd-3v3";
				qcom,cdc-micbias1-mv = <0x708>;
				qcom,cdc-micbias2-mv = <0xa8c>;
				qcom,cdc-micbias3-mv = <0x708>;
				qcom,cdc-micbias4-mv = <0x708>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-slim-ifd = "tavil-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 50 02 17 02];
				qcom,cdc-dmic-sample-rate = <0x249f00>;
				qcom,cdc-mad-dmic-rate = <0x927c0>;
				qcom,wdsp-cmpnt-dev-name = "tavil_codec";
				phandle = <0x681>;

				wcd_pinctrl@5 {
					compatible = "qcom,wcd-pinctrl";
					qcom,num-gpios = <0x05>;
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x766>;

					us_euro_sw_wcd_active {
						phandle = <0x666>;

						mux {
							pins = "gpio1";
						};

						config {
							pins = "gpio1";
							output-high;
						};
					};

					us_euro_sw_wcd_sleep {
						phandle = <0x667>;

						mux {
							pins = "gpio1";
						};

						config {
							pins = "gpio1";
							output-low;
						};
					};

					spkr_1_wcd_en_active {
						phandle = <0x662>;

						mux {
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							output-high;
						};
					};

					spkr_1_wcd_en_sleep {
						phandle = <0x663>;

						mux {
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							input-enable;
						};
					};

					spkr_2_sd_n_active {
						phandle = <0x664>;

						mux {
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							output-high;
						};
					};

					spkr_2_sd_n_sleep {
						phandle = <0x665>;

						mux {
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							input-enable;
						};
					};

					hph_en0_wcd_active {
						phandle = <0x668>;

						mux {
							pins = "gpio4";
						};

						config {
							pins = "gpio4";
							output-high;
						};
					};

					hph_en0_wcd_sleep {
						phandle = <0x669>;

						mux {
							pins = "gpio4";
						};

						config {
							pins = "gpio4";
							output-low;
						};
					};

					hph_en1_wcd_active {
						phandle = <0x66a>;

						mux {
							pins = "gpio5";
						};

						config {
							pins = "gpio5";
							output-high;
						};
					};

					hph_en1_wcd_sleep {
						phandle = <0x66b>;

						mux {
							pins = "gpio5";
						};

						config {
							pins = "gpio5";
							output-low;
						};
					};
				};

				msm_cdc_pinctrll {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x662>;
					pinctrl-1 = <0x663>;
					phandle = <0x672>;
				};

				msm_cdc_pinctrlr {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x664>;
					pinctrl-1 = <0x665>;
					phandle = <0x673>;
				};

				msm_cdc_pinctrl_us_euro_sw {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x666>;
					pinctrl-1 = <0x667>;
					phandle = <0x767>;
				};

				msm_cdc_pinctrl_hph_en0 {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x668>;
					pinctrl-1 = <0x669>;
					phandle = <0x679>;
				};

				msm_cdc_pinctrl_hph_en1 {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x66a>;
					pinctrl-1 = <0x66b>;
					phandle = <0x67a>;
				};

				swr_master {
					compatible = "qcom,swr-wcd";
					#address-cells = <0x02>;
					#size-cells = <0x00>;
					status = "disabled";

					wsa881x@20170211 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x20170211>;
						qcom,spkr-sd-n-node = <0x672>;
						phandle = <0x67b>;
					};

					wsa881x@20170212 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x20170212>;
						qcom,spkr-sd-n-node = <0x673>;
						phandle = <0x67c>;
					};

					wsa881x@21170213 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x21170213>;
						qcom,spkr-sd-n-node = <0x672>;
						phandle = <0x67d>;
					};

					wsa881x@21170214 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x21170214>;
						qcom,spkr-sd-n-node = <0x673>;
						phandle = <0x67e>;
					};
				};

				wcd_spi {
					compatible = "qcom,wcd-spi-v2";
					qcom,master-bus-num = <0x00>;
					qcom,chip-select = <0x00>;
					qcom,max-frequency = <0x16e3600>;
					qcom,mem-base-addr = <0x100000>;
					phandle = <0x682>;
				};
			};

			pahu_codec {
				compatible = "qcom,pahu-slim-pgd";
				elemental-addr = [00 01 c0 02 17 02];
				interrupt-parent = <0x683>;
				interrupts = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
				qcom,wcd-rst-gpio-node = <0x684>;
				clock-names = "wcd_clk";
				clocks = <0x685 0x00>;
				cdc-vdd-ldo-rxtx-supply = <0x686>;
				qcom,cdc-vdd-ldo-rxtx-voltage = <0x1f20c0 0x1f20c0>;
				qcom,cdc-vdd-ldo-rxtx-current = <0x7530>;
				cdc-vdd-buck-sido-supply = <0x4af>;
				qcom,cdc-vdd-buck-sido-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-buck-sido-current = <0x37aa0>;
				cdc-vdd-px-supply = <0x4af>;
				qcom,cdc-vdd-px-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-px-current = <0x3a98>;
				cdc-vdd-mic-bias-supply = <0x687>;
				qcom,cdc-vdd-mic-bias-voltage = <0x325aa0 0x325aa0>;
				qcom,cdc-vdd-mic-bias-current = <0x41a0>;
				cdc-vdd-pa-supply = <0x687>;
				qcom,cdc-vdd-pa-voltage = <0x325aa0 0x325aa0>;
				qcom,cdc-vdd-pa-current = <0xf4240>;
				qcom,cdc-static-supplies = "cdc-vdd-buck-sido\0cdc-vdd-px\0cdc-vdd-mic-bias\0cdc-vdd-pa";
				qcom,cdc-on-demand-supplies = "cdc-vdd-ldo-rxtx";
				qcom,cdc-micbias1-mv = <0x708>;
				qcom,cdc-micbias2-mv = <0x708>;
				qcom,cdc-micbias3-mv = <0x708>;
				qcom,cdc-micbias4-mv = <0x708>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-slim-ifd = "pahu-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 c0 02 17 02];
				qcom,cdc-dmic-sample-rate = "\0I>";
				qcom,cdc-mad-dmic-rate = <0x927c0>;
				qcom,wdsp-cmpnt-dev-name = "pahu_codec";
				status = "disabled";
				phandle = <0x67f>;

				wcd_pinctrl {
					compatible = "qcom,wcd-pinctrl";
					qcom,num-gpios = <0x05>;
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x768>;

					spkr_1_wcd_en_active {
						phandle = <0x66c>;

						mux {
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							output-high;
						};
					};

					spkr_1_wcd_en_sleep {
						phandle = <0x66d>;

						mux {
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							input-enable;
						};
					};

					spkr_2_sd_n_active {
						phandle = <0x66e>;

						mux {
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							output-high;
						};
					};

					spkr_2_sd_n_sleep {
						phandle = <0x66f>;

						mux {
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							input-enable;
						};
					};
				};

				msm_cdc_pinctrll {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x66c>;
					pinctrl-1 = <0x66d>;
					phandle = <0x670>;
				};

				msm_cdc_pinctrlr {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x66e>;
					pinctrl-1 = <0x66f>;
					phandle = <0x671>;
				};

				swr_master {
					compatible = "qcom,swr-wcd";
					#address-cells = <0x02>;
					#size-cells = <0x00>;

					wsa881x@20170211 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x20170211>;
						qcom,spkr-sd-n-node = <0x670>;
						phandle = <0x675>;
					};

					wsa881x@20170212 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x20170212>;
						qcom,spkr-sd-n-node = <0x671>;
						phandle = <0x676>;
					};

					wsa881x@21170213 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x21170213>;
						qcom,spkr-sd-n-node = <0x670>;
						phandle = <0x677>;
					};

					wsa881x@21170214 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x21170214>;
						qcom,spkr-sd-n-node = <0x671>;
						phandle = <0x678>;
					};
				};

				wcd_spi {
					compatible = "qcom,wcd-spi-v2";
					qcom,master-bus-num = <0x00>;
					qcom,chip-select = <0x00>;
					qcom,max-frequency = <0x16e3600>;
					qcom,mem-base-addr = <0x100000>;
					phandle = <0x680>;
				};
			};
		};

		slim@17240000 {
			status = "disabled";
			cell-index = <0x03>;
			compatible = "qcom,slim-ngd";
			reg = <0x17240000 0x2c000 0x17204000 0x20000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			interrupts = <0x00 0x123 0x00 0x00 0x124 0x00>;
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			qcom,iommu-s1-bypass;
			phandle = <0x36f>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x26 0x1b53 0x00>;
				phandle = <0x370>;
			};

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
				phandle = <0x371>;
			};
		};

		qcom,gpi-dma@0x800000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0xf4 0x00 0x00 0xf5 0x00 0x00 0xf6 0x00 0x00 0xf7 0x00 0x00 0xf8 0x00 0x00 0xf9 0x00 0x00 0xfa 0x00 0x00 0xfb 0x00 0x00 0xfc 0x00 0x00 0xfd 0x00 0x00 0xfe 0x00 0x00 0xff 0x00 0x00 0x100 0x00>;
			qcom,max-num-gpii = <0x0d>;
			qcom,gpii-mask = <0xfa>;
			qcom,ev-factor = <0x02>;
			iommus = <0x26 0xd6 0x00>;
			qcom,smmu-cfg = <0x01>;
			qcom,iova-range = <0x00 0x100000 0x00 0x100000>;
			status = "ok";
			phandle = <0x24c>;
		};

		qcom,gpi-dma@0xa00000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x117 0x00 0x00 0x118 0x00 0x00 0x119 0x00 0x00 0x11a 0x00 0x00 0x11b 0x00 0x00 0x11c 0x00 0x00 0x125 0x00 0x00 0x126 0x00 0x00 0x127 0x00 0x00 0x128 0x00 0x00 0x129 0x00 0x00 0x12a 0x00 0x00 0x12b 0x00>;
			qcom,max-num-gpii = <0x0d>;
			qcom,gpii-mask = <0xfa>;
			qcom,ev-factor = <0x02>;
			iommus = <0x26 0x616 0x00>;
			qcom,smmu-cfg = <0x01>;
			qcom,iova-range = <0x00 0x100000 0x00 0x100000>;
			status = "ok";
			phandle = <0x27d>;
		};

		qcom,gpi-dma@0xc00000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0xc00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x24c 0x00 0x00 0x24d 0x00 0x00 0x24e 0x00 0x00 0x24f 0x00 0x00 0x250 0x00 0x00 0x251 0x00 0x00 0x252 0x00 0x00 0x253 0x00 0x00 0x254 0x00 0x00 0x255 0x00 0x00 0x256 0x00 0x00 0x257 0x00 0x00 0x258 0x00>;
			qcom,max-num-gpii = <0x0d>;
			qcom,gpii-mask = <0xfa>;
			qcom,ev-factor = <0x02>;
			iommus = <0x26 0x7b6 0x00>;
			qcom,smmu-cfg = <0x01>;
			qcom,iova-range = <0x00 0x100000 0x00 0x100000>;
			status = "ok";
			phandle = <0x288>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x200000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
			qcom,guard-memory;
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			mboxes = <0x1f 0x00>;
			reg = <0x1e00000 0x34000 0x1e04000 0x28000>;
			reg-names = "ipa-base\0gsi-base";
			interrupts = <0x00 0x137 0x00 0x00 0x1b0 0x00>;
			interrupt-names = "ipa-irq\0gsi-irq";
			qcom,ipa-hw-ver = <0x0f>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,ee = <0x00>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,use-64-bit-dma-mask;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-ipa-pm;
			qcom,bandwidth-vote-for-ipa;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x05>;
			qcom,msm-bus,num-paths = <0x04>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x00 0x00 0x5a 0x249 0x00 0x00 0x01 0x2a4 0x00 0x00 0x8f 0x309 0x00 0x00 0x5a 0x200 0x13880 0x927c0 0x5a 0x249 0x13880 0x55730 0x01 0x2a4 0x9c40 0x9c40 0x8f 0x309 0x00 0x7d 0x5a 0x200 0x13880 0x9c400 0x5a 0x249 0x13880 0x9c400 0x01 0x2a4 0x13880 0x13880 0x8f 0x309 0x00 0xfa 0x5a 0x200 0x324b0 0xea600 0x5a 0x249 0x324b0 0xea600 0x01 0x2a4 0x324b0 0x27100 0x8f 0x309 0x00 0x1f4 0x5a 0x200 0x324b0 0x36ee80 0x5a 0x249 0x324b0 0x36ee80 0x01 0x2a4 0x324b0 0x493e0 0x8f 0x309 0x00 0x258>;
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,scaling-exceptions;
			phandle = <0x372>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0xe5 0x00>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0xe6 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
			};
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			iommus = <0x26 0x520 0x00>;
			qcom,iova-mapping = <0x20000000 0x40000000>;
			qcom,additional-mapping = <0x146bd000 0x146bd000 0x2000>;
			dma-coherent;
			phandle = <0x373>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			qcom,smmu-s1-bypass;
			iommus = <0x26 0x521 0x00>;
			qcom,additional-mapping = <0x1e60000 0x1e60000 0x80000>;
			phandle = <0x374>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0x26 0x522 0x00>;
			qcom,iova-mapping = <0x40400000 0x1fc00000>;
			phandle = <0x375>;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0f>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0xe7>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x1f 0x00>;
			mbox-names = "aop";
		};

		qcom,cnss-qca6390@a0000000 {
			compatible = "qcom,cnss-qca6390";
			reg = <0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "smmu_iova_base\0smmu_iova_ipa";
			wlan-en-gpio = <0x38 0xa9 0x00>;
			pinctrl-names = "wlan_en_active\0wlan_en_sleep";
			pinctrl-0 = <0xe8>;
			pinctrl-1 = <0xe9>;
			qcom,wlan-rc-num = <0x00>;
			qcom,wlan-ramdump-dynamic = <0x400000>;
			qcom,smmu-s1-enable;
			mhi,max-channels = <0x1e>;
			mhi,timeout = <0x2710>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			mhi_chan@0 {
				reg = <0x00>;
				label = "LOOPBACK";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x01>;
				mhi,chan-dir = <0x01>;
				mhi,data-type = <0x00>;
				mhi,doorbell-mode = <0x02>;
				mhi,ee = <0x14>;
			};

			mhi_chan@1 {
				reg = <0x01>;
				label = "LOOPBACK";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x01>;
				mhi,chan-dir = <0x02>;
				mhi,data-type = <0x00>;
				mhi,doorbell-mode = <0x02>;
				mhi,ee = <0x14>;
			};

			mhi_chan@4 {
				reg = <0x04>;
				label = "DIAG";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x01>;
				mhi,chan-dir = <0x01>;
				mhi,data-type = <0x00>;
				mhi,doorbell-mode = <0x02>;
				mhi,ee = <0x14>;
			};

			mhi_chan@5 {
				reg = <0x05>;
				label = "DIAG";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x01>;
				mhi,chan-dir = <0x02>;
				mhi,data-type = <0x00>;
				mhi,doorbell-mode = <0x02>;
				mhi,ee = <0x14>;
			};

			mhi_chan@20 {
				reg = <0x14>;
				label = "IPCR";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x01>;
				mhi,chan-dir = <0x01>;
				mhi,data-type = <0x01>;
				mhi,doorbell-mode = <0x02>;
				mhi,ee = <0x14>;
				mhi,auto-start;
			};

			mhi_chan@21 {
				reg = <0x15>;
				label = "IPCR";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x01>;
				mhi,chan-dir = <0x02>;
				mhi,data-type = <0x00>;
				mhi,doorbell-mode = <0x02>;
				mhi,ee = <0x14>;
				mhi,auto-queue;
				mhi,auto-start;
			};

			mhi_event@0 {
				mhi,num-elements = <0x20>;
				mhi,intmod = <0x01>;
				mhi,msi = <0x01>;
				mhi,priority = <0x01>;
				mhi,brstmode = <0x02>;
				mhi,data-type = <0x01>;
			};

			mhi_event@1 {
				mhi,num-elements = <0x100>;
				mhi,intmod = <0x01>;
				mhi,msi = <0x02>;
				mhi,priority = <0x01>;
				mhi,brstmode = <0x02>;
			};
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase\0smmu_iova_base\0smmu_iova_ipa";
			iommus = <0x26 0x640 0x01>;
			interrupts = <0x00 0x19e 0x00 0x00 0x19f 0x00 0x00 0x1a0 0x00 0x00 0x1a1 0x00 0x00 0x1a2 0x00 0x00 0x1a3 0x00 0x00 0x1a4 0x00 0x00 0x1a5 0x00 0x00 0x1a6 0x00 0x00 0x1a7 0x00 0x00 0x1a8 0x00 0x00 0x1a9 0x00>;
			qcom,wlan-msa-memory = <0x100000>;
			qcom,wlan-msa-fixed-region = <0xea>;
			vdd-cx-mx-supply = <0xeb>;
			vdd-1.8-xo-supply = <0xec>;
			vdd-1.3-rfa-supply = <0xed>;
			vdd-3.3-ch0-supply = <0xee>;
			qcom,vdd-cx-mx-config = <0xb7980 0xb7980>;
			qcom,vdd-3.3-ch0-config = <0x2f5d00 0x328980>;
			qcom,smmu-s1-bypass;
			phandle = <0x376>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0xef 0x00 0x00 0xef 0x01 0x00>;
				interrupt-names = "qcom,smp2p-force-fatal-error\0qcom,smp2p-early-crash-ind";
			};
		};

		qcom,wil6210 {
			compatible = "qcom,wil6210";
			qcom,pcie-parent = <0xf0>;
			pinctrl-names = "default";
			pinctrl-0 = <0xf1>;
			qcom,wigig-en = <0x38 0x83 0x00>;
			qcom,msm-bus,name = "wil6210";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x00 0x00 0x64 0x200 0x927c0 0xc3500>;
			qcom,use-ext-supply;
			vddio-supply = <0xf2>;
			qcom,use-ext-clocks;
			clocks = <0x25 0x0a>;
			clock-names = "rf_clk3_clk";
			qcom,smmu-support;
			qcom,smmu-mapping = <0x20000000 0xe0000000>;
			qcom,smmu-s1-en;
			qcom,smmu-fast-map;
			qcom,smmu-coherent;
			qcom,keep-radio-on-during-sleep;
			status = "disabled";
			phandle = <0x377>;
		};

		msm_tspp@0x8880000 {
			compatible = "qcom,msm_tspp";
			reg = <0x88a7000 0x200 0x88a8000 0x200 0x88a9000 0x1000 0x8884000 0x23000>;
			reg-names = "MSM_TSIF0_PHYS\0MSM_TSIF1_PHYS\0MSM_TSPP_PHYS\0MSM_TSPP_BAM_PHYS";
			interrupts = <0x00 0x79 0x00 0x00 0x77 0x00 0x00 0x78 0x00 0x00 0x7a 0x00>;
			interrupt-names = "TSIF_TSPP_IRQ\0TSIF0_IRQ\0TSIF1_IRQ\0TSIF_BAM_IRQ";
			clock-names = "iface_clk\0ref_clk";
			clocks = <0x1b 0x86 0x1b 0x88>;
			qcom,msm-bus,name = "tsif";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x52 0x200 0x00 0x00 0x52 0x200 0x3000 0x6000>;
			pinctrl-names = "disabled\0tsif0-mode1\0tsif0-mode2\0tsif1-mode1\0tsif1-mode2\0dual-tsif-mode1\0dual-tsif-mode2";
			pinctrl-0;
			pinctrl-1 = <0xf3>;
			pinctrl-2 = <0xf3 0xf4>;
			pinctrl-3 = <0xf5>;
			pinctrl-4 = <0xf5 0xf6>;
			pinctrl-5 = <0xf3 0xf5>;
			pinctrl-6 = <0xf3 0xf4 0xf5 0xf6>;
			memory-region = <0xbc>;
			qcom,smmu-s1-bypass;
			iommus = <0x26 0x620 0x00>;
			phandle = <0x378>;
		};

		demux {
			compatible = "qcom,demux";
		};

		pinctrl@03000000 {
			compatible = "qcom,sm8150-pinctrl";
			reg = <0x3000000 0xdc2000 0x17c000f0 0x60>;
			reg-names = "pinctrl\0spi_cfg";
			interrupts = <0x00 0xd0 0x00>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x38>;

			ufs_dev_reset_assert {
				phandle = <0xae>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-low;
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0xaf>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-high;
				};
			};

			storage_cd {
				phandle = <0x379>;

				mux {
					pins = "gpio96";
					function = "gpio";
				};

				config {
					pins = "gpio96";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc2_clk_on {
				phandle = <0x37a>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_off {
				phandle = <0x37b>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc2_clk_ds_400KHz {
				phandle = <0x37c>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_ds_50MHz {
				phandle = <0x37d>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_ds_100MHz {
				phandle = <0x37e>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_ds_200MHz {
				phandle = <0x37f>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_cmd_on {
				phandle = <0x380>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x08>;
				};
			};

			sdc2_cmd_off {
				phandle = <0x381>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_cmd_ds_400KHz {
				phandle = <0x382>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_cmd_ds_50MHz {
				phandle = <0x383>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_cmd_ds_100MHz {
				phandle = <0x384>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_cmd_ds_200MHz {
				phandle = <0x385>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_data_on {
				phandle = <0x386>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x08>;
				};
			};

			sdc2_data_off {
				phandle = <0x387>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_data_ds_400KHz {
				phandle = <0x388>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_data_ds_50MHz {
				phandle = <0x389>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_data_ds_100MHz {
				phandle = <0x38a>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_data_ds_200MHz {
				phandle = <0x38b>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			qupv3_se10_2uart_pins {
				phandle = <0x38c>;

				qupv3_se10_2uart_active {
					phandle = <0x38d>;

					mux {
						pins = "gpio11\0gpio12";
						function = "qup10";
					};

					config {
						pins = "gpio11\0gpio12";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se10_2uart_sleep {
					phandle = <0x38e>;

					mux {
						pins = "gpio11\0gpio12";
						function = "gpio";
					};

					config {
						pins = "gpio11\0gpio12";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se12_2uart_pins {
				phandle = <0x38f>;

				qupv3_se12_2uart_active {
					phandle = <0x274>;

					mux {
						pins = "gpio85\0gpio86";
						function = "qup12";
					};

					config {
						pins = "gpio85\0gpio86";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se12_2uart_sleep {
					phandle = <0x275>;

					mux {
						pins = "gpio85\0gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio85\0gpio86";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se16_2uart_pins {
				phandle = <0x390>;

				qupv3_se16_2uart_active {
					phandle = <0x391>;

					mux {
						pins = "gpio83\0gpio84";
						function = "qup16";
					};

					config {
						pins = "gpio83\0gpio84";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se16_2uart_sleep {
					phandle = <0x392>;

					mux {
						pins = "gpio83\0gpio84";
						function = "gpio";
					};

					config {
						pins = "gpio83\0gpio84";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se13_4uart_pins {
				phandle = <0x393>;

				qupv3_se13_default_ctsrtsrx {
					phandle = <0x394>;

					mux {
						pins = "gpio43\0gpio44\0gpio46";
						function = "gpio";
					};

					config {
						pins = "gpio43\0gpio44\0gpio46";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se13_default_tx {
					phandle = <0x395>;

					mux {
						pins = "gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio45";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se13_ctsrx {
					phandle = <0x396>;

					mux {
						pins = "gpio43\0gpio46";
						function = "qup13";
					};

					config {
						pins = "gpio43\0gpio46";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se13_rts {
					phandle = <0x397>;

					mux {
						pins = "gpio44";
						function = "qup13";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se13_tx {
					phandle = <0x398>;

					mux {
						pins = "gpio45";
						function = "qup13";
					};

					config {
						pins = "gpio45";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se13_uart_pins {
				phandle = <0x399>;

				qupv3_se13_cts_active {
					phandle = <0x276>;

					mux {
						pins = "gpio43";
						function = "qup13";
					};

					config {
						pins = "gpio43";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se13_cts_sleep {
					phandle = <0x279>;

					config {
						pins = "gpio43";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se13_rtstx_active {
					phandle = <0x277>;

					mux {
						pins = "gpio44\0gpio45";
						function = "qup13";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						output-high;
						bias-pull-up;
					};
				};

				qupv3_se13_rtstx_sleep {
					phandle = <0x27a>;

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se13_rx_active {
					phandle = <0x278>;

					mux {
						pins = "gpio46";
						function = "qup13";
					};

					config {
						pins = "gpio46";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se13_rx_sleep {
					phandle = <0x27b>;

					config {
						pins = "gpio46";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			pcie0 {

				pcie0_clkreq_default {
					phandle = <0x1a1>;

					mux {
						pins = "gpio36";
						function = "pci_e0";
					};

					config {
						pins = "gpio36";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_perst_default {
					phandle = <0x1a2>;

					mux {
						pins = "gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio35";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie0_wake_default {
					phandle = <0x1a3>;

					mux {
						pins = "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			pcie1 {

				pcie1_clkreq_default {
					phandle = <0x1a7>;

					mux {
						pins = "gpio103";
						function = "pci_e1";
					};

					config {
						pins = "gpio103";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie1_perst_default {
					phandle = <0x1a8>;

					mux {
						pins = "gpio102";
						function = "gpio";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie1_wake_default {
					phandle = <0x1a9>;

					mux {
						pins = "gpio104";
						function = "gpio";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0xe8>;

					mux {
						pins = "gpio169";
						function = "gpio";
					};

					config {
						pins = "gpio169";
						drive-strength = <0x10>;
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0xe9>;

					mux {
						pins = "gpio169";
						function = "gpio";
					};

					config {
						pins = "gpio169";
						drive-strength = <0x02>;
						output-low;
						bias-pull-down;
					};
				};
			};

			pcie_ep {

				pcie_ep_clkreq_default {
					phandle = <0x1ae>;

					mux {
						pins = "gpio103";
						function = "pci_e1";
					};

					config {
						pins = "gpio103";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				pcie_ep_perst_default {
					phandle = <0x1af>;

					mux {
						pins = "gpio102";
						function = "gpio";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie_ep_wake_default {
					phandle = <0x1b0>;

					mux {
						pins = "gpio104";
						function = "gpio";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			wil6210_refclk3_en_pin {
				phandle = <0xf1>;

				mux {
					pins = "gpio87";
					function = "gpio";
				};

				config {
					pins = "gpio87";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x39a>;

				qupv3_se0_i2c_active {
					phandle = <0x24d>;

					mux {
						pins = "gpio0\0gpio1";
						function = "qup0";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x24e>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x784>;

				qupv3_se0_spi_active {
					phandle = <0x6b0>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "qup0";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x6b1>;

					mux {
						pins = "gpio1\0gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
						output-low;
					};
				};

				qupv3_se0_spi_miso_sleep {
					phandle = <0x6b2>;

					mux {
						pins = "gpio0";
						function = "gpio";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x06>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x771>;

				qupv3_se1_i2c_active {
					phandle = <0x250>;

					mux {
						pins = "gpio114\0gpio115";
						function = "qup1";
					};

					config {
						pins = "gpio114\0gpio115";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x251>;

					mux {
						pins = "gpio114\0gpio115";
						function = "gpio";
					};

					config {
						pins = "gpio114\0gpio115";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se1_amp_i2c_active {
					phandle = <0x690>;

					mux {
						pins = "gpio114\0gpio115";
						function = "qup1";
					};

					config {
						pins = "gpio114\0gpio115";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se1_amp_i2c_sleep {
					phandle = <0x691>;

					mux {
						pins = "gpio114\0gpio115";
						function = "gpio";
					};

					config {
						pins = "gpio114\0gpio115";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x39d>;

				qupv3_se1_spi_active {
					phandle = <0x261>;

					mux {
						pins = "gpio114\0gpio115\0gpio116\0gpio117";
						function = "qup1";
					};

					config {
						pins = "gpio114\0gpio115\0gpio116\0gpio117";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x262>;

					mux {
						pins = "gpio114\0gpio115\0gpio116\0gpio117";
						function = "gpio";
					};

					config {
						pins = "gpio114\0gpio115\0gpio116\0gpio117";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x39e>;

				qupv3_se2_i2c_active {
					phandle = <0x252>;

					mux {
						pins = "gpio126\0gpio127";
						function = "qup2";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x253>;

					mux {
						pins = "gpio126\0gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x39f>;

				qupv3_se2_spi_active {
					phandle = <0x263>;

					mux {
						pins = "gpio126\0gpio127\0gpio128\0gpio129";
						function = "qup2";
					};

					config {
						pins = "gpio126\0gpio127\0gpio128\0gpio129";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x264>;

					mux {
						pins = "gpio126\0gpio127\0gpio128\0gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio126\0gpio127\0gpio128\0gpio129";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x3a0>;

				qupv3_se3_i2c_active {
					phandle = <0x254>;

					mux {
						pins = "gpio144\0gpio145";
						function = "qup3";
					};

					config {
						pins = "gpio144\0gpio145";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x255>;

					mux {
						pins = "gpio144\0gpio145";
						function = "gpio";
					};

					config {
						pins = "gpio144\0gpio145";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x3a1>;

				qupv3_se3_spi_active {
					phandle = <0x265>;

					mux {
						pins = "gpio144\0gpio145\0gpio146\0gpio147";
						function = "qup3";
					};

					config {
						pins = "gpio144\0gpio145\0gpio146\0gpio147";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x266>;

					mux {
						pins = "gpio145\0gpio146\0gpio147";
						function = "qup3";
					};

					config {
						pins = "gpio145\0gpio146\0gpio147";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_miso_sleep {
					phandle = <0x267>;

					mux {
						pins = "gpio144";
						function = "qup3";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};
			};

			ss5_pwr_ctrl_pins {
				phandle = <0x3a2>;

				ss5_pwr_ctrl_rst_on {
					phandle = <0x3a3>;

					mux {
						pins = "gpio11\0gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio11\0gpio39";
						drive-strength = <0x02>;
						bias-pull-up;
						output-high;
					};
				};

				ss5_pwr_ctrl_off {
					phandle = <0x3a4>;

					mux {
						pins = "gpio11\0gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio11\0gpio39";
						drive-strength = <0x02>;
						bias-pull-down;
						output-low;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x3a5>;

				qupv3_se4_i2c_active {
					phandle = <0x256>;

					mux {
						pins = "gpio51\0gpio52";
						function = "qup4";
					};

					config {
						pins = "gpio51\0gpio52";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x257>;

					mux {
						pins = "gpio51\0gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio51\0gpio52";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x3a6>;

				qupv3_se4_spi_active {
					phandle = <0x268>;

					mux {
						pins = "gpio51\0gpio52\0gpio53\0gpio54";
						function = "qup4";
					};

					config {
						pins = "gpio51\0gpio52\0gpio53\0gpio54";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x269>;

					mux {
						pins = "gpio51\0gpio52\0gpio53\0gpio54";
						function = "gpio";
					};

					config {
						pins = "gpio51\0gpio52\0gpio53\0gpio54";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se4_4uart_pins {
				phandle = <0x3a7>;

				qupv3_se4_default_ctsrtsrx {
					phandle = <0x3a8>;

					mux {
						pins = "gpio51\0gpio52\0gpio54";
						function = "gpio";
					};

					config {
						pins = "gpio51\0gpio52\0gpio54";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se4_default_tx {
					phandle = <0x3a9>;

					mux {
						pins = "gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio53";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se4_ctsrx {
					phandle = <0x3aa>;

					mux {
						pins = "gpio51\0gpio54";
						function = "qup4";
					};

					config {
						pins = "gpio51\0gpio54";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se4_rts {
					phandle = <0x3ab>;

					mux {
						pins = "gpio52";
						function = "qup4";
					};

					config {
						pins = "gpio52";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se4_tx {
					phandle = <0x3ac>;

					mux {
						pins = "gpio53";
						function = "qup4";
					};

					config {
						pins = "gpio53";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se4_2uart_pins {
				phandle = <0x3ad>;

				qupv3_se4_2uart_default {
					phandle = <0x270>;

					mux {
						pins = "gpio41\0gpio42";
						function = "gpio";
					};

					config {
						pins = "gpio41\0gpio42";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se4_2uart_active {
					phandle = <0x271>;

					mux {
						pins = "gpio41\0gpio42";
						function = "qup9";
					};

					config {
						pins = "gpio41\0gpio42";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se4_2uart_sleep {
					phandle = <0x272>;

					mux {
						pins = "gpio41\0gpio42";
						function = "gpio";
					};

					config {
						pins = "gpio41\0gpio42";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x3ae>;

				qupv3_se5_i2c_active {
					phandle = <0x259>;

					mux {
						pins = "gpio121\0gpio122";
						function = "qup5";
					};

					config {
						pins = "gpio121\0gpio122";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x25a>;

					mux {
						pins = "gpio121\0gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio121\0gpio122";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x3af>;

				qupv3_se5_spi_active {
					phandle = <0x26a>;

					mux {
						pins = "gpio119\0gpio120\0gpio121\0gpio122";
						function = "qup5";
					};

					config {
						pins = "gpio119\0gpio120\0gpio121\0gpio122";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x26b>;

					mux {
						pins = "gpio119\0gpio120\0gpio121\0gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio119\0gpio120\0gpio121\0gpio122";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x3b0>;

				qupv3_se6_i2c_active {
					phandle = <0x25b>;

					mux {
						pins = "gpio6\0gpio7";
						function = "qup6";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x25c>;

					mux {
						pins = "gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x3b1>;

				qupv3_se6_spi_active {
					phandle = <0x26c>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "qup6";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x26d>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x3b2>;

				qupv3_se7_i2c_active {
					phandle = <0x25d>;

					mux {
						pins = "gpio98\0gpio99";
						function = "qup7";
					};

					config {
						pins = "gpio98\0gpio99";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x25e>;

					mux {
						pins = "gpio98\0gpio99";
						function = "gpio";
					};

					config {
						pins = "gpio98\0gpio99";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x77d>;

				qupv3_se7_spi_active {
					phandle = <0x6aa>;

					mux {
						pins = "gpio98\0gpio99\0gpio100\0gpio101";
						function = "qup7";
					};

					config {
						pins = "gpio98\0gpio99\0gpio100\0gpio101";
						drive-strength = <0x06>;
						bias-disable;
						bias-pull-down;
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x6ab>;

					mux {
						pins = "gpio98\0gpio99\0gpio100\0gpio101";
						function = "gpio";
					};

					config {
						pins = "gpio98\0gpio99\0gpio100\0gpio101";
						drive-strength = <0x02>;
						bias-disable;
						bias-pull-down;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x3b4>;

				qupv3_se8_i2c_active {
					phandle = <0x27e>;

					mux {
						pins = "gpio88\0gpio89";
						function = "qup8";
					};

					config {
						pins = "gpio88\0gpio89";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x27f>;

					mux {
						pins = "gpio88\0gpio89";
						function = "gpio";
					};

					config {
						pins = "gpio88\0gpio89";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x3b5>;

				qupv3_se8_spi_active {
					phandle = <0x28b>;

					mux {
						pins = "gpio88\0gpio89\0gpio90\0gpio91";
						function = "qup8";
					};

					config {
						pins = "gpio88\0gpio89\0gpio90\0gpio91";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x3b6>;

					mux {
						pins = "gpio88\0gpio89\0gpio90\0gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio88\0gpio89\0gpio90\0gpio91";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x3b7>;

				qupv3_se9_i2c_active {
					phandle = <0x280>;

					mux {
						pins = "gpio39\0gpio40";
						function = "qup9";
					};

					config {
						pins = "gpio39\0gpio40";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x281>;

					mux {
						pins = "gpio39\0gpio40";
						function = "gpio";
					};

					config {
						pins = "gpio39\0gpio40";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x3b8>;

					mux {
						pins = "gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio47";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x3b9>;

					mux {
						pins = "gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio47";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x3ba>;

					mux {
						pins = "gpio41\0gpio42\0gpio48";
						function = "gpio";
					};

					config {
						pins = "gpio41\0gpio42\0gpio48";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x3bb>;

					mux {
						pins = "gpio41\0gpio42\0gpio48";
						function = "gpio";
					};

					config {
						pins = "gpio41\0gpio42\0gpio48";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0x3bc>;

					mux {
						pins = "gpio113";
						function = "gpio";
					};

					config {
						pins = "gpio113";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x3bd>;

					mux {
						pins = "gpio113";
						function = "gpio";
					};

					config {
						pins = "gpio113";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x3be>;

				qupv3_se9_spi_active {
					phandle = <0x28c>;

					mux {
						pins = "gpio39\0gpio40\0gpio41\0gpio42";
						function = "qup9";
					};

					config {
						pins = "gpio39\0gpio40\0gpio41\0gpio42";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x28d>;

					mux {
						pins = "gpio39\0gpio40\0gpio41\0gpio42";
						function = "gpio";
					};

					config {
						pins = "gpio39\0gpio40\0gpio41\0gpio42";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x3bf>;

				qupv3_se10_i2c_active {
					phandle = <0x282>;

					mux {
						pins = "gpio9\0gpio10";
						function = "qup10";
					};

					config {
						pins = "gpio9\0gpio10";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x283>;

					mux {
						pins = "gpio9\0gpio10";
						function = "gpio";
					};

					config {
						pins = "gpio9\0gpio10";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x3c0>;

				qupv3_se10_spi_active {
					phandle = <0x28e>;

					mux {
						pins = "gpio9\0gpio10\0gpio11\0gpio12";
						function = "qup10";
					};

					config {
						pins = "gpio9\0gpio10\0gpio11\0gpio12";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x28f>;

					mux {
						pins = "gpio9\0gpio10\0gpio11\0gpio12";
						function = "gpio";
					};

					config {
						pins = "gpio9\0gpio10\0gpio11\0gpio12";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x3c1>;

				qupv3_se11_i2c_active {
					phandle = <0x284>;

					mux {
						pins = "gpio94\0gpio95";
						function = "qup11";
					};

					config {
						pins = "gpio94\0gpio95";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x285>;

					mux {
						pins = "gpio94\0gpio95";
						function = "gpio";
					};

					config {
						pins = "gpio94\0gpio95";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x3c2>;

				qupv3_se11_spi_active {
					phandle = <0x290>;

					mux {
						pins = "gpio92\0gpio93\0gpio94\0gpio95";
						function = "qup11";
					};

					config {
						pins = "gpio92\0gpio93\0gpio94\0gpio95";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x291>;

					mux {
						pins = "gpio92\0gpio93\0gpio94\0gpio95";
						function = "gpio";
					};

					config {
						pins = "gpio92\0gpio93\0gpio94\0gpio95";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x3c3>;

				qupv3_se12_i2c_active {
					phandle = <0x286>;

					mux {
						pins = "gpio83\0gpio84";
						function = "qup12";
					};

					config {
						pins = "gpio83\0gpio84";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x287>;

					mux {
						pins = "gpio83\0gpio84";
						function = "gpio";
					};

					config {
						pins = "gpio83\0gpio84";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x3c4>;

				qupv3_se12_spi_active {
					phandle = <0x292>;

					mux {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						function = "qup12";
					};

					config {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x293>;

					mux {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x3c5>;

				qupv3_se13_i2c_active {
					phandle = <0x289>;

					mux {
						pins = "gpio43\0gpio44";
						function = "qup13";
					};

					config {
						pins = "gpio43\0gpio44";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x28a>;

					mux {
						pins = "gpio43\0gpio44";
						function = "gpio";
					};

					config {
						pins = "gpio43\0gpio44";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x3c6>;

				qupv3_se13_spi_active {
					phandle = <0x294>;

					mux {
						pins = "gpio43\0gpio44\0gpio45\0gpio46";
						function = "qup13";
					};

					config {
						pins = "gpio43\0gpio44\0gpio45\0gpio46";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x295>;

					mux {
						pins = "gpio43\0gpio44\0gpio45\0gpio46";
						function = "gpio";
					};

					config {
						pins = "gpio43\0gpio44\0gpio45\0gpio46";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x3c7>;

				qupv3_se14_i2c_active {
					phandle = <0x296>;

					mux {
						pins = "gpio47\0gpio48";
						function = "qup14";
					};

					config {
						pins = "gpio47\0gpio48";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x297>;

					mux {
						pins = "gpio47\0gpio48";
						function = "gpio";
					};

					config {
						pins = "gpio47\0gpio48";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x3c8>;

				qupv3_se14_spi_active {
					phandle = <0x2a2>;

					mux {
						pins = "gpio47\0gpio48\0gpio49\0gpio50";
						function = "qup14";
					};

					config {
						pins = "gpio47\0gpio48\0gpio49\0gpio50";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x2a3>;

					mux {
						pins = "gpio47\0gpio48\0gpio49\0gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio47\0gpio48\0gpio49\0gpio50";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x3c9>;

				qupv3_se15_i2c_active {
					phandle = <0x298>;

					mux {
						pins = "gpio27\0gpio28";
						function = "qup15";
					};

					config {
						pins = "gpio27\0gpio28";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x299>;

					mux {
						pins = "gpio27\0gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio27\0gpio28";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x3ca>;

				qupv3_se15_spi_active {
					phandle = <0x2a4>;

					mux {
						pins = "gpio27\0gpio28\0gpio29\0gpio30";
						function = "qup15";
					};

					config {
						pins = "gpio27\0gpio28\0gpio29\0gpio30";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x2a5>;

					mux {
						pins = "gpio27\0gpio28\0gpio29\0gpio30";
						function = "gpio";
					};

					config {
						pins = "gpio27\0gpio28\0gpio29\0gpio30";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se16_i2c_pins {
				phandle = <0x3cb>;

				qupv3_se16_i2c_active {
					phandle = <0x29a>;

					mux {
						pins = "gpio86\0gpio85";
						function = "qup16";
					};

					config {
						pins = "gpio86\0gpio85";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se16_i2c_sleep {
					phandle = <0x29b>;

					mux {
						pins = "gpio86\0gpio85";
						function = "gpio";
					};

					config {
						pins = "gpio86\0gpio85";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se16_spi_pins {
				phandle = <0x3cc>;

				qupv3_se16_spi_active {
					phandle = <0x2a6>;

					mux {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						function = "qup16";
					};

					config {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se16_spi_sleep {
					phandle = <0x2a7>;

					mux {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se17_i2c_pins {
				phandle = <0x3cd>;

				qupv3_se17_i2c_active {
					phandle = <0x29c>;

					mux {
						pins = "gpio55\0gpio56";
						function = "qup17";
					};

					config {
						pins = "gpio55\0gpio56";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se17_i2c_sleep {
					phandle = <0x29d>;

					mux {
						pins = "gpio55\0gpio56";
						function = "gpio";
					};

					config {
						pins = "gpio55\0gpio56";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se17_spi_pins {
				phandle = <0x3ce>;

				qupv3_se17_spi_active {
					phandle = <0x2a8>;

					mux {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						function = "qup17";
					};

					config {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se17_spi_sleep {
					phandle = <0x2a9>;

					mux {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se18_i2c_pins {
				phandle = <0x3cf>;

				qupv3_se18_i2c_active {
					phandle = <0x29e>;

					mux {
						pins = "gpio23\0gpio24";
						function = "qup18";
					};

					config {
						pins = "gpio23\0gpio24";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se18_i2c_sleep {
					phandle = <0x29f>;

					mux {
						pins = "gpio23\0gpio24";
						function = "gpio";
					};

					config {
						pins = "gpio23\0gpio24";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se18_spi_pins {
				phandle = <0x3d0>;

				qupv3_se18_spi_active {
					phandle = <0x2aa>;

					mux {
						pins = "gpio23\0gpio24\0gpio25\0gpio26";
						function = "qup18";
					};

					config {
						pins = "gpio23\0gpio24\0gpio25\0gpio26";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se18_spi_sleep {
					phandle = <0x2ab>;

					mux {
						pins = "gpio23\0gpio24\0gpio25\0gpio26";
						function = "gpio";
					};

					config {
						pins = "gpio23\0gpio24\0gpio25\0gpio26";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se19_i2c_pins {
				phandle = <0x3d1>;

				qupv3_se19_i2c_active {
					phandle = <0x2a0>;

					mux {
						pins = "gpio57\0gpio58";
						function = "qup19";
					};

					config {
						pins = "gpio57\0gpio58";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se19_i2c_sleep {
					phandle = <0x2a1>;

					mux {
						pins = "gpio57\0gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio57\0gpio58";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se19_spi_pins {
				phandle = <0x3d2>;

				qupv3_se19_spi_active {
					phandle = <0x2ac>;

					mux {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						function = "qup19";
					};

					config {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se19_spi_sleep {
					phandle = <0x2ad>;

					mux {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			aqt_intr {

				aqt_intr_default {
					phandle = <0x3d3>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			wcd9xxx_intr {

				wcd_intr_default {
					phandle = <0x3d4>;

					mux {
						pins = "gpio123";
						function = "gpio";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			cdc_reset_ctrl {

				cdc_reset_sleep {
					phandle = <0x3d5>;

					mux {
						pins = "gpio143";
						function = "gpio";
					};

					config {
						pins = "gpio143";
						drive-strength = <0x02>;
						bias-disable;
						output-low;
					};
				};

				cdc_reset_active {
					phandle = <0x3d6>;

					mux {
						pins = "gpio143";
						function = "gpio";
					};

					config {
						pins = "gpio143";
						drive-strength = <0x08>;
						bias-pull-down;
						output-high;
					};
				};
			};

			sec_aux_pcm {

				sec_aux_pcm_sleep {
					phandle = <0x3d7>;

					mux {
						pins = "gpio126\0gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_active {
					phandle = <0x3d8>;

					mux {
						pins = "gpio126\0gpio127";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm_din {

				sec_aux_pcm_din_sleep {
					phandle = <0x3d9>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_din_active {
					phandle = <0x3da>;

					mux {
						pins = "gpio128";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm_dout {

				sec_aux_pcm_dout_sleep {
					phandle = <0x3db>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_dout_active {
					phandle = <0x3dc>;

					mux {
						pins = "gpio129";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_sleep {
					phandle = <0x3dd>;

					mux {
						pins = "gpio133\0gpio134";
						function = "gpio";
					};

					config {
						pins = "gpio133\0gpio134";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_active {
					phandle = <0x3de>;

					mux {
						pins = "gpio133\0gpio134";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio133\0gpio134";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_sleep {
					phandle = <0x3df>;

					mux {
						pins = "gpio135";
						function = "gpio";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_din_active {
					phandle = <0x3e0>;

					mux {
						pins = "gpio135";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_sleep {
					phandle = <0x3e1>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_dout_active {
					phandle = <0x3e2>;

					mux {
						pins = "gpio131";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_aux_pcm {

				quat_aux_pcm_sleep {
					phandle = <0x3e3>;

					mux {
						pins = "gpio137\0gpio138";
						function = "gpio";
					};

					config {
						pins = "gpio137\0gpio138";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_aux_pcm_active {
					phandle = <0x3e4>;

					mux {
						pins = "gpio137\0gpio138";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio137\0gpio138";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			quat_aux_pcm_din {

				quat_aux_pcm_din_sleep {
					phandle = <0x3e5>;

					mux {
						pins = "gpio139";
						function = "gpio";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_aux_pcm_din_active {
					phandle = <0x3e6>;

					mux {
						pins = "gpio139";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_aux_pcm_dout {

				quat_aux_pcm_dout_sleep {
					phandle = <0x3e7>;

					mux {
						pins = "gpio140";
						function = "gpio";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_aux_pcm_dout_active {
					phandle = <0x3e8>;

					mux {
						pins = "gpio140";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_sleep {
					phandle = <0x3e9>;

					mux {
						pins = "gpio144";
						function = "gpio";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_clk_active {
					phandle = <0x3ea>;

					mux {
						pins = "gpio144";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_sleep {
					phandle = <0x3eb>;

					mux {
						pins = "gpio145";
						function = "gpio";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_sync_active {
					phandle = <0x3ec>;

					mux {
						pins = "gpio145";
						function = "pri_mi2s_ws";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_sleep {
					phandle = <0x3ed>;

					mux {
						pins = "gpio146";
						function = "gpio";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_din_active {
					phandle = <0x3ee>;

					mux {
						pins = "gpio146";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_sleep {
					phandle = <0x3ef>;

					mux {
						pins = "gpio147";
						function = "gpio";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_dout_active {
					phandle = <0x3f0>;

					mux {
						pins = "gpio147";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quin_aux_pcm {

				quin_aux_pcm_sleep {
					phandle = <0x3f1>;

					mux {
						pins = "gpio149\0gpio151";
						function = "gpio";
					};

					config {
						pins = "gpio149\0gpio151";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_aux_pcm_active {
					phandle = <0x3f2>;

					mux {
						pins = "gpio149\0gpio151";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio149\0gpio151";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			quin_aux_pcm_din {

				quin_aux_pcm_din_sleep {
					phandle = <0x3f3>;

					mux {
						pins = "gpio150";
						function = "gpio";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_aux_pcm_din_active {
					phandle = <0x3f4>;

					mux {
						pins = "gpio150";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quin_aux_pcm_dout {

				quin_aux_pcm_dout_sleep {
					phandle = <0x3f5>;

					mux {
						pins = "gpio152";
						function = "gpio";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_aux_pcm_dout_active {
					phandle = <0x3f6>;

					mux {
						pins = "gpio152";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm {

				sec_tdm_sleep {
					phandle = <0x3f7>;

					mux {
						pins = "gpio126\0gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_active {
					phandle = <0x3f8>;

					mux {
						pins = "gpio126\0gpio127";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm_din {

				sec_tdm_din_sleep {
					phandle = <0x3f9>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_din_active {
					phandle = <0x3fa>;

					mux {
						pins = "gpio128";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm_dout {

				sec_tdm_dout_sleep {
					phandle = <0x3fb>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_dout_active {
					phandle = <0x3fc>;

					mux {
						pins = "gpio129";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_tdm {

				tert_tdm_sleep {
					phandle = <0x3fd>;

					mux {
						pins = "gpio133\0gpio134";
						function = "gpio";
					};

					config {
						pins = "gpio133\0gpio134";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_active {
					phandle = <0x3fe>;

					mux {
						pins = "gpio133\0gpio134";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio133\0gpio134";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_sleep {
					phandle = <0x3ff>;

					mux {
						pins = "gpio135";
						function = "gpio";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_din_active {
					phandle = <0x400>;

					mux {
						pins = "gpio135";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_sleep {
					phandle = <0x401>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_dout_active {
					phandle = <0x402>;

					mux {
						pins = "gpio131";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			quat_tdm {

				quat_tdm_sleep {
					phandle = <0x403>;

					mux {
						pins = "gpio137\0gpio138";
						function = "gpio";
					};

					config {
						pins = "gpio137\0gpio138";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_tdm_active {
					phandle = <0x404>;

					mux {
						pins = "gpio137\0gpio138";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio137\0gpio138";
						drive-strength = <0x06>;
						bias-disable;
						output-high;
					};
				};
			};

			quat_tdm_din {

				quat_tdm_din_sleep {
					phandle = <0x405>;

					mux {
						pins = "gpio139\0gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio139\0gpio141";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_tdm_din_active {
					phandle = <0x406>;

					mux {
						pins = "gpio139\0gpio141";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio139\0gpio141";
						drive-strength = <0x04>;
						bias-disable;
					};
				};
			};

			quat_tdm_dout {

				quat_tdm_dout_sleep {
					phandle = <0x407>;

					mux {
						pins = "gpio140\0gpio142";
						function = "gpio";
					};

					config {
						pins = "gpio140\0gpio142";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_tdm_dout_active {
					phandle = <0x408>;

					mux {
						pins = "gpio140\0gpio142";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio140\0gpio142";
						drive-strength = <0x04>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_sleep {
					phandle = <0x409>;

					mux {
						pins = "gpio144";
						function = "gpio";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_clk_active {
					phandle = <0x40a>;

					mux {
						pins = "gpio144";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_sleep {
					phandle = <0x40b>;

					mux {
						pins = "gpio145";
						function = "gpio";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_sync_active {
					phandle = <0x40c>;

					mux {
						pins = "gpio145";
						function = "pri_mi2s_ws";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_sleep {
					phandle = <0x40d>;

					mux {
						pins = "gpio146";
						function = "gpio";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_din_active {
					phandle = <0x40e>;

					mux {
						pins = "gpio146";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_sleep {
					phandle = <0x40f>;

					mux {
						pins = "gpio147";
						function = "gpio";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_dout_active {
					phandle = <0x410>;

					mux {
						pins = "gpio147";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quin_tdm {

				quin_tdm_sleep {
					phandle = <0x411>;

					mux {
						pins = "gpio149\0gpio151";
						function = "gpio";
					};

					config {
						pins = "gpio149\0gpio151";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_tdm_active {
					phandle = <0x412>;

					mux {
						pins = "gpio149\0gpio151";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio149\0gpio151";
						drive-strength = <0x02>;
						bias-disable;
						output-high;
					};
				};
			};

			quin_tdm_din {

				quin_tdm_din_sleep {
					phandle = <0x413>;

					mux {
						pins = "gpio150";
						function = "gpio";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_tdm_din_active {
					phandle = <0x414>;

					mux {
						pins = "gpio150";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x04>;
						bias-disable;
					};
				};
			};

			quin_tdm_dout {

				quin_tdm_dout_sleep {
					phandle = <0x415>;

					mux {
						pins = "gpio152";
						function = "gpio";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_tdm_dout_active {
					phandle = <0x416>;

					mux {
						pins = "gpio152";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x04>;
						bias-disable;
						output-high;
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_sleep {
					phandle = <0x417>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_mclk_active {
					phandle = <0x418>;

					mux {
						pins = "gpio130";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s {

				sec_mi2s_sleep {
					phandle = <0x419>;

					mux {
						pins = "gpio126\0gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};

				sec_mi2s_active {
					phandle = <0x41a>;

					mux {
						pins = "gpio126\0gpio127";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_sd0 {

				sec_mi2s_sd0_sleep {
					phandle = <0x41b>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sd0_active {
					phandle = <0x41c>;

					mux {
						pins = "gpio128";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_sd1 {

				sec_mi2s_sd1_sleep {
					phandle = <0x41d>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sd1_active {
					phandle = <0x41e>;

					mux {
						pins = "gpio129";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_mclk {

				tert_mi2s_mclk_sleep {
					phandle = <0x41f>;

					mux {
						pins = "gpio132";
						function = "gpio";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_mclk_active {
					phandle = <0x420>;

					mux {
						pins = "gpio132";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s {

				tert_mi2s_sleep {
					phandle = <0x421>;

					mux {
						pins = "gpio133\0gpio134";
						function = "gpio";
					};

					config {
						pins = "gpio133\0gpio134";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_active {
					phandle = <0x422>;

					mux {
						pins = "gpio133\0gpio134";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio133\0gpio134";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_sleep {
					phandle = <0x423>;

					mux {
						pins = "gpio135";
						function = "gpio";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd0_active {
					phandle = <0x424>;

					mux {
						pins = "gpio135";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_sleep {
					phandle = <0x425>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd1_active {
					phandle = <0x426>;

					mux {
						pins = "gpio131";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_mi2s_mclk {

				quat_mi2s_mclk_sleep {
					phandle = <0x427>;

					mux {
						pins = "gpio136";
						function = "gpio";
					};

					config {
						pins = "gpio136";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_mclk_active {
					phandle = <0x428>;

					mux {
						pins = "gpio136";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio136";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_mi2s {

				quat_mi2s_sleep {
					phandle = <0x429>;

					mux {
						pins = "gpio137\0gpio138";
						function = "gpio";
					};

					config {
						pins = "gpio137\0gpio138";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_active {
					phandle = <0x42a>;

					mux {
						pins = "gpio137\0gpio138";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio137\0gpio138";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			quat_mi2s_sd0 {

				quat_mi2s_sd0_sleep {
					phandle = <0x42b>;

					mux {
						pins = "gpio139";
						function = "gpio";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_sd0_active {
					phandle = <0x42c>;

					mux {
						pins = "gpio139";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_mi2s_sd1 {

				quat_mi2s_sd1_sleep {
					phandle = <0x42d>;

					mux {
						pins = "gpio140";
						function = "gpio";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_sd1_active {
					phandle = <0x42e>;

					mux {
						pins = "gpio140";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_mi2s_sd2 {

				quat_mi2s_sd2_sleep {
					phandle = <0x42f>;

					mux {
						pins = "gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio141";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_sd2_active {
					phandle = <0x430>;

					mux {
						pins = "gpio141";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio141";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_mi2s_sd3 {

				quat_mi2s_sd3_sleep {
					phandle = <0x431>;

					mux {
						pins = "gpio142";
						function = "gpio";
					};

					config {
						pins = "gpio142";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_sd3_active {
					phandle = <0x432>;

					mux {
						pins = "gpio142";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio142";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_sleep {
					phandle = <0x433>;

					mux {
						pins = "gpio143";
						function = "gpio";
					};

					config {
						pins = "gpio143";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_mclk_active {
					phandle = <0x434>;

					mux {
						pins = "gpio143";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio143";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_sleep {
					phandle = <0x435>;

					mux {
						pins = "gpio144";
						function = "gpio";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sck_active {
					phandle = <0x436>;

					mux {
						pins = "gpio144";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_sleep {
					phandle = <0x437>;

					mux {
						pins = "gpio145";
						function = "gpio";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_ws_active {
					phandle = <0x438>;

					mux {
						pins = "gpio145";
						function = "pri_mi2s_ws";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_sleep {
					phandle = <0x439>;

					mux {
						pins = "gpio146";
						function = "gpio";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd0_active {
					phandle = <0x43a>;

					mux {
						pins = "gpio146";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_sleep {
					phandle = <0x43b>;

					mux {
						pins = "gpio147";
						function = "gpio";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd1_active {
					phandle = <0x43c>;

					mux {
						pins = "gpio147";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quin_mi2s_mclk {

				quin_mi2s_mclk_sleep {
					phandle = <0x43d>;

					mux {
						pins = "gpio148";
						function = "gpio";
					};

					config {
						pins = "gpio148";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				quin_mi2s_mclk_active {
					phandle = <0x43e>;

					mux {
						pins = "gpio148";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio148";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quin_mi2s {

				quin_mi2s_sleep {
					phandle = <0x43f>;

					mux {
						pins = "gpio149\0gpio151";
						function = "gpio";
					};

					config {
						pins = "gpio149\0gpio151";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_mi2s_active {
					phandle = <0x440>;

					mux {
						pins = "gpio149\0gpio151";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio149\0gpio151";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			quin_mi2s_sd0 {

				quin_mi2s_sd0_sleep {
					phandle = <0x441>;

					mux {
						pins = "gpio150";
						function = "gpio";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_mi2s_sd0_active {
					phandle = <0x442>;

					mux {
						pins = "gpio150";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quin_mi2s_sd1 {

				quin_mi2s_sd1_sleep {
					phandle = <0x443>;

					mux {
						pins = "gpio152";
						function = "gpio";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_mi2s_sd1_active {
					phandle = <0x444>;

					mux {
						pins = "gpio152";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pmx_sde {
				phandle = <0x77c>;

				sde_dsi_active {
					phandle = <0x625>;

					mux {
						pins = "gpio59";
						function = "gpio";
					};

					config {
						pins = "gpio59";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi_suspend {
					phandle = <0x629>;

					mux {
						pins = "gpio59";
						function = "gpio";
					};

					config {
						pins = "gpio59";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_dsi1_active {
					phandle = <0x634>;

					mux {
						pins = "gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio141";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi1_suspend {
					phandle = <0x638>;

					mux {
						pins = "gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio141";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x626>;

					mux {
						pins = "gpio8";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x62a>;

					mux {
						pins = "gpio8";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_active {
					phandle = <0x635>;

					mux {
						pins = "gpio82";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio82";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_suspend {
					phandle = <0x639>;

					mux {
						pins = "gpio82";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio82";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x44e>;

				mux {
					pins = "gpio38";
					function = "gpio";
				};

				config {
					pins = "gpio38";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sde_dp_usbplug_cc_suspend {
				phandle = <0x44f>;

				mux {
					pins = "gpio38";
					function = "gpio";
				};

				config {
					pins = "gpio38";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			ap2mdm {

				ap2mdm_active {
					phandle = <0x450>;

					mux {
						pins = "gpio135\0gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio135\0gpio141";
						drive-strength = <0x10>;
						bias-disable;
					};
				};

				ap2mdm_sleep {
					phandle = <0x451>;

					mux {
						pins = "gpio135\0gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio135\0gpio141";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			mdm2ap {

				mdm2ap_active {
					phandle = <0x452>;

					mux {
						pins = "gpio142\0gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio142\0gpio53";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				mdm2ap_sleep {
					phandle = <0x453>;

					mux {
						pins = "gpio142\0gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio142\0gpio53";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			fsa_usbc_ana_en_n@100 {

				fsa_usbc_ana_en {
					phandle = <0x258>;

					mux {
						pins = "gpio100";
						function = "gpio";
					};

					config {
						pins = "gpio100";
						drive-strength = <0x02>;
						bias-disable;
						output-low;
					};
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x6cc>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-disable;
					drive-strength = <0x06>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x6ce>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-pull-down;
					drive-strength = <0x06>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x6fc>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x6fd>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x6cd>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-disable;
					drive-strength = <0x06>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x6cf>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-pull-down;
					drive-strength = <0x06>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x6ef>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-disable;
					drive-strength = <0x06>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x6f1>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-pull-down;
					drive-strength = <0x06>;
				};
			};

			cam_sensor0_active {
				phandle = <0x45c>;

				mux {
					pins = "gpio13";
					function = "gpio";
				};

				config {
					pins = "gpio13";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cam_sensor0_suspend {
				phandle = <0x45d>;

				mux {
					pins = "gpio13";
					function = "gpio";
				};

				config {
					pins = "gpio13";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor1_active {
				phandle = <0x45e>;

				mux {
					pins = "gpio14";
					function = "gpio";
				};

				config {
					pins = "gpio14";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cam_sensor1_suspend {
				phandle = <0x45f>;

				mux {
					pins = "gpio14";
					function = "gpio";
				};

				config {
					pins = "gpio14";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor2_active {
				phandle = <0x460>;

				mux {
					pins = "gpio15";
					function = "gpio";
				};

				config {
					pins = "gpio15";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cam_sensor2_suspend {
				phandle = <0x461>;

				mux {
					pins = "gpio15";
					function = "gpio";
				};

				config {
					pins = "gpio15";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor3_active {
				phandle = <0x462>;

				mux {
					pins = "gpio16";
					function = "gpio";
				};

				config {
					pins = "gpio16";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cam_sensor3_suspend {
				phandle = <0x463>;

				mux {
					pins = "gpio16";
					function = "gpio";
				};

				config {
					pins = "gpio16";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_eldo2_default {
				phandle = <0x464>;

				mux {
					pins = "gpio11";
					function = "gpio";
				};

				config {
					pins = "gpio11";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			camera_vaf_en_default {
				phandle = <0x465>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			camera_vana_en_default {
				phandle = <0x466>;

				mux {
					pins = "gpio11";
					function = "gpio";
				};

				config {
					pins = "gpio11";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_active_rear {
				phandle = <0x6db>;

				mux {
					pins = "gpio92";
					function = "gpio";
				};

				config {
					pins = "gpio92";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rear {
				phandle = <0x6dc>;

				mux {
					pins = "gpio92";
					function = "gpio";
				};

				config {
					pins = "gpio92";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rear_aux {
				phandle = <0x469>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rear_aux {
				phandle = <0x46a>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_front {
				phandle = <0x6e2>;

				mux {
					pins = "gpio81";
					function = "gpio";
				};

				config {
					pins = "gpio81";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_front {
				phandle = <0x6e4>;

				mux {
					pins = "gpio81";
					function = "gpio";
				};

				config {
					pins = "gpio81";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_iris {
				phandle = <0x46d>;

				mux {
					pins = "gpio23\0gpio26";
					function = "gpio";
				};

				config {
					pins = "gpio23\0gpio26";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_iris {
				phandle = <0x46e>;

				mux {
					pins = "gpio23\0gpio26";
					function = "gpio";
				};

				config {
					pins = "gpio23\0gpio26";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cci0_active {
				phandle = <0x34>;

				mux {
					pins = "gpio17\0gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17\0gpio18";
					bias-pull-up;
					drive-strength = <0x06>;
				};
			};

			cci0_suspend {
				phandle = <0x36>;

				mux {
					pins = "gpio17\0gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17\0gpio18";
					bias-disable;
					drive-strength = <0x06>;
				};
			};

			cci1_active {
				phandle = <0x35>;

				mux {
					pins = "gpio19\0gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19\0gpio20";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci1_suspend {
				phandle = <0x37>;

				mux {
					pins = "gpio19\0gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19\0gpio20";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci2_active {
				phandle = <0x39>;

				mux {
					pins = "gpio31\0gpio32";
					function = "cci_i2c";
				};

				config {
					pins = "gpio31\0gpio32";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci2_suspend {
				phandle = <0x3b>;

				mux {
					pins = "gpio31\0gpio32";
					function = "cci_i2c";
				};

				config {
					pins = "gpio31\0gpio32";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci3_active {
				phandle = <0x3a>;

				mux {
					pins = "gpio33\0gpio34";
					function = "cci_i2c";
				};

				config {
					pins = "gpio33\0gpio34";
					bias-pull-up;
					drive-strength = <0x06>;
				};
			};

			cci3_suspend {
				phandle = <0x3c>;

				mux {
					pins = "gpio33\0gpio34";
					function = "cci_i2c";
				};

				config {
					pins = "gpio33\0gpio34";
					bias-disable;
					drive-strength = <0x06>;
				};
			};

			tsif0_signals_active {
				phandle = <0xf3>;

				tsif1_clk {
					pins = "gpio88";
					function = "tsif1_clk";
				};

				tsif1_en {
					pins = "gpio89";
					function = "tsif1_en";
				};

				tsif1_data {
					pins = "gpio90";
					function = "tsif1_data";
				};

				signals_cfg {
					pins = "gpio88\0gpio89\0gpio90";
					drive_strength = <0x02>;
					bias-pull-down;
				};
			};

			tsif0_sync_active {
				phandle = <0xf4>;

				tsif1_sync {
					pins = "gpio91";
					function = "tsif1_sync";
					drive_strength = <0x02>;
					bias-pull-down;
				};
			};

			tsif1_signals_active {
				phandle = <0xf5>;

				tsif2_clk {
					pins = "gpio92";
					function = "tsif2_clk";
				};

				tsif2_en {
					pins = "gpio93";
					function = "tsif2_en";
				};

				tsif2_data {
					pins = "gpio94";
					function = "tsif2_data";
				};

				signals_cfg {
					pins = "gpio92\0gpio93\0gpio94";
					drive_strength = <0x02>;
					bias-pull-down;
				};
			};

			tsif1_sync_active {
				phandle = <0xf6>;

				tsif2_sync {
					pins = "gpio95";
					function = "tsif2_sync";
					drive_strength = <0x02>;
					bias-pull-down;
				};
			};

			trigout_a {
				phandle = <0x227>;

				mux {
					pins = "gpio49";
					function = "qdss_cti";
				};

				config {
					pins = "gpio49";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			usb2_id_det_default {
				phandle = <0x46f>;

				config {
					pins = "gpio101";
					function = "gpio";
					input-enable;
					bias-pull-up;
				};
			};

			hs1_i2s_mclk {

				hs1_i2s_mclk_sleep {
					phandle = <0x470>;

					mux {
						pins = "gpio155";
						function = "gpio";
					};

					config {
						pins = "gpio155";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs1_i2s_mclk_active {
					phandle = <0x471>;

					mux {
						pins = "gpio155";
						function = "hs1_mi2s";
					};

					config {
						pins = "gpio155";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			hs1_i2s_sck {

				hs1_i2s_sck_sleep {
					phandle = <0x472>;

					mux {
						pins = "gpio156";
						function = "gpio";
					};

					config {
						pins = "gpio156";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs1_i2s_sck_active {
					phandle = <0x473>;

					mux {
						pins = "gpio156";
						function = "hs1_mi2s";
					};

					config {
						pins = "gpio156";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			hs1_i2s_ws {

				hs1_i2s_ws_sleep {
					phandle = <0x474>;

					mux {
						pins = "gpio157";
						function = "gpio";
					};

					config {
						pins = "gpio157";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs1_i2s_ws_active {
					phandle = <0x475>;

					mux {
						pins = "gpio157";
						function = "hs1_mi2s";
					};

					config {
						pins = "gpio157";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			hs1_i2s_data0 {

				hs1_i2s_data0_sleep {
					phandle = <0x476>;

					mux {
						pins = "gpio158";
						function = "sleep";
					};

					config {
						pins = "gpio158";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs1_i2s_data0_active {
					phandle = <0x477>;

					mux {
						pins = "gpio158";
						function = "hs1_mi2s";
					};

					config {
						pins = "gpio158";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			hs1_i2s_data1 {

				hs1_i2s_data1_sleep {
					phandle = <0x478>;

					mux {
						pins = "gpio159";
						function = "gpio";
					};

					config {
						pins = "gpio159";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs1_i2s_data1_active {
					phandle = <0x479>;

					mux {
						pins = "gpio159";
						function = "hs1_mi2s";
					};

					config {
						pins = "gpio159";
						drive-strength = <0x08>;
						bias-disable;
						input-enable;
					};
				};
			};

			hs2_i2s_mclk {

				hs2_i2s_mclk_sleep {
					phandle = <0x47a>;

					mux {
						pins = "gpio160";
						function = "gpio";
					};

					config {
						pins = "gpio160";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs2_i2s_mclk_active {
					phandle = <0x47b>;

					mux {
						pins = "gpio160";
						function = "hs2_mi2s";
					};

					config {
						pins = "gpio160";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			hs2_i2s_sck {

				hs2_i2s_sck_sleep {
					phandle = <0x47c>;

					mux {
						pins = "gpio161";
						function = "gpio";
					};

					config {
						pins = "gpio161";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs2_i2s_sck_active {
					phandle = <0x47d>;

					mux {
						pins = "gpio161";
						function = "hs2_mi2s";
					};

					config {
						pins = "gpio161";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			hs2_i2s_ws {

				hs2_i2s_ws_sleep {
					phandle = <0x47e>;

					mux {
						pins = "gpio162";
						function = "gpio";
					};

					config {
						pins = "gpio162";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs2_i2s_ws_active {
					phandle = <0x47f>;

					mux {
						pins = "gpio162";
						function = "hs2_mi2s";
					};

					config {
						pins = "gpio162";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			hs2_i2s_data0 {

				hs2_i2s_data0_sleep {
					phandle = <0x480>;

					mux {
						pins = "gpio163";
						function = "gpio";
					};

					config {
						pins = "gpio163";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs2_i2s_data0_active {
					phandle = <0x481>;

					mux {
						pins = "gpio163";
						function = "hs2_mi2s";
					};

					config {
						pins = "gpio163";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			hs2_i2s_data1 {

				hs2_i2s_data1_sleep {
					phandle = <0x482>;

					mux {
						pins = "gpio164";
						function = "gpio";
					};

					config {
						pins = "gpio164";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs2_i2s_data1_active {
					phandle = <0x483>;

					mux {
						pins = "gpio164";
						function = "hs2_mi2s";
					};

					config {
						pins = "gpio164";
						drive-strength = <0x08>;
						bias-disable;
						input-enable;
					};
				};
			};

			hs3_i2s_mclk {

				hs3_i2s_mclk_sleep {
					phandle = <0x484>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs3_i2s_mclk_active {
					phandle = <0x485>;

					mux {
						pins = "gpio125";
						function = "hs3_mi2s";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			hs3_i2s_sck {

				hs3_i2s_sck_sleep {
					phandle = <0x486>;

					mux {
						pins = "gpio165";
						function = "gpio";
					};

					config {
						pins = "gpio165";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs3_i2s_sck_active {
					phandle = <0x487>;

					mux {
						pins = "gpio165";
						function = "hs3_mi2s";
					};

					config {
						pins = "gpio165";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			hs3_i2s_ws {

				hs3_i2s_ws_sleep {
					phandle = <0x488>;

					mux {
						pins = "gpio166";
						function = "gpio";
					};

					config {
						pins = "gpio166";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs3_i2s_ws_active {
					phandle = <0x489>;

					mux {
						pins = "gpio166";
						function = "hs3_mi2s";
					};

					config {
						pins = "gpio166";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			hs3_i2s_data0 {

				hs3_i2s_data0_sleep {
					phandle = <0x48a>;

					mux {
						pins = "gpio167";
						function = "gpio";
					};

					config {
						pins = "gpio167";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs3_i2s_data0_active {
					phandle = <0x48b>;

					mux {
						pins = "gpio167";
						function = "hs3_mi2s";
					};

					config {
						pins = "gpio167";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			hs3_i2s_data1 {

				hs3_i2s_data1_sleep {
					phandle = <0x48c>;

					mux {
						pins = "gpio168";
						function = "gpio";
					};

					config {
						pins = "gpio168";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				hs3_i2s_data1_active {
					phandle = <0x48d>;

					mux {
						pins = "gpio168";
						function = "hs3_mi2s";
					};

					config {
						pins = "gpio168";
						drive-strength = <0x08>;
						bias-disable;
						input-enable;
					};
				};
			};

			emac {

				emac_mdc {
					phandle = <0x48e>;

					mux {
						pins = "gpio7";
						function = "rgmii_mdc";
					};

					config {
						pins = "gpio7";
						bias-pull-up;
					};
				};

				emac_mdio {
					phandle = <0x48f>;

					mux {
						pins = "gpio59";
						function = "rgmii_mdio";
					};

					config {
						pins = "gpio59";
						bias-pull-up;
					};
				};

				emac_rgmii_txd0 {
					phandle = <0x490>;

					mux {
						pins = "gpio122";
						function = "rgmii_txd0";
					};

					config {
						pins = "gpio122";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd1 {
					phandle = <0x491>;

					mux {
						pins = "gpio4";
						function = "rgmii_txd1";
					};

					config {
						pins = "gpio4";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd2 {
					phandle = <0x492>;

					mux {
						pins = "gpio5";
						function = "rgmii_txd2";
					};

					config {
						pins = "gpio5";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd3 {
					phandle = <0x493>;

					mux {
						pins = "gpio6";
						function = "rgmii_txd3";
					};

					config {
						pins = "gpio6";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txc {
					phandle = <0x494>;

					mux {
						pins = "gpio114";
						function = "rgmii_txc";
					};

					config {
						pins = "gpio114";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_tx_ctl {
					phandle = <0x495>;

					mux {
						pins = "gpio121";
						function = "rgmii_tx";
					};

					config {
						pins = "gpio121";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_rxd0 {
					phandle = <0x496>;

					mux {
						pins = "gpio117";
						function = "rgmii_rxd0";
					};

					config {
						pins = "gpio117";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rxd1 {
					phandle = <0x497>;

					mux {
						pins = "gpio118";
						function = "rgmii_rxd1";
					};

					config {
						pins = "gpio118";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rxd2 {
					phandle = <0x498>;

					mux {
						pins = "gpio119";
						function = "rgmii_rxd2";
					};

					config {
						pins = "gpio119";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rxd3 {
					phandle = <0x499>;

					mux {
						pins = "gpio120";
						function = "rgmii_rxd3";
					};

					config {
						pins = "gpio120";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rxc {
					phandle = <0x49a>;

					mux {
						pins = "gpio115";
						function = "rgmii_rxc";
					};

					config {
						pins = "gpio115";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rx_ctl {
					phandle = <0x49b>;

					mux {
						pins = "gpio116";
						function = "rgmii_rx";
					};

					config {
						pins = "gpio116";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_phy_intr {
					phandle = <0x49c>;

					mux {
						pins = "gpio124";
						function = "emac_phy";
					};

					config {
						pins = "gpio124";
						bias-disable;
						drive-strength = <0x08>;
					};
				};

				emac_phy_reset_state {
					phandle = <0x49d>;

					mux {
						pins = "gpio79";
						function = "gpio";
					};

					config {
						pins = "gpio79";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_pin_pps_0 {
					phandle = <0x49e>;

					mux {
						pins = "gpio81";
						function = "emac_pps";
					};

					config {
						pins = "gpio81";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			bt_en_active {
				phandle = <0x49f>;

				mux {
					pins = "gpio172";
					function = "gpio";
				};

				config {
					pins = "gpio172";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			conn_power_1p8_active {
				phandle = <0x4a0>;

				mux {
					pins = "gpio173";
					function = "gpio";
				};

				config {
					pins = "gpio173";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			conn_power_pa_active {
				phandle = <0x4a1>;

				mux {
					pins = "gpio174";
					function = "gpio";
				};

				config {
					pins = "gpio174";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			usb2phy_ac_en1_default {
				phandle = <0x4a2>;

				mux {
					pins = "gpio113";
					function = "usb2phy_ac";
				};

				config {
					pins = "gpio113";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			usb2phy_ac_en2_default {
				phandle = <0x4a3>;

				mux {
					pins = "gpio123";
					function = "usb2phy_ac";
				};

				config {
					pins = "gpio123";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			audio_ioexp_reset_active {
				phandle = <0x4a4>;

				mux {
					pins = "gpio166";
					function = "gpio";
				};

				config {
					pins = "gpio166";
					drive-strength = <0x02>;
					bias-disable;
					output-high;
				};
			};

			qcom_clk_led_gp2_pins {
				phandle = <0x4a5>;

				qcom_clk_led_gp2_active {
					phandle = <0x75>;

					mux {
						pins = "gpio21";
						function = "gcc_gp2";
					};

					config {
						pins = "gpio21";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qqcom_clk_led_gp2_sleep {
					phandle = <0x76>;

					mux {
						pins = "gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio21";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			sensor_int1_default {
				phandle = <0x4a6>;

				mux {
					pins = "gpio12";
					function = "gpio";
				};

				config {
					pins = "gpio12";
					drive-strength = <0x10>;
					bias-pull-down;
				};
			};

			sensor_int2_default {
				phandle = <0x4a7>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					drive-strength = <0x10>;
					bias-pull-down;
				};
			};

			qupv3_se12_2hsuart_pins {
				phandle = <0x74a>;

				qupv3_se12_2uart_tx_active {
					phandle = <0x64c>;

					mux {
						pins = "gpio85";
						function = "qup12";
					};

					config {
						pins = "gpio85";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se12_2uart_rx_active {
					phandle = <0x64d>;

					mux {
						pins = "gpio86";
						function = "qup12";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se12_2uart_tx_sleep {
					phandle = <0x64e>;

					mux {
						pins = "gpio85";
						function = "gpio";
					};

					config {
						pins = "gpio85";
						drive-strength = <0x02>;
						bias-pull-up;
						input-enable;
					};
				};

				qupv3_se12_2uart_rx_sleep {
					phandle = <0x64f>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			als_rear_int {

				als_rear_int_active {
					phandle = <0x6a1>;

					mux {
						pins = "gpio108";
						function = "gpio";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};

				als_rear_int_suspend {
					phandle = <0x6a0>;

					mux {
						pins = "gpio108";
						function = "gpio";
					};

					config {
						pins = "gpio108";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			cs35l41_int_active {
				phandle = <0x694>;

				mux {
					pins = "gpio133";
					function = "gpio";
				};

				config {
					pins = "gpio133";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cs35l41_int_sleep {
				phandle = <0x770>;

				mux {
					pins = "gpio133";
					function = "gpio";
				};

				config {
					pins = "gpio133";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			sec_tdm_active {
				phandle = <0x68c>;

				mux {
					pins = "gpio126\0gpio127";
					function = "sec_mi2s";
				};

				config {
					pins = "gpio126\0gpio127";
					drive-strength = <0x04>;
					bias-disable;
				};
			};

			sec_tdm_din_active {
				phandle = <0x68d>;

				mux {
					pins = "gpio128";
					function = "sec_mi2s";
				};

				config {
					pins = "gpio128";
					drive-strength = <0x04>;
					bias-disable;
				};
			};

			sec_tdm_dout_active {
				phandle = <0x68e>;

				mux {
					pins = "gpio129";
					function = "sec_mi2s";
				};

				config {
					pins = "gpio129";
					drive-strength = <0x04>;
					bias-disable;
				};
			};

			mfc_irq {

				mfc_irq_default {
					phandle = <0x6b7>;

					config {
						pins = "gpio50";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			s2dos05_i2c_sda {

				s2dos05_i2c_sda_default {
					phandle = <0x650>;

					s2dos05_i2c_sda {
						pins = "gpio153";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			s2dos05_i2c_scl {

				s2dos05_i2c_scl_default {
					phandle = <0x651>;

					s2dos05_i2c_scl {
						pins = "gpio154";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			s2dos05_irq {

				s2dos05_irq_default {
					phandle = <0x652>;

					config {
						pins = "gpio119";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			s2mpb02_i2c_sda {

				s2mpb02_i2c_sda_default {
					phandle = <0x653>;

					mux {
						pins = "gpio169";
						function = "gpio";
					};

					s2mpb02_i2c_sda {
						pins = "gpio169";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			s2mpb02_i2c_scl {

				s2mpb02_i2c_scl_default {
					phandle = <0x654>;

					mux {
						pins = "gpio170";
						function = "gpio";
					};

					s2mpb02_i2c_scl {
						pins = "gpio170";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			s2mpb03_i2c_sda {

				s2mpb03_i2c_sda_default {
					phandle = <0x655>;

					mux {
						pins = "gpio172";
						function = "gpio";
					};

					s2mpb03_i2c_sda {
						pins = "gpio172";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			s2mpb03_i2c_scl {

				s2mpb03_i2c_scl_default {
					phandle = <0x656>;

					mux {
						pins = "gpio173";
						function = "gpio";
					};

					s2mpb03_i2c_scl {
						pins = "gpio173";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			attn_irq {
				phandle = <0x65e>;

				mux {
					pins = "gpio87";
					function = "gpio";
				};

				config {
					pins = "gpio87";
					input-enable;
					bias-disable;
				};
			};

			sub_tsp_int {
				phandle = <0x661>;

				mux {
					pins = "gpio152";
					function = "gpio";
				};

				config {
					pins = "gpio152";
					input-enable;
					bias-disable;
				};
			};

			bt_en_default {
				phandle = <0x698>;

				mux {
					pins = "gpio69";
					function = "gpio";
				};

				config {
					pins = "gpio69";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			bt_wake_default {
				phandle = <0x699>;

				mux {
					pins = "gpio64";
					function = "gpio";
				};

				config {
					pins = "gpio64";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			bt_hostwake_default {
				phandle = <0x69a>;

				mux {
					pins = "gpio54";
					function = "gpio";
				};

				config {
					pins = "gpio54";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			limiter_i2c {

				limiter_i2c_active {
					phandle = <0x6b8>;

					limiter_i2c {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				limiter_i2c_suspend {
					phandle = <0x6b9>;

					limiter_i2c {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			limiter_sub_irq {

				limiter_sub_irq_active {
					phandle = <0x6ba>;

					limiter_sub_irq {
						pins = "gpio142";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};

				limiter_sub_irq_suspend {
					phandle = <0x6bb>;

					limiter_sub_irq {
						pins = "gpio142";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			qupv3_se11_i2c_pins_mfc {
				phandle = <0x772>;

				qupv3_se11_i2c_active_mfc {
					phandle = <0x6b5>;

					mux {
						pins = "gpio94\0gpio95";
						function = "qup11";
					};

					config {
						pins = "gpio94\0gpio95";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};

				qupv3_se11_i2c_sleep_mfc {
					phandle = <0x6b6>;

					mux {
						pins = "gpio94\0gpio95";
						function = "gpio";
					};

					config {
						pins = "gpio94\0gpio95";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			i2c_23_pinctrl {
				phandle = <0x696>;

				mux {
					pins = "gpio21\0gpio22";
					function = "gpio";
				};

				config {
					pins = "gpio21\0gpio22";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			expander_reset_active {
				phandle = <0x697>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					drive-strength = <0x02>;
					bias-disable;
					output-high;
				};
			};

			grip_i2c {

				grip_i2c_active {
					phandle = <0x6a2>;

					grip_i2c_active {
						pins = "gpio79\0gpio80";
						bias-disable;
					};
				};

				grip_i2c_suspend {
					phandle = <0x6a3>;

					grip_i2c_suspend {
						pins = "gpio79\0gpio80";
						bias-disable;
					};
				};
			};

			grip_int {

				grip_int_active {
					phandle = <0x6a4>;

					grip_int_active {
						pins = "gpio125";
						bias-disable;
					};
				};

				grip_int_suspend {
					phandle = <0x6a5>;

					grip_int_suspend {
						pins = "gpio125";
						bias-disable;
					};
				};
			};

			grip_sub_int {

				grip_sub_int_active {
					phandle = <0x773>;

					grip_sub_int_active {
						pins = "gpio70";
						bias-disable;
					};
				};

				grip_sub_int_suspend {
					phandle = <0x774>;

					grip_sub_int_suspend {
						pins = "gpio70";
						bias-disable;
					};
				};
			};

			bcmdhd_default {
				phandle = <0x69c>;

				mux {
					pins = "gpio68";
					function = "gpio";
				};

				config {
					pins = "gpio68";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			bcmdhd_wlan_en {
				phandle = <0x69b>;

				mux {
					pins = "gpio65";
					function = "gpio";
				};

				config {
					pins = "gpio65";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			flash_led_active {
				phandle = <0x6c4>;

				mux {
					pins = "gpio171\0gpio174";
					function = "gpio";
				};

				config {
					pins = "gpio171\0gpio174";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			flash_led_suspend {
				phandle = <0x6c5>;

				mux {
					pins = "gpio171\0gpio174";
					function = "gpio";
				};

				config {
					pins = "gpio171\0gpio174";
					bias-disable;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_front_8M {
				phandle = <0x775>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_front_8M {
				phandle = <0x776>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_mipi_sw0_active {
				phandle = <0x6e3>;

				mux {
					pins = "gpio116";
					function = "gpio";
				};

				config {
					pins = "gpio116";
					bias-disable;
					output-high;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mipi_sw0_suspend {
				phandle = <0x6e5>;

				mux {
					pins = "gpio116";
					function = "gpio";
				};

				config {
					pins = "gpio116";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_vt_top {
				phandle = <0x6f0>;

				mux {
					pins = "gpio135";
					function = "gpio";
				};

				config {
					pins = "gpio135";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_vt_top {
				phandle = <0x6f2>;

				mux {
					pins = "gpio135";
					function = "gpio";
				};

				config {
					pins = "gpio135";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			qupv3_se14_motor_i2c_pins {
				phandle = <0x777>;

				qupv3_se14_motor_i2c_active {
					phandle = <0x6ff>;

					mux {
						pins = "gpio47\0gpio48";
						function = "qup14";
					};

					config {
						pins = "gpio47\0gpio48";
						drive-strength = <0x10>;
						output-high;
						bias-disable;
					};
				};

				qupv3_se14_motor_i2c_sleep {
					phandle = <0x703>;

					mux {
						pins = "gpio47\0gpio48";
						function = "gpio";
					};

					config {
						pins = "gpio47\0gpio48";
						drive-strength = <0x10>;
						bias-disable;
					};
				};
			};

			qupv3_se17_tsp_i2c_pins {
				phandle = <0x778>;

				qupv3_se17_tsp_i2c_active {
					phandle = <0x65c>;

					mux {
						pins = "gpio55\0gpio56";
						function = "qup17";
					};

					config {
						pins = "gpio55\0gpio56";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se17_tsp_i2c_sleep {
					phandle = <0x65d>;

					mux {
						pins = "gpio55\0gpio56";
						function = "gpio";
					};

					config {
						pins = "gpio55\0gpio56";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se19_tsp_i2c_pins {
				phandle = <0x779>;

				qupv3_se19_tsp_i2c_active {
					phandle = <0x65f>;

					mux {
						pins = "gpio57\0gpio58";
						function = "qup19";
					};

					config {
						pins = "gpio57\0gpio58";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se19_tsp_i2c_sleep {
					phandle = <0x660>;

					mux {
						pins = "gpio57\0gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio57\0gpio58";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			certify_hall_default {
				phandle = <0x6a7>;

				mux {
					pins = "gpio121";
					function = "gpio";
				};

				config {
					pins = "gpio121";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			detect_conn {

				detect_conn_setting {
					phandle = <0x69e>;

					config {
						pins = "gpio122\0gpio53\0gpio88\0gpio96\0gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			motor_reset_default {
				phandle = <0x701>;

				mux {
					pins = "gpio84";
					function = "gpio";
				};

				config {
					pins = "gpio84";
					drive-strength = <0x02>;
					output-high;
					bias-pull-up;
				};
			};

			grip_sub_i2c {

				grip_sub_i2c_active {
					phandle = <0x77a>;

					grip_sub_i2c_active {
						pins = "gpio94\0gpio95";
						bias-disable;
					};
				};

				grip_sub_i2c_suspend {
					phandle = <0x77b>;

					grip_sub_i2c_suspend {
						pins = "gpio94\0gpio95";
						bias-disable;
					};
				};
			};

			pmx_sde_ub_det {

				sde_ub_det_default {
					phandle = <0x627>;

					mux {
						pins = "gpio103";
						function = "gpio";
					};

					config {
						pins = "gpio103";
						input-enable;
						bias-disable;
					};
				};

				sde_ub_det1_default {
					phandle = <0x636>;

					mux {
						pins = "gpio89";
						function = "gpio";
					};

					config {
						pins = "gpio89";
						input-enable;
						bias-disable;
					};
				};
			};

			sde_dp_aux_sel_active {
				phandle = <0x6ac>;

				mux {
					pins = "gpio67";
					function = "gpio";
				};

				config {
					pins = "gpio67";
					bias-disable = <0x00>;
					drive-strength = <0x08>;
				};
			};

			sde_dp_aux_sel_suspend {
				phandle = <0x6ae>;

				mux {
					pins = "gpio67";
					function = "gpio";
				};

				config {
					pins = "gpio67";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			sde_dp_aux_en_active {
				phandle = <0x6ad>;

				mux {
					pins = "gpio66";
					function = "gpio";
				};

				config {
					pins = "gpio66";
					bias-disable = <0x00>;
					drive-strength = <0x08>;
				};
			};

			sde_dp_aux_en_suspend {
				phandle = <0x6af>;

				mux {
					pins = "gpio66";
					function = "gpio";
				};

				config {
					pins = "gpio66";
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					output-high;
				};
			};

			etspi_drdypin {

				etspi_drdypin_active {
					phandle = <0x6b4>;

					mux {
						pins = "gpio118";
						function = "gpio";
					};

					config {
						pins = "gpio118";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				etspi_drdypin_suspend {
					phandle = <0x6b3>;

					mux {
						pins = "gpio118";
						function = "gpio";
					};

					config {
						pins = "gpio118";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			muic_sub_int {
				phandle = <0x6c0>;

				mux {
					pins = "gpio122";
					function = "gpio";
				};

				config {
					pins = "gpio122";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			qupv3_se18_spi_sleep_out {
				phandle = <0x6fe>;

				mux {
					pins = "gpio23\0gpio24\0gpio25\0gpio26";
					function = "gpio";
				};

				config {
					pins = "gpio23\0gpio24\0gpio25\0gpio26";
					drive-strength = <0x06>;
					bias-pull-down;
					output-low;
				};
			};

			nfc_qupv3_se15_i2c_sleep {
				phandle = <0x69f>;

				mux {
					pins = "gpio27\0gpio28";
					function = "gpio";
				};

				config {
					pins = "gpio27\0gpio28";
					drive-strength = <0x02>;
					bias-disable;
				};
			};
		};

		slpi_pinctrl@02B40000 {
			compatible = "qcom,slpi-pinctrl";
			reg = <0x2b40000 0x20000>;
			qcom,num-pins = <0x0e>;
			status = "disabled";
			phandle = <0x4a8>;

			qupv3_se20_i2c_pins {
				phandle = <0x4a9>;

				qupv3_se20_i2c_active {
					phandle = <0x2af>;

					mux {
						pins = "gpio0\0gpio1";
						function = "func1";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se20_i2c_sleep {
					phandle = <0x2b0>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se21_i2c_pins {
				phandle = <0x4aa>;

				qupv3_se21_i2c_active {
					phandle = <0x2b2>;

					mux {
						pins = "gpio2\0gpio3";
						function = "func1";
					};

					config {
						pins = "gpio2\0gpio3";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se21_i2c_sleep {
					phandle = <0x2b3>;

					mux {
						pins = "gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio2\0gpio3";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se22_i2c_pins {
				phandle = <0x4ab>;

				qupv3_se22_i2c_active {
					phandle = <0x2b4>;

					mux {
						pins = "gpio6\0gpio7";
						function = "func1";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se22_i2c_sleep {
					phandle = <0x2b5>;

					mux {
						pins = "gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se23_i2c_pins {
				phandle = <0x4ac>;

				qupv3_se23_i2c_active {
					phandle = <0x2b6>;

					mux {
						pins = "gpio8\0gpio9";
						function = "func3";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se23_i2c_sleep {
					phandle = <0x2b7>;

					mux {
						pins = "gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se21_spi_pins {
				phandle = <0x4ad>;

				qupv3_se21_spi_active {
					phandle = <0x2b8>;

					mux {
						pins = "gpio2\0gpio3\0gpio4\0gpio5";
						function = "func1";
					};

					config {
						pins = "gpio2\0gpio3\0gpio4\0gpio5";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se21_spi_sleep {
					phandle = <0x2b9>;

					mux {
						pins = "gpio2\0gpio3\0gpio4\0gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio2\0gpio3\0gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se22_spi_pins {
				phandle = <0x4ae>;

				qupv3_se22_spi_active {
					phandle = <0x2ba>;

					mux {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						function = "func1";
					};

					config {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se22_spi_sleep {
					phandle = <0x2bb>;

					mux {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};
		};

		regulator-pm8150-s4 {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8150_s4";
			qcom,hpm-min-load = <0x186a0>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			phandle = <0x4af>;
		};

		rpmh-regulator-msslvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "mss.lvl";

			regulator-pm8150-s1-level {
				regulator-name = "pm8150_s1_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x77>;
			};
		};

		rpmh-regulator-smpa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "smpa2";

			regulator-pm8150-s2 {
				regulator-name = "pm8150_s2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x927c0>;
				qcom,init-voltage = <0x927c0>;
				phandle = <0x4b0>;
			};
		};

		rpmh-regulator-ebilvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ebi.lvl";

			regulator-pm8150-s3-level {
				regulator-name = "pm8150_s3_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x4b1>;
			};

			regulator-cdev {
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x1f 0x00>;
				qcom,reg-resource-name = "ebi";
				#cooling-cells = <0x02>;
				phandle = <0xc3>;
			};
		};

		rpmh-regulator-smpa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "smpa5";

			regulator-pm8150-s5 {
				regulator-name = "pm8150_s5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1e8480>;
				regulator-max-microvolt = <0x1e8480>;
				qcom,init-voltage = <0x1e8480>;
				phandle = <0x686>;
			};
		};

		rpmh-regulator-smpa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "smpa6";

			regulator-pm8150-s6 {
				regulator-name = "pm8150_s6";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xe09c0>;
				regulator-max-microvolt = <0x113640>;
				qcom,init-voltage = <0xe09c0>;
				phandle = <0x4b2>;
			};
		};

		rpmh-regulator-ldoa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa1";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l1 {
				regulator-name = "pm8150_l1";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xb7980>;
				regulator-max-microvolt = <0xb7980>;
				qcom,init-voltage = <0xb7980>;
				qcom,init-mode = <0x02>;
				phandle = <0xeb>;
			};
		};

		rpmh-regulator-ldoa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x2710>;

			regulator-pm8150-l2 {
				regulator-name = "pm8150_l2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2ee000>;
				regulator-max-microvolt = <0x2ee000>;
				qcom,init-voltage = <0x2ee000>;
				qcom,init-mode = <0x02>;
				phandle = <0x304>;
			};
		};

		rpmh-regulator-ldoa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l3 {
				regulator-name = "pm8150_l3";
				qcom,set = <0x03>;
				regulator-min-microvolt = "\0\aS";
				regulator-max-microvolt = <0xe38a0>;
				qcom,init-voltage = "\0\aS";
				qcom,init-mode = <0x02>;
				phandle = <0x4b3>;
			};
		};

		rpmh-regulator-lmxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "lmx.lvl";

			regulator-pm8150-l4-level {
				regulator-name = "pm8150_l4_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x7e>;
			};
		};

		rpmh-regulator-ldoa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;
			proxy-supply = <0x2b>;

			regulator-pm8150-l5 {
				regulator-name = "pm8150_l5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-max-microvolt = <0xd6d80>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-current = <0x5cf8>;
				qcom,init-voltage = <0xd6d80>;
				qcom,init-mode = <0x02>;
				phandle = <0x2b>;
			};

			regulator-pm8150-l5-ao {
				regulator-name = "pm8150_l5_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-max-microvolt = <0xd6d80>;
				qcom,init-voltage = <0xd6d80>;
				qcom,init-mode = <0x02>;
				phandle = <0x6e>;
			};

			regulator-pm8150-l5-so {
				regulator-name = "pm8150_l5_so";
				qcom,set = <0x02>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-max-microvolt = <0xd6d80>;
				qcom,init-voltage = <0xd6d80>;
				qcom,init-mode = <0x02>;
				qcom,init-enable = <0x00>;
			};
		};

		rpmh-regulator-ldoa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa6";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x2710>;

			regulator-pm8150-l6 {
				regulator-name = "pm8150_l6";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x02>;
				phandle = <0x4b4>;
			};
		};

		rpmh-regulator-ldoa7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa7";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l7 {
				regulator-name = "pm8150_l7";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0xec>;
			};
		};

		rpmh-regulator-lcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "lcx.lvl";

			regulator-pm8150-l8-level {
				regulator-name = "pm8150_l8_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x6c>;
			};
		};

		rpmh-regulator-ldoa9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x7530>;

			regulator-pm8150-l9 {
				regulator-name = "pm8150_l9";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x02>;
				phandle = <0x4b5>;
			};
		};

		rpmh-regulator-ldoa10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x2710>;

			regulator-pm8150-l10 {
				regulator-name = "pm8150_l10";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x263540>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x263540>;
				qcom,init-mode = <0x02>;
				phandle = <0x4b6>;
			};
		};

		rpmh-regulator-ldoa11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l11 {
				regulator-name = "pm8150_l11";
				qcom,set = <0x03>;
				regulator-min-microvolt = "\0\f5";
				regulator-max-microvolt = "\0\f5";
				qcom,init-voltage = "\0\f5";
				qcom,init-mode = <0x02>;
				phandle = <0x4b7>;
			};
		};

		rpmh-regulator-ldoa12 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa12";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l12 {
				regulator-name = "pm8150_l12";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0x303>;
			};

			regulator-pm8150-l12-ao {
				regulator-name = "pm8150_l12_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0x6f>;
			};

			regulator-pm8150-l12-so {
				regulator-name = "pm8150_l12_so";
				qcom,set = <0x02>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				qcom,init-enable = <0x00>;
			};
		};

		rpmh-regulator-ldoa13 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa13";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l13 {
				regulator-name = "pm8150_l13";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x294280>;
				regulator-max-microvolt = <0x294280>;
				qcom,init-voltage = <0x294280>;
				qcom,init-mode = <0x02>;
				phandle = <0x4b8>;
			};
		};

		rpmh-regulator-ldoa14 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa14";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x2710>;
			proxy-supply = <0xf7>;

			regulator-pm8150-l14 {
				regulator-name = "pm8150_l14";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1cafc0>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-current = <0x1c138>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0x62b>;
			};
		};

		rpmh-regulator-ldoa15 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa15";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l15 {
				regulator-name = "pm8150_l15";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-max-microvolt = <0x1a0040>;
				qcom,init-voltage = <0x1a0040>;
				qcom,init-mode = <0x02>;
				phandle = <0x4b9>;
			};
		};

		rpmh-regulator-ldoa16 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa16";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l16 {
				regulator-name = "pm8150_l16";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x294280>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x294280>;
				qcom,init-mode = <0x02>;
				phandle = <0x4ba>;
			};
		};

		rpmh-regulator-ldoa17 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa17";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l17 {
				regulator-name = "pm8150_l17";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2dc6c0>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x02>;
				phandle = <0x6a6>;
				regulator-always-on;
			};
		};

		rpmh-regulator-ldoa18 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoa18";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x7530>;

			regulator-pm8150-l18 {
				regulator-name = "pm8150_l18";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-max-microvolt = <0xdea80>;
				qcom,init-voltage = <0xd6d80>;
				phandle = <0x4bc>;
			};
		};

		rpmh-regulator-smpc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "smpc1";

			regulator-pm8150l-s1 {
				regulator-name = "pm8150l_s1";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x113640>;
				regulator-max-microvolt = <0x113640>;
				qcom,init-voltage = <0x113640>;
				phandle = <0x4bd>;
			};
		};

		rpmh-regulator-gfxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "gfx.lvl";

			regulator-pm8150l-s2-level {
				regulator-name = "pm8150l_s2_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x23>;
			};
		};

		rpmh-regulator-mxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "mx.lvl";
			pm8150l_s4_mmcx_sup_level-parent-supply = <0xf8>;

			regulator-pm8150l-s4-level {
				regulator-name = "pm8150l_s4_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x58>;
			};

			regulator-pm8150l-s4-level-ao {
				regulator-name = "pm8150l_s4_level_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0xfb>;
			};

			regulator-pm8150l-s4-mmcx-sup-level {
				regulator-name = "pm8150l_s4_mmcx_sup_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0xf9>;
			};

			mx-cdev-lvl {
				compatible = "qcom,regulator-cooling-device";
				regulator-cdev-supply = <0x58>;
				regulator-levels = <0x101 0x01>;
				#cooling-cells = <0x02>;
				phandle = <0xc2>;
			};
		};

		rpmh-regulator-mmcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "mmcx.lvl";
			pm8150l_s5_level-parent-supply = <0xf9>;
			proxy-supply = <0x1c>;

			regulator-pm8150l-s5-level {
				regulator-name = "pm8150l_s5_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x41>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x41>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-voltage = <0x181 0x10000>;
				phandle = <0x1c>;
			};

			regulator-pm8150l-s5-level-ao {
				regulator-name = "pm8150l_s5_level_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x41>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x41>;
				phandle = <0xfa>;
			};

			regulator-pm8150l-s5-level-so {
				regulator-name = "pm8150l_s5_level_so";
				qcom,set = <0x02>;
				regulator-min-microvolt = <0x41>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x41>;
			};

			mm-cx-cdev-lvl {
				compatible = "qcom,regulator-cooling-device";
				regulator-cdev-supply = <0xfa>;
				regulator-levels = <0x101 0x01>;
				#cooling-cells = <0x02>;
				phandle = <0xc4>;
			};
		};

		rpmh-regulator-cxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "cx.lvl";
			pm8150l_s6_level-parent-supply = <0x58>;
			pm8150l_s6_level_ao-parent-supply = <0xfb>;
			proxy-supply = <0xf8>;

			regulator-pm8150l-s6-level {
				regulator-name = "pm8150l_s6_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x20>;
			};

			regulator-pm8150l-s6-level-ao {
				regulator-name = "pm8150l_s6_level_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x57>;
			};

			regulator-pm8150l-s6-mmcx-sup-level {
				regulator-name = "pm8150l_s6_mmcx_sup_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x31>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x31>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-voltage = <0x181 0x10000>;
				phandle = <0xf8>;
			};

			regulator-cdev {
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x1f 0x00>;
				qcom,reg-resource-name = "cx";
				#cooling-cells = <0x02>;
				phandle = <0xc1>;
			};
		};

		rpmh-regulator-smpc8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "smpc8";
			qcom,regulator-type = "pmic5-hfsmps";
			qcom,supported-modes = <0x01 0x03>;
			qcom,mode-threshold-currents = <0x00 0x30d40>;

			regulator-pm8150l-s8 {
				regulator-name = "pm8150l_s8";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x14a140>;
				regulator-max-microvolt = <0x14a140>;
				qcom,init-voltage = <0x14a140>;
				qcom,init-mode = <0x01>;
				phandle = <0x4be>;
			};
		};

		rpmh-regulator-ldoc1 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoc1";

			regulator-pm8150l-l1 {
				regulator-name = "pm8150l_l1";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				phandle = <0x4bf>;
			};
		};

		rpmh-regulator-ldoc2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoc2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l2 {
				regulator-name = "pm8150l_l2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x13e5c0>;
				regulator-max-microvolt = <0x13e5c0>;
				qcom,init-voltage = <0x13e5c0>;
				qcom,init-mode = <0x02>;
				phandle = <0xed>;
			};
		};

		rpmh-regulator-ldoc3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoc3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;
			proxy-supply = <0x2a>;

			regulator-pm8150l-l3 {
				regulator-name = "pm8150l_l3";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-current = <0xca58>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x02>;
				phandle = <0x2a>;
			};
		};

		rpmh-regulator-ldoc4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoc4";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l4 {
				regulator-name = "pm8150l_l4";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-max-microvolt = <0x2cad80>;
				qcom,init-voltage = <0x1a0040>;
				qcom,init-mode = <0x02>;
				phandle = <0x4c0>;
			};
		};

		rpmh-regulator-ldoc5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoc5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l5 {
				regulator-name = "pm8150l_l5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-max-microvolt = <0x2cad80>;
				qcom,init-voltage = <0x1a0040>;
				qcom,init-mode = <0x02>;
				phandle = <0x4c1>;
			};
		};

		rpmh-regulator-ldoc6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoc6";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l6 {
				regulator-name = "pm8150l_l6";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0x4c2>;
			};
		};

		rpmh-regulator-ldoc7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoc7";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l7 {
				regulator-name = "pm8150l_l7";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1f47d0>;
				regulator-max-microvolt = <0x1f47d0>;
				qcom,init-voltage = <0x1f47d0>;
				qcom,init-mode = <0x02>;
				phandle = <0x762>;
				regulator-always-on;
			};
		};

		rpmh-regulator-ldoc8 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoc8";

			regulator-pm8150l-l8 {
				regulator-name = "pm8150l_l8";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				phandle = <0x4c4>;
			};
		};

		rpmh-regulator-ldoc9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoc9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x2710>;

			regulator-pm8150l-l9 {
				regulator-name = "pm8150l_l9";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x294280>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x294280>;
				qcom,init-mode = <0x02>;
				phandle = <0x4c5>;
			};
		};

		rpmh-regulator-ldoc10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoc10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l10 {
				regulator-name = "ALS_1.8V_AP";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0x76d>;
			};
		};

		rpmh-regulator-ldoc11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldoc11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l11 {
				regulator-name = "pm8150l_l11";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2dc6c0>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x02>;
				phandle = <0x648>;
				regulator-always-on;
			};
		};

		rpmh-regulator-bobc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "bobc1";
			qcom,regulator-type = "pmic5-bob";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x1e8480>;
			qcom,send-defaults;

			regulator-pm8150l-bob {
				regulator-name = "pm8150l_bob";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2de600>;
				regulator-max-microvolt = "\0=\t";
				qcom,init-voltage = <0x328980>;
				qcom,init-mode = <0x02>;
				phandle = <0x687>;
			};

			regulator-pm8150l-bob-ao {
				regulator-name = "pm8150l_bob_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x2de600>;
				regulator-max-microvolt = "\0=\t";
				qcom,init-voltage = <0x2de600>;
				qcom,init-mode = <0x03>;
				phandle = <0x4c8>;
			};
		};

		rpmh-regulator-smpf2 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "smpf2";

			regulator-pm8009-s2 {
				regulator-name = "pm8009_s2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-max-microvolt = <0x2b9440>;
				phandle = <0x4c9>;
			};
		};

		rpmh-regulator-ldof2 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldof2";

			regulator-pm8009-l2 {
				regulator-name = "pm8009_l2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				phandle = <0x4ca>;
			};
		};

		rpmh-regulator-ldof5 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldof5";

			regulator-pm8009-l5 {
				regulator-name = "pm8009_l5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				phandle = <0x4cb>;
			};
		};

		rpmh-regulator-ldof6 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x56 0x00>;
			qcom,resource-name = "ldof6";

			regulator-pm8009-l6 {
				regulator-name = "pm8009_l6";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-max-microvolt = <0x2b9440>;
				phandle = <0x4cc>;
			};
		};

		refgen-regulator@88e7000 {
			compatible = "qcom,refgen-regulator";
			reg = <0x88e7000 0x60>;
			regulator-name = "refgen";
			regulator-enable-ramp-delay = <0x05>;
			phandle = <0x4cd>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
				phandle = <0x4ce>;
			};

			qcom,ion-heap@22 {
				reg = <0x16>;
				memory-region = <0xb0>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@26 {
				reg = <0x1a>;
				memory-region = <0xfc>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0xbc>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x13>;
				memory-region = <0xfd>;
				qcom,ion-heap-type = "CARVEOUT";
			};

			qcom,ion-heap@13 {
				reg = <0x0d>;
				memory-region = <0xfe>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@10 {
				reg = <0x0a>;
				memory-region = <0xff>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@14 {
				reg = <0x0e>;
				qcom,ion-heap-type = "SECURE_CARVEOUT";

				cdsp {
					memory-region = <0x100>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@9 {
				reg = <0x09>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
			};

			qcom,ion-heap@30 {
				reg = <0x1e>;
				memory-region = <0x695>;
				qcom,ion-heap-type = "RBIN";
			};
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x16e0000 0x40000 0x1700000 0x40000 0x1500000 0x40000 0x14e0000 0x40000 0x17900000 0x40000 0x9680000 0x40000 0x9680000 0x40000 0x1740000 0x40000 0x1620000 0x40000 0x1620000 0x40000 0x1620000 0x40000 0x1700000 0x40000>;
			reg-names = "aggre1_noc-base\0aggre2_noc-base\0config_noc-base\0dc_noc-base\0gladiator_noc-base\0mc_virt-base\0gem_noc-base\0mmss_noc-base\0system_noc-base\0ipa_virt-base\0camnoc_virt-base\0compute_noc-base";
			mbox-names = "apps_rsc\0disp_rsc";
			mboxes = <0x56 0x00 0x27 0x00>;
			phandle = <0x4cf>;

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x02>;
				phandle = <0x101>;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x02>;
				phandle = <0x102>;
			};

			bcm-acv {
				cell-id = <0x1b7e>;
				label = "ACV";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x18b>;
			};

			bcm-alc {
				cell-id = <0x1b7f>;
				label = "ALC";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x16d>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x18a>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x188>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x18e>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x10e>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				qcom,bcm-name = "SH2";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x186>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x15b>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				qcom,bcm-name = "SH3";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x14f>;
			};

			bcm-mm3 {
				cell-id = <0x1b66>;
				label = "MM3";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x15c>;
			};

			bcm-sh4 {
				cell-id = <0x1b5f>;
				label = "SH4";
				qcom,bcm-name = "SH4";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x152>;
			};

			bcm-sh5 {
				cell-id = <0x1b60>;
				label = "SH5";
				qcom,bcm-name = "SH5";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x14e>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				qcom,bcm-name = "SN0";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x193>;
			};

			bcm-co0 {
				cell-id = <0x1b81>;
				label = "CO0";
				qcom,bcm-name = "CO0";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x17d>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				qcom,bcm-name = "CE0";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x10a>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				qcom,bcm-name = "SN1";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x194>;
			};

			bcm-co1 {
				cell-id = <0x1b82>;
				label = "CO1";
				qcom,bcm-name = "CO1";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x111>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				qcom,bcm-name = "IP0";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x189>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				qcom,bcm-name = "CN0";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x114>;
			};

			bcm-qup0 {
				cell-id = <0x1b80>;
				label = "QUP0";
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x106>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				qcom,bcm-name = "SN2";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x191>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				qcom,bcm-name = "SN3";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x178>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				qcom,bcm-name = "SN4";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x195>;
			};

			bcm-sn5 {
				cell-id = <0x1b6f>;
				label = "SN5";
				qcom,bcm-name = "SN5";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x197>;
			};

			bcm-sn8 {
				cell-id = <0x1b72>;
				label = "SN8";
				qcom,bcm-name = "SN8";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x196>;
			};

			bcm-sn9 {
				cell-id = <0x1b73>;
				label = "SN9";
				qcom,bcm-name = "SN9";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x165>;
			};

			bcm-sn11 {
				cell-id = <0x1b75>;
				label = "SN11";
				qcom,bcm-name = "SN11";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x169>;
			};

			bcm-sn12 {
				cell-id = <0x1b76>;
				label = "SN12";
				qcom,bcm-name = "SN12";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x16c>;
			};

			bcm-sn14 {
				cell-id = <0x1b78>;
				label = "SN14";
				qcom,bcm-name = "SN14";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x17b>;
			};

			bcm-sn15 {
				cell-id = <0x1b79>;
				label = "SN15";
				qcom,bcm-name = "SN15";
				qcom,rscs = <0x101>;
				qcom,bcm-dev;
				phandle = <0x16a>;
			};

			bcm-acv_display {
				cell-id = <0x697e>;
				label = "ACV_DISPLAY";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x102>;
				qcom,bcm-dev;
				phandle = <0x19b>;
			};

			bcm-alc_display {
				cell-id = <0x697f>;
				label = "ALC_DISPLAY";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x102>;
				qcom,bcm-dev;
				phandle = <0x4d0>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x102>;
				qcom,bcm-dev;
				phandle = <0x19a>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x102>;
				qcom,bcm-dev;
				phandle = <0x199>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x102>;
				qcom,bcm-dev;
				phandle = <0x19f>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x102>;
				qcom,bcm-dev;
				phandle = <0x174>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x102>;
				qcom,bcm-dev;
				phandle = <0x19d>;
			};

			bcm-mm3_display {
				cell-id = <0x697d>;
				label = "MM3_DISPLAY";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0x102>;
				qcom,bcm-dev;
				phandle = <0x176>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				label = "fab-aggre1_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre1_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x4000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x104>;
			};

			fab-aggre2_noc {
				cell-id = <0x1803>;
				label = "fab-aggre2_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre2_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x6000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x108>;
			};

			fab-camnoc_virt {
				cell-id = <0x180a>;
				label = "fab-camnoc_virt";
				qcom,fab-dev;
				qcom,base-name = "camnoc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x10d>;
			};

			fab-compute_noc {
				cell-id = <0x180b>;
				label = "fab-compute_noc";
				qcom,fab-dev;
				qcom,base-name = "compute_noc-base";
				qcom,qos-off = <0x2000>;
				qcom,base-offset = <0x20000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x110>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				label = "fab-config_noc";
				qcom,fab-dev;
				qcom,base-name = "config_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x6000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x113>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				label = "fab-dc_noc";
				qcom,fab-dev;
				qcom,base-name = "dc_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x149>;
			};

			fab-gem_noc {
				cell-id = <0x180c>;
				label = "fab-gem_noc";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x14d>;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				label = "fab-ipa_virt";
				qcom,fab-dev;
				qcom,base-name = "ipa_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x154>;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				label = "fab-mc_virt";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x156>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				label = "fab-mmss_noc";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x158>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				label = "fab-system_noc";
				qcom,fab-dev;
				qcom,base-name = "system_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x15e>;
			};

			fab-gem_noc_display {
				cell-id = <0x6593>;
				label = "fab-gem_noc_display";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x16f>;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				label = "fab-mc_virt_display";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x171>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				label = "fab-mmss_noc_display";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x173>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x103>;
				qcom,bus-dev = <0x104>;
				phandle = <0x17e>;
			};

			mas-qhm-qup0 {
				cell-id = <0x97>;
				label = "mas-qhm-qup0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x07>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,bcms = <0x106>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4d1>;
			};

			mas-xm-emac {
				cell-id = <0x62>;
				label = "mas-xm-emac";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x09>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4d2>;
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4d3>;

				qcom,node-qos-clks {
					clocks = <0x1b 0x03>;
					clock-names = "clk-aggre-ufs-phy-axi-no-rate";
				};
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4d4>;

				qcom,node-qos-clks {
					clocks = <0x1b 0x05>;
					clock-names = "clk-usb3-prim-axi-no-rate";
				};
			};

			mas-xm-usb3-1 {
				cell-id = <0x65>;
				label = "mas-xm-usb3-1";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x04>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4d5>;

				qcom,node-qos-clks {
					clocks = <0x1b 0x06>;
					clock-names = "clk-usb3-sec-axi-no-rate";
				};
			};

			mas-qhm-a2noc-cfg {
				cell-id = <0x7c>;
				label = "mas-qhm-a2noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x107>;
				qcom,bus-dev = <0x108>;
				phandle = <0x17f>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x2f>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x108>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4d6>;
			};

			mas-qhm-qspi {
				cell-id = <0xa2>;
				label = "mas-qhm-qspi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x33>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x108>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4d7>;
			};

			mas-qhm-qup1 {
				cell-id = <0x98>;
				label = "mas-qhm-qup1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x30>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x108>;
				qcom,bcms = <0x106>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4d8>;
			};

			mas-qhm-qup2 {
				cell-id = <0x99>;
				label = "mas-qhm-qup2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x31>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x108>;
				qcom,bcms = <0x106>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4d9>;
			};

			mas-qhm-sensorss-ahb {
				cell-id = <0xaa>;
				label = "mas-qhm-sensorss-ahb";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x108>;
				phandle = <0x4da>;
			};

			mas-qhm-tsif {
				cell-id = <0x52>;
				label = "mas-qhm-tsif";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x108>;
				phandle = <0x4db>;
			};

			mas-qnm-cnoc {
				cell-id = <0x76>;
				label = "mas-qnm-cnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x22>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x108>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				phandle = <0x183>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x108>;
				qcom,bcms = <0x10a>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				phandle = <0x4dc>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x108>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				qcom,defer-init-qos;
				qcom,node-qos-bcms = <0x1b7b 0x00 0x01>;
				phandle = <0x4dd>;
			};

			mas-xm-pcie3-0 {
				cell-id = <0x2d>;
				label = "mas-xm-pcie3-0";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x27>;
				qcom,connections = <0x10b>;
				qcom,bus-dev = <0x108>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4de>;
			};

			mas-xm-pcie3-1 {
				cell-id = <0x64>;
				label = "mas-xm-pcie3-1";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x2b>;
				qcom,connections = <0x10b>;
				qcom,bus-dev = <0x108>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4df>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x0c>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x108>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4e0>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x0e>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x108>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4e1>;
			};

			mas-xm-sdc4 {
				cell-id = <0x50>;
				label = "mas-xm-sdc4";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x10>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x108>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x4e2>;
			};

			mas-qxm-camnoc-hf0-uncomp {
				cell-id = <0x92>;
				label = "mas-qxm-camnoc-hf0-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x10c>;
				qcom,bus-dev = <0x10d>;
				qcom,bcms = <0x10e>;
				phandle = <0x4e3>;
			};

			mas-qxm-camnoc-hf1-uncomp {
				cell-id = <0x93>;
				label = "mas-qxm-camnoc-hf1-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x10c>;
				qcom,bus-dev = <0x10d>;
				qcom,bcms = <0x10e>;
				phandle = <0x4e4>;
			};

			mas-qxm-camnoc-sf-uncomp {
				cell-id = <0x94>;
				label = "mas-qxm-camnoc-sf-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x10c>;
				qcom,bus-dev = <0x10d>;
				qcom,bcms = <0x10e>;
				phandle = <0x4e5>;
			};

			mas-qnm-npu {
				cell-id = <0x9a>;
				label = "mas-qnm-npu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x10f>;
				qcom,bus-dev = <0x110>;
				qcom,bcms = <0x111>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x4e6>;
			};

			mas-qhm-spdm {
				cell-id = <0x24>;
				label = "mas-qhm-spdm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x112>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x4e7>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x18f>;
			};

			mas-xm-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-xm-qdss-dap";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x126 0x127 0x128 0x129 0x112 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146>;
				qcom,bus-dev = <0x113>;
				phandle = <0x4e8>;
			};

			mas-qhm-cnoc-dc-noc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc-dc-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x147 0x148>;
				qcom,bus-dev = <0x149>;
				phandle = <0x180>;
			};

			mas-acm-apps {
				cell-id = <0x01>;
				label = "mas-acm-apps";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x60 0x61 0x62 0x63>;
				qcom,connections = <0x14a 0x14b 0x14c>;
				qcom,bus-dev = <0x14d>;
				qcom,bcms = <0x14e>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x4e9>;
			};

			mas-acm-gpu-tcu {
				cell-id = <0x9b>;
				label = "mas-acm-gpu-tcu";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x160>;
				qcom,connections = <0x14b 0x14c>;
				qcom,bus-dev = <0x14d>;
				qcom,bcms = <0x14f>;
				qcom,ap-owned;
				qcom,prio = <0x06>;
				phandle = <0x4ea>;
			};

			mas-acm-sys-tcu {
				cell-id = <0x9c>;
				label = "mas-acm-sys-tcu";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x180>;
				qcom,connections = <0x14b 0x14c>;
				qcom,bus-dev = <0x14d>;
				qcom,bcms = <0x14f>;
				qcom,ap-owned;
				qcom,prio = <0x06>;
				phandle = <0x4eb>;
			};

			mas-qhm-gemnoc-cfg {
				cell-id = <0x9d>;
				label = "mas-qhm-gemnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x150 0x151>;
				qcom,bus-dev = <0x14d>;
				phandle = <0x184>;
			};

			mas-qnm-cmpnoc {
				cell-id = <0x9e>;
				label = "mas-qnm-cmpnoc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x40 0x41>;
				qcom,connections = <0x14a 0x14b 0x14c>;
				qcom,bus-dev = <0x14d>;
				qcom,bcms = <0x152>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x17c>;
			};

			mas-qnm-gpu {
				cell-id = <0x1a>;
				label = "mas-qnm-gpu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x120 0x121>;
				qcom,connections = <0x14b 0x14c>;
				qcom,bus-dev = <0x14d>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				phandle = <0x4ec>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x80 0x81>;
				qcom,connections = <0x14b>;
				qcom,bus-dev = <0x14d>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x18d>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x140>;
				qcom,connections = <0x14b 0x14c>;
				qcom,bus-dev = <0x14d>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x18c>;
			};

			mas-qnm-pcie {
				cell-id = <0x9f>;
				label = "mas-qnm-pcie";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xe0>;
				qcom,connections = <0x14b 0x14c>;
				qcom,bus-dev = <0x14d>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x17a>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xc0>;
				qcom,connections = <0x14b>;
				qcom,bus-dev = <0x14d>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x190>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xa0>;
				qcom,connections = <0x14b>;
				qcom,bus-dev = <0x14d>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x192>;
			};

			mas-qxm-ecc {
				cell-id = <0xa0>;
				label = "mas-qxm-ecc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x100 0x101>;
				qcom,connections = <0x14b>;
				qcom,bus-dev = <0x14d>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x4ed>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x153>;
				qcom,bus-dev = <0x154>;
				phandle = <0x4ee>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x04>;
				qcom,connections = <0x155>;
				qcom,bus-dev = <0x156>;
				phandle = <0x187>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x157>;
				qcom,bus-dev = <0x158>;
				phandle = <0x181>;
			};

			mas-qxm-camnoc-hf0 {
				cell-id = <0x88>;
				label = "mas-qxm-camnoc-hf0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x01>;
				qcom,connections = <0x159>;
				qcom,bus-dev = <0x158>;
				qcom,bcms = <0x10e>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x4ef>;
			};

			mas-qxm-camnoc-hf1 {
				cell-id = <0x91>;
				label = "mas-qxm-camnoc-hf1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x159>;
				qcom,bus-dev = <0x158>;
				qcom,bcms = <0x10e>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x4f0>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0x15a>;
				qcom,bus-dev = <0x158>;
				qcom,bcms = <0x15b>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x4f1>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x159>;
				qcom,bus-dev = <0x158>;
				qcom,bcms = <0x10e>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x4f2>;
			};

			mas-qxm-mdp1 {
				cell-id = <0x17>;
				label = "mas-qxm-mdp1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x04>;
				qcom,connections = <0x159>;
				qcom,bus-dev = <0x158>;
				qcom,bcms = <0x10e>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x4f3>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x15a>;
				qcom,bus-dev = <0x158>;
				qcom,bcms = <0x15c>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x4f4>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x06>;
				qcom,connections = <0x15a>;
				qcom,bus-dev = <0x158>;
				qcom,bcms = <0x15c>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x4f5>;
			};

			mas-qxm-venus1 {
				cell-id = <0x40>;
				label = "mas-qxm-venus1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x07>;
				qcom,connections = <0x15a>;
				qcom,bus-dev = <0x158>;
				qcom,bcms = <0x15c>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x4f6>;
			};

			mas-qxm-venus-arm9 {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-arm9";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x08>;
				qcom,connections = <0x15a>;
				qcom,bus-dev = <0x158>;
				qcom,bcms = <0x15c>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x4f7>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x15d>;
				qcom,bus-dev = <0x15e>;
				phandle = <0x182>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x15f 0x160 0x161 0x162 0x163 0x164>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x165>;
				phandle = <0x177>;
			};

			mas-qnm-aggre2-noc {
				cell-id = <0x2750>;
				label = "mas-qnm-aggre2-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x15f 0x160 0x161 0x162 0x163 0x166 0x167 0x168 0x164>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x169>;
				phandle = <0x179>;
			};

			mas-qnm-gemnoc {
				cell-id = <0xa1>;
				label = "mas-qnm-gemnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x160 0x161 0x162 0x163 0x168 0x164>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x16a>;
				phandle = <0x185>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x16b 0x161>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x16c>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				phandle = <0x4f8>;
			};

			mas-xm-gic {
				cell-id = <0x95>;
				label = "mas-xm-gic";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0x16b 0x161>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x16c>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				phandle = <0x4f9>;
			};

			mas-alc {
				cell-id = <0x90>;
				label = "mas-alc";
				qcom,buswidth = <0x01>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x156>;
				qcom,bcms = <0x16d>;
				phandle = <0x4fa>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x80 0x81>;
				qcom,connections = <0x16e>;
				qcom,bus-dev = <0x16f>;
				phandle = <0x19e>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x140>;
				qcom,connections = <0x16e>;
				qcom,bus-dev = <0x16f>;
				phandle = <0x19c>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x04>;
				qcom,connections = <0x170>;
				qcom,bus-dev = <0x171>;
				phandle = <0x198>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x172>;
				qcom,bus-dev = <0x173>;
				qcom,bcms = <0x174>;
				phandle = <0x4fb>;
			};

			mas-qxm-mdp1_display {
				cell-id = <0x4e24>;
				label = "mas-qxm-mdp1_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x04>;
				qcom,connections = <0x172>;
				qcom,bus-dev = <0x173>;
				qcom,bcms = <0x174>;
				phandle = <0x4fc>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x175>;
				qcom,bus-dev = <0x173>;
				qcom,bcms = <0x176>;
				phandle = <0x4fd>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x104>;
				qcom,connections = <0x177>;
				phandle = <0x105>;
			};

			slv-srvc-aggre1-noc {
				cell-id = <0x2e8>;
				label = "slv-srvc-aggre1-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x104>;
				qcom,bcms = <0x178>;
				phandle = <0x103>;
			};

			slv-qns-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-qns-a2noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x108>;
				qcom,connections = <0x179>;
				phandle = <0x109>;
			};

			slv-qns-pcie-mem-noc {
				cell-id = <0x2755>;
				label = "slv-qns-pcie-mem-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x108>;
				qcom,connections = <0x17a>;
				qcom,bcms = <0x17b>;
				phandle = <0x10b>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x108>;
				qcom,bcms = <0x178>;
				phandle = <0x107>;
			};

			slv-qns-camnoc-uncomp {
				cell-id = <0x30a>;
				label = "slv-qns-camnoc-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10d>;
				phandle = <0x10c>;
			};

			slv-qns-cdsp-mem-noc {
				cell-id = <0x2756>;
				label = "slv-qns-cdsp-mem-noc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x110>;
				qcom,connections = <0x17c>;
				qcom,bcms = <0x17d>;
				phandle = <0x10f>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,connections = <0x17e>;
				qcom,bcms = <0x114>;
				phandle = <0x13b>;
			};

			slv-qhs-a2-noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-qhs-a2-noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,connections = <0x17f>;
				qcom,bcms = <0x114>;
				phandle = <0x125>;
			};

			slv-qhs-ahb2phy-south {
				cell-id = <0x30b>;
				label = "slv-qhs-ahb2phy-south";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x134>;
			};

			slv-qhs-aop {
				cell-id = <0x2eb>;
				label = "slv-qhs-aop";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x132>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x13c>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				qcom,disable-ports = <0x0a 0x0b 0x22>;
				mmcx-supply = <0x1c>;
				node-reg-names = "mmcx";
				phandle = <0x118>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x131>;
			};

			slv-qhs-compute-dsp {
				cell-id = <0x2ed>;
				label = "slv-qhs-compute-dsp";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x116>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x139>;
			};

			slv-qhs-cpr-mmcx {
				cell-id = <0x30c>;
				label = "slv-qhs-cpr-mmcx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x12a>;
			};

			slv-qhs-cpr-mx {
				cell-id = <0x28c>;
				label = "slv-qhs-cpr-mx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x145>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x142>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,connections = <0x180>;
				qcom,bcms = <0x114>;
				phandle = <0x129>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				qcom,disable-ports = <0x0c 0x0d>;
				mmcx-supply = <0x1c>;
				node-reg-names = "mmcx";
				phandle = <0x127>;
			};

			slv-qhs-emac-cfg {
				cell-id = <0x30d>;
				label = "slv-qhs-emac-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x11c>;
			};

			slv-qhs-glm {
				cell-id = <0x2d6>;
				label = "slv-qhs-glm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x123>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x12d>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x146>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x130>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,connections = <0x181>;
				qcom,bcms = <0x114>;
				phandle = <0x11b>;
			};

			slv-qhs-npu-cfg {
				cell-id = <0x30e>;
				label = "slv-qhs-npu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x12b>;
			};

			slv-qhs-pcie0-cfg {
				cell-id = <0x29b>;
				label = "slv-qhs-pcie0-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x12c>;
			};

			slv-qhs-pcie1-cfg {
				cell-id = <0x29c>;
				label = "slv-qhs-pcie1-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x124>;
			};

			slv-qhs-phy-refgen-north {
				cell-id = <0x30f>;
				label = "slv-qhs-phy-refgen-north";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x121>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x143>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x13d>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x126>;
			};

			slv-qhs-qspi {
				cell-id = <0x310>;
				label = "slv-qhs-qspi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x13f>;
			};

			slv-qhs-qupv3-east {
				cell-id = <0x311>;
				label = "slv-qhs-qupv3-east";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x138>;
			};

			slv-qhs-qupv3-north {
				cell-id = <0x312>;
				label = "slv-qhs-qupv3-north";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x133>;
			};

			slv-qhs-qupv3-south {
				cell-id = <0x313>;
				label = "slv-qhs-qupv3-south";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x122>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x11a>;
			};

			slv-qhs-sdc4 {
				cell-id = <0x261>;
				label = "slv-qhs-sdc4";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x119>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,connections = <0x182>;
				qcom,bcms = <0x114>;
				phandle = <0x120>;
			};

			slv-qhs-spdm {
				cell-id = <0x279>;
				label = "slv-qhs-spdm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x141>;
			};

			slv-qhs-spss-cfg {
				cell-id = <0x2f1>;
				label = "slv-qhs-spss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x117>;
			};

			slv-qhs-ssc-cfg {
				cell-id = <0x2b9>;
				label = "slv-qhs-ssc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x11f>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x128>;
			};

			slv-qhs-tlmm-east {
				cell-id = <0x2da>;
				label = "slv-qhs-tlmm-east";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x11e>;
			};

			slv-qhs-tlmm-north {
				cell-id = <0x2db>;
				label = "slv-qhs-tlmm-north";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x144>;
			};

			slv-qhs-tlmm-south {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-south";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x115>;
			};

			slv-qhs-tlmm-west {
				cell-id = <0x2dc>;
				label = "slv-qhs-tlmm-west";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x13a>;
			};

			slv-qhs-tsif {
				cell-id = <0x23f>;
				label = "slv-qhs-tsif";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x12f>;
			};

			slv-qhs-ufs-card-cfg {
				cell-id = <0x2f4>;
				label = "slv-qhs-ufs-card-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x137>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x11d>;
			};

			slv-qhs-usb3-0 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x140>;
			};

			slv-qhs-usb3-1 {
				cell-id = <0x2ef>;
				label = "slv-qhs-usb3-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x135>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				qcom,disable-ports = <0x0f 0x10 0x23>;
				mmcx-supply = <0x1c>;
				node-reg-names = "mmcx";
				phandle = <0x12e>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x13e>;
			};

			slv-qns-cnoc-a2noc {
				cell-id = <0x2d5>;
				label = "slv-qns-cnoc-a2noc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,connections = <0x183>;
				qcom,bcms = <0x114>;
				phandle = <0x112>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x136>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x149>;
				phandle = <0x148>;
			};

			slv-qhs-memnoc {
				cell-id = <0x314>;
				label = "slv-qhs-memnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x149>;
				qcom,connections = <0x184>;
				phandle = <0x147>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14d>;
				phandle = <0x151>;
			};

			slv-qns-ecc {
				cell-id = <0x315>;
				label = "slv-qns-ecc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14d>;
				phandle = <0x14a>;
			};

			slv-qns-gem-noc-snoc {
				cell-id = <0x2757>;
				label = "slv-qns-gem-noc-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14d>;
				qcom,connections = <0x185>;
				qcom,bcms = <0x186>;
				phandle = <0x14c>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x04>;
				qcom,bus-dev = <0x14d>;
				qcom,connections = <0x187>;
				qcom,bcms = <0x188>;
				phandle = <0x14b>;
			};

			slv-srvc-gemnoc {
				cell-id = <0x316>;
				label = "slv-srvc-gemnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14d>;
				phandle = <0x150>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x154>;
				qcom,bcms = <0x189>;
				phandle = <0x153>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x04>;
				qcom,bus-dev = <0x156>;
				qcom,bcms = <0x18a 0x18b>;
				phandle = <0x155>;
			};

			slv-qns2-mem-noc {
				cell-id = <0x304>;
				label = "slv-qns2-mem-noc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x158>;
				qcom,connections = <0x18c>;
				qcom,bcms = <0x15b>;
				phandle = <0x15a>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x158>;
				qcom,connections = <0x18d>;
				qcom,bcms = <0x18e>;
				phandle = <0x159>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x158>;
				phandle = <0x157>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				phandle = <0x162>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				qcom,connections = <0x18f>;
				qcom,bcms = <0x178>;
				phandle = <0x163>;
			};

			slv-qns-gemnoc-gc {
				cell-id = <0x2758>;
				label = "slv-qns-gemnoc-gc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				qcom,connections = <0x190>;
				qcom,bcms = <0x191>;
				phandle = <0x16b>;
			};

			slv-qns-gemnoc-sf {
				cell-id = <0x2759>;
				label = "slv-qns-gemnoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				qcom,connections = <0x192>;
				qcom,bcms = <0x193>;
				phandle = <0x15f>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x194>;
				phandle = <0x161>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x195>;
				phandle = <0x160>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				phandle = <0x15d>;
			};

			slv-xs-pcie-0 {
				cell-id = <0x299>;
				label = "slv-xs-pcie-0";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x196>;
				phandle = <0x166>;
			};

			slv-xs-pcie-1 {
				cell-id = <0x29a>;
				label = "slv-xs-pcie-1";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x196>;
				phandle = <0x167>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x197>;
				phandle = <0x164>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				phandle = <0x168>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x04>;
				qcom,bus-dev = <0x16f>;
				qcom,connections = <0x198>;
				qcom,bcms = <0x199>;
				phandle = <0x16e>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x04>;
				qcom,bus-dev = <0x171>;
				qcom,bcms = <0x19a 0x19b>;
				phandle = <0x170>;
			};

			slv-qns2-mem-noc_display {
				cell-id = <0x5022>;
				label = "slv-qns2-mem-noc_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x173>;
				qcom,connections = <0x19c>;
				qcom,bcms = <0x19d>;
				phandle = <0x175>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x173>;
				qcom,connections = <0x19e>;
				qcom,bcms = <0x19f>;
				phandle = <0x172>;
			};
		};

		qcom,pcie@1c00000 {
			compatible = "qcom,pci-msm";
			cell-index = <0x00>;
			reg = <0x1c00000 0x4000 0x1c06000 0x1000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000 0x60200000 0x100000 0x60300000 0x3d00000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf\0io\0bars";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x60200000 0x60200000 0x00 0x100000 0x2000000 0x00 0x60300000 0x60300000 0x00 0x3d00000>;
			interrupt-parent = <0x1a0>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x45 0x00 0x8c 0x00 0x00 0x00 0x00 0x01 0x45 0x00 0x95 0x00 0x00 0x00 0x00 0x02 0x45 0x00 0x96 0x00 0x00 0x00 0x00 0x03 0x45 0x00 0x97 0x00 0x00 0x00 0x00 0x04 0x45 0x00 0x98 0x00>;
			qcom,phy-sequence = <0x840 0x03 0x00 0x94 0x08 0x00 0x154 0x34 0x00 0x16c 0x08 0x00 0x58 0x0f 0x00 0xa4 0x42 0x00 0x110 0x24 0x00 0x11c 0x03 0x00 0x118 0xb4 0x00 0x10c 0x02 0x00 0x1bc 0x11 0x00 0xbc 0x82 0x00 0xd4 0x03 0x00 0xd0 0x55 0x00 0xcc 0x55 0x00 0xb0 0x1a 0x00 0xac 0x0a 0x00 0xc4 0x68 0x00 0xe0 0x02 0x00 0xdc 0xaa 0x00 0xd8 0xab 0x00 0xb8 0x34 0x00 0xb4 0x14 0x00 0x158 0x01 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b0 0x1e 0x00 0x1ac 0xb9 0x00 0x1b8 0x18 0x00 0x1b4 0x94 0x00 0x50 0x07 0x00 0x10 0x00 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0x29c 0x12 0x00 0x284 0x35 0x00 0x23c 0x11 0x00 0x51c 0x03 0x00 0x518 0x1c 0x00 0x524 0x1e 0x00 0x4e8 0x00 0x00 0x4ec 0x0e 0x00 0x4f0 0x4a 0x00 0x4f4 0x0f 0x00 0x5b4 0x04 0x00 0x434 0x7f 0x00 0x444 0x70 0x00 0x510 0x17 0x00 0x4d4 0x54 0x00 0x4d8 0x07 0x00 0x598 0xd4 0x00 0x59c 0x54 0x00 0x5a0 0xdb 0x00 0x5a4 0x3b 0x00 0x5a8 0x31 0x00 0x584 0x24 0x00 0x588 0xe4 0x00 0x58c 0xec 0x00 0x590 0x3b 0x00 0x594 0x36 0x00 0x570 0xff 0x00 0x574 0xff 0x00 0x578 0xff 0x00 0x57c 0x7f 0x00 0x580 0x66 0x00 0x4fc 0x00 0x00 0x4f8 0xc0 0x00 0x460 0x30 0x00 0x464 0xc0 0x00 0x5bc 0x0c 0x00 0x4dc 0x0d 0x00 0x408 0x0c 0x00 0x414 0x03 0x00 0x9a4 0x01 0x00 0xc90 0x00 0x00 0xc40 0x01 0x00 0xc48 0x01 0x00 0xc50 0x00 0x00 0xcbc 0x00 0x00 0xce0 0x58 0x00 0x48 0x90 0x00 0xc1c 0xc1 0x00 0x988 0x88 0x00 0x998 0x0b 0x00 0x8dc 0x0d 0x00 0x9ec 0x01 0x00 0x800 0x00 0x00 0x844 0x03 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x1a1 0x1a2 0x1a3>;
			perst-gpio = <0x38 0x23 0x00>;
			wake-gpio = <0x38 0x25 0x00>;
			gdsc-vdd-supply = <0x1a4>;
			vreg-1.8-supply = <0x2a>;
			vreg-0.9-supply = <0x2b>;
			vreg-cx-supply = <0x20>;
			qcom,vreg-1.8-voltage-level = <0x124f80 0x124f80 0x5dc0>;
			qcom,vreg-0.9-voltage-level = <0xd6d80 0xd6d80 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x81 0x00>;
			qcom,bw-scale = <0x41 0x124f800 0x41 0x124f800 0x101 0x5f5e100>;
			msi-parent = <0x1a5>;
			qcom,no-l0s-supported;
			qcom,ep-latency = <0x00>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,phy-status-offset = <0x814>;
			qcom,phy-status-bit = <0x06>;
			qcom,phy-power-down-offset = <0x840>;
			qcom,boot-option = <0x01>;
			linux,pci-domain = <0x00>;
			qcom,pcie-phy-ver = <0x83e>;
			qcom,use-19p2mhz-aux-clk;
			qcom,smmu-sid-base = <0x1d80>;
			iommu-map = <0x00 0x26 0x1d80 0x01 0x100 0x26 0x1d81 0x01 0x200 0x26 0x1d82 0x01 0x300 0x26 0x1d83 0x01 0x400 0x26 0x1d84 0x01 0x500 0x26 0x1d85 0x01 0x600 0x26 0x1d86 0x01 0x700 0x26 0x1d87 0x01 0x800 0x26 0x1d88 0x01 0x900 0x26 0x1d89 0x01 0xa00 0x26 0x1d8a 0x01 0xb00 0x26 0x1d8b 0x01 0xc00 0x26 0x1d8c 0x01 0xd00 0x26 0x1d8d 0x01 0xe00 0x26 0x1d8e 0x01 0xf00 0x26 0x1d8f 0x01>;
			qcom,msm-bus,name = "pcie0";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x00 0x00 0x2d 0x200 0x1f4 0x320>;
			clocks = <0x1b 0x37 0x25 0x00 0x1b 0x32 0x1b 0x34 0x1b 0x36 0x1b 0x38 0x1b 0x35 0x1b 0x39 0x1b 0x00 0x1b 0x30 0x1b 0x42>;
			clock-names = "pcie_0_pipe_clk\0pcie_0_ref_clk_src\0pcie_0_aux_clk\0pcie_0_cfg_ahb_clk\0pcie_0_mstr_axi_clk\0pcie_0_slv_axi_clk\0pcie_0_ldo\0pcie_0_slv_q2a_axi_clk\0pcie_tbu_clk\0pcie_phy_refgen_clk\0pcie_phy_aux_clk";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00>;
			resets = <0x1b 0x04 0x1b 0x05>;
			reset-names = "pcie_0_core_reset\0pcie_0_phy_reset";
			phandle = <0x1a0>;
			qcom,target-link-speed = <0x01>;
			l1ss-ltr-max-snoop-latency = <0x10031003>;
			l1ss-tpoweron = <0x69>;
			l1ss-ltr-l1p2-threshold = <0x40a0>;
			qcom,common-clk-en;
			qcom,clk-power-manage-en;
			qcom,core-preset = <0x77777777>;

			pcie_rc0 {
				#address-cells = <0x03>;
				#size-cells = <0x02>;
				reg = <0x00 0x00 0x00 0x00 0x00>;
				pci-ids = "17cb:0108";
				phandle = <0x4fe>;

				qcom,mhi@0 {
					reg = <0x00 0x00 0x00 0x00 0x00>;
					pci-ids = "17cb:0305\017cb:0306\017cb:0307\017cb:0308";
					qcom,smmu-cfg = <0x03>;
					qcom,msm-bus,name = "mhi";
					qcom,msm-bus,num-cases = <0x02>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x00 0x00 0x2d 0x200 0x47868c00 0x26be3680>;
					mhi,max-channels = <0x6f>;
					mhi,timeout = <0x7d0>;
					mhi,buffer-len = <0x8000>;
					phandle = <0x4ff>;

					mhi_channels {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						mhi_chan@0 {
							reg = <0x00>;
							label = "LOOPBACK";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@1 {
							reg = <0x01>;
							label = "LOOPBACK";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@2 {
							reg = <0x02>;
							label = "SAHARA";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x02>;
						};

						mhi_chan@3 {
							reg = <0x03>;
							label = "SAHARA";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x02>;
						};

						mhi_chan@4 {
							reg = <0x04>;
							label = "DIAG";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@5 {
							reg = <0x05>;
							label = "DIAG";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@8 {
							reg = <0x08>;
							label = "QDSS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@9 {
							reg = <0x09>;
							label = "QDSS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@10 {
							reg = <0x0a>;
							label = "EFS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@11 {
							reg = <0x0b>;
							label = "EFS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,wake-capable;
						};

						mhi_chan@14 {
							reg = <0x0e>;
							label = "QMI0";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@15 {
							reg = <0x0f>;
							label = "QMI0";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@16 {
							reg = <0x10>;
							label = "QMI1";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@17 {
							reg = <0x11>;
							label = "QMI1";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@18 {
							reg = <0x12>;
							label = "IP_CTRL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@19 {
							reg = <0x13>;
							label = "IP_CTRL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,auto-queue;
						};

						mhi_chan@20 {
							reg = <0x14>;
							label = "IPCR";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x01>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,auto-start;
						};

						mhi_chan@21 {
							reg = <0x15>;
							label = "IPCR";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,auto-queue;
							mhi,auto-start;
						};

						mhi_chan@22 {
							reg = <0x16>;
							label = "TF";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@23 {
							reg = <0x17>;
							label = "TF";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@25 {
							reg = <0x19>;
							label = "BL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x02>;
							mhi,auto-queue;
							mhi,auto-start;
						};

						mhi_chan@26 {
							reg = <0x1a>;
							label = "DCI";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@27 {
							reg = <0x1b>;
							label = "DCI";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@32 {
							reg = <0x20>;
							label = "DUN";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@33 {
							reg = <0x21>;
							label = "DUN";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@100 {
							reg = <0x64>;
							label = "IP_HW0";
							mhi,num-elements = <0x200>;
							mhi,event-ring = <0x05>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x01>;
							mhi,doorbell-mode = <0x03>;
							mhi,ee = <0x04>;
							mhi,db-mode-switch;
						};

						mhi_chan@101 {
							reg = <0x65>;
							label = "IP_HW0";
							mhi,num-elements = <0x200>;
							mhi,event-ring = <0x06>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x04>;
							mhi,doorbell-mode = <0x03>;
							mhi,ee = <0x04>;
						};

						mhi_chan@102 {
							reg = <0x66>;
							label = "IP_HW_ADPL";
							mhi,event-ring = <0x07>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
							mhi,offload-chan;
							mhi,lpm-notify;
						};

						mhi_chan@103 {
							reg = <0x67>;
							label = "IP_HW_QDSS";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x08>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@104 {
							reg = <0x68>;
							label = "IP_HW_OFFLOAD_0";
							mhi,event-ring = <0x05>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
							mhi,offload-chan;
						};

						mhi_chan@105 {
							reg = <0x69>;
							label = "IP_HW_OFFLOAD_0";
							mhi,event-ring = <0x06>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
							mhi,offload-chan;
							mhi,lpm-notify;
						};

						mhi_chan@107 {
							reg = <0x6b>;
							label = "IP_HW_MHIP_1";
							mhi,event-ring = <0x0b>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
							mhi,offload-chan;
						};

						mhi_chan@108 {
							reg = <0x6c>;
							label = "IP_HW_MHIP_1";
							mhi,event-ring = <0x0c>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
							mhi,offload-chan;
							mhi,lpm-notify;
						};

						mhi_chan@109 {
							reg = <0x6d>;
							label = "RMNET_CTL";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x0d>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x01>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@110 {
							reg = <0x6e>;
							label = "RMNET_CTL";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x0e>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};
					};

					mhi_events {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						mhi_event@0 {
							mhi,num-elements = <0x20>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x01>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
							mhi,data-type = <0x01>;
						};

						mhi_event@1 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x02>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@2 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x03>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@3 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x04>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@4 {
							mhi,num-elements = <0x40>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x00>;
							mhi,priority = <0x02>;
							mhi,brstmode = <0x02>;
							mhi,data-type = <0x03>;
						};

						mhi_event@5 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x05>;
							mhi,msi = <0x05>;
							mhi,chan = <0x64>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
							mhi,hw-ev;
						};

						mhi_event@6 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x05>;
							mhi,msi = <0x06>;
							mhi,chan = <0x65>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
							mhi,hw-ev;
							mhi,client-manage;
						};

						mhi_event@7 {
							mhi,num-elements = <0x00>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x07>;
							mhi,chan = <0x66>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
							mhi,hw-ev;
							mhi,client-manage;
							mhi,offload;
						};

						mhi_event@8 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x05>;
							mhi,msi = <0x08>;
							mhi,chan = <0x67>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
							mhi,hw-ev;
						};

						mhi_event@9 {
							mhi,num-elements = <0x00>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x09>;
							mhi,chan = <0x69>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
							mhi,hw-ev;
							mhi,client-manage;
							mhi,offload;
						};

						mhi_event@10 {
							mhi,num-elements = <0x00>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x0a>;
							mhi,chan = <0x6a>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
							mhi,hw-ev;
							mhi,client-manage;
							mhi,offload;
						};

						mhi_event@11 {
							mhi,num-elements = <0x00>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x0b>;
							mhi,chan = <0x6b>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
							mhi,hw-ev;
							mhi,client-manage;
							mhi,offload;
						};

						mhi_event@12 {
							mhi,num-elements = <0x00>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x0c>;
							mhi,chan = <0x6c>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
							mhi,hw-ev;
							mhi,client-manage;
							mhi,offload;
						};

						mhi_event@13 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x01>;
							mhi,msi = <0x0d>;
							mhi,chan = <0x6d>;
							mhi,priority = <0x00>;
							mhi,brstmode = <0x02>;
							mhi,hw-ev;
						};

						mhi_event@14 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x0e>;
							mhi,chan = <0x6e>;
							mhi,priority = <0x00>;
							mhi,brstmode = <0x02>;
							mhi,hw-ev;
						};
					};

					mhi_devices {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						mhi_rmnet@0 {
							reg = <0x00>;
							mhi,chan = "IP_HW0";
							mhi,interface-name = "rmnet_mhi";
							mhi,mru = <0x8000>;
							mhi,chan-skb;
							phandle = <0x500>;
						};

						mhi_rmnet@1 {
							reg = <0x01>;
							mhi,chan = "IP_HW0_RSC";
							mhi,mru = <0x8000>;
							mhi,rsc-parent = <0x1a6>;
						};
					};
				};
			};
		};

		qcom,pcie0_msi@17a00040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17a00040 0x00>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			phandle = <0x1a5>;
		};

		qcom,pcie@1c08000 {
			compatible = "qcom,pci-msm";
			cell-index = <0x01>;
			reg = <0x1c08000 0x4000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000 0x40200000 0x100000 0x40300000 0x1fd00000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf\0io\0bars";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x40200000 0x40200000 0x00 0x100000 0x2000000 0x00 0x40300000 0x40300000 0x00 0x1fd00000>;
			interrupt-parent = <0xf0>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x45 0x00 0x132 0x00 0x00 0x00 0x00 0x01 0x45 0x00 0x1b2 0x00 0x00 0x00 0x00 0x02 0x45 0x00 0x1b3 0x00 0x00 0x00 0x00 0x03 0x45 0x00 0x1b6 0x00 0x00 0x00 0x00 0x04 0x45 0x00 0x1b7 0x00>;
			qcom,phy-sequence = <0xa40 0x03 0x00 0x10 0x00 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0x48 0x90 0x00 0x58 0x0f 0x00 0x74 0x06 0x00 0x78 0x06 0x00 0x7c 0x16 0x00 0x80 0x16 0x00 0x84 0x36 0x00 0x88 0x36 0x00 0x94 0x08 0x00 0xa4 0x42 0x00 0xac 0x0a 0x00 0xb0 0x1a 0x00 0xb4 0x14 0x00 0xb8 0x34 0x00 0xbc 0x82 0x00 0xc4 0x68 0x00 0xcc 0x55 0x00 0xd0 0x55 0x00 0xd4 0x03 0x00 0xd8 0xab 0x00 0xdc 0xaa 0x00 0xe0 0x02 0x00 0x10c 0x02 0x00 0x110 0x24 0x00 0x118 0xb4 0x00 0x11c 0x03 0x00 0x154 0x34 0x00 0x158 0x01 0x00 0x16c 0x08 0x00 0x1ac 0xb9 0x00 0x1b0 0x1e 0x00 0x1b4 0x94 0x00 0x1b8 0x18 0x00 0x1bc 0x11 0x00 0x23c 0x11 0x00 0x284 0x35 0x00 0x29c 0x12 0x00 0x304 0x02 0x00 0x408 0x0c 0x00 0x414 0x03 0x00 0x434 0x7f 0x00 0x444 0x70 0x00 0x460 0x30 0x00 0x464 0x00 0x00 0x4d4 0x04 0x00 0x4d8 0x07 0x00 0x4dc 0x0d 0x00 0x4e8 0x00 0x00 0x4ec 0x0e 0x00 0x4f0 0x4a 0x00 0x4f4 0x0f 0x00 0x4f8 0xc0 0x00 0x4fc 0x00 0x00 0x510 0x17 0x00 0x518 0x1c 0x00 0x51c 0x03 0x00 0x524 0x1e 0x00 0x570 0xff 0x00 0x574 0xff 0x00 0x578 0xff 0x00 0x57c 0x7f 0x00 0x580 0x66 0x00 0x584 0x24 0x00 0x588 0xe4 0x00 0x58c 0xec 0x00 0x590 0x3b 0x00 0x594 0x36 0x00 0x598 0xd4 0x00 0x59c 0x54 0x00 0x5a0 0xdb 0x00 0x5a4 0x3b 0x00 0x5a8 0x31 0x00 0x5bc 0x0c 0x00 0x63c 0x11 0x00 0x684 0x35 0x00 0x69c 0x12 0x00 0x704 0x20 0x00 0x808 0x0c 0x00 0x814 0x03 0x00 0x834 0x7f 0x00 0x844 0x70 0x00 0x860 0x30 0x00 0x864 0x00 0x00 0x8d4 0x04 0x00 0x8d8 0x07 0x00 0x8dc 0x0d 0x00 0x8e8 0x00 0x00 0x8ec 0x0e 0x00 0x8f0 0x4a 0x00 0x8f4 0x0f 0x00 0x8f8 0xc0 0x00 0x8fc 0x00 0x00 0x910 0x17 0x00 0x918 0x1c 0x00 0x91c 0x03 0x00 0x924 0x1e 0x00 0x970 0xff 0x00 0x974 0xff 0x00 0x978 0xff 0x00 0x97c 0x7f 0x00 0x980 0x66 0x00 0x984 0x24 0x00 0x988 0xe4 0x00 0x98c 0xec 0x00 0x990 0x3b 0x00 0x994 0x36 0x00 0x998 0xd4 0x00 0x99c 0x54 0x00 0x9a0 0xdb 0x00 0x9a4 0x3b 0x00 0x9a8 0x31 0x00 0x9bc 0x0c 0x00 0xadc 0x05 0x00 0xb88 0x88 0x00 0xb98 0x0b 0x00 0xba4 0x01 0x00 0xbec 0x12 0x00 0xe0c 0x0d 0x00 0xe14 0x07 0x00 0xe1c 0xc1 0x00 0xe40 0x01 0x00 0xe48 0x01 0x00 0xe90 0x00 0x00 0xeb4 0x33 0x00 0xebc 0x00 0x00 0xee0 0x58 0x00 0xea4 0x0f 0x00 0xa00 0x00 0x00 0xa44 0x03 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x1a7 0x1a8 0x1a9>;
			perst-gpio = <0x38 0x66 0x00>;
			wake-gpio = <0x38 0x68 0x00>;
			gdsc-vdd-supply = <0x1aa>;
			vreg-1.8-supply = <0x2a>;
			vreg-0.9-supply = <0x2b>;
			vreg-cx-supply = <0x20>;
			qcom,vreg-1.8-voltage-level = <0x124f80 0x124f80 0x5dc0>;
			qcom,vreg-0.9-voltage-level = <0xd6d80 0xd6d80 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x101 0x00>;
			qcom,bw-scale = <0x41 0x124f800 0x41 0x124f800 0x101 0x5f5e100>;
			msi-parent = <0x1ab>;
			qcom,no-l0s-supported;
			qcom,ep-latency = <0x00>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,phy-status-offset = <0xa14>;
			qcom,phy-status-bit = <0x06>;
			qcom,phy-power-down-offset = <0xa40>;
			qcom,boot-option = <0x01>;
			linux,pci-domain = <0x01>;
			qcom,pcie-phy-ver = <0x83d>;
			qcom,use-19p2mhz-aux-clk;
			qcom,smmu-sid-base = <0x1e00>;
			iommu-map = <0x00 0x26 0x1e00 0x01 0x100 0x26 0x1e01 0x01 0x200 0x26 0x1e02 0x01 0x300 0x26 0x1e03 0x01 0x400 0x26 0x1e04 0x01 0x500 0x26 0x1e05 0x01 0x600 0x26 0x1e06 0x01 0x700 0x26 0x1e07 0x01 0x800 0x26 0x1e08 0x01 0x900 0x26 0x1e09 0x01 0xa00 0x26 0x1e0a 0x01 0xb00 0x26 0x1e0b 0x01 0xc00 0x26 0x1e0c 0x01 0xd00 0x26 0x1e0d 0x01 0xe00 0x26 0x1e0e 0x01 0xf00 0x26 0x1e0f 0x01>;
			qcom,msm-bus,name = "pcie1";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x00 0x00 0x64 0x200 0x1f4 0x320>;
			clocks = <0x1b 0x3f 0x25 0x00 0x1b 0x3a 0x1b 0x3c 0x1b 0x3e 0x1b 0x40 0x1b 0x3d 0x1b 0x41 0x1b 0x00 0x1b 0x31 0x1b 0x42>;
			clock-names = "pcie_1_pipe_clk\0pcie_1_ref_clk_src\0pcie_1_aux_clk\0pcie_1_cfg_ahb_clk\0pcie_1_mstr_axi_clk\0pcie_1_slv_axi_clk\0pcie_1_ldo\0pcie_1_slv_q2a_axi_clk\0pcie_tbu_clk\0pcie_phy_refgen_clk\0pcie_phy_aux_clk";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00>;
			resets = <0x1b 0x06 0x1b 0x07>;
			reset-names = "pcie_1_core_reset\0pcie_1_phy_reset";
			phandle = <0xf0>;
			qcom,core-preset = <0x77777777>;
			status = "disabled";

			pcie_rc1 {
				#address-cells = <0x03>;
				#size-cells = <0x02>;
				reg = <0x00 0x00 0x00 0x00 0x00>;
				pci-ids = "17cb:0108";
				phandle = <0x501>;

				qcom,mhi@0 {
					reg = <0x00 0x00 0x00 0x00 0x00>;
					pci-ids = "17cb:0305\017cb:0306\017cb:0307\017cb:0308";
					qcom,smmu-cfg = <0x03>;
					mhi,max-channels = <0x6f>;
					mhi,timeout = <0x7d0>;
					mhi,name = "esoc0";
					mhi,buffer-len = <0x8000>;
					phandle = <0x502>;
					mhi,fw-name = "debug.mbn";

					mhi_channels {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						mhi_chan@0 {
							reg = <0x00>;
							label = "LOOPBACK";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@1 {
							reg = <0x01>;
							label = "LOOPBACK";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@2 {
							reg = <0x02>;
							label = "SAHARA";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x02>;
						};

						mhi_chan@3 {
							reg = <0x03>;
							label = "SAHARA";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x02>;
						};

						mhi_chan@4 {
							reg = <0x04>;
							label = "DIAG";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@5 {
							reg = <0x05>;
							label = "DIAG";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@8 {
							reg = <0x08>;
							label = "QDSS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@9 {
							reg = <0x09>;
							label = "QDSS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@10 {
							reg = <0x0a>;
							label = "EFS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@11 {
							reg = <0x0b>;
							label = "EFS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,wake-capable;
						};

						mhi_chan@14 {
							reg = <0x0e>;
							label = "QMI0";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@15 {
							reg = <0x0f>;
							label = "QMI0";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@16 {
							reg = <0x10>;
							label = "QMI1";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@17 {
							reg = <0x11>;
							label = "QMI1";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@18 {
							reg = <0x12>;
							label = "IP_CTRL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@19 {
							reg = <0x13>;
							label = "IP_CTRL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,auto-queue;
						};

						mhi_chan@20 {
							reg = <0x14>;
							label = "IPCR";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x01>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,auto-start;
						};

						mhi_chan@21 {
							reg = <0x15>;
							label = "IPCR";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,auto-queue;
							mhi,auto-start;
						};

						mhi_chan@22 {
							reg = <0x16>;
							label = "TF";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@23 {
							reg = <0x17>;
							label = "TF";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@25 {
							reg = <0x19>;
							label = "BL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x02>;
							mhi,auto-queue;
							mhi,auto-start;
						};

						mhi_chan@26 {
							reg = <0x1a>;
							label = "DCI";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@27 {
							reg = <0x1b>;
							label = "DCI";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@32 {
							reg = <0x20>;
							label = "DUN";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@33 {
							reg = <0x21>;
							label = "DUN";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@100 {
							reg = <0x64>;
							label = "IP_HW0";
							mhi,num-elements = <0x200>;
							mhi,event-ring = <0x05>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x01>;
							mhi,doorbell-mode = <0x03>;
							mhi,ee = <0x04>;
							mhi,db-mode-switch;
						};

						mhi_chan@101 {
							reg = <0x65>;
							label = "IP_HW0";
							mhi,num-elements = <0x200>;
							mhi,event-ring = <0x06>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x04>;
							mhi,doorbell-mode = <0x03>;
							mhi,ee = <0x04>;
						};

						mhi_chan@102 {
							reg = <0x66>;
							label = "IP_HW_ADPL";
							mhi,event-ring = <0x07>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
							mhi,offload-chan;
							mhi,lpm-notify;
						};

						mhi_chan@103 {
							reg = <0x67>;
							label = "IP_HW_QDSS";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x08>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@104 {
							reg = <0x68>;
							label = "IP_HW_OFFLOAD_0";
							mhi,event-ring = <0x05>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
						};

						mhi_chan@105 {
							reg = <0x69>;
							label = "IP_HW_OFFLOAD_0";
							mhi,event-ring = <0x06>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
							mhi,offload-chan;
							mhi,lpm-notify;
						};

						mhi_chan@107 {
							reg = <0x6b>;
							label = "IP_HW_MHIP_1";
							mhi,event-ring = <0x0b>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
							mhi,offload-chan;
						};

						mhi_chan@108 {
							reg = <0x6c>;
							label = "IP_HW_MHIP_1";
							mhi,event-ring = <0x0c>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
							mhi,offload-chan;
							mhi,lpm-notify;
						};

						mhi_chan@109 {
							reg = <0x6d>;
							label = "RMNET_CTL";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x0d>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x01>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@110 {
							reg = <0x6e>;
							label = "RMNET_CTL";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x0e>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};
					};

					mhi_events {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						mhi_event@0 {
							mhi,num-elements = <0x20>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x01>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
							mhi,data-type = <0x01>;
						};

						mhi_event@1 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x02>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@2 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x03>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@3 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x04>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@4 {
							mhi,num-elements = <0x40>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x00>;
							mhi,priority = <0x02>;
							mhi,brstmode = <0x02>;
							mhi,data-type = <0x03>;
						};

						mhi_event@5 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x05>;
							mhi,msi = <0x05>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
						};

						mhi_event@6 {
							mhi,num-elements = <0x800>;
							mhi,intmod = <0x05>;
							mhi,msi = <0x06>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
						};

						mhi_event@7 {
							mhi,num-elements = <0x00>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x07>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
						};

						mhi_event@8 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x05>;
							mhi,msi = <0x08>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@9 {
							mhi,num-elements = <0x00>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x09>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
						};

						mhi_event@10 {
							mhi,num-elements = <0x00>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x0a>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
						};

						mhi_event@11 {
							mhi,num-elements = <0x00>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x0b>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
						};

						mhi_event@12 {
							mhi,num-elements = <0x00>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x0c>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
						};

						mhi_event@13 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x01>;
							mhi,msi = <0x0d>;
							mhi,priority = <0x00>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@14 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x00>;
							mhi,msi = <0x0e>;
							mhi,priority = <0x00>;
							mhi,brstmode = <0x02>;
						};
					};

					mhi_devices {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						mhi_rmnet@0 {
							reg = <0x00>;
							mhi,chan = "IP_HW0";
							mhi,interface-name = "rmnet_mhi";
							mhi,mru = <0x8000>;
							mhi,chan-skb;
							mhi,rsc-child = <0x1ac>;
							phandle = <0x1a6>;
						};

						mhi_rmnet@1 {
							reg = <0x01>;
							mhi,chan = "IP_HW0_RSC";
							mhi,mru = <0x8000>;
							mhi,rsc-parent = <0x1a6>;
							phandle = <0x1ac>;
						};

						mhi_qrtr {
							mhi,chan = "IPCR";
							mhi,early-notify;
						};
					};
				};
			};
		};

		qcom,pcie1_msi@17a00040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17a00040 0x00>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x320 0x01 0x00 0x321 0x01 0x00 0x322 0x01 0x00 0x323 0x01 0x00 0x324 0x01 0x00 0x325 0x01 0x00 0x326 0x01 0x00 0x327 0x01 0x00 0x328 0x01 0x00 0x329 0x01 0x00 0x32a 0x01 0x00 0x32b 0x01 0x00 0x32c 0x01 0x00 0x32d 0x01 0x00 0x32e 0x01 0x00 0x32f 0x01 0x00 0x330 0x01 0x00 0x331 0x01 0x00 0x332 0x01 0x00 0x333 0x01 0x00 0x334 0x01 0x00 0x335 0x01 0x00 0x336 0x01 0x00 0x337 0x01 0x00 0x338 0x01 0x00 0x339 0x01 0x00 0x33a 0x01 0x00 0x33b 0x01 0x00 0x33c 0x01 0x00 0x33d 0x01 0x00 0x33e 0x01 0x00 0x33f 0x01>;
			phandle = <0x1ab>;
		};

		qcom,pcie1_edma@40002000 {
			compatible = "qcom,pci-edma";
			#dma-cells = <0x02>;
			reg = <0x40002000 0x2000>;
			interrupt-parent = <0x45>;
			interrupts = <0x00 0x56 0x04>;
			interrupt-names = "pci-edma-int";
			phandle = <0x1b1>;
		};

		qcom,pcie@40004000 {
			compatible = "qcom,pcie-ep";
			reg = <0x40004000 0x1000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40002000 0x2000 0x1c08000 0x3000 0x1c0e000 0x2000 0x1c0b000 0x1000>;
			reg-names = "msi\0dm_core\0elbi\0iatu\0edma\0parf\0phy\0mmio";
			#address-cells = <0x00>;
			interrupt-parent = <0x1ad>;
			interrupts = <0x00>;
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x00 0x45 0x00 0x132 0x00>;
			interrupt-names = "int_global";
			pinctrl-names = "default";
			pinctrl-0 = <0x1ae 0x1af 0x1b0>;
			clkreq-gpio = <0x38 0x67 0x00>;
			perst-gpio = <0x38 0x66 0x00>;
			wake-gpio = <0x38 0x68 0x00>;
			gdsc-vdd-supply = <0x1aa>;
			vreg-1.8-supply = <0x2a>;
			vreg-0.9-supply = <0x2b>;
			vreg-cx-supply = <0x20>;
			qcom,vreg-1.8-voltage-level = <0x124f80 0x124f80 0x5dc0>;
			qcom,vreg-0.9-voltage-level = <0xd6d80 0xd6d80 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x101 0x00>;
			clocks = <0x1b 0x3f 0x1b 0x3c 0x1b 0x3e 0x1b 0x40 0x1b 0x3a 0x1b 0x3d 0x1b 0x42 0x1b 0x41>;
			clock-names = "pcie_pipe_clk\0pcie_cfg_ahb_clk\0pcie_mstr_axi_clk\0pcie_slv_axi_clk\0pcie_aux_clk\0pcie_ldo\0pcie_sleep_clk\0pcie_slv_q2a_axi_clk";
			resets = <0x1b 0x06 0x1b 0x07>;
			reset-names = "pcie_core_reset\0pcie_phy_reset";
			qcom,msm-bus,name = "pcie-ep";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x00 0x00 0x64 0x200 0x1f4 0x320>;
			qcom,pcie-link-speed = <0x03>;
			qcom,pcie-phy-ver = <0x06>;
			qcom,pcie-aggregated-irq;
			qcom,pcie-mhi-a7-irq;
			qcom,phy-status-reg = <0xa14>;
			qcom,tcsr-not-supported;
			qcom,phy-init = <0xa40 0x01 0x00 0x01 0x94 0x00 0x00 0x01 0x0c 0x02 0x00 0x01 0x4c 0x07 0x00 0x01 0x50 0x07 0x00 0x01 0x58 0x0f 0x00 0x01 0x74 0x36 0x00 0x01 0x78 0x36 0x00 0x01 0x7c 0x12 0x00 0x01 0x80 0x12 0x00 0x01 0x84 0x00 0x00 0x01 0x88 0x00 0x00 0x01 0xa4 0x42 0x00 0x01 0xac 0xff 0x00 0x01 0xb0 0x04 0x00 0x01 0xb4 0xff 0x00 0x01 0xb8 0x09 0x00 0x01 0xbc 0x19 0x00 0x01 0xc4 0x14 0x00 0x01 0xec 0xfb 0x00 0x01 0xf0 0x01 0x00 0x01 0xf4 0xfb 0x00 0x01 0xf8 0x01 0x00 0x01 0x10c 0x02 0x00 0x01 0x110 0x24 0x00 0x01 0x118 0xb4 0x00 0x01 0x11c 0x03 0x00 0x01 0x158 0x01 0x00 0x01 0x16c 0x08 0x00 0x01 0x1ac 0x56 0x00 0x01 0x1b0 0x1d 0x00 0x01 0x1b4 0x78 0x00 0x01 0x1b8 0x17 0x00 0x01 0x154 0x31 0x00 0x01 0x1bc 0x11 0x00 0x01 0x284 0x05 0x00 0x01 0x29c 0x12 0x00 0x01 0x414 0x04 0x00 0x01 0x434 0x7f 0x00 0x01 0x444 0x70 0x00 0x01 0x4d8 0x01 0x00 0x01 0x4ec 0x0e 0x00 0x01 0x4f0 0x4a 0x00 0x01 0x4f4 0x0f 0x00 0x01 0x4f8 0xc0 0x00 0x01 0x4fc 0x00 0x00 0x01 0x510 0x17 0x00 0x01 0x518 0x1c 0x00 0x01 0x51c 0x03 0x00 0x01 0x524 0x14 0x00 0x01 0x5b4 0x04 0x00 0x01 0x570 0xbd 0x00 0x01 0x574 0xbd 0x00 0x01 0x578 0x7f 0x00 0x01 0x57c 0xdb 0x00 0x01 0x580 0x76 0x00 0x01 0x584 0x24 0x00 0x01 0x588 0xe4 0x00 0x01 0x58c 0xec 0x00 0x01 0x590 0x39 0x00 0x01 0x594 0x37 0x00 0x01 0x598 0xd4 0x00 0x01 0x59c 0x54 0x00 0x01 0x5a0 0xdb 0x00 0x01 0x5a4 0x39 0x00 0x01 0x5a8 0x31 0x00 0x01 0x684 0x05 0x00 0x01 0x69c 0x12 0x00 0x01 0x814 0x04 0x00 0x01 0x834 0x7f 0x00 0x01 0x844 0x70 0x00 0x01 0x8d8 0x01 0x00 0x01 0x8ec 0x0e 0x00 0x01 0x8f0 0x4a 0x00 0x01 0x8f4 0x0f 0x00 0x01 0x8f8 0xc0 0x00 0x01 0x8fc 0x00 0x00 0x01 0x910 0x17 0x00 0x01 0x918 0x1c 0x00 0x01 0x91c 0x03 0x00 0x01 0x924 0x14 0x00 0x01 0x9b4 0x04 0x00 0x01 0x970 0xbd 0x00 0x01 0x974 0xbd 0x00 0x01 0x978 0x7f 0x00 0x01 0x97c 0xdb 0x00 0x01 0x980 0x76 0x00 0x01 0x984 0x24 0x00 0x01 0x988 0xe4 0x00 0x01 0x98c 0xec 0x00 0x01 0x990 0x39 0x00 0x01 0x994 0x37 0x00 0x01 0x998 0xd4 0x00 0x01 0x99c 0x54 0x00 0x01 0x9a0 0xdb 0x00 0x01 0x9a4 0x39 0x00 0x01 0x9a8 0x31 0x00 0x01 0xa98 0x01 0x00 0x01 0xabc 0x56 0x00 0x01 0xadc 0x0d 0x00 0x01 0xb88 0xaa 0x00 0x01 0xba4 0x01 0x00 0x01 0xe0c 0x04 0x00 0x01 0xe14 0x07 0x00 0x01 0xe40 0x01 0x00 0x01 0xe48 0x01 0x00 0x01 0xe78 0x50 0x00 0x01 0xea0 0x11 0x00 0x01 0xebc 0x00 0x00 0x01 0xee0 0x58 0x00 0x01 0xa00 0x00 0x00 0x01 0xa44 0x03 0x00 0x01>;
			edma-parent = <0x1b1>;
			iommus = <0x26 0x1e00 0x00>;
			qcom,pcie-edma;
			status = "disabled";
			phandle = <0x1ad>;
		};

		mhi_dev@1c0b000 {
			compatible = "qcom,msm-mhi-dev";
			reg = <0x1c0b000 0x1000>;
			reg-names = "mhi_mmio_base";
			qcom,mhi-ep-msi = <0x00>;
			qcom,mhi-version = <0x1000000>;
			qcom,use-pcie-edma;
			dmas = <0x1b1 0x00 0x00 0x1b1 0x01 0x00>;
			dma-names = "tx\0rx";
			interrupts = <0x00 0x1b8 0x00>;
			interrupt-names = "mhi-device-inta";
			qcom,mhi-ifc-id = <0x10817cb>;
			qcom,mhi-interrupt;
			status = "disabled";
			phandle = <0x503>;
		};

		qcom,smp2p-modem@1799000c {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupts = <0x00 0x1c3 0x01>;
			qcom,ipc = <0x1b2 0x00 0x0e>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x7a>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x79>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xe5>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xe6>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xef>;
			};
		};

		qcom,smp2p-adsp@1799000c {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupts = <0x00 0x9e 0x01>;
			qcom,ipc = <0x1b2 0x00 0x0a>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x7d>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x7c>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2e>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x2f>;
			};
		};

		qcom,smp2p-dsps@1799000c {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1e1 0x1ae>;
			interrupts = <0x00 0xac 0x01>;
			qcom,ipc = <0x1b2 0x00 0x1a>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x03>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x81>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x80>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xba>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xbb>;
			};
		};

		qcom,smp2p-cdsp@1799000c {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupts = <0x00 0x240 0x01>;
			qcom,ipc = <0x1b2 0x00 0x06>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x05>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x86>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x85>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x30>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x31>;
			};

			qcom,smp2p-qvrexternal5-out {
				qcom,entry-name = "qvrexternal";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x43>;
			};
		};

		replicator@6046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x504>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b3>;
						phandle = <0x1c8>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1b4>;
						phandle = <0x1b7>;
					};
				};

				port@2 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b5>;
						phandle = <0x1c9>;
					};
				};
			};
		};

		replicator@604A000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x604a000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss1";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x505>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1b6>;
						phandle = <0x1c0>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b7>;
						phandle = <0x1b4>;
					};
				};
			};
		};

		replicator@6b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-swao";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x506>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1b8>;
						phandle = <0x229>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b9>;
						phandle = <0x1d7>;
					};
				};

				port@2 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ba>;
						phandle = <0x1bc>;
					};
				};
			};
		};

		tmc@6b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf-swao";
			coresight-csr = <0x1bb>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x507>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1bc>;
						phandle = <0x1ba>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1bd>;
						phandle = <0x1be>;
					};
				};
			};
		};

		funnel@0x6b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6b08000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-swao";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x508>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1be>;
						phandle = <0x1bd>;
					};
				};

				port@1 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1bf>;
						phandle = <0x22c>;
					};
				};

				port@2 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c0>;
						phandle = <0x1b6>;
					};
				};

				port@3 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c1>;
						phandle = <0x1c2>;
					};
				};
			};
		};

		tpda@6b01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6b01000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-swao";
			qcom,tpda-atid = <0x47>;
			qcom,dsb-elem-size = <0x01 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x509>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1c2>;
						phandle = <0x1c1>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c3>;
						phandle = <0x1c5>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c4>;
						phandle = <0x1c6>;
					};
				};
			};
		};

		tpdm@6b02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b02000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-0";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x50a>;

			port {

				endpoint {
					remote-endpoint = <0x1c5>;
					phandle = <0x1c3>;
				};
			};
		};

		tpdm@6b03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b03000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x50b>;

			port {

				endpoint {
					remote-endpoint = <0x1c6>;
					phandle = <0x1c4>;
				};
			};
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base\0bam-base";
			iommus = <0x26 0x5e0 0x00 0x26 0x4a0 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			arm,buffer-size = <0x400000>;
			coresight-name = "coresight-tmc-etr";
			coresight-ctis = <0x1c7 0x1c7>;
			coresight-csr = <0x1bb>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			interrupts = <0x00 0x10e 0x01>;
			interrupt-names = "byte-cntr-irq";
			phandle = <0x50c>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x1c8>;
					phandle = <0x1b3>;
				};
			};
		};

		tmc@6047000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6047000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-ctis = <0x1c7 0x1c7>;
			coresight-csr = <0x1bb>;
			arm,default-sink;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x50d>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1c9>;
						phandle = <0x1b5>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ca>;
						phandle = <0x1cb>;
					};
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x50e>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1cb>;
						phandle = <0x1ca>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1cc>;
						phandle = <0x1d0>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1cd>;
						phandle = <0x1d4>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ce>;
						phandle = <0x1d9>;
					};
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000 0x7820f0 0x04>;
			reg-names = "stm-base\0stm-stimulus-base\0stm-debug-status";
			coresight-name = "coresight-stm";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x50f>;

			port {

				endpoint {
					remote-endpoint = <0x1cf>;
					phandle = <0x1d3>;
				};
			};
		};

		hwevent@0x091866F0 {
			compatible = "qcom,coresight-hwevent";
			reg = <0x91866f0 0x04 0x91966f0 0x04 0x9186038 0x04 0x9196038 0x04 0x17e00034 0x04 0x18200050 0x80 0x2c8d050 0x80 0xaf20050 0x80>;
			reg-names = "ddr-ch0-cfg\0ddr-ch23-cfg\0ddr-ch0-ctrl\0ddr-ch23-ctrl\0apss-testbus-mux-cfg\0apss-rsc-hwevent-mux0-select\0gpu-rsc-hwevent-mux0-select\0sde-rsc-hwevent-mux0-select";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0x1bb>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x510>;
		};

		csr@0x6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x01>;
			phandle = <0x1bb>;
		};

		csr@6b0e000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6b0e000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x01>;
			phandle = <0x511>;
		};

		funnel@0x6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x512>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1d0>;
						phandle = <0x1cc>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d1>;
						phandle = <0x1ff>;
					};
				};

				port@2 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d2>;
						phandle = <0x223>;
					};
				};

				port@3 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d3>;
						phandle = <0x1cf>;
					};
				};
			};
		};

		funnel@0x6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x513>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1d4>;
						phandle = <0x1cd>;
					};
				};

				port@1 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d5>;
						phandle = <0x1f7>;
					};
				};

				port@2 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d6>;
						phandle = <0x22a>;
					};
				};

				port@3 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d7>;
						phandle = <0x1b9>;
					};
				};

				port@4 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d8>;
						phandle = <0x1fa>;
					};
				};
			};
		};

		funnel@0x6043000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6043000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in2";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x514>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1d9>;
						phandle = <0x1ce>;
					};
				};

				port@1 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1da>;
						phandle = <0x22d>;
					};
				};

				port@2 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1db>;
						phandle = <0x1dd>;
					};
				};

				port@3 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1dc>;
						phandle = <0x1eb>;
					};
				};
			};
		};

		funnel@0x6943000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6943000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gfx";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x515>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1dd>;
						phandle = <0x1db>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1de>;
						phandle = <0x30c>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1df>;
						phandle = <0x30d>;
					};
				};
			};
		};

		tpda@6004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0x0a 0x20 0x0d 0x20>;
			qcom,tc-elem-size = <0x0d 0x20>;
			qcom,dsb-elem-size = <0x00 0x20 0x02 0x20 0x03 0x20 0x05 0x20 0x06 0x20 0x0a 0x20 0x0b 0x20 0x0d 0x20>;
			qcom,cmb-elem-size = <0x03 0x40 0x07 0x40 0x0a 0x40 0x0d 0x40>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x516>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1e0>;
						phandle = <0x224>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e1>;
						phandle = <0x210>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e2>;
						phandle = <0x212>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e3>;
						phandle = <0x1f3>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e4>;
						phandle = <0x1ee>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e5>;
						phandle = <0x215>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e6>;
						phandle = <0x21a>;
					};
				};

				port@7 {
					reg = <0x08>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e7>;
						phandle = <0x21e>;
					};
				};

				port@8 {
					reg = <0x0a>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e8>;
						phandle = <0x1fe>;
					};
				};

				port@9 {
					reg = <0x0d>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e9>;
						phandle = <0x21d>;
					};
				};

				port@10 {
					reg = <0x0e>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ea>;
						phandle = <0x222>;
					};
				};
			};
		};

		tpda@6832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x517>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1eb>;
						phandle = <0x1dc>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ec>;
						phandle = <0x1ed>;
					};
				};
			};
		};

		tpdm@6830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x518>;

			port {

				endpoint {
					remote-endpoint = <0x1ed>;
					phandle = <0x1ec>;
				};
			};
		};

		funnel@6846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x519>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1ee>;
						phandle = <0x1e4>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ef>;
						phandle = <0x1f2>;
					};
				};
			};
		};

		funnel_1@6846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6867020 0x10 0x6846000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-lpass-1";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x51a>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1f0>;
						phandle = <0x225>;
					};
				};

				port@1 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f1>;
						phandle = <0x22b>;
					};
				};
			};
		};

		tpdm@6844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x51b>;

			port {

				endpoint {
					remote-endpoint = <0x1f2>;
					phandle = <0x1ef>;
				};
			};
		};

		tpdm@6c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-center";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x51c>;

			port {

				endpoint {
					remote-endpoint = <0x1f3>;
					phandle = <0x1e3>;
				};
			};
		};

		tpdm@6ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6ac0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-north";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x51d>;

			port {

				endpoint {
					remote-endpoint = <0x1f4>;
					phandle = <0x1f6>;
				};
			};
		};

		tpda@6ac1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6ac1000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl-north";
			qcom,tpda-atid = <0x61>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x51e>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1f5>;
						phandle = <0x1fb>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f6>;
						phandle = <0x1f4>;
					};
				};
			};
		};

		funnel@69c2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x69c2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-south";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x51f>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1f7>;
						phandle = <0x1d5>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f8>;
						phandle = <0x1f9>;
					};
				};
			};
		};

		tpdm@69c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69c0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-south";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x520>;

			port {

				endpoint {
					remote-endpoint = <0x1f9>;
					phandle = <0x1f8>;
				};
			};
		};

		funnel@6ac2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6ac2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-north";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x521>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1fa>;
						phandle = <0x1d8>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fb>;
						phandle = <0x1f5>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fc>;
						phandle = <0x1fd>;
					};
				};
			};
		};

		tpdm@699c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			qcom,dummy-source;
			phandle = <0x522>;

			port {

				endpoint {
					remote-endpoint = <0x1fd>;
					phandle = <0x1fc>;
				};
			};
		};

		tpdm@684c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x523>;

			port {

				endpoint {
					remote-endpoint = <0x1fe>;
					phandle = <0x1e8>;
				};
			};
		};

		funnel@6883000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6883000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-spss";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x524>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1ff>;
						phandle = <0x1d1>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x200>;
						phandle = <0x202>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x201>;
						phandle = <0x205>;
					};
				};
			};
		};

		tpda@6882000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6882000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-spss";
			qcom,tpda-atid = <0x46>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x525>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x202>;
						phandle = <0x200>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x203>;
						phandle = <0x204>;
					};
				};
			};
		};

		tpdm@6880000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6880000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-spss";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x526>;

			port {

				endpoint {
					remote-endpoint = <0x204>;
					phandle = <0x203>;
				};
			};
		};

		spss_etm0 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-spss-etm0";
			qcom,dummy-source;

			port {

				endpoint {
					remote-endpoint = <0x205>;
					phandle = <0x201>;
				};
			};
		};

		tpdm@69d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x527>;

			port {

				endpoint {
					remote-endpoint = <0x206>;
					phandle = <0x211>;
				};
			};
		};

		tpda@7862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7862000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x00 0x20>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x528>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x207>;
						phandle = <0x232>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x208>;
						phandle = <0x209>;
					};
				};
			};
		};

		tpdm@7860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x529>;

			port {

				endpoint {
					remote-endpoint = <0x209>;
					phandle = <0x208>;
				};
			};
		};

		tpda@78c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78c0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-silver";
			qcom,tpda-atid = <0x48>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x52a>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x20a>;
						phandle = <0x230>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20b>;
						phandle = <0x20c>;
					};
				};
			};
		};

		tpdm@78a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x52b>;

			port {

				endpoint {
					remote-endpoint = <0x20c>;
					phandle = <0x20b>;
				};
			};
		};

		tpda@78d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78d0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-gold";
			qcom,tpda-atid = <0x49>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x52c>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x20d>;
						phandle = <0x231>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20e>;
						phandle = <0x20f>;
					};
				};
			};
		};

		tpdm@78b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x52d>;

			port {

				endpoint {
					remote-endpoint = <0x20f>;
					phandle = <0x20e>;
				};
			};
		};

		funnel@6c0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6c0b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-mm";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x52e>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x210>;
						phandle = <0x1e1>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x211>;
						phandle = <0x206>;
					};
				};
			};
		};

		funnel_1@6c0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6867000 0x10 0x6c0b000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-dl-mm1";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x52f>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x212>;
						phandle = <0x1e2>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x213>;
						phandle = <0x214>;
					};
				};
			};
		};

		tpdm@6c08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mm";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x530>;

			port {

				endpoint {
					remote-endpoint = <0x214>;
					phandle = <0x213>;
				};
			};
		};

		funnel@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6861000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x531>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x215>;
						phandle = <0x1e5>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x216>;
						phandle = <0x219>;
					};
				};
			};
		};

		funnel_1@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6867010 0x10 0x6861000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-turing-1";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x532>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x217>;
						phandle = <0x226>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x218>;
						phandle = <0x228>;
					};
				};
			};
		};

		tpdm@6860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x533>;

			port {

				endpoint {
					remote-endpoint = <0x219>;
					phandle = <0x216>;
				};
			};
		};

		funnel@6a05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6a05000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-0";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x534>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x21a>;
						phandle = <0x1e6>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x21b>;
						phandle = <0x21c>;
					};
				};
			};
		};

		tpdm@6A00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6a00000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x535>;

			port {

				endpoint {
					remote-endpoint = <0x21c>;
					phandle = <0x21b>;
				};
			};
		};

		tpdm@6850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x536>;

			port {

				endpoint {
					remote-endpoint = <0x21d>;
					phandle = <0x1e9>;
				};
			};
		};

		tpdm@6840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x537>;

			port {

				endpoint {
					remote-endpoint = <0x21e>;
					phandle = <0x1e7>;
				};
			};
		};

		tpda@7832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-olc";
			qcom,tpda-atid = <0x45>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x538>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x21f>;
						phandle = <0x22f>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x220>;
						phandle = <0x221>;
					};
				};
			};
		};

		tpdm@7830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-olc";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x539>;

			port {

				endpoint {
					remote-endpoint = <0x221>;
					phandle = <0x220>;
				};
			};
		};

		tpdm@6980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-npu";
			clocks = <0x44 0x00 0x1b 0x2f 0x1b 0x2a 0x71 0x08 0x71 0x09 0x71 0x0a 0x71 0x0b 0x71 0x0c>;
			clock-names = "apb_pclk\0gcc_npu_trig_clk\0gcc_npu_at_clk\0npu_core_apb_clk\0npu_core_atb_clk\0npu_core_clk\0npu_core_clk_src\0npu_core_cti_clk";
			qcom,tpdm-clks = "gcc_npu_trig_clk\0gcc_npu_at_clk\0npu_core_apb_clk\0npu_core_atb_clk\0npu_core_clk\0npu_core_clk_src\0npu_core_cti_clk";
			vdd-supply = <0x6a>;
			vdd_cx-supply = <0x20>;
			qcom,tpdm-regs = "vdd\0vdd_cx";
			phandle = <0x53a>;

			port {

				endpoint {
					remote-endpoint = <0x222>;
					phandle = <0x1ea>;
				};
			};
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x53b>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x223>;
						phandle = <0x1d2>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x224>;
						phandle = <0x1e0>;
					};
				};

				port@2 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x225>;
						phandle = <0x1f0>;
					};
				};

				port@3 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x226>;
						phandle = <0x217>;
					};
				};
			};
		};

		cti@78e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x53c>;
		};

		cti@78f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x53d>;
		};

		cti@7900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x53e>;
		};

		cti@6a02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x53f>;
		};

		cti@6a03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x540>;
		};

		cti@6a10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a10000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x541>;
		};

		cti@6a11000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a11000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x542>;
		};

		cti@6c09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c09000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti0";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x543>;
		};

		cti@6c0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c0a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti1";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x544>;
		};

		cti@6c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c29000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti0";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x545>;
		};

		cti@6c2a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti1";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x546>;
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x1c7>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x547>;
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			qcom,cti-gpio-trigout = <0x04>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x227>;
			phandle = <0x548>;
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x549>;
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x54a>;
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x54b>;
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x54c>;
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x54d>;
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x54e>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x54f>;
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x550>;
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x551>;
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x552>;
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x553>;
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x554>;
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x555>;
		};

		cti@7020000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x13>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x556>;
		};

		cti@7120000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x14>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x557>;
		};

		cti@7220000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x15>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x558>;
		};

		cti@7320000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x16>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x559>;
		};

		cti@7420000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x17>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x55a>;
		};

		cti@7520000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x18>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x55b>;
		};

		cti@7620000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x19>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x55c>;
		};

		cti@7720000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x1a>;
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x55d>;
		};

		cti@6b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b04000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti0";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x55e>;
		};

		tgu@6b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b999>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x04>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x55f>;
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0x0d>;

			port {

				endpoint {
					remote-endpoint = <0x228>;
					phandle = <0x218>;
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x560>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x229>;
					phandle = <0x1b8>;
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;

			port {

				endpoint {
					remote-endpoint = <0x22a>;
					phandle = <0x1d6>;
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;

			port {

				endpoint {
					remote-endpoint = <0x22b>;
					phandle = <0x1f1>;
				};
			};
		};

		ssc_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-ssc-etm0";
			qcom,inst-id = <0x08>;

			port {

				endpoint {
					remote-endpoint = <0x22c>;
					phandle = <0x1bf>;
				};
			};
		};

		funnel@7810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merg";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x561>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x22d>;
						phandle = <0x1da>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22e>;
						phandle = <0x23b>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22f>;
						phandle = <0x21f>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x230>;
						phandle = <0x20a>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x231>;
						phandle = <0x20d>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x232>;
						phandle = <0x207>;
					};
				};
			};
		};

		etm@7040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7040000 0x1000>;
			cpu = <0x13>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm0";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x562>;

			port {

				endpoint {
					remote-endpoint = <0x233>;
					phandle = <0x23c>;
				};
			};
		};

		etm@7140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7140000 0x1000>;
			cpu = <0x14>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm1";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x563>;

			port {

				endpoint {
					remote-endpoint = <0x234>;
					phandle = <0x23d>;
				};
			};
		};

		etm@7240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7240000 0x1000>;
			cpu = <0x15>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm2";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x564>;

			port {

				endpoint {
					remote-endpoint = <0x235>;
					phandle = <0x23e>;
				};
			};
		};

		etm@7340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7340000 0x1000>;
			cpu = <0x16>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm3";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x565>;

			port {

				endpoint {
					remote-endpoint = <0x236>;
					phandle = <0x23f>;
				};
			};
		};

		etm@7440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7440000 0x1000>;
			cpu = <0x17>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm4";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x566>;

			port {

				endpoint {
					remote-endpoint = <0x237>;
					phandle = <0x240>;
				};
			};
		};

		etm@7540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7540000 0x1000>;
			cpu = <0x18>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm5";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x567>;

			port {

				endpoint {
					remote-endpoint = <0x238>;
					phandle = <0x241>;
				};
			};
		};

		etm@7640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7640000 0x1000>;
			cpu = <0x19>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm6";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x568>;

			port {

				endpoint {
					remote-endpoint = <0x239>;
					phandle = <0x242>;
				};
			};
		};

		etm@7740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7740000 0x1000>;
			cpu = <0x1a>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm7";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x569>;

			port {

				endpoint {
					remote-endpoint = <0x23a>;
					phandle = <0x243>;
				};
			};
		};

		funnel@7800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x44 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x56a>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x23b>;
						phandle = <0x22e>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23c>;
						phandle = <0x233>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23d>;
						phandle = <0x234>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23e>;
						phandle = <0x235>;
					};
				};

				port@4 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23f>;
						phandle = <0x236>;
					};
				};

				port@5 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x240>;
						phandle = <0x237>;
					};
				};

				port@6 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x241>;
						phandle = <0x238>;
					};
				};

				port@7 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x242>;
						phandle = <0x239>;
					};
				};

				port@8 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x243>;
						phandle = <0x23a>;
					};
				};
			};
		};

		apps-smmu@0x15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x41 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04>;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
			qcom,actlr = <0x800 0x7ff 0x103 0x2000 0x3ff 0x103 0x1480 0x03 0x303 0x1484 0x01 0x303 0x1080 0x03 0x303 0x1084 0x01 0x303>;
			phandle = <0x26>;

			anoc_1_tbu@0x15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15185000 0x1000 0x15182200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x244>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x56b>;
			};

			anoc_2_tbu@0x15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15189000 0x1000 0x15182208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x245>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x56c>;
			};

			mnoc_hf_1_tbu@0x15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15191000 0x1000 0x15182218 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x246>;
				qcom,msm-bus,name = "mnoc_hf_1_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x00 0x00 0x16 0x305 0x00 0x3e8>;
				phandle = <0x56d>;
			};

			compute_dsp_0_tbu@0x15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15199000 0x1000 0x15182228 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x00 0x00 0x9a 0x2756 0x00 0x3e8>;
				phandle = <0x56e>;
			};

			mnoc_hf_0_tbu@0x1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1518d000 0x1000 0x15182210 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x247>;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x00 0x00 0x16 0x305 0x00 0x3e8>;
				phandle = <0x56f>;
			};

			compute_dsp_1_tbu@0x15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15195000 0x1000 0x15182220 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x00 0x00 0x9a 0x2756 0x00 0x3e8>;
				phandle = <0x570>;
			};

			adsp_tbu@0x1519d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1519d000 0x1000 0x15182230 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x248>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x571>;
			};

			anoc_1_pcie_tbu@0x151a1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a1000 0x1000 0x15182238 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1c00 0x400>;
				qcom,opt-out-tbu-halting;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x249>;
				clock-names = "gcc_aggre_noc_pcie_tbu_clk";
				clocks = <0x1b 0x00>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x572>;
			};

			mnoc_sf_0_tbu@0x151a5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a5000 0x1000 0x15182240 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2000 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x24a>;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x00 0x00 0x89 0x304 0x00 0x3e8>;
				phandle = <0x573>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x24b 0x07 0x00>;
		};

		kgsl_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x24b 0x09 0x00>;
			dma-coherent;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x26 0x21 0x00>;
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x26 0x23 0x00>;
			dma-coherent;
		};

		qcom,qupv3_0_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x6000>;
			qcom,bus-mas-id = <0x97>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			status = "ok";
			phandle = <0x24f>;

			qcom,iommu_qupv3_0_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0xc3 0x00>;
				phandle = <0x574>;
			};
		};

		i2c@880000 {
			compatible = "qcom,i2c-geni";
			reg = <0x880000 0x4000>;
			interrupts = <0x00 0x259 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x51 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x24c 0x00 0x00 0x03 0x40 0x00 0x24c 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x24d>;
			pinctrl-1 = <0x24e>;
			qcom,wrapper-core = <0x24f>;
			status = "disabled";
			phandle = <0x575>;
		};

		i2c@884000 {
			compatible = "qcom,i2c-geni";
			reg = <0x884000 0x4000>;
			interrupts = <0x00 0x25a 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x53 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x24c 0x00 0x01 0x03 0x40 0x00 0x24c 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x690>;
			pinctrl-1 = <0x691>;
			qcom,wrapper-core = <0x24f>;
			status = "ok";
			phandle = <0x576>;
			qcom,clk-freq-out = <0xf4240>;

			cs35l41@40 {
				#sound-dai-cells = <0x01>;
				compatible = "cirrus,cs35l41";
				reg = <0x40>;
				interrupt-parent = <0x38>;
				interrupts = <0x85 0x00>;
				reset-gpios = <0x692 0x0b 0x00>;
				VA-supply = <0x693>;
				VP-supply = <0x693>;
				cirrus,asp-sdout-hiz = <0x03>;
				cirrus,dsp-part-name = "cs35l40-bot";
				cirrus,right-channel-amp;
				cirrus,mfd-suffix = "_r";
				cirrus,bd-suffix = "_right";
				cirrus,dsp-noise-gate-enable;
				cirrus,dsp-noise-gate-delay = <0x02>;
				cirrus,dsp-noise-gate-threshold = <0x06>;
				cirrus,hw-noise-gate-select = <0x3f>;
				cirrus,hw-noise-gate-delay = <0x02>;
				cirrus,hw-noise-gate-threshold = <0x06>;
				cirrus,boost-peak-milliamp = <0x1004>;
				pinctrl-names = "default";
				pinctrl-0 = <0x694>;
				phandle = <0x68a>;

				cirrus,fixed-hw-params {
					cirrus,fixed-width = <0x20>;
				};

				cirrus,gpio-config2 {
					cirrus,gpio-src-select = <0x04>;
					cirrus,gpio-output-enable;
				};

				cirrus,pwr-params {
					cirrus,pwr-target-temp = <0xe74>;
					cirrus,pwr-exit-temp = <0xe10>;
				};
			};

			cs35l41@41 {
				#sound-dai-cells = <0x01>;
				compatible = "cirrus,cs35l41";
				reg = <0x41>;
				interrupt-parent = <0x38>;
				interrupts = <0x85 0x00>;
				reset-gpios = <0x692 0x0a 0x00>;
				VA-supply = <0x693>;
				VP-supply = <0x693>;
				cirrus,asp-sdout-hiz = <0x03>;
				cirrus,dsp-part-name = "cs35l40-rcv";
				cirrus,mfd-suffix = [00];
				cirrus,bd-suffix = "_left";
				cirrus,dsp-noise-gate-enable;
				cirrus,dsp-noise-gate-delay = <0x02>;
				cirrus,dsp-noise-gate-threshold = <0x06>;
				cirrus,hw-noise-gate-select = <0x3f>;
				cirrus,hw-noise-gate-delay = <0x02>;
				cirrus,hw-noise-gate-threshold = <0x06>;
				cirrus,boost-peak-milliamp = <0x1004>;
				phandle = <0x68f>;

				cirrus,fixed-hw-params {
					cirrus,fixed-width = <0x20>;
				};

				cirrus,gpio-config2 {
					cirrus,gpio-src-select = <0x04>;
					cirrus,gpio-output-enable;
				};

				cirrus,pwr-params {
					cirrus,pwr-target-temp = <0xf3c>;
					cirrus,pwr-exit-temp = <0xed8>;
				};
			};
		};

		i2c@888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			interrupts = <0x00 0x25b 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x55 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x24c 0x00 0x02 0x03 0x40 0x00 0x24c 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x252>;
			pinctrl-1 = <0x253>;
			qcom,wrapper-core = <0x24f>;
			status = "disabled";
			phandle = <0x577>;
		};

		i2c@88c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x88c000 0x4000>;
			interrupts = <0x00 0x25c 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x57 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x24c 0x00 0x03 0x03 0x40 0x00 0x24c 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x254>;
			pinctrl-1 = <0x255>;
			qcom,wrapper-core = <0x24f>;
			status = "disabled";
			phandle = <0x578>;
		};

		i2c@890000 {
			compatible = "qcom,i2c-geni";
			reg = <0x890000 0x4000>;
			interrupts = <0x00 0x25d 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x59 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x24c 0x00 0x04 0x03 0x40 0x00 0x24c 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x256 0x6bf>;
			pinctrl-1 = <0x257 0x6bf>;
			qcom,wrapper-core = <0x24f>;
			status = "ok";
			phandle = <0x579>;

			fsa4480@43 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x43>;
				pinctrl-names = "default";
				pinctrl-0 = <0x258>;
				phandle = <0x2fc>;
				status = "disabled";
			};

			aqt1000-i2c-codec@d {
				status = "disabled";
				compatible = "qcom,aqt1000-i2c-codec";
				reg = <0x0d>;
				clock-names = "aqt_clk";
				clocks = <0x688>;
				interrupt-controller;
				#interrupt-cells = <0x01>;
				interrupt-parent = <0x38>;
				qcom,gpio-connect = <0x38 0x7d 0x00>;
				pinctrl-names = "default";
				pinctrl-0 = <0x3d3>;
				cdc-vdd-rxtx-supply = <0x4af>;
				qcom,cdc-vdd-rxtx-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-rxtx-current = <0x8214>;
				cdc-vdd-buck-supply = <0x4af>;
				qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-buck-current = <0x9eb10>;
				cdc-vdd-vbat-supply = <0x687>;
				qcom,cdc-vdd-vbat-voltage = <0x325aa0 0x325aa0>;
				qcom,cdc-vdd-vbat-current = <0x1388>;
				qcom,cdc-static-supplies = "cdc-vdd-rxtx\0cdc-vdd-buck\0cdc-vdd-vbat";
				qcom,cdc-ext-clk-rate = <0x124f800>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-micbias1-mv = <0x708>;
				phandle = <0x76b>;
			};

			sm5720@66 {
				compatible = "maxim,max77705";
				reg = <0x66>;
				interrupt-parent = <0x354>;
				interrupts = <0x00 0xca 0x00 0x08>;
				interrupt-names = "max77705_irq";
				interrupt-controller;
				max77705,irq-gpio = <0x65b 0x0b 0x01>;
				max77705,wakeup;
				support_pd_role_swap;
				muic-universal,irq-gpio = <0x65b 0x0b 0x01>;
				muic-universal,chip_name = "maxim,max77705";
				muic,undefined_range;
				haptic,mode = <0x01>;
				haptic,divisor = <0x80>;
				max77705,support-audio;
			};

			sm5504@14 {
				status = "okay";
				compatible = "sm5504,i2c";
				reg = <0x14>;
				pinctrl-names = "default";
				pinctrl-0 = <0x6c0>;
				sm5504,irq-gpio = <0x38 0x7a 0x00>;
			};
		};

		i2c@894000 {
			compatible = "qcom,i2c-geni";
			reg = <0x894000 0x4000>;
			interrupts = <0x00 0x25e 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x5b 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x24c 0x00 0x05 0x03 0x40 0x00 0x24c 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x259>;
			pinctrl-1 = <0x25a>;
			qcom,wrapper-core = <0x24f>;
			status = "disabled";
			phandle = <0x57a>;
		};

		i2c@898000 {
			compatible = "qcom,i2c-geni";
			reg = <0x898000 0x4000>;
			interrupts = <0x00 0x25f 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x5d 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x24c 0x00 0x06 0x03 0x40 0x00 0x24c 0x01 0x06 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x25b>;
			pinctrl-1 = <0x25c>;
			qcom,wrapper-core = <0x24f>;
			status = "disabled";
			phandle = <0x57b>;
		};

		i2c@89c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x89c000 0x4000>;
			interrupts = <0x00 0x260 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x5f 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x24c 0x00 0x07 0x03 0x40 0x00 0x24c 0x01 0x07 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x25d>;
			pinctrl-1 = <0x25e>;
			qcom,wrapper-core = <0x24f>;
			status = "disabled";
			phandle = <0x57c>;
		};

		spi@880000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x51 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x6b0>;
			pinctrl-1 = <0x6b1 0x6b2>;
			interrupts = <0x00 0x259 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x24f>;
			dmas = <0x24c 0x00 0x00 0x01 0x40 0x00 0x24c 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "ok";
			phandle = <0x785>;

			etspi-spi@0 {
				compatible = "etspi,et5xx";
				reg = <0x00>;
				spi-max-frequency = <0xf42400>;
				etspi-sleepPin = <0x692 0x16 0x00>;
				etspi-drdyPin = <0x38 0x76 0x01>;
				etspi-ldoPin = <0x692 0x15 0x00>;
				etspi-min_cpufreq_limit = <0x211b00>;
				etspi-chipid = "ET603";
				etspi-orient = <0x02>;
				pinctrl-names = "default\0sleep\0idle";
				pinctrl-0 = <0x6b3>;
				pinctrl-1 = <0x6b3>;
				pinctrl-2 = <0x6b4>;
			};
		};

		spi@884000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x53 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x261>;
			pinctrl-1 = <0x262>;
			interrupts = <0x00 0x25a 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x24f>;
			dmas = <0x24c 0x00 0x01 0x01 0x40 0x00 0x24c 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x57e>;
		};

		spi@888000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x55 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x263>;
			pinctrl-1 = <0x264>;
			interrupts = <0x00 0x25b 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x24f>;
			dmas = <0x24c 0x00 0x02 0x01 0x40 0x00 0x24c 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x57f>;
		};

		spi@88c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x57 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x265>;
			pinctrl-1 = <0x266 0x267>;
			interrupts = <0x00 0x25c 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x24f>;
			dmas = <0x24c 0x00 0x03 0x01 0x40 0x00 0x24c 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "ok";
			phandle = <0x580>;
		};

		spi@890000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x59 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x268>;
			pinctrl-1 = <0x269>;
			interrupts = <0x00 0x25d 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x24f>;
			dmas = <0x24c 0x00 0x04 0x01 0x40 0x00 0x24c 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x581>;
		};

		spi@894000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x5b 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x26a>;
			pinctrl-1 = <0x26b>;
			interrupts = <0x00 0x25e 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x24f>;
			dmas = <0x24c 0x00 0x05 0x01 0x40 0x00 0x24c 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x582>;
		};

		spi@898000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x898000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x5d 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x26c>;
			pinctrl-1 = <0x26d>;
			interrupts = <0x00 0x25f 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x24f>;
			dmas = <0x24c 0x00 0x06 0x01 0x40 0x00 0x24c 0x01 0x06 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x583>;
		};

		spi@89c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x89c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x5f 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x6aa>;
			pinctrl-1 = <0x6ab>;
			interrupts = <0x00 0x260 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x24f>;
			dmas = <0x24c 0x00 0x07 0x01 0x40 0x00 0x24c 0x01 0x07 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "ok";
			phandle = <0x77e>;

			ddi_spi@0 {
				compatible = "ss,ddi-spi";
				reg = <0x00>;
				spi-max-frequency = <0x124f80>;
				spi-mode = <0x00>;
				spi-bpw = <0x08>;
				phandle = <0x77f>;
			};
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x6000>;
			qcom,bus-mas-id = <0x98>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			status = "ok";
			phandle = <0x273>;

			qcom,iommu_qupv3_1_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0x603 0x00>;
				phandle = <0x585>;
			};
		};

		qcom,qup_uart@a84000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x63 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0active\0sleep";
			pinctrl-0 = <0x270>;
			pinctrl-1 = <0x271>;
			pinctrl-2 = <0x272>;
			interrupts = <0x00 0x162 0x00>;
			qcom,wrapper-core = <0x273>;
			status = "disabled";
			phandle = <0x586>;
		};

		qcom,qup_uart@0xa90000 {
			compatible = "qcom,msm-geni-console";
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x69 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x274>;
			pinctrl-1 = <0x275>;
			interrupts = <0x00 0x165 0x00>;
			qcom,wrapper-core = <0x273>;
			status = "ok";
			phandle = <0x587>;
		};

		qcom,qup_uart@0xc8c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0xc8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x73 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x276 0x277 0x278>;
			pinctrl-1 = <0x279 0x27a 0x27b>;
			interrupts-extended = <0x01 0x00 0x249 0x00>;
			qcom,wrapper-core = <0x27c>;
			status = "ok";
			phandle = <0x588>;
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			interrupts = <0x00 0x161 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x61 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x27d 0x00 0x00 0x03 0x40 0x00 0x27d 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x27e>;
			pinctrl-1 = <0x27f>;
			qcom,wrapper-core = <0x273>;
			status = "disabled";
			phandle = <0x589>;
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			interrupts = <0x00 0x162 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x63 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x27d 0x00 0x01 0x03 0x40 0x00 0x27d 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x280>;
			pinctrl-1 = <0x281>;
			qcom,wrapper-core = <0x273>;
			status = "ok";
			phandle = <0x58a>;

			nq@28 {
				compatible = "qcom,nq-nci";
				reg = <0x28>;
				qcom,nq-irq = <0x38 0x2f 0x00>;
				qcom,nq-ven = <0x38 0x29 0x00>;
				qcom,nq-firm = <0x38 0x30 0x00>;
				qcom,nq-clkreq = <0x38 0x71 0x00>;
				qcom,nq-esepwr = <0x38 0x2a 0x00>;
				interrupt-parent = <0x38>;
				interrupts = <0x2f 0x00>;
				interrupt-names = "nfc_irq";
				pinctrl-names = "nfc_active\0nfc_suspend";
				pinctrl-0 = <0x3b8 0x3ba 0x3bc>;
				pinctrl-1 = <0x3b9 0x3bb 0x3bd>;
			};

			qcom,eeprom@1 {
				cell-index = <0x01>;
				reg = <0x01>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				slave-addr = <0xa2>;
				num-blocks = <0x1a>;
				page0 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll0 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem0 = <0x140 0x00 0x02 0x00 0x01 0x00>;
				page1 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll1 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem1 = <0x04 0x1fc 0x02 0x00 0x01 0x00>;
				page2 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll2 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem2 = <0x1000 0x200 0x02 0x00 0x01 0x00>;
				page3 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll3 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem3 = <0x04 0x1200 0x02 0x00 0x01 0x00>;
				page4 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll4 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem4 = <0x420 0x1204 0x02 0x00 0x01 0x00>;
				page5 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll5 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem5 = <0x04 0x1624 0x02 0x00 0x01 0x00>;
				page6 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll6 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem6 = <0x2c 0x1630 0x02 0x00 0x01 0x00>;
				page7 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll7 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem7 = <0x04 0x165c 0x02 0x00 0x01 0x00>;
				page8 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll8 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem8 = <0x2c 0x1660 0x02 0x00 0x01 0x00>;
				page9 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll9 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem9 = <0x04 0x168c 0x02 0x00 0x01 0x00>;
				page10 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll10 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem10 = <0x6fc 0x1690 0x02 0x00 0x01 0x00>;
				page11 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll11 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem11 = <0x04 0x1d8c 0x02 0x00 0x01 0x00>;
				page12 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll12 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem12 = <0x1be0 0x200 0x02 0x00 0x01 0x00>;
				page13 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll13 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem13 = <0x04 0x1dfc 0x02 0x00 0x01 0x00>;
				page14 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll14 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem14 = <0x2c 0x1e00 0x02 0x00 0x01 0x00>;
				page15 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll15 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem15 = <0x04 0x1e2c 0x02 0x00 0x01 0x00>;
				page16 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll16 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem16 = <0x2c 0x1e30 0x02 0x00 0x01 0x00>;
				page17 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll17 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem17 = <0x04 0x1e5c 0x02 0x00 0x01 0x00>;
				page18 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll18 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem18 = <0x6fc 0x1e60 0x02 0x00 0x01 0x00>;
				page19 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll19 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem19 = <0x04 0x255c 0x02 0x00 0x01 0x00>;
				page20 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll20 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem20 = <0x6c 0x2560 0x02 0x00 0x01 0x00>;
				page21 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll21 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem21 = <0x04 0x25cc 0x02 0x00 0x01 0x00>;
				page22 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll22 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem22 = <0x80c 0x25d0 0x02 0x00 0x01 0x00>;
				page23 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll23 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem23 = <0x04 0x2ddc 0x02 0x00 0x01 0x00>;
				page24 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll24 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem24 = <0xfe0 0x1e00 0x02 0x00 0x01 0x00>;
				page25 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll25 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem25 = <0x04 0x2dfc 0x02 0x00 0x01 0x00>;
				qcom,cam-power-seq-type = "cam_vio";
				qcom,cam-power-seq-cfg-val = <0x01>;
				qcom,cam-power-seq-delay = <0x00>;
				cam_vio-supply = <0x6c6>;
				regulator-names = "cam_vio";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740>;
				rgltr-max-voltage = <0x1b7740>;
				rgltr-load-current = <0x1388>;
				gpio-no-mux = <0x01>;
				sensor-position = <0x01>;
				sensor-mode = <0x00>;
				status = "ok";
				phandle = <0x6de>;
			};

			qcom,eeprom@3 {
				cell-index = <0x03>;
				reg = <0x03>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				slave-addr = <0xa0>;
				num-blocks = <0x0c>;
				page0 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll0 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem0 = <0xfc 0x00 0x02 0x00 0x01 0x00>;
				page1 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll1 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem1 = <0x04 0xfc 0x02 0x00 0x01 0x00>;
				page2 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll2 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem2 = <0x6fc 0x1b00 0x02 0x00 0x01 0x00>;
				page3 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll3 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem3 = <0x04 0x21fc 0x02 0x00 0x01 0x00>;
				page4 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll4 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem4 = <0x3c 0x2200 0x02 0x00 0x01 0x00>;
				page5 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll5 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem5 = <0x04 0x223c 0x02 0x00 0x01 0x00>;
				page6 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll6 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem6 = <0x6c 0x2240 0x02 0x00 0x01 0x00>;
				page7 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll7 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem7 = <0x04 0x22ac 0x02 0x00 0x01 0x00>;
				page8 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll8 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem8 = <0x80c 0x22b0 0x02 0x00 0x01 0x00>;
				page9 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll9 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem9 = <0x04 0x2abc 0x02 0x00 0x01 0x00>;
				page10 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll10 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem10 = <0x29e0 0x100 0x02 0x00 0x01 0x00>;
				page11 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				poll11 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				mem11 = <0x04 0x2afc 0x02 0x00 0x01 0x00>;
				cci-master = <0x00>;
				cci-device = <0x01>;
				qcom,cam-power-seq-type = "cam_vio\0cam_v_custom2";
				qcom,cam-power-seq-cfg-val = <0x01 0x01>;
				qcom,cam-power-seq-delay = <0x00 0x00>;
				cam_vio-supply = <0x6c7>;
				cam_v_custom2-supply = <0x6c6>;
				regulator-names = "cam_vio\0cam_v_custom2";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x1b7740>;
				rgltr-max-voltage = <0x1b7740 0x1b7740>;
				rgltr-load-current = <0x1388 0x4e20>;
				gpio-no-mux = <0x01>;
				sensor-position = <0x00>;
				sensor-mode = <0x00>;
				status = "ok";
				phandle = <0x6eb>;
			};

			qcom,actuator@18 {
				cell-index = <0x01>;
				reg = <0x18>;
				slave-addr = <0x18>;
				compatible = "qcom,actuator";
				cam_vaf-supply = <0x6c8>;
				cam_vio-supply = <0x6c6>;
				regulator-names = "cam_vaf\0cam_vio";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980 0x1b7740>;
				rgltr-max-voltage = <0x2ab980 0x1b7740>;
				rgltr-load-current = <0x1388 0x1388>;
				status = "ok";
				phandle = <0x6dd>;
			};
		};

		i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			interrupts = <0x00 0x163 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x65 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x27d 0x00 0x02 0x03 0x40 0x00 0x27d 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x282>;
			pinctrl-1 = <0x283>;
			qcom,wrapper-core = <0x273>;
			status = "ok";
			phandle = <0x58b>;

			qcom,ois@51 {
				compatible = "qcom,ois";
				cell-index = <0x00>;
				reg = <0x51>;
				slave-addr = <0xa2>;
				slave-id = <0x460>;
				cam_vaf-supply = <0x6c9>;
				cam_vio-supply = <0x6ca>;
				cam_vdig-supply = <0x6cb>;
				regulator-names = "cam_vaf\0cam_vio\0cam_vdig";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x325aa0 0x1b7740 0x2ab980>;
				rgltr-max-voltage = <0x325aa0 0x1b7740 0x2ab980>;
				rgltr-load-current = <0x1388 0x1388 0x1388>;
				gpio-no-mux = <0x00>;
				gpios = <0x692 0x11 0x00 0x692 0x10 0x00>;
				gpio-reset = <0x00>;
				gpio-custom1 = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x00 0x00>;
				gpio-req-tbl-label = "MCU_RESET0\0MCU_BOOT0";
				status = "ok";
				phandle = <0x6d3>;
			};

			qcom,aperture@4C {
				cell-index = <0x00>;
				reg = <0x4c>;
				compatible = "qcom,aperture";
				slave-addr = <0xa2>;
				status = "ok";
				phandle = <0x6d4>;
			};
		};

		i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			interrupts = <0x00 0x164 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x67 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x27d 0x00 0x03 0x03 0x40 0x00 0x27d 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x6b5>;
			pinctrl-1 = <0x6b6>;
			qcom,wrapper-core = <0x273>;
			status = "ok";
			phandle = <0x58c>;

			mfc-charger@3b {
				compatible = "idt,mfc-charger";
				reg = <0x3b>;
				status = "okay";
				interrupt-parent = <0x354>;
				interrupts = <0x00 0xd0 0x00 0x04>;
				interrupt-names = "default";
				interrupt-controller;
				pinctrl-names = "default";
				pinctrl-0 = <0x6b7>;
				battery,wpc_det = <0x65b 0x01 0x00>;
				battery,wpc_int = <0x38 0x32 0x01>;
				battery,wpc_en = <0x692 0x03 0x00>;
				battery,mst_en = <0x38 0x0b 0x00>;
				battery,mst_pwr_en = <0x692 0x04 0x00>;
				battery,charger_name = "max77705-charger";
				battery,fuelgauge_name = "max77705-fuelgauge";
				battery,wireless_charger_name = "mfc-charger";
				battery,fod_data = <0x96 0x3f 0x8e 0x34 0x96 0x25 0x96 0x23 0xa5 0xfffffff7 0x9c 0x18>;
				battery,fod_data_cv = <0x96 0x5d 0x8e 0x52 0x96 0x43 0x96 0x41 0xa5 0x15 0x9c 0x36>;
				battery,fod_hero_5v_data = <0x96 0xffffffe5 0x8e 0xffffffdb 0x96 0xffffffcb 0x96 0xffffffcb 0xa5 0xa0 0x9c 0xffffffc3>;
				battery,fod_dream_data = <0x96 0x35 0x8e 0x2b 0x96 0xffffffce 0x96 0x1b 0xa5 0xffffffbe 0x9c 0x13>;
				battery,fod_dream_cv_data = <0x96 0x53 0x8e 0x49 0x96 0xffffffec 0x96 0x39 0xa5 0xffffffdc 0x9c 0x31>;
				battery,wc_cover_rpp = <0x44>;
				battery,phone_fod_threshold = <0x3b>;
				battery,oc_fod1 = <0x44c>;
				battery,tx_gear_min_op_freq_delay = <0xfa0>;
				battery,gear_ping_freq = <0xcd>;
				battery,wireless20_vout_list = <0x08>;
				battery,wireless20_vrect_list = <0x0a>;
				battery,wireless20_max_power_list = <0x02>;
			};
		};

		i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			interrupts = <0x00 0x165 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x69 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x27d 0x00 0x04 0x03 0x40 0x00 0x27d 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x286>;
			pinctrl-1 = <0x287>;
			qcom,wrapper-core = <0x273>;
			status = "disabled";
			phandle = <0x58d>;
		};

		i2c@c8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc8c000 0x4000>;
			interrupts = <0x00 0x249 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x73 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x288 0x00 0x03 0x03 0x40 0x00 0x288 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x289>;
			pinctrl-1 = <0x28a>;
			qcom,wrapper-core = <0x27c>;
			status = "disabled";
			phandle = <0x58e>;
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x61 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x28b>;
			pinctrl-1 = <0x28b>;
			interrupts = <0x00 0x161 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x273>;
			dmas = <0x27d 0x00 0x00 0x01 0x40 0x00 0x27d 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x58f>;
		};

		spi@a84000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x63 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x28c>;
			pinctrl-1 = <0x28d>;
			interrupts = <0x00 0x162 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x273>;
			dmas = <0x27d 0x00 0x01 0x01 0x40 0x00 0x27d 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x590>;
		};

		spi@a88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x65 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x28e>;
			pinctrl-1 = <0x28f>;
			interrupts = <0x00 0x163 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x273>;
			dmas = <0x27d 0x00 0x02 0x01 0x40 0x00 0x27d 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x591>;
		};

		spi@a8c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x67 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x290>;
			pinctrl-1 = <0x291>;
			interrupts = <0x00 0x164 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x273>;
			dmas = <0x27d 0x00 0x03 0x01 0x40 0x00 0x27d 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x592>;
		};

		spi@a90000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x69 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x292>;
			pinctrl-1 = <0x293>;
			interrupts = <0x00 0x165 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x273>;
			dmas = <0x27d 0x00 0x04 0x01 0x40 0x00 0x27d 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x593>;
		};

		spi@c8c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x73 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x294>;
			pinctrl-1 = <0x295>;
			interrupts = <0x00 0x249 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x27c>;
			dmas = <0x288 0x00 0x03 0x01 0x40 0x00 0x288 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x594>;
		};

		qcom,qupv3_2_geni_se@cc0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xcc0000 0x6000>;
			qcom,bus-mas-id = <0x99>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			status = "ok";
			phandle = <0x27c>;

			qcom,iommu_qupv3_2_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0x7a3 0x00>;
				phandle = <0x595>;
			};
		};

		i2c@0xc90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc90000 0x4000>;
			interrupts = <0x00 0x24a 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x75 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x288 0x00 0x04 0x03 0x40 0x00 0x288 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x6ff 0x700 0x701 0x702>;
			pinctrl-1 = <0x703 0x700 0x701 0x702>;
			qcom,wrapper-core = <0x27c>;
			status = "okay";
			phandle = <0x596>;

			cs40l25a@40 {
				status = "okay";
				compatible = "cirrus,cs40l25a";
				reg = <0x40>;
				reset-gpios = <0x38 0x54 0x00>;
				interrupt-parent = <0x354>;
				interrupts = <0x00 0xc9 0x00 0x08>;
				interrupt-names = "default";
				interrupt-controller;
				cirrus,boost-ind-nanohenry = <0x3e8>;
				cirrus,boost-cap-microfarad = <0x04>;
				cirrus,boost-ipk-milliamp = <0x1004>;
				cirrus,refclk-gpio2;
				cirrus,auto-recovery;
				cirrus,hiber-enable;
				samsung,vib_type = "LINEAR_INDEX";
				phandle = <0x787>;
			};
		};

		i2c@0xc94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc94000 0x4000>;
			interrupts = <0x00 0x24b 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x77 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x288 0x00 0x05 0x03 0x40 0x00 0x288 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x298>;
			pinctrl-1 = <0x69f>;
			qcom,wrapper-core = <0x27c>;
			status = "ok";
			phandle = <0x76e>;

			als_rear@29 {
				compatible = "ams,tcs3407";
				reg = <0x29>;
				interrupt-parent = <0x38>;
				interrupts = <0x6c 0x00>;
				pinctrl-names = "sleep\0default\0idle";
				pinctrl-0 = <0x6a0>;
				pinctrl-1 = <0x6a0>;
				pinctrl-2 = <0x6a1>;
				als_rear,int-gpio = <0x38 0x6c 0x00>;
				als_rear,led_en-gpio = <0x38 0xae 0x00>;
				als_rear,vdd_1p8 = "ALS_1.8V_AP";
				als_rear,gain_max = <0xa7>;
				als_rear,ir_spec = <0x1388 0x11170 0x00 0x7a120>;
				als_rear,clear_spec = <0x00 0x13880 0x00 0x7a120>;
			};

			pn547@2B {
				compatible = "pn547";
				reg = <0x2b>;
				interrupt-parent = <0x38>;
				interrupts = <0x1e 0x00>;
				pn547,irq-gpio = <0x38 0x1e 0x00>;
				pn547,ven-gpio = <0x692 0x06 0x00>;
				pn547,firm-gpio = <0x692 0x07 0x00>;
				pn547,clk_req-gpio = <0x38 0x71 0x00>;
				pn547,pwr_req = <0x692 0x01 0x00>;
				pn547,nfc_pvdd-supply = <0x4bf>;
				pn547,ldo_control;
			};
		};

		i2c@0xa94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa94000 0x4000>;
			interrupts = <0x00 0x166 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x6b 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x288 0x00 0x05 0x03 0x40 0x00 0x288 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x29a>;
			pinctrl-1 = <0x29b>;
			qcom,wrapper-core = <0x273>;
			status = "disabled";
			phandle = <0x598>;
		};

		i2c@0xc80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc80000 0x4000>;
			interrupts = <0x00 0x175 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x6d 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x288 0x00 0x00 0x03 0x40 0x00 0x288 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x65c>;
			pinctrl-1 = <0x65d>;
			qcom,wrapper-core = <0x27c>;
			status = "ok";
			phandle = <0x599>;

			touchscreen@49 {
				status = "ok";
				compatible = "stm,fts_touch";
				reg = <0x49>;
				interrupt-parent = <0x38>;
				interrupts = <0x57 0x00>;
				pinctrl-names = "default";
				pinctrl-0 = <0x65e>;
				stm,irq_gpio = <0x38 0x57 0x2008>;
				stm,irq_type = <0x2008>;
				stm,max_coords = <0xfff 0xfff>;
				stm,regulator_dvdd = "s2dos05-ldo2";
				stm,regulator_avdd = "s2dos05-ldo3";
				stm,project_name = "WINNER\0F900";
				stm,firmware_name = "tsp_stm/fts9cu80f_winner.fw";
				stm,tclm_level = <0x02>;
				stm,afe_base = <0x621>;
				stm,enable_settings_aot;
				support_dex_mode;
				support_open_short_test;
				support_mis_calibration_test;
				stm,ss_touch_num = <0x01>;
				phandle = <0x764>;
			};

			st_fts@49 {
				status = "disabled";
			};
		};

		i2c@0xc84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc84000 0x4000>;
			interrupts = <0x00 0x247 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x6f 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x288 0x00 0x01 0x03 0x40 0x00 0x288 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x29e>;
			pinctrl-1 = <0x29f>;
			qcom,wrapper-core = <0x27c>;
			status = "disabled";
			phandle = <0x59a>;
		};

		i2c@0xc88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc88000 0x4000>;
			interrupts = <0x00 0x248 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x71 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x288 0x00 0x02 0x03 0x40 0x00 0x288 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x65f>;
			pinctrl-1 = <0x660>;
			qcom,wrapper-core = <0x27c>;
			status = "ok";
			phandle = <0x59b>;

			touchscreen@48 {
				status = "ok";
				compatible = "sec,sec_ts";
				reg = <0x48>;
				interrupt-parent = <0x38>;
				interrupts = <0x98 0x00>;
				pinctrl-names = "default\0on_state\0off_state";
				pinctrl-0 = <0x661>;
				pinctrl-1 = <0x661>;
				pinctrl-2 = <0x661>;
				sec,irq_gpio = <0x38 0x98 0x2008>;
				sec,irq_type = <0x2008>;
				sec,max_coords = <0x2d0 0x500>;
				sec,mis_cal_check = <0x01>;
				sec,regulator_dvdd = "s2mpb02_sub-ldo11";
				sec,regulator_avdd = "s2mpb02_sub-ldo14";
				sec,regulator_boot_on;
				sec,tclm_level = <0x02>;
				sec,afe_base = <0x208>;
				sec,project_name = "WINNER\0F900";
				sec,firmware_name = "tsp_sec/y761_winner.bin";
				sec,i2c-burstmax = <0x1000000>;
				sec,factory_item_version = <0x02>;
				sec,ss_touch_num = <0x02>;
				support_dex_mode;
				enable_settings_aot;
				support_open_short_test;
				support_mis_calibration_test;
				phandle = <0x765>;
			};
		};

		spi@c90000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x75 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2a2>;
			pinctrl-1 = <0x2a3>;
			interrupts = <0x00 0x24a 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x27c>;
			dmas = <0x288 0x00 0x04 0x01 0x40 0x00 0x288 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x59c>;
		};

		spi@c94000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc94000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x77 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2a4>;
			pinctrl-1 = <0x2a5>;
			interrupts = <0x00 0x24b 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x27c>;
			dmas = <0x288 0x00 0x05 0x01 0x40 0x00 0x288 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x59d>;
		};

		spi@a94000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x6b 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2a6>;
			pinctrl-1 = <0x2a7>;
			interrupts = <0x00 0x166 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x273>;
			dmas = <0x27d 0x00 0x05 0x01 0x40 0x00 0x27d 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x59e>;
		};

		spi@c80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x6d 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2a8>;
			pinctrl-1 = <0x2a9>;
			interrupts = <0x00 0x175 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x27c>;
			dmas = <0x288 0x00 0x00 0x01 0x40 0x00 0x288 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x59f>;
		};

		spi@c84000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc84000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x6f 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2aa>;
			pinctrl-1 = <0x6fe>;
			interrupts = <0x00 0x247 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x27c>;
			dmas = <0x288 0x00 0x01 0x01 0x40 0x00 0x288 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "ok";
			phandle = <0x5a0>;

			ese_spi@0 {
				compatible = "p61";
				reg = <0x00>;
				spi-max-frequency = <0xf42400>;
				p61-ap_vendor = "qualcomm";
				p61-spi_node = <0x5a0>;
			};
		};

		spi@c88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x71 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2ac>;
			pinctrl-1 = <0x2ad>;
			interrupts = <0x00 0x248 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x27c>;
			dmas = <0x288 0x00 0x02 0x01 0x40 0x00 0x288 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x5a1>;
		};

		qcom,qupv3_3_geni_se@26c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x26c0000 0x6000>;
			qcom,bus-mas-id = <0xaa>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			qcom,subsys-name = "slpi";
			clock-names = "corex\0core2x";
			clocks = <0x2ae 0x04 0x2ae 0x03>;
			status = "disabled";
			phandle = <0x2b1>;

			qcom,iommu_qupv3_3_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0x4e3 0x00>;
				phandle = <0x5a2>;
			};
		};

		i2c@2680000 {
			compatible = "qcom,i2c-geni";
			reg = <0x2680000 0x4000>;
			interrupts = <0x00 0x1ba 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2ae 0x07 0x2ae 0x05 0x2ae 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2af>;
			pinctrl-1 = <0x2b0>;
			qcom,wrapper-core = <0x2b1>;
			status = "disabled";
			phandle = <0x5a3>;
		};

		i2c@2684000 {
			compatible = "qcom,i2c-geni";
			reg = <0x2684000 0x4000>;
			interrupts = <0x00 0x1bb 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2ae 0x09 0x2ae 0x05 0x2ae 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2b2>;
			pinctrl-1 = <0x2b3>;
			qcom,wrapper-core = <0x2b1>;
			status = "disabled";
			phandle = <0x5a4>;
		};

		i2c@2688000 {
			compatible = "qcom,i2c-geni";
			reg = <0x2688000 0x4000>;
			interrupts = <0x00 0x1bc 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2ae 0x0b 0x2ae 0x05 0x2ae 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2b4>;
			pinctrl-1 = <0x2b5>;
			qcom,wrapper-core = <0x2b1>;
			status = "disabled";
			phandle = <0x5a5>;
		};

		i2c@268c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x268c000 0x4000>;
			interrupts = <0x00 0x1bd 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2ae 0x0d 0x2ae 0x05 0x2ae 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2b6>;
			pinctrl-1 = <0x2b7>;
			qcom,wrapper-core = <0x2b1>;
			status = "disabled";
			phandle = <0x5a6>;
		};

		spi@2684000 {
			compatible = "qcom,spi-geni";
			reg = <0x2684000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x1bb 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2ae 0x09 0x2ae 0x05 0x2ae 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2b8>;
			pinctrl-1 = <0x2b9>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x2b1>;
			status = "disabled";
			phandle = <0x5a7>;
		};

		spi@2688000 {
			compatible = "qcom,spi-geni";
			reg = <0x2688000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x1bc 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x2ae 0x0b 0x2ae 0x05 0x2ae 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x2ba>;
			pinctrl-1 = <0x2bb>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x2b1>;
			qcom,disable-dma;
			status = "disabled";
			phandle = <0x5a8>;
		};

		qcom,msm_npu@9800000 {
			compatible = "qcom,msm-npu";
			status = "ok";
			reg = <0x9800000 0x15000 0x9900000 0x10000 0x9960200 0x600>;
			reg-names = "tcm\0core\0bwmon";
			interrupts = <0x00 0x16c 0x01 0x00 0x16e 0x01 0x00 0x170 0x04>;
			interrupt-names = "error_irq\0wdg_bite_irq\0ipc_irq";
			iommus = <0x26 0x1081 0x400>;
			cache-slice-names = "npu";
			cache-slices = <0x29 0x17>;
			clocks = <0x44 0x00 0x1b 0x2a 0x1b 0x2f 0x71 0x00 0x71 0x04 0x71 0x03 0x71 0x07 0x71 0x06 0x71 0x0a 0x71 0x0c 0x71 0x08 0x71 0x09 0x71 0x0d 0x71 0x0e 0x71 0x14 0x71 0x15 0x71 0x02 0x71 0x0f 0x71 0x01 0x71 0x16>;
			clock-names = "qdss_clk\0at_clk\0trig_clk\0armwic_core_clk\0cal_dp_clk\0cal_dp_cdc_clk\0conf_noc_ahb_clk\0comp_noc_axi_clk\0npu_core_clk\0npu_core_cti_clk\0npu_core_apb_clk\0npu_core_atb_clk\0npu_cpc_clk\0npu_cpc_timer_clk\0qtimer_core_clk\0sleep_clk\0bwmon_clk\0perf_cnt_clk\0bto_core_clk\0xo_clk";
			vdd-supply = <0x6a>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-reg-names = "vdd\0vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			mboxes = <0x1f 0x00>;
			mbox-names = "aop";
			#cooling-cells = <0x02>;
			qcom,npubw-dev = <0x4b>;
			qcom,npu-cxlimit-enable;
			phandle = <0xd0>;

			qcom,npu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,npu-pwrlevels";
				initial-pwrlevel = <0x05>;

				qcom,npu-pwrlevel@0 {
					reg = <0x00>;
					vreg = <0x01>;
					clk-freq = <0x00 0x00 0x00 0x5f5e100 0x11e1a300 0x11e1a300 0x124f800 0x8f0d180 0x5f5e100 0x23c3460 0x124f800 0x3938700 0x5f5e100 0x124f800 0x124f800 0x00 0x124f800 0x11e1a300 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@1 {
					reg = <0x01>;
					vreg = <0x02>;
					clk-freq = <0x00 0x00 0x00 0x8f0d180 0x17d78400 0x17d78400 0x23c3460 0xbebc200 0x8f0d180 0x47868c0 0x124f800 0x7270e00 0x8f0d180 0x124f800 0x124f800 0x00 0x124f800 0x17d78400 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@2 {
					reg = <0x02>;
					vreg = <0x03>;
					clk-freq = <0x00 0x00 0x00 0xbebc200 0x1d0707c0 0x1d0707c0 0x23c3460 0x11e1a300 0xbebc200 0x8f0d180 0x124f800 0xe4e1c00 0xbebc200 0x124f800 0x124f800 0x00 0x124f800 0x1d0707c0 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@3 {
					reg = <0x03>;
					vreg = <0x04>;
					clk-freq = <0x00 0x00 0x00 0x11e1a300 0x26dcbb00 0x26dcbb00 0x47868c0 0x18054ac0 0x11e1a300 0x8f0d180 0x124f800 0xe4e1c00 0x11e1a300 0x124f800 0x124f800 0x00 0x124f800 0x26dcbb00 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@4 {
					reg = <0x04>;
					vreg = <0x06>;
					clk-freq = <0x00 0x00 0x00 0x17d78400 0x3056e0c0 0x3056e0c0 0x47868c0 0x1fc4ef40 0x17d78400 0x8f0d180 0x124f800 0x11e1a300 0x17d78400 0x124f800 0x124f800 0x00 0x124f800 0x3056e0c0 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@5 {
					reg = <0x05>;
					vreg = <0x07>;
					clk-freq = <0x00 0x00 0x00 0x17d78400 0x361efb00 0x361efb00 0x47868c0 0x1fc4ef40 0x17d78400 0x8f0d180 0x124f800 0x11e1a300 0x17d78400 0x124f800 0x124f800 0x00 0x124f800 0x361efb00 0x124f800 0x124f800>;
				};
			};
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			qcom,use-psci;
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,pm-cluster@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				label = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-shift = <0x04>;
				qcom,psci-mode-mask = <0xfff>;

				qcom,pm-cluster-level@0 {
					reg = <0x00>;
					label = "l3-wfi";
					qcom,psci-mode = <0x01>;
					qcom,entry-latency-us = <0x30>;
					qcom,exit-latency-us = <0x33>;
					qcom,min-residency-us = <0x63>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x01>;
					label = "llcc-off";
					qcom,psci-mode = <0xc24>;
					qcom,entry-latency-us = <0xcbf>;
					qcom,exit-latency-us = <0x19a2>;
					qcom,min-residency-us = <0x2703>;
					qcom,min-child-idx = <0x01>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					qcom,ref-premature-cnt = <0x01>;
					qcom,disable-ipi-prediction;
					qcom,cpu = <0x13 0x14 0x15 0x16>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x01>;
						qcom,entry-latency-us = <0x39>;
						qcom,exit-latency-us = <0x2b>;
						qcom,min-residency-us = <0x64>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x04>;
						qcom,entry-latency-us = <0x163>;
						qcom,exit-latency-us = <0x38d>;
						qcom,min-residency-us = <0xf5e>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,disable-ipi-prediction;
					qcom,cpu = <0x17 0x18 0x19 0x1a>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x01>;
						qcom,entry-latency-us = <0x39>;
						qcom,exit-latency-us = <0x2b>;
						qcom,min-residency-us = <0x53>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x04>;
						qcom,entry-latency-us = <0xf1>;
						qcom,exit-latency-us = <0x5b5>;
						qcom,min-residency-us = <0x1188>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};
			};
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			reg = <0xc300000 0x1000 0xc3f0004 0x04>;
			reg-names = "phys_addr_base\0offset_addr";
			qcom,num-records = <0x03>;
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x00>;
			phandle = <0x2bc>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x2c6>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x2c7>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x2bd>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x2be>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x2c8>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x5a9>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x2c2>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x2bf>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x2c0>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x5aa>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x2c4>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x08>;
			phandle = <0x2c9>;
		};

		qcom,msm-dai-q6-hdmi_ms {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6002>;
			phandle = <0x5ab>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6020>;
			phandle = <0x2ca>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x2c1>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x5ac>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x5ad>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x5ae>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x2cb>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x2cc>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x2cd>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x02>;
				qcom,msm-mi2s-tx-lines = <0x01>;
				phandle = <0x2ce>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x2cf>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x06>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x5af>;
			};
		};

		qcom,msm-dai-q6-meta-mi2s-prim {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1300>;
			qcom,msm-mi2s-num-members = <0x04>;
			qcom,msm-mi2s-member-id = <0x00 0x01 0x02 0x03>;
			qcom,msm-mi2s-rx-lines = <0xff 0x0f 0x03 0x03>;
			phandle = <0x5b0>;
		};

		qcom,msm-dai-q6-meta-mi2s-sec {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1302>;
			qcom,msm-mi2s-num-members = <0x04>;
			qcom,msm-mi2s-member-id = <0x00 0x01 0x02 0x03>;
			qcom,msm-mi2s-rx-lines = <0xff 0x0f 0x03 0x03>;
			phandle = <0x5b1>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x5b2>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x5b3>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x5b4>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x5b5>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x5b6>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x5b7>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x5b8>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x5b9>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x5ba>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x5bb>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x5bc>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x5bd>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x5be>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x5bf>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x5c0>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				phandle = <0x5c1>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x5c2>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x5c3>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x5c4>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x5c5>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x5c6>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x5c7>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x5c8>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x2c5>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
				phandle = <0x2d5>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
				phandle = <0x2d6>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
				phandle = <0x2d7>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
				phandle = <0x2d8>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4004>;
				phandle = <0x2d9>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4005>;
				phandle = <0x2da>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
				phandle = <0x2db>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
				phandle = <0x2dc>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
				phandle = <0x2dd>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
				phandle = <0x2de>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400b>;
				phandle = <0x2df>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400a>;
				phandle = <0x2e8>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400c>;
				phandle = <0x2e9>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				phandle = <0x2ea>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x2eb>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4010>;
				phandle = <0x5c9>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x2ec>;
			};

			qcom,msm-dai-q6-sb-9-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4012>;
				phandle = <0x5ca>;
			};

			qcom,msm-dai-q6-sb-9-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4013>;
				phandle = <0x5cb>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x5cc>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x5cd>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x5ce>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x5cf>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x2e0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x2e1>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x2e2>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x2e3>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x2e4>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x2e5>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x2e6>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x2e7>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x2ed>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x2ee>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x2ef>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x2f0>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x2c3>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x5d0>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x02>;
				qcom,smmu-enabled;
				iommus = <0x26 0x1b21 0x00>;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				phandle = <0x5d1>;
			};

			sound-pahu {
				compatible = "qcom,sm8150-asoc-snd-pahu";
				qcom,model = "sm8150-pahu-snd-card";
				asoc-platform = <0x2bc 0x2bd 0x2be 0x2bf 0x2c0 0x2c1 0x2c2 0x2c3 0x2c4 0x2c5 0x2c6 0x2c7 0x2c8>;
				asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-compr-dsp\0msm-pcm-dsp-noirq";
				asoc-cpu = <0x2c9 0x2ca 0x2cb 0x2cc 0x2cd 0x2ce 0x2cf 0x2d0 0x2d1 0x2d2 0x2d3 0x2d4 0x2d5 0x2d6 0x2d7 0x2d8 0x2d9 0x2da 0x2db 0x2dc 0x2dd 0x2de 0x2df 0x2e0 0x2e1 0x2e2 0x2e3 0x2e4 0x2e5 0x2e6 0x2e7 0x2e8 0x2e9 0x2ea 0x2eb 0x2ec 0x2ed 0x2ee 0x2ef 0x2f0 0x2f1 0x2f2 0x2f3 0x2f4 0x2f5 0x2f6 0x2f7 0x2f8 0x2f9 0x2fa>;
				asoc-cpu-names = "msm-dai-q6-hdmi.8\0msm-dai-q6-dp.24608\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-mi2s.4\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-auxpcm.5\0msm-dai-q6-dev.16384\0msm-dai-q6-dev.16385\0msm-dai-q6-dev.16386\0msm-dai-q6-dev.16387\0msm-dai-q6-dev.16388\0msm-dai-q6-dev.16389\0msm-dai-q6-dev.16390\0msm-dai-q6-dev.16391\0msm-dai-q6-dev.16392\0msm-dai-q6-dev.16393\0msm-dai-q6-dev.16395\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.16394\0msm-dai-q6-dev.16396\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-dev.8194\0msm-dai-q6-dev.8195\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913\0msm-dai-q6-tdm.36928\0msm-dai-q6-tdm.36929";
				phandle = <0x5d2>;
				qcom,ext-disp-audio-rx = <0x01>;
				qcom,wcn-btfm = <0x01>;
				qcom,mi2s-audio-intf = <0x01>;
				qcom,auxpcm-audio-intf = <0x01>;
				qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01 0x01>;
				qcom,audio-routing = "AIF4 VI\0MCLK\0MADINPUT\0MCLK\0LDO_RXTX\0MCLK\0AMIC3\0MIC BIAS3\0AMIC4\0MIC BIAS4\0MIC BIAS3\0Handset Mic\0MIC BIAS3\0Analog Mic3\0MIC BIAS4\0Analog Mic4\0DMIC0\0MIC BIAS1\0MIC BIAS1\0Digital Mic0\0DMIC1\0MIC BIAS1\0MIC BIAS1\0Digital Mic1\0DMIC2\0MIC BIAS3\0MIC BIAS3\0Digital Mic2\0DMIC3\0MIC BIAS3\0MIC BIAS3\0Digital Mic3\0DMIC4\0MIC BIAS4\0MIC BIAS4\0Digital Mic4\0DMIC5\0MIC BIAS4\0MIC BIAS4\0Digital Mic5\0SpkrLeft IN\0SPK1 OUT\0SpkrRight IN\0SPK2 OUT";
				qcom,pahu-ext-clk-freq = <0x124f800>;
				asoc-codec = <0x5aa 0x674>;
				asoc-codec-names = "msm-stub-codec.1\0msm-ext-disp-audio-codec-rx";
				qcom,wsa-max-devs = <0x01>;
				qcom,wsa-devs = <0x675 0x676 0x677 0x678>;
				qcom,wsa-aux-dev-prefix = "SpkrLeft\0SpkrRight\0SpkrLeft\0SpkrRight";
				status = "disabled";
			};

			sound-tavil {
				compatible = "qcom,sm8150-asoc-snd-tavil";
				qcom,model = "sm8150-tavil-snd-card";
				asoc-platform = <0x2bc 0x2bd 0x2be 0x2bf 0x2c0 0x2c1 0x2c2 0x2c3 0x2c4 0x2c5 0x2c6 0x2c7 0x2c8 0x689>;
				asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-compr-dsp\0msm-pcm-dsp-noirq\0q6audio-adaptation";
				asoc-cpu = <0x2c9 0x2ca 0x2cb 0x2cc 0x2cd 0x2ce 0x2cf 0x2d0 0x2d1 0x2d2 0x2d3 0x2d4 0x2d5 0x2d6 0x2d7 0x2d8 0x2d9 0x2da 0x2db 0x2dc 0x2dd 0x2de 0x2df 0x2e0 0x2e1 0x2e2 0x2e3 0x2e4 0x2e5 0x2e6 0x2e7 0x2e8 0x2e9 0x2ea 0x2eb 0x2ec 0x2ed 0x2ee 0x2ef 0x2f0 0x2f1 0x2f2 0x2f3 0x2f4 0x2f5 0x2f6 0x2f7 0x2f8 0x2fb 0x2f9 0x2fa>;
				asoc-cpu-names = "msm-dai-q6-hdmi.8\0msm-dai-q6-dp.24608\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-mi2s.4\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-auxpcm.5\0msm-dai-q6-dev.16384\0msm-dai-q6-dev.16385\0msm-dai-q6-dev.16386\0msm-dai-q6-dev.16387\0msm-dai-q6-dev.16388\0msm-dai-q6-dev.16389\0msm-dai-q6-dev.16390\0msm-dai-q6-dev.16391\0msm-dai-q6-dev.16392\0msm-dai-q6-dev.16393\0msm-dai-q6-dev.16395\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.16394\0msm-dai-q6-dev.16396\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-dev.8194\0msm-dai-q6-dev.8195\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913\0msm-dai-q6-tdm.36914\0msm-dai-q6-tdm.36928\0msm-dai-q6-tdm.36929";
				fsa4480-i2c-handle = <0x00>;
				phandle = <0x5d3>;
				qcom,ext-disp-audio-rx = <0x01>;
				qcom,wcn-btfm = <0x00>;
				qcom,mi2s-audio-intf = <0x01>;
				qcom,auxpcm-audio-intf = <0x01>;
				qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01 0x01>;
				qcom,audio-routing = "RX_BIAS\0MCLK\0MADINPUT\0MCLK\0AMIC2\0MIC BIAS2\0MIC BIAS2\0Headset Mic\0AMIC3\0MIC BIAS2\0MIC BIAS2\0FMLeft Tx\0AMIC4\0MIC BIAS2\0MIC BIAS2\0FMRight Tx\0DMIC0\0MIC BIAS1\0MIC BIAS1\0Digital Mic0\0DMIC1\0MIC BIAS1\0MIC BIAS1\0Digital Mic1\0DMIC2\0MIC BIAS3\0MIC BIAS3\0Digital Mic2\0DMIC3\0MIC BIAS3\0MIC BIAS3\0Digital Mic3\0DMIC4\0MIC BIAS4\0MIC BIAS4\0Digital Mic4\0DMIC5\0MIC BIAS4\0MIC BIAS4\0Digital Mic5\0L SPK\0Left AMP SPK\0R SPK\0Right AMP SPK";
				qcom,msm-mbhc-hphl-swh = <0x01>;
				qcom,msm-mbhc-gnd-swh = <0x01>;
				qcom,msm-mbhc-hs-mic-max-threshold-mv = <0x270f>;
				qcom,msm-mbhc-hs-mic-min-threshold-mv = <0x280>;
				qcom,hph-en0-gpio = <0x00>;
				qcom,hph-en1-gpio = <0x00>;
				qcom,tavil-mclk-clk-freq = <0x927c00>;
				asoc-codec = <0x5aa 0x674>;
				asoc-codec-names = "msm-stub-codec.1\0msm-ext-disp-audio-codec-rx";
				qcom,wsa-max-devs = <0x00>;
				qcom,wsa-devs = <0x67b 0x67c 0x67d 0x67e>;
				qcom,wsa-aux-dev-prefix = "SpkrLeft\0SpkrRight\0SpkrLeft\0SpkrRight";
				qcom,component-dai-name = "cs35l41-pcm";
				qcom,component-devs = <0x68a>;
				pinctrl-names = "quat_mi2s_enable\0quat_mi2s_disable\0quat_tdm_enable\0quat_tdm_disable";
				pinctrl-0 = <0x42a 0x42c 0x42e>;
				pinctrl-1 = <0x429 0x42b 0x42d>;
				pinctrl-2 = <0x404 0x406 0x408>;
				pinctrl-3 = <0x403 0x405 0x407>;
				mbhc-button-thres = <0x68b 0x0d 0x3f 0x68b 0x58 0x8a 0x68b 0x8a 0x8a 0x68b 0xe1 0xe1 0x68b 0x1c2 0x1c2 0x68b 0x26c 0x26c 0x68b 0x26c 0x26c 0x68b 0x26c 0x26c>;
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2d0>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2d1>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2d2>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2d3>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2d4>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x5d4>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x5d5>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x00>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x5d6>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2f1>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x5d7>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2f2>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x5d8>;
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x68c 0x68d 0x68e>;
			pinctrl-1 = <0x3f7 0x3f9 0x3fb>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2f3>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x00>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x5d9>;
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2f4>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x5da>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2f5>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x5db>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2f6>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x02>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030 0x9032>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x5dc>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2f7>;
			};

			qcom,msm-dai-q6-tdm-quat-rx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9032>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2fb>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x5dd>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2f8>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x5de>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2f9>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x5df>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2fa>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x5e0>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x5e1>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x5e2>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x5e3>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x5e4>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x5e5>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x5e6>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x5e7>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x5e8>;
		};

		qcom,avtimer@170f7000 {
			compatible = "qcom,avtimer";
			reg = <0x170f700c 0x04 0x170f7010 0x04>;
			reg-names = "avtimer_lsb_addr\0avtimer_msb_addr";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0x0a>;
		};

		qcom,vidc@aa00000 {
			compatible = "qcom,msm-vidc\0qcom,sm8150-vidc";
			status = "ok";
			reg = <0xaa00000 0x200000>;
			interrupts = <0x00 0xae 0x04>;
			cache-slice-names = "vidsc0\0vidsc1";
			cache-slices = <0x29 0x02 0x29 0x03>;
			iris-ctl-supply = <0x87>;
			vcodec-supply = <0x2fd>;
			cvp-supply = <0x2fe>;
			clock-names = "gcc_video_axic\0gcc_video_axi0\0gcc_video_axi1\0core_clk\0vcodec_clk\0cvp_clk";
			clocks = <0x1b 0xc3 0x1b 0xc1 0x1b 0xc2 0x70 0x04 0x70 0x02 0x70 0x03>;
			qcom,proxy-clock-names = "gcc_video_axic\0gcc_video_axi0\0gcc_video_axi1\0core_clk\0vcodec_clk\0cvp_clk";
			resets = <0x1b 0x1d 0x70 0x00 0x1b 0x1e 0x1b 0x1f>;
			reset-names = "video_axi_reset\0video_core_reset\0video_axi0_reset\0video_axi1_reset";
			qcom,clock-configs = <0x00 0x00 0x00 0x01 0x01 0x01>;
			qcom,allowed-clock-rates = <0xe4e1c00 0x14257880 0x15c17540 0x1a76e700 0x1fc4ef40>;
			phandle = <0x5e9>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x01>;
				qcom,bus-slave = <0x254>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x81>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "msm-vidc-ddr";
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_llcc {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-llcc";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x302>;
				qcom,bus-governor = "msm-vidc-llcc";
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x26 0x2300 0x60>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x26 0x2304 0x60>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x26 0x2301 0x04>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x26 0x2303 0x20>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			qcom,msm-vidc,mem_cdsp {
				compatible = "qcom,msm-vidc,mem-cdsp";
				memory-region = <0x2ff>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem0 {
				qcom,instance-id = <0x00>;

				modem0_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x02>;
					phandle = <0xde>;
				};

				modem0_proc {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x02>;
					phandle = <0xdf>;
				};

				modem0_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x02>;
					phandle = <0xe0>;
				};

				modem0_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x02>;
					phandle = <0xe1>;
				};

				modem0_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0xc5>;
				};
			};

			adsp {
				qcom,instance-id = <0x01>;

				adsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0xc6>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0xc7>;
				};
			};

			slpi {
				qcom,instance-id = <0x53>;

				slpi_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0xc8>;
				};
			};
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			iommus = <0x26 0x140 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x1e9 0x00 0x00 0x82 0x00 0x00 0x1e6 0x00 0x00 0x1e8 0x00>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0x300>;
			dpdm-supply = <0x301>;
			clocks = <0x1b 0xac 0x1b 0x0c 0x1b 0x05 0x1b 0xae 0x1b 0xb0 0x1b 0xbb>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk\0xo";
			resets = <0x1b 0x1a>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x00 0x00 0x3d 0x2a4 0x00 0x00 0x01 0x247 0x00 0x00 0x3d 0x200 0xf4240 0x2625a0 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x01 0x01 0x3d 0x2a4 0x01 0x01 0x01 0x247 0x01 0x01>;
			phandle = <0x5ea>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xcd00>;
				interrupts = <0x00 0x85 0x00>;
				usb-phy = <0x301 0x302>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,ssp-u3-u0-quirk;
				usb-core-id = <0x00>;
				tx-fifo-resize;
				maximum-speed = "super-speed";
				dr_mode = "otg";
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x17000>;
				interrupts = <0x00 0x84 0x00>;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,usb-bam-num-pipes = <0x04>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x02>;
					qcom,dir = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,peer-bam = <0x00>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,data-fifo-offset = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		hsphy@88e2000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e2000 0x110 0x7801f8 0x04>;
			reg-names = "hsusb_phy_base\0phy_rcal_reg";
			vdd-supply = <0x2b>;
			vdda18-supply = <0x303>;
			vdda33-supply = <0x304>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clocks = <0x25 0x00>;
			clock-names = "ref_clk_src";
			resets = <0x1b 0x0f>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <0xc1 0x6c 0x8b 0x70 0x2e 0x74 0x03 0x78>;
			qcom,rcal-mask = <0x1e00000>;
			phandle = <0x301>;
			qcom,param-host-override-seq = <0x43 0x70>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0x4bc>;
			qcom,vdd-voltage-level = <0x00 0xdea80 0xdea80>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x2a>;
			qcom,vbus-valid-override;
			qcom,link-training-reset;
			qcom,qmp-phy-init-seq = <0x1010 0x01 0x00 0x101c 0x31 0x00 0x1020 0x01 0x00 0x1024 0xde 0x00 0x1028 0x07 0x00 0x1030 0xde 0x00 0x1034 0x07 0x00 0x1050 0x0a 0x00 0x1074 0x06 0x00 0x1078 0x06 0x00 0x107c 0x16 0x00 0x1080 0x16 0x00 0x1084 0x36 0x00 0x1088 0x36 0x00 0x1094 0x1a 0x00 0x10a4 0x04 0x00 0x10ac 0x14 0x00 0x10b0 0x34 0x00 0x10b4 0x34 0x00 0x10b8 0x82 0x00 0x10bc 0x82 0x00 0x10c4 0x82 0x00 0x10cc 0xab 0x00 0x10d0 0xea 0x00 0x10d4 0x02 0x00 0x10d8 0xab 0x00 0x10dc 0xea 0x00 0x10e0 0x02 0x00 0x1110 0x24 0x00 0x1118 0x24 0x00 0x111c 0x02 0x00 0x1158 0x01 0x00 0x116c 0x08 0x00 0x1184 0x02 0x00 0x11ac 0xca 0x00 0x11b0 0x1e 0x00 0x11b4 0xca 0x00 0x11b8 0x1e 0x00 0x11bc 0x11 0x00 0x110c 0x02 0x00 0x1060 0x20 0x00 0x1284 0xd5 0x00 0x129c 0x12 0x00 0x1234 0x00 0x00 0x1238 0x00 0x00 0x123c 0x16 0x00 0x1240 0x05 0x00 0x1304 0x20 0x00 0x1414 0x04 0x00 0x1430 0x2f 0x00 0x1434 0x7f 0x00 0x143c 0xff 0x00 0x1440 0x0f 0x00 0x1444 0x99 0x00 0x144c 0x04 0x00 0x1450 0x08 0x00 0x1454 0x05 0x00 0x1458 0x05 0x00 0x1460 0xa0 0x00 0x14d4 0x54 0x00 0x14d8 0x0e 0x00 0x14dc 0x1f 0x00 0x14ec 0x0f 0x00 0x14f0 0x4a 0x00 0x14f4 0x0a 0x00 0x14f8 0xc0 0x00 0x14fc 0x00 0x00 0x1510 0x77 0x00 0x1514 0x80 0x00 0x151c 0x04 0x00 0x1524 0x0e 0x00 0x1570 0xbf 0x00 0x1574 0xbf 0x00 0x1578 0x3f 0x00 0x157c 0x7f 0x00 0x1580 0x94 0x00 0x1584 0xdc 0x00 0x1588 0xdc 0x00 0x158c 0x5c 0x00 0x1590 0x0b 0x00 0x1594 0xb8 0x00 0x15b4 0x04 0x00 0x15b8 0x38 0x00 0x15bc 0x0c 0x00 0x15c4 0x10 0x00 0x1684 0xd5 0x00 0x169c 0x12 0x00 0x1634 0x00 0x00 0x1638 0x00 0x00 0x163c 0x16 0x00 0x1640 0x05 0x00 0x1704 0x20 0x00 0x1814 0x04 0x00 0x1830 0x2f 0x00 0x1834 0x7f 0x00 0x183c 0xff 0x00 0x1840 0x0f 0x00 0x1844 0x99 0x00 0x184c 0x04 0x00 0x1850 0x08 0x00 0x1854 0x05 0x00 0x1858 0x05 0x00 0x1860 0xa0 0x00 0x18d4 0x54 0x00 0x18d8 0x0e 0x00 0x18dc 0x1f 0x00 0x18ec 0x0f 0x00 0x18f0 0x4a 0x00 0x18f4 0x0a 0x00 0x18f8 0xc0 0x00 0x18fc 0x00 0x00 0x1910 0x77 0x00 0x1914 0x80 0x00 0x191c 0x04 0x00 0x1924 0x0e 0x00 0x1970 0xbf 0x00 0x1974 0xbf 0x00 0x1978 0x3f 0x00 0x197c 0x7f 0x00 0x1980 0x94 0x00 0x1984 0xdc 0x00 0x1988 0xdc 0x00 0x198c 0x5c 0x00 0x1990 0x0b 0x00 0x1994 0xb8 0x00 0x19b4 0x04 0x00 0x19b8 0x38 0x00 0x19bc 0x0c 0x00 0x19c4 0x10 0x00 0x1cc4 0xd0 0x00 0x1cc8 0x17 0x00 0x1ccc 0x20 0x00 0x1d88 0xaa 0x00 0x1dc0 0x88 0x00 0x1dc4 0x13 0x00 0x1ddc 0x0d 0x00 0x1dec 0x50 0x00 0x1f18 0xf8 0x00 0x1f38 0x07 0x00 0xffffffff 0xffffffff 0x00>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x2a18 0x08 0x04 0x1c 0x00 0x10 0x0c 0x1c8c 0x1c18 0x1c50 0x1c70 0x1140>;
			clocks = <0x1b 0xb7 0x1b 0xba 0x25 0x00 0x1b 0xb6 0x1b 0xb9>;
			clock-names = "aux_clk\0pipe_clk\0ref_clk_src\0ref_clk\0com_aux_clk";
			resets = <0x1b 0x12 0x1b 0x11>;
			reset-names = "global_phy_reset\0phy_reset";
			phandle = <0x302>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x26 0x1b2f 0x00>;
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x5eb>;
		};

		ssusb@a800000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa800000 0x100000>;
			reg-names = "core_base";
			iommus = <0x26 0x160 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x1eb 0x00 0x00 0x87 0x00 0x00 0x1e7 0x00 0x00 0x1ea 0x00>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0x305>;
			clocks = <0x1b 0xb1 0x1b 0x0d 0x1b 0x06 0x1b 0xb3 0x1b 0xb5 0x1b 0xbb>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk\0xo";
			resets = <0x1b 0x1b>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,charging-disabled;
			qcom,msm-bus,name = "usb1";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,msm-bus,vectors-KBps = <0x65 0x200 0x00 0x00 0x65 0x2a4 0x00 0x00 0x01 0x2ef 0x00 0x00 0x65 0x200 0xf4240 0x2625a0 0x65 0x2a4 0x00 0x960 0x01 0x2ef 0x00 0x9c40 0x65 0x200 0x3a980 0xaae60 0x65 0x2a4 0x00 0x960 0x01 0x2ef 0x00 0x9c40>;
			status = "disabled";
			phandle = <0x5ec>;

			dwc3@a800000 {
				compatible = "snps,dwc3";
				reg = <0xa800000 0xcd00>;
				interrupts = <0x00 0x8a 0x00>;
				usb-phy = <0x306 0x307>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,ssp-u3-u0-quirk;
				snps,usb3-u1u2-disable;
				usb-core-id = <0x01>;
				tx-fifo-resize;
				maximum-speed = "super-speed-plus";
				dr_mode = "otg";
			};
		};

		hsphy@88e3000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e3000 0x110 0x7801f8 0x04>;
			reg-names = "hsusb_phy_base\0phy_rcal_reg";
			vdd-supply = <0x2b>;
			vdda18-supply = <0x303>;
			vdda33-supply = <0x304>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clocks = <0x25 0x00>;
			clock-names = "ref_clk_src";
			resets = <0x1b 0x10>;
			reset-names = "phy_reset";
			qcom,rcal-mask = <0x1e00000>;
			status = "disabled";
			phandle = <0x306>;
		};

		ssphy@88eb000 {
			compatible = "qcom,usb-ssphy-qmp-v2";
			reg = <0x88eb000 0x1000 0x88eb88c 0x04>;
			reg-names = "qmp_phy_base\0pcs_clamp_enable_reg";
			vdd-supply = <0x2b>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x2a>;
			qcom,vbus-valid-override;
			qcom,qmp-phy-init-seq = <0x94 0x1a 0x00 0x1bc 0x11 0x00 0x158 0x01 0x00 0xbc 0x82 0x00 0xcc 0xab 0x00 0xd0 0xea 0x00 0xd4 0x02 0x00 0x1ac 0xca 0x00 0x1b0 0x1e 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x110 0x24 0x00 0xb0 0x34 0x00 0xac 0x14 0x00 0xa4 0x04 0x00 0x50 0x0a 0x00 0x11c 0x02 0x00 0x118 0x24 0x00 0x16c 0x08 0x00 0xc4 0x82 0x00 0xd8 0xab 0x00 0xdc 0xea 0x00 0xe0 0x02 0x00 0xb8 0x82 0x00 0xb4 0x34 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b4 0xca 0x00 0x1b8 0x1e 0x00 0x60 0x20 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x30 0xde 0x00 0x34 0x07 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x10c 0x02 0x00 0x580 0xb8 0x00 0x57c 0x7f 0x00 0x578 0x37 0x00 0x574 0x2f 0x00 0x570 0xef 0x00 0x594 0xb3 0x00 0x590 0x0b 0x00 0x58c 0x5c 0x00 0x588 0xdc 0x00 0x584 0xdc 0x00 0x444 0x99 0x00 0x44c 0x04 0x00 0x450 0x08 0x00 0x454 0x05 0x00 0x458 0x05 0x00 0x430 0x2f 0x00 0x43c 0xff 0x00 0x440 0x0f 0x00 0x434 0x7f 0x00 0x408 0x08 0x00 0x4d4 0x54 0x00 0x4d8 0x0c 0x00 0x4dc 0x1f 0x00 0x4ec 0x0f 0x00 0x4f0 0x4a 0x00 0x4f4 0x0a 0x00 0x5b4 0x04 0x00 0x510 0x47 0x00 0x514 0x80 0x00 0x51c 0x04 0x00 0x524 0x0e 0x00 0x4fc 0x00 0x00 0x4f8 0xc0 0x00 0x5b8 0x20 0x00 0x414 0x04 0x00 0x5bc 0x0c 0x00 0x29c 0x12 0x00 0x284 0x95 0x00 0x304 0x40 0x00 0x23c 0x05 0x00 0x8c4 0xd0 0x00 0x8c8 0x07 0x00 0x8cc 0x20 0x00 0x8d8 0x13 0x00 0x990 0xe7 0x00 0x994 0x03 0x00 0x988 0xaa 0x00 0xe38 0x07 0x00 0xe18 0xf8 0x00 0x9b0 0x0f 0x00 0x9c0 0x88 0x00 0x9c4 0x13 0x00 0x9dc 0x4b 0x00 0x9ec 0x10 0x00 0x8dc 0x21 0x00 0x9d0 0x0c 0x00 0xffffffff 0xffffffff 0x00>;
			qcom,qmp-phy-reg-offset = <0x814 0xe08 0xe14 0x840 0x800 0x844>;
			clocks = <0x1b 0xbc 0x1b 0xbf 0x25 0x00 0x1b 0xbb 0x1b 0xbe>;
			clock-names = "aux_clk\0pipe_clk\0ref_clk_src\0ref_clk\0com_aux_clk";
			resets = <0x1b 0x13 0x1b 0x14>;
			reset-names = "phy_reset\0phy_phy_reset";
			status = "disabled";
			phandle = <0x307>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0d>;
			qcom,firmware-name = "a640_zap";
			phandle = <0x5ed>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
			phandle = <0x5ee>;
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			operating-points-v2 = <0x4a>;
			phandle = <0x308>;
		};

		gpu-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x5ef>;

			opp-600000000 {
				opp-hz = <0x00 0x23c34600>;
				opp-microvolt = <0x181>;
			};

			opp-553850000 {
				opp-hz = <0x00 0x21031490>;
				opp-microvolt = <0x141>;
			};

			opp-486460000 {
				opp-hz = <0x00 0x1cfeca60>;
				opp-microvolt = <0x101>;
			};

			opp-379650000 {
				opp-hz = <0x00 0x16a0ffd0>;
				opp-microvolt = <0xc1>;
			};

			opp-309110000 {
				opp-hz = <0x00 0x126ca4f0>;
				opp-microvolt = <0x81>;
			};

			opp-215000000 {
				opp-hz = <0x00 0xcd0a3c0>;
				opp-microvolt = <0x41>;
			};
		};

		qcom,kgsl-3d0@2C00000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0\0qcom,kgsl-3d";
			status = "ok";
			reg = <0x2c00000 0x40000 0x2c61000 0x800 0x6900000 0x44000 0x780000 0x6fff>;
			reg-names = "kgsl_3d0_reg_memory\0cx_dbgc\0qdss_gfx\0qfprom_memory";
			interrupts = <0x00 0x12c 0x00>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x00>;
			qcom,chipid = <0x6040001>;
			qcom,gpu-quirk-secvid-set-once;
			qcom,gpu-quirk-cx-gdsc;
			qcom,idle-timeout = <0x50>;
			qcom,no-nap;
			qcom,highest-bank-bit = <0x0f>;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x03>;
			qcom,snapshot-size = <0x200000>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,tsens-name = "tsens_tz_sensor12";
			#cooling-cells = <0x02>;
			tzone-names = "gpuss-0-usr\0gpuss-1-usr";
			qcom,pm-qos-active-latency = <0x2c>;
			clocks = <0x72 0x09 0x1b 0x13 0x1b 0x28 0x72 0x03 0x72 0x00 0x4c 0x04>;
			clock-names = "rbbmtimer_clk\0mem_clk\0mem_iface_clk\0gmu_clk\0gpu_cc_ahb\0l3_vote";
			qcom,isense-clk-on-level = <0x01>;
			qcom,gpubw-dev = <0x308>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,bus-width = <0x20>;
			qcom,msm-bus,num-cases = <0x0c>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x00 0x00 0x1a 0x200 0x00 0xc2178 0x1a 0x200 0x00 0x123bf8 0x1a 0x200 0x00 0x1b7358 0x1a 0x200 0x00 0x214f58 0x1a 0x200 0x00 0x297d18 0x1a 0x200 0x00 0x2ecc78 0x1a 0x200 0x00 0x3dff18 0x1a 0x200 0x00 0x528118 0x1a 0x200 0x00 0x5ed558 0x1a 0x200 0x00 0x6e07f8 0x1a 0x200 0x00 0x7f9bf8>;
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0x309>;
			vdd-supply = <0x30a>;
			operating-points-v2 = <0x30b>;
			cache-slice-names = "gpu\0gpuhtw";
			cache-slices = <0x29 0x0c 0x29 0x0b>;
			qcom,throttle-pwrlevel = <0x00>;
			qcom,gpu-speed-bin = <0x4130 0xe0000000 0x1d>;
			phandle = <0xc9>;

			qcom,gpu-coresights {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-coresight";

				qcom,gpu-coresight@0 {
					reg = <0x00>;
					coresight-name = "coresight-gfx";
					coresight-atid = <0x32>;

					port {

						endpoint {
							remote-endpoint = <0x30c>;
							phandle = <0x1de>;
						};
					};
				};

				qcom,gpu-coresight@1 {
					reg = <0x01>;
					coresight-name = "coresight-gfx-cx";
					coresight-atid = <0x33>;

					port {

						endpoint {
							remote-endpoint = <0x30d>;
							phandle = <0x1df>;
						};
					};
				};
			};

			qcom,l3-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,l3-pwrlevels";

				qcom,l3-pwrlevel@0 {
					reg = <0x00>;
					qcom,l3-freq = <0x00>;
				};

				qcom,l3-pwrlevel@1 {
					reg = <0x01>;
					qcom,l3-freq = <0x501bd000>;
				};

				qcom,l3-pwrlevel@2 {
					reg = <0x02>;
					qcom,l3-freq = "`!`";
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,cpu-to-ahb-path {
				qcom,msm-bus,name = "ahbpath";
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x256 0x00 0x00 0x01 0x256 0x00 0x64 0x01 0x256 0x00 0x98967f>;
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x00>;
					qcom,initial-pwrlevel = <0x04>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x22de6440>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x0b>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x1dc13000>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x197380c0>;
						qcom,bus-freq = <0x06>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x14904840>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0xf518240>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x02>;
						qcom,bus-max = <0x04>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x01>;
					qcom,initial-pwrlevel = <0x04>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x22de6440>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x0b>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x1dc13000>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x197380c0>;
						qcom,bus-freq = <0x06>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x14904840>;
						qcom,bus-freq = <0x04>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0xf518240>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x02>;
						qcom,bus-max = <0x04>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};
			};
		};

		qcom,kgsl-iommu@0x02CA0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x2ca0000 0x10000>;
			qcom,protect = <0xa0000 0xc000>;
			clocks = <0x1b 0x24 0x1b 0x13 0x1b 0x28>;
			clock-names = "iface_clk\0mem_clk\0mem_iface_clk";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			qcom,hyp_secure_alloc;
			phandle = <0x5f0>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0x24b 0x00 0x401>;
				qcom,gpu-offset = <0xa8000>;
				phandle = <0x5f1>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_secure";
				iommus = <0x24b 0x02 0x400>;
				phandle = <0x5f2>;
			};
		};

		qcom,gmu@0x2C6A000 {
			label = "kgsl-gmu";
			compatible = "qcom,gpu-gmu";
			reg = <0x2c6a000 0x30000 0xb290000 0x10000 0xb490000 0x10000>;
			reg-names = "kgsl_gmu_reg\0kgsl_gmu_pdc_cfg\0kgsl_gmu_pdc_seq";
			interrupts = <0x00 0x130 0x00 0x00 0x131 0x00>;
			interrupt-names = "kgsl_hfi_irq\0kgsl_gmu_irq";
			qcom,msm-bus,name = "cnoc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x2734 0x00 0x00 0x1a 0x2734 0x00 0x64>;
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0x309>;
			vdd-supply = <0x30a>;
			clocks = <0x72 0x03 0x72 0x09 0x1b 0x13 0x1b 0x28 0x72 0x00>;
			clock-names = "gmu_clk\0cxo_clk\0axi_clk\0memnoc_clk\0gpu_cc_ahb";
			mboxes = <0x1f 0x00>;
			mbox-names = "aop";
			phandle = <0x6b>;

			qcom,gmu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gmu-pwrlevels";

				qcom,gmu-pwrlevel@0 {
					reg = <0x00>;
					qcom,gmu-freq = <0x00>;
				};

				qcom,gmu-pwrlevel@1 {
					reg = <0x01>;
					qcom,gmu-freq = <0xbebc200>;
				};
			};

			gmu_user {
				compatible = "qcom,smmu-gmu-user-cb";
				iommus = <0x24b 0x04 0x400>;
				phandle = <0x5f3>;
			};

			gmu_kernel {
				compatible = "qcom,smmu-gmu-kernel-cb";
				iommus = <0x24b 0x05 0x400>;
				phandle = <0x5f4>;
			};

			qcom,gpu-acd-table {
				qcom,acd-enable-by-level = <0x3e>;
				qcom,acd-stride = <0x02>;
				qcom,acd-num-levels = <0x05>;
				qcom,acd-data = <0xa02d5ffd 0x7611 0xa02d5ffd 0x6911 0xa02d5ffd 0x6111 0xa02d5ffd 0x6011 0x802d5ffd 0x5411>;
			};
		};

		kgsl-smmu@0x02ca0000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x2ca0000 0x10000 0x2cc2000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,dynamic;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x01>;
			qcom,regulator-names = "vdd";
			vdd-supply = <0x309>;
			clocks = <0x1b 0x28 0x1b 0x29 0x72 0x00>;
			clock-names = "gcc_gpu_memnoc_gfx_clk\0gcc_gpu_snoc_dvm_gfx_clk\0gpu_cc_ahb_clk";
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x2a2 0x04 0x00 0x2a9 0x04 0x00 0x2aa 0x04 0x00 0x2ab 0x04 0x00 0x2ac 0x04 0x00 0x2ad 0x04 0x00 0x2ae 0x04 0x00 0x2af 0x04 0x00 0x2b0 0x04>;
			qcom,actlr = <0x00 0x407 0x303>;
			phandle = <0x24b>;

			gfx_0_tbu@0x2cc5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x2cc5000 0x1000 0x2cc2200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				phandle = <0x5f5>;
			};

			gfx_1_tbu@0x2cc9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x2cc9000 0x1000 0x2cc2208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				phandle = <0x5f6>;
			};
		};

		gpu_opp_table_v2 {
			compatible = "operating-points-v2";
			phandle = <0x30b>;

			opp-675000000 {
				opp-hz = <0x00 0x283baec0>;
				opp-microvolt = <0x141>;
			};

			opp-585000000 {
				opp-hz = <0x00 0x22de6440>;
				opp-microvolt = <0x101>;
			};

			opp-499200000 {
				opp-hz = <0x00 0x1dc13000>;
				opp-microvolt = <0xe1>;
			};

			opp-427000000 {
				opp-hz = <0x00 0x197380c0>;
				opp-microvolt = <0xc1>;
			};

			opp-345000000 {
				opp-hz = <0x00 0x14904840>;
				opp-microvolt = <0x81>;
			};

			opp-257000000 {
				opp-hz = <0x00 0xf518240>;
				opp-microvolt = <0x41>;
			};
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x60c>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x02>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_no_labibb {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x726>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_vdd_no_labibb {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x60d>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "vdd";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xd13a8>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x00>;
			};
		};

		dsi_panel_pwr_supply_vdd_labibb {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x727>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "vdd";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xd13a8>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x00>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x01>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x4f5880>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};

			qcom,panel-supply-entry@3 {
				reg = <0x02>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = "\0\f5";
				qcom,supply-max-voltage = <0x5265c0>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		display-gpio-regulator@0 {
			compatible = "regulator-fixed";
			regulator-name = "display_panel_avdd_eldo";
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-enable-ramp-delay = <0xe9>;
			enable-active-high;
			regulator-boot-on;
			phandle = <0x62e>;
		};

		qcom,dsi-display@0 {
			label = "dsi_sharp_4k_dsc_video_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x60f>;
			phandle = <0x728>;
		};

		qcom,dsi-display@1 {
			label = "dsi_sharp_4k_dsc_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x610>;
			phandle = <0x729>;
		};

		qcom,dsi-display@2 {
			label = "dsi_sharp_1080_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x611>;
			phandle = <0x72a>;
		};

		qcom,dsi-display@3 {
			label = "dsi_dual_sharp_1080_120hz_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x612>;
			phandle = <0x72b>;
		};

		qcom,dsi-display@4 {
			label = "dsi_dual_nt35597_truly_video_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x613>;
			phandle = <0x72c>;
		};

		qcom,dsi-display@5 {
			label = "dsi_dual_nt35597_truly_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x614>;
			phandle = <0x72d>;
		};

		qcom,dsi-display@6 {
			label = "dsi_nt35597_truly_dsc_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x01>;
			qcom,dsi-phy-num = <0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk1\0mux_pixel_clk1";
			qcom,dsi-panel = <0x615>;
			phandle = <0x72e>;
		};

		qcom,dsi-display@7 {
			label = "dsi_nt35597_truly_dsc_video_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x01>;
			qcom,dsi-phy-num = <0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk1\0mux_pixel_clk1";
			qcom,dsi-panel = <0x616>;
			phandle = <0x72f>;
		};

		qcom,dsi-display@8 {
			label = "dsi_sim_vid_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x617>;
			phandle = <0x730>;
		};

		qcom,dsi-display@9 {
			label = "dsi_dual_sim_vid_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x618>;
			phandle = <0x731>;
		};

		qcom,dsi-display@10 {
			label = "dsi_sim_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x619>;
			phandle = <0x732>;
		};

		qcom,dsi-display@11 {
			label = "dsi_dual_sim_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x61a>;
			phandle = <0x733>;
		};

		qcom,dsi-display@12 {
			label = "dsi_sim_dsc_375_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x61b>;
			phandle = <0x734>;
		};

		qcom,dsi-display@13 {
			label = "dsi_dual_sim_dsc_375_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x61c>;
			phandle = <0x735>;
		};

		qcom,dsi-display@14 {
			label = "dsi_sw43404_amoled_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x61d>;
			phandle = <0x736>;
		};

		qcom,dsi-display@15 {
			label = "dsi_nt35695b_truly_fhd_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x61e>;
			phandle = <0x737>;
		};

		qcom,dsi-display@16 {
			label = "dsi_nt35695b_truly_fhd_video_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x61f>;
			phandle = <0x738>;
		};

		qcom,dsi-display@17 {
			label = "ss_dsi_panel_S6E3XA0_AMB729WA01_QXGA";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x620>;
			phandle = <0x780>;
		};

		qcom,dsi-display@18 {
			label = "ss_dsi_panel_S6E3FA7_AMB458WJ01_HD";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x621>;
			phandle = <0x781>;
		};

		qcom,dsi-display@19 {
			label = "ss_dsi_panel_PBA_BOOTING_FHD";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x622>;
			phandle = <0x782>;
		};

		qcom,dsi-display@20 {
			label = "ss_dsi_panel_PBA_BOOTING_FHD_DSI1";
			qcom,display-type = "secondary";
			qcom,dsi-ctrl-num = <0x01>;
			qcom,dsi-phy-num = <0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk1\0mux_pixel_clk1";
			qcom,dsi-panel = <0x61e>;
			phandle = <0x783>;
		};

		qcom,dsi-display@21 {
			label = "dsi_nt35695b_truly_fhd_video_display";
			qcom,display-type = "secondary";
			qcom,dsi-ctrl-num = <0x01>;
			qcom,dsi-phy-num = <0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk1\0mux_pixel_clk1";
			qcom,dsi-panel = <0x61f>;
			phandle = <0x73d>;
		};

		qcom,dsi-display@22 {
			label = "dsi_sim_sec_hd_cmd_display";
			qcom,display-type = "secondary";
			qcom,dsi-ctrl-num = <0x01>;
			qcom,dsi-phy-num = <0x01>;
			qcom,dsi-select-clocks = "mux_byte_clk1\0mux_pixel_clk1";
			qcom,dsi-panel = <0x623>;
			phandle = <0x73e>;
		};

		qcom,dsi-display@23 {
			label = "dsi_rm69299_visionox_amoled_vid_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0\0mux_pixel_clk0";
			qcom,dsi-panel = <0x624>;
			phandle = <0x73f>;
		};

		qcom,dsi-display-primary {
			compatible = "qcom,dsi-display";
			label = "primary";
			qcom,dsi-ctrl = <0x31b 0x31c>;
			qcom,dsi-phy = <0x31d 0x31e>;
			clocks = <0x313 0x06 0x313 0x09 0x313 0x0a 0x313 0x0d 0x314 0x20 0x314 0x23 0x314 0x24 0x314 0x27>;
			clock-names = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0\0mux_byte_clk1\0mux_pixel_clk1\0cphy_byte_clk1\0cphy_pixel_clk1";
			pinctrl-names = "panel_active\0panel_suspend";
			pinctrl-0 = <0x625 0x626 0x627 0x628>;
			pinctrl-1 = <0x629 0x62a 0x627 0x628>;
			qcom,platform-te-gpio = <0x38 0x08 0x00>;
			qcom,panel-te-source = <0x00>;
			vddio-supply = <0x62b>;
			lab-supply = <0x62c>;
			ibb-supply = <0x62d>;
			vdd-supply = <0x62e>;
			qcom,dsi-display-list = <0x62f 0x630>;
			vci-supply = <0x631>;
			vdd3-supply = <0x632>;
			vddr-supply = <0x633>;
			phandle = <0x641>;
		};

		qcom,dsi-display-secondary {
			compatible = "qcom,dsi-display";
			label = "secondary";
			qcom,dsi-ctrl = <0x31b 0x31c>;
			qcom,dsi-phy = <0x31d 0x31e>;
			clocks = <0x313 0x06 0x313 0x09 0x313 0x0a 0x313 0x0d 0x314 0x20 0x314 0x23 0x314 0x24 0x314 0x27>;
			clock-names = "mux_byte_clk0\0mux_pixel_clk0\0cphy_byte_clk0\0cphy_pixel_clk0\0mux_byte_clk1\0mux_pixel_clk1\0cphy_byte_clk1\0cphy_pixel_clk1";
			pinctrl-names = "panel_active\0panel_suspend";
			pinctrl-0 = <0x634 0x635 0x636 0x637>;
			pinctrl-1 = <0x638 0x639 0x636 0x637>;
			qcom,platform-te-gpio = <0x38 0x52 0x00>;
			qcom,panel-te-source = <0x01>;
			vddio-supply = <0x62b>;
			lab-supply = <0x62c>;
			ibb-supply = <0x62d>;
			vdd-supply = <0x62e>;
			qcom,dsi-display-list = <0x63a 0x63b>;
			vcisub-supply = <0x63c>;
			vdd3sub-supply = <0x63d>;
			vddrsub-supply = <0x63e>;
			phandle = <0x642>;
		};

		qcom,wb-display@0 {
			compatible = "qcom,wb-display";
			cell-index = <0x00>;
			label = "wb_display";
			phandle = <0x640>;
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x63f>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x674>;
			};
		};

		qcom,qbt1000 {
			compatible = "qcom,qbt1000";
			clock-names = "core\0iface";
			clock-frequency = <0x17d7840>;
			qcom,ipc-gpio = <0x38 0x76 0x00>;
			qcom,finger-detect-gpio = <0x649 0x01 0x00>;
		};

		argos {
			compatible = "samsung,argos";
			#address-cells = <0x01>;
			phandle = <0x741>;

			boot_device@1 {
				net_boost,label = "WIFI TX";
				net_boost,node = "wlan0";
				net_boost,table_size = <0x05>;
				net_boost,table = <0x14 0x168f00 0x00 0x168f00 0x00 0x00 0x00 0x00 0x00 0x00 0x3c 0x1a1300 0x00 0x1a1300 0x00 0x00 0x00 0x00 0x00 0x00 0x64 0x1d4c00 0x00 0x1b3f00 0x00 0x00 0x00 0x00 0x00 0x01 0x96 0x21fc00 0x00 0x21fc00 0x00 0x00 0x00 0x01 0x01 0x01 0x12c 0x24ea00 0x00 0x24ea00 0x00 0x00 0x00 0x01 0x01 0x01>;
			};

			boot_device@2 {
				net_boost,label = "WIFI RX";
				net_boost,node = "wlan0";
				net_boost,table_size = <0x04>;
				net_boost,table = <0x3c 0x10fe00 0x00 0x10fe00 0x00 0x00 0x00 0x00 0x00 0x00 0x64 0x127500 0x00 0x127500 0x00 0x00 0x00 0x00 0x00 0x00 0xc8 0x1b8a00 0x00 0x1b3f00 0x00 0x00 0x00 0x01 0x01 0x01 0x12c 0x1ec300 0x00 0x1ec300 0x00 0x00 0x00 0x01 0x01 0x01>;
			};

			boot_device@3 {
				net_boost,label = "SWLAN";
				net_boost,node = "swlan0";
				net_boost,table_size = <0x04>;
				net_boost,table = <0x02 0x189c00 0x00 0x189c00 0x00 0x00 0x00 0x00 0x00 0x00 0x05 0x1c2000 0x00 0x1c2000 0x00 0x00 0x00 0x00 0x00 0x00 0x14 0x1fef00 0x00 0x1fef00 0x00 0x00 0x00 0x01 0x01 0x01 0x32 0x224700 0x00 0x224700 0x00 0x00 0x00 0x01 0x01 0x01>;
			};

			boot_device@4 {
				net_boost,label = "UFS";
				net_boost,node = [00];
				net_boost,sysnode = "/sys/class/scsi_host/host0/transferred_cnt";
				net_boost,table_size = <0x03>;
				net_boost,table = <0x70 0x00 0x00 0x8a480 0x00 0x00 0x00 0x00 0x00 0x00 0x320 0x00 0x00 0xd7a00 0x00 0x00 0x00 0x00 0x00 0x00 0xc80 0x00 0x00 0x1fef00 0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			boot_device@5 {
				net_boost,label = "P2P";
				net_boost,node = "p2p-wlan0-0";
				net_boost,table_size = <0x03>;
				net_boost,table = <0x1e 0x15ae00 0x00 0x15ae00 0x00 0x00 0x00 0x00 0x00 0x00 0x5a 0x1de200 0x00 0x1de200 0x00 0x00 0x00 0x00 0x00 0x00 0x12c 0x21b100 0x00 0x21b100 0x00 0x00 0x00 0x01 0x01 0x01>;
			};

			boot_device@6 {
				net_boost,label = "NAN";
				net_boost,node = "aware_data0";
				net_boost,table_size = <0x03>;
				net_boost,table = <0x1e 0x15ae00 0x00 0x15ae00 0x00 0x00 0x00 0x00 0x00 0x00 0x5a 0x1de200 0x00 0x1de200 0x00 0x00 0x00 0x00 0x00 0x00 0x12c 0x21b100 0x00 0x21b100 0x00 0x00 0x00 0x01 0x01 0x01>;
			};

			boot_device@7 {
				net_boost,label = "IPC";
				net_boost,node = "rmnet_ipa0";
				net_boost,table_size = <0x06>;
				net_boost,table = <0x0a 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1e 0x122a00 0x00 0x122a00 0x00 0x00 0x00 0x00 0x00 0x00 0x3c 0x15ae00 0x00 0x15ae00 0x00 0x00 0x00 0x00 0x00 0x00 0x64 0x1a1300 0x00 0x1a1300 0x00 0x00 0x00 0x00 0x00 0x00 0xc8 0x1b8a00 0x00 0x1b8a00 0x00 0x00 0x00 0x01 0x01 0x01 0x12c 0x1f0e00 0x00 0x1f0e00 0x00 0x00 0x00 0x01 0x01 0x01>;
			};
		};

		input_booster {
			status = "okay";
			compatible = "input_booster";
			resValcount = "2";
			max_resource_count = "4";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			ib_release_values = "-1,0,0,0";

			booster_key@1 {
				input_booster,label = "key";
				input_booster,type = <0x00>;
				input_booster,head_time = <0x1f4>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x114900 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@2 {
				input_booster,label = "touchkey";
				input_booster,type = <0x01>;
				input_booster,head_time = <0x01>;
				input_booster,tail_time = <0x1f4>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x114900 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@3 {
				input_booster,label = "touch";
				input_booster,type = <0x02>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x114900 0xea600>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x3f9 0x3f9>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x05 0x05>;
					};
				};
			};

			booster_key@4 {
				input_booster,label = "multitouch";
				input_booster,type = <0x03>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x320>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x1de200 0x148200>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@5 {
				input_booster,label = "keyboard";
				input_booster,type = <0x04>;
				input_booster,head_time = <0x82>;
				input_booster,tail_time = <0x82>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x114900 0x114900>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@6 {
				input_booster,label = "mouse";
				input_booster,type = <0x05>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x114900 0x77880>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@7 {
				input_booster,label = "mouse_wheel";
				input_booster,type = <0x06>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x114900 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@8 {
				input_booster,label = "pen_hover";
				input_booster,type = <0x07>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x114900 0x77880>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@9 {
				input_booster,label = "pen";
				input_booster,type = <0x08>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x258>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x180600 0xea600>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};
		};

		mcd {
			compatible = "qcom,mcd";
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			interrupts = <0x00 0x280 0x00>;
			interrupt-names = "mcd_irq";
			qcom,no-clock-support;
		};

		sec_smem@0 {
			compatible = "samsung,sec-smem";
			status = "okay";
		};

		usb-notifier {
			compatible = "samsung,usb-notifier";
			qcom,disable_control_en = <0x01>;
			qcom,unsupport_host_en = <0x00>;
			phandle = <0x748>;
		};

		qcom,qup_hsuart@0xa90000 {
			compatible = "qcom,msm-geni-serial-hs\0qcom,msm-geni-uart";
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x69 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x64c 0x64d>;
			pinctrl-1 = <0x64e 0x64f>;
			interrupts = <0x00 0x165 0x00>;
			qcom,wrapper-core = <0x273>;
			status = "ok";
			always-on-clock;
			phandle = <0x749>;
		};

		i2c@21 {
			cell-index = <0x15>;
			compatible = "i2c-gpio";
			gpios = <0x38 0x99 0x00 0x38 0x9a 0x00>;
			#i2c-gpio,delay-us = <0x02>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x650 0x651>;
			phandle = <0x74b>;

			s2dos05@60 {
				compatible = "samsung,s2dos05pmic";
				reg = <0x60>;
				adc_mode = <0x02>;
				adc_sync_mode = <0x02>;
				pinctrl-names = "default";
				pinctrl-0 = <0x652>;
				s2dos05,s2dos05_int = <0x38 0x77 0x00>;

				regulators {

					s2dos05-ldo1 {
						regulator-name = "s2dos05-ldo1";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x1e8480>;
						regulator-active-discharge = <0x01>;
						phandle = <0x632>;
					};

					s2dos05-ldo2 {
						regulator-name = "s2dos05-ldo2";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-active-discharge = <0x01>;
						regulator-boot-on;
						phandle = <0x74c>;
					};

					s2dos05-ldo3 {
						regulator-name = "s2dos05-ldo3";
						regulator-min-microvolt = <0x325aa0>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-active-discharge = <0x01>;
						regulator-boot-on;
						phandle = <0x74d>;
					};

					s2dos05-ldo4 {
						regulator-name = "s2dos05-ldo4";
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x399a18>;
						regulator-active-discharge = <0x01>;
						phandle = <0x631>;
					};

					s2dos05-buck1 {
						regulator-name = "s2dos05-buck1";
						regulator-min-microvolt = <0xcf850>;
						regulator-max-microvolt = <0x200b20>;
						regulator-active-discharge = <0x01>;
						phandle = <0x633>;
					};

					s2dos05-elvss {
						regulator-name = "s2dos05-elvss";
						phandle = <0x74e>;
					};
				};
			};

			s2mpb02@59 {
				compatible = "s2mpb02,s2mpb02mfd";
				reg = <0x59>;
				interrupt-parent = <0x38>;
				status = "okay";
				s2mpb02,mfd-cell = "s2mpb02-sub-reg";

				regulators {

					s2mpb02-ldo1 {
						regulator-name = "s2mpb02_sub-ldo1";
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x124f80>;
						phandle = <0x74f>;
					};

					s2mpb02-ldo2 {
						regulator-name = "s2mpb02_sub-ldo2";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x750>;
					};

					s2mpb02-ldo3 {
						regulator-name = "s2mpb02_sub-ldo3";
						regulator-min-microvolt = <0x100590>;
						regulator-max-microvolt = <0x100590>;
						phandle = <0x6ec>;
					};

					s2mpb02-ldo4 {
						regulator-name = "s2mpb02_sub-ldo4";
						regulator-min-microvolt = <0x100590>;
						regulator-max-microvolt = <0x100590>;
						phandle = <0x751>;
					};

					s2mpb02-ldo5 {
						regulator-name = "s2mpb02_sub-ldo5";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-boot-on;
						phandle = <0x752>;
					};

					s2mpb02-ldo6 {
						regulator-name = "s2mpb02_sub-ldo6";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x6c7>;
					};

					s2mpb02-ldo7 {
						regulator-name = "s2mpb02_sub-ldo7";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x753>;
					};

					s2mpb02-ldo8 {
						regulator-name = "s2mpb02_sub-ldo8";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x63d>;
					};

					s2mpb02-ldo9 {
						regulator-name = "s2mpb02_sub-ldo9";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x6c1>;
					};

					s2mpb02-ldo10 {
						regulator-name = "s2mpb02_sub-ldo10";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-always-on;
						phandle = <0x754>;
					};

					s2mpb02-ldo11 {
						regulator-name = "s2mpb02_sub-ldo11";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-boot-on;
						phandle = <0x755>;
					};

					s2mpb02-ldo12 {
						regulator-name = "s2mpb02_sub-ldo12";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x756>;
					};

					s2mpb02-ldo13 {
						regulator-name = "s2mpb02_sub-ldo13";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x6ed>;
					};

					s2mpb02-ldo14 {
						regulator-name = "s2mpb02_sub-ldo14";
						regulator-min-microvolt = <0x2dc6c0>;
						regulator-max-microvolt = <0x2dc6c0>;
						regulator-boot-on;
						phandle = <0x757>;
					};

					s2mpb02-ldo15 {
						regulator-name = "s2mpb02_sub-ldo15";
						regulator-min-microvolt = <0x2dc6c0>;
						regulator-max-microvolt = <0x2dc6c0>;
						phandle = <0x63c>;
					};

					s2mpb02-ldo16 {
						regulator-name = "s2mpb02_sub-ldo16";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x758>;
					};

					s2mpb02-ldo17 {
						regulator-name = "s2mpb02_sub-ldo17";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x759>;
					};

					s2mpb02-ldo18 {
						regulator-name = "s2mpb02_sub-ldo18";
						regulator-min-microvolt = <0x33e140>;
						regulator-max-microvolt = <0x33e140>;
						phandle = <0x75a>;
					};

					s2mpb02-buck1 {
						regulator-name = "s2mpb02_sub-buck1";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x186a00>;
						phandle = <0x63e>;
					};

					s2mpb02-buck2 {
						regulator-name = "s2mpb02_sub-buck2";
						regulator-min-microvolt = <0x13d620>;
						regulator-max-microvolt = <0x13d620>;
						phandle = <0x6ee>;
					};

					s2mpb02-bb {
						regulator-name = "s2mpb02_sub-bb";
						regulator-min-microvolt = <0x3567e0>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-always-on;
						phandle = <0x75b>;
					};
				};
			};
		};

		i2c@1 {
			cell-index = <0x01>;
			compatible = "i2c-gpio";
			gpios = <0x38 0xa9 0x00 0x38 0xaa 0x00>;
			i2c-gpio,delay-us = <0x02>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x653 0x654>;
			phandle = <0x75c>;

			s2mpb02@59 {
				compatible = "s2mpb02,s2mpb02mfd";
				reg = <0x59>;
				interrupt-parent = <0x38>;
				status = "okay";

				regulators {

					s2mpb02-ldo1 {
						regulator-name = "s2mpb02-ldo1";
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x124f80>;
						phandle = <0x6f4>;
					};

					s2mpb02-ldo2 {
						regulator-name = "s2mpb02-ldo2";
						regulator-min-microvolt = <0xf4240>;
						regulator-max-microvolt = <0xf4240>;
						phandle = <0x75d>;
					};

					s2mpb02-ldo3 {
						regulator-name = "s2mpb02-ldo3";
						regulator-min-microvolt = <0xfa3e8>;
						regulator-max-microvolt = <0xfa3e8>;
						phandle = <0x6e8>;
					};

					s2mpb02-ldo4 {
						regulator-name = "s2mpb02-ldo4";
						regulator-min-microvolt = <0x100590>;
						regulator-max-microvolt = <0x100590>;
						phandle = <0x6f9>;
					};

					s2mpb02-ldo5 {
						regulator-name = "s2mpb02-ldo5";
						regulator-min-microvolt = <0x100590>;
						regulator-max-microvolt = <0x100590>;
						phandle = <0x6df>;
					};

					s2mpb02-ldo6 {
						regulator-name = "s2mpb02-ldo6";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x6c6>;
					};

					s2mpb02-ldo7 {
						regulator-name = "s2mpb02-ldo7";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x6e9>;
					};

					s2mpb02-ldo8 {
						regulator-name = "s2mpb02-ldo8";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x6fa>;
					};

					s2mpb02-ldo9 {
						regulator-name = "s2mpb02-ldo9";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x6f5>;
					};

					s2mpb02-ldo10 {
						regulator-name = "s2mpb02-ldo10";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x6ca>;
					};

					s2mpb02-ldo11 {
						regulator-name = "s2mpb02-ldo11";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x6ea>;
					};

					s2mpb02-ldo12 {
						regulator-name = "s2mpb02-ldo12";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x6f3>;
					};

					s2mpb02-ldo13 {
						regulator-name = "s2mpb02-ldo13";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x6e0>;
					};

					s2mpb02-ldo14 {
						regulator-name = "s2mpb02-ldo14";
						regulator-min-microvolt = <0x325aa0>;
						regulator-max-microvolt = <0x325aa0>;
						phandle = <0x6c9>;
					};

					s2mpb02-ldo15 {
						regulator-name = "s2mpb02-ldo15";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x6fb>;
					};

					s2mpb02-ldo16 {
						regulator-name = "s2mpb02-ldo16";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x6c8>;
					};

					s2mpb02-ldo17 {
						regulator-name = "s2mpb02-ldo17";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x6f6>;
					};

					s2mpb02-ldo18 {
						regulator-name = "s2mpb02-ldo18";
						regulator-min-microvolt = <0x33e140>;
						regulator-max-microvolt = <0x33e140>;
						phandle = <0x75e>;
					};

					s2mpb02-buck1 {
						regulator-name = "s2mpb02-buck1";
						regulator-min-microvolt = <0x13d620>;
						regulator-max-microvolt = <0x13d620>;
						regulator-always-on;
						phandle = <0x75f>;
					};

					s2mpb02-buck2 {
						regulator-name = "s2mpb02-buck2";
						regulator-min-microvolt = <0x13d620>;
						regulator-max-microvolt = <0x13d620>;
						phandle = <0x6e1>;
					};

					s2mpb02-bb {
						regulator-name = "s2mpb02-bb";
						regulator-min-microvolt = <0x3567e0>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-always-on;
						phandle = <0x760>;
					};
				};

				torch {
					status = "okay";

					s2mpb02-leds1 {
						ledname = "leds-sec1";
						id = <0x00>;
						brightness = <0x0a>;
						timeout = <0x07>;
						default-trigger = "flash_trigger";
						gpios = <0x38 0xab 0x00>;
						phandle = <0x6c2>;
					};

					s2mpb02-leds2 {
						ledname = "torch-sec1";
						id = <0x01>;
						brightness = <0x09>;
						timeout = <0x0f>;
						default-trigger = "torch_trigger";
						gpios = <0x38 0xae 0x00>;
						phandle = <0x6c3>;
					};
				};
			};
		};

		i2c@2 {
			cell-index = <0x02>;
			compatible = "i2c-gpio";
			gpios = <0x38 0xac 0x00 0x38 0xad 0x00>;
			#i2c-gpio,delay-us = <0x02>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x655 0x656>;
			phandle = <0x761>;

			s2mpb03@56 {
				compatible = "samsung,s2mpb03pmic";
				reg = <0x56>;
				additional_reg_init;

				regulators {

					s2mpb03-ldo1 {
						regulator-name = "s2mpb03-ldo1";
						regulator-min-microvolt = <0xfa3e8>;
						regulator-max-microvolt = <0xfa3e8>;
						phandle = <0x6d5>;
					};

					s2mpb03-ldo2 {
						regulator-name = "s2mpb03-ldo2";
						regulator-min-microvolt = <0x10c8e0>;
						regulator-max-microvolt = <0x10c8e0>;
						phandle = <0x6d9>;
					};

					s2mpb03-ldo3 {
						regulator-name = "s2mpb03-ldo3";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x6d6>;
					};

					s2mpb03-ldo4 {
						regulator-name = "s2mpb03-ldo4";
						regulator-min-microvolt = <0xaae60>;
						regulator-max-microvolt = <0xfa3e8>;
						phandle = <0x6da>;
					};

					s2mpb03-ldo5 {
						regulator-name = "s2mpb03-ldo5";
						regulator-min-microvolt = <0x249f00>;
						regulator-max-microvolt = <0x249f00>;
						phandle = <0x6d7>;
					};

					s2mpb03-ldo6 {
						regulator-name = "s2mpb03-ldo6";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x6d8>;
					};

					s2mpb03-ldo7 {
						regulator-name = "s2mpb03-ldo7";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x6cb>;
					};
				};
			};
		};

		sec_thermistor@0 {
			compatible = "samsung,sec-ap-thermistor";
			status = "okay";
			io-channels = <0x605 0x4d>;
			io-channel-names = "ap_therm";
			adc_array = <0x1a32d 0x1b56c 0x1c7ac 0x1d9eb 0x1ec2b 0x1fe6a 0x21505 0x22ba0 0x2423c 0x258d7 0x26f72 0x28ab7 0x2a5fc 0x2c140 0x2dc85 0x2f7ca 0x31453 0x330dd 0x34d66 0x369f0 0x38679 0x3aac4 0x3cf0f 0x3f359 0x417a4 0x43bef 0x46344 0x48a99 0x4b1ef 0x4d944 0x50099 0x52f7c 0x55e5e 0x58d41 0x5bc23 0x5eb06 0x621b7 0x65868 0x68f18 0x6c5c9 0x6fc7a 0x73967 0x77654 0x7b340 0x7f02d 0x82d1a 0x874e0 0x8bca6 0x9046b 0x94c31 0x993f7 0x9dc72 0xa24ee 0xa6d69 0xab5e5 0xafe60 0xb4de7 0xb9d6e 0xbecf5 0xc3c7c 0xc8c03 0xce365 0xd3ac7 0xd922a 0xde98c 0xe40ee 0xe7ede 0xebccf 0xefabf 0xf38b0 0xf76a0 0xfd210 0x102d80 0x1088f1 0x10e461 0x113fd1 0x11930b 0x11e645 0x123980 0x128cba 0x12dff4 0x132ba1 0x13774e 0x13c2fb 0x140ea8 0x145a55 0x14931a 0x14cbdf 0x1504a3 0x153d68 0x15762d 0x15c124 0x160c1b 0x165713 0x16a20a 0x16ed01 0x172364 0x1759c7 0x17902a 0x17c68d 0x17fcf0 0x1831e8 0x1866df 0x189bd7 0x18d0ce 0x1905c6 0x192fcb 0x1959d0 0x1983d5 0x19adda 0x19d7df>;
			temp_array = <0x384 0x37a 0x370 0x366 0x35c 0x352 0x348 0x33e 0x334 0x32a 0x320 0x316 0x30c 0x302 0x2f8 0x2ee 0x2e4 0x2da 0x2d0 0x2c6 0x2bc 0x2b2 0x2a8 0x29e 0x294 0x28a 0x280 0x276 0x26c 0x262 0x258 0x24e 0x244 0x23a 0x230 0x226 0x21c 0x212 0x208 0x1fe 0x1f4 0x1ea 0x1e0 0x1d6 0x1cc 0x1c2 0x1b8 0x1ae 0x1a4 0x19a 0x190 0x186 0x17c 0x172 0x168 0x15e 0x154 0x14a 0x140 0x136 0x12c 0x122 0x118 0x10e 0x104 0xfa 0xf0 0xe6 0xdc 0xd2 0xc8 0xbe 0xb4 0xaa 0xa0 0x96 0x8c 0x82 0x78 0x6e 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x00 0xfffffff6 0xffffffec 0xffffffe2 0xffffffd8 0xffffffce 0xffffffc4 0xffffffba 0xffffffb0 0xffffffa6 0xffffff9c 0xffffff92 0xffffff88 0xffffff7e 0xffffff74 0xffffff6a 0xffffff60 0xffffff56 0xffffff4c 0xffffff42 0xffffff38>;
		};

		sec_thermistor@1 {
			compatible = "samsung,sec-pa-thermistor";
			status = "okay";
			io-channels = <0x607 0x4e>;
			io-channel-names = "pa_therm";
			adc_array = <0x1df3d 0x1f196 0x203f0 0x21649 0x228a3 0x23afc 0x2517d 0x267fe 0x27e80 0x29501 0x2ab82 0x2c7a4 0x2e3c5 0x2ffe7 0x31c08 0x3382a 0x355de 0x37392 0x39145 0x3aef9 0x3ccad 0x3f1a0 0x41693 0x43b87 0x4607a 0x4856d 0x4adac 0x4d5eb 0x4fe29 0x52668 0x54ea7 0x57e32 0x5adbe 0x5dd49 0x60cd5 0x63c60 0x6746f 0x6ac7e 0x6e48e 0x71c9d 0x754ac 0x7924e 0x7cff1 0x80d93 0x84b36 0x888d8 0x8d17a 0x91a1d 0x962bf 0x9ab62 0x9f404 0xa3ccd 0xa8596 0xace60 0xb1729 0xb5ff2 0xbafd4 0xbffb6 0xc4f97 0xc9f79 0xcef5b 0xd46a3 0xd9dec 0xdf534 0xe4c7d 0xea3c5 0xef2bd 0xf41b5 0xf90ae 0xfdfa6 0x102e9e 0x10876c 0x10e039 0x113907 0x1191d4 0x11eaa2 0x123b6d 0x128c39 0x12dd04 0x132dd0 0x137e9b 0x13c875 0x14124e 0x145c28 0x14a601 0x14efdb 0x1526e7 0x155df3 0x1594fe 0x15cc0a 0x160316 0x16441e 0x168526 0x16c62d 0x170735 0x17483d 0x177f2f 0x17b621 0x17ed12 0x182404 0x185af6 0x188d24 0x18bf52 0x18f180 0x1923ae 0x1955dc 0x197c07 0x19a232 0x19c85c 0x19ee87 0x1a14b2>;
			temp_array = <0x384 0x37a 0x370 0x366 0x35c 0x352 0x348 0x33e 0x334 0x32a 0x320 0x316 0x30c 0x302 0x2f8 0x2ee 0x2e4 0x2da 0x2d0 0x2c6 0x2bc 0x2b2 0x2a8 0x29e 0x294 0x28a 0x280 0x276 0x26c 0x262 0x258 0x24e 0x244 0x23a 0x230 0x226 0x21c 0x212 0x208 0x1fe 0x1f4 0x1ea 0x1e0 0x1d6 0x1cc 0x1c2 0x1b8 0x1ae 0x1a4 0x19a 0x190 0x186 0x17c 0x172 0x168 0x15e 0x154 0x14a 0x140 0x136 0x12c 0x122 0x118 0x10e 0x104 0xfa 0xf0 0xe6 0xdc 0xd2 0xc8 0xbe 0xb4 0xaa 0xa0 0x96 0x8c 0x82 0x78 0x6e 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x00 0xfffffff6 0xffffffec 0xffffffe2 0xffffffd8 0xffffffce 0xffffffc4 0xffffffba 0xffffffb0 0xffffffa6 0xffffff9c 0xffffff92 0xffffff88 0xffffff7e 0xffffff74 0xffffff6a 0xffffff60 0xffffff56 0xffffff4c 0xffffff42 0xffffff38>;
		};

		sec_thermistor@2 {
			compatible = "samsung,sec-wf-thermistor";
			status = "okay";
			io-channels = <0x607 0x53>;
			io-channel-names = "wf_therm";
			pinctrl-names = "default";
			pinctrl-0 = <0x657>;
			adc_array = <0x1a32d 0x1b56c 0x1c7ac 0x1d9eb 0x1ec2b 0x1fe6a 0x21505 0x22ba0 0x2423c 0x258d7 0x26f72 0x28ab7 0x2a5fc 0x2c140 0x2dc85 0x2f7ca 0x31453 0x330dd 0x34d66 0x369f0 0x38679 0x3aac4 0x3cf0f 0x3f359 0x417a4 0x43bef 0x46344 0x48a99 0x4b1ef 0x4d944 0x50099 0x52f7c 0x55e5e 0x58d41 0x5bc23 0x5eb06 0x621b7 0x65868 0x68f18 0x6c5c9 0x6fc7a 0x73967 0x77654 0x7b340 0x7f02d 0x82d1a 0x874e0 0x8bca6 0x9046b 0x94c31 0x993f7 0x9dc72 0xa24ee 0xa6d69 0xab5e5 0xafe60 0xb4de7 0xb9d6e 0xbecf5 0xc3c7c 0xc8c03 0xce365 0xd3ac7 0xd922a 0xde98c 0xe40ee 0xe7ede 0xebccf 0xefabf 0xf38b0 0xf76a0 0xfd210 0x102d80 0x1088f1 0x10e461 0x113fd1 0x11930b 0x11e645 0x123980 0x128cba 0x12dff4 0x132ba1 0x13774e 0x13c2fb 0x140ea8 0x145a55 0x14931a 0x14cbdf 0x1504a3 0x153d68 0x15762d 0x15c124 0x160c1b 0x165713 0x16a20a 0x16ed01 0x172364 0x1759c7 0x17902a 0x17c68d 0x17fcf0 0x1831e8 0x1866df 0x189bd7 0x18d0ce 0x1905c6 0x192fcb 0x1959d0 0x1983d5 0x19adda 0x19d7df>;
			temp_array = <0x384 0x37a 0x370 0x366 0x35c 0x352 0x348 0x33e 0x334 0x32a 0x320 0x316 0x30c 0x302 0x2f8 0x2ee 0x2e4 0x2da 0x2d0 0x2c6 0x2bc 0x2b2 0x2a8 0x29e 0x294 0x28a 0x280 0x276 0x26c 0x262 0x258 0x24e 0x244 0x23a 0x230 0x226 0x21c 0x212 0x208 0x1fe 0x1f4 0x1ea 0x1e0 0x1d6 0x1cc 0x1c2 0x1b8 0x1ae 0x1a4 0x19a 0x190 0x186 0x17c 0x172 0x168 0x15e 0x154 0x14a 0x140 0x136 0x12c 0x122 0x118 0x10e 0x104 0xfa 0xf0 0xe6 0xdc 0xd2 0xc8 0xbe 0xb4 0xaa 0xa0 0x96 0x8c 0x82 0x78 0x6e 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x00 0xfffffff6 0xffffffec 0xffffffe2 0xffffffd8 0xffffffce 0xffffffc4 0xffffffba 0xffffffb0 0xffffffa6 0xffffff9c 0xffffff92 0xffffff88 0xffffff7e 0xffffff74 0xffffff6a 0xffffff60 0xffffff56 0xffffff4c 0xffffff42 0xffffff38>;
		};

		gpio_keys {
			status = "ok";
			compatible = "gpio-keys";
			input-name = "gpio-keys";
			label = "gpio_keys";
			gpio-key,wakeup_enable;
			pinctrl-names = "default";
			pinctrl-0 = <0x659 0x65a>;
			phandle = <0x763>;

			vol_up {
				label = "volume_up";
				gpios = <0x65b 0x0c 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x73>;
				debounce-interval = <0x0f>;
				linux,can-disable;
			};
		};

		ss_touch {
			compatible = "samsung,ss_touch";
			ss_touch,numbers = <0x02>;
		};

		wcd9xxx-irq {
			status = "ok";
			compatible = "qcom,wcd9xxx-irq";
			interrupt-controller;
			#interrupt-cells = <0x01>;
			interrupt-parent = <0x38>;
			qcom,gpio-connect = <0x38 0x7b 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x3d4>;
			phandle = <0x683>;
		};

		audio_ext_clk {
			status = "disabled";
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x02>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x116>;
			qcom,use-pinctrl = <0x01>;
			pinctrl-names = "active\0sleep";
			pinctrl-0 = <0x43e>;
			pinctrl-1 = <0x43d>;
			#clock-cells = <0x01>;
			phandle = <0x685>;
		};

		msm_cdc_pinctrl@143 {
			compatible = "qcom,msm-cdc-pinctrl";
			qcom,cdc-rst-n-gpio = <0x38 0x8f 0x00>;
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x3d6>;
			pinctrl-1 = <0x3d5>;
			phandle = <0x684>;
		};

		qocm,wcd-dsp-glink {
			compatible = "qcom,wcd-dsp-glink";
			qcom,wdsp-channels = "g_glink_ctrl\0g_glink_persistent_data_nild\0g_glink_persistent_data_ild\0g_glink_audio_data";
		};

		wcd-dsp-mgr@1 {
			compatible = "qcom,wcd-dsp-mgr";
			qcom,wdsp-components = <0x67f 0x00 0x680 0x01 0x362 0x02>;
			qcom,img-filename = "cpe_9360";
			phandle = <0x769>;
		};

		wcd-dsp-mgr@2 {
			compatible = "qcom,wcd-dsp-mgr";
			qcom,wdsp-components = <0x681 0x00 0x682 0x01 0x362 0x02>;
			qcom,img-filename = "cpe_9340";
			phandle = <0x76a>;
		};

		audio_ext_clk_lnbb {
			status = "ok";
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x01>;
			clock-names = "osr_clk";
			clocks = <0x25 0x02>;
			#clock-cells = <0x01>;
			phandle = <0x688>;
		};

		samsung,q6audio-adaptation {
			compatible = "samsung,q6audio-adaptation";
			adaptation,voice-tracking-tx-port-id = <0x4001>;
			adaptation,amp-rx-port-id = <0x9010>;
			phandle = <0x689>;
		};

		det_zones {
			#list-det-cells = <0x02>;
			phandle = <0x68b>;
		};

		dummy_vreg {
			compatible = "regulator-fixed";
			status = "ok";
			regulator-name = "dummy_vreg";
			regulator-always-on;
			phandle = <0x693>;
		};

		cirrus_amps {
			compatible = "cirrus-amp";
			cirrus,num-amps = <0x02>;
			cirrus,amps = <0x68a 0x68f>;
		};

		sec-mst {
			compatible = "sec-mst";
			sec-mst,mst-pwr-gpio = <0x692 0x04 0x00>;
			sec-mst,mst-data-gpio = <0x38 0x0c 0x00>;
			sec-mst,mst-en-gpio = <0x38 0x0b 0x00>;
		};

		i2c@23 {
			status = "ok";
			cell-index = <0x17>;
			compatible = "i2c-gpio";
			gpios = <0x38 0x15 0x00 0x38 0x16 0x00>;
			i2c-gpio,delay-us = <0x02>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x696>;
			phandle = <0x76c>;

			pcal6524@22 {
				compatible = "pcal6524,gpio-expander";
				gpio-controller;
				#gpio-cells = <0x02>;
				reg = <0x22>;
				pinctrl-names = "expander_reset_setting";
				pinctrl-0 = <0x697>;
				pcal6524,gpio_start = <0x12c>;
				pcal6524,ngpio = <0x18>;
				pcal6524,reset-gpio = <0x38 0x1d 0x00>;
				pcal6524,vdd-supply = <0x4af>;
				pcal6524,support_initialize = <0x01>;
				pcal6524,config = <0x1fffff>;
				pcal6524,data_out = <0x00>;
				pcal6524,pull_reg_p0 = <0x00>;
				pcal6524,pull_reg_p1 = <0x00>;
				pcal6524,pull_reg_p2 = <0x00>;
				phandle = <0x692>;
			};
		};

		bt_driver {
			compatible = "bcm,btdriver";
			pinctrl-names = "default";
			pinctrl-0 = <0x698>;
			bcm,bt-reset-gpio = <0x38 0x45 0x00>;
			status = "okay";
		};

		bt_bluesleep {
			compatible = "bcm,bluesleep";
			bcm,bt-wake-gpio = <0x38 0x40 0x00>;
			bcm,bt-host-wake-gpio = <0x38 0x36 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x699 0x69a>;
			status = "okay";
		};

		bcmdhd_wlan {
			compatible = "android,bcmdhd_wlan";
			wlan-en-gpio = <0x38 0x41 0x00>;
			wlan-host-wake-gpio = <0x38 0x44 0x00>;
			wlan-smmu-iova-address = <0xa0000000 0x10000000>;
			pinctrl-name = "bcmdhd_wlan_en\0bcmdhd_default";
			pinctrl-0 = <0x69b>;
			pinctrl-1 = <0x69c>;
			status = "ok";
		};

		hall {
			status = "okay";
			compatible = "hall";
			linux,input-type = <0x01>;
			linux,code = <0x15>;
			hall,gpio_flip_cover = <0x65b 0x03 0x01>;
			hall,gpio_flip_cover_key1 = <0x65b 0x0c 0x01>;
			hall,gpio_flip_cover_key2 = <0x65b 0x08 0x01>;
			debounce-interval = <0x0f>;
			pinctrl-names = "default";
			pinctrl-0 = <0x69d>;
		};

		folder_hall {
			compatible = "folder_hall";
			folder_hall,gpio_folder = <0x65b 0x03 0x01>;
			debounce-interval = <0x0f>;
			pinctrl-names = "default";
			pinctrl-0 = <0x69d>;
		};

		sec_detect_conn {
			compatible = "samsung,sec_detect_conn";
			sec,det_conn_gpios = <0x38 0x7a 0x00 0x38 0x35 0x00 0x38 0x58 0x00 0x38 0x60 0x00 0x38 0x04 0x00 0x38 0x05 0x00>;
			sec,det_conn_name = "CAM_CONNECT\0MAIN_BAT_DETECT\0SUB_BAT_DETECT\0SUB_CONNECT\0UPPER_C2C_DETECT\0LOWER_C2C_DETECT";
			sec,det_conn_irq_type = <0x03 0x03 0x03 0x03 0x03 0x03>;
			pinctrl-names = "det_ap_connect";
			pinctrl-0 = <0x69e>;
		};

		sec_abc {
			compatible = "samsung,sec_abc";
			status = "okay";

			gpu {
				gpu,label = "GPU fault";
				gpu,threshold_count = <0x04>;
				gpu,threshold_time = <0x4b0>;
			};

			gpu_page {
				gpu_page,label = "GPU page fault";
				gpu_page,threshold_count = <0x14>;
				gpu_page,threshold_time = <0x4b0>;
			};

			aicl {
				aicl,label = "battery aicl";
				aicl,threshold_count = <0x05>;
				aicl,threshold_time = <0x12c>;
			};
		};

		abc_hub {
			compatible = "samsung,abc_hub";
			status = "okay";
			pinctrl-names = "det_ap_connect";
			pinctrl-0 = <0x69e>;

			bootc {
				bootc,time_spec_user = <0xc350>;
				bootc,time_spec_eng = <0x186a0>;
				bootc,time_spec_fac = <0x9c40>;
			};

			cond {
				sec,det_conn_gpios = <0x38 0x7a 0x00 0x38 0x35 0x00 0x38 0x58 0x00 0x38 0x60 0x00 0x38 0x04 0x00 0x38 0x05 0x00>;
				sec,det_conn_name = "cam\0main_battery\0sub_battery\0sub\0upper_c2c\0lower_c2c";
			};
		};

		i2c@17 {
			status = "ok";
			cell-index = <0x11>;
			compatible = "i2c-gpio";
			gpios = <0x38 0x4f 0x00 0x38 0x50 0x00>;
			#i2c-gpio,delay-us = <0x02>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x6a2>;
			pinctrl-1 = <0x6a3>;
			phandle = <0x76f>;

			sx9330-i2c@28 {
				compatible = "sx9330";
				reg = <0x28>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x6a4>;
				pinctrl-1 = <0x6a5>;
				interrupt-parent = <0x38>;
				interrupts = <0x7d 0x00>;
				sx9330,nirq-gpio = <0x38 0x7d 0x00>;
				sx9330,vdd-supply = <0x6a6>;
				sx9330,scanperiod_reg = <0x32>;
				sx9330,gnrlctrl2_reg = <0xff0002>;
				sx9330,afeparamsph0_reg = <0x21f>;
				sx9330,afephph0_reg = <0x3fbb8548>;
				sx9330,adcfiltph0_reg = <0x510101d>;
				sx9330,afeparamsph1_reg = <0x1e07>;
				sx9330,adcfiltph1_reg = <0x103115>;
				sx9330,avgbfilt_reg = "``\f";
				sx9330,avgafilt_reg = <0x00>;
				sx9330,advdig3_reg = <0x00>;
				sx9330,advdig4_reg = <0x00>;
				sx9330,refcorra_reg = <0x00>;
			};
		};

		certify_hall {
			compatible = "certify_hall";
			linux,input-type = <0x01>;
			linux,code = <0x1b>;
			certify_hall,gpio_certify_cover = <0x38 0x79 0x01>;
			debounce-interval = <0x0f>;
			pinctrl-names = "default";
			pinctrl-0 = <0x6a7>;
		};

		self_display_XA0_dtsi {
			label = "self_display_XA0_dtsi";
			samsung,self_dispaly_on = [29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 76 09 10 29 01 00 00 00 00 03 fc a5 a5];
			samsung,self_dispaly_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7d 00 00 29 01 00 00 00 00 03 83 00 00 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 80 00 00 29 01 00 00 00 00 03 81 00 00 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_time_set = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0b 81 00 03 0a 0a 1e 00 1e 03 00 00 29 01 00 00 00 00 02 78 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_on = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 4f 7d 00 03 00 00 00 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 44 44 1c cc c3 44 44 1c cc c3 44 44 1c cc c3 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_reset = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7d 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7d 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_video_mem_setting = [29 01 00 00 00 00 03 7b 00 0c 29 01 00 00 00 00 02 75 10];
			samsung,self_video_on = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 58 7b 00 c0 11 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0b 8f 18 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_video_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 7b 00 c0 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_pre = [29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 02 75 10];
			samsung,self_mask_setting_post = [29 01 00 00 00 00 02 75 00];
			samsung,self_mask_on = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 10 7a 21 00 00 02 bb 05 38 05 ff 09 10 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_on_factory = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 10 7a 21 06 00 06 63 06 64 06 c7 09 10 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_setting_pre = [29 01 00 00 00 00 03 83 00 00 29 01 00 00 00 00 02 75 08];
			samsung,self_icon_setting_post = [29 01 00 00 00 00 02 75 00];
			samsung,self_icon_on = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0f 83 00 11 02 00 02 00 00 40 00 42 ff ff 80 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 83 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_setting_pre = [29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 02 75 01];
			samsung,self_aclock_setting_post = [29 01 00 00 00 00 02 75 00];
			samsung,self_aclock_on = <0x29010000 0x3f0 0x5a5a2901 0x00 0x25770003 0x2000200 0x300c813 0xc813c813 0x5007a321 0x5007b921 0x4600c328 0x00 0x00 0x7072901 0x00 0x3f0a5a5>;
			samsung,self_aclock_time_update = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 78 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_rotation = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0f 77 00 07 00 00 00 00 00 03 01 02 00 02 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_hide = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_setting_pre = [29 01 00 00 00 00 03 80 00 00 29 01 00 00 00 00 02 75 02];
			samsung,self_dclock_setting_post = [29 01 00 00 00 00 02 75 00];
			samsung,self_dclock_on = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 24 80 00 03 00 0f 01 2c 01 90 01 f4 01 90 01 2c 02 f4 02 f4 01 f4 00 c8 01 64 ff ff ff ff 00 00 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 80 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_hide = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 80 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_partial_hlpm_scan_set = <0x29010000 0x3f0 0x5a5a2901 0x00 0x1185131b 0xf0f0000 0x00 0x00 0x2901 0x00 0x3f0a5a5>;
			samsung,self_disp_debug_rx_cmds = [06 01 00 00 00 00 01 7f 21 00];
			phandle = <0x6a8>;
		};

		self_display_FA7_AMB458WJ01_dtsi {
			label = "self_display_FA7_AMB458WJ01_dtsi";
			samsung,self_dispaly_on = <0x29010000 0x3fc 0x5a5a2901 0x00 0x2b03329 0x1000000 0x2fe24 0x29010000 0x776 0x80c82d0 0x6902901 0x00 0x3fca5a5>;
			samsung,self_dispaly_off = <0x29010000 0x3f0 0x5a5a2901 0x00 0x37c0000 0x29010000 0x27d 0x1290100 0x02 0x77012901 0x00 0x3790000 0x29010000 0x776 0x80c02d0 0x6902901 0x00 0x3f0a5a5>;
			samsung,self_move_on_100 = <0x29010000 0x3f0 0x5a5a2901 0x00 0x617d0000 0x00 0x22232723 0x77732733 0x17737723 0x27237773 0x27331773 0x77232723 0x77732733 0x17737723 0x27237773 0x27331773 0x77232723 0x77732733 0x17737723 0x27237773 0x27331773 0x44441ccc 0xc344441c 0xccc34444 0x1cccc344 0x441cccc3 0x44441ccc 0xc344441c 0xccc32901 0x00 0x3f0a5a5>;
			samsung,self_move_on_200 = <0x29010000 0x3f0 0x5a5a2901 0x00 0x617d0000 0x00 0x55232723 0x77732733 0x17737723 0x27237773 0x27331773 0x77232723 0x77732733 0x17737723 0x27237773 0x27331773 0x77232723 0x77732733 0x17737723 0x27237773 0x27331773 0x44441ccc 0xc344441c 0xccc34444 0x1cccc344 0x441cccc3 0x44441ccc 0xc344441c 0xccc32901 0x00 0x3f0a5a5>;
			samsung,self_move_on_500 = <0x29010000 0x3f0 0x5a5a2901 0x00 0x617d0000 0x00 0xdd232723 0x77732733 0x17737723 0x27237773 0x27331773 0x77232723 0x77732733 0x17737723 0x27237773 0x27331773 0x77232723 0x77732733 0x17737723 0x27237773 0x27331773 0x44441ccc 0xc344441c 0xccc34444 0x1cccc344 0x441cccc3 0x44441ccc 0xc344441c 0xccc32901 0x00 0x3f0a5a5>;
			samsung,self_move_on_1000 = <0x29010000 0x3f0 0x5a5a2901 0x00 0x617d0000 0x00 0xdd002300 0x27002300 0x77007300 0x27003300 0x17007300 0x77002300 0x27002300 0x77007300 0x27003300 0x17007300 0x77002300 0x27002300 0x77007300 0x27003300 0x17007300 0x4040404 0x10c0c0c 0xc030404 0x404010c 0xc0c0c03 0x4040404 0x10c0c0c 0xc032901 0x00 0x3f0a5a5>;
			samsung,self_move_on_debug = <0x29010000 0x3f0 0x5a5a2901 0x00 0x617d0000 0x00 0x232723 0x77732733 0x17737723 0x27237773 0x27331773 0x77232723 0x77732733 0x17737723 0x27237773 0x27331773 0x77232723 0x77732733 0x17737723 0x27237773 0x27331773 0x44441ccc 0xc344441c 0xccc34444 0x1cccc344 0x441cccc3 0x44441ccc 0xc344441c 0xccc32901 0x00 0x3f0a5a5>;
			samsung,self_move_2c_sync_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7d 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_time_set = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0b 77 00 04 00 00 00 00 00 03 00 00 29 01 00 00 00 00 02 78 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_video_mem_setting = <0x29010000 0x2200047b 0x29 0x1000000 0x27504>;
			samsung,self_video_on = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 58 7b 00 c0 11 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0b 8f 18 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 00 05 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_video_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 7b 00 c0 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_mem_setting = [29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 02 75 10];
			samsung,self_mask_on = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 10 7a 01 00 00 00 95 05 fa 06 8f 08 0c 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_on_factory = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 10 7a 01 06 90 07 25 07 26 07 bb 08 0c 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_mem_setting = [29 01 00 00 22 00 03 7c 00 00 29 01 00 00 00 00 02 75 08];
			samsung,self_icon_grid = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 16 7c 00 11 01 00 01 00 01 00 01 00 70 11 00 00 00 00 02 d0 06 90 1e 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_on_grid_on = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 16 7c 00 11 01 00 01 00 01 00 01 00 70 11 00 00 00 00 02 d0 06 90 1e 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_on_grid_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0b 7c 00 01 01 00 01 00 01 00 01 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_off_grid_on = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 16 7c 00 10 00 00 00 00 00 00 00 00 70 11 00 00 00 00 02 d0 06 90 1e 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_off_grid_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7c 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_sidemem_setting = [29 01 00 00 22 00 03 77 00 00 29 01 00 00 00 00 02 75 01];
			samsung,self_aclock_on = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 16 77 00 07 00 0a 0a 1d 00 03 00 01 00 01 00 00 00 a0 13 a0 13 a0 13 29 01 00 00 00 00 02 78 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_time_update = <0x29010000 0x3f0 0x5a5a2901 0x00 0x8770007 0x50320 0x290100 0x02 0x78012901 0x00 0x3f0a5a5>;
			samsung,self_aclock_rotation = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0f 77 00 07 00 0a 0a 1d 00 03 00 02 00 02 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_hide = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 05 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_sidemem_setting = [29 01 00 00 22 00 03 77 00 00 29 01 00 00 00 00 02 75 02];
			samsung,self_dclock_on = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 2a 77 00 36 05 0a 03 00 00 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 64 00 64 01 5e 00 64 00 64 02 58 01 5e 02 58 00 c8 01 64 29 01 00 00 00 00 02 78 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_blinking_on = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 1b 79 00 c0 00 00 00 00 57 01 0a 0a 00 ff 00 00 ff 00 02 08 06 72 02 08 06 d6 1d 1d 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_time_update = <0x29010000 0x3f0 0x5a5a2901 0x00 0x8770036 0x5031a20 0x290100 0x02 0x78012901 0x00 0x3f0a5a5>;
			samsung,self_dclock_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_hide = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 14 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_blinking_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 79 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_clock_2c_sync_off = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 77 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_disp_debug_rx_cmds = [06 01 00 00 00 00 01 7f 12 00];
			phandle = <0x6a9>;
		};

		i2c@15 {
			cell-index = <0x0f>;
			compatible = "i2c-gpio";
			gpios = <0x38 0x06 0x00 0x38 0x07 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x786>;

			s2asl01-switching-main@38 {
				compatible = "samsung,s2asl01-switching";
				reg = <0x38>;
				status = "okay";
				interrupt-parent = <0x354>;
				interrupts = <0x00 0xd0 0x00 0x04>;
				interrupt-names = "main_batt_irq";
				interrupt-controller;
				pinctrl-names = "default\0limiter_main_active\0limiter_main_suspend";
				pinctrl-0 = <0x6b8>;
				pinctrl-1 = <0x6b9>;
				limiter,switching_name = "s2asl01-switching-main";
				limiter,bat_type = <0x01>;
				limiter,main_bat_int = <0x692 0x14 0x00>;
				limiter,main_bat_enb_gpio = <0x692 0x08 0x00>;
				limiter,chg_current_limit = <0x672>;
				limiter,hys_vchg_level = <0x04>;
				limiter,hys_vbat_level = <0x04>;
				limiter,hys_ichg_level = <0x04>;
				limiter,hys_idischg_level = <0x04>;
			};

			s2asl01-switching-sub@39 {
				compatible = "samsung,s2asl01-switching";
				reg = <0x39>;
				status = "okay";
				interrupt-parent = <0x354>;
				interrupts = <0x00 0xd0 0x00 0x04>;
				interrupt-controller;
				interrupt-names = "sub_batt_irq";
				pinctrl-names = "default\0limiter_sub_active\0limiter_sub_suspend";
				pinctrl-0 = <0x6ba>;
				pinctrl-1 = <0x6bb>;
				limiter,switching_name = "s2asl01-switching-sub";
				limiter,bat_type = <0x02>;
				limiter,sub_bat_int = <0x38 0x8e 0x00>;
				limiter,sub_bat_enb_gpio = <0x38 0x94 0x00>;
				limiter,chg_current_limit = <0x60e>;
				limiter,hys_vchg_level = <0x04>;
				limiter,hys_vbat_level = <0x04>;
				limiter,hys_ichg_level = <0x04>;
				limiter,hys_idischg_level = <0x04>;
			};
		};

		sec-dual-battery {
			status = "okay";
			compatible = "samsung,sec-dual-battery";
			battery,main_current_limiter = "s2asl01-switching-main";
			battery,sub_current_limiter = "s2asl01-switching-sub";
			battery,main_full_condition_vcell = <0x1068>;
			battery,sub_full_condition_vcell = <0x1068>;
			battery,main_full_condition_eoc = <0x7d>;
			battery,sub_full_condition_eoc = <0x7d>;
			battery,main_bat_con_det_gpio = <0x38 0x35 0x00>;
			battery,sub_bat_con_det_gpio = <0x38 0x58 0x00>;
			battery,main_bat_enb_gpio = <0x692 0x08 0x00>;
			battery,sub_bat_enb_gpio = <0x38 0x94 0x00>;
			battery,main_charging_rate = <0x38>;
			battery,sub_charging_rate = <0x36>;
			battery,force_recharge_margin = <0x8c>;
			battery,max_main_charging_current = <0x672>;
			battery,min_main_charging_current = <0x1c2>;
			battery,max_sub_charging_current = <0x60e>;
			battery,min_sub_charging_current = <0x1c2>;
		};

		battery {
			status = "okay";
			compatible = "samsung,sec-battery";
			pinctrl-names = "default";
			pinctrl-0 = <0x6bc 0x6bd 0x6be>;
			battery,vendor = "BATTERY";
			battery,charger_name = "max77705-charger";
			battery,fuelgauge_name = "max77705-fuelgauge";
			battery,wireless_charger_name = "mfc-charger";
			battery,dual_battery_name = "sec-dual-battery";
			battery,main_limiter_name = "s2asl01-switching-main";
			battery,sub_limiter_name = "s2asl01-switching-sub";
			battery,technology = <0x02>;
			battery,fgsrc_switch_name = "max77705-charger";
			battery,support_dual_battery = <0x01>;
			battery,batt_data_version = <0x02>;
			battery,chip_vendor = "QCOM";
			battery,temp_adc_type = <0x01>;
			battery,temp_check_type = <0x01>;
			battery,usb_temp_check_type = <0x01>;
			battery,chg_temp_check_type = <0x01>;
			battery,sub_bat_temp_check_type = <0x01>;
			battery,wpc_temp_check_type = <0x01>;
			battery,lrp_temp_check_type = <0x00>;
			battery,thermal_source = <0x02>;
			battery,usb_thermal_source = <0x02>;
			battery,chg_thermal_source = <0x02>;
			battery,sub_bat_thermal_source = <0x02>;
			battery,polling_time = <0x0a 0x1e 0x1e 0x1e 0xe10>;
			battery,temp_table_adc = <0x22b9b 0x2923f 0x2f804 0x3707b 0x3fc26 0x49e67 0x5641c 0x6447c 0x75634 0x866e3 0x9ae52 0xb2a63 0xcb4fb 0xe56e4 0xffe8c 0x11aaae 0x13526c 0x14ad49 0x160ccc 0x179269 0x18a4b6 0x1976e4 0x19fd8c>;
			battery,temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,usb_temp_table_adc = <0x1fef9 0x25733 0x2babd 0x33fa0 0x3ce64 0x47a95 0x5395d 0x61878 0x726fc 0x84838 0x9948e 0xb1136 0xca18d 0xe4527 0xfee6a 0x119f88 0x134d44 0x14c739 0x163120 0x179124 0x18a58d 0x198f64 0x1a4c1c>;
			battery,usb_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,chg_temp_table_adc = <0x1d074 0x2496e 0x2afed 0x32d9a 0x3b226 0x457cf 0x52a7f 0x606fb 0x706ec 0x83be2 0x9814b 0xb0e57 0xc9eae 0xe45d3 0xff11d 0x119f1b 0x1332d4 0x148187 0x15b1d1 0x1770f5 0x187afa 0x191184 0x1a0f34>;
			battery,chg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,sub_bat_temp_table_adc = <0x1f6d6 0x2552c 0x2c010 0x33280 0x3c145 0x46770 0x5408b 0x61366 0x72af8 0x83ba2 0x98ee5 0xb05b9 0xc967c 0xe3e65 0xfeadd 0x119ce9 0x134cee 0x14c6b7 0x1643e1 0x17913a 0x18a58d 0x198d72 0x1a4b19>;
			battery,sub_bat_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,wireless_cc_cv = <0x55>;
			battery,wpc_det = <0x65b 0x01 0x00>;
			battery,wpc_en = <0x692 0x03 0x00>;
			battery,mst_pwr_en = <0x692 0x04 0x00>;
			battery,adc_check_count = <0x05>;
			battery,cable_check_type = <0x04>;
			battery,cable_source_type = <0x01>;
			battery,polling_type = <0x01>;
			battery,monitor_initial_count = <0x00>;
			battery,battery_check_type = <0x00>;
			battery,check_count = <0x00>;
			battery,check_adc_max = <0x5a0>;
			battery,check_adc_min = <0x00>;
			battery,ovp_uvlo_check_type = <0x03>;
			battery,temp_check_count = <0x01>;
			battery,temp_highlimit_threshold_event = <0x2bc>;
			battery,temp_highlimit_recovery_event = <0x2a8>;
			battery,temp_high_threshold_event = <0x1f4>;
			battery,temp_high_recovery_event = <0x1e0>;
			battery,temp_low_threshold_event = <0x00>;
			battery,temp_low_recovery_event = <0x14>;
			battery,temp_highlimit_threshold_normal = <0x2bc>;
			battery,temp_highlimit_recovery_normal = <0x2a8>;
			battery,temp_high_threshold_normal = <0x1f4>;
			battery,temp_high_recovery_normal = <0x1e0>;
			battery,temp_low_threshold_normal = <0x00>;
			battery,temp_low_recovery_normal = <0x14>;
			battery,temp_highlimit_threshold_lpm = <0x2bc>;
			battery,temp_highlimit_recovery_lpm = <0x2a8>;
			battery,temp_high_threshold_lpm = <0x1f4>;
			battery,temp_high_recovery_lpm = <0x1e0>;
			battery,temp_low_threshold_lpm = <0x00>;
			battery,temp_low_recovery_lpm = <0x14>;
			battery,wpc_high_threshold_normal = <0x1c2>;
			battery,wpc_high_recovery_normal = <0x1ae>;
			battery,wpc_low_threshold_normal = <0x00>;
			battery,wpc_low_recovery_normal = <0x14>;
			battery,tx_high_threshold = <0x1c2>;
			battery,tx_high_recovery = <0x190>;
			battery,tx_low_threshold = <0x00>;
			battery,tx_low_recovery = <0x32>;
			battery,full_check_type = <0x07>;
			battery,full_check_type_2nd = <0x08>;
			battery,full_check_count = <0x01>;
			battery,chg_gpio_full_check = <0x00>;
			battery,chg_polarity_full_check = <0x01>;
			battery,chg_high_temp = <0x1d6>;
			battery,chg_high_temp_recovery = <0x1c2>;
			battery,chg_input_limit_current = <0x3e8>;
			battery,chg_charging_limit_current = <0x76c>;
			battery,charging_limit_by_tx_check = <0x01>;
			battery,charging_limit_current_by_tx = <0x3e8>;
			battery,wpc_input_limit_by_tx_check = <0x01>;
			battery,wpc_input_limit_current_by_tx = <0x1c2>;
			battery,wpc_temp_control_source = <0x01>;
			battery,wpc_high_temp = <0x186>;
			battery,wpc_high_temp_recovery = <0x172>;
			battery,wpc_input_limit_current = <0x258>;
			battery,wpc_charging_limit_current = <0x3e8>;
			battery,wpc_temp_lcd_on_control_source = <0x01>;
			battery,wpc_lcd_on_high_temp = <0x17c>;
			battery,wpc_lcd_on_high_temp_rec = <0x168>;
			battery,wpc_lcd_on_input_limit_current = <0x258>;
			battery,wpc_store_high_temp = <0x168>;
			battery,wpc_store_high_temp_recovery = <0x154>;
			battery,wpc_store_charging_limit_current = <0x258>;
			battery,wpc_store_lcd_on_high_temp = <0x168>;
			battery,wpc_store_lcd_on_high_temp_rec = <0x12c>;
			battery,wpc_store_lcd_on_charging_limit_current = <0x258>;
			battery,sleep_mode_limit_current = <0x320>;
			battery,wc_full_input_limit_current = <0x64>;
			battery,mix_high_temp = <0x1a4>;
			battery,mix_high_chg_temp = <0x1f4>;
			battery,mix_high_temp_recovery = <0x186>;
			battery,full_condition_type = <0x09>;
			battery,full_condition_soc = <0x5d>;
			battery,full_condition_vcell = <0x109a>;
			battery,recharge_check_count = <0x01>;
			battery,recharge_condition_type = <0x08>;
			battery,recharge_condition_soc = <0x62>;
			battery,recharge_condition_vcell = <0x10b8>;
			battery,charging_total_time = <0x3840>;
			battery,hv_charging_total_time = <0x2a30>;
			battery,normal_charging_total_time = <0x4650>;
			battery,usb_charging_total_time = <0x8ca0>;
			battery,recharging_total_time = <0x1518>;
			battery,charging_reset_time = <0x00>;
			battery,chg_float_voltage = <0x111c>;
			battery,chg_ocp_current = <0x15e0>;
			battery,topoff_time = <0x46>;
			battery,pre_afc_work_delay = <0x7d0>;
			battery,pre_wc_afc_work_delay = <0xfa0>;
			battery,pre_afc_input_current = <0x1f4>;
			battery,pre_wc_afc_input_current = <0x1f4>;
			battery,prepare_ta_delay = <0x00>;
			battery,swelling_high_temp_block = <0x19a>;
			battery,swelling_high_temp_recov = <0x186>;
			battery,swelling_low_temp_block_1st = <0x96>;
			battery,swelling_low_temp_recov_1st = <0xaa>;
			battery,swelling_low_temp_block_2nd = <0x32>;
			battery,swelling_low_temp_recov_2nd = <0x46>;
			battery,swelling_low_temp_current = <0x41a>;
			battery,swelling_low_temp_current_2nd = <0x190>;
			battery,swelling_main_low_temp_current_2nd = <0xfa>;
			battery,swelling_sub_low_temp_current_2nd = <0x96>;
			battery,swelling_low_temp_topoff = <0xfa>;
			battery,swelling_high_temp_current = <0x60e>;
			battery,swelling_high_temp_topoff = <0xfa>;
			battery,swelling_wc_high_temp_current = <0x41a>;
			battery,swelling_wc_low_temp_current = <0x41a>;
			battery,swelling_wc_low_temp_current_2nd = <0x190>;
			battery,swelling_drop_float_voltage = <0x1036>;
			battery,swelling_high_rechg_voltage = <0xfa0>;
			battery,swelling_low_rechg_thr = <0xb4>;
			battery,siop_input_limit_current = <0x4b0>;
			battery,siop_charging_limit_current = <0x708>;
			battery,siop_hv_input_limit_current = <0x2bc>;
			battery,siop_hv_charging_limit_current = <0x708>;
			battery,siop_wireless_input_limit_current = <0x258>;
			battery,siop_wireless_charging_limit_current = <0x352>;
			battery,siop_hv_wireless_input_limit_current = <0x2bc>;
			battery,siop_hv_wireless_charging_limit_current = <0x352>;
			battery,siop_store_hv_wireless_input_limit_current = <0x1c2>;
			battery,wireless_otg_input_current = <0x384>;
			battery,ttf_hv_charge_current = <0x8fc>;
			battery,ttf_hv_12v_wireless_charge_current = <0x60e>;
			battery,ttf_hv_wireless_charge_current = <0x546>;
			battery,ttf_wireless_charge_current = <0x3ca>;
			battery,rp_current_rp1 = <0x1f4>;
			battery,rp_current_rp2 = <0x5dc>;
			battery,rp_current_rp3 = <0xbb8>;
			battery,rp_current_rdu_rp3 = <0x834>;
			battery,rp_current_abnormal_rp3 = <0x708>;
			battery,pd_charging_charge_power = <0x3a98>;
			battery,max_charging_current = <0xc4e>;
			battery,age_data = <0x00 0x111c 0x10b8 0x109a 0x5d 0x12c 0x1108 0x10a4 0x1086 0x5c 0x190 0x10f4 0x1090 0x1072 0x5b 0x2bc 0x10e0 0x107c 0x105e 0x5a 0x3e8 0x10ae 0x104a 0x102c 0x59>;
			battery,health_condition = <0x384 0x4b 0x4b0 0x41 0x5dc 0x37>;
			battery,max_input_voltage = <0x2328>;
			battery,max_input_current = <0xbb8>;
			battery,enable_sysovlo_irq;
			battery,enable_noise_wa;
			battery,standard_curr = <0xc4e>;
			battery,expired_time = <0x3138>;
			battery,recharging_expired_time = <0x1518>;
			battery,battery_full_capacity = <0x11f8>;
			battery,cisd_max_voltage_thr = <0x114e>;
			battery,cisd_alg_index = <0x08>;
			battery,ignore_cisd_index = <0x00 0x00>;
			battery,ignore_cisd_index_d = <0x00 0x50>;
			battery,tx_stop_capacity = <0x1e>;
			battery,tx_minduty_default = <0x14>;
			battery,tx_minduty_5V = <0x32>;
			battery,tx_uno_iout = <0x5dc>;
			battery,tx_mfc_iout_gear = <0x5dc>;
			battery,tx_mfc_iout_phone = <0x44c>;
			battery,tx_mfc_iout_phone_5v = <0x12c>;
			battery,tx_mfc_iout_lcd_on = <0x384>;
			io-channels = <0x607 0x52 0x607 0x4f 0x607 0x4d 0x607 0x54>;
			io-channel-names = "adc-temp\0adc-chg-temp\0adc-usb-temp\0adc-sub-bat";
		};

		max77705-fuelgauge {
			status = "okay";
			fuelgauge,fuel_alert_soc = <0x01>;
			fuelgauge,jig_gpio = <0x38 0x78 0x00>;
			fuelgauge,jig_low_active;
			fuelgauge,capacity_max = <0x3e8>;
			fuelgauge,capacity_max_margin = <0x12c>;
			fuelgauge,capacity_min = <0x00>;
			fuelgauge,capacity_calculation_type = <0x5c>;
			fuelgauge,repeated_fuelalert;
			fuelgauge,using_temp_compensation;
			fuelgauge,low_temp_limit = <0x64>;
			fuelgauge,using_hw_vempty;
			fuelgauge,v_empty = <0xaa64>;
			fuelgauge,v_empty_origin = <0x7d54>;
			fuelgauge,sw_v_empty_voltage = <0xc80>;
			fuelgauge,sw_v_empty_voltage_cisd = <0xc1c>;
			fuelgauge,sw_v_empty_recover_voltage = <0xd98>;
			fuelgauge,qrtable20 = <0xc80>;
			fuelgauge,qrtable30 = <0xa00>;
			fuelgauge,fg_resistor = <0x02>;
			fuelgauge,capacity = <0x1078>;
			fuelgauge,fg_reset_wa_data = <0x1078 0x3200 0x41e 0x5a 0x2326>;
			fuelgauge,discharge_temp_threshold = <0x258>;
			fuelgauge,discharge_volt_threshold = <0x1068>;
			fuelgauge,lost_soc_trig_soc = <0x3e8>;
			fuelgauge,lost_soc_trig_d_soc = <0x14>;
			fuelgauge,lost_soc_trig_scale = <0x02>;
			fuelgauge,lost_soc_guarantee_soc = <0x1e>;
			fuelgauge,lost_soc_min_vol = <0xc80>;
			fuelgauge,ttf_capacity = <0xfa0>;
			fuelgauge,cv_data = <0x9b8 0x33d 0x711 0x969 0x340 0x704 0x917 0x345 0x6e9 0x8e0 0x348 0x6cf 0x886 0x34e 0x6b9 0x838 0x352 0x69a 0x7f6 0x356 0x686 0x79e 0x35b 0x668 0x770 0x35d 0x656 0x72e 0x361 0x63a 0x705 0x363 0x628 0x6d5 0x366 0x618 0x6a7 0x369 0x5fb 0x693 0x369 0x5f5 0x683 0x36b 0x5eb 0x67c 0x36b 0x5e8 0x675 0x36c 0x5e5 0x64f 0x36e 0x5de 0x62c 0x370 0x5cb 0x611 0x371 0x5b7 0x608 0x372 0x5b2 0x5f0 0x373 0x5ab 0x5c5 0x376 0x590 0x597 0x378 0x581 0x574 0x37b 0x567 0x543 0x37e 0x551 0x513 0x380 0x534 0x4f3 0x382 0x523 0x4cf 0x386 0x508 0x4b2 0x388 0x4ef 0x47c 0x38a 0x4db 0x455 0x38d 0x4bd 0x42b 0x38f 0x4a1 0x407 0x392 0x484 0x3f5 0x393 0x474 0x3cf 0x395 0x457 0x3c1 0x397 0x43c 0x399 0x399 0x428 0x37c 0x39b 0x40e 0x377 0x39b 0x3fb 0x35f 0x39d 0x3ec 0x341 0x39f 0x3d0 0x328 0x3a1 0x3b2 0x313 0x3a2 0x396 0x30c 0x3a3 0x388 0x2fc 0x3a4 0x37f 0x2e8 0x3a6 0x360 0x2da 0x3a7 0x34e 0x2cb 0x3a8 0x33c 0x2b5 0x3a9 0x320 0x2a9 0x3aa 0x30f 0x29a 0x3ac 0x2f0 0x28b 0x3ad 0x2df 0x280 0x3ae 0x2c8 0x274 0x3b1 0x2b9 0x26e 0x3b2 0x2a7 0x26a 0x3b3 0x298 0x258 0x3b6 0x286 0x254 0x3b7 0x273 0x24d 0x3b9 0x266 0x248 0x3b9 0x259 0x240 0x3bc 0x23c 0x241 0x3bd 0x229 0x232 0x3be 0x217 0x1ff 0x3c8 0x1fa 0x1f9 0x3c9 0x1e7 0x1ed 0x3cb 0x1d0 0x1ec 0x3cc 0x1b3 0x1e4 0x3cd 0x1a1 0x1e0 0x3cf 0x18e 0x1da 0x3d0 0x17c 0x1d6 0x3d1 0x16c 0x1ce 0x3d1 0x163 0x1c8 0x3d2 0x150 0x1c4 0x3d3 0x149 0x1be 0x3d5 0x12f 0x1b5 0x3d6 0x11a 0x1ad 0x3d8 0xff 0x1a7 0x3d9 0xf2 0x1a6 0x3da 0xe5 0x19e 0x3db 0xd3 0x19b 0x3dc 0xc7 0x195 0x3dd 0xbf 0x18d 0x3de 0xab 0x187 0x3df 0x8c 0x183 0x3e0 0x7e 0x180 0x3e1 0x6b 0x174 0x3e3 0x54 0x16c 0x3e5 0x36 0x164 0x3e6 0x1a 0x164 0x3e6 0x0d 0x00 0x3e8 0x00>;
		};

		cable-info {
			default_input_current = <0x708>;
			default_charging_current = <0x834>;
			full_check_current_1st = <0x190>;
			full_check_current_2nd = <0x96>;

			current_group_1 {
				cable_number = <0x02 0x13 0x15 0x16 0x17 0x1e>;
				input_current = <0x1f4>;
				charging_current = <0x1f4>;
			};

			current_group_2 {
				cable_number = <0x19 0x1f>;
				input_current = <0x3e8>;
				charging_current = <0x3e8>;
			};

			current_group_3 {
				cable_number = <0x05 0x20>;
				input_current = <0x5dc>;
				charging_current = <0x5dc>;
			};

			current_group_4 {
				cable_number = <0x06 0x07 0x08 0x11 0x12>;
				input_current = <0x672>;
				charging_current = <0xc4e>;
			};

			current_group_5 {
				cable_number = <0x09>;
				input_current = <0x672>;
				charging_current = <0xc4e>;
			};

			current_group_6 {
				cable_number = <0x0a 0x0c 0x0f 0x1b 0x21 0x24>;
				input_current = <0x320>;
				charging_current = <0xc4e>;
			};

			current_group_7 {
				cable_number = <0x0d>;
				input_current = <0x2bc>;
				charging_current = <0x4b0>;
			};

			current_group_8 {
				cable_number = <0x18>;
				input_current = <0x3e8>;
				charging_current = <0x1c2>;
			};

			current_group_9 {
				cable_number = <0x1a>;
				input_current = <0x7d0>;
				charging_current = <0x708>;
			};

			current_group_10 {
				cable_number = <0x0b 0x0e 0x10 0x1c 0x23>;
				input_current = <0x2ee>;
				charging_current = <0xc4e>;
			};

			current_group_11 {
				cable_number = <0x1d 0x25>;
				input_current = <0x1f4>;
				charging_current = <0x4b0>;
			};

			current_group_12 {
				cable_number = <0x01 0x04>;
				input_current = <0x1db>;
				charging_current = <0x226>;
			};

			current_group_13 {
				cable_number = <0x22>;
				input_current = <0x1f4>;
				charging_current = <0xc4e>;
			};
		};

		wireless-power-info {

			current_group_0 {
				wireless_power_class = <0x01>;
				vout = <0x157c>;
				input_current_limit = <0x2ee>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x3ca>;
				rx_power = <0x1194>;
			};

			current_group_1 {
				wireless_power_class = <0x02>;
				vout = <0x2710>;
				input_current_limit = <0x2ee>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x546>;
				rx_power = <0x1d4c>;
			};

			current_group_2 {
				wireless_power_class = <0x02>;
				vout = <0x2710>;
				input_current_limit = <0x384>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x60e>;
				rx_power = <0x2328>;
			};
		};

		muic {
			status = "okay";
			muic,support-list = "+OTG:GND\0-MHL:1K\0-VZW Accessory:28.7K\0-VZW Incompatible:34K\0+RDU TA:40.2K\0+HMT:49.9K\0-Audiodock:64.9K\0-USB LANHUB:80.07K\0-Charging Cable:102K\0+Game Pad:121K\0+Jig USB Off:255K\0+Jig USB On:301K\0+Deskdock:365K\0-TYPE2 Charger:442K\0+Jig UART Off:523K\0+Jig UART On:619K\0+TA:OPEN\0+USB:OPEN\0+CDP:OPEN\0+Undefined Charging:XXX";
			muic,afcmode-tx = [46];
			muic,qc-hv = [09];
		};

		qcom,camera-flash@0 {
			cell-index = <0x00>;
			reg = <0x00 0x00>;
			compatible = "qcom,camera-flash";
			qcom,flash-source = <0x6c2>;
			qcom,torch-source = <0x6c3>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x6c4>;
			pinctrl-1 = <0x6c5>;
			status = "ok";
			phandle = <0x6d0>;
		};

		qcom,camera-flash@1 {
			cell-index = <0x01>;
			reg = <0x01 0x00>;
			compatible = "qcom,camera-flash";
			qcom,flash-source = <0x6c2>;
			qcom,torch-source = <0x6c3>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x6c4>;
			pinctrl-1 = <0x6c5>;
			status = "ok";
			phandle = <0x6f7>;
		};

		qcom,camera-flash@2 {
			cell-index = <0x02>;
			reg = <0x02 0x00>;
			compatible = "qcom,camera-flash";
			qcom,flash-source = <0x6c2>;
			qcom,torch-source = <0x6c3>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x6c4>;
			pinctrl-1 = <0x6c5>;
			status = "ok";
			phandle = <0x6e6>;
		};
	};

	chosen {
		linux,initrd-end = <0x00 0xb37fe4a8>;
		linux,initrd-start = <0x00 0xb3723000>;
		kaslr-seed = <0x00 0x00>;
		rng-seed = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 cgroup.memory=nokmem,nosocket console=null androidboot.hardware=qcom androidboot.console=ttyMSM0 androidboot.memcg=1 lpm_levels.sleep_disabled=1 video=vfb:640x400,bpp=32,memsize=3072000 msm_rtb.filter=0x237 service_locator.enable=1 swiotlb=2048 androidboot.usbcontroller=a600000.dwc3 firmware_class.path=/vendor/firmware_mnt/image loop.max_part=7 androidboot.verifiedbootstate=orange androidboot.keymaster=1  androidboot.ulcnt=1 root=PARTUUID=97d7b011-54da-4835-b3c4-917ad6e73d74 androidboot.bootdevice=1d84000.ufshc androidboot.fstab_suffix=default androidboot.serialno=R38MA0BHLCK androidboot.baseband=msm msm_drm.dsi_display0=ss_dsi_panel_S6E3XA0_AMB729WA01_QXGA: msm_drm.dsi_display1=ss_dsi_panel_S6E3FA7_AMB458WJ01_HD: lcd_id=0x91000A lcd_id1=0x810015 androidboot.dtbo_idx=1 androidboot.dtb_idx=0 androidboot.sec_atd.tty=/dev/ttyHS8 androidboot.revision=15 androidboot.ap_serial=0x2E7461E8 ccic_info=1 fg_reset=0 sec_log=0x200000@0xC1600000 sec_dbg=0x1FF000@0xC1400000 sec_dbg_ex_info=0x1000@0xC15FF000 androidboot.debug_level=0x4f4c sec_debug.enable=0 sec_debug.enable_user=0 msm_rtb.enable=0 androidboot.cp_debug_level=0x55FF sec_debug.enable_cp_debug=0 softdog.soft_margin=100 softdog.soft_panic=1 androidboot.cp_reserved_mem=off androidboot.reserve_mem_region=0x0 androidboot.force_upload=0x0 androidboot.upload_offset=9438196 sec_debug.dump_sink=0x0 sec_debug.reboot_multicmd=0x1 signoff=0x7277 androidboot.boot_recovery=0 skip_initramfs rootwait ro init=/init androidboot.carrierid.param.offset=9437644 androidboot.carrierid=XEO androidboot.sales.param.offset=9437648 androidboot.sales_code=XEO androidboot.prototype.param.offset=9437660 androidboot.im.param.offset=9437232 androidboot.me.param.offset=9437312 androidboot.sn.param.offset=9437392 androidboot.pr.param.offset=9437472 androidboot.sku.param.offset=9437552 androidboot.prodcode.param.offset=9445416 androidboot.windowcolor.param.offset=9445496 androidboot.fastbootd=false androidboot.warranty_bit=1 androidboot.wb.hs=30C androidboot.wb.snapQB=68577002R androidboot.ucs_mode=0 androidboot.swp_config=0 androidboot.rp=7 androidboot.svb.ver=SVB1.0 androidboot.em.did=2030A52E7461E811 androidboot.em.model=SM-F900F androidboot.em.status=0x0 androidboot.sb.debug0=0x0 androidboot.em.rdx_dump=false androidboot.bootloader=F900FXXS7HWG1 androidboot.edtbo=0 charging_mode=0x00 afc_disable=0x30 uart_sel=0x02 sapa=0 androidboot.ddr_start_type=1 androidboot.dram_info=01,07,00,12G androidboot.usrf=9438192 sec_dqa=0919 factory_mode=0 androidboot.hardware.sku=unknown";
	};

	aliases {
		ufshc1 = "/soc/ufshc@1d84000";
		sdhc2 = "/soc/sdhci@8804000";
		pci-domain0 = "/soc/qcom,pcie@1c00000";
		pci-domain1 = "/soc/qcom,pcie@1c08000";
		mhi0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0";
		mhi1 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0";
		mhi_netdev0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mhi_netdev2 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		serial0 = "/soc/qcom,qup_uart@0xa90000";
		hsuart0 = "/soc/qcom,qup_uart@0xc8c000";
		hsuart1 = "/soc/qcom,qup_uart@a84000";
		spi0 = "/soc/spi@88c000";
		i2c0 = "/soc/i2c@890000";
		phandle = <0x5f7>;
		hsuart8 = "/soc/qcom,qup_hsuart@0xa90000";
	};

	memory {
		ddr_device_type = <0x07>;
		device_type = "memory";
		reg = <0x00 0x80000000 0x00 0x39900000 0x02 0x00 0x02 0x00 0x00 0xc0000000 0x00 0xc0000000>;
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <0x01 0x40000000 0x00 0x40000000 0x01 0xc0000000 0x00 0x80000000>;
		granule = <0x200>;
		mboxes = <0x1f 0x00>;
	};

	energy-costs {
		compatible = "sched-energy";
		phandle = <0x5f8>;

		core-cost0 {
			busy-cost-data = <0x493e0 0x18 0x62700 0x19 0x79e00 0x1b 0x8ca00 0x1d 0xa4100 0x21 0xbb800 0x25 0xce400 0x2a 0xe5b00 0x2f 0xfd200 0x36 0x10fe00 0x3b 0x127500 0x42 0x13ec00 0x49 0x151800 0x4f 0x168f00 0x58 0x17bb00 0x60 0x18e700 0x69 0x1a1300 0x73 0x1b3f00 0x80>;
			idle-cost-data = <0x12 0x0e 0x0c>;
			phandle = <0x03>;
		};

		core-cost1 {
			busy-cost-data = <0xad700 0xa5 0xc9900 0xc3 0xe5b00 0xe4 0x101d00 0x108 0x11df00 0x12d 0x13a100 0x153 0x156300 0x17a 0x16da00 0x19b 0x189c00 0x1c5 0x1a1300 0x1eb 0x1b8a00 0x216 0x1d4c00 0x252 0x1ec300 0x28e 0x208500 0x2e4 0x21fc00 0x339 0x237300 0x398 0x24ea00 0x3fe>;
			idle-cost-data = <0x50 0x3c 0x28>;
			phandle = <0x0b>;
		};

		core-cost2 {
			busy-cost-data = <0xc9900 0xe3 0xe5b00 0x106 0x101d00 0x12e 0x11df00 0x15c 0x13a100 0x18e 0x156300 0x1c3 0x16da00 0x1f2 0x189c00 0x22c 0x1a1300 0x25e 0x1b8a00 0x28f 0x1d4c00 0x2cc 0x1ec300 0x2fe 0x208500 0x33a 0x21fc00 0x36e 0x237300 0x3a5 0x24ea00 0x3e0 0x26ac00 0x433 0x286e00 0x49b 0x29e500 0x508 0x2b5c00 0x593 0x2d1e00 0x686>;
			idle-cost-data = <0x6e 0x5a 0x46>;
			phandle = <0x11>;
		};

		cluster-cost0 {
			busy-cost-data = <0x493e0 0x03 0x62700 0x04 0x79e00 0x04 0x8ca00 0x04 0xa4100 0x05 0xbb800 0x05 0xce400 0x06 0xe5b00 0x07 0xfd200 0x08 0x10fe00 0x09 0x127500 0x0a 0x13ec00 0x0b 0x151800 0x0c 0x168f00 0x0d 0x17bb00 0x0e 0x18e700 0x0f 0x1a1300 0x10 0x1b3f00 0x11>;
			idle-cost-data = <0x03 0x02 0x01>;
			phandle = <0x04>;
		};

		cluster-cost1 {
			busy-cost-data = <0xad700 0x19 0xc9900 0x1a 0xe5b00 0x1b 0x101d00 0x1c 0x11df00 0x1d 0x13a100 0x1e 0x156300 0x20 0x16da00 0x22 0x189c00 0x25 0x1a1300 0x28 0x1b8a00 0x2d 0x1d4c00 0x32 0x1ec300 0x39 0x208500 0x40 0x21fc00 0x4a 0x237300 0x5a 0x24ea00 0x6a>;
			idle-cost-data = <0x03 0x02 0x01>;
			phandle = <0x0c>;
		};

		cluster-cost2 {
			busy-cost-data = <0xc9900 0x1e 0xe5b00 0x21 0x101d00 0x24 0x11df00 0x27 0x13a100 0x2a 0x156300 0x2e 0x16da00 0x31 0x189c00 0x37 0x1a1300 0x43 0x1b8a00 0x4d 0x1d4c00 0x57 0x1ec300 0x64 0x208500 0x6e 0x21fc00 0x78 0x237300 0x80 0x24ea00 0x87 0x26ac00 0x8c 0x286e00 0x93 0x29e500 0xa0 0x2b5c00 0xb4 0x2d1e00 0xc5>;
			idle-cost-data = <0x03 0x02 0x01>;
			phandle = <0x12>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	firmware {
		phandle = <0x5f9>;

		android {
			compatible = "android,firmware";
			phandle = <0x5fa>;

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,product,recovery,dtbo,abl,xbl,tz,hyp";
				phandle = <0x5fb>;
			};

			fstab {
				compatible = "android,fstab";

				product {
					compatible = "android,product";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/product";
					type = "ext4";
					mnt_flags = "ro,errors=panic";
					fsmgr_flags = "wait";
				};

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait";
				};
			};
		};
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x5fc>;

		uh_heap_region {
			reg = <0x00 0xb0400000 0x00 0x2000000>;
		};

		hyp_mem {
			no-map;
			reg = <0x00 0x85700000 0x00 0x600000>;
			phandle = <0x5fd>;
		};

		xbl_aop_mem {
			no-map;
			reg = <0x00 0x85e00000 0x00 0x140000>;
			phandle = <0x5fe>;
		};

		smem {
			no-map;
			reg = <0x00 0x86000000 0x00 0x200000>;
			phandle = <0xaa>;
		};

		removed_regions {
			no-map;
			reg = <0x00 0x86200000 0x00 0x5d00000>;
			phandle = <0x5ff>;
		};

		camera_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x9ba00000 0x00 0x500000>;
			phandle = <0x3d>;
		};

		pil_wlan_fw_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8c200000 0x00 0x180000>;
			phandle = <0xea>;
			status = "ok";
		};

		pil_npu_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8c380000 0x00 0x80000>;
			phandle = <0x83>;
		};

		pil_adsp_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x99300000 0x00 0x2700000>;
			phandle = <0x7b>;
		};

		modem_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8d800000 0x00 0xa000000>;
			phandle = <0x78>;
		};

		pil_video_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x9bf00000 0x00 0x500000>;
			phandle = <0x88>;
		};

		pil_slpi_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8c400000 0x00 0x1400000>;
			phandle = <0x7f>;
		};

		pil_ipa_fw_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8c1e4000 0x00 0x10000>;
			phandle = <0xe7>;
		};

		pil_ipa_gsi_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8c1f4000 0x00 0xa000>;
			phandle = <0x600>;
		};

		pil_gpu_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8c1fe000 0x00 0x2000>;
			phandle = <0x601>;
		};

		pil_spss_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x97800000 0x00 0x100000>;
			phandle = <0x82>;
		};

		cdsp_regions {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x97900000 0x00 0x1a00000>;
			phandle = <0x84>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x00 0xa6000000 0x00 0x1c00000>;
			phandle = <0xbc>;
		};

		cdsp_sec_regions {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xa4c00000 0x00 0x1400000>;
			phandle = <0x100>;
		};

		cont_splash_region {
			reg = <0x00 0x9c400000 0x00 0x2000000>;
			label = "cont_splash_region";
			phandle = <0x602>;
		};

		disp_rdump_region {
			reg = <0x00 0x9c400000 0x00 0x2000000>;
			label = "disp_rdump_region";
			phandle = <0x603>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0xb0>;
		};

		cdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x400000>;
			phandle = <0x2ff>;
		};

		user_contig_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0xfc>;
		};

		qseecom_ta_region {
			reg = <0x00 0xff000000 0x00 0x1000000>;
			phandle = <0xfd>;
		};

		sp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x800000>;
			phandle = <0xfe>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0xa000000>;
			phandle = <0xff>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x2400000>;
			phandle = <0xbd>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2800000>;
			linux,cma-default;
		};

		ss_plog@A1100000 {
			compatible = "ss_plog";
			no-map;
			reg = <0x00 0xc1100000 0x00 0x200000>;
		};

		ramoops@A1300000 {
			compatible = "ramoops";
			reg = <0x00 0xc1300000 0x00 0x100000>;
			record-size = <0x40000>;
			console-size = <0x40000>;
			ftrace-size = <0x40000>;
			pmsg-size = <0x40000>;
		};

		sec_debug_region@0 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xc1400000 0x00 0x800000>;
			phandle = <0x742>;
		};

		sec_debug_autocomment@0 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xc1c00000 0x00 0x1000>;
			phandle = <0x743>;
		};

		sec_debug_rdx_bootdev@0 {
			no-ship;
			reg = <0x01 0x00 0x00 0xad00000>;
			phandle = <0x744>;
		};

		tima_region@B0000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xb0000000 0x00 0x200000>;
			phandle = <0x745>;
		};

		rkp_region@B0200000 {
			compatible = "removed-dma-pool";
			reg = <0x00 0xb0200000 0x00 0x200000>;
			phandle = <0x746>;
		};

		kaslrOffset_region@80001000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x80001000 0x00 0x1000>;
			phandle = <0x747>;
		};

		modem_shared_mem_region@B6C00000 {
			compatible = "modem-removed-dma-pool";
			no-map;
			reg = <0x00 0xb3900000 0x00 0x6000000>;
			phandle = <0x64b>;
		};

		camera_mem_region {
			reg = <0x00 0xc2000000 0x00 0x14000000>;
			ion,recyclable;
			phandle = <0x695>;
		};
	};

	vendor {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x604>;

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			qca,bt-vdd-core-supply = <0xec>;
			qca,bt-vdd-pa-supply = <0xed>;
			qca,bt-vdd-ldo-supply = <0x648>;
			qca,bt-vdd-core-voltage-level = <0x1b7740 0x1b7740>;
			qca,bt-vdd-pa-voltage-level = <0x13e5c0 0x13e5c0>;
			qca,bt-vdd-ldo-voltage-level = <0x328980 0x328980>;
			qca,bt-vdd-core-current-level = <0x00>;
			qca,bt-vdd-pa-current-level = <0x00>;
			qca,bt-vdd-ldo-current-level = <0x00>;
			phandle = <0x740>;
		};
	};

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L2_TLB_0 = "/cpus/cpu@0/l2-tlb";
		CPU1 = "/cpus/cpu@100";
		L2_1 = "/cpus/cpu@100/l2-cache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L2_TLB_100 = "/cpus/cpu@100/l2-tlb";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		L2_TLB_200 = "/cpus/cpu@200/l2-tlb";
		CPU3 = "/cpus/cpu@300";
		L2_3 = "/cpus/cpu@300/l2-cache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		L2_TLB_300 = "/cpus/cpu@300/l2-tlb";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		L1_ITLB_400 = "/cpus/cpu@400/l1-itlb";
		L1_DTLB_400 = "/cpus/cpu@400/l1-dtlb";
		L2_TLB_400 = "/cpus/cpu@400/l2-tlb";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		L1_ITLB_500 = "/cpus/cpu@500/l1-itlb";
		L1_DTLB_500 = "/cpus/cpu@500/l1-dtlb";
		L2_TLB_500 = "/cpus/cpu@500/l2-tlb";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		L1_ITLB_600 = "/cpus/cpu@600/l1-itlb";
		L1_DTLB_600 = "/cpus/cpu@600/l1-dtlb";
		L2_TLB_600 = "/cpus/cpu@600/l2-tlb";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		L1_ITLB_700 = "/cpus/cpu@700/l1-itlb";
		L1_DTLB_700 = "/cpus/cpu@700/l1-dtlb";
		L2_TLB_700 = "/cpus/cpu@700/l2-tlb";
		soc = "/soc";
		emac_gdsc = "/soc/qcom,gdsc@0x106004";
		pcie_0_gdsc = "/soc/qcom,gdsc@0x16b004";
		pcie_1_gdsc = "/soc/qcom,gdsc@0x18d004";
		ufs_card_gdsc = "/soc/qcom,gdsc@0x175004";
		ufs_phy_gdsc = "/soc/qcom,gdsc@0x177004";
		usb30_prim_gdsc = "/soc/qcom,gdsc@0x10f004";
		usb30_sec_gdsc = "/soc/qcom,gdsc@0x110004";
		hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc = "/soc/qcom,gdsc@0x17d040";
		hlos1_vote_aggre_noc_mmu_tbu1_gdsc = "/soc/qcom,gdsc@0x17d044";
		hlos1_vote_aggre_noc_mmu_tbu2_gdsc = "/soc/qcom,gdsc@0x17d048";
		hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc = "/soc/qcom,gdsc@0x17d04c";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@0x17d050";
		hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = "/soc/qcom,gdsc@0x17d054";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@0x17d058";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@0x17d05c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@0x17d060";
		bps_gdsc = "/soc/qcom,gdsc@0xad07004";
		ipe_0_gdsc = "/soc/qcom,gdsc@0xad08004";
		ipe_1_gdsc = "/soc/qcom,gdsc@0xad09004";
		ife_0_gdsc = "/soc/qcom,gdsc@0xad0a004";
		ife_1_gdsc = "/soc/qcom,gdsc@0xad0b004";
		titan_top_gdsc = "/soc/qcom,gdsc@0xad0c1bc";
		mdss_core_gdsc = "/soc/qcom,gdsc@0xaf03000";
		gpu_cx_hw_ctrl = "/soc/syscon@0x2c91540";
		gpu_cx_gdsc = "/soc/qcom,gdsc@0x2c9106c";
		gpu_gx_domain_addr = "/soc/syscon@0x2c91508";
		gpu_gx_sw_reset = "/soc/syscon@0x2c91008";
		gpu_gx_gdsc = "/soc/qcom,gdsc@0x2c9100c";
		mvsc_gdsc = "/soc/qcom,gdsc@0xab00814";
		mvs0_gdsc = "/soc/qcom,gdsc@0xab00874";
		mvs1_gdsc = "/soc/qcom,gdsc@0xab008b4";
		npu_core_gdsc = "/soc/qcom,gdsc@0x9911028";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@ae94900";
		mdss_dsi1_pll = "/soc/qcom,mdss_dsi_pll@ae96900";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@c011000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		smmu_sde_sec = "/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_sec_cb";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		mdss_rotator = "/soc/qcom,mdss_rotator@ae00000";
		rot_reg = "/soc/qcom,mdss_rotator@ae00000/qcom,rot-reg-bus";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_unsec_cb";
		smmu_rot_sec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_sec_cb";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94400";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy0@ae96400";
		sde_dp_mst_sim = "/soc/qcom,dp-mst-sim";
		sde_dp = "/soc/qcom,dp_display@0";
		cam_csiphy0 = "/soc/qcom,csiphy@ac65000";
		cam_csiphy1 = "/soc/qcom,csiphy@ac66000";
		cam_csiphy2 = "/soc/qcom,csiphy@ac67000";
		cam_csiphy3 = "/soc/qcom,csiphy@ac68000";
		cam_cci0 = "/soc/qcom,cci@ac4a000";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_plus_mode";
		cam_cci1 = "/soc/qcom,cci@ac4b000";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_plus_mode";
		cam_smmu = "/soc/qcom,cam_smmu";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		fd_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_fd/iova-mem-map";
		lrme_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-map";
		cam_isp_mgr = "/soc/qcom,cam-isp";
		cam_csid0 = "/soc/qcom,csid0@acb3000";
		cam_vfe0 = "/soc/qcom,vfe0@acaf000";
		cam_csid1 = "/soc/qcom,csid1@acba000";
		cam_vfe1 = "/soc/qcom,vfe1@acb6000";
		cam_csid_lite0 = "/soc/qcom,csid-lite0@acc8000";
		cam_vfe_lite0 = "/soc/qcom,vfe-lite0@acc4000";
		cam_csid_lite1 = "/soc/qcom,csid-lite1@accf000";
		cam_vfe_lite1 = "/soc/qcom,vfe-lite1@accb000";
		cam_a5 = "/soc/qcom,a5@ac00000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_ipe1 = "/soc/qcom,ipe1";
		cam_bps = "/soc/qcom,bps";
		cam_jpeg_mgr = "/soc/qcom,cam-jpeg";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac4e000";
		cam_jpeg_dma = "/soc/qcom,jpegdma@0xac52000";
		cam_fd_mgr = "/soc/qcom,cam-fd";
		cam_fd = "/soc/qcom,fd@ac5a000";
		cam_lrme_mgr = "/soc/qcom,cam-lrme";
		cam_lrme = "/soc/qcom,lrme@ac6b000";
		spss_utils = "/soc/qcom,spss_utils";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		intc = "/soc/interrupt-controller@17a00000";
		gict = "/soc/gict@17a20000";
		pdc = "/soc/interrupt-controller@0xb220000";
		llcc_pmu = "/soc/llcc-pmu@90cc000";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@90cd000";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		npu_npu_ddr_bw = "/soc/qcom,npu-npu-ddr-bw";
		npu_npu_ddr_bwmon = "/soc/qcom,npu-npu-ddr-bwmon@9960300";
		cdsp_cdsp_l3_lat = "/soc/qcom,cdsp-cdsp-l3-lat";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpu-l3-latmon";
		cpu4_cpu_l3_lat = "/soc/qcom,cpu4-cpu-l3-lat";
		cpu4_cpu_l3_latmon = "/soc/qcom,cpu4-cpu-l3-latmon";
		cpu7_cpu_l3_lat = "/soc/qcom,cpu7-cpu-l3-lat";
		cpu7_cpu_l3_latmon = "/soc/qcom,cpu7-cpu-l3-latmon";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpu-llcc-latmon";
		cpu4_cpu_llcc_lat = "/soc/qcom,cpu4-cpu-llcc-lat";
		cpu4_cpu_llcc_latmon = "/soc/qcom,cpu4-cpu-llcc-latmon";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-llcc-ddr-latmon";
		cpu4_llcc_ddr_lat = "/soc/qcom,cpu4-llcc-ddr-lat";
		cpu4_llcc_ddr_latmon = "/soc/qcom,cpu4-llcc-ddr-latmon";
		cpu4_cpu_ddr_latfloor = "/soc/qcom,cpu4-cpu-ddr-latfloor";
		cpu4_computemon = "/soc/qcom,cpu4-computemon";
		cpu_pmu = "/soc/cpu-pmu";
		bus_proxy_client = "/soc/qcom,bus_proxy_client";
		keepalive_opp_table = "/soc/keepalive-opp-table";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		cdsp_keepalive = "/soc/qcom,cdsp_keepalive";
		clock_rpmh = "/soc/qcom,rpmhclk";
		clock_aop = "/soc/qcom,aopclk";
		clock_gcc = "/soc/qcom,gcc";
		clock_videocc = "/soc/qcom,videocc@ab00000";
		clock_camcc = "/soc/qcom,camcc";
		clock_dispcc = "/soc/qcom,dispcc";
		clock_npucc = "/soc/qcom,npucc";
		clock_gpucc = "/soc/qcom,gpucc";
		clock_scc = "/soc/qcom,scc@2b10000";
		cpucc_debug = "/soc/syscon@182a0018";
		mccc_debug = "/soc/syscon@90b0000";
		clock_cpucc = "/soc/qcom,cpucc";
		lmh_dcvs0 = "/soc/qcom,cpucc/qcom,limits-dcvs@18358800";
		lmh_dcvs1 = "/soc/qcom,cpucc/qcom,limits-dcvs@18350800";
		clock_debugcc = "/soc/qcom,cc-debug";
		qcom_clk_led = "/soc/qcom_clk_led";
		spmi_bus = "/soc/qcom,spmi@c440000";
		spmi_debug_bus = "/soc/qcom,spmi-debug@6b22000";
		eud = "/soc/qcom,msm-eud@88e0000";
		pil_modem = "/soc/qcom,mss@4080000";
		pil_ssc = "/soc/qcom,ssc@5c00000";
		wdog = "/soc/qcom,wdt@17c10000";
		llcc = "/soc/qcom,llcc@9200000/qcom,sm8150-llcc";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock@1f40000";
		smem = "/soc/qcom,smem@8600000";
		apcs = "/soc/syscon@17c0000c";
		ufs_ice = "/soc/ufsice@1d90000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		sdhc_2 = "/soc/sdhci@8804000";
		apps_rsc = "/soc/mailbox@18220000";
		disp_rsc = "/soc/mailbox@af20000";
		apcs_glb = "/soc/mailbox@17c00000";
		sp_scsr = "/soc/mailbox@188501c";
		sp_scsr_block = "/soc/syscon@1880000";
		intsp = "/soc/qcom,qsee_irq";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_slpi = "/soc/qcom,glink/dsps";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_hvx_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_hvx_rm";
		glink_spss = "/soc/qcom,glink/spss";
		glink_spi_xprt_wdsp = "/soc/qcom,glink/wdsp";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		cmd_db = "/soc/qcom,cmd-db@c3f000c";
		qcom_seecom = "/soc/qseecom@87900000";
		qcom_smcinvoke = "/soc/smcinvoke@87900000";
		qcom_rng = "/soc/qrng@793000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_tzlog = "/soc/tz-log@146bf720";
		dcc = "/soc/dcc_v2@10a2000";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		thermal_zones = "/soc/thermal-zones";
		cpu17_trip = "/soc/thermal-zones/cpu-1-7-lowf/trips/cpu17-trip";
		gpuss0_trip = "/soc/thermal-zones/gpuss-0-lowf/trips/gpuss0-trip";
		camera_trip = "/soc/thermal-zones/camera-lowf/trips/camera-trip";
		mdms_trip = "/soc/thermal-zones/mdm-scl-lowf/trips/mdms-trip";
		gpu_trip0 = "/soc/thermal-zones/gpuss-max-step/trips/gpu-trip0";
		pop_trip = "/soc/thermal-zones/pop-mem-step/trips/pop-trip";
		npu_trip0 = "/soc/thermal-zones/npu-step/trips/npu-trip0";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		cpu14_config = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config";
		cpu15_config = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config";
		cpu16_config = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config";
		cpu17_config = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config";
		pop_test_trip = "/soc/thermal-zones/pop-mem-test/trips/pop-test-trip";
		q6_hvx_step0 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-step0";
		q6_hvx_step1 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-step1";
		slim_aud = "/soc/slim@171c0000";
		iommu_slim_aud_ctrl_cb = "/soc/slim@171c0000/qcom,iommu_slim_ctrl_cb";
		slim_qca = "/soc/slim@17240000";
		iommu_slim_qca_ctrl_cb = "/soc/slim@17240000/qcom,iommu_slim_ctrl_cb";
		btfmslim_codec = "/soc/slim@17240000/wcn3990";
		gpi_dma0 = "/soc/qcom,gpi-dma@0x800000";
		gpi_dma1 = "/soc/qcom,gpi-dma@0xa00000";
		gpi_dma2 = "/soc/qcom,gpi-dma@0xc00000";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		icnss = "/soc/qcom,icnss@18800000";
		wil6210 = "/soc/qcom,wil6210";
		tspp = "/soc/msm_tspp@0x8880000";
		tlmm = "/soc/pinctrl@03000000";
		ufs_dev_reset_assert = "/soc/pinctrl@03000000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@03000000/ufs_dev_reset_deassert";
		storage_cd = "/soc/pinctrl@03000000/storage_cd";
		sdc2_clk_on = "/soc/pinctrl@03000000/sdc2_clk_on";
		sdc2_clk_off = "/soc/pinctrl@03000000/sdc2_clk_off";
		sdc2_clk_ds_400KHz = "/soc/pinctrl@03000000/sdc2_clk_ds_400KHz";
		sdc2_clk_ds_50MHz = "/soc/pinctrl@03000000/sdc2_clk_ds_50MHz";
		sdc2_clk_ds_100MHz = "/soc/pinctrl@03000000/sdc2_clk_ds_100MHz";
		sdc2_clk_ds_200MHz = "/soc/pinctrl@03000000/sdc2_clk_ds_200MHz";
		sdc2_cmd_on = "/soc/pinctrl@03000000/sdc2_cmd_on";
		sdc2_cmd_off = "/soc/pinctrl@03000000/sdc2_cmd_off";
		sdc2_cmd_ds_400KHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_400KHz";
		sdc2_cmd_ds_50MHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_50MHz";
		sdc2_cmd_ds_100MHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_100MHz";
		sdc2_cmd_ds_200MHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_200MHz";
		sdc2_data_on = "/soc/pinctrl@03000000/sdc2_data_on";
		sdc2_data_off = "/soc/pinctrl@03000000/sdc2_data_off";
		sdc2_data_ds_400KHz = "/soc/pinctrl@03000000/sdc2_data_ds_400KHz";
		sdc2_data_ds_50MHz = "/soc/pinctrl@03000000/sdc2_data_ds_50MHz";
		sdc2_data_ds_100MHz = "/soc/pinctrl@03000000/sdc2_data_ds_100MHz";
		sdc2_data_ds_200MHz = "/soc/pinctrl@03000000/sdc2_data_ds_200MHz";
		qupv3_se10_2uart_pins = "/soc/pinctrl@03000000/qupv3_se10_2uart_pins";
		qupv3_se10_2uart_active = "/soc/pinctrl@03000000/qupv3_se10_2uart_pins/qupv3_se10_2uart_active";
		qupv3_se10_2uart_sleep = "/soc/pinctrl@03000000/qupv3_se10_2uart_pins/qupv3_se10_2uart_sleep";
		qupv3_se12_2uart_pins = "/soc/pinctrl@03000000/qupv3_se12_2uart_pins";
		qupv3_se12_2uart_active = "/soc/pinctrl@03000000/qupv3_se12_2uart_pins/qupv3_se12_2uart_active";
		qupv3_se12_2uart_sleep = "/soc/pinctrl@03000000/qupv3_se12_2uart_pins/qupv3_se12_2uart_sleep";
		qupv3_se16_2uart_pins = "/soc/pinctrl@03000000/qupv3_se16_2uart_pins";
		qupv3_se16_2uart_active = "/soc/pinctrl@03000000/qupv3_se16_2uart_pins/qupv3_se16_2uart_active";
		qupv3_se16_2uart_sleep = "/soc/pinctrl@03000000/qupv3_se16_2uart_pins/qupv3_se16_2uart_sleep";
		qupv3_se13_4uart_pins = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins";
		qupv3_se13_default_ctsrtsrx = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_default_ctsrtsrx";
		qupv3_se13_default_tx = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_default_tx";
		qupv3_se13_ctsrx = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_ctsrx";
		qupv3_se13_rts = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_rts";
		qupv3_se13_tx = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_tx";
		qupv3_se13_uart_pins = "/soc/pinctrl@03000000/qupv3_se13_uart_pins";
		qupv3_se13_cts_active = "/soc/pinctrl@03000000/qupv3_se13_uart_pins/qupv3_se13_cts_active";
		qupv3_se13_cts_sleep = "/soc/pinctrl@03000000/qupv3_se13_uart_pins/qupv3_se13_cts_sleep";
		qupv3_se13_rtstx_active = "/soc/pinctrl@03000000/qupv3_se13_uart_pins/qupv3_se13_rtstx_active";
		qupv3_se13_rtstx_sleep = "/soc/pinctrl@03000000/qupv3_se13_uart_pins/qupv3_se13_rtstx_sleep";
		qupv3_se13_rx_active = "/soc/pinctrl@03000000/qupv3_se13_uart_pins/qupv3_se13_rx_active";
		qupv3_se13_rx_sleep = "/soc/pinctrl@03000000/qupv3_se13_uart_pins/qupv3_se13_rx_sleep";
		pcie0_clkreq_default = "/soc/pinctrl@03000000/pcie0/pcie0_clkreq_default";
		pcie0_perst_default = "/soc/pinctrl@03000000/pcie0/pcie0_perst_default";
		pcie0_wake_default = "/soc/pinctrl@03000000/pcie0/pcie0_wake_default";
		pcie1_clkreq_default = "/soc/pinctrl@03000000/pcie1/pcie1_clkreq_default";
		pcie1_perst_default = "/soc/pinctrl@03000000/pcie1/pcie1_perst_default";
		pcie1_wake_default = "/soc/pinctrl@03000000/pcie1/pcie1_wake_default";
		cnss_wlan_en_active = "/soc/pinctrl@03000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@03000000/cnss_pins/cnss_wlan_en_sleep";
		pcie_ep_clkreq_default = "/soc/pinctrl@03000000/pcie_ep/pcie_ep_clkreq_default";
		pcie_ep_perst_default = "/soc/pinctrl@03000000/pcie_ep/pcie_ep_perst_default";
		pcie_ep_wake_default = "/soc/pinctrl@03000000/pcie_ep/pcie_ep_wake_default";
		wil6210_refclk3_en_pin = "/soc/pinctrl@03000000/wil6210_refclk3_en_pin";
		qupv3_se0_i2c_pins = "/soc/pinctrl@03000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@03000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi_pins = "/soc/pinctrl@03000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@03000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@03000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@03000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@03000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@03000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@03000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@03000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@03000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_active = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@03000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_active = "/soc/pinctrl@03000000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@03000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se3_spi_miso_sleep = "/soc/pinctrl@03000000/qupv3_se3_spi_pins/qupv3_se3_spi_miso_sleep";
		ss5_pwr_ctrl_pins = "/soc/pinctrl@03000000/ss5_pwr_ctrl_pins";
		ss5_pwr_ctrl_rst_on = "/soc/pinctrl@03000000/ss5_pwr_ctrl_pins/ss5_pwr_ctrl_rst_on";
		ss5_pwr_ctrl_rst_off = "/soc/pinctrl@03000000/ss5_pwr_ctrl_pins/ss5_pwr_ctrl_off";
		qupv3_se4_i2c_pins = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@03000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_active = "/soc/pinctrl@03000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@03000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se4_4uart_pins = "/soc/pinctrl@03000000/qupv3_se4_4uart_pins";
		qupv3_se4_default_ctsrtsrx = "/soc/pinctrl@03000000/qupv3_se4_4uart_pins/qupv3_se4_default_ctsrtsrx";
		qupv3_se4_default_tx = "/soc/pinctrl@03000000/qupv3_se4_4uart_pins/qupv3_se4_default_tx";
		qupv3_se4_ctsrx = "/soc/pinctrl@03000000/qupv3_se4_4uart_pins/qupv3_se4_ctsrx";
		qupv3_se4_rts = "/soc/pinctrl@03000000/qupv3_se4_4uart_pins/qupv3_se4_rts";
		qupv3_se4_tx = "/soc/pinctrl@03000000/qupv3_se4_4uart_pins/qupv3_se4_tx";
		qupv3_se4_2uart_pins = "/soc/pinctrl@03000000/qupv3_se4_2uart_pins";
		qupv3_se4_2uart_default = "/soc/pinctrl@03000000/qupv3_se4_2uart_pins/qupv3_se4_2uart_default";
		qupv3_se4_2uart_active = "/soc/pinctrl@03000000/qupv3_se4_2uart_pins/qupv3_se4_2uart_active";
		qupv3_se4_2uart_sleep = "/soc/pinctrl@03000000/qupv3_se4_2uart_pins/qupv3_se4_2uart_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_active = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@03000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_active = "/soc/pinctrl@03000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@03000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@03000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@03000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@03000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_i2c_pins = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_active = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se7_spi_pins = "/soc/pinctrl@03000000/qupv3_se7_spi_pins";
		qupv3_se7_spi_active = "/soc/pinctrl@03000000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_sleep = "/soc/pinctrl@03000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@03000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@03000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@03000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_active = "/soc/pinctrl@03000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@03000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@03000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/pinctrl@03000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@03000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@03000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@03000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@03000000/nfc/nfc_enable_suspend";
		nfc_clk_req_active = "/soc/pinctrl@03000000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@03000000/nfc/nfc_clk_req_suspend";
		qupv3_se9_spi_pins = "/soc/pinctrl@03000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_active = "/soc/pinctrl@03000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_sleep = "/soc/pinctrl@03000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@03000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@03000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi_pins = "/soc/pinctrl@03000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/pinctrl@03000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@03000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@03000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/pinctrl@03000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@03000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_active = "/soc/pinctrl@03000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@03000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c_pins = "/soc/pinctrl@03000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_active = "/soc/pinctrl@03000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi_pins = "/soc/pinctrl@03000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_active = "/soc/pinctrl@03000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_sleep = "/soc/pinctrl@03000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_i2c_pins = "/soc/pinctrl@03000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_active = "/soc/pinctrl@03000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi_pins = "/soc/pinctrl@03000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_active = "/soc/pinctrl@03000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_sleep = "/soc/pinctrl@03000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_i2c_pins = "/soc/pinctrl@03000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_active = "/soc/pinctrl@03000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_spi_pins = "/soc/pinctrl@03000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_active = "/soc/pinctrl@03000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_sleep = "/soc/pinctrl@03000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		qupv3_se15_i2c_pins = "/soc/pinctrl@03000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_active = "/soc/pinctrl@03000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se15_spi_pins = "/soc/pinctrl@03000000/qupv3_se15_spi_pins";
		qupv3_se15_spi_active = "/soc/pinctrl@03000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		qupv3_se15_spi_sleep = "/soc/pinctrl@03000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		qupv3_se16_i2c_pins = "/soc/pinctrl@03000000/qupv3_se16_i2c_pins";
		qupv3_se16_i2c_active = "/soc/pinctrl@03000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_active";
		qupv3_se16_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_sleep";
		qupv3_se16_spi_pins = "/soc/pinctrl@03000000/qupv3_se16_spi_pins";
		qupv3_se16_spi_active = "/soc/pinctrl@03000000/qupv3_se16_spi_pins/qupv3_se16_spi_active";
		qupv3_se16_spi_sleep = "/soc/pinctrl@03000000/qupv3_se16_spi_pins/qupv3_se16_spi_sleep";
		qupv3_se17_i2c_pins = "/soc/pinctrl@03000000/qupv3_se17_i2c_pins";
		qupv3_se17_i2c_active = "/soc/pinctrl@03000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_active";
		qupv3_se17_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_sleep";
		qupv3_se17_spi_pins = "/soc/pinctrl@03000000/qupv3_se17_spi_pins";
		qupv3_se17_spi_active = "/soc/pinctrl@03000000/qupv3_se17_spi_pins/qupv3_se17_spi_active";
		qupv3_se17_spi_sleep = "/soc/pinctrl@03000000/qupv3_se17_spi_pins/qupv3_se17_spi_sleep";
		qupv3_se18_i2c_pins = "/soc/pinctrl@03000000/qupv3_se18_i2c_pins";
		qupv3_se18_i2c_active = "/soc/pinctrl@03000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_active";
		qupv3_se18_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_sleep";
		qupv3_se18_spi_pins = "/soc/pinctrl@03000000/qupv3_se18_spi_pins";
		qupv3_se18_spi_active = "/soc/pinctrl@03000000/qupv3_se18_spi_pins/qupv3_se18_spi_active";
		qupv3_se18_spi_sleep = "/soc/pinctrl@03000000/qupv3_se18_spi_pins/qupv3_se18_spi_sleep";
		qupv3_se19_i2c_pins = "/soc/pinctrl@03000000/qupv3_se19_i2c_pins";
		qupv3_se19_i2c_active = "/soc/pinctrl@03000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_active";
		qupv3_se19_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_sleep";
		qupv3_se19_spi_pins = "/soc/pinctrl@03000000/qupv3_se19_spi_pins";
		qupv3_se19_spi_active = "/soc/pinctrl@03000000/qupv3_se19_spi_pins/qupv3_se19_spi_active";
		qupv3_se19_spi_sleep = "/soc/pinctrl@03000000/qupv3_se19_spi_pins/qupv3_se19_spi_sleep";
		aqt_intr_default = "/soc/pinctrl@03000000/aqt_intr/aqt_intr_default";
		wcd_intr_default = "/soc/pinctrl@03000000/wcd9xxx_intr/wcd_intr_default";
		cdc_reset_sleep = "/soc/pinctrl@03000000/cdc_reset_ctrl/cdc_reset_sleep";
		cdc_reset_active = "/soc/pinctrl@03000000/cdc_reset_ctrl/cdc_reset_active";
		sec_aux_pcm_sleep = "/soc/pinctrl@03000000/sec_aux_pcm/sec_aux_pcm_sleep";
		sec_aux_pcm_active = "/soc/pinctrl@03000000/sec_aux_pcm/sec_aux_pcm_active";
		sec_aux_pcm_din_sleep = "/soc/pinctrl@03000000/sec_aux_pcm_din/sec_aux_pcm_din_sleep";
		sec_aux_pcm_din_active = "/soc/pinctrl@03000000/sec_aux_pcm_din/sec_aux_pcm_din_active";
		sec_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/sec_aux_pcm_dout/sec_aux_pcm_dout_sleep";
		sec_aux_pcm_dout_active = "/soc/pinctrl@03000000/sec_aux_pcm_dout/sec_aux_pcm_dout_active";
		tert_aux_pcm_sleep = "/soc/pinctrl@03000000/tert_aux_pcm/tert_aux_pcm_sleep";
		tert_aux_pcm_active = "/soc/pinctrl@03000000/tert_aux_pcm/tert_aux_pcm_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@03000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_din_active = "/soc/pinctrl@03000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@03000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		quat_aux_pcm_sleep = "/soc/pinctrl@03000000/quat_aux_pcm/quat_aux_pcm_sleep";
		quat_aux_pcm_active = "/soc/pinctrl@03000000/quat_aux_pcm/quat_aux_pcm_active";
		quat_aux_pcm_din_sleep = "/soc/pinctrl@03000000/quat_aux_pcm_din/quat_aux_pcm_din_sleep";
		quat_aux_pcm_din_active = "/soc/pinctrl@03000000/quat_aux_pcm_din/quat_aux_pcm_din_active";
		quat_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/quat_aux_pcm_dout/quat_aux_pcm_dout_sleep";
		quat_aux_pcm_dout_active = "/soc/pinctrl@03000000/quat_aux_pcm_dout/quat_aux_pcm_dout_active";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_clk_active = "/soc/pinctrl@03000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@03000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@03000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@03000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		quin_aux_pcm_sleep = "/soc/pinctrl@03000000/quin_aux_pcm/quin_aux_pcm_sleep";
		quin_aux_pcm_active = "/soc/pinctrl@03000000/quin_aux_pcm/quin_aux_pcm_active";
		quin_aux_pcm_din_sleep = "/soc/pinctrl@03000000/quin_aux_pcm_din/quin_aux_pcm_din_sleep";
		quin_aux_pcm_din_active = "/soc/pinctrl@03000000/quin_aux_pcm_din/quin_aux_pcm_din_active";
		quin_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/quin_aux_pcm_dout/quin_aux_pcm_dout_sleep";
		quin_aux_pcm_dout_active = "/soc/pinctrl@03000000/quin_aux_pcm_dout/quin_aux_pcm_dout_active";
		sec_tdm_sleep = "/soc/pinctrl@03000000/sec_tdm/sec_tdm_sleep";
		sec_tdm_active = "/soc/pinctrl@03000000/sec_tdm/sec_tdm_active";
		sec_tdm_din_sleep = "/soc/pinctrl@03000000/sec_tdm_din/sec_tdm_din_sleep";
		sec_tdm_din_active = "/soc/pinctrl@03000000/sec_tdm_din/sec_tdm_din_active";
		sec_tdm_dout_sleep = "/soc/pinctrl@03000000/sec_tdm_dout/sec_tdm_dout_sleep";
		sec_tdm_dout_active = "/soc/pinctrl@03000000/sec_tdm_dout/sec_tdm_dout_active";
		tert_tdm_sleep = "/soc/pinctrl@03000000/tert_tdm/tert_tdm_sleep";
		tert_tdm_active = "/soc/pinctrl@03000000/tert_tdm/tert_tdm_active";
		tert_tdm_din_sleep = "/soc/pinctrl@03000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_din_active = "/soc/pinctrl@03000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@03000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_dout_active = "/soc/pinctrl@03000000/tert_tdm_dout/tert_tdm_dout_active";
		quat_tdm_sleep = "/soc/pinctrl@03000000/quat_tdm/quat_tdm_sleep";
		quat_tdm_active = "/soc/pinctrl@03000000/quat_tdm/quat_tdm_active";
		quat_tdm_din_sleep = "/soc/pinctrl@03000000/quat_tdm_din/quat_tdm_din_sleep";
		quat_tdm_din_active = "/soc/pinctrl@03000000/quat_tdm_din/quat_tdm_din_active";
		quat_tdm_dout_sleep = "/soc/pinctrl@03000000/quat_tdm_dout/quat_tdm_dout_sleep";
		quat_tdm_dout_active = "/soc/pinctrl@03000000/quat_tdm_dout/quat_tdm_dout_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@03000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_clk_active = "/soc/pinctrl@03000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@03000000/pri_tdm_sync/pri_tdm_sync_sleep";
		pri_tdm_sync_active = "/soc/pinctrl@03000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_din_sleep = "/soc/pinctrl@03000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_din_active = "/soc/pinctrl@03000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@03000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_dout_active = "/soc/pinctrl@03000000/pri_tdm_dout/pri_tdm_dout_active";
		quin_tdm_sleep = "/soc/pinctrl@03000000/quin_tdm/quin_tdm_sleep";
		quin_tdm_active = "/soc/pinctrl@03000000/quin_tdm/quin_tdm_active";
		quin_tdm_din_sleep = "/soc/pinctrl@03000000/quin_tdm_din/quin_tdm_din_sleep";
		quin_tdm_din_active = "/soc/pinctrl@03000000/quin_tdm_din/quin_tdm_din_active";
		quin_tdm_dout_sleep = "/soc/pinctrl@03000000/quin_tdm_dout/quin_tdm_dout_sleep";
		quin_tdm_dout_active = "/soc/pinctrl@03000000/quin_tdm_dout/quin_tdm_dout_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@03000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_mclk_active = "/soc/pinctrl@03000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		sec_mi2s_sleep = "/soc/pinctrl@03000000/sec_mi2s/sec_mi2s_sleep";
		sec_mi2s_active = "/soc/pinctrl@03000000/sec_mi2s/sec_mi2s_active";
		sec_mi2s_sd0_sleep = "/soc/pinctrl@03000000/sec_mi2s_sd0/sec_mi2s_sd0_sleep";
		sec_mi2s_sd0_active = "/soc/pinctrl@03000000/sec_mi2s_sd0/sec_mi2s_sd0_active";
		sec_mi2s_sd1_sleep = "/soc/pinctrl@03000000/sec_mi2s_sd1/sec_mi2s_sd1_sleep";
		sec_mi2s_sd1_active = "/soc/pinctrl@03000000/sec_mi2s_sd1/sec_mi2s_sd1_active";
		tert_mi2s_mclk_sleep = "/soc/pinctrl@03000000/tert_mi2s_mclk/tert_mi2s_mclk_sleep";
		tert_mi2s_mclk_active = "/soc/pinctrl@03000000/tert_mi2s_mclk/tert_mi2s_mclk_active";
		tert_mi2s_sleep = "/soc/pinctrl@03000000/tert_mi2s/tert_mi2s_sleep";
		tert_mi2s_active = "/soc/pinctrl@03000000/tert_mi2s/tert_mi2s_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@03000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@03000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@03000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@03000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		quat_mi2s_mclk_sleep = "/soc/pinctrl@03000000/quat_mi2s_mclk/quat_mi2s_mclk_sleep";
		quat_mi2s_mclk_active = "/soc/pinctrl@03000000/quat_mi2s_mclk/quat_mi2s_mclk_active";
		quat_mi2s_sleep = "/soc/pinctrl@03000000/quat_mi2s/quat_mi2s_sleep";
		quat_mi2s_active = "/soc/pinctrl@03000000/quat_mi2s/quat_mi2s_active";
		quat_mi2s_sd0_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd0_active = "/soc/pinctrl@03000000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd1_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd1_active = "/soc/pinctrl@03000000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd2_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd2_active = "/soc/pinctrl@03000000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd3_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_sd3_active = "/soc/pinctrl@03000000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@03000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@03000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@03000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@03000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@03000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@03000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@03000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@03000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@03000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@03000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		quin_mi2s_mclk_sleep = "/soc/pinctrl@03000000/quin_mi2s_mclk/quin_mi2s_mclk_sleep";
		quin_mi2s_mclk_active = "/soc/pinctrl@03000000/quin_mi2s_mclk/quin_mi2s_mclk_active";
		quin_mi2s_sleep = "/soc/pinctrl@03000000/quin_mi2s/quin_mi2s_sleep";
		quin_mi2s_active = "/soc/pinctrl@03000000/quin_mi2s/quin_mi2s_active";
		quin_mi2s_sd0_sleep = "/soc/pinctrl@03000000/quin_mi2s_sd0/quin_mi2s_sd0_sleep";
		quin_mi2s_sd0_active = "/soc/pinctrl@03000000/quin_mi2s_sd0/quin_mi2s_sd0_active";
		quin_mi2s_sd1_sleep = "/soc/pinctrl@03000000/quin_mi2s_sd1/quin_mi2s_sd1_sleep";
		quin_mi2s_sd1_active = "/soc/pinctrl@03000000/quin_mi2s_sd1/quin_mi2s_sd1_active";
		pmx_sde = "/soc/pinctrl@03000000/pmx_sde";
		sde_dsi_active = "/soc/pinctrl@03000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@03000000/pmx_sde/sde_dsi_suspend";
		sde_dsi1_active = "/soc/pinctrl@03000000/pmx_sde/sde_dsi1_active";
		sde_dsi1_suspend = "/soc/pinctrl@03000000/pmx_sde/sde_dsi1_suspend";
		sde_te_active = "/soc/pinctrl@03000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@03000000/pmx_sde_te/sde_te_suspend";
		sde_te1_active = "/soc/pinctrl@03000000/pmx_sde_te/sde_te1_active";
		sde_te1_suspend = "/soc/pinctrl@03000000/pmx_sde_te/sde_te1_suspend";
		sde_dp_usbplug_cc_active = "/soc/pinctrl@03000000/sde_dp_usbplug_cc_active";
		sde_dp_usbplug_cc_suspend = "/soc/pinctrl@03000000/sde_dp_usbplug_cc_suspend";
		ap2mdm_active = "/soc/pinctrl@03000000/ap2mdm/ap2mdm_active";
		ap2mdm_sleep = "/soc/pinctrl@03000000/ap2mdm/ap2mdm_sleep";
		mdm2ap_active = "/soc/pinctrl@03000000/mdm2ap/mdm2ap_active";
		mdm2ap_sleep = "/soc/pinctrl@03000000/mdm2ap/mdm2ap_sleep";
		fsa_usbc_ana_en = "/soc/pinctrl@03000000/fsa_usbc_ana_en_n@100/fsa_usbc_ana_en";
		cam_sensor_mclk0_active = "/soc/pinctrl@03000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@03000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@03000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@03000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk3_suspend";
		cam_sensor0_active = "/soc/pinctrl@03000000/cam_sensor0_active";
		cam_sensor0_suspend = "/soc/pinctrl@03000000/cam_sensor0_suspend";
		cam_sensor1_active = "/soc/pinctrl@03000000/cam_sensor1_active";
		cam_sensor1_suspend = "/soc/pinctrl@03000000/cam_sensor1_suspend";
		cam_sensor2_active = "/soc/pinctrl@03000000/cam_sensor2_active";
		cam_sensor2_suspend = "/soc/pinctrl@03000000/cam_sensor2_suspend";
		cam_sensor3_active = "/soc/pinctrl@03000000/cam_sensor3_active";
		cam_sensor3_suspend = "/soc/pinctrl@03000000/cam_sensor3_suspend";
		cam_sensor_eldo2_default = "/soc/pinctrl@03000000/cam_sensor_eldo2_default";
		camera_vaf_en_default = "/soc/pinctrl@03000000/camera_vaf_en_default";
		camera_vana_en_default = "/soc/pinctrl@03000000/camera_vana_en_default";
		cam_sensor_active_rear = "/soc/pinctrl@03000000/cam_sensor_active_rear";
		cam_sensor_suspend_rear = "/soc/pinctrl@03000000/cam_sensor_suspend_rear";
		cam_sensor_active_rear_aux = "/soc/pinctrl@03000000/cam_sensor_active_rear_aux";
		cam_sensor_suspend_rear_aux = "/soc/pinctrl@03000000/cam_sensor_suspend_rear_aux";
		cam_sensor_active_front = "/soc/pinctrl@03000000/cam_sensor_active_front";
		cam_sensor_suspend_front = "/soc/pinctrl@03000000/cam_sensor_suspend_front";
		cam_sensor_active_iris = "/soc/pinctrl@03000000/cam_sensor_active_iris";
		cam_sensor_suspend_iris = "/soc/pinctrl@03000000/cam_sensor_suspend_iris";
		cci0_active = "/soc/pinctrl@03000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@03000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@03000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@03000000/cci1_suspend";
		cci2_active = "/soc/pinctrl@03000000/cci2_active";
		cci2_suspend = "/soc/pinctrl@03000000/cci2_suspend";
		cci3_active = "/soc/pinctrl@03000000/cci3_active";
		cci3_suspend = "/soc/pinctrl@03000000/cci3_suspend";
		tsif0_signals_active = "/soc/pinctrl@03000000/tsif0_signals_active";
		tsif0_sync_active = "/soc/pinctrl@03000000/tsif0_sync_active";
		tsif1_signals_active = "/soc/pinctrl@03000000/tsif1_signals_active";
		tsif1_sync_active = "/soc/pinctrl@03000000/tsif1_sync_active";
		trigout_a = "/soc/pinctrl@03000000/trigout_a";
		usb2_id_det_default = "/soc/pinctrl@03000000/usb2_id_det_default";
		hs1_i2s_mclk_sleep = "/soc/pinctrl@03000000/hs1_i2s_mclk/hs1_i2s_mclk_sleep";
		hs1_i2s_mclk_active = "/soc/pinctrl@03000000/hs1_i2s_mclk/hs1_i2s_mclk_active";
		hs1_i2s_sck_sleep = "/soc/pinctrl@03000000/hs1_i2s_sck/hs1_i2s_sck_sleep";
		hs1_i2s_sck_active = "/soc/pinctrl@03000000/hs1_i2s_sck/hs1_i2s_sck_active";
		hs1_i2s_ws_sleep = "/soc/pinctrl@03000000/hs1_i2s_ws/hs1_i2s_ws_sleep";
		hs1_i2s_ws_active = "/soc/pinctrl@03000000/hs1_i2s_ws/hs1_i2s_ws_active";
		hs1_i2s_data0_sleep = "/soc/pinctrl@03000000/hs1_i2s_data0/hs1_i2s_data0_sleep";
		hs1_i2s_data0_active = "/soc/pinctrl@03000000/hs1_i2s_data0/hs1_i2s_data0_active";
		hs1_i2s_data1_sleep = "/soc/pinctrl@03000000/hs1_i2s_data1/hs1_i2s_data1_sleep";
		hs1_i2s_data1_active = "/soc/pinctrl@03000000/hs1_i2s_data1/hs1_i2s_data1_active";
		hs2_i2s_mclk_sleep = "/soc/pinctrl@03000000/hs2_i2s_mclk/hs2_i2s_mclk_sleep";
		hs2_i2s_mclk_active = "/soc/pinctrl@03000000/hs2_i2s_mclk/hs2_i2s_mclk_active";
		hs2_i2s_sck_sleep = "/soc/pinctrl@03000000/hs2_i2s_sck/hs2_i2s_sck_sleep";
		hs2_i2s_sck_active = "/soc/pinctrl@03000000/hs2_i2s_sck/hs2_i2s_sck_active";
		hs2_i2s_ws_sleep = "/soc/pinctrl@03000000/hs2_i2s_ws/hs2_i2s_ws_sleep";
		hs2_i2s_ws_active = "/soc/pinctrl@03000000/hs2_i2s_ws/hs2_i2s_ws_active";
		hs2_i2s_data0_sleep = "/soc/pinctrl@03000000/hs2_i2s_data0/hs2_i2s_data0_sleep";
		hs2_i2s_data0_active = "/soc/pinctrl@03000000/hs2_i2s_data0/hs2_i2s_data0_active";
		hs2_i2s_data1_sleep = "/soc/pinctrl@03000000/hs2_i2s_data1/hs2_i2s_data1_sleep";
		hs2_i2s_data1_active = "/soc/pinctrl@03000000/hs2_i2s_data1/hs2_i2s_data1_active";
		hs3_i2s_mclk_sleep = "/soc/pinctrl@03000000/hs3_i2s_mclk/hs3_i2s_mclk_sleep";
		hs3_i2s_mclk_active = "/soc/pinctrl@03000000/hs3_i2s_mclk/hs3_i2s_mclk_active";
		hs3_i2s_sck_sleep = "/soc/pinctrl@03000000/hs3_i2s_sck/hs3_i2s_sck_sleep";
		hs3_i2s_sck_active = "/soc/pinctrl@03000000/hs3_i2s_sck/hs3_i2s_sck_active";
		hs3_i2s_ws_sleep = "/soc/pinctrl@03000000/hs3_i2s_ws/hs3_i2s_ws_sleep";
		hs3_i2s_ws_active = "/soc/pinctrl@03000000/hs3_i2s_ws/hs3_i2s_ws_active";
		hs3_i2s_data0_sleep = "/soc/pinctrl@03000000/hs3_i2s_data0/hs3_i2s_data0_sleep";
		hs3_i2s_data0_active = "/soc/pinctrl@03000000/hs3_i2s_data0/hs3_i2s_data0_active";
		hs3_i2s_data1_sleep = "/soc/pinctrl@03000000/hs3_i2s_data1/hs3_i2s_data1_sleep";
		hs3_i2s_data1_active = "/soc/pinctrl@03000000/hs3_i2s_data1/hs3_i2s_data1_active";
		emac_mdc = "/soc/pinctrl@03000000/emac/emac_mdc";
		emac_mdio = "/soc/pinctrl@03000000/emac/emac_mdio";
		emac_rgmii_txd0 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd0";
		emac_rgmii_txd1 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd1";
		emac_rgmii_txd2 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd2";
		emac_rgmii_txd3 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd3";
		emac_rgmii_txc = "/soc/pinctrl@03000000/emac/emac_rgmii_txc";
		emac_rgmii_tx_ctl = "/soc/pinctrl@03000000/emac/emac_rgmii_tx_ctl";
		emac_rgmii_rxd0 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd0";
		emac_rgmii_rxd1 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd1";
		emac_rgmii_rxd2 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd2";
		emac_rgmii_rxd3 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd3";
		emac_rgmii_rxc = "/soc/pinctrl@03000000/emac/emac_rgmii_rxc";
		emac_rgmii_rx_ctl = "/soc/pinctrl@03000000/emac/emac_rgmii_rx_ctl";
		emac_phy_intr = "/soc/pinctrl@03000000/emac/emac_phy_intr";
		emac_phy_reset_state = "/soc/pinctrl@03000000/emac/emac_phy_reset_state";
		emac_pin_pps_0 = "/soc/pinctrl@03000000/emac/emac_pin_pps_0";
		bt_en_active = "/soc/pinctrl@03000000/bt_en_active";
		conn_power_1p8_active = "/soc/pinctrl@03000000/conn_power_1p8_active";
		conn_power_pa_active = "/soc/pinctrl@03000000/conn_power_pa_active";
		usb2phy_ac_en1_default = "/soc/pinctrl@03000000/usb2phy_ac_en1_default";
		usb2phy_ac_en2_default = "/soc/pinctrl@03000000/usb2phy_ac_en2_default";
		audio_ioexp_reset_active = "/soc/pinctrl@03000000/audio_ioexp_reset_active";
		qcom_clk_led_gp2_pins = "/soc/pinctrl@03000000/qcom_clk_led_gp2_pins";
		qcom_clk_led_gp2_active = "/soc/pinctrl@03000000/qcom_clk_led_gp2_pins/qcom_clk_led_gp2_active";
		qcom_clk_led_gp2_sleep = "/soc/pinctrl@03000000/qcom_clk_led_gp2_pins/qqcom_clk_led_gp2_sleep";
		sensor_int1_default = "/soc/pinctrl@03000000/sensor_int1_default";
		sensor_int2_default = "/soc/pinctrl@03000000/sensor_int2_default";
		slpi_tlmm = "/soc/slpi_pinctrl@02B40000";
		qupv3_se20_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se20_i2c_pins";
		qupv3_se20_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se20_i2c_pins/qupv3_se20_i2c_active";
		qupv3_se20_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se20_i2c_pins/qupv3_se20_i2c_sleep";
		qupv3_se21_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se21_i2c_pins";
		qupv3_se21_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se21_i2c_pins/qupv3_se21_i2c_active";
		qupv3_se21_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se21_i2c_pins/qupv3_se21_i2c_sleep";
		qupv3_se22_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se22_i2c_pins";
		qupv3_se22_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se22_i2c_pins/qupv3_se22_i2c_active";
		qupv3_se22_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se22_i2c_pins/qupv3_se22_i2c_sleep";
		qupv3_se23_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se23_i2c_pins";
		qupv3_se23_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se23_i2c_pins/qupv3_se23_i2c_active";
		qupv3_se23_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se23_i2c_pins/qupv3_se23_i2c_sleep";
		qupv3_se21_spi_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se21_spi_pins";
		qupv3_se21_spi_active = "/soc/slpi_pinctrl@02B40000/qupv3_se21_spi_pins/qupv3_se21_spi_active";
		qupv3_se21_spi_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se21_spi_pins/qupv3_se21_spi_sleep";
		qupv3_se22_spi_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se22_spi_pins";
		qupv3_se22_spi_active = "/soc/slpi_pinctrl@02B40000/qupv3_se22_spi_pins/qupv3_se22_spi_active";
		qupv3_se22_spi_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se22_spi_pins/qupv3_se22_spi_sleep";
		S4A = "/soc/regulator-pm8150-s4";
		pm8150_s4 = "/soc/regulator-pm8150-s4";
		S1A_LEVEL = "/soc/rpmh-regulator-msslvl/regulator-pm8150-s1-level";
		pm8150_s1_level = "/soc/rpmh-regulator-msslvl/regulator-pm8150-s1-level";
		S2A = "/soc/rpmh-regulator-smpa2/regulator-pm8150-s2";
		pm8150_s2 = "/soc/rpmh-regulator-smpa2/regulator-pm8150-s2";
		S3A_LEVEL = "/soc/rpmh-regulator-ebilvl/regulator-pm8150-s3-level";
		pm8150_s3_level = "/soc/rpmh-regulator-ebilvl/regulator-pm8150-s3-level";
		ebi_cdev = "/soc/rpmh-regulator-ebilvl/regulator-cdev";
		S5A = "/soc/rpmh-regulator-smpa5/regulator-pm8150-s5";
		pm8150_s5 = "/soc/rpmh-regulator-smpa5/regulator-pm8150-s5";
		S6A = "/soc/rpmh-regulator-smpa6/regulator-pm8150-s6";
		pm8150_s6 = "/soc/rpmh-regulator-smpa6/regulator-pm8150-s6";
		L1A = "/soc/rpmh-regulator-ldoa1/regulator-pm8150-l1";
		pm8150_l1 = "/soc/rpmh-regulator-ldoa1/regulator-pm8150-l1";
		L2A = "/soc/rpmh-regulator-ldoa2/regulator-pm8150-l2";
		pm8150_l2 = "/soc/rpmh-regulator-ldoa2/regulator-pm8150-l2";
		L3A = "/soc/rpmh-regulator-ldoa3/regulator-pm8150-l3";
		pm8150_l3 = "/soc/rpmh-regulator-ldoa3/regulator-pm8150-l3";
		L4A_LEVEL = "/soc/rpmh-regulator-lmxlvl/regulator-pm8150-l4-level";
		pm8150_l4_level = "/soc/rpmh-regulator-lmxlvl/regulator-pm8150-l4-level";
		L5A = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5";
		pm8150_l5 = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5";
		L5A_AO = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5-ao";
		pm8150_l5_ao = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5-ao";
		L6A = "/soc/rpmh-regulator-ldoa6/regulator-pm8150-l6";
		pm8150_l6 = "/soc/rpmh-regulator-ldoa6/regulator-pm8150-l6";
		L7A = "/soc/rpmh-regulator-ldoa7/regulator-pm8150-l7";
		pm8150_l7 = "/soc/rpmh-regulator-ldoa7/regulator-pm8150-l7";
		L8A_LEVEL = "/soc/rpmh-regulator-lcxlvl/regulator-pm8150-l8-level";
		pm8150_l8_level = "/soc/rpmh-regulator-lcxlvl/regulator-pm8150-l8-level";
		L9A = "/soc/rpmh-regulator-ldoa9/regulator-pm8150-l9";
		pm8150_l9 = "/soc/rpmh-regulator-ldoa9/regulator-pm8150-l9";
		L10A = "/soc/rpmh-regulator-ldoa10/regulator-pm8150-l10";
		pm8150_l10 = "/soc/rpmh-regulator-ldoa10/regulator-pm8150-l10";
		L11A = "/soc/rpmh-regulator-ldoa11/regulator-pm8150-l11";
		pm8150_l11 = "/soc/rpmh-regulator-ldoa11/regulator-pm8150-l11";
		L12A = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12";
		pm8150_l12 = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12";
		L12A_AO = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12-ao";
		pm8150_l12_ao = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12-ao";
		L13A = "/soc/rpmh-regulator-ldoa13/regulator-pm8150-l13";
		pm8150_l13 = "/soc/rpmh-regulator-ldoa13/regulator-pm8150-l13";
		L14A = "/soc/rpmh-regulator-ldoa14/regulator-pm8150-l14";
		pm8150_l14 = "/soc/rpmh-regulator-ldoa14/regulator-pm8150-l14";
		L15A = "/soc/rpmh-regulator-ldoa15/regulator-pm8150-l15";
		pm8150_l15 = "/soc/rpmh-regulator-ldoa15/regulator-pm8150-l15";
		L16A = "/soc/rpmh-regulator-ldoa16/regulator-pm8150-l16";
		pm8150_l16 = "/soc/rpmh-regulator-ldoa16/regulator-pm8150-l16";
		L17A = "/soc/rpmh-regulator-ldoa17/regulator-pm8150-l17";
		pm8150_l17 = "/soc/rpmh-regulator-ldoa17/regulator-pm8150-l17";
		L18A = "/soc/rpmh-regulator-ldoa18/regulator-pm8150-l18";
		pm8150_l18 = "/soc/rpmh-regulator-ldoa18/regulator-pm8150-l18";
		S1C = "/soc/rpmh-regulator-smpc1/regulator-pm8150l-s1";
		pm8150l_s1 = "/soc/rpmh-regulator-smpc1/regulator-pm8150l-s1";
		S2C_LEVEL = "/soc/rpmh-regulator-gfxlvl/regulator-pm8150l-s2-level";
		pm8150l_s2_level = "/soc/rpmh-regulator-gfxlvl/regulator-pm8150l-s2-level";
		VDD_MX_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level";
		S4C_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level";
		pm8150l_s4_level = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level";
		VDD_MX_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level-ao";
		S4C_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level-ao";
		pm8150l_s4_level_ao = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level-ao";
		VDD_MX_MMCX_SUPPLY_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-mmcx-sup-level";
		mx_cdev = "/soc/rpmh-regulator-mxlvl/mx-cdev-lvl";
		VDD_MMCX_LEVEL = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level";
		S5C_LEVEL = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level";
		pm8150l_s5_level = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level";
		VDD_MMCX_LEVEL_AO = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level-ao";
		S5C_LEVEL_AO = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level-ao";
		pm8150l_s5_level_ao = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level-ao";
		mm_cx_cdev = "/soc/rpmh-regulator-mmcxlvl/mm-cx-cdev-lvl";
		VDD_CX_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level";
		S6C_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level";
		pm8150l_s6_level = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level";
		VDD_CX_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level-ao";
		S6C_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level-ao";
		pm8150l_s6_level_ao = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level-ao";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-mmcx-sup-level";
		cx_cdev = "/soc/rpmh-regulator-cxlvl/regulator-cdev";
		S8C = "/soc/rpmh-regulator-smpc8/regulator-pm8150l-s8";
		pm8150l_s8 = "/soc/rpmh-regulator-smpc8/regulator-pm8150l-s8";
		L1C = "/soc/rpmh-regulator-ldoc1/regulator-pm8150l-l1";
		pm8150l_l1 = "/soc/rpmh-regulator-ldoc1/regulator-pm8150l-l1";
		L2C = "/soc/rpmh-regulator-ldoc2/regulator-pm8150l-l2";
		pm8150l_l2 = "/soc/rpmh-regulator-ldoc2/regulator-pm8150l-l2";
		L3C = "/soc/rpmh-regulator-ldoc3/regulator-pm8150l-l3";
		pm8150l_l3 = "/soc/rpmh-regulator-ldoc3/regulator-pm8150l-l3";
		L4C = "/soc/rpmh-regulator-ldoc4/regulator-pm8150l-l4";
		pm8150l_l4 = "/soc/rpmh-regulator-ldoc4/regulator-pm8150l-l4";
		L5C = "/soc/rpmh-regulator-ldoc5/regulator-pm8150l-l5";
		pm8150l_l5 = "/soc/rpmh-regulator-ldoc5/regulator-pm8150l-l5";
		L6C = "/soc/rpmh-regulator-ldoc6/regulator-pm8150l-l6";
		pm8150l_l6 = "/soc/rpmh-regulator-ldoc6/regulator-pm8150l-l6";
		L7C = "/soc/rpmh-regulator-ldoc7/regulator-pm8150l-l7";
		pm8150l_l7 = "/soc/rpmh-regulator-ldoc7/regulator-pm8150l-l7";
		L8C = "/soc/rpmh-regulator-ldoc8/regulator-pm8150l-l8";
		pm8150l_l8 = "/soc/rpmh-regulator-ldoc8/regulator-pm8150l-l8";
		L9C = "/soc/rpmh-regulator-ldoc9/regulator-pm8150l-l9";
		pm8150l_l9 = "/soc/rpmh-regulator-ldoc9/regulator-pm8150l-l9";
		L10C = "/soc/rpmh-regulator-ldoc10/regulator-pm8150l-l10";
		pm8150l_l10 = "/soc/rpmh-regulator-ldoc10/regulator-pm8150l-l10";
		L11C = "/soc/rpmh-regulator-ldoc11/regulator-pm8150l-l11";
		pm8150l_l11 = "/soc/rpmh-regulator-ldoc11/regulator-pm8150l-l11";
		BOB = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob";
		pm8150l_bob = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob";
		BOB_AO = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob-ao";
		pm8150l_bob_ao = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob-ao";
		S2F = "/soc/rpmh-regulator-smpf2/regulator-pm8009-s2";
		pm8009_s2 = "/soc/rpmh-regulator-smpf2/regulator-pm8009-s2";
		L2F = "/soc/rpmh-regulator-ldof2/regulator-pm8009-l2";
		pm8009_l2 = "/soc/rpmh-regulator-ldof2/regulator-pm8009-l2";
		L5F = "/soc/rpmh-regulator-ldof5/regulator-pm8009-l5";
		pm8009_l5 = "/soc/rpmh-regulator-ldof5/regulator-pm8009-l5";
		L6F = "/soc/rpmh-regulator-ldof6/regulator-pm8009-l6";
		pm8009_l6 = "/soc/rpmh-regulator-ldof6/regulator-pm8009-l6";
		refgen = "/soc/refgen-regulator@88e7000";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_mm3 = "/soc/ad-hoc-bus/bcm-mm3";
		bcm_sh4 = "/soc/ad-hoc-bus/bcm-sh4";
		bcm_sh5 = "/soc/ad-hoc-bus/bcm-sh5";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_co0 = "/soc/ad-hoc-bus/bcm-co0";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_co1 = "/soc/ad-hoc-bus/bcm-co1";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn3 = "/soc/ad-hoc-bus/bcm-sn3";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn5 = "/soc/ad-hoc-bus/bcm-sn5";
		bcm_sn8 = "/soc/ad-hoc-bus/bcm-sn8";
		bcm_sn9 = "/soc/ad-hoc-bus/bcm-sn9";
		bcm_sn11 = "/soc/ad-hoc-bus/bcm-sn11";
		bcm_sn12 = "/soc/ad-hoc-bus/bcm-sn12";
		bcm_sn14 = "/soc/ad-hoc-bus/bcm-sn14";
		bcm_sn15 = "/soc/ad-hoc-bus/bcm-sn15";
		bcm_acv_display = "/soc/ad-hoc-bus/bcm-acv_display";
		bcm_alc_display = "/soc/ad-hoc-bus/bcm-alc_display";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_mm2_display = "/soc/ad-hoc-bus/bcm-mm2_display";
		bcm_mm3_display = "/soc/ad-hoc-bus/bcm-mm3_display";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_aggre2_noc = "/soc/ad-hoc-bus/fab-aggre2_noc";
		fab_camnoc_virt = "/soc/ad-hoc-bus/fab-camnoc_virt";
		fab_compute_noc = "/soc/ad-hoc-bus/fab-compute_noc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gem_noc = "/soc/ad-hoc-bus/fab-gem_noc";
		fab_ipa_virt = "/soc/ad-hoc-bus/fab-ipa_virt";
		fab_mc_virt = "/soc/ad-hoc-bus/fab-mc_virt";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fab_gem_noc_display = "/soc/ad-hoc-bus/fab-gem_noc_display";
		fab_mc_virt_display = "/soc/ad-hoc-bus/fab-mc_virt_display";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_qup0 = "/soc/ad-hoc-bus/mas-qhm-qup0";
		mas_xm_emac = "/soc/ad-hoc-bus/mas-xm-emac";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_xm_usb3_1 = "/soc/ad-hoc-bus/mas-xm-usb3-1";
		mas_qhm_a2noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a2noc-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qspi = "/soc/ad-hoc-bus/mas-qhm-qspi";
		mas_qhm_qup1 = "/soc/ad-hoc-bus/mas-qhm-qup1";
		mas_qhm_qup2 = "/soc/ad-hoc-bus/mas-qhm-qup2";
		mas_qhm_sensorss_ahb = "/soc/ad-hoc-bus/mas-qhm-sensorss-ahb";
		mas_qhm_tsif = "/soc/ad-hoc-bus/mas-qhm-tsif";
		mas_qnm_cnoc = "/soc/ad-hoc-bus/mas-qnm-cnoc";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_xm_pcie3_0 = "/soc/ad-hoc-bus/mas-xm-pcie3-0";
		mas_xm_pcie3_1 = "/soc/ad-hoc-bus/mas-xm-pcie3-1";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_sdc4 = "/soc/ad-hoc-bus/mas-xm-sdc4";
		mas_qxm_camnoc_hf0_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0-uncomp";
		mas_qxm_camnoc_hf1_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1-uncomp";
		mas_qxm_camnoc_sf_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf-uncomp";
		mas_qnm_npu = "/soc/ad-hoc-bus/mas-qnm-npu";
		mas_qhm_spdm = "/soc/ad-hoc-bus/mas-qhm-spdm";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_xm_qdss_dap = "/soc/ad-hoc-bus/mas-xm-qdss-dap";
		mas_qhm_cnoc_dc_noc = "/soc/ad-hoc-bus/mas-qhm-cnoc-dc-noc";
		mas_acm_apps = "/soc/ad-hoc-bus/mas-acm-apps";
		mas_acm_gpu_tcu = "/soc/ad-hoc-bus/mas-acm-gpu-tcu";
		mas_acm_sys_tcu = "/soc/ad-hoc-bus/mas-acm-sys-tcu";
		mas_qhm_gemnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-gemnoc-cfg";
		mas_qnm_cmpnoc = "/soc/ad-hoc-bus/mas-qnm-cmpnoc";
		mas_qnm_gpu = "/soc/ad-hoc-bus/mas-qnm-gpu";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_pcie = "/soc/ad-hoc-bus/mas-qnm-pcie";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_qxm_ecc = "/soc/ad-hoc-bus/mas-qxm-ecc";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qxm_camnoc_hf0 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0";
		mas_qxm_camnoc_hf1 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1";
		mas_qxm_camnoc_sf = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_mdp1 = "/soc/ad-hoc-bus/mas-qxm-mdp1";
		mas_qxm_rot = "/soc/ad-hoc-bus/mas-qxm-rot";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus1 = "/soc/ad-hoc-bus/mas-qxm-venus1";
		mas_qxm_venus_arm9 = "/soc/ad-hoc-bus/mas-qxm-venus-arm9";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_aggre2_noc = "/soc/ad-hoc-bus/mas-qnm-aggre2-noc";
		mas_qnm_gemnoc = "/soc/ad-hoc-bus/mas-qnm-gemnoc";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_xm_gic = "/soc/ad-hoc-bus/mas-xm-gic";
		mas_alc = "/soc/ad-hoc-bus/mas-alc";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		mas_qxm_mdp1_display = "/soc/ad-hoc-bus/mas-qxm-mdp1_display";
		mas_qxm_rot_display = "/soc/ad-hoc-bus/mas-qxm-rot_display";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_srvc_aggre1_noc = "/soc/ad-hoc-bus/slv-srvc-aggre1-noc";
		slv_qns_a2noc_snoc = "/soc/ad-hoc-bus/slv-qns-a2noc-snoc";
		slv_qns_pcie_mem_noc = "/soc/ad-hoc-bus/slv-qns-pcie-mem-noc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_qns_camnoc_uncomp = "/soc/ad-hoc-bus/slv-qns-camnoc-uncomp";
		slv_qns_cdsp_mem_noc = "/soc/ad-hoc-bus/slv-qns-cdsp-mem-noc";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_a2_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a2-noc-cfg";
		slv_qhs_ahb2phy_south = "/soc/ad-hoc-bus/slv-qhs-ahb2phy-south";
		slv_qhs_aop = "/soc/ad-hoc-bus/slv-qhs-aop";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_compute_dsp = "/soc/ad-hoc-bus/slv-qhs-compute-dsp";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_cpr_mmcx = "/soc/ad-hoc-bus/slv-qhs-cpr-mmcx";
		slv_qhs_cpr_mx = "/soc/ad-hoc-bus/slv-qhs-cpr-mx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_emac_cfg = "/soc/ad-hoc-bus/slv-qhs-emac-cfg";
		slv_qhs_glm = "/soc/ad-hoc-bus/slv-qhs-glm";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_npu_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-cfg";
		slv_qhs_pcie0_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie0-cfg";
		slv_qhs_pcie1_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie1-cfg";
		slv_qhs_phy_refgen_north = "/soc/ad-hoc-bus/slv-qhs-phy-refgen-north";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qspi = "/soc/ad-hoc-bus/slv-qhs-qspi";
		slv_qhs_qupv3_east = "/soc/ad-hoc-bus/slv-qhs-qupv3-east";
		slv_qhs_qupv3_north = "/soc/ad-hoc-bus/slv-qhs-qupv3-north";
		slv_qhs_qupv3_south = "/soc/ad-hoc-bus/slv-qhs-qupv3-south";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_sdc4 = "/soc/ad-hoc-bus/slv-qhs-sdc4";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_spdm = "/soc/ad-hoc-bus/slv-qhs-spdm";
		slv_qhs_spss_cfg = "/soc/ad-hoc-bus/slv-qhs-spss-cfg";
		slv_qhs_ssc_cfg = "/soc/ad-hoc-bus/slv-qhs-ssc-cfg";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm_east = "/soc/ad-hoc-bus/slv-qhs-tlmm-east";
		slv_qhs_tlmm_north = "/soc/ad-hoc-bus/slv-qhs-tlmm-north";
		slv_qhs_tlmm_south = "/soc/ad-hoc-bus/slv-qhs-tlmm-south";
		slv_qhs_tlmm_west = "/soc/ad-hoc-bus/slv-qhs-tlmm-west";
		slv_qhs_tsif = "/soc/ad-hoc-bus/slv-qhs-tsif";
		slv_qhs_ufs_card_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-card-cfg";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb3_0 = "/soc/ad-hoc-bus/slv-qhs-usb3-0";
		slv_qhs_usb3_1 = "/soc/ad-hoc-bus/slv-qhs-usb3-1";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_qns_cnoc_a2noc = "/soc/ad-hoc-bus/slv-qns-cnoc-a2noc";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_memnoc = "/soc/ad-hoc-bus/slv-qhs-memnoc";
		slv_qhs_mdsp_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg";
		slv_qns_ecc = "/soc/ad-hoc-bus/slv-qns-ecc";
		slv_qns_gem_noc_snoc = "/soc/ad-hoc-bus/slv-qns-gem-noc-snoc";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_srvc_gemnoc = "/soc/ad-hoc-bus/slv-srvc-gemnoc";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_qns2_mem_noc = "/soc/ad-hoc-bus/slv-qns2-mem-noc";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_gemnoc_gc = "/soc/ad-hoc-bus/slv-qns-gemnoc-gc";
		slv_qns_gemnoc_sf = "/soc/ad-hoc-bus/slv-qns-gemnoc-sf";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_pcie_0 = "/soc/ad-hoc-bus/slv-xs-pcie-0";
		slv_xs_pcie_1 = "/soc/ad-hoc-bus/slv-xs-pcie-1";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_qns2_mem_noc_display = "/soc/ad-hoc-bus/slv-qns2-mem-noc_display";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie_rc0 = "/soc/qcom,pcie@1c00000/pcie_rc0";
		mhi_1 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0";
		mhi_netdev_2 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		pcie0_msi = "/soc/qcom,pcie0_msi@17a00040";
		pcie1 = "/soc/qcom,pcie@1c08000";
		pcie_rc1 = "/soc/qcom,pcie@1c08000/pcie_rc1";
		mhi_0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0";
		mhi_netdev_0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mhi_netdev_0_rsc = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@1";
		pcie1_msi = "/soc/qcom,pcie1_msi@17a00040";
		pcie1_edma = "/soc/qcom,pcie1_edma@40002000";
		pcie_ep = "/soc/qcom,pcie@40004000";
		mhi_device = "/soc/mhi_dev@1c0b000";
		modem_smp2p_out = "/soc/qcom,smp2p-modem@1799000c/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem@1799000c/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem@1799000c/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem@1799000c/qcom,smp2p-ipa-1-in";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem@1799000c/qcom,smp2p-wlan-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp@1799000c/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp@1799000c/slave-kernel";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp@1799000c/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp@1799000c/qcom,smp2p-rdbg2-in";
		dsps_smp2p_out = "/soc/qcom,smp2p-dsps@1799000c/master-kernel";
		dsps_smp2p_in = "/soc/qcom,smp2p-dsps@1799000c/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-dsps@1799000c/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-dsps@1799000c/qcom,sleepstate-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp@1799000c/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp@1799000c/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp@1799000c/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp@1799000c/qcom,smp2p-rdbg5-in";
		smp2p_qvrexternal5_out = "/soc/qcom,smp2p-cdsp@1799000c/qcom,smp2p-qvrexternal5-out";
		replicator_qdss = "/soc/replicator@6046000";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator0_out_replicator1_in = "/soc/replicator@6046000/ports/port@1/endpoint";
		replicator0_in_tmc_etf = "/soc/replicator@6046000/ports/port@2/endpoint";
		replicator_qdss1 = "/soc/replicator@604A000";
		replicator1_out_funnel_swao = "/soc/replicator@604A000/ports/port@0/endpoint";
		replicator1_in_replicator0_out = "/soc/replicator@604A000/ports/port@1/endpoint";
		replicator_swao = "/soc/replicator@6b0a000";
		replicator_swao_out_eud = "/soc/replicator@6b0a000/ports/port@0/endpoint";
		replicator_swao_out_funnel_in1 = "/soc/replicator@6b0a000/ports/port@1/endpoint";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b0a000/ports/port@2/endpoint";
		tmc_etf_swao = "/soc/tmc@6b09000";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b09000/ports/port@0/endpoint";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b09000/ports/port@1/endpoint";
		funnel_swao = "/soc/funnel@0x6b08000";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@0x6b08000/ports/port@0/endpoint";
		funnel_swao_in_ssc_etm0 = "/soc/funnel@0x6b08000/ports/port@1/endpoint";
		funnel_swao_in_replicator1_out = "/soc/funnel@0x6b08000/ports/port@2/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@0x6b08000/ports/port@3/endpoint";
		tpda_swao = "/soc/tpda@6b01000";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b01000/ports/port@0/endpoint";
		tpda_swao_in_tpdm_swao0 = "/soc/tpda@6b01000/ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b01000/ports/port@2/endpoint";
		tpdm_swao0 = "/soc/tpdm@6b02000";
		tpdm_swao0_out_tpda_swao = "/soc/tpdm@6b02000/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b03000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b03000/port/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/port/endpoint";
		tmc_etf = "/soc/tmc@6047000";
		tmc_etf_out_replicator0 = "/soc/tmc@6047000/ports/port@0/endpoint";
		tmc_etf_in_funnel_merg = "/soc/tmc@6047000/ports/port@1/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_out_tmc_etf = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/ports/port@2/endpoint";
		funnel_merg_in_funnel_in2 = "/soc/funnel@6045000/ports/port@3/endpoint";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		hwevent = "/soc/hwevent@0x091866F0";
		csr = "/soc/csr@0x6001000";
		swao_csr = "/soc/csr@6b0e000";
		funnel_in0 = "/soc/funnel@0x6041000";
		funnel_in0_out_funnel_merg = "/soc/funnel@0x6041000/ports/port@0/endpoint";
		funnel_in0_in_funnel_spss = "/soc/funnel@0x6041000/ports/port@1/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@0x6041000/ports/port@2/endpoint";
		funnel_in0_in_stm = "/soc/funnel@0x6041000/ports/port@3/endpoint";
		funnel_in1 = "/soc/funnel@0x6042000";
		funnel_in1_out_funnel_merg = "/soc/funnel@0x6042000/ports/port@0/endpoint";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@0x6042000/ports/port@1/endpoint";
		funnel_in1_in_modem_etm0 = "/soc/funnel@0x6042000/ports/port@2/endpoint";
		funnel_in1_in_replicator_swao = "/soc/funnel@0x6042000/ports/port@3/endpoint";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@0x6042000/ports/port@4/endpoint";
		funnel_in2 = "/soc/funnel@0x6043000";
		funnel_in2_out_funnel_merg = "/soc/funnel@0x6043000/ports/port@0/endpoint";
		funnel_in2_in_funnel_apss_merg = "/soc/funnel@0x6043000/ports/port@1/endpoint";
		funnel_in2_in_funnel_gfx = "/soc/funnel@0x6043000/ports/port@2/endpoint";
		funnel_in2_in_tpda_modem = "/soc/funnel@0x6043000/ports/port@3/endpoint";
		funnel_gfx = "/soc/funnel@0x6943000";
		funnel_gfx_out_funnel_in2 = "/soc/funnel@0x6943000/ports/port@0/endpoint";
		funnel_gfx_in_gfx = "/soc/funnel@0x6943000/ports/port@1/endpoint";
		funnel_gfx_in_gfx_cx = "/soc/funnel@0x6943000/ports/port@2/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda_in_funnel_dl_mm = "/soc/tpda@6004000/ports/port@1/endpoint";
		tpda_in_funnel_dl_mm1 = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda_in_tpdm_center = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda_in_funnel_lpass = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda_in_funnel_turing = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda_in_funnel_ddr_0 = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/ports/port@9/endpoint";
		tpda_in_tpdm_npu = "/soc/tpda@6004000/ports/port@10/endpoint";
		tpda_modem = "/soc/tpda@6832000";
		tpda_modem_out_funnel_in2 = "/soc/tpda@6832000/ports/port@0/endpoint";
		tpda_modem_in_tpdm_modem = "/soc/tpda@6832000/ports/port@1/endpoint";
		tpdm_modem = "/soc/tpdm@6830000";
		tpdm_modem_out_tpda_modem = "/soc/tpdm@6830000/port/endpoint";
		funnel_lpass = "/soc/funnel@6846000";
		funnel_lpass_out_tpda = "/soc/funnel@6846000/ports/port@0/endpoint";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/ports/port@1/endpoint";
		funnel_lpass_1 = "/soc/funnel_1@6846000";
		funnel_lpass_1_out_funnel_qatb = "/soc/funnel_1@6846000/ports/port@0/endpoint";
		funnel_lpass_1_in_audio_etm0 = "/soc/funnel_1@6846000/ports/port@1/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/port/endpoint";
		tpdm_center = "/soc/tpdm@6c28000";
		tpdm_center_out_tpda = "/soc/tpdm@6c28000/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@6ac0000";
		tpdm_dl_north_out_tpda_dl_north = "/soc/tpdm@6ac0000/port/endpoint";
		tpda_dl_north = "/soc/tpda@6ac1000";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@6ac1000/ports/port@0/endpoint";
		tpda_dl_north_in_tpdm_dl_north = "/soc/tpda@6ac1000/ports/port@1/endpoint";
		funnel_dl_south = "/soc/funnel@69c2000";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@69c2000/ports/port@0/endpoint";
		funnel_dl_south_in_tpdm_dl_south = "/soc/funnel@69c2000/ports/port@1/endpoint";
		tpdm_dl_south = "/soc/tpdm@69c0000";
		tpdm_dl_south_out_funnel_dl_south = "/soc/tpdm@69c0000/port/endpoint";
		funnel_dl_north = "/soc/funnel@6ac2000";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@6ac2000/ports/port@0/endpoint";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@6ac2000/ports/port@1/endpoint";
		funnel_dl_north_in_tpdm_wcss = "/soc/funnel@6ac2000/ports/port@2/endpoint";
		tpdm_wcss = "/soc/tpdm@699c000";
		tpdm_wcss_out_funnel_dl_north = "/soc/tpdm@699c000/port/endpoint";
		tpdm_prng = "/soc/tpdm@684c000";
		tpdm_prng_out_tpda = "/soc/tpdm@684c000/port/endpoint";
		funnel_spss = "/soc/funnel@6883000";
		funnel_spss_out_funnel_in0 = "/soc/funnel@6883000/ports/port@0/endpoint";
		funnel_spss_in_tpda_spss = "/soc/funnel@6883000/ports/port@1/endpoint";
		funnel_spss_in_spss_etm0 = "/soc/funnel@6883000/ports/port@2/endpoint";
		tpda_spss = "/soc/tpda@6882000";
		tpda_spss_out_funnel_spss = "/soc/tpda@6882000/ports/port@0/endpoint";
		tpda_spss_in_tpdm_spss = "/soc/tpda@6882000/ports/port@1/endpoint";
		tpdm_spss = "/soc/tpdm@6880000";
		tpdm_spss_out_tpda_spss = "/soc/tpdm@6880000/port/endpoint";
		spss_etm0_out_funnel_spss = "/soc/spss_etm0/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_funnel_dl_mm = "/soc/tpdm@69d0000/port/endpoint";
		tpda_apss = "/soc/tpda@7862000";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7862000/ports/port@0/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7862000/ports/port@1/endpoint";
		tpdm_apss = "/soc/tpdm@7860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7860000/port/endpoint";
		tpda_llm_silver = "/soc/tpda@78c0000";
		tpda_llm_silver_out_funnel_apss_merg = "/soc/tpda@78c0000/ports/port@0/endpoint";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@78c0000/ports/port@1/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@78a0000/port/endpoint";
		tpda_llm_gold = "/soc/tpda@78d0000";
		tpda_llm_gold_out_funnel_apss_merg = "/soc/tpda@78d0000/ports/port@0/endpoint";
		tpda_llm_gold_in_tpdm_llm_gold = "/soc/tpda@78d0000/ports/port@1/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_llm_gold = "/soc/tpdm@78b0000/port/endpoint";
		funnel_dl_mm = "/soc/funnel@6c0b000";
		funnel_dl_mm_out_tpda = "/soc/funnel@6c0b000/ports/port@0/endpoint";
		funnel_dl_mm_in_tpdm_qm = "/soc/funnel@6c0b000/ports/port@1/endpoint";
		funnel_dl_mm1 = "/soc/funnel_1@6c0b000";
		funnel_dl_mm1_out_tpda = "/soc/funnel_1@6c0b000/ports/port@0/endpoint";
		funnel_dl_mm1_in_tpdm_mm = "/soc/funnel_1@6c0b000/ports/port@1/endpoint";
		tpdm_mm = "/soc/tpdm@6c08000";
		tpdm_mm_out_funnel_dl_mm1 = "/soc/tpdm@6c08000/port/endpoint";
		funnel_turing = "/soc/funnel@6861000";
		funnel_turing_out_tpda = "/soc/funnel@6861000/ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6861000/ports/port@1/endpoint";
		funnel_turing_1 = "/soc/funnel_1@6861000";
		funnel_turing_1_out_funnel_qatb = "/soc/funnel_1@6861000/ports/port@0/endpoint";
		funnel_turing_1_in_turing_etm0 = "/soc/funnel_1@6861000/ports/port@1/endpoint";
		tpdm_turing = "/soc/tpdm@6860000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6860000/port/endpoint";
		funnel_ddr_0 = "/soc/funnel@6a05000";
		funnel_ddr_0_out_tpda = "/soc/funnel@6a05000/ports/port@0/endpoint";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6a05000/ports/port@1/endpoint";
		tpdm_ddr = "/soc/tpdm@6A00000";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6A00000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/port/endpoint";
		tpda_olc = "/soc/tpda@7832000";
		tpda_olc_out_funnel_apss_merg = "/soc/tpda@7832000/ports/port@0/endpoint";
		tpda_olc_in_tpdm_olc = "/soc/tpda@7832000/ports/port@1/endpoint";
		tpdm_olc = "/soc/tpdm@7830000";
		tpdm_olc_out_tpda_olc = "/soc/tpdm@7830000/port/endpoint";
		tpdm_npu = "/soc/tpdm@6980000";
		tpdm_npu_out_tpda = "/soc/tpdm@6980000/port/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb_in_funnel_lpass_1 = "/soc/funnel@6005000/ports/port@2/endpoint";
		funnel_qatb_in_funnel_turing_1 = "/soc/funnel@6005000/ports/port@3/endpoint";
		cti0_apss = "/soc/cti@78e0000";
		cti1_apss = "/soc/cti@78f0000";
		cti2_apss = "/soc/cti@7900000";
		cti0_ddr0 = "/soc/cti@6a02000";
		cti1_ddr0 = "/soc/cti@6a03000";
		cti0_ddr1 = "/soc/cti@6a10000";
		cti1_ddr1 = "/soc/cti@6a11000";
		cti0_dlmm = "/soc/cti@6c09000";
		cti1_dlmm = "/soc/cti@6c0a000";
		cti0_dlct = "/soc/cti@6c29000";
		cti1_dlct = "/soc/cti@6c2a000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		cti0_swao = "/soc/cti@6b04000";
		ipcb_tgu = "/soc/tgu@6b0c000";
		turing_etm0_out_funnel_turing_1 = "/soc/turing_etm0/port/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/port/endpoint";
		modem_etm0_out_funnel_in1 = "/soc/modem_etm0/port/endpoint";
		audio_etm0_out_funnel_lpass_1 = "/soc/audio_etm0/port/endpoint";
		ssc_etm0_out_funnel_swao = "/soc/ssc_etm0/port/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_out_funnel_in2 = "/soc/funnel@7810000/ports/port@0/endpoint";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/ports/port@1/endpoint";
		funnel_apss_merg_in_tpda_olc = "/soc/funnel@7810000/ports/port@2/endpoint";
		funnel_apss_merg_in_tpda_llm_silver = "/soc/funnel@7810000/ports/port@3/endpoint";
		funnel_apss_merg_in_tpda_llm_gold = "/soc/funnel@7810000/ports/port@4/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/ports/port@5/endpoint";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/port/endpoint";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/ports/port@0/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/ports/port@8/endpoint";
		apps_smmu = "/soc/apps-smmu@0x15000000";
		anoc_1_tbu = "/soc/apps-smmu@0x15000000/anoc_1_tbu@0x15185000";
		anoc_2_tbu = "/soc/apps-smmu@0x15000000/anoc_2_tbu@0x15189000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_1_tbu@0x15191000";
		compute_dsp_0_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_0_tbu@0x15199000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_0_tbu@0x1518d000";
		compute_dsp_1_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_1_tbu@0x15195000";
		adsp_tbu = "/soc/apps-smmu@0x15000000/adsp_tbu@0x1519d000";
		anoc_1_pcie_tbu = "/soc/apps-smmu@0x15000000/anoc_1_pcie_tbu@0x151a1000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_sf_0_tbu@0x151a5000";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@8c0000";
		iommu_qupv3_0_geni_se_cb = "/soc/qcom,qupv3_0_geni_se@8c0000/qcom,iommu_qupv3_0_geni_se_cb";
		qupv3_se0_i2c = "/soc/i2c@880000";
		qupv3_se1_i2c = "/soc/i2c@884000";
		qupv3_se2_i2c = "/soc/i2c@888000";
		qupv3_se3_i2c = "/soc/i2c@88c000";
		qupv3_se4_i2c = "/soc/i2c@890000";
		fsa4480 = "/soc/i2c@890000/fsa4480@43";
		qupv3_se5_i2c = "/soc/i2c@894000";
		qupv3_se6_i2c = "/soc/i2c@898000";
		qupv3_se7_i2c = "/soc/i2c@89c000";
		qupv3_se0_spi = "/soc/spi@880000";
		qupv3_se1_spi = "/soc/spi@884000";
		qupv3_se2_spi = "/soc/spi@888000";
		qupv3_se3_spi = "/soc/spi@88c000";
		qupv3_se4_spi = "/soc/spi@890000";
		qupv3_se5_spi = "/soc/spi@894000";
		qupv3_se6_spi = "/soc/spi@898000";
		qupv3_se7_spi = "/soc/spi@89c000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		iommu_qupv3_1_geni_se_cb = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,iommu_qupv3_1_geni_se_cb";
		qupv3_se4_2uart = "/soc/qcom,qup_uart@a84000";
		qupv3_se12_2uart = "/soc/qcom,qup_uart@0xa90000";
		qupv3_se13_4uart = "/soc/qcom,qup_uart@0xc8c000";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se13_i2c = "/soc/i2c@c8c000";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se11_spi = "/soc/spi@a8c000";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se13_spi = "/soc/spi@c8c000";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@cc0000";
		iommu_qupv3_2_geni_se_cb = "/soc/qcom,qupv3_2_geni_se@cc0000/qcom,iommu_qupv3_2_geni_se_cb";
		qupv3_se14_i2c = "/soc/i2c@0xc90000";
		qupv3_se15_i2c = "/soc/i2c@0xc94000";
		qupv3_se16_i2c = "/soc/i2c@0xa94000";
		qupv3_se17_i2c = "/soc/i2c@0xc80000";
		qupv3_se18_i2c = "/soc/i2c@0xc84000";
		qupv3_se19_i2c = "/soc/i2c@0xc88000";
		qupv3_se14_spi = "/soc/spi@c90000";
		qupv3_se15_spi = "/soc/spi@c94000";
		qupv3_se16_spi = "/soc/spi@a94000";
		qupv3_se17_spi = "/soc/spi@c80000";
		qupv3_se18_spi = "/soc/spi@c84000";
		qupv3_se19_spi = "/soc/spi@c88000";
		qupv3_3 = "/soc/qcom,qupv3_3_geni_se@26c0000";
		iommu_qupv3_3_geni_se_cb = "/soc/qcom,qupv3_3_geni_se@26c0000/qcom,iommu_qupv3_3_geni_se_cb";
		qupv3_se20_i2c = "/soc/i2c@2680000";
		qupv3_se21_i2c = "/soc/i2c@2684000";
		qupv3_se22_i2c = "/soc/i2c@2688000";
		qupv3_se23_i2c = "/soc/i2c@268c000";
		qupv3_se21_spi = "/soc/spi@2684000";
		qupv3_se22_spi = "/soc/spi@2688000";
		msm_npu = "/soc/qcom,msm_npu@9800000";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_hdmi_ms = "/soc/qcom,msm-dai-q6-hdmi_ms";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_meta_mi2s0 = "/soc/qcom,msm-dai-q6-meta-mi2s-prim";
		dai_meta_mi2s1 = "/soc/qcom,msm-dai-q6-meta-mi2s-sec";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_9_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-rx";
		sb_9_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		snd_9360 = "/soc/qcom,msm-audio-apr/sound-pahu";
		snd_934x = "/soc/qcom,msm-audio-apr/sound-tavil";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_rx_1 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-1";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		modem0_pa = "/soc/qmi-tmd-devices/modem0/modem0_pa";
		modem0_proc = "/soc/qmi-tmd-devices/modem0/modem0_proc";
		modem0_current = "/soc/qmi-tmd-devices/modem0/modem0_current";
		modem0_skin = "/soc/qmi-tmd-devices/modem0/modem0_skin";
		modem0_vdd = "/soc/qmi-tmd-devices/modem0/modem0_vdd";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		cdsp_vdd = "/soc/qmi-tmd-devices/cdsp/cdsp_vdd";
		slpi_vdd = "/soc/qmi-tmd-devices/slpi/slpi_vdd";
		usb0 = "/soc/ssusb@a600000";
		usb2_phy0 = "/soc/hsphy@88e2000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb1 = "/soc/ssusb@a800000";
		usb2_phy1 = "/soc/hsphy@88e3000";
		usb_qmp_phy = "/soc/ssphy@88eb000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		msm_bus = "/soc/qcom,kgsl-busmon";
		gpubw = "/soc/qcom,gpubw";
		gpu_opp_table = "/soc/gpu-opp-table";
		msm_gpu = "/soc/qcom,kgsl-3d0@2C00000";
		gfx_out_funnel_gfx = "/soc/qcom,kgsl-3d0@2C00000/qcom,gpu-coresights/qcom,gpu-coresight@0/port/endpoint";
		gfx_cx_out_funnel_gfx = "/soc/qcom,kgsl-3d0@2C00000/qcom,gpu-coresights/qcom,gpu-coresight@1/port/endpoint";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@0x02CA0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@0x02CA0000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@0x02CA0000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@0x2C6A000";
		gmu_user = "/soc/qcom,gmu@0x2C6A000/gmu_user";
		gmu_kernel = "/soc/qcom,gmu@0x2C6A000/gmu_kernel";
		kgsl_smmu = "/soc/kgsl-smmu@0x02ca0000";
		gfx_0_tbu = "/soc/kgsl-smmu@0x02ca0000/gfx_0_tbu@0x2cc5000";
		gfx_1_tbu = "/soc/kgsl-smmu@0x02ca0000/gfx_1_tbu@0x2cc9000";
		gpu_opp_table_v2 = "/soc/gpu_opp_table_v2";
		aliases = "/aliases";
		energy_costs = "/energy-costs";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		CPU_COST_2 = "/energy-costs/core-cost2";
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		CLUSTER_COST_2 = "/energy-costs/cluster-cost2";
		firmware = "/firmware";
		android = "/firmware/android";
		shared_meta = "/firmware/android/vbmeta";
		reserved_memory = "/reserved-memory";
		hyp_mem = "/reserved-memory/hyp_mem";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem";
		smem_region = "/reserved-memory/smem";
		removed_regions = "/reserved-memory/removed_regions";
		pil_camera_mem = "/reserved-memory/camera_region";
		pil_wlan_fw_mem = "/reserved-memory/pil_wlan_fw_region";
		pil_npu_mem = "/reserved-memory/pil_npu_region";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region";
		pil_modem_mem = "/reserved-memory/modem_region";
		pil_video_mem = "/reserved-memory/pil_video_region";
		pil_slpi_mem = "/reserved-memory/pil_slpi_region";
		pil_ipa_fw_mem = "/reserved-memory/pil_ipa_fw_region";
		pil_ipa_gsi_mem = "/reserved-memory/pil_ipa_gsi_region";
		pil_gpu_mem = "/reserved-memory/pil_gpu_region";
		pil_spss_mem = "/reserved-memory/pil_spss_region";
		pil_cdsp_mem = "/reserved-memory/cdsp_regions";
		qseecom_mem = "/reserved-memory/qseecom_region";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions";
		cont_splash_memory = "/reserved-memory/cont_splash_region";
		disp_rdump_memory = "/reserved-memory/disp_rdump_region";
		adsp_mem = "/reserved-memory/adsp_region";
		cdsp_mem = "/reserved-memory/cdsp_region";
		user_contig_mem = "/reserved-memory/user_contig_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		sp_mem = "/reserved-memory/sp_region";
		secure_display_memory = "/reserved-memory/secure_display_region";
		dump_mem = "/reserved-memory/mem_dump_region";
		vendor = "/vendor";
	};
};
