# Reading E:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do riscv_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl {E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:11 on Feb 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl" E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v 
# -- Compiling module rv32i_core
# 
# Top level modules:
# 	rv32i_core
# End time: 22:18:11 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM {E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:12 on Feb 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM" E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v 
# -- Compiling module OnChipRAM
# 
# Top level modules:
# 	OnChipRAM
# End time: 22:18:12 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM {E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:12 on Feb 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM" E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v 
# -- Compiling module CodeROM
# 
# Top level modules:
# 	CodeROM
# End time: 22:18:12 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl {E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:12 on Feb 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl" E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v 
# -- Compiling module seg7_ctrl
# -- Compiling module digit_dec
# 
# Top level modules:
# 	seg7_ctrl
# End time: 22:18:12 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl {E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:12 on Feb 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl" E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v 
# -- Compiling module rom_wrap
# 
# Top level modules:
# 	rom_wrap
# End time: 22:18:12 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl {E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:12 on Feb 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl" E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v 
# -- Compiling module riscv_top
# 
# Top level modules:
# 	riscv_top
# End time: 22:18:12 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl {E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:12 on Feb 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl" E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v 
# -- Compiling module ram_wrap
# 
# Top level modules:
# 	ram_wrap
# End time: 22:18:12 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
cd E:/cygwin64/home/tatsu/work/repo/riscv/prj
# reading E:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:35 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v 
# -- Compiling module ram_wrap
# 
# Top level modules:
# 	ram_wrap
# End time: 22:18:35 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:35 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v 
# -- Compiling module riscv_top
# 
# Top level modules:
# 	riscv_top
# End time: 22:18:35 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:35 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v 
# -- Compiling module rom_wrap
# 
# Top level modules:
# 	rom_wrap
# End time: 22:18:35 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:35 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v 
# -- Compiling module rv32i_core
# 
# Top level modules:
# 	rv32i_core
# End time: 22:18:35 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:35 on Feb 06,2018
# vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v 
# -- Compiling module seg7_ctrl
# -- Compiling module digit_dec
# 
# Top level modules:
# 	seg7_ctrl
# End time: 22:18:35 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:35 on Feb 06,2018
# vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v 
# -- Compiling module sim_top
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:18:35 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:43 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v 
# -- Compiling module OnChipRAM
# 
# Top level modules:
# 	OnChipRAM
# End time: 22:18:43 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:47 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v 
# -- Compiling module CodeROM
# 
# Top level modules:
# 	CodeROM
# End time: 22:18:47 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb -L work -L altera_mf_ver -L altera_mf
# vsim -gui -l msim_transcript work.tb -L work -L altera_mf_ver -L altera_mf 
# Start time: 22:19:11 on Feb 06,2018
# Loading work.tb
# Loading work.sim_top
# Loading work.riscv_top
# Loading work.seg7_ctrl
# Loading work.digit_dec
# Loading work.ram_wrap
# Loading work.OnChipRAM
# Loading altera_mf_ver.altsyncram
# Loading work.rom_wrap
# Loading work.CodeROM
# Loading work.rv32i_core
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/p_reset \
sim:/tb/sim_top_instance/logic_top/core/m_clock \
sim:/tb/sim_top_instance/logic_top/core/idata \
sim:/tb/sim_top_instance/logic_top/core/rdata \
sim:/tb/sim_top_instance/logic_top/core/iaddr \
sim:/tb/sim_top_instance/logic_top/core/daddr \
sim:/tb/sim_top_instance/logic_top/core/wdata \
sim:/tb/sim_top_instance/logic_top/core/dmem_write \
sim:/tb/sim_top_instance/logic_top/core/dmem_read
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/rst_d
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/ift \
sim:/tb/sim_top_instance/logic_top/core/dec \
sim:/tb/sim_top_instance/logic_top/core/exer \
sim:/tb/sim_top_instance/logic_top/core/exei_1 \
sim:/tb/sim_top_instance/logic_top/core/exei_2 \
sim:/tb/sim_top_instance/logic_top/core/exes \
sim:/tb/sim_top_instance/logic_top/core/exeb \
sim:/tb/sim_top_instance/logic_top/core/exeu \
sim:/tb/sim_top_instance/logic_top/core/exej
run -all
# ** Note: $stop    : E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v(40)
#    Time: 20003 ns  Iteration: 1  Instance: /tb/sim_top_instance
# Break in Module sim_top at E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v line 40
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/inst
restart
# Closing VCD file "sim_top.vcd"
run -all
# ** Note: $stop    : E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v(40)
#    Time: 20003 ns  Iteration: 1  Instance: /tb/sim_top_instance
# Break in Module sim_top at E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v line 40
quit -sim
# End time: 22:23:47 on Feb 06,2018, Elapsed time: 0:04:36
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:58 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v 
# -- Compiling module ram_wrap
# 
# Top level modules:
# 	ram_wrap
# End time: 22:23:58 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:58 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v 
# -- Compiling module riscv_top
# 
# Top level modules:
# 	riscv_top
# End time: 22:23:58 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:58 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v 
# -- Compiling module rom_wrap
# 
# Top level modules:
# 	rom_wrap
# End time: 22:23:58 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:58 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v 
# -- Compiling module rv32i_core
# 
# Top level modules:
# 	rv32i_core
# End time: 22:23:58 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:58 on Feb 06,2018
# vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v 
# -- Compiling module seg7_ctrl
# -- Compiling module digit_dec
# 
# Top level modules:
# 	seg7_ctrl
# End time: 22:23:58 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:58 on Feb 06,2018
# vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v 
# -- Compiling module sim_top
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:23:59 on Feb 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -L work -L altera_mf_ver -L altera_mf work.tb
# vsim -gui -l msim_transcript -L work -L altera_mf_ver -L altera_mf work.tb 
# Start time: 22:24:08 on Feb 06,2018
# Loading work.tb
# Loading work.sim_top
# Loading work.riscv_top
# Loading work.seg7_ctrl
# Loading work.digit_dec
# Loading work.ram_wrap
# Loading work.OnChipRAM
# Loading altera_mf_ver.altsyncram
# Loading work.rom_wrap
# Loading work.CodeROM
# Loading work.rv32i_core
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/p_reset \
sim:/tb/sim_top_instance/logic_top/core/m_clock \
sim:/tb/sim_top_instance/logic_top/core/idata \
sim:/tb/sim_top_instance/logic_top/core/rdata \
sim:/tb/sim_top_instance/logic_top/core/iaddr \
sim:/tb/sim_top_instance/logic_top/core/daddr \
sim:/tb/sim_top_instance/logic_top/core/wdata \
sim:/tb/sim_top_instance/logic_top/core/dmem_write \
sim:/tb/sim_top_instance/logic_top/core/dmem_read \
sim:/tb/sim_top_instance/logic_top/core/rst_d \
sim:/tb/sim_top_instance/logic_top/core/ift \
sim:/tb/sim_top_instance/logic_top/core/dec \
sim:/tb/sim_top_instance/logic_top/core/exer \
sim:/tb/sim_top_instance/logic_top/core/exei_1 \
sim:/tb/sim_top_instance/logic_top/core/exei_2 \
sim:/tb/sim_top_instance/logic_top/core/exes \
sim:/tb/sim_top_instance/logic_top/core/exeb \
sim:/tb/sim_top_instance/logic_top/core/exeu \
sim:/tb/sim_top_instance/logic_top/core/exej
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/inst
run -all
# ** Note: $stop    : E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v(40)
#    Time: 20003 ns  Iteration: 1  Instance: /tb/sim_top_instance
# Break in Module sim_top at E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v line 40
quit -sim
# End time: 22:36:34 on Feb 06,2018, Elapsed time: 0:12:26
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:39 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v 
# -- Compiling module ram_wrap
# 
# Top level modules:
# 	ram_wrap
# End time: 22:36:39 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:39 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v 
# -- Compiling module riscv_top
# 
# Top level modules:
# 	riscv_top
# End time: 22:36:39 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:39 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v 
# -- Compiling module rom_wrap
# 
# Top level modules:
# 	rom_wrap
# End time: 22:36:39 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:39 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v 
# -- Compiling module rv32i_core
# 
# Top level modules:
# 	rv32i_core
# End time: 22:36:39 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:39 on Feb 06,2018
# vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v 
# -- Compiling module seg7_ctrl
# -- Compiling module digit_dec
# 
# Top level modules:
# 	seg7_ctrl
# End time: 22:36:39 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:39 on Feb 06,2018
# vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v 
# -- Compiling module sim_top
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:36:39 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -L work -L altera_mf_ver -L altera_mf work.tb
# vsim -gui -l msim_transcript -L work -L altera_mf_ver -L altera_mf work.tb 
# Start time: 22:36:47 on Feb 06,2018
# Loading work.tb
# Loading work.sim_top
# Loading work.riscv_top
# Loading work.seg7_ctrl
# Loading work.digit_dec
# Loading work.ram_wrap
# Loading work.OnChipRAM
# Loading altera_mf_ver.altsyncram
# Loading work.rom_wrap
# Loading work.CodeROM
# Loading work.rv32i_core
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint sim:/tb/sim_top_instance/logic_top/core/*
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/p_reset \
sim:/tb/sim_top_instance/logic_top/core/m_clock \
sim:/tb/sim_top_instance/logic_top/core/idata \
sim:/tb/sim_top_instance/logic_top/core/rdata \
sim:/tb/sim_top_instance/logic_top/core/iaddr \
sim:/tb/sim_top_instance/logic_top/core/daddr \
sim:/tb/sim_top_instance/logic_top/core/wdata \
sim:/tb/sim_top_instance/logic_top/core/dmem_write \
sim:/tb/sim_top_instance/logic_top/core/dmem_read
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/rst_d
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/inst
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/ift \
sim:/tb/sim_top_instance/logic_top/core/dec \
sim:/tb/sim_top_instance/logic_top/core/exer \
sim:/tb/sim_top_instance/logic_top/core/exei_1 \
sim:/tb/sim_top_instance/logic_top/core/exei_2 \
sim:/tb/sim_top_instance/logic_top/core/exei_jalr \
sim:/tb/sim_top_instance/logic_top/core/exes \
sim:/tb/sim_top_instance/logic_top/core/exeb \
sim:/tb/sim_top_instance/logic_top/core/exeu \
sim:/tb/sim_top_instance/logic_top/core/exej
run -all
# ** Note: $stop    : E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v(40)
#    Time: 20003 ns  Iteration: 1  Instance: /tb/sim_top_instance
# Break in Module sim_top at E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v line 40
add wave -position insertpoint  \
{sim:/tb/sim_top_instance/logic_top/core/gr[0]} \
{sim:/tb/sim_top_instance/logic_top/core/gr[1]} \
{sim:/tb/sim_top_instance/logic_top/core/gr[2]} \
{sim:/tb/sim_top_instance/logic_top/core/gr[3]}
restart
# Closing VCD file "sim_top.vcd"
run -all
# ** Note: $stop    : E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v(40)
#    Time: 20003 ns  Iteration: 1  Instance: /tb/sim_top_instance
# Break in Module sim_top at E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v line 40
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/inst \
sim:/tb/sim_top_instance/logic_top/core/rs1 \
sim:/tb/sim_top_instance/logic_top/core/rs2 \
sim:/tb/sim_top_instance/logic_top/core/rd
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/order
quit -sim
# End time: 22:57:33 on Feb 06,2018, Elapsed time: 0:20:46
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:44 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v 
# -- Compiling module ram_wrap
# 
# Top level modules:
# 	ram_wrap
# End time: 22:57:45 on Feb 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:45 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v 
# -- Compiling module riscv_top
# 
# Top level modules:
# 	riscv_top
# End time: 22:57:45 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:45 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v 
# -- Compiling module rom_wrap
# 
# Top level modules:
# 	rom_wrap
# End time: 22:57:45 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:45 on Feb 06,2018
# vlog -reportprogress 300 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v 
# -- Compiling module rv32i_core
# 
# Top level modules:
# 	rv32i_core
# End time: 22:57:45 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:45 on Feb 06,2018
# vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v 
# -- Compiling module seg7_ctrl
# -- Compiling module digit_dec
# 
# Top level modules:
# 	seg7_ctrl
# End time: 22:57:45 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:45 on Feb 06,2018
# vlog -reportprogress 30 -work work E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v 
# -- Compiling module sim_top
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:57:45 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -L work -L altera_mf_ver -L altera_mf work.tb
# vsim -gui -l msim_transcript -L work -L altera_mf_ver -L altera_mf work.tb 
# Start time: 22:58:01 on Feb 06,2018
# Loading work.tb
# Loading work.sim_top
# Loading work.riscv_top
# Loading work.seg7_ctrl
# Loading work.digit_dec
# Loading work.ram_wrap
# Loading work.OnChipRAM
# Loading altera_mf_ver.altsyncram
# Loading work.rom_wrap
# Loading work.CodeROM
# Loading work.rv32i_core
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/p_reset \
sim:/tb/sim_top_instance/logic_top/core/m_clock \
sim:/tb/sim_top_instance/logic_top/core/idata \
sim:/tb/sim_top_instance/logic_top/core/rdata \
sim:/tb/sim_top_instance/logic_top/core/iaddr \
sim:/tb/sim_top_instance/logic_top/core/daddr \
sim:/tb/sim_top_instance/logic_top/core/wdata \
sim:/tb/sim_top_instance/logic_top/core/dmem_write \
sim:/tb/sim_top_instance/logic_top/core/dmem_read
add wave -position insertpoint  \
{sim:/tb/sim_top_instance/logic_top/core/gr[0]} \
{sim:/tb/sim_top_instance/logic_top/core/gr[1]} \
{sim:/tb/sim_top_instance/logic_top/core/gr[2]} \
{sim:/tb/sim_top_instance/logic_top/core/gr[3]}
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/pc \
sim:/tb/sim_top_instance/logic_top/core/rst_d \
sim:/tb/sim_top_instance/logic_top/core/inst \
sim:/tb/sim_top_instance/logic_top/core/rs1 \
sim:/tb/sim_top_instance/logic_top/core/rs2 \
sim:/tb/sim_top_instance/logic_top/core/rd \
sim:/tb/sim_top_instance/logic_top/core/imm12 \
sim:/tb/sim_top_instance/logic_top/core/imm \
sim:/tb/sim_top_instance/logic_top/core/order \
sim:/tb/sim_top_instance/logic_top/core/ift \
sim:/tb/sim_top_instance/logic_top/core/dec \
sim:/tb/sim_top_instance/logic_top/core/exer \
sim:/tb/sim_top_instance/logic_top/core/exei_1 \
sim:/tb/sim_top_instance/logic_top/core/exei_2 \
sim:/tb/sim_top_instance/logic_top/core/exei_jalr \
sim:/tb/sim_top_instance/logic_top/core/exes \
sim:/tb/sim_top_instance/logic_top/core/exeb \
sim:/tb/sim_top_instance/logic_top/core/exeu \
sim:/tb/sim_top_instance/logic_top/core/exej
run -all
# ** Note: $stop    : E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v(40)
#    Time: 20003 ns  Iteration: 1  Instance: /tb/sim_top_instance
# Break in Module sim_top at E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v line 40
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/ram/p_reset \
sim:/tb/sim_top_instance/logic_top/ram/m_clock \
sim:/tb/sim_top_instance/logic_top/ram/addr \
sim:/tb/sim_top_instance/logic_top/ram/wdata \
sim:/tb/sim_top_instance/logic_top/ram/rden \
sim:/tb/sim_top_instance/logic_top/ram/wren \
sim:/tb/sim_top_instance/logic_top/ram/rdata
restart
# Closing VCD file "sim_top.vcd"
run -all
# ** Note: $stop    : E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v(40)
#    Time: 20003 ns  Iteration: 1  Instance: /tb/sim_top_instance
# Break in Module sim_top at E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v line 40
add wave -position insertpoint  \
sim:/tb/sim_top_instance/logic_top/core/p_reset \
sim:/tb/sim_top_instance/logic_top/core/m_clock \
sim:/tb/sim_top_instance/logic_top/core/idata \
sim:/tb/sim_top_instance/logic_top/core/rdata \
sim:/tb/sim_top_instance/logic_top/core/iaddr \
sim:/tb/sim_top_instance/logic_top/core/daddr \
sim:/tb/sim_top_instance/logic_top/core/wdata \
sim:/tb/sim_top_instance/logic_top/core/dmem_write \
sim:/tb/sim_top_instance/logic_top/core/dmem_read
restart
# Closing VCD file "sim_top.vcd"
run -all
# ** Note: $stop    : E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v(40)
#    Time: 20003 ns  Iteration: 1  Instance: /tb/sim_top_instance
# Break in Module sim_top at E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v line 40
quit
# End time: 00:31:56 on Feb 07,2018, Elapsed time: 1:33:55
# Errors: 0, Warnings: 0
