
*** Running vivado
    with args -log Complete_MIPS.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Complete_MIPS.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2.1 (64-bit)
  **** SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Complete_MIPS.tcl -notrace
Command: synth_design -top Complete_MIPS -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 262.566 ; gain = 86.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Complete_MIPS' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/complete_mips.v:4]
INFO: [Synth 8-638] synthesizing module 'Divider' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/Divider.v:1]
INFO: [Synth 8-256] done synthesizing module 'Divider' (1#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/Divider.v:1]
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/mips.v:12]
	Parameter add bound to: 6'b100000 
	Parameter sub bound to: 6'b100010 
	Parameter xor1 bound to: 6'b100110 
	Parameter and1 bound to: 6'b100100 
	Parameter or1 bound to: 6'b100101 
	Parameter slt bound to: 6'b101010 
	Parameter srl bound to: 6'b000010 
	Parameter sll bound to: 6'b000000 
	Parameter jr bound to: 6'b001000 
	Parameter mult bound to: 6'b011000 
	Parameter mfhi bound to: 6'b010000 
	Parameter mflo bound to: 6'b010010 
	Parameter add8 bound to: 6'b101101 
	Parameter rbit bound to: 6'b101111 
	Parameter rev bound to: 6'b110000 
	Parameter sadd bound to: 6'b110001 
	Parameter ssub bound to: 6'b110010 
	Parameter addi bound to: 6'b001000 
	Parameter andi bound to: 6'b001100 
	Parameter ori bound to: 6'b001101 
	Parameter lw bound to: 6'b100011 
	Parameter sw bound to: 6'b101011 
	Parameter beq bound to: 6'b000100 
	Parameter bne bound to: 6'b000101 
	Parameter j bound to: 6'b000010 
	Parameter jal bound to: 6'b000011 
	Parameter lui bound to: 6'b001111 
	Parameter R bound to: 2'b00 
	Parameter I bound to: 2'b01 
	Parameter J bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'REG' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/complete_mips.v:61]
INFO: [Synth 8-256] done synthesizing module 'REG' (2#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/complete_mips.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/mips.v:109]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (3#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/mips.v:12]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/complete_mips.v:32]
INFO: [Synth 8-3876] $readmem data file 'part_B.asm' is read successfully [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/complete_mips.v:44]
INFO: [Synth 8-256] done synthesizing module 'Memory' (4#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/complete_mips.v:32]
INFO: [Synth 8-638] synthesizing module 'Four_Digit_7_seg_Display' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/7_seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/7_seg.v:25]
INFO: [Synth 8-256] done synthesizing module 'Four_Digit_7_seg_Display' (5#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/7_seg.v:1]
INFO: [Synth 8-256] done synthesizing module 'Complete_MIPS' (6#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/sources_1/imports/lab7/complete_mips.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 296.809 ; gain = 120.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 296.809 ; gain = 120.367
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/constrs_1/imports/lab7/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab7/lab7_synth_partb/lab7_synth_partb.srcs/constrs_1/imports/lab7/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 599.156 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 599.156 ; gain = 422.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 599.156 ; gain = 422.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 599.156 ; gain = 422.715
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "REG_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_or_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opsave" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "special_reg_product_save" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5562] The signal RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 599.156 ; gain = 422.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 38    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 1     
Module MIPS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module Memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Four_Digit_7_seg_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 599.156 ; gain = 422.715
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP special_reg_product_save0, operation Mode is: A*B.
DSP Report: operator special_reg_product_save0 is absorbed into DSP special_reg_product_save0.
DSP Report: operator special_reg_product_save0 is absorbed into DSP special_reg_product_save0.
DSP Report: Generating DSP special_reg_product_save_reg, operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register special_reg_product_save_reg is absorbed into DSP special_reg_product_save_reg.
DSP Report: operator special_reg_product_save0 is absorbed into DSP special_reg_product_save_reg.
DSP Report: operator special_reg_product_save0 is absorbed into DSP special_reg_product_save_reg.
DSP Report: Generating DSP special_reg_product_save0, operation Mode is: A*B.
DSP Report: operator special_reg_product_save0 is absorbed into DSP special_reg_product_save0.
DSP Report: operator special_reg_product_save0 is absorbed into DSP special_reg_product_save0.
DSP Report: Generating DSP special_reg_product_save_reg, operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register special_reg_product_save_reg is absorbed into DSP special_reg_product_save_reg.
DSP Report: operator special_reg_product_save0 is absorbed into DSP special_reg_product_save_reg.
DSP Report: operator special_reg_product_save0 is absorbed into DSP special_reg_product_save_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 599.156 ; gain = 422.715
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 599.156 ; gain = 422.715

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5562] The signal MEM/RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+--------------+-------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-------------------------+
|Module Name   | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG | RAMB18 | RAMB36 | Hierarchical Name       | 
+--------------+-------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-------------------------+
|Complete_MIPS | MEM/RAM_reg | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A  | 1      | 0      | Complete_MIPS/extram__2 | 
+--------------+-------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-------------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+------------+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MIPS        | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|MIPS        | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|MIPS        | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|MIPS        | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
+------------+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[47] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[46] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[45] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[44] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[43] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[42] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[41] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[40] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[39] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[38] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[37] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[36] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[35] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[34] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[33] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[32] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[31] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[30] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[29] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[28] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[27] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[26] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[25] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[24] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[23] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[22] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[21] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[20] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[19] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[18] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[17] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[47]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[46]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[45]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[44]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[43]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[42]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[41]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[40]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[39]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[38]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[37]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[36]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[35]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[34]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[33]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[32]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[31]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[30]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[29]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[28]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[27]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[26]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[25]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[24]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[23]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[22]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[21]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[20]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[19]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[18]__0 ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\special_reg_product_save_reg[17]__0 ) is unused and will be removed from module MIPS.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 599.156 ; gain = 422.715
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 599.156 ; gain = 422.715

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 599.156 ; gain = 422.715
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:36 . Memory (MB): peak = 619.773 ; gain = 443.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:36 . Memory (MB): peak = 622.777 ; gain = 446.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \MEM/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \MEM/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:43 . Memory (MB): peak = 668.938 ; gain = 492.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 668.938 ; gain = 492.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 668.938 ; gain = 492.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 668.938 ; gain = 492.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 668.938 ; gain = 492.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 668.938 ; gain = 492.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    89|
|3     |DSP48E1   |     2|
|4     |DSP48E1_1 |     2|
|5     |LUT1      |    91|
|6     |LUT2      |    87|
|7     |LUT3      |    89|
|8     |LUT4      |   257|
|9     |LUT5      |   143|
|10    |LUT6      |  1240|
|11    |MUXF7     |   264|
|12    |MUXF8     |     4|
|13    |RAMB18E1  |     1|
|14    |FDRE      |  1333|
|15    |FDSE      |     2|
|16    |IBUF      |     7|
|17    |OBUF      |    11|
+------+----------+------+

Report Instance Areas: 
+------+--------------+-------------------------+------+
|      |Instance      |Module                   |Cells |
+------+--------------+-------------------------+------+
|1     |top           |                         |  3624|
|2     |  MEM         |Memory                   |     1|
|3     |  CPU         |MIPS                     |  3425|
|4     |    Register  |REG                      |  2987|
|5     |  clk_1k      |Divider                  |    71|
|6     |  clk_quarter |Divider_0                |    71|
|7     |  display     |Four_Digit_7_seg_Display |    35|
+------+--------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:46 . Memory (MB): peak = 668.938 ; gain = 492.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 668.938 ; gain = 158.008
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 668.938 ; gain = 492.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Complete_MIPS' is not ideal for floorplanning, since the cellview 'REG' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 668.938 ; gain = 460.777
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 668.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 02 20:27:08 2015...
