#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Mar  2 23:13:59 2019
# Process ID: 8452
# Current directory: F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.runs/synth_1
# Command line: vivado.exe -log AXI_DMA_LOOP_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXI_DMA_LOOP_wrapper.tcl
# Log file: F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.runs/synth_1/AXI_DMA_LOOP_wrapper.vds
# Journal file: F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AXI_DMA_LOOP_wrapper.tcl -notrace
