
Warning:  Site Information is not available ... Have you run install_site?


                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version L-2016.03-SP1 for linux64 - Apr 18, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set TOP_MODULE booth4
booth4
set compile_enable_register_merging    true
true
set compile_seqmap_propagate_constants true
true
set verilogout_no_tri   "true"
true
set verilogout_equation "false"
false
set mv_default_level_shifter_voltage_range_infinity true
true
source -e -v "dc_setup.tcl"
#define_design_lib work -path ./elab
history keep 500
500
set enable_page_mode false
false
set sh_enable_page_mode false
false
set compile_seqmap_identify_shift_registers false
false
set compile_seqmap_identify_shift_registers_with_synchronous_logic false
false
set timing_enable_multiple_clocks_per_reg true
true
set lib_path          "/mnt/data/projects/ic_lib/tsmc28"
/mnt/data/projects/ic_lib/tsmc28
set search_path       ". $lib_path"
. /mnt/data/projects/ic_lib/tsmc28
set target_library    "tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db                             "
tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db                             
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set link_library      " *                            $target_library                            $synthetic_library"
 *                            tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db                                                         dw_foundation.sldb
 *                            tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db                                                         dw_foundation.sldb
set change_names_dont_change_bus_members      true
true
set compile_disable_hierarchical_inverter_opt true
true
set auto_insert_level_shifters_on_clocks      all
all
set auto_insert_level_shifters true
true
analyze -format verilog "/mnt/data/projects/kws/Easonlib/syn/booth4/booth4.v"  -define DC_SYN
Running PRESTO HDLC
Compiling source file /mnt/data/projects/kws/Easonlib/syn/booth4/booth4.v
Presto compilation completed successfully.
Loading db file '/mnt/data/projects/ic_lib/tsmc28/tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/home/lyc/Synopsys/dc2016/libraries/syn/dw_foundation.sldb'
1
elaborate       $TOP_MODULE
Loading db file '/home/lyc/Synopsys/dc2016/libraries/syn/gtech.db'
Loading db file '/home/lyc/Synopsys/dc2016/libraries/syn/standard.sldb'
  Loading link library 'tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /mnt/data/projects/kws/Easonlib/syn/booth4/booth4.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/data/projects/kws/Easonlib/syn/booth4/booth4.v:49: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/data/projects/kws/Easonlib/syn/booth4/booth4.v:50: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/data/projects/kws/Easonlib/syn/booth4/booth4.v:51: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/data/projects/kws/Easonlib/syn/booth4/booth4.v:52: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 55 in file
	'/mnt/data/projects/kws/Easonlib/syn/booth4/booth4.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine booth4 line 78 in file
		'/mnt/data/projects/kws/Easonlib/syn/booth4/booth4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Breg_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    shiftReg_reg     | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
|     cal_cnt_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     cal_en_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine booth4 line 110 in file
		'/mnt/data/projects/kws/Easonlib/syn/booth4/booth4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cal_en_regNext_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'booth4'.
1
current_design  $TOP_MODULE
Current design is 'booth4'.
{booth4}
link

  Linking design 'booth4'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  booth4                      /mnt/data/projects/kws/Easonlib/syn/booth4/booth4.db
  tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs (library) /mnt/data/projects/ic_lib/tsmc28/tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db
  dw_foundation.sldb (library) /home/lyc/Synopsys/dc2016/libraries/syn/dw_foundation.sldb

1
source -e -v "constraint.tcl"
set     CLK_SOURCE_LATENCY  		        1
1
set     CLK_SOURCE_LATENCY  		        1
1
set     CLK_NETWORK_LATENCY 		        1
1
set     OUT_LOAD                        0.05
0.05
set     MAX_FANOUT                      20
20
set     MAX_CAP                         0.4
0.4
set     MAX_TRAN                        2.0
2.0
set     PERIOD                          10
10
set ALL_IN_EX_CLK       [remove_from_collection [all_inputs] [get_ports clk]]
{io_din_vld io_dinA[7] io_dinA[6] io_dinA[5] io_dinA[4] io_dinA[3] io_dinA[2] io_dinA[1] io_dinA[0] io_dinB[7] io_dinB[6] io_dinB[5] io_dinB[4] io_dinB[3] io_dinB[2] io_dinB[1] io_dinB[0] resetn}
set ALL_EX_OUT          [remove_from_collection [current_design] [all_outputs]]
Current design is 'booth4'.
{booth4}
set ALL_EX_OUT_IN       [remove_from_collection $ALL_EX_OUT [all_inputs]]
{booth4}
create_clock [get_ports clk] -name clk -period $PERIOD -waveform [list 0 [expr $PERIOD * 0.5]]
1
set_clock_uncertainty  -setup   1       [get_clocks clk]
1
set_clock_uncertainty  -hold    1        [get_clocks clk]
1
set_clock_transition            1          [get_clocks clk]
1
set_clock_latency      -source 	$CLK_SOURCE_LATENCY 	   [get_clocks clk]
1
set_clock_latency            	  $CLK_NETWORK_LATENCY 	   [get_clocks clk]
1
set_input_delay   [expr $PERIOD * 0.4]    -clock   clk   $ALL_IN_EX_CLK  -add_delay
1
set_output_delay  [expr $PERIOD * 0.6]    -clock   clk   [all_outputs]   -add_delay
1
set_input_transition   1.0   $ALL_IN_EX_CLK
1
set_load                        $OUT_LOAD [all_outputs]
1
set_max_transition              $MAX_TRAN                $ALL_EX_OUT_IN
1
set_max_fanout                  $MAX_FANOUT              $ALL_EX_OUT_IN
1
set_max_capacitance             $MAX_CAP                 $ALL_EX_OUT_IN
1
1
report_clock
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : booth4
Version: L-2016.03-SP1
Date   : Fri May 13 11:52:04 2022
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
clk             10.00   {0 5}                         {clk}
--------------------------------------------------------------------------------
1
check_design > ./rpt/check_deisgn.rpt
check_timing  > ./rpt/check_timing.rpt
set_clock_gating_style -setup 0.3 -hold 0 -pos integrated -neg integrated -max_fanout 32 -control_point before -control_signal scan_enable
Warning: The setup and hold values overrides the library values for the integrated cells. (PWR-206)

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: 32
Setup time for clock gate: 0.300000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): integrated
Clock gating circuitry (negative edge): integrated
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: before
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
group_path -name INPUT_GROUP -from [all_inputs ]
1
group_path -name OUTPUT_GROUP -to  [all_outputs]
1
set upf_create_implicit_supply_sets false
false
set_fix_multiple_port_nets -all -buffer_constants
1
set_fix_multiple_port_nets -all -buffer_constants [all_designs]
1
compile_ultra -no_autoungroup  -no_boundary_optimization  -gate_clock
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Analyzing: "/mnt/data/projects/ic_lib/tsmc28/tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db"
