

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sun Dec  4 03:43:12 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    2|  4291635|    3|  4291636|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- L_svd_calc_off_c  |  1839276|  1839276|        19|          6|          1|  306544|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 1
  Pipeline-0: II = 6, D = 19, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (p_Val2_5 == 3)
	22  / (p_Val2_5 == 1) | (p_Val2_5 == 2)
	23  / (p_Val2_5 != 1 & p_Val2_5 != 2 & p_Val2_5 != 3)
3 --> 
	23  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	3  / true
22 --> 
	23  / (p_Val2_5 == 1) | (p_Val2_5 == 2)
23 --> 
* FSM state operations: 

 <State 1>: 7.46ns
ST_1: tmp_28 [1/1] 4.38ns
_ifconv:5  %tmp_28 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_1: p_Val2_s [1/1] 0.00ns
_ifconv:6  %p_Val2_s = bitcast float %tmp_28 to i32

ST_1: p_Result_s [1/1] 0.00ns
_ifconv:7  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_1: loc_V [1/1] 0.00ns
_ifconv:8  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:9  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_1: tmp_i_i_i_cast1 [1/1] 0.00ns
_ifconv:12  %tmp_i_i_i_cast1 = zext i8 %loc_V to i9

ST_1: sh_assign [1/1] 1.72ns
_ifconv:13  %sh_assign = add i9 -127, %tmp_i_i_i_cast1

ST_1: isNeg [1/1] 0.00ns
_ifconv:14  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_1: tmp_17_i_i [1/1] 1.72ns
_ifconv:15  %tmp_17_i_i = sub i8 127, %loc_V

ST_1: tmp_17_i_i_cast [1/1] 0.00ns
_ifconv:16  %tmp_17_i_i_cast = sext i8 %tmp_17_i_i to i9

ST_1: sh_assign_1 [1/1] 1.37ns
_ifconv:17  %sh_assign_1 = select i1 %isNeg, i9 %tmp_17_i_i_cast, i9 %sh_assign


 <State 2>: 8.47ns
ST_2: empty [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_10 [1/1] 0.00ns
_ifconv:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_37 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_in_V), !map !224

ST_2: stg_38 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !230

ST_2: stg_39 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_2: p_Result_1 [1/1] 0.00ns
_ifconv:10  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_2: tmp_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:11  %tmp_i_i = zext i24 %p_Result_1 to i78

ST_2: sh_assign_1_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:18  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_2: sh_assign_1_cast_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:19  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_2: tmp_18_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:20  %tmp_18_i_i = zext i32 %sh_assign_1_cast to i78

ST_2: tmp_19_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:21  %tmp_19_i_i = lshr i24 %p_Result_1, %sh_assign_1_cast_cast

ST_2: tmp_21_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:22  %tmp_21_i_i = shl i78 %tmp_i_i, %tmp_18_i_i

ST_2: tmp [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:23  %tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_19_i_i, i32 23)

ST_2: tmp_s [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:24  %tmp_s = zext i1 %tmp to i32

ST_2: tmp_7 [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:25  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_21_i_i, i32 23, i32 54)

ST_2: p_Val2_3 [1/1] 2.78ns (out node of the LUT)
_ifconv:26  %p_Val2_3 = select i1 %isNeg, i32 %tmp_s, i32 %tmp_7

ST_2: p_Val2_8_i_i [1/1] 2.44ns
_ifconv:27  %p_Val2_8_i_i = sub i32 0, %p_Val2_3

ST_2: p_Val2_5 [1/1] 1.37ns
_ifconv:28  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_8_i_i, i32 %p_Val2_3

ST_2: stg_53 [1/1] 1.88ns
_ifconv:29  switch i32 %p_Val2_5, label %._crit_edge [
    i32 1, label %0
    i32 2, label %1
    i32 3, label %.preheader.i
  ]

ST_2: stg_54 [2/2] 0.00ns
:0  call fastcc void @dut_update_off_diag_r(float* %strm_in_V, float* %strm_out_V)

ST_2: stg_55 [2/2] 0.00ns
:0  call fastcc void @dut_calc_svd(float* %strm_in_V, float* %strm_out_V)


 <State 3>: 2.33ns
ST_3: indvar_flatten [1/1] 0.00ns
.preheader.i:0  %indvar_flatten = phi i19 [ %indvar_flatten_next, %.preheader ], [ 0, %_ifconv ]

ST_3: exitcond_flatten [1/1] 2.33ns
.preheader.i:1  %exitcond_flatten = icmp eq i19 %indvar_flatten, -217744

ST_3: indvar_flatten_next [1/1] 2.08ns
.preheader.i:2  %indvar_flatten_next = add i19 %indvar_flatten, 1

ST_3: stg_59 [1/1] 0.00ns
.preheader.i:3  br i1 %exitcond_flatten, label %._crit_edge, label %.preheader


 <State 4>: 4.38ns
ST_4: tmp_29 [1/1] 4.38ns
.preheader:5  %tmp_29 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 5>: 4.38ns
ST_5: tmp_30 [1/1] 4.38ns
.preheader:6  %tmp_30 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 6>: 4.38ns
ST_6: tmp_31 [1/1] 4.38ns
.preheader:7  %tmp_31 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 7>: 4.38ns
ST_7: tmp_32 [1/1] 4.38ns
.preheader:8  %tmp_32 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 8>: 4.38ns
ST_8: tmp_33 [1/1] 4.38ns
.preheader:9  %tmp_33 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 9>: 5.70ns
ST_9: tmp_34 [1/1] 4.38ns
.preheader:10  %tmp_34 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_9: tmp_i_i_12 [4/4] 5.70ns
.preheader:11  %tmp_i_i_12 = fmul float %tmp_29, %tmp_33


 <State 10>: 5.70ns
ST_10: tmp_i_i_12 [3/4] 5.70ns
.preheader:11  %tmp_i_i_12 = fmul float %tmp_29, %tmp_33

ST_10: tmp_3_i_i [4/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_31, %tmp_34


 <State 11>: 5.70ns
ST_11: tmp_i_i_12 [2/4] 5.70ns
.preheader:11  %tmp_i_i_12 = fmul float %tmp_29, %tmp_33

ST_11: tmp_3_i_i [3/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_31, %tmp_34

ST_11: tmp_i10_i [4/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_30, %tmp_33


 <State 12>: 5.70ns
ST_12: tmp_i_i_12 [1/4] 5.70ns
.preheader:11  %tmp_i_i_12 = fmul float %tmp_29, %tmp_33

ST_12: tmp_3_i_i [2/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_31, %tmp_34

ST_12: tmp_i10_i [3/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_30, %tmp_33

ST_12: tmp_3_i11_i [4/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_32, %tmp_34


 <State 13>: 5.70ns
ST_13: tmp_3_i_i [1/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_31, %tmp_34

ST_13: tmp_i10_i [2/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_30, %tmp_33

ST_13: tmp_3_i11_i [3/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_32, %tmp_34


 <State 14>: 7.26ns
ST_14: tmp_26 [5/5] 7.26ns
.preheader:13  %tmp_26 = fadd float %tmp_i_i_12, %tmp_3_i_i

ST_14: tmp_i10_i [1/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_30, %tmp_33

ST_14: tmp_3_i11_i [2/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_32, %tmp_34


 <State 15>: 7.26ns
ST_15: tmp_26 [4/5] 7.26ns
.preheader:13  %tmp_26 = fadd float %tmp_i_i_12, %tmp_3_i_i

ST_15: tmp_3_i11_i [1/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_32, %tmp_34


 <State 16>: 7.26ns
ST_16: tmp_26 [3/5] 7.26ns
.preheader:13  %tmp_26 = fadd float %tmp_i_i_12, %tmp_3_i_i

ST_16: tmp_27 [5/5] 7.26ns
.preheader:16  %tmp_27 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 17>: 7.26ns
ST_17: tmp_26 [2/5] 7.26ns
.preheader:13  %tmp_26 = fadd float %tmp_i_i_12, %tmp_3_i_i

ST_17: tmp_27 [4/5] 7.26ns
.preheader:16  %tmp_27 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 18>: 7.26ns
ST_18: tmp_26 [1/5] 7.26ns
.preheader:13  %tmp_26 = fadd float %tmp_i_i_12, %tmp_3_i_i

ST_18: tmp_27 [3/5] 7.26ns
.preheader:16  %tmp_27 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 19>: 7.26ns
ST_19: tmp_27 [2/5] 7.26ns
.preheader:16  %tmp_27 = fadd float %tmp_i10_i, %tmp_3_i11_i

ST_19: stg_91 [1/1] 4.38ns
.preheader:17  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_26)


 <State 20>: 7.26ns
ST_20: tmp_27 [1/5] 7.26ns
.preheader:16  %tmp_27 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 21>: 4.38ns
ST_21: stg_93 [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_svd_calc_off_c_str)

ST_21: empty_11 [1/1] 0.00ns
.preheader:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 306544, i64 306544, i64 306544)

ST_21: stg_95 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1805) nounwind

ST_21: tmp_32_i [1/1] 0.00ns
.preheader:3  %tmp_32_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1805)

ST_21: stg_97 [1/1] 0.00ns
.preheader:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_21: stg_98 [1/1] 4.38ns
.preheader:18  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_27)

ST_21: empty_13 [1/1] 0.00ns
.preheader:19  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1805, i32 %tmp_32_i)

ST_21: stg_100 [1/1] 0.00ns
.preheader:20  br label %.preheader.i


 <State 22>: 0.00ns
ST_22: stg_101 [1/2] 0.00ns
:0  call fastcc void @dut_update_off_diag_r(float* %strm_in_V, float* %strm_out_V)

ST_22: stg_102 [1/1] 0.00ns
:1  br label %._crit_edge

ST_22: stg_103 [1/2] 0.00ns
:0  call fastcc void @dut_calc_svd(float* %strm_in_V, float* %strm_out_V)

ST_22: stg_104 [1/1] 0.00ns
:1  br label %._crit_edge


 <State 23>: 0.00ns
ST_23: stg_105 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
