$comment
	File created using the following command:
		vcd file DSS.msim.vcd -direction
$end
$date
	Tue Dec 05 15:04:42 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module DSS_vlg_vec_tst $end
$var reg 1 ! clkin $end
$var reg 5 " datain [4:0] $end
$var wire 1 # dataout [7] $end
$var wire 1 $ dataout [6] $end
$var wire 1 % dataout [5] $end
$var wire 1 & dataout [4] $end
$var wire 1 ' dataout [3] $end
$var wire 1 ( dataout [2] $end
$var wire 1 ) dataout [1] $end
$var wire 1 * dataout [0] $end
$var wire 1 + testout [4] $end
$var wire 1 , testout [3] $end
$var wire 1 - testout [2] $end
$var wire 1 . testout [1] $end
$var wire 1 / testout [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 dataout[0]~output_o $end
$var wire 1 8 dataout[1]~output_o $end
$var wire 1 9 dataout[2]~output_o $end
$var wire 1 : dataout[3]~output_o $end
$var wire 1 ; dataout[4]~output_o $end
$var wire 1 < dataout[5]~output_o $end
$var wire 1 = dataout[6]~output_o $end
$var wire 1 > dataout[7]~output_o $end
$var wire 1 ? testout[0]~output_o $end
$var wire 1 @ testout[1]~output_o $end
$var wire 1 A testout[2]~output_o $end
$var wire 1 B testout[3]~output_o $end
$var wire 1 C testout[4]~output_o $end
$var wire 1 D clkin~input_o $end
$var wire 1 E datain[0]~input_o $end
$var wire 1 F myFF|dffs[0]~5_combout $end
$var wire 1 G datain[1]~input_o $end
$var wire 1 H myFF|dffs[0]~6 $end
$var wire 1 I myFF|dffs[1]~7_combout $end
$var wire 1 J datain[2]~input_o $end
$var wire 1 K myFF|dffs[1]~8 $end
$var wire 1 L myFF|dffs[2]~9_combout $end
$var wire 1 M datain[3]~input_o $end
$var wire 1 N myFF|dffs[2]~10 $end
$var wire 1 O myFF|dffs[3]~11_combout $end
$var wire 1 P datain[4]~input_o $end
$var wire 1 Q myFF|dffs[3]~12 $end
$var wire 1 R myFF|dffs[4]~13_combout $end
$var wire 1 S myFF|dffs [4] $end
$var wire 1 T myFF|dffs [3] $end
$var wire 1 U myFF|dffs [2] $end
$var wire 1 V myFF|dffs [1] $end
$var wire 1 W myFF|dffs [0] $end
$var wire 1 X MyROM|srom|rom_block|auto_generated|q_a [7] $end
$var wire 1 Y MyROM|srom|rom_block|auto_generated|q_a [6] $end
$var wire 1 Z MyROM|srom|rom_block|auto_generated|q_a [5] $end
$var wire 1 [ MyROM|srom|rom_block|auto_generated|q_a [4] $end
$var wire 1 \ MyROM|srom|rom_block|auto_generated|q_a [3] $end
$var wire 1 ] MyROM|srom|rom_block|auto_generated|q_a [2] $end
$var wire 1 ^ MyROM|srom|rom_block|auto_generated|q_a [1] $end
$var wire 1 _ MyROM|srom|rom_block|auto_generated|q_a [0] $end
$var wire 1 ` MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 a MyROM|srom|rom_block|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 b MyROM|srom|rom_block|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 c MyROM|srom|rom_block|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 d MyROM|srom|rom_block|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 e MyROM|srom|rom_block|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 f MyROM|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 g MyROM|srom|rom_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10 "
0*
0)
0(
0'
0&
0%
0$
0#
0/
0.
0-
0,
0+
x0
01
12
x3
14
15
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
1G
0H
1I
0J
1K
0L
0M
0N
0O
0P
1Q
0R
0W
0V
0U
0T
0S
0_
0^
0]
0\
0[
0Z
0Y
0X
0`
0a
0b
0c
0d
0e
0f
0g
$end
#1000
1!
1D
00
1V
0K
0I
1@
1.
1L
#2000
0!
0D
10
#3000
1!
1D
00
1U
0V
1N
0L
1K
1I
1A
0@
1-
0.
1O
0N
1L
0O
#4000
0!
0D
10
#5000
1!
1D
00
1g
1a
1X
1^
1V
0K
0I
1>
18
1@
1#
1)
1.
1N
0L
1O
#6000
0!
0D
10
#7000
1!
1D
00
1T
0U
0V
0Q
0O
0N
1L
1K
1I
1B
0A
0@
1,
0-
0.
1R
1Q
1O
0L
0R
#8000
0!
0D
10
#9000
1!
1D
00
1`
1_
1V
0K
0I
17
1@
1*
1.
1L
#10000
0!
0D
10
#11000
1!
1D
00
1U
0V
1N
0L
1K
1I
1A
0@
1-
0.
0Q
0O
0N
1L
1R
1Q
1O
0R
#12000
0!
0D
10
#13000
1!
1D
00
1V
0K
0I
1@
1.
1N
0L
0Q
0O
1R
#14000
0!
0D
10
#15000
1!
1D
00
0`
0_
1S
0T
0U
0V
0R
1Q
1O
0N
1L
1K
1I
07
1C
0B
0A
0@
0*
1+
0,
0-
0.
1R
0O
0L
#16000
0!
0D
10
#17000
1!
1D
00
0a
1`
0^
1_
1V
0K
0I
08
17
1@
0)
1*
1.
1L
#18000
0!
0D
10
#19000
1!
1D
00
1U
0V
1N
0L
1K
1I
1A
0@
1-
0.
1O
0N
1L
0O
#20000
0!
0D
10
#21000
1!
1D
00
1a
0`
1^
0_
1V
0K
0I
18
07
1@
1)
0*
1.
1N
0L
1O
#22000
0!
0D
10
#23000
1!
1D
00
1`
1_
1T
0U
0V
0Q
0O
0N
1L
1K
1I
17
1B
0A
0@
1*
1,
0-
0.
0R
1Q
1O
0L
1R
#24000
0!
0D
10
#25000
1!
1D
00
1V
0K
0I
1@
1.
1L
#26000
0!
0D
10
#27000
1!
1D
00
1U
0V
1N
0L
1K
1I
1A
0@
1-
0.
0Q
0O
0N
1L
0R
1Q
1O
1R
#28000
0!
0D
10
#29000
1!
1D
00
0`
0_
1V
0K
0I
07
1@
0*
1.
1N
0L
0Q
0O
0R
#30000
