Qflow static timing analysis logfile created on Thu Feb 27 21:01:10 KST 2025
Running vesta static timing analysis
vesta --long cordic_element.rtlnopwr.v /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.4.100
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "etri05_stdcells"
End of library at line 6613
Lib read /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib:  Processed 6615 lines.
Parsing module "cordic_element"
Verilog netlist read:  Processed 14072 lines.
Number of paths analyzed:  85

Top 20 maximum delay paths:
Path _1771_/CLK to _1741_/D delay 4933.15 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1771_/CLK
    430.9 ps    Yin12b[7]:           _1771_/Q -> _1028_/A
    715.2 ps        _262_:           _1028_/Y -> _1030_/B
    947.3 ps        _264_:           _1030_/Y -> _1034_/B
   1157.3 ps        _268_:           _1034_/Y -> _1035_/A
   1427.3 ps        _269_:           _1035_/Y -> _1065_/C
   1651.2 ps        _298_:           _1065_/Y -> _1101_/C
   1999.3 ps        _332_:           _1101_/Y -> _1123_/B
   2293.4 ps        _353_:           _1123_/Y -> _1124_/A
   2506.4 ps        _354_:           _1124_/Y -> _1134_/C
   2721.8 ps        _364_:           _1134_/Y -> _1136_/C
   2968.4 ps        _366_:           _1136_/Y -> _1154_/B
   3172.1 ps        _383_:           _1154_/Y -> _1158_/B
   3391.7 ps        _387_:           _1158_/Y -> _1184_/B
   3692.3 ps        _411_:           _1184_/Y -> _1240_/B
   3902.5 ps        _465_:           _1240_/Y -> _1241_/B
   4147.5 ps        _466_:           _1241_/Y -> _1257_/C
   4310.4 ps        _481_:           _1257_/Y -> _1258_/B
   4439.8 ps        _482_:           _1258_/Y -> _1259_/D
   4541.4 ps         _13_:           _1259_/Y -> _1741_/D

   clock skew at destination = 26.6886
   setup at destination = 365.103

Path _1771_/CLK to _1739_/D delay 4853.9 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1771_/CLK
    430.9 ps    Yin12b[7]:           _1771_/Q -> _1028_/A
    715.2 ps        _262_:           _1028_/Y -> _1030_/B
    947.3 ps        _264_:           _1030_/Y -> _1034_/B
   1157.3 ps        _268_:           _1034_/Y -> _1035_/A
   1427.3 ps        _269_:           _1035_/Y -> _1065_/C
   1651.2 ps        _298_:           _1065_/Y -> _1101_/C
   1999.3 ps        _332_:           _1101_/Y -> _1123_/B
   2293.4 ps        _353_:           _1123_/Y -> _1124_/A
   2506.4 ps        _354_:           _1124_/Y -> _1134_/C
   2721.8 ps        _364_:           _1134_/Y -> _1136_/C
   2968.4 ps        _366_:           _1136_/Y -> _1154_/B
   3172.1 ps        _383_:           _1154_/Y -> _1158_/B
   3391.7 ps        _387_:           _1158_/Y -> _1184_/B
   3692.3 ps        _411_:           _1184_/Y -> _1203_/A
   3896.1 ps        _430_:           _1203_/Y -> _1204_/A
   4075.4 ps        _431_:           _1204_/Y -> _1221_/C
   4227.2 ps        _447_:           _1221_/Y -> _1222_/B
   4358.2 ps        _448_:           _1222_/Y -> _1223_/C
   4463.1 ps         _11_:           _1223_/Y -> _1739_/D

   clock skew at destination = 26.6886
   setup at destination = 364.12

Path _1771_/CLK to _1740_/D delay 4852.29 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1771_/CLK
    430.9 ps    Yin12b[7]:           _1771_/Q -> _1028_/A
    715.2 ps        _262_:           _1028_/Y -> _1030_/B
    947.3 ps        _264_:           _1030_/Y -> _1034_/B
   1157.3 ps        _268_:           _1034_/Y -> _1035_/A
   1427.3 ps        _269_:           _1035_/Y -> _1065_/C
   1651.2 ps        _298_:           _1065_/Y -> _1101_/C
   1999.3 ps        _332_:           _1101_/Y -> _1123_/B
   2293.4 ps        _353_:           _1123_/Y -> _1124_/A
   2506.4 ps        _354_:           _1124_/Y -> _1134_/C
   2721.8 ps        _364_:           _1134_/Y -> _1136_/C
   2968.4 ps        _366_:           _1136_/Y -> _1154_/B
   3172.1 ps        _383_:           _1154_/Y -> _1158_/B
   3391.7 ps        _387_:           _1158_/Y -> _1184_/B
   3692.3 ps        _411_:           _1184_/Y -> _1240_/B
   3902.5 ps        _465_:           _1240_/Y -> _1241_/B
   4147.5 ps        _466_:           _1241_/Y -> _1245_/A
   4337.4 ps        _470_:           _1245_/Y -> _1246_/C
   4460.0 ps         _12_:           _1246_/Y -> _1740_/D

   clock skew at destination = 26.6886
   setup at destination = 365.604

Path _1763_/CLK to _1805_/D delay 4740.89 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1763_/CLK
    435.7 ps      Xin1[1]:           _1763_/Q ->  _966_/A
    758.8 ps        _202_:            _966_/Y ->  _968_/B
   1007.7 ps        _204_:            _968_/Y -> _1516_/B
   1157.9 ps        _690_:           _1516_/Y -> _1518_/B
   1320.9 ps        _692_:           _1518_/Y -> _1522_/C
   1503.8 ps        _696_:           _1522_/Y -> _1563_/C
   1844.4 ps        _735_:           _1563_/Y -> _1570_/C
   2083.1 ps        _742_:           _1570_/Y -> _1575_/A
   2217.5 ps        _747_:           _1575_/Y -> _1577_/B
   2527.5 ps        _749_:           _1577_/Y -> _1578_/B
   2851.5 ps        _750_:           _1578_/Y -> _1584_/C
   3018.4 ps        _755_:           _1584_/Y -> _1618_/B
   3278.8 ps        _788_:           _1618_/Y -> _1655_/B
   3547.5 ps        _823_:           _1655_/Y -> _1669_/A
   3738.4 ps        _837_:           _1669_/Y -> _1674_/B
   3932.7 ps        _841_:           _1674_/Y -> _1688_/A
   4144.6 ps        _855_:           _1688_/Y -> _1690_/B
   4250.9 ps        _857_:           _1690_/Y -> _1691_/C
   4350.3 ps         _70_:           _1691_/Y -> _1805_/D

   clock skew at destination = 26.6886
   setup at destination = 363.9

Path _1763_/CLK to _1807_/D delay 4737.35 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1763_/CLK
    435.7 ps      Xin1[1]:           _1763_/Q ->  _966_/A
    758.8 ps        _202_:            _966_/Y ->  _968_/B
   1007.7 ps        _204_:            _968_/Y -> _1516_/B
   1157.9 ps        _690_:           _1516_/Y -> _1518_/B
   1320.9 ps        _692_:           _1518_/Y -> _1522_/C
   1503.8 ps        _696_:           _1522_/Y -> _1563_/C
   1844.4 ps        _735_:           _1563_/Y -> _1570_/C
   2083.1 ps        _742_:           _1570_/Y -> _1575_/A
   2217.5 ps        _747_:           _1575_/Y -> _1577_/B
   2527.5 ps        _749_:           _1577_/Y -> _1578_/B
   2851.5 ps        _750_:           _1578_/Y -> _1584_/C
   3018.4 ps        _755_:           _1584_/Y -> _1618_/B
   3278.8 ps        _788_:           _1618_/Y -> _1655_/B
   3547.5 ps        _823_:           _1655_/Y -> _1705_/C
   3735.8 ps         _85_:           _1705_/Y -> _1706_/A
   3932.7 ps         _86_:           _1706_/Y -> _1723_/C
   4121.9 ps        _102_:           _1723_/Y -> _1726_/A
   4250.6 ps        _105_:           _1726_/Y -> _1727_/B
   4348.5 ps         _72_:           _1727_/Y -> _1807_/D

   clock skew at destination = 26.6886
   setup at destination = 362.196

Path _1771_/CLK to _1738_/D delay 4720.7 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1771_/CLK
    430.9 ps    Yin12b[7]:           _1771_/Q -> _1028_/A
    715.2 ps        _262_:           _1028_/Y -> _1030_/B
    947.3 ps        _264_:           _1030_/Y -> _1034_/B
   1157.3 ps        _268_:           _1034_/Y -> _1035_/A
   1427.3 ps        _269_:           _1035_/Y -> _1065_/C
   1651.2 ps        _298_:           _1065_/Y -> _1101_/C
   1999.3 ps        _332_:           _1101_/Y -> _1123_/B
   2293.4 ps        _353_:           _1123_/Y -> _1124_/A
   2506.4 ps        _354_:           _1124_/Y -> _1134_/C
   2721.8 ps        _364_:           _1134_/Y -> _1136_/C
   2968.4 ps        _366_:           _1136_/Y -> _1154_/B
   3172.1 ps        _383_:           _1154_/Y -> _1158_/B
   3391.7 ps        _387_:           _1158_/Y -> _1184_/B
   3692.3 ps        _411_:           _1184_/Y -> _1203_/A
   3896.1 ps        _430_:           _1203_/Y -> _1204_/A
   4075.4 ps        _431_:           _1204_/Y -> _1205_/B
   4217.5 ps        _432_:           _1205_/Y -> _1206_/A
   4329.4 ps         _10_:           _1206_/Y -> _1738_/D

   clock skew at destination = 26.6886
   setup at destination = 364.654

Path _1763_/CLK to _1806_/D delay 4711.63 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1763_/CLK
    435.7 ps      Xin1[1]:           _1763_/Q ->  _966_/A
    758.8 ps        _202_:            _966_/Y ->  _968_/B
   1007.7 ps        _204_:            _968_/Y -> _1516_/B
   1157.9 ps        _690_:           _1516_/Y -> _1518_/B
   1320.9 ps        _692_:           _1518_/Y -> _1522_/C
   1503.8 ps        _696_:           _1522_/Y -> _1563_/C
   1844.4 ps        _735_:           _1563_/Y -> _1570_/C
   2083.1 ps        _742_:           _1570_/Y -> _1575_/A
   2217.5 ps        _747_:           _1575_/Y -> _1577_/B
   2527.5 ps        _749_:           _1577_/Y -> _1578_/B
   2851.5 ps        _750_:           _1578_/Y -> _1584_/C
   3018.4 ps        _755_:           _1584_/Y -> _1618_/B
   3278.8 ps        _788_:           _1618_/Y -> _1655_/B
   3547.5 ps        _823_:           _1655_/Y -> _1705_/C
   3735.8 ps         _85_:           _1705_/Y -> _1706_/A
   3932.7 ps         _86_:           _1706_/Y -> _1714_/B
   4217.5 ps         _94_:           _1714_/Y -> _1715_/C
   4320.6 ps         _71_:           _1715_/Y -> _1806_/D

   clock skew at destination = 26.6886
   setup at destination = 364.387

Path _1771_/CLK to _1737_/D delay 4527.5 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1771_/CLK
    430.9 ps    Yin12b[7]:           _1771_/Q -> _1028_/A
    715.2 ps        _262_:           _1028_/Y -> _1030_/B
    947.3 ps        _264_:           _1030_/Y -> _1034_/B
   1157.3 ps        _268_:           _1034_/Y -> _1035_/A
   1427.3 ps        _269_:           _1035_/Y -> _1065_/C
   1651.2 ps        _298_:           _1065_/Y -> _1101_/C
   1999.3 ps        _332_:           _1101_/Y -> _1123_/B
   2293.4 ps        _353_:           _1123_/Y -> _1124_/A
   2506.4 ps        _354_:           _1124_/Y -> _1134_/C
   2721.8 ps        _364_:           _1134_/Y -> _1136_/C
   2968.4 ps        _366_:           _1136_/Y -> _1154_/B
   3172.1 ps        _383_:           _1154_/Y -> _1158_/B
   3391.7 ps        _387_:           _1158_/Y -> _1159_/A
   3656.6 ps        _388_:           _1159_/Y -> _1165_/B
   3810.2 ps        _393_:           _1165_/Y -> _1178_/A
   4036.1 ps        _406_:           _1178_/Y -> _1180_/C
   4136.6 ps          _9_:           _1180_/Y -> _1737_/D

   clock skew at destination = 26.6886
   setup at destination = 364.225

Path _1763_/CLK to _1804_/D delay 4485.18 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1763_/CLK
    435.7 ps      Xin1[1]:           _1763_/Q ->  _966_/A
    758.8 ps        _202_:            _966_/Y ->  _968_/B
   1007.7 ps        _204_:            _968_/Y -> _1516_/B
   1157.9 ps        _690_:           _1516_/Y -> _1518_/B
   1320.9 ps        _692_:           _1518_/Y -> _1522_/C
   1503.8 ps        _696_:           _1522_/Y -> _1563_/C
   1844.4 ps        _735_:           _1563_/Y -> _1570_/C
   2083.1 ps        _742_:           _1570_/Y -> _1575_/A
   2217.5 ps        _747_:           _1575_/Y -> _1577_/B
   2527.5 ps        _749_:           _1577_/Y -> _1578_/B
   2851.5 ps        _750_:           _1578_/Y -> _1584_/C
   3018.4 ps        _755_:           _1584_/Y -> _1618_/B
   3278.8 ps        _788_:           _1618_/Y -> _1655_/B
   3547.5 ps        _823_:           _1655_/Y -> _1670_/B
   3720.3 ps        _838_:           _1670_/Y -> _1671_/B
   3990.9 ps        _839_:           _1671_/Y -> _1672_/C
   4094.1 ps         _69_:           _1672_/Y -> _1804_/D

   clock skew at destination = 26.6886
   setup at destination = 364.394

Path _1771_/CLK to _1736_/D delay 4358.78 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1771_/CLK
    430.9 ps    Yin12b[7]:           _1771_/Q -> _1028_/A
    715.2 ps        _262_:           _1028_/Y -> _1030_/B
    947.3 ps        _264_:           _1030_/Y -> _1034_/B
   1157.3 ps        _268_:           _1034_/Y -> _1035_/A
   1427.3 ps        _269_:           _1035_/Y -> _1065_/C
   1651.2 ps        _298_:           _1065_/Y -> _1101_/C
   1999.3 ps        _332_:           _1101_/Y -> _1123_/B
   2293.4 ps        _353_:           _1123_/Y -> _1124_/A
   2506.4 ps        _354_:           _1124_/Y -> _1134_/C
   2721.8 ps        _364_:           _1134_/Y -> _1136_/C
   2968.4 ps        _366_:           _1136_/Y -> _1154_/B
   3172.1 ps        _383_:           _1154_/Y -> _1158_/B
   3391.7 ps        _387_:           _1158_/Y -> _1159_/A
   3656.6 ps        _388_:           _1159_/Y -> _1161_/B
   3773.0 ps        _390_:           _1161_/Y -> _1162_/B
   3878.6 ps        _391_:           _1162_/Y -> _1163_/C
   3968.6 ps          _8_:           _1163_/Y -> _1736_/D

   clock skew at destination = 26.6886
   setup at destination = 363.522

Path _1763_/CLK to _1803_/D delay 4222.92 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1763_/CLK
    435.7 ps      Xin1[1]:           _1763_/Q ->  _966_/A
    758.8 ps        _202_:            _966_/Y ->  _968_/B
   1007.7 ps        _204_:            _968_/Y -> _1516_/B
   1157.9 ps        _690_:           _1516_/Y -> _1518_/B
   1320.9 ps        _692_:           _1518_/Y -> _1522_/C
   1503.8 ps        _696_:           _1522_/Y -> _1563_/C
   1844.4 ps        _735_:           _1563_/Y -> _1591_/B
   2080.9 ps        _762_:           _1591_/Y -> _1592_/B
   2288.7 ps        _763_:           _1592_/Y -> _1593_/A
   2464.6 ps        _764_:           _1593_/Y -> _1595_/C
   2745.5 ps        _766_:           _1595_/Y -> _1624_/B
   2966.8 ps        _793_:           _1624_/Y -> _1628_/A
   3164.4 ps        _797_:           _1628_/Y -> _1629_/A
   3347.1 ps        _798_:           _1629_/Y -> _1643_/B
   3473.9 ps        _812_:           _1643_/Y -> _1644_/C
   3601.9 ps        _813_:           _1644_/Y -> _1647_/B
   3728.3 ps        _816_:           _1647_/Y -> _1648_/C
   3832.2 ps         _68_:           _1648_/Y -> _1803_/D

   clock skew at destination = 26.6886
   setup at destination = 364.078

Path _1779_/CLK to _1752_/D delay 4142.91 ps
      0.0 ps        clk_bF$buf6: CLKBUF1_insert13/Y ->         _1779_/CLK
    424.5 ps         Ain12b[11]:           _1779_/Q -> BUFX2_insert51/A
    849.3 ps  Ain12b_11_bF$buf0:   BUFX2_insert51/Y ->          _965_/A
    967.8 ps              _201_:            _965_/Y -> BUFX2_insert55/A
   1274.6 ps      _201__bF$buf3:   BUFX2_insert55/Y ->         _1358_/C
   1489.5 ps              _574_:           _1358_/Y ->         _1360_/B
   1603.1 ps              _576_:           _1360_/Y ->         _1361_/A
   1754.8 ps              _577_:           _1361_/Y ->         _1362_/B
   1899.9 ps              _578_:           _1362_/Y ->         _1363_/A
   2011.5 ps              _579_:           _1363_/Y ->         _1365_/B
   2089.8 ps              _581_:           _1365_/Y ->         _1366_/A
   2323.1 ps              _582_:           _1366_/Y ->         _1380_/B
   2603.3 ps              _595_:           _1380_/Y ->         _1381_/A
   2739.5 ps              _596_:           _1381_/Y ->         _1383_/A
   2889.3 ps              _598_:           _1383_/Y ->         _1384_/A
   3150.7 ps              _599_:           _1384_/Y ->         _1402_/A
   3410.8 ps              _615_:           _1402_/Y ->         _1407_/A
   3660.6 ps              _620_:           _1407_/Y ->         _1409_/D
   3751.7 ps               _24_:           _1409_/Y ->         _1752_/D

   clock skew at destination = 26.6886
   setup at destination = 364.506

Path _1779_/CLK to _1753_/D delay 4119.88 ps
      0.0 ps        clk_bF$buf6: CLKBUF1_insert13/Y ->         _1779_/CLK
    424.5 ps         Ain12b[11]:           _1779_/Q -> BUFX2_insert51/A
    849.3 ps  Ain12b_11_bF$buf0:   BUFX2_insert51/Y ->          _965_/A
    967.8 ps              _201_:            _965_/Y -> BUFX2_insert55/A
   1274.6 ps      _201__bF$buf3:   BUFX2_insert55/Y ->         _1358_/C
   1489.5 ps              _574_:           _1358_/Y ->         _1360_/B
   1603.1 ps              _576_:           _1360_/Y ->         _1361_/A
   1754.8 ps              _577_:           _1361_/Y ->         _1362_/B
   1899.9 ps              _578_:           _1362_/Y ->         _1363_/A
   2011.5 ps              _579_:           _1363_/Y ->         _1365_/B
   2089.8 ps              _581_:           _1365_/Y ->         _1366_/A
   2323.1 ps              _582_:           _1366_/Y ->         _1380_/B
   2603.3 ps              _595_:           _1380_/Y ->         _1381_/A
   2739.5 ps              _596_:           _1381_/Y ->         _1383_/A
   2889.3 ps              _598_:           _1383_/Y ->         _1384_/A
   3150.7 ps              _599_:           _1384_/Y ->         _1402_/A
   3410.8 ps              _615_:           _1402_/Y ->         _1411_/B
   3597.3 ps              _623_:           _1411_/Y ->         _1412_/B
   3727.3 ps               _25_:           _1412_/Y ->         _1753_/D

   clock skew at destination = 26.6886
   setup at destination = 365.878

Path _1763_/CLK to _1801_/D delay 4102.64 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1763_/CLK
    435.7 ps      Xin1[1]:           _1763_/Q ->  _966_/A
    758.8 ps        _202_:            _966_/Y ->  _968_/B
   1007.7 ps        _204_:            _968_/Y -> _1516_/B
   1157.9 ps        _690_:           _1516_/Y -> _1518_/B
   1320.9 ps        _692_:           _1518_/Y -> _1522_/C
   1503.8 ps        _696_:           _1522_/Y -> _1563_/C
   1844.4 ps        _735_:           _1563_/Y -> _1570_/C
   2083.1 ps        _742_:           _1570_/Y -> _1575_/A
   2217.5 ps        _747_:           _1575_/Y -> _1577_/B
   2527.5 ps        _749_:           _1577_/Y -> _1578_/B
   2851.5 ps        _750_:           _1578_/Y -> _1584_/C
   3018.4 ps        _755_:           _1584_/Y -> _1585_/A
   3214.0 ps        _756_:           _1585_/Y -> _1600_/C
   3354.3 ps        _771_:           _1600_/Y -> _1601_/C
   3481.7 ps        _772_:           _1601_/Y -> _1602_/B
   3608.1 ps        _773_:           _1602_/Y -> _1603_/C
   3711.9 ps         _66_:           _1603_/Y -> _1801_/D

   clock skew at destination = 26.6886
   setup at destination = 364.078

Path _1763_/CLK to _1802_/D delay 4083.62 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1763_/CLK
    435.7 ps      Xin1[1]:           _1763_/Q ->  _966_/A
    758.8 ps        _202_:            _966_/Y ->  _968_/B
   1007.7 ps        _204_:            _968_/Y -> _1516_/B
   1157.9 ps        _690_:           _1516_/Y -> _1518_/B
   1320.9 ps        _692_:           _1518_/Y -> _1522_/C
   1503.8 ps        _696_:           _1522_/Y -> _1563_/C
   1844.4 ps        _735_:           _1563_/Y -> _1570_/C
   2083.1 ps        _742_:           _1570_/Y -> _1575_/A
   2217.5 ps        _747_:           _1575_/Y -> _1577_/B
   2527.5 ps        _749_:           _1577_/Y -> _1578_/B
   2851.5 ps        _750_:           _1578_/Y -> _1584_/C
   3018.4 ps        _755_:           _1584_/Y -> _1618_/B
   3278.8 ps        _788_:           _1618_/Y -> _1619_/A
   3425.4 ps        _789_:           _1619_/Y -> _1620_/C
   3572.3 ps        _790_:           _1620_/Y -> _1621_/C
   3691.5 ps         _67_:           _1621_/Y -> _1802_/D

   clock skew at destination = 26.6886
   setup at destination = 365.397

Path _1779_/CLK to _1751_/D delay 4074.09 ps
      0.0 ps        clk_bF$buf6: CLKBUF1_insert13/Y ->         _1779_/CLK
    424.5 ps         Ain12b[11]:           _1779_/Q -> BUFX2_insert51/A
    849.3 ps  Ain12b_11_bF$buf0:   BUFX2_insert51/Y ->          _965_/A
    967.8 ps              _201_:            _965_/Y -> BUFX2_insert55/A
   1274.6 ps      _201__bF$buf3:   BUFX2_insert55/Y ->         _1358_/C
   1489.5 ps              _574_:           _1358_/Y ->         _1360_/B
   1603.1 ps              _576_:           _1360_/Y ->         _1361_/A
   1754.8 ps              _577_:           _1361_/Y ->         _1362_/B
   1899.9 ps              _578_:           _1362_/Y ->         _1363_/A
   2011.5 ps              _579_:           _1363_/Y ->         _1365_/B
   2089.8 ps              _581_:           _1365_/Y ->         _1366_/A
   2323.1 ps              _582_:           _1366_/Y ->         _1380_/B
   2603.3 ps              _595_:           _1380_/Y ->         _1381_/A
   2739.5 ps              _596_:           _1381_/Y ->         _1383_/A
   2889.3 ps              _598_:           _1383_/Y ->         _1384_/A
   3150.7 ps              _599_:           _1384_/Y ->         _1391_/A
   3358.3 ps              _605_:           _1391_/Y ->         _1396_/A
   3586.5 ps              _610_:           _1396_/Y ->         _1398_/B
   3683.3 ps               _23_:           _1398_/Y ->         _1751_/D

   clock skew at destination = 26.6886
   setup at destination = 364.084

Path _1771_/CLK to _1735_/D delay 3975.37 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1771_/CLK
    430.9 ps    Yin12b[7]:           _1771_/Q -> _1028_/A
    715.2 ps        _262_:           _1028_/Y -> _1030_/B
    947.3 ps        _264_:           _1030_/Y -> _1034_/B
   1157.3 ps        _268_:           _1034_/Y -> _1035_/A
   1427.3 ps        _269_:           _1035_/Y -> _1065_/C
   1651.2 ps        _298_:           _1065_/Y -> _1101_/C
   1999.3 ps        _332_:           _1101_/Y -> _1123_/B
   2293.4 ps        _353_:           _1123_/Y -> _1124_/A
   2506.4 ps        _354_:           _1124_/Y -> _1134_/C
   2721.8 ps        _364_:           _1134_/Y -> _1136_/C
   2968.4 ps        _366_:           _1136_/Y -> _1137_/B
   3095.8 ps        _367_:           _1137_/Y -> _1138_/A
   3259.9 ps        _368_:           _1138_/Y -> _1139_/B
   3493.2 ps        _369_:           _1139_/Y -> _1141_/D
   3584.2 ps          _7_:           _1141_/Y -> _1735_/D

   clock skew at destination = 26.6886
   setup at destination = 364.501

Path _1779_/CLK to _1750_/D delay 3969.25 ps
      0.0 ps        clk_bF$buf6: CLKBUF1_insert13/Y ->         _1779_/CLK
    424.5 ps         Ain12b[11]:           _1779_/Q -> BUFX2_insert51/A
    849.3 ps  Ain12b_11_bF$buf0:   BUFX2_insert51/Y ->          _965_/A
    967.8 ps              _201_:            _965_/Y -> BUFX2_insert55/A
   1274.6 ps      _201__bF$buf3:   BUFX2_insert55/Y ->         _1358_/C
   1489.5 ps              _574_:           _1358_/Y ->         _1360_/B
   1603.1 ps              _576_:           _1360_/Y ->         _1361_/A
   1754.8 ps              _577_:           _1361_/Y ->         _1362_/B
   1899.9 ps              _578_:           _1362_/Y ->         _1363_/A
   2011.5 ps              _579_:           _1363_/Y ->         _1365_/B
   2089.8 ps              _581_:           _1365_/Y ->         _1366_/A
   2323.1 ps              _582_:           _1366_/Y ->         _1380_/B
   2603.3 ps              _595_:           _1380_/Y ->         _1381_/A
   2739.5 ps              _596_:           _1381_/Y ->         _1383_/A
   2889.3 ps              _598_:           _1383_/Y ->         _1384_/A
   3150.7 ps              _599_:           _1384_/Y ->         _1386_/A
   3306.6 ps              _601_:           _1386_/Y ->         _1387_/B
   3455.9 ps              _602_:           _1387_/Y ->         _1388_/B
   3577.2 ps               _22_:           _1388_/Y ->         _1750_/D

   clock skew at destination = 26.6886
   setup at destination = 365.39

Path _1771_/CLK to _1734_/D delay 3839.57 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert17/Y -> _1771_/CLK
    430.9 ps    Yin12b[7]:           _1771_/Q -> _1028_/A
    715.2 ps        _262_:           _1028_/Y -> _1030_/B
    947.3 ps        _264_:           _1030_/Y -> _1034_/B
   1157.3 ps        _268_:           _1034_/Y -> _1035_/A
   1427.3 ps        _269_:           _1035_/Y -> _1065_/C
   1651.2 ps        _298_:           _1065_/Y -> _1101_/C
   1999.3 ps        _332_:           _1101_/Y -> _1109_/C
   2234.9 ps        _340_:           _1109_/Y -> _1110_/A
   2369.0 ps        _341_:           _1110_/Y -> _1112_/B
   2550.3 ps        _343_:           _1112_/Y -> _1116_/A
   2725.4 ps        _347_:           _1116_/Y -> _1117_/A
   2946.7 ps        _348_:           _1117_/Y -> _1118_/B
   3227.4 ps        _349_:           _1118_/Y -> _1120_/B
   3340.2 ps        _351_:           _1120_/Y -> _1121_/C
   3448.2 ps          _6_:           _1121_/Y -> _1734_/D

   clock skew at destination = 26.6886
   setup at destination = 364.693

Path _1779_/CLK to _1747_/D delay 3779.7 ps
      0.0 ps        clk_bF$buf6: CLKBUF1_insert13/Y ->         _1779_/CLK
    424.5 ps         Ain12b[11]:           _1779_/Q -> BUFX2_insert49/A
    733.1 ps  Ain12b_11_bF$buf2:   BUFX2_insert49/Y ->         _1273_/A
    865.9 ps              _495_:           _1273_/Y ->         _1274_/C
   1096.6 ps              _496_:           _1274_/Y ->         _1275_/A
   1333.7 ps              _497_:           _1275_/Y ->         _1277_/B
   1475.1 ps              _499_:           _1277_/Y ->         _1279_/B
   1628.6 ps              _501_:           _1279_/Y ->         _1284_/C
   1799.8 ps              _505_:           _1284_/Y ->         _1293_/B
   1964.6 ps              _514_:           _1293_/Y ->         _1296_/B
   2117.2 ps              _516_:           _1296_/Y ->         _1297_/A
   2292.1 ps              _517_:           _1297_/Y ->         _1320_/B
   2512.9 ps              _539_:           _1320_/Y ->         _1323_/A
   2809.1 ps              _542_:           _1323_/Y ->         _1327_/B
   3025.9 ps              _545_:           _1327_/Y ->         _1340_/B
   3158.5 ps              _558_:           _1340_/Y ->         _1341_/B
   3280.5 ps              _559_:           _1341_/Y ->         _1342_/B
   3388.3 ps               _19_:           _1342_/Y ->         _1747_/D

   clock skew at destination = 26.6886
   setup at destination = 364.67

Computed maximum clock frequency (zero margin) = 202.71 MHz
-----------------------------------------

Number of paths analyzed:  85

Top 20 minimum delay paths:
Path _1795_/CLK to _1796_/D delay 80.6827 ps
      0.0 ps  clk_bF$buf5: CLKBUF1_insert14/Y -> _1795_/CLK
    153.7 ps   LoadCtl[5]:           _1795_/Q -> _1796_/D

   clock skew at destination = 0
   hold at destination = -73.0273

Path _1797_/CLK to _1797_/D delay 135.804 ps
      0.0 ps  clk_bF$buf3: CLKBUF1_insert16/Y -> _1797_/CLK
     78.5 ps        _860_:           _1797_/Q -> _1495_/A
    158.1 ps        _670_:           _1495_/Y -> _1497_/B
    232.4 ps         _62_:           _1497_/Y -> _1797_/D

   clock skew at destination = 0
   hold at destination = -96.6245

Path _1791_/CLK to _1792_/D delay 137.153 ps
      0.0 ps  clk_bF$buf5: CLKBUF1_insert14/Y -> _1791_/CLK
    226.2 ps   LoadCtl[1]:           _1791_/Q -> _1792_/D

   clock skew at destination = 0
   hold at destination = -89.0705

Path _1803_/CLK to _1803_/D delay 144.065 ps
      0.0 ps  clk_bF$buf1: CLKBUF1_insert18/Y -> _1803_/CLK
      0.0 ps     Ycalc[7]:           _1803_/Q ->  _901_/A
    134.6 ps        _141_:            _901_/Y -> _1648_/A
    237.2 ps         _68_:           _1648_/Y -> _1803_/D

   clock skew at destination = 0
   hold at destination = -93.1147

Path _1736_/CLK to _1736_/D delay 144.065 ps
      0.0 ps  clk_bF$buf3: CLKBUF1_insert16/Y -> _1736_/CLK
      0.0 ps     Xcalc[6]:           _1736_/Q ->  _910_/A
    134.6 ps        _149_:            _910_/Y -> _1163_/A
    237.2 ps          _8_:           _1163_/Y -> _1736_/D

   clock skew at destination = 0
   hold at destination = -93.1147

Path _1788_/CLK to _1788_/D delay 144.512 ps
      0.0 ps  clk_bF$buf0: CLKBUF1_insert19/Y -> _1788_/CLK
      0.0 ps      Ain0[0]:           _1788_/Q -> _1260_/A
    164.4 ps        _483_:           _1260_/Y -> _1492_/B
    239.0 ps         _60_:           _1492_/Y -> _1788_/D

   clock skew at destination = 0
   hold at destination = -94.4592

Path _1793_/CLK to _1794_/D delay 145.226 ps
      0.0 ps  clk_bF$buf7: CLKBUF1_insert12/Y -> _1793_/CLK
    235.0 ps   LoadCtl[3]:           _1793_/Q -> _1794_/D

   clock skew at destination = 0
   hold at destination = -89.767

Path _1801_/CLK to _1801_/D delay 145.474 ps
      0.0 ps  clk_bF$buf1: CLKBUF1_insert18/Y -> _1801_/CLK
      0.0 ps     Ycalc[5]:           _1801_/Q ->  _902_/A
    135.9 ps        _142_:            _902_/Y -> _1603_/A
    238.6 ps         _66_:           _1603_/Y -> _1801_/D

   clock skew at destination = 0
   hold at destination = -93.0844

Path _1805_/CLK to _1805_/D delay 145.485 ps
      0.0 ps  clk_bF$buf1: CLKBUF1_insert18/Y -> _1805_/CLK
      0.0 ps     Ycalc[9]:           _1805_/Q ->  _898_/A
    135.9 ps        _138_:            _898_/Y -> _1691_/A
    238.6 ps         _70_:           _1691_/Y -> _1805_/D

   clock skew at destination = 0
   hold at destination = -93.0841

Path _1748_/CLK to _1748_/D delay 164.684 ps
      0.0 ps  clk_bF$buf0: CLKBUF1_insert19/Y -> _1748_/CLK
      0.0 ps     Acalc[6]:           _1748_/Q ->  _867_/A
    134.3 ps        _110_:            _867_/Y -> _1356_/A
    256.7 ps         _20_:           _1356_/Y -> _1748_/D

   clock skew at destination = 0
   hold at destination = -92.0616

Path _1735_/CLK to _1735_/D delay 166.506 ps
      0.0 ps  clk_bF$buf3: CLKBUF1_insert16/Y -> _1735_/CLK
      0.0 ps     Xcalc[5]:           _1735_/Q ->  _920_/A
    135.9 ps        _158_:            _920_/Y -> _1141_/A
    258.5 ps          _7_:           _1141_/Y -> _1735_/D

   clock skew at destination = 0
   hold at destination = -92.0302

Path _1752_/CLK to _1752_/D delay 166.518 ps
      0.0 ps  clk_bF$buf0: CLKBUF1_insert19/Y -> _1752_/CLK
      0.0 ps    Acalc[10]:           _1752_/Q ->  _863_/A
    135.9 ps        _106_:            _863_/Y -> _1409_/A
    258.5 ps         _24_:           _1409_/Y -> _1752_/D

   clock skew at destination = 0
   hold at destination = -92.03

Path _1741_/CLK to _1741_/D delay 166.518 ps
      0.0 ps  clk_bF$buf6: CLKBUF1_insert13/Y -> _1741_/CLK
      0.0 ps    Xcalc[11]:           _1741_/Q ->  _916_/A
    135.9 ps        _154_:            _916_/Y -> _1259_/A
    258.5 ps         _13_:           _1259_/Y -> _1741_/D

   clock skew at destination = 0
   hold at destination = -92.03

Path _1749_/CLK to _1749_/D delay 167.282 ps
      0.0 ps  clk_bF$buf3: CLKBUF1_insert16/Y -> _1749_/CLK
      0.0 ps     Acalc[7]:           _1749_/Q ->  _882_/A
    134.3 ps        _124_:            _882_/Y -> _1369_/A
    259.5 ps         _21_:           _1369_/Y -> _1749_/D

   clock skew at destination = 0
   hold at destination = -92.2316

Path _1737_/CLK to _1737_/D delay 167.592 ps
      0.0 ps  clk_bF$buf6: CLKBUF1_insert13/Y -> _1737_/CLK
      0.0 ps     Xcalc[7]:           _1737_/Q ->  _919_/A
    134.6 ps        _157_:            _919_/Y -> _1180_/A
    259.8 ps          _9_:           _1180_/Y -> _1737_/D

   clock skew at destination = 0
   hold at destination = -92.227

Path _1802_/CLK to _1802_/D delay 167.592 ps
      0.0 ps  clk_bF$buf1: CLKBUF1_insert18/Y -> _1802_/CLK
      0.0 ps     Ycalc[6]:           _1802_/Q ->  _891_/A
    134.6 ps        _132_:            _891_/Y -> _1621_/A
    259.8 ps         _67_:           _1621_/Y -> _1802_/D

   clock skew at destination = 0
   hold at destination = -92.227

Path _1787_/CLK to _1787_/D delay 168.638 ps
      0.0 ps  clk_bF$buf7: CLKBUF1_insert12/Y -> _1787_/CLK
    118.4 ps      Ain1[1]:           _1787_/Q -> _1489_/C
    191.1 ps        _667_:           _1489_/Y -> _1490_/C
    264.2 ps         _59_:           _1490_/Y -> _1787_/D

   clock skew at destination = 0
   hold at destination = -95.5274

Path _1734_/CLK to _1734_/D delay 168.981 ps
      0.0 ps  clk_bF$buf3: CLKBUF1_insert16/Y -> _1734_/CLK
      0.0 ps     Xcalc[4]:           _1734_/Q ->  _911_/A
    135.9 ps        _150_:            _911_/Y -> _1121_/A
    261.2 ps          _6_:           _1121_/Y -> _1734_/D

   clock skew at destination = 0
   hold at destination = -92.2065

Path _1800_/CLK to _1800_/D delay 168.981 ps
      0.0 ps  clk_bF$buf1: CLKBUF1_insert18/Y -> _1800_/CLK
      0.0 ps     Ycalc[4]:           _1800_/Q ->  _892_/A
    135.9 ps        _133_:            _892_/Y -> _1583_/A
    261.2 ps         _65_:           _1583_/Y -> _1800_/D

   clock skew at destination = 0
   hold at destination = -92.2065

Path _1806_/CLK to _1806_/D delay 168.992 ps
      0.0 ps  clk_bF$buf1: CLKBUF1_insert18/Y -> _1806_/CLK
      0.0 ps    Ycalc[10]:           _1806_/Q ->  _888_/A
    135.9 ps        _129_:            _888_/Y -> _1715_/A
    261.2 ps         _71_:           _1715_/Y -> _1806_/D

   clock skew at destination = 0
   hold at destination = -92.2063

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  72

Top 20 maximum delay paths:
Path input pin Stg[1] to _1741_/D delay 5327.92 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1059_/A
   1418.2 ps          _292_:         _1059_/Y ->         _1060_/B
   1573.2 ps          _293_:         _1060_/Y ->         _1061_/B
   1691.7 ps          _294_:         _1061_/Y ->         _1062_/C
   1987.6 ps          _295_:         _1062_/Y ->         _1101_/A
   2401.6 ps          _332_:         _1101_/Y ->         _1123_/B
   2797.9 ps          _353_:         _1123_/Y ->         _1166_/C
   3161.9 ps          _394_:         _1166_/Y ->         _1192_/B
   3379.0 ps          _419_:         _1192_/Y ->         _1193_/B
   3521.5 ps          _420_:         _1193_/Y ->         _1194_/C
   3786.3 ps          _421_:         _1194_/Y ->         _1199_/A
   4076.4 ps          _426_:         _1199_/Y ->         _1239_/C
   4204.2 ps          _464_:         _1239_/Y ->         _1240_/C
   4417.6 ps          _465_:         _1240_/Y ->         _1241_/B
   4656.2 ps          _466_:         _1241_/Y ->         _1257_/C
   4818.0 ps          _481_:         _1257_/Y ->         _1258_/B
   4947.1 ps          _482_:         _1258_/Y ->         _1259_/D
   5048.6 ps           _13_:         _1259_/Y ->         _1741_/D

   setup at destination = 279.274

Path input pin Stg[1] to _1740_/D delay 5251.32 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1059_/A
   1418.2 ps          _292_:         _1059_/Y ->         _1060_/B
   1573.2 ps          _293_:         _1060_/Y ->         _1061_/B
   1691.7 ps          _294_:         _1061_/Y ->         _1062_/C
   1987.6 ps          _295_:         _1062_/Y ->         _1101_/A
   2401.6 ps          _332_:         _1101_/Y ->         _1123_/B
   2797.9 ps          _353_:         _1123_/Y ->         _1166_/C
   3161.9 ps          _394_:         _1166_/Y ->         _1192_/B
   3379.0 ps          _419_:         _1192_/Y ->         _1193_/B
   3521.5 ps          _420_:         _1193_/Y ->         _1194_/C
   3786.3 ps          _421_:         _1194_/Y ->         _1199_/A
   4076.4 ps          _426_:         _1199_/Y ->         _1239_/C
   4204.2 ps          _464_:         _1239_/Y ->         _1240_/C
   4417.6 ps          _465_:         _1240_/Y ->         _1241_/B
   4656.2 ps          _466_:         _1241_/Y ->         _1245_/A
   4844.8 ps          _470_:         _1245_/Y ->         _1246_/C
   4967.2 ps           _12_:         _1246_/Y ->         _1740_/D

   setup at destination = 284.121

Path input pin Stg[1] to _1739_/D delay 5251.04 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1059_/A
   1418.2 ps          _292_:         _1059_/Y ->         _1060_/B
   1573.2 ps          _293_:         _1060_/Y ->         _1061_/B
   1691.7 ps          _294_:         _1061_/Y ->         _1062_/C
   1987.6 ps          _295_:         _1062_/Y ->         _1101_/A
   2401.6 ps          _332_:         _1101_/Y ->         _1123_/B
   2797.9 ps          _353_:         _1123_/Y ->         _1124_/A
   3010.7 ps          _354_:         _1124_/Y ->         _1134_/C
   3225.2 ps          _364_:         _1134_/Y ->         _1136_/C
   3471.6 ps          _366_:         _1136_/Y ->         _1154_/B
   3675.3 ps          _383_:         _1154_/Y ->         _1158_/B
   3895.0 ps          _387_:         _1158_/Y ->         _1184_/B
   4195.6 ps          _411_:         _1184_/Y ->         _1203_/A
   4399.3 ps          _430_:         _1203_/Y ->         _1204_/A
   4591.1 ps          _431_:         _1204_/Y ->         _1221_/C
   4744.8 ps          _447_:         _1221_/Y ->         _1222_/B
   4876.5 ps          _448_:         _1222_/Y ->         _1223_/C
   4981.4 ps           _11_:         _1223_/Y ->         _1739_/D

   setup at destination = 269.595

Path input pin Stg[1] to _1738_/D delay 5122.48 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1059_/A
   1418.2 ps          _292_:         _1059_/Y ->         _1060_/B
   1573.2 ps          _293_:         _1060_/Y ->         _1061_/B
   1691.7 ps          _294_:         _1061_/Y ->         _1062_/C
   1987.6 ps          _295_:         _1062_/Y ->         _1101_/A
   2401.6 ps          _332_:         _1101_/Y ->         _1123_/B
   2797.9 ps          _353_:         _1123_/Y ->         _1124_/A
   3010.7 ps          _354_:         _1124_/Y ->         _1134_/C
   3225.2 ps          _364_:         _1134_/Y ->         _1136_/C
   3471.6 ps          _366_:         _1136_/Y ->         _1154_/B
   3675.3 ps          _383_:         _1154_/Y ->         _1158_/B
   3895.0 ps          _387_:         _1158_/Y ->         _1184_/B
   4195.6 ps          _411_:         _1184_/Y ->         _1203_/A
   4399.3 ps          _430_:         _1203_/Y ->         _1204_/A
   4591.1 ps          _431_:         _1204_/Y ->         _1205_/B
   4735.3 ps          _432_:         _1205_/Y ->         _1206_/A
   4847.4 ps           _10_:         _1206_/Y ->         _1738_/D

   setup at destination = 275.091

Path input pin Stg[1] to _1806_/D delay 4918.02 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1503_/A
   1297.2 ps          _677_:         _1503_/Y ->         _1504_/C
   1619.9 ps          _678_:         _1504_/Y ->         _1563_/A
   2045.0 ps          _735_:         _1563_/Y ->         _1609_/C
   2481.9 ps          _779_:         _1609_/Y ->         _1656_/C
   2869.1 ps          _824_:         _1656_/Y ->         _1675_/B
   3121.3 ps          _842_:         _1675_/Y ->         _1678_/B
   3330.0 ps          _845_:         _1678_/Y ->         _1682_/C
   3586.8 ps          _849_:         _1682_/Y ->         _1687_/B
   3896.9 ps          _854_:         _1687_/Y ->         _1705_/B
   4061.0 ps           _85_:         _1705_/Y ->         _1706_/A
   4258.0 ps           _86_:         _1706_/Y ->         _1714_/B
   4542.7 ps           _94_:         _1714_/Y ->         _1715_/C
   4645.8 ps           _71_:         _1715_/Y ->         _1806_/D

   setup at destination = 272.194

Path input pin Stg[1] to _1805_/D delay 4906.83 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1503_/A
   1297.2 ps          _677_:         _1503_/Y ->         _1504_/C
   1619.9 ps          _678_:         _1504_/Y ->         _1563_/A
   2045.0 ps          _735_:         _1563_/Y ->         _1570_/C
   2310.0 ps          _742_:         _1570_/Y ->         _1575_/A
   2442.4 ps          _747_:         _1575_/Y ->         _1577_/B
   2753.7 ps          _749_:         _1577_/Y ->         _1578_/B
   3077.7 ps          _750_:         _1578_/Y ->         _1584_/C
   3308.6 ps          _755_:         _1584_/Y ->         _1618_/B
   3572.6 ps          _788_:         _1618_/Y ->         _1655_/B
   3841.9 ps          _823_:         _1655_/Y ->         _1669_/A
   4112.1 ps          _837_:         _1669_/Y ->         _1674_/B
   4256.2 ps          _841_:         _1674_/Y ->         _1689_/B
   4407.1 ps          _856_:         _1689_/Y ->         _1690_/A
   4533.6 ps          _857_:         _1690_/Y ->         _1691_/C
   4637.6 ps           _70_:         _1691_/Y ->         _1805_/D

   setup at destination = 269.212

Path input pin Stg[1] to _1737_/D delay 4896.4 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1059_/A
   1418.2 ps          _292_:         _1059_/Y ->         _1060_/B
   1573.2 ps          _293_:         _1060_/Y ->         _1061_/B
   1691.7 ps          _294_:         _1061_/Y ->         _1062_/C
   1987.6 ps          _295_:         _1062_/Y ->         _1101_/A
   2401.6 ps          _332_:         _1101_/Y ->         _1123_/B
   2797.9 ps          _353_:         _1123_/Y ->         _1124_/A
   3010.7 ps          _354_:         _1124_/Y ->         _1134_/C
   3225.2 ps          _364_:         _1134_/Y ->         _1136_/C
   3471.6 ps          _366_:         _1136_/Y ->         _1154_/B
   3675.3 ps          _383_:         _1154_/Y ->         _1158_/B
   3895.0 ps          _387_:         _1158_/Y ->         _1159_/A
   4089.0 ps          _388_:         _1159_/Y ->         _1165_/B
   4296.4 ps          _393_:         _1165_/Y ->         _1178_/A
   4524.9 ps          _406_:         _1178_/Y ->         _1180_/C
   4625.6 ps            _9_:         _1180_/Y ->         _1737_/D

   setup at destination = 270.76

Path input pin Stg[1] to _1807_/D delay 4857.96 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1503_/A
   1297.2 ps          _677_:         _1503_/Y ->         _1504_/C
   1619.9 ps          _678_:         _1504_/Y ->         _1563_/A
   2045.0 ps          _735_:         _1563_/Y ->         _1609_/C
   2481.9 ps          _779_:         _1609_/Y ->         _1656_/C
   2869.1 ps          _824_:         _1656_/Y ->         _1675_/B
   3121.3 ps          _842_:         _1675_/Y ->         _1678_/B
   3330.0 ps          _845_:         _1678_/Y ->         _1682_/C
   3586.8 ps          _849_:         _1682_/Y ->         _1687_/B
   3896.9 ps          _854_:         _1687_/Y ->         _1705_/B
   4061.0 ps           _85_:         _1705_/Y ->         _1706_/A
   4258.0 ps           _86_:         _1706_/Y ->         _1723_/C
   4381.8 ps          _102_:         _1723_/Y ->         _1726_/A
   4510.6 ps          _105_:         _1726_/Y ->         _1727_/B
   4608.4 ps           _72_:         _1727_/Y ->         _1807_/D

   setup at destination = 249.51

Path input pin Stg[1] to _1804_/D delay 4693.11 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1503_/A
   1297.2 ps          _677_:         _1503_/Y ->         _1504_/C
   1619.9 ps          _678_:         _1504_/Y ->         _1563_/A
   2045.0 ps          _735_:         _1563_/Y ->         _1570_/C
   2310.0 ps          _742_:         _1570_/Y ->         _1575_/A
   2442.4 ps          _747_:         _1575_/Y ->         _1577_/B
   2753.7 ps          _749_:         _1577_/Y ->         _1578_/B
   3077.7 ps          _750_:         _1578_/Y ->         _1584_/C
   3308.6 ps          _755_:         _1584_/Y ->         _1618_/B
   3572.6 ps          _788_:         _1618_/Y ->         _1655_/B
   3841.9 ps          _823_:         _1655_/Y ->         _1669_/A
   4112.1 ps          _837_:         _1669_/Y ->         _1671_/A
   4321.8 ps          _839_:         _1671_/Y ->         _1672_/C
   4422.4 ps           _69_:         _1672_/Y ->         _1804_/D

   setup at destination = 270.697

Path input pin Stg[1] to _1736_/D delay 4664.6 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1059_/A
   1418.2 ps          _292_:         _1059_/Y ->         _1060_/B
   1573.2 ps          _293_:         _1060_/Y ->         _1061_/B
   1691.7 ps          _294_:         _1061_/Y ->         _1062_/C
   1987.6 ps          _295_:         _1062_/Y ->         _1101_/A
   2401.6 ps          _332_:         _1101_/Y ->         _1123_/B
   2797.9 ps          _353_:         _1123_/Y ->         _1124_/A
   3010.7 ps          _354_:         _1124_/Y ->         _1134_/C
   3225.2 ps          _364_:         _1134_/Y ->         _1136_/C
   3471.6 ps          _366_:         _1136_/Y ->         _1154_/B
   3675.3 ps          _383_:         _1154_/Y ->         _1158_/B
   3895.0 ps          _387_:         _1158_/Y ->         _1159_/A
   4089.0 ps          _388_:         _1159_/Y ->         _1161_/B
   4205.4 ps          _390_:         _1161_/Y ->         _1162_/B
   4311.0 ps          _391_:         _1162_/Y ->         _1163_/C
   4401.0 ps            _8_:         _1163_/Y ->         _1736_/D

   setup at destination = 263.622

Path input pin Stg[0] to _1753_/D delay 4477.87 ps
      0.0 ps         Stg[0]:                 -> BUFX2_insert0/A
    391.6 ps  Stg_0_bF$buf6: BUFX2_insert0/Y ->         _954_/A
    586.6 ps          _190_:         _954_/Y ->        _1261_/A
    940.7 ps          _484_:        _1261_/Y ->        _1263_/B
   1234.4 ps          _486_:        _1263_/Y ->        _1273_/B
   1402.3 ps          _495_:        _1273_/Y ->        _1274_/C
   1639.9 ps          _496_:        _1274_/Y ->        _1275_/A
   1877.2 ps          _497_:        _1275_/Y ->        _1277_/B
   2017.8 ps          _499_:        _1277_/Y ->        _1279_/B
   2171.2 ps          _501_:        _1279_/Y ->        _1284_/C
   2342.4 ps          _505_:        _1284_/Y ->        _1293_/B
   2507.1 ps          _514_:        _1293_/Y ->        _1296_/B
   2659.8 ps          _516_:        _1296_/Y ->        _1297_/A
   2817.3 ps          _517_:        _1297_/Y ->        _1320_/B
   3035.6 ps          _539_:        _1320_/Y ->        _1323_/A
   3303.9 ps          _542_:        _1323_/Y ->        _1384_/B
   3610.8 ps          _599_:        _1384_/Y ->        _1402_/A
   3873.5 ps          _615_:        _1402_/Y ->        _1411_/B
   4060.6 ps          _623_:        _1411_/Y ->        _1412_/B
   4190.8 ps           _25_:        _1412_/Y ->        _1753_/D

   setup at destination = 287.055

Path input pin Stg[0] to _1752_/D delay 4454.92 ps
      0.0 ps         Stg[0]:                 -> BUFX2_insert0/A
    391.6 ps  Stg_0_bF$buf6: BUFX2_insert0/Y ->         _954_/A
    586.6 ps          _190_:         _954_/Y ->        _1261_/A
    940.7 ps          _484_:        _1261_/Y ->        _1263_/B
   1234.4 ps          _486_:        _1263_/Y ->        _1273_/B
   1402.3 ps          _495_:        _1273_/Y ->        _1274_/C
   1639.9 ps          _496_:        _1274_/Y ->        _1275_/A
   1877.2 ps          _497_:        _1275_/Y ->        _1277_/B
   2017.8 ps          _499_:        _1277_/Y ->        _1279_/B
   2171.2 ps          _501_:        _1279_/Y ->        _1284_/C
   2342.4 ps          _505_:        _1284_/Y ->        _1293_/B
   2507.1 ps          _514_:        _1293_/Y ->        _1296_/B
   2659.8 ps          _516_:        _1296_/Y ->        _1297_/A
   2817.3 ps          _517_:        _1297_/Y ->        _1320_/B
   3035.6 ps          _539_:        _1320_/Y ->        _1323_/A
   3303.9 ps          _542_:        _1323_/Y ->        _1384_/B
   3610.8 ps          _599_:        _1384_/Y ->        _1402_/A
   3873.5 ps          _615_:        _1402_/Y ->        _1408_/B
   4059.4 ps          _621_:        _1408_/Y ->        _1409_/C
   4170.0 ps           _24_:        _1409_/Y ->        _1752_/D

   setup at destination = 284.918

Path input pin Stg[0] to _1751_/D delay 4389.94 ps
      0.0 ps         Stg[0]:                 -> BUFX2_insert0/A
    391.6 ps  Stg_0_bF$buf6: BUFX2_insert0/Y ->         _954_/A
    586.6 ps          _190_:         _954_/Y ->        _1261_/A
    940.7 ps          _484_:        _1261_/Y ->        _1263_/B
   1234.4 ps          _486_:        _1263_/Y ->        _1273_/B
   1402.3 ps          _495_:        _1273_/Y ->        _1274_/C
   1639.9 ps          _496_:        _1274_/Y ->        _1275_/A
   1877.2 ps          _497_:        _1275_/Y ->        _1277_/B
   2017.8 ps          _499_:        _1277_/Y ->        _1279_/B
   2171.2 ps          _501_:        _1279_/Y ->        _1284_/C
   2342.4 ps          _505_:        _1284_/Y ->        _1293_/B
   2507.1 ps          _514_:        _1293_/Y ->        _1296_/B
   2659.8 ps          _516_:        _1296_/Y ->        _1297_/A
   2817.3 ps          _517_:        _1297_/Y ->        _1320_/B
   3035.6 ps          _539_:        _1320_/Y ->        _1323_/A
   3303.9 ps          _542_:        _1323_/Y ->        _1384_/B
   3610.8 ps          _599_:        _1384_/Y ->        _1391_/A
   3820.8 ps          _605_:        _1391_/Y ->        _1397_/B
   3988.7 ps          _611_:        _1397_/Y ->        _1398_/A
   4107.5 ps           _23_:        _1398_/Y ->        _1751_/D

   setup at destination = 282.405

Path input pin Stg[1] to _1803_/D delay 4324.93 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1503_/A
   1297.2 ps          _677_:         _1503_/Y ->         _1504_/C
   1619.9 ps          _678_:         _1504_/Y ->         _1563_/A
   2045.0 ps          _735_:         _1563_/Y ->         _1609_/C
   2481.9 ps          _779_:         _1609_/Y ->         _1630_/B
   2794.6 ps          _799_:         _1630_/Y ->         _1633_/C
   3034.2 ps          _802_:         _1633_/Y ->         _1637_/B
   3276.7 ps          _806_:         _1637_/Y ->         _1641_/A
   3533.2 ps          _810_:         _1641_/Y ->         _1643_/A
   3688.4 ps          _812_:         _1643_/Y ->         _1644_/C
   3824.3 ps          _813_:         _1644_/Y ->         _1647_/B
   3951.7 ps          _816_:         _1647_/Y ->         _1648_/C
   4055.7 ps           _68_:         _1648_/Y ->         _1803_/D

   setup at destination = 269.223

Path input pin Stg[0] to _1750_/D delay 4323.07 ps
      0.0 ps         Stg[0]:                 -> BUFX2_insert0/A
    391.6 ps  Stg_0_bF$buf6: BUFX2_insert0/Y ->         _954_/A
    586.6 ps          _190_:         _954_/Y ->        _1261_/A
    940.7 ps          _484_:        _1261_/Y ->        _1263_/B
   1234.4 ps          _486_:        _1263_/Y ->        _1273_/B
   1402.3 ps          _495_:        _1273_/Y ->        _1274_/C
   1639.9 ps          _496_:        _1274_/Y ->        _1275_/A
   1877.2 ps          _497_:        _1275_/Y ->        _1277_/B
   2017.8 ps          _499_:        _1277_/Y ->        _1279_/B
   2171.2 ps          _501_:        _1279_/Y ->        _1284_/C
   2342.4 ps          _505_:        _1284_/Y ->        _1293_/B
   2507.1 ps          _514_:        _1293_/Y ->        _1296_/B
   2659.8 ps          _516_:        _1296_/Y ->        _1297_/A
   2817.3 ps          _517_:        _1297_/Y ->        _1320_/B
   3035.6 ps          _539_:        _1320_/Y ->        _1323_/A
   3303.9 ps          _542_:        _1323_/Y ->        _1384_/B
   3610.8 ps          _599_:        _1384_/Y ->        _1386_/A
   3769.7 ps          _601_:        _1386_/Y ->        _1387_/B
   3919.5 ps          _602_:        _1387_/Y ->        _1388_/B
   4040.9 ps           _22_:        _1388_/Y ->        _1750_/D

   setup at destination = 282.188

Path input pin Stg[1] to _1735_/D delay 4275.58 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1059_/A
   1418.2 ps          _292_:         _1059_/Y ->         _1060_/B
   1573.2 ps          _293_:         _1060_/Y ->         _1061_/B
   1691.7 ps          _294_:         _1061_/Y ->         _1062_/C
   1987.6 ps          _295_:         _1062_/Y ->         _1101_/A
   2401.6 ps          _332_:         _1101_/Y ->         _1123_/B
   2797.9 ps          _353_:         _1123_/Y ->         _1124_/A
   3010.7 ps          _354_:         _1124_/Y ->         _1134_/C
   3225.2 ps          _364_:         _1134_/Y ->         _1136_/C
   3471.6 ps          _366_:         _1136_/Y ->         _1137_/B
   3599.1 ps          _367_:         _1137_/Y ->         _1138_/A
   3744.1 ps          _368_:         _1138_/Y ->         _1140_/A
   3888.2 ps          _370_:         _1140_/Y ->         _1141_/C
   3995.1 ps            _7_:         _1141_/Y ->         _1735_/D

   setup at destination = 280.434

Path input pin Stg[1] to _1802_/D delay 4268.24 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1503_/A
   1297.2 ps          _677_:         _1503_/Y ->         _1504_/C
   1619.9 ps          _678_:         _1504_/Y ->         _1563_/A
   2045.0 ps          _735_:         _1563_/Y ->         _1570_/C
   2310.0 ps          _742_:         _1570_/Y ->         _1575_/A
   2442.4 ps          _747_:         _1575_/Y ->         _1577_/B
   2753.7 ps          _749_:         _1577_/Y ->         _1578_/B
   3077.7 ps          _750_:         _1578_/Y ->         _1584_/C
   3308.6 ps          _755_:         _1584_/Y ->         _1618_/B
   3572.6 ps          _788_:         _1618_/Y ->         _1619_/A
   3719.5 ps          _789_:         _1619_/Y ->         _1620_/C
   3866.7 ps          _790_:         _1620_/Y ->         _1621_/C
   3986.0 ps           _67_:         _1621_/Y ->         _1802_/D

   setup at destination = 282.227

Path input pin Stg[1] to _1801_/D delay 4260.2 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1503_/A
   1297.2 ps          _677_:         _1503_/Y ->         _1504_/C
   1619.9 ps          _678_:         _1504_/Y ->         _1563_/A
   2045.0 ps          _735_:         _1563_/Y ->         _1570_/C
   2310.0 ps          _742_:         _1570_/Y ->         _1575_/A
   2442.4 ps          _747_:         _1575_/Y ->         _1577_/B
   2753.7 ps          _749_:         _1577_/Y ->         _1578_/B
   3077.7 ps          _750_:         _1578_/Y ->         _1584_/C
   3308.6 ps          _755_:         _1584_/Y ->         _1585_/A
   3490.5 ps          _756_:         _1585_/Y ->         _1600_/C
   3628.7 ps          _771_:         _1600_/Y ->         _1601_/C
   3760.3 ps          _772_:         _1601_/Y ->         _1602_/B
   3887.1 ps          _773_:         _1602_/Y ->         _1603_/C
   3991.0 ps           _66_:         _1603_/Y ->         _1801_/D

   setup at destination = 269.174

Path input pin Stg[1] to _1734_/D delay 4169.34 ps
      0.0 ps         Stg[1]:                  -> BUFX2_insert42/A
    322.9 ps  Stg_1_bF$buf0: BUFX2_insert42/Y ->          _927_/A
    421.6 ps          _164_:          _927_/Y -> BUFX2_insert22/A
    752.2 ps  _164__bF$buf2: BUFX2_insert22/Y ->          _947_/B
   1109.8 ps          _184_:          _947_/Y ->         _1059_/A
   1418.2 ps          _292_:         _1059_/Y ->         _1060_/B
   1573.2 ps          _293_:         _1060_/Y ->         _1061_/B
   1691.7 ps          _294_:         _1061_/Y ->         _1062_/C
   1987.6 ps          _295_:         _1062_/Y ->         _1101_/A
   2401.6 ps          _332_:         _1101_/Y ->         _1109_/C
   2662.3 ps          _340_:         _1109_/Y ->         _1110_/A
   2794.0 ps          _341_:         _1110_/Y ->         _1112_/B
   2976.6 ps          _343_:         _1112_/Y ->         _1116_/A
   3209.7 ps          _347_:         _1116_/Y ->         _1117_/A
   3397.8 ps          _348_:         _1117_/Y ->         _1118_/B
   3673.2 ps          _349_:         _1118_/Y ->         _1120_/B
   3786.1 ps          _351_:         _1120_/Y ->         _1121_/C
   3894.1 ps            _6_:         _1121_/Y ->         _1734_/D

   setup at destination = 275.234

Path input pin Stg[0] to _1747_/D delay 4151.59 ps
      0.0 ps         Stg[0]:                 -> BUFX2_insert0/A
    391.6 ps  Stg_0_bF$buf6: BUFX2_insert0/Y ->         _954_/A
    586.6 ps          _190_:         _954_/Y ->        _1261_/A
    940.7 ps          _484_:        _1261_/Y ->        _1263_/B
   1234.4 ps          _486_:        _1263_/Y ->        _1273_/B
   1402.3 ps          _495_:        _1273_/Y ->        _1274_/C
   1639.9 ps          _496_:        _1274_/Y ->        _1275_/A
   1877.2 ps          _497_:        _1275_/Y ->        _1277_/B
   2017.8 ps          _499_:        _1277_/Y ->        _1279_/B
   2171.2 ps          _501_:        _1279_/Y ->        _1284_/C
   2342.4 ps          _505_:        _1284_/Y ->        _1293_/B
   2507.1 ps          _514_:        _1293_/Y ->        _1296_/B
   2659.8 ps          _516_:        _1296_/Y ->        _1297_/A
   2817.3 ps          _517_:        _1297_/Y ->        _1320_/B
   3035.6 ps          _539_:        _1320_/Y ->        _1323_/A
   3303.9 ps          _542_:        _1323_/Y ->        _1327_/B
   3515.9 ps          _545_:        _1327_/Y ->        _1340_/B
   3647.6 ps          _558_:        _1340_/Y ->        _1341_/B
   3768.9 ps          _559_:        _1341_/Y ->        _1342_/B
   3876.6 ps           _19_:        _1342_/Y ->        _1747_/D

   setup at destination = 274.948

-----------------------------------------

Number of paths analyzed:  72

Top 20 minimum delay paths:
Path input pin Ain[1] to _1789_/D delay 40.7393 ps
      0.0 ps  Ain[1]:          -> _1493_/B
     67.3 ps   _669_: _1493_/Y -> _1494_/C
    136.9 ps    _61_: _1494_/Y -> _1789_/D

   hold at destination = -96.1226

Path input pin Ain[0] to _1788_/D delay 40.7393 ps
      0.0 ps  Ain[0]:          -> _1491_/B
     67.3 ps   _668_: _1491_/Y -> _1492_/C
    136.9 ps    _60_: _1492_/Y -> _1788_/D

   hold at destination = -96.1226

Path input pin Xin[1] to _1765_/D delay 40.7393 ps
      0.0 ps  Xin[1]:          -> _1441_/B
     67.3 ps   _641_: _1441_/Y -> _1442_/C
    136.9 ps    _37_: _1442_/Y -> _1765_/D

   hold at destination = -96.1226

Path input pin Xin[0] to _1764_/D delay 40.7393 ps
      0.0 ps  Xin[0]:          -> _1439_/B
     67.3 ps   _640_: _1439_/Y -> _1440_/C
    136.9 ps    _36_: _1440_/Y -> _1764_/D

   hold at destination = -96.1226

Path input pin Yin[1] to _1777_/D delay 40.7393 ps
      0.0 ps  Yin[1]:          -> _1466_/B
     67.3 ps   _654_: _1466_/Y -> _1467_/C
    136.9 ps    _49_: _1467_/Y -> _1777_/D

   hold at destination = -96.1226

Path input pin Yin[0] to _1776_/D delay 40.7393 ps
      0.0 ps  Yin[0]:          -> _1464_/B
     67.3 ps   _653_: _1464_/Y -> _1465_/C
    136.9 ps    _48_: _1465_/Y -> _1776_/D

   hold at destination = -96.1226

Path input pin Ain[1] to _1779_/D delay 53.0527 ps
      0.0 ps  Ain[1]:          -> _1470_/A
     76.2 ps   _656_: _1470_/Y -> _1471_/C
    148.7 ps    _51_: _1471_/Y -> _1779_/D

   hold at destination = -95.624

Path input pin Ain[1] to _1781_/D delay 53.0527 ps
      0.0 ps  Ain[1]:          -> _1474_/A
     76.2 ps   _658_: _1474_/Y -> _1475_/C
    148.7 ps    _53_: _1475_/Y -> _1781_/D

   hold at destination = -95.624

Path input pin Ain[1] to _1785_/D delay 53.0527 ps
      0.0 ps  Ain[1]:          -> _1483_/A
     76.2 ps   _663_: _1483_/Y -> _1484_/C
    148.7 ps    _57_: _1484_/Y -> _1785_/D

   hold at destination = -95.624

Path input pin Ain[0] to _1780_/D delay 53.0527 ps
      0.0 ps  Ain[0]:          -> _1472_/A
     76.2 ps   _657_: _1472_/Y -> _1473_/C
    148.7 ps    _52_: _1473_/Y -> _1780_/D

   hold at destination = -95.624

Path input pin Ain[0] to _1784_/D delay 53.0527 ps
      0.0 ps  Ain[0]:          -> _1481_/A
     76.2 ps   _662_: _1481_/Y -> _1482_/C
    148.7 ps    _56_: _1482_/Y -> _1784_/D

   hold at destination = -95.624

Path input pin Ain[0] to _1782_/D delay 53.0527 ps
      0.0 ps  Ain[0]:          -> _1476_/A
     76.2 ps   _659_: _1476_/Y -> _1477_/C
    148.7 ps    _54_: _1477_/Y -> _1782_/D

   hold at destination = -95.624

Path input pin Ain[0] to _1778_/D delay 53.0527 ps
      0.0 ps  Ain[0]:          -> _1468_/A
     76.2 ps   _655_: _1468_/Y -> _1469_/C
    148.7 ps    _50_: _1469_/Y -> _1778_/D

   hold at destination = -95.624

Path input pin Xin[1] to _1759_/D delay 53.0527 ps
      0.0 ps  Xin[1]:          -> _1428_/A
     76.2 ps   _634_: _1428_/Y -> _1429_/C
    148.7 ps    _31_: _1429_/Y -> _1759_/D

   hold at destination = -95.624

Path input pin Xin[1] to _1763_/D delay 53.0527 ps
      0.0 ps  Xin[1]:          -> _1437_/A
     76.2 ps   _639_: _1437_/Y -> _1438_/C
    148.7 ps    _35_: _1438_/Y -> _1763_/D

   hold at destination = -95.624

Path input pin Xin[1] to _1755_/D delay 53.0527 ps
      0.0 ps  Xin[1]:          -> _1417_/A
     76.2 ps   _627_: _1417_/Y -> _1418_/C
    148.7 ps    _27_: _1418_/Y -> _1755_/D

   hold at destination = -95.624

Path input pin Xin[1] to _1757_/D delay 53.0527 ps
      0.0 ps  Xin[1]:          -> _1423_/A
     76.2 ps   _631_: _1423_/Y -> _1424_/C
    148.7 ps    _29_: _1424_/Y -> _1757_/D

   hold at destination = -95.624

Path input pin Xin[1] to _1761_/D delay 53.0527 ps
      0.0 ps  Xin[1]:          -> _1433_/A
     76.2 ps   _637_: _1433_/Y -> _1434_/C
    148.7 ps    _33_: _1434_/Y -> _1761_/D

   hold at destination = -95.624

Path input pin Xin[0] to _1760_/D delay 53.0527 ps
      0.0 ps  Xin[0]:          -> _1431_/A
     76.2 ps   _636_: _1431_/Y -> _1432_/C
    148.7 ps    _32_: _1432_/Y -> _1760_/D

   hold at destination = -95.624

Path input pin Xin[0] to _1758_/D delay 53.0527 ps
      0.0 ps  Xin[0]:          -> _1426_/A
     76.2 ps   _633_: _1426_/Y -> _1427_/C
    148.7 ps    _30_: _1427_/Y -> _1758_/D

   hold at destination = -95.624

-----------------------------------------

