
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1613 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/Projects/Xilinx/Digital/pa.fromNetlist.tcl
# create_project -name Digital -dir "E:/Projects/Xilinx/Digital/planAhead_run_2" -part xc7a100tcsg324-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/Projects/Xilinx/Digital/Couter_Task.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/Projects/Xilinx/Digital} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Couter_Task.ucf" [current_fileset -constrset]
Adding file 'E:/Projects/Xilinx/Digital/Couter_Task.ucf' to fileset 'constrs_1'
# add_files [list {Couter_Task.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Couter_Task.ngc ...
WARNING:NetListWriters:298 - No output is written to Couter_Task.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Couter_Task.edif ...
ngc2edif: Total memory usage is 4313828 kilobytes

Parsing EDIF File [./planAhead_run_2/Digital.data/cache/Couter_Task_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/Digital.data/cache/Couter_Task_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 310 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [E:/Projects/Xilinx/Digital/Couter_Task.ucf]
Finished Parsing UCF File [E:/Projects/Xilinx/Digital/Couter_Task.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 310 instances were transformed.
  NAND2 => LUT2: 124 instances
  NAND3 => LUT3: 124 instances
  OR2 => LUT2: 62 instances

Phase 0 | Netlist Checksum: 74a80e63
link_design: Time (s): elapsed = 00:00:29 . Memory (MB): peak = 779.055 ; gain = 346.988
set_property iostandard LVCMOS33 [get_ports [list CLOCK]]
set_property iostandard LVCMOS33 [get_ports [list PS]]
set_property iostandard LVCMOS33 [get_ports [list Q0]]
set_property iostandard LVCMOS33 [get_ports [list Q1]]
set_property iostandard LVCMOS33 [get_ports [list Q2]]
set_property iostandard LVCMOS33 [get_ports [list Q3]]
startgroup
set_property package_pin E3 [get_ports CLOCK]
endgroup
startgroup
set_property package_pin J15 [get_ports PS]
endgroup
startgroup
set_property package_pin H17 [get_ports Q0]
endgroup
startgroup
set_property package_pin K15 [get_ports Q1]
endgroup
startgroup
set_property package_pin J13 [get_ports Q2]
endgroup
startgroup
set_property package_pin N14 [get_ports Q3]
endgroup
set_property is_loc_fixed false [get_ports [list  CLOCK]]
set_property is_loc_fixed true [get_ports [list  CLOCK]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Jan 30 11:13:46 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
