

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Mon Aug 10 13:48:57 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution4
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  508|  508|  509|  509|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	5  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: buf_2d_in_0 [1/1] 2.39ns
:3  %buf_2d_in_0 = alloca [8 x i16], align 2

ST_1: buf_2d_in_1 [1/1] 2.39ns
:4  %buf_2d_in_1 = alloca [8 x i16], align 2

ST_1: buf_2d_in_2 [1/1] 2.39ns
:5  %buf_2d_in_2 = alloca [8 x i16], align 2

ST_1: buf_2d_in_3 [1/1] 2.39ns
:6  %buf_2d_in_3 = alloca [8 x i16], align 2

ST_1: buf_2d_in_4 [1/1] 2.39ns
:7  %buf_2d_in_4 = alloca [8 x i16], align 2

ST_1: buf_2d_in_5 [1/1] 2.39ns
:8  %buf_2d_in_5 = alloca [8 x i16], align 2

ST_1: buf_2d_in_6 [1/1] 2.39ns
:9  %buf_2d_in_6 = alloca [8 x i16], align 2

ST_1: buf_2d_in_7 [1/1] 2.39ns
:10  %buf_2d_in_7 = alloca [8 x i16], align 2

ST_1: buf_2d_out [1/1] 2.33ns
:11  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_17 [2/2] 0.00ns
:12  call fastcc void @dct_read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 2>: 0.00ns
ST_2: stg_18 [1/2] 0.00ns
:12  call fastcc void @dct_read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 3>: 0.00ns
ST_3: stg_19 [2/2] 0.00ns
:13  call fastcc void @dct_dct_2d([8 x i16]* nocapture %buf_2d_in_0, [8 x i16]* nocapture %buf_2d_in_1, [8 x i16]* nocapture %buf_2d_in_2, [8 x i16]* nocapture %buf_2d_in_3, [8 x i16]* nocapture %buf_2d_in_4, [8 x i16]* nocapture %buf_2d_in_5, [8 x i16]* nocapture %buf_2d_in_6, [8 x i16]* nocapture %buf_2d_in_7, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 4>: 1.09ns
ST_4: stg_20 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !7

ST_4: stg_21 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !13

ST_4: stg_22 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_4: stg_23 [1/2] 0.00ns
:13  call fastcc void @dct_dct_2d([8 x i16]* nocapture %buf_2d_in_0, [8 x i16]* nocapture %buf_2d_in_1, [8 x i16]* nocapture %buf_2d_in_2, [8 x i16]* nocapture %buf_2d_in_3, [8 x i16]* nocapture %buf_2d_in_4, [8 x i16]* nocapture %buf_2d_in_5, [8 x i16]* nocapture %buf_2d_in_6, [8 x i16]* nocapture %buf_2d_in_7, [64 x i16]* nocapture %buf_2d_out) nounwind

ST_4: stg_24 [1/1] 1.09ns
:14  br label %1


 <State 5>: 5.75ns
ST_5: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_5: r_i [1/1] 0.00ns
:1  %r_i = phi i4 [ 0, %0 ], [ %r_i_mid2, %.reset ]

ST_5: c_i [1/1] 0.00ns
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

ST_5: exitcond_flatten [1/1] 1.35ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_5: indvar_flatten_next [1/1] 1.34ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_5: stg_30 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %write_data.exit, label %.reset

ST_5: exitcond_i5 [1/1] 1.24ns
.reset:2  %exitcond_i5 = icmp eq i4 %c_i, -8

ST_5: c_i_mid2 [1/1] 0.84ns
.reset:3  %c_i_mid2 = select i1 %exitcond_i5, i4 0, i4 %c_i

ST_5: r3 [1/1] 0.48ns
.reset:4  %r3 = add i4 1, %r_i

ST_5: r_i_mid2 [1/1] 0.84ns
.reset:5  %r_i_mid2 = select i1 %exitcond_i5, i4 %r3, i4 %r_i

ST_5: tmp [1/1] 0.00ns
.reset:6  %tmp = trunc i4 %r_i_mid2 to i3

ST_5: tmp_i [1/1] 0.00ns
.reset:7  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_5: c_i_cast2 [1/1] 0.00ns
.reset:8  %c_i_cast2 = zext i4 %c_i_mid2 to i6

ST_5: tmp_8_i_trn_cast [1/1] 0.00ns
.reset:12  %tmp_8_i_trn_cast = zext i4 %c_i_mid2 to i8

ST_5: tmp_1 [1/1] 0.00ns
.reset:13  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i_mid2, i3 0)

ST_5: p_addr_cast [1/1] 0.00ns
.reset:14  %p_addr_cast = zext i7 %tmp_1 to i8

ST_5: p_addr2 [1/1] 1.34ns
.reset:15  %p_addr2 = add i8 %p_addr_cast, %tmp_8_i_trn_cast

ST_5: tmp_2 [1/1] 0.00ns
.reset:16  %tmp_2 = zext i8 %p_addr2 to i64

ST_5: buf_2d_out_addr [1/1] 0.00ns
.reset:17  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_2

ST_5: buf_2d_out_load [2/2] 2.33ns
.reset:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_5: tmp_9_i [1/1] 1.34ns
.reset:19  %tmp_9_i = add i6 %c_i_cast2, %tmp_i

ST_5: c [1/1] 0.48ns
.reset:24  %c = add i4 1, %c_i_mid2


 <State 6>: 4.66ns
ST_6: stg_47 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_Col_str)

ST_6: empty [1/1] 0.00ns
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_6: stg_49 [1/1] 0.00ns
.reset:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind

ST_6: tmp_2_i [1/1] 0.00ns
.reset:10  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13) nounwind

ST_6: stg_51 [1/1] 0.00ns
.reset:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: buf_2d_out_load [1/2] 2.33ns
.reset:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_6: tmp_3_i [1/1] 0.00ns
.reset:20  %tmp_3_i = zext i6 %tmp_9_i to i64

ST_6: output_addr [1/1] 0.00ns
.reset:21  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_3_i

ST_6: stg_55 [1/1] 2.33ns
.reset:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_6: empty_5 [1/1] 0.00ns
.reset:23  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_2_i) nounwind

ST_6: stg_57 [1/1] 0.00ns
.reset:25  br label %1


 <State 7>: 0.00ns
ST_7: stg_58 [1/1] 0.00ns
write_data.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x29d96eac80; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x29d96ea260; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x29d96e9c30; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x29d96e9ba0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x29d96ea380; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x29d96e99f0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x29d96ea4a0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x29d96e9de0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x29d96ea530; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x29d96e9180; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_2d_in_0         (alloca           ) [ 00111000]
buf_2d_in_1         (alloca           ) [ 00111000]
buf_2d_in_2         (alloca           ) [ 00111000]
buf_2d_in_3         (alloca           ) [ 00111000]
buf_2d_in_4         (alloca           ) [ 00111000]
buf_2d_in_5         (alloca           ) [ 00111000]
buf_2d_in_6         (alloca           ) [ 00111000]
buf_2d_in_7         (alloca           ) [ 00111000]
buf_2d_out          (alloca           ) [ 00111110]
stg_18              (call             ) [ 00000000]
stg_20              (specbitsmap      ) [ 00000000]
stg_21              (specbitsmap      ) [ 00000000]
stg_22              (spectopmodule    ) [ 00000000]
stg_23              (call             ) [ 00000000]
stg_24              (br               ) [ 00001110]
indvar_flatten      (phi              ) [ 00000100]
r_i                 (phi              ) [ 00000100]
c_i                 (phi              ) [ 00000100]
exitcond_flatten    (icmp             ) [ 00000110]
indvar_flatten_next (add              ) [ 00001110]
stg_30              (br               ) [ 00000000]
exitcond_i5         (icmp             ) [ 00000000]
c_i_mid2            (select           ) [ 00000000]
r3                  (add              ) [ 00000000]
r_i_mid2            (select           ) [ 00001110]
tmp                 (trunc            ) [ 00000000]
tmp_i               (bitconcatenate   ) [ 00000000]
c_i_cast2           (zext             ) [ 00000000]
tmp_8_i_trn_cast    (zext             ) [ 00000000]
tmp_1               (bitconcatenate   ) [ 00000000]
p_addr_cast         (zext             ) [ 00000000]
p_addr2             (add              ) [ 00000000]
tmp_2               (zext             ) [ 00000000]
buf_2d_out_addr     (getelementptr    ) [ 00000110]
tmp_9_i             (add              ) [ 00000110]
c                   (add              ) [ 00001110]
stg_47              (specloopname     ) [ 00000000]
empty               (speclooptripcount) [ 00000000]
stg_49              (specloopname     ) [ 00000000]
tmp_2_i             (specregionbegin  ) [ 00000000]
stg_51              (specpipeline     ) [ 00000000]
buf_2d_out_load     (load             ) [ 00000000]
tmp_3_i             (zext             ) [ 00000000]
output_addr         (getelementptr    ) [ 00000000]
stg_55              (store            ) [ 00000000]
empty_5             (specregionend    ) [ 00000000]
stg_57              (br               ) [ 00001110]
stg_58              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_read_data"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_dct_2d"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_Col_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="buf_2d_in_0_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buf_2d_in_1_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buf_2d_in_2_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buf_2d_in_3_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="buf_2d_in_4_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_4/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_2d_in_5_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_2d_in_6_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_6/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buf_2d_in_7_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_7/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_2d_out_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_2d_out_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="output_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="stg_55_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_55/6 "/>
</bind>
</comp>

<comp id="134" class="1005" name="indvar_flatten_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="1"/>
<pin id="136" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="7" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="145" class="1005" name="r_i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="r_i_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/5 "/>
</bind>
</comp>

<comp id="156" class="1005" name="c_i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="c_i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_dct_dct_2d_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="171" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="172" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="173" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="176" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="177" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="178" dir="0" index="10" bw="14" slack="0"/>
<pin id="179" dir="0" index="11" bw="15" slack="0"/>
<pin id="180" dir="0" index="12" bw="15" slack="0"/>
<pin id="181" dir="0" index="13" bw="15" slack="0"/>
<pin id="182" dir="0" index="14" bw="15" slack="0"/>
<pin id="183" dir="0" index="15" bw="15" slack="0"/>
<pin id="184" dir="0" index="16" bw="15" slack="0"/>
<pin id="185" dir="0" index="17" bw="15" slack="0"/>
<pin id="186" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_19/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_dct_read_data_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="0" index="3" bw="16" slack="0"/>
<pin id="201" dir="0" index="4" bw="16" slack="0"/>
<pin id="202" dir="0" index="5" bw="16" slack="0"/>
<pin id="203" dir="0" index="6" bw="16" slack="0"/>
<pin id="204" dir="0" index="7" bw="16" slack="0"/>
<pin id="205" dir="0" index="8" bw="16" slack="0"/>
<pin id="206" dir="0" index="9" bw="16" slack="0"/>
<pin id="207" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_17/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exitcond_flatten_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten_next_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="exitcond_i5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i5/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="c_i_mid2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i_mid2/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="r3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r3/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="r_i_mid2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i_mid2/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_i_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="c_i_cast2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast2/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_8_i_trn_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i_trn_cast/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_addr_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_addr2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr2/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_9_i_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="6" slack="0"/>
<pin id="304" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_i/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="c_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_3_i_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i/6 "/>
</bind>
</comp>

<comp id="317" class="1005" name="exitcond_flatten_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="321" class="1005" name="indvar_flatten_next_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="326" class="1005" name="r_i_mid2_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_i_mid2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="buf_2d_out_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="1"/>
<pin id="333" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_9_i_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="1"/>
<pin id="338" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="341" class="1005" name="c_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="50" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="116" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="167" pin=10"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="167" pin=11"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="167" pin=12"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="167" pin=13"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="167" pin=14"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="167" pin=15"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="167" pin=16"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="167" pin=17"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="210"><net_src comp="74" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="211"><net_src comp="78" pin="1"/><net_sink comp="196" pin=3"/></net>

<net id="212"><net_src comp="82" pin="1"/><net_sink comp="196" pin=4"/></net>

<net id="213"><net_src comp="86" pin="1"/><net_sink comp="196" pin=5"/></net>

<net id="214"><net_src comp="90" pin="1"/><net_sink comp="196" pin=6"/></net>

<net id="215"><net_src comp="94" pin="1"/><net_sink comp="196" pin=7"/></net>

<net id="216"><net_src comp="98" pin="1"/><net_sink comp="196" pin=8"/></net>

<net id="217"><net_src comp="102" pin="1"/><net_sink comp="196" pin=9"/></net>

<net id="222"><net_src comp="138" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="138" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="160" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="160" pin="4"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="149" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="230" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="149" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="236" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="236" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="250" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="274" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="305"><net_src comp="270" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="262" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="236" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="320"><net_src comp="218" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="224" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="329"><net_src comp="250" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="334"><net_src comp="110" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="339"><net_src comp="301" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="344"><net_src comp="307" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="160" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_17 : 1
	State 2
	State 3
	State 4
	State 5
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_30 : 2
		exitcond_i5 : 1
		c_i_mid2 : 2
		r3 : 1
		r_i_mid2 : 2
		tmp : 3
		tmp_i : 4
		c_i_cast2 : 3
		tmp_8_i_trn_cast : 3
		tmp_1 : 3
		p_addr_cast : 4
		p_addr2 : 5
		tmp_2 : 6
		buf_2d_out_addr : 7
		buf_2d_out_load : 8
		tmp_9_i : 5
		c : 3
	State 6
		output_addr : 1
		stg_55 : 2
		empty_5 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   call   |    grp_dct_dct_2d_fu_167   |    2    |    8    |  18.445 |   807   |   276   |
|          |  grp_dct_read_data_fu_196  |    0    |    0    |  1.085  |    40   |    40   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          | indvar_flatten_next_fu_224 |    0    |    0    |    0    |    0    |    7    |
|          |          r3_fu_244         |    0    |    0    |    0    |    0    |    4    |
|    add   |       p_addr2_fu_290       |    0    |    0    |    0    |    0    |    7    |
|          |       tmp_9_i_fu_301       |    0    |    0    |    0    |    0    |    6    |
|          |          c_fu_307          |    0    |    0    |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|  select  |       c_i_mid2_fu_236      |    0    |    0    |    0    |    0    |    4    |
|          |       r_i_mid2_fu_250      |    0    |    0    |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_218  |    0    |    0    |    0    |    0    |    3    |
|          |     exitcond_i5_fu_230     |    0    |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   trunc  |         tmp_fu_258         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|        tmp_i_fu_262        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_1_fu_278        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |      c_i_cast2_fu_270      |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_8_i_trn_cast_fu_274  |    0    |    0    |    0    |    0    |    0    |
|   zext   |     p_addr_cast_fu_286     |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_2_fu_296        |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_3_i_fu_313       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   Total  |                            |    2    |    8    |  19.53  |   847   |   357   |
|----------|----------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|   buf_2d_in_0   |    0   |   32   |    2   |
|   buf_2d_in_1   |    0   |   32   |    2   |
|   buf_2d_in_2   |    0   |   32   |    2   |
|   buf_2d_in_3   |    0   |   32   |    2   |
|   buf_2d_in_4   |    0   |   32   |    2   |
|   buf_2d_in_5   |    0   |   32   |    2   |
|   buf_2d_in_6   |    0   |   32   |    2   |
|   buf_2d_in_7   |    0   |   32   |    2   |
|    buf_2d_out   |    1   |    0   |    0   |
|dct_coeff_table_0|    0   |   14   |    2   |
|dct_coeff_table_1|    0   |   15   |    2   |
|dct_coeff_table_2|    0   |   15   |    2   |
|dct_coeff_table_3|    0   |   15   |    2   |
|dct_coeff_table_4|    0   |   15   |    2   |
|dct_coeff_table_5|    0   |   15   |    2   |
|dct_coeff_table_6|    0   |   15   |    2   |
|dct_coeff_table_7|    0   |   15   |    2   |
+-----------------+--------+--------+--------+
|      Total      |    1   |   375  |   32   |
+-----------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  buf_2d_out_addr_reg_331  |    6   |
|        c_i_reg_156        |    4   |
|         c_reg_341         |    4   |
|  exitcond_flatten_reg_317 |    1   |
|indvar_flatten_next_reg_321|    7   |
|   indvar_flatten_reg_134  |    7   |
|      r_i_mid2_reg_326     |    4   |
|        r_i_reg_145        |    4   |
|      tmp_9_i_reg_336      |    6   |
+---------------------------+--------+
|           Total           |   43   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   2  |   6  |   12   ||    6    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   ||  1.085  ||    6    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    8   |   19   |   847  |   357  |
|   Memory  |    1   |    -   |    -   |   375  |   32   |
|Multiplexer|    -   |    -   |    1   |    -   |    6   |
|  Register |    -   |    -   |    -   |   43   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    8   |   20   |  1265  |   395  |
+-----------+--------+--------+--------+--------+--------+
