// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address1,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q1,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address1,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q1,
        img2_16_address0,
        img2_16_ce0,
        img2_16_we0,
        img2_16_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0;
output   pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0;
input  [15:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0;
output  [8:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address1;
output   pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1;
input  [15:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q1;
output  [8:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0;
output   pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0;
input  [15:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0;
output  [8:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address1;
output   pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1;
input  [15:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q1;
output  [7:0] img2_16_address0;
output   img2_16_ce0;
output   img2_16_we0;
output  [15:0] img2_16_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln17_fu_149_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] add_ln20_fu_223_p2;
reg   [7:0] add_ln20_reg_389;
reg   [7:0] add_ln20_reg_389_pp0_iter1_reg;
wire   [17:0] add_ln21_fu_308_p2;
reg   [17:0] add_ln21_reg_414;
reg   [0:0] tmp_reg_419;
reg   [15:0] trunc_ln21_5_reg_424;
wire   [63:0] zext_ln20_3_fu_237_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln20_4_fu_249_p1;
wire   [63:0] zext_ln20_2_fu_332_p1;
reg   [4:0] x_fu_56;
wire   [4:0] add_ln18_fu_255_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_x_load;
reg   [4:0] y_fu_60;
wire   [4:0] select_ln17_1_fu_187_p3;
reg   [4:0] ap_sig_allocacmp_y_load;
reg   [8:0] indvar_flatten20_fu_64;
wire   [8:0] add_ln17_fu_155_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten20_load;
reg    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1_local;
reg    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local;
reg    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1_local;
reg    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local;
reg    img2_16_we0_local;
wire   [15:0] select_ln21_fu_357_p3;
reg    img2_16_ce0_local;
wire   [0:0] icmp_ln18_fu_173_p2;
wire   [4:0] add_ln17_1_fu_167_p2;
wire   [3:0] trunc_ln20_fu_195_p1;
wire   [4:0] select_ln17_fu_179_p3;
wire   [7:0] tmp_s_fu_199_p3;
wire   [7:0] zext_ln20_1_fu_219_p1;
wire   [8:0] tmp_18_fu_229_p3;
wire   [8:0] tmp_17_fu_207_p3;
wire   [8:0] zext_ln20_fu_215_p1;
wire   [8:0] add_ln20_1_fu_243_p2;
wire  signed [16:0] sext_ln20_1_fu_280_p1;
wire  signed [16:0] sext_ln20_fu_276_p1;
wire   [16:0] add_ln20_2_fu_284_p2;
wire  signed [17:0] sext_ln20_2_fu_290_p1;
wire  signed [17:0] sext_ln20_3_fu_294_p1;
wire   [17:0] add_ln20_3_fu_298_p2;
wire  signed [17:0] sext_ln21_fu_304_p1;
wire   [17:0] sub_ln21_fu_336_p2;
wire   [15:0] trunc_ln21_4_fu_341_p4;
wire   [15:0] sub_ln21_1_fu_351_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 x_fu_56 = 5'd0;
#0 y_fu_60 = 5'd0;
#0 indvar_flatten20_fu_64 = 9'd0;
#0 ap_done_reg = 1'b0;
end

pyramidal_hs_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln17_fu_149_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten20_fu_64 <= add_ln17_fu_155_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten20_fu_64 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln17_fu_149_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_56 <= add_ln18_fu_255_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_56 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln17_fu_149_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            y_fu_60 <= select_ln17_1_fu_187_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_60 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln20_reg_389 <= add_ln20_fu_223_p2;
        add_ln20_reg_389_pp0_iter1_reg <= add_ln20_reg_389;
        add_ln21_reg_414 <= add_ln21_fu_308_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        tmp_reg_419 <= add_ln21_fu_308_p2[32'd17];
        trunc_ln21_5_reg_424 <= {{add_ln21_fu_308_p2[17:2]}};
    end
end

always @ (*) begin
    if (((icmp_ln17_fu_149_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten20_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten20_load = indvar_flatten20_fu_64;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_load = 5'd0;
    end else begin
        ap_sig_allocacmp_x_load = x_fu_56;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_y_load = 5'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_60;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        img2_16_ce0_local = 1'b1;
    end else begin
        img2_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        img2_16_we0_local = 1'b1;
    end else begin
        img2_16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local = 1'b1;
    end else begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1_local = 1'b1;
    end else begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local = 1'b1;
    end else begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1_local = 1'b1;
    end else begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln17_1_fu_167_p2 = (ap_sig_allocacmp_y_load + 5'd1);

assign add_ln17_fu_155_p2 = (ap_sig_allocacmp_indvar_flatten20_load + 9'd1);

assign add_ln18_fu_255_p2 = (select_ln17_fu_179_p3 + 5'd1);

assign add_ln20_1_fu_243_p2 = (tmp_17_fu_207_p3 + zext_ln20_fu_215_p1);

assign add_ln20_2_fu_284_p2 = ($signed(sext_ln20_1_fu_280_p1) + $signed(sext_ln20_fu_276_p1));

assign add_ln20_3_fu_298_p2 = ($signed(sext_ln20_2_fu_290_p1) + $signed(sext_ln20_3_fu_294_p1));

assign add_ln20_fu_223_p2 = (tmp_s_fu_199_p3 + zext_ln20_1_fu_219_p1);

assign add_ln21_fu_308_p2 = ($signed(add_ln20_3_fu_298_p2) + $signed(sext_ln21_fu_304_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln17_fu_149_p2 = ((ap_sig_allocacmp_indvar_flatten20_load == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_173_p2 = ((ap_sig_allocacmp_x_load == 5'd16) ? 1'b1 : 1'b0);

assign img2_16_address0 = zext_ln20_2_fu_332_p1;

assign img2_16_ce0 = img2_16_ce0_local;

assign img2_16_d0 = select_ln21_fu_357_p3;

assign img2_16_we0 = img2_16_we0_local;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 = zext_ln20_4_fu_249_p1;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address1 = zext_ln20_3_fu_237_p1;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 = pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1 = pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1_local;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 = zext_ln20_4_fu_249_p1;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address1 = zext_ln20_3_fu_237_p1;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 = pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1 = pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1_local;

assign select_ln17_1_fu_187_p3 = ((icmp_ln18_fu_173_p2[0:0] == 1'b1) ? add_ln17_1_fu_167_p2 : ap_sig_allocacmp_y_load);

assign select_ln17_fu_179_p3 = ((icmp_ln18_fu_173_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_x_load);

assign select_ln21_fu_357_p3 = ((tmp_reg_419[0:0] == 1'b1) ? sub_ln21_1_fu_351_p2 : trunc_ln21_5_reg_424);

assign sext_ln20_1_fu_280_p1 = $signed(pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0);

assign sext_ln20_2_fu_290_p1 = $signed(add_ln20_2_fu_284_p2);

assign sext_ln20_3_fu_294_p1 = $signed(pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q1);

assign sext_ln20_fu_276_p1 = $signed(pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q1);

assign sext_ln21_fu_304_p1 = $signed(pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0);

assign sub_ln21_1_fu_351_p2 = (16'd0 - trunc_ln21_4_fu_341_p4);

assign sub_ln21_fu_336_p2 = (18'd0 - add_ln21_reg_414);

assign tmp_17_fu_207_p3 = {{trunc_ln20_fu_195_p1}, {5'd16}};

assign tmp_18_fu_229_p3 = {{trunc_ln20_fu_195_p1}, {select_ln17_fu_179_p3}};

assign tmp_s_fu_199_p3 = {{trunc_ln20_fu_195_p1}, {4'd0}};

assign trunc_ln20_fu_195_p1 = select_ln17_1_fu_187_p3[3:0];

assign trunc_ln21_4_fu_341_p4 = {{sub_ln21_fu_336_p2[17:2]}};

assign zext_ln20_1_fu_219_p1 = select_ln17_fu_179_p3;

assign zext_ln20_2_fu_332_p1 = add_ln20_reg_389_pp0_iter1_reg;

assign zext_ln20_3_fu_237_p1 = tmp_18_fu_229_p3;

assign zext_ln20_4_fu_249_p1 = add_ln20_1_fu_243_p2;

assign zext_ln20_fu_215_p1 = select_ln17_fu_179_p3;

endmodule //pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24
