set_max_delay 4.0 -rise -from clk* -rise_from port* -fall_from [get_ports clk*] -through net2 -fall_through ff1 -to ff1 -rise_to [get_pins flop_Q] -fall_to [get_clocks {core_clk}] -ignore_clock_latency -probe -reset_path
