/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  reg [4:0] celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  reg [22:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = !(celloutsig_1_1z[12] ? celloutsig_1_0z[1] : celloutsig_1_0z[6]);
  assign celloutsig_1_12z = !(celloutsig_1_9z[2] ? celloutsig_1_8z[1] : celloutsig_1_8z[0]);
  assign celloutsig_0_5z = !(celloutsig_0_3z[2] ? in_data[48] : celloutsig_0_1z[5]);
  assign celloutsig_1_19z = !(celloutsig_1_6z[5] ? celloutsig_1_4z[0] : celloutsig_1_16z[1]);
  assign celloutsig_0_6z = !(celloutsig_0_0z[3] ? celloutsig_0_4z[1] : celloutsig_0_2z[1]);
  assign celloutsig_0_7z = !(celloutsig_0_0z[0] ? celloutsig_0_3z[1] : celloutsig_0_5z);
  assign celloutsig_0_8z = !(celloutsig_0_5z ? celloutsig_0_1z[2] : celloutsig_0_0z[1]);
  assign celloutsig_0_17z = !(celloutsig_0_9z ? celloutsig_0_7z : celloutsig_0_13z[3]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z ^ celloutsig_1_1z[2]);
  assign celloutsig_0_9z = ~(celloutsig_0_3z[2] ^ celloutsig_0_2z[1]);
  assign celloutsig_0_32z = ~(celloutsig_0_0z[0] ^ celloutsig_0_31z[2]);
  assign celloutsig_1_1z = { in_data[136:124], celloutsig_1_0z } + in_data[185:166];
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_5z } + celloutsig_1_1z[5:2];
  assign celloutsig_1_13z = celloutsig_1_9z + celloutsig_1_7z[4:2];
  assign celloutsig_0_11z = { celloutsig_0_2z[1:0], celloutsig_0_8z } + in_data[48:46];
  assign celloutsig_0_24z = { celloutsig_0_23z[5:1], celloutsig_0_18z } + in_data[83:71];
  assign celloutsig_0_0z = in_data[26:20] / { 1'h1, in_data[49:44] };
  assign celloutsig_1_9z = celloutsig_1_8z[3:1] / { 1'h1, celloutsig_1_0z[1:0] };
  assign celloutsig_1_11z = celloutsig_1_3z[9:3] / { 1'h1, celloutsig_1_0z[5:0] };
  assign celloutsig_1_16z = { celloutsig_1_10z[4], celloutsig_1_11z } / { 1'h1, celloutsig_1_14z };
  assign celloutsig_0_20z = { in_data[90:87], celloutsig_0_15z } / { 1'h1, celloutsig_0_11z[0], celloutsig_0_12z };
  assign celloutsig_0_3z = celloutsig_0_0z[4:0] % { 1'h1, celloutsig_0_0z[5:2] };
  assign celloutsig_0_1z = { in_data[42:38], celloutsig_0_0z } % { 1'h1, in_data[93:83] };
  assign celloutsig_0_21z = { celloutsig_0_2z[0], celloutsig_0_10z } % { 1'h1, celloutsig_0_0z[4:0], celloutsig_0_6z };
  assign celloutsig_0_23z = { celloutsig_0_20z[6:4], celloutsig_0_4z } % { 1'h1, celloutsig_0_21z[4:0] };
  assign celloutsig_1_0z = ~ in_data[105:99];
  assign celloutsig_0_13z = ~ { celloutsig_0_11z[1:0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_22z = ~ { celloutsig_0_18z[5:3], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_31z = ~ celloutsig_0_13z[19:12];
  assign celloutsig_1_3z = celloutsig_1_1z[14:2] >> in_data[184:172];
  assign celloutsig_1_6z = { celloutsig_1_3z[10:9], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z } >> { in_data[183:172], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_8z[3:2], celloutsig_1_2z, celloutsig_1_9z } >> { celloutsig_1_6z[14:10], celloutsig_1_5z };
  assign celloutsig_1_14z = celloutsig_1_6z[13:7] >> { celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_4z[2], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z } >> { in_data[11:7], celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_10z[2:1], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_11z } >> { in_data[51:50], celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_4z = in_data[169:167] ~^ { in_data[119:118], celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_1z[7:2] ~^ in_data[174:169];
  assign celloutsig_0_4z = celloutsig_0_2z ~^ celloutsig_0_3z[2:0];
  assign celloutsig_0_15z = celloutsig_0_11z ~^ { celloutsig_0_0z[6:5], celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[57:55] ~^ celloutsig_0_1z[4:2];
  always_latch
    if (clkin_data[32]) celloutsig_0_33z = 23'h000000;
    else if (out_data[128]) celloutsig_0_33z = { celloutsig_0_22z[5:2], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_24z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_12z = { celloutsig_0_3z[4:3], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_6z };
  assign { out_data[137], out_data[130], out_data[136], out_data[129], out_data[135], out_data[128], out_data[143:138], out_data[134:133], out_data[144], out_data[132] } = { celloutsig_1_13z[2], celloutsig_1_13z[2:1], celloutsig_1_13z[1:0], celloutsig_1_13z[0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z[0] } ~^ { celloutsig_1_6z[9], celloutsig_1_4z[2], celloutsig_1_6z[8], celloutsig_1_4z[1], celloutsig_1_6z[7], celloutsig_1_4z[0], celloutsig_1_6z[15:10], celloutsig_1_6z[6:5], celloutsig_1_6z[16], celloutsig_1_6z[4] };
  assign { out_data[131], out_data[96], out_data[32], out_data[22:0] } = { 1'h1, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
