$date
	Wed Apr 12 17:17:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ALDFFE $end
$var wire 2 ! Q [1:0] $end
$var reg 2 " AD [1:0] $end
$var reg 2 # D [1:0] $end
$var reg 1 $ EN $end
$var reg 1 % aload $end
$var reg 1 & clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
x%
x$
bx #
bx "
bx !
$end
#10000
1&
#20000
0&
#30000
1&
#40000
b11 "
b0 #
1$
0&
#45000
b11 !
1%
#50000
0%
1&
#60000
0&
#70000
b0 !
1&
#80000
0&
#90000
b1 "
b1 #
1&
#95000
b1 !
1%
#100000
0%
0&
#110000
1&
#120000
0&
#130000
1&
#140000
b10 #
0&
#145000
1%
#150000
0%
1&
#160000
0&
#170000
b10 !
1&
#180000
0&
#190000
b0 "
b11 #
1&
#195000
b0 !
1%
#200000
0%
0&
#210000
b11 !
1&
#220000
0&
#230000
1&
#240000
b11 "
b0 #
0$
0&
#245000
1%
#250000
0%
1&
#260000
0&
#270000
1&
#280000
0&
#290000
b1 "
b1 #
1&
#295000
b1 !
1%
#300000
0%
0&
#310000
1&
#320000
0&
#330000
1&
#340000
b10 #
0&
#345000
1%
#350000
0%
1&
#360000
0&
#370000
1&
#380000
0&
#390000
b0 "
b11 #
1&
#395000
b0 !
1%
#400000
0%
0&
#410000
1&
#420000
0&
#430000
1&
#440000
0&
