entity test_module is
    generic(
        row_size:integer; --Comment for constant 
        colum_size:integer
    );
    port(
        clk : in std_ulogic; --Comment 1
        write_data : in std_ulogic_vector(7 downto 0);
        write_enable : in std_ulogic;
        write_row_pointer : in unsigned(1 downto 0); --Comment 2

        read_data : out std_ulogic_vector((9*8)-1 downto 0);
        read_row_cnt : out integer range 0 to row_size;
    );
end entity test_module;