<html>
<head>
<title>Connectivity Check Status Report</title>
<style>
body { font-family:Verdana,Tahoma,Arial,Times; font-size:9pt; color:#404040; }
p { font-family:Verdana,Tahoma,Arial,Times; font-size:9pt; color:#404040; }
a { font-family:Verdana,Tahoma,Arial,Times; font-size:9pt; color:#0000F0; }
td { font-family:Verdana,Tahoma,Arial,Times; font-size:9pt; color:#404040; padding-right:18pt; }
h2 { font-family:Verdana,Tahoma,Arial,Times; font-size:120%; color:#404040; }
h3 { font-family:Verdana,Tahoma,Arial,Times; font-size:100%; color:#404040; }
pre { font-family:Lucida Console,Courier New, Courier; }
.totop { font-style:italic; color:#808080; }
a:hover { color:#FF0000; }
table { padding-left:10pt; }
a.fixedlink { font-family:Lucida Console,Courier New, Courier; }
a.link { }
a.link:hover { color:#FF0000; }
td.ruledbelow { border-bottom:1px solid #eee; }

@media print{
    a { text-decoration:none; color:#000; }
}
</style>
</head>
<body oncontextmenu="return false;">
<a name="$$TOP"></a><a name="TITLE"></a><h2>Connectivity Check Status Report</h2>
<table cellpadding="2" cellspacing="0">
  <tr>
   <td valign="top">Report Written:</td>
   <td valign="top">16:08 Sunday, December 29, 2024</td>
  </tr>
  <tr>
   <td valign="top">Project Path:</td>
   <td valign="top">C:\Users\Git\RGB_Industrial_Display_PCB\RGB_Industrial_Display_PCB.prj</td>
  </tr>
  <tr>
   <td valign="top">Design Path:</td>
   <td valign="top">C:\Users\Git\RGB_Industrial_Display_PCB\RGB_Industrial_Display_PCB.pcb</td>
  </tr>
  <tr>
   <td valign="top">Design Title:</td>
   <td valign="top">&nbsp;</td>
  </tr>
  <tr>
   <td valign="top">Created:</td>
   <td valign="top">12/13/2020 8:19:33 PM</td>
  </tr>
  <tr>
   <td valign="top">Last Saved:</td>
   <td valign="top">12/29/2024 3:58:37 PM</td>
  </tr>
  <tr>
   <td valign="top">Editing Time:</td>
   <td valign="top">17090 min</td>
  </tr>
  <tr>
   <td valign="top">Units:</td>
   <td valign="top">mm (precision 3)</td>
  </tr>
</table>
<br/><br/>Net &quot;3.3MCU&quot; is split into 2 sub-nets.<br/>Gap between Layer (57.240,81.321) and J1.4 (<a class="link" href="?comppin&name=J1&pinnum=4">57.240,81.321</a>).<br/>Net &quot;GND&quot; is split into 10 sub-nets.<br/>Gap between Layer (-12.901,129.652) and IC4.18 (<a class="link" href="?comppin&name=IC4&pinnum=18">-12.901,129.652</a>).<br/>Gap between Layer (57.240,83.521) and J1.6 (<a class="link" href="?comppin&name=J1&pinnum=6">57.240,83.521</a>).<br/>Gap between Layer (45.415,86.686) and J1.9 (<a class="link" href="?comppin&name=J1&pinnum=9">45.415,86.686</a>).<br/>Gap between Layer (59.290,86.585) and J1.11 (<a class="link" href="?comppin&name=J1&pinnum=11">59.290,86.585</a>).<br/>Gap between Layer (52.660,86.936) and J1.12 (<a class="link" href="?comppin&name=J1&pinnum=12">52.660,86.936</a>).<br/>Gap between Layer (47.580,86.936) and J1.13 (<a class="link" href="?comppin&name=J1&pinnum=13">47.580,86.936</a>).<br/>Gap between Layer (45.640,73.035) and J1.14 (<a class="link" href="?comppin&name=J1&pinnum=14">45.640,73.035</a>).<br/>Gap between Layer (51.565,73.010) and J1.15 (<a class="link" href="?comppin&name=J1&pinnum=15">51.565,73.010</a>).<br/>Gap between Layer (59.540,73.291) and J1.16 (<a class="link" href="?comppin&name=J1&pinnum=16">59.540,73.291</a>).<br/>Net &quot;MCLR_IO&quot; is empty.<br/>Net &quot;UART1_TX&quot; is empty.<br/>Net &quot;USB_ID&quot; is empty.<br/>Net &quot;VCAP_MCU&quot; is empty.<br/><br/><h2>Summary</h2>
Checked 87 of 87 nets.
2 split nets found.
0 single pin nets found.<br/><h2>Fully connected nets (81)</h2>
3.3Eth<br/>3.3v<br/>3.3vled<br/>5v<br/>5v Fused<br/>5v Fused B<br/>5vled<br/>5vled B<br/>5v_B<br/>A<br/>B<br/>B1<br/>B2<br/>C<br/>cBoot<br/>cBOOT_B<br/>CLK<br/>cPH<br/>cPH_B<br/>CS_MCU<br/>D<br/>D+<br/>D+MCU<br/>D-<br/>D-MCU<br/>ENC_OSC1_OUT<br/>G2<br/>LAT<br/>LEDA_ENC<br/>LEDA_MODULE<br/>LEDB_ENC<br/>LEDB_MODULE<br/>MCLR_MCU<br/>MCLR_R<br/>MCU_VBUS<br/>N0005!EthernetENC28J60!<br/>N0006!EthernetENC28J60!<br/>N0007!EthernetENC28J60!<br/>N0027!EthernetENC28J60!<br/>N0067<br/>N0177!PIC_PERIPHERALS!<br/>OE<br/>OSC1<br/>OSC1_ETH<br/>OSC2<br/>OSC2_ETH<br/>PGC1_MCU_G1<br/>PGD1_MCU_R1<br/>PGEC1<br/>PGED1<br/>R2<br/>RBIAS<br/>RST_MCU<br/>SCK1_ETH<br/>SCK4<br/>SCL5<br/>SDA5<br/>SDI1_ETH<br/>SDI4<br/>SDO1_ETH..UART1_RX<br/>SDO4<br/>SD_CLK<br/>SD_CS<br/>SD_MISO<br/>SD_MOSI<br/>SD_SW<br/>SS4<br/>tpin+<br/>tpin-<br/>TPOUT+<br/>TPOUT-<br/>U1RX<br/>U1TX<br/>UART1_TX_INT<br/>USB_VBUS<br/>VCAP_ETH<br/>VIn<br/>VinF<br/>VinF B<br/>VSENSE<br/>vSENSE_B<br/><br/></body></html>
