vendor_name = ModelSim
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09p.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/gpio.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Memory_Mappers/MMAPPER2/mem_mapper2.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Memory_Mappers/MMAPPER/mem_mapper.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SBCTextDisplayRGB.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/Microcomputer.vhd
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/MicrocomputerPCB.qsf
source_file = 1, output_files/Microcomputer.cdf
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/MicrocomputerPCB.out.sdc
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/ROMS/6809/M6809_CAMELFORTH_ROM.qip
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/ROMS/6809/M6809_CAMELFORTH_ROM.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/db/altsyncram_e224.tdf
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/ROMS/6809/CAMELFORTH_2KRAM.hex
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/db/altsyncram_ijf1.tdf
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBoldReduced.HEX
source_file = 1, sansfontboldreduced.hex
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/db/altsyncram_con2.tdf
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/db/altsyncram_jik1.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/db/lpm_divide_45m.tdf
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/db/sign_div_unsign_7nh.tdf
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/db/alt_u_div_2af.tdf
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/db/add_sub_7pc.tdf
source_file = 1, C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/db/add_sub_8pc.tdf
design_name = Microcomputer
instance = comp, \n_LED7~output\, n_LED7~output, Microcomputer, 1
instance = comp, \n_LED9~output\, n_LED9~output, Microcomputer, 1
instance = comp, \sramAddress[0]~output\, sramAddress[0]~output, Microcomputer, 1
instance = comp, \sramAddress[1]~output\, sramAddress[1]~output, Microcomputer, 1
instance = comp, \sramAddress[2]~output\, sramAddress[2]~output, Microcomputer, 1
instance = comp, \sramAddress[3]~output\, sramAddress[3]~output, Microcomputer, 1
instance = comp, \sramAddress[4]~output\, sramAddress[4]~output, Microcomputer, 1
instance = comp, \sramAddress[5]~output\, sramAddress[5]~output, Microcomputer, 1
instance = comp, \sramAddress[6]~output\, sramAddress[6]~output, Microcomputer, 1
instance = comp, \sramAddress[7]~output\, sramAddress[7]~output, Microcomputer, 1
instance = comp, \sramAddress[8]~output\, sramAddress[8]~output, Microcomputer, 1
instance = comp, \sramAddress[9]~output\, sramAddress[9]~output, Microcomputer, 1
instance = comp, \sramAddress[10]~output\, sramAddress[10]~output, Microcomputer, 1
instance = comp, \sramAddress[11]~output\, sramAddress[11]~output, Microcomputer, 1
instance = comp, \sramAddress[12]~output\, sramAddress[12]~output, Microcomputer, 1
instance = comp, \sramAddress[13]~output\, sramAddress[13]~output, Microcomputer, 1
instance = comp, \sramAddress[14]~output\, sramAddress[14]~output, Microcomputer, 1
instance = comp, \sramAddress[15]~output\, sramAddress[15]~output, Microcomputer, 1
instance = comp, \sramAddress[16]~output\, sramAddress[16]~output, Microcomputer, 1
instance = comp, \sramAddress[17]~output\, sramAddress[17]~output, Microcomputer, 1
instance = comp, \sramAddress[18]~output\, sramAddress[18]~output, Microcomputer, 1
instance = comp, \sramAddress[19]~output\, sramAddress[19]~output, Microcomputer, 1
instance = comp, \n_sRamWE~output\, n_sRamWE~output, Microcomputer, 1
instance = comp, \n_sRamCS~output\, n_sRamCS~output, Microcomputer, 1
instance = comp, \n_sRamOE~output\, n_sRamOE~output, Microcomputer, 1
instance = comp, \n_sdRamCas~output\, n_sdRamCas~output, Microcomputer, 1
instance = comp, \n_sdRamRas~output\, n_sdRamRas~output, Microcomputer, 1
instance = comp, \n_sdRamWe~output\, n_sdRamWe~output, Microcomputer, 1
instance = comp, \n_sdRamCe~output\, n_sdRamCe~output, Microcomputer, 1
instance = comp, \sdRamClk~output\, sdRamClk~output, Microcomputer, 1
instance = comp, \sdRamClkEn~output\, sdRamClkEn~output, Microcomputer, 1
instance = comp, \sdRamAddr[0]~output\, sdRamAddr[0]~output, Microcomputer, 1
instance = comp, \sdRamAddr[1]~output\, sdRamAddr[1]~output, Microcomputer, 1
instance = comp, \sdRamAddr[2]~output\, sdRamAddr[2]~output, Microcomputer, 1
instance = comp, \sdRamAddr[3]~output\, sdRamAddr[3]~output, Microcomputer, 1
instance = comp, \sdRamAddr[4]~output\, sdRamAddr[4]~output, Microcomputer, 1
instance = comp, \sdRamAddr[5]~output\, sdRamAddr[5]~output, Microcomputer, 1
instance = comp, \sdRamAddr[6]~output\, sdRamAddr[6]~output, Microcomputer, 1
instance = comp, \sdRamAddr[7]~output\, sdRamAddr[7]~output, Microcomputer, 1
instance = comp, \sdRamAddr[8]~output\, sdRamAddr[8]~output, Microcomputer, 1
instance = comp, \sdRamAddr[9]~output\, sdRamAddr[9]~output, Microcomputer, 1
instance = comp, \sdRamAddr[10]~output\, sdRamAddr[10]~output, Microcomputer, 1
instance = comp, \sdRamAddr[11]~output\, sdRamAddr[11]~output, Microcomputer, 1
instance = comp, \sdRamAddr[12]~output\, sdRamAddr[12]~output, Microcomputer, 1
instance = comp, \sdRamAddr[13]~output\, sdRamAddr[13]~output, Microcomputer, 1
instance = comp, \sdRamAddr[14]~output\, sdRamAddr[14]~output, Microcomputer, 1
instance = comp, \txd1~output\, txd1~output, Microcomputer, 1
instance = comp, \rts1~output\, rts1~output, Microcomputer, 1
instance = comp, \videoR0~output\, videoR0~output, Microcomputer, 1
instance = comp, \videoG0~output\, videoG0~output, Microcomputer, 1
instance = comp, \videoB0~output\, videoB0~output, Microcomputer, 1
instance = comp, \videoR1~output\, videoR1~output, Microcomputer, 1
instance = comp, \videoG1~output\, videoG1~output, Microcomputer, 1
instance = comp, \videoB1~output\, videoB1~output, Microcomputer, 1
instance = comp, \hSync~output\, hSync~output, Microcomputer, 1
instance = comp, \vSync~output\, vSync~output, Microcomputer, 1
instance = comp, \sdCS~output\, sdCS~output, Microcomputer, 1
instance = comp, \sdMOSI~output\, sdMOSI~output, Microcomputer, 1
instance = comp, \sdSCLK~output\, sdSCLK~output, Microcomputer, 1
instance = comp, \driveLED~output\, driveLED~output, Microcomputer, 1
instance = comp, \sramData[0]~output\, sramData[0]~output, Microcomputer, 1
instance = comp, \sramData[1]~output\, sramData[1]~output, Microcomputer, 1
instance = comp, \sramData[2]~output\, sramData[2]~output, Microcomputer, 1
instance = comp, \sramData[3]~output\, sramData[3]~output, Microcomputer, 1
instance = comp, \sramData[4]~output\, sramData[4]~output, Microcomputer, 1
instance = comp, \sramData[5]~output\, sramData[5]~output, Microcomputer, 1
instance = comp, \sramData[6]~output\, sramData[6]~output, Microcomputer, 1
instance = comp, \sramData[7]~output\, sramData[7]~output, Microcomputer, 1
instance = comp, \ps2Clk~output\, ps2Clk~output, Microcomputer, 1
instance = comp, \ps2Data~output\, ps2Data~output, Microcomputer, 1
instance = comp, \gpio0[0]~output\, gpio0[0]~output, Microcomputer, 1
instance = comp, \gpio0[1]~output\, gpio0[1]~output, Microcomputer, 1
instance = comp, \gpio0[2]~output\, gpio0[2]~output, Microcomputer, 1
instance = comp, \gpio2[0]~output\, gpio2[0]~output, Microcomputer, 1
instance = comp, \gpio2[1]~output\, gpio2[1]~output, Microcomputer, 1
instance = comp, \gpio2[2]~output\, gpio2[2]~output, Microcomputer, 1
instance = comp, \gpio2[3]~output\, gpio2[3]~output, Microcomputer, 1
instance = comp, \gpio2[4]~output\, gpio2[4]~output, Microcomputer, 1
instance = comp, \gpio2[5]~output\, gpio2[5]~output, Microcomputer, 1
instance = comp, \gpio2[6]~output\, gpio2[6]~output, Microcomputer, 1
instance = comp, \gpio2[7]~output\, gpio2[7]~output, Microcomputer, 1
instance = comp, \clk~input\, clk~input, Microcomputer, 1
instance = comp, \clk~inputCLKENA0\, clk~inputCLKENA0, Microcomputer, 1
instance = comp, \vduffd0~input\, vduffd0~input, Microcomputer, 1
instance = comp, \state[2]\, state[2], Microcomputer, 1
instance = comp, \state~1\, state~1, Microcomputer, 1
instance = comp, \state[0]\, state[0], Microcomputer, 1
instance = comp, \state~0\, state~0, Microcomputer, 1
instance = comp, \state[1]\, state[1], Microcomputer, 1
instance = comp, \n_sRamWE~0\, n_sRamWE~0, Microcomputer, 1
instance = comp, \n_RD~feeder\, n_RD~feeder, Microcomputer, 1
instance = comp, \serialClkCount[15]\, serialClkCount[15], Microcomputer, 1
instance = comp, \serialClkCount[4]~0\, serialClkCount[4]~0, Microcomputer, 1
instance = comp, \serialClkCount[4]\, serialClkCount[4], Microcomputer, 1
instance = comp, \Add0~46\, Add0~46, Microcomputer, 1
instance = comp, \Add0~41\, Add0~41, Microcomputer, 1
instance = comp, \serialClkCount[5]\, serialClkCount[5], Microcomputer, 1
instance = comp, \Add0~37\, Add0~37, Microcomputer, 1
instance = comp, \serialClkCount[6]\, serialClkCount[6], Microcomputer, 1
instance = comp, \Add0~33\, Add0~33, Microcomputer, 1
instance = comp, \serialClkCount[7]\, serialClkCount[7], Microcomputer, 1
instance = comp, \Add0~29\, Add0~29, Microcomputer, 1
instance = comp, \serialClkCount[8]\, serialClkCount[8], Microcomputer, 1
instance = comp, \Add0~25\, Add0~25, Microcomputer, 1
instance = comp, \serialClkCount[9]\, serialClkCount[9], Microcomputer, 1
instance = comp, \Add0~21\, Add0~21, Microcomputer, 1
instance = comp, \serialClkCount[10]\, serialClkCount[10], Microcomputer, 1
instance = comp, \Add0~17\, Add0~17, Microcomputer, 1
instance = comp, \serialClkCount[11]\, serialClkCount[11], Microcomputer, 1
instance = comp, \Add0~13\, Add0~13, Microcomputer, 1
instance = comp, \serialClkCount[12]\, serialClkCount[12], Microcomputer, 1
instance = comp, \Add0~9\, Add0~9, Microcomputer, 1
instance = comp, \serialClkCount[13]\, serialClkCount[13], Microcomputer, 1
instance = comp, \Add0~5\, Add0~5, Microcomputer, 1
instance = comp, \serialClkCount[14]\, serialClkCount[14], Microcomputer, 1
instance = comp, \Add0~1\, Add0~1, Microcomputer, 1
instance = comp, \clk_gen~1\, clk_gen~1, Microcomputer, 1
instance = comp, \io2|txState.dataBit~0\, io2|txState.dataBit~0, Microcomputer, 1
instance = comp, \io2|process_1~0\, io2|process_1~0, Microcomputer, 1
instance = comp, \io2|func_reset\, io2|func_reset, Microcomputer, 1
instance = comp, \cts1~input\, cts1~input, Microcomputer, 1
instance = comp, \io2|txClockCount[0]~0\, io2|txClockCount[0]~0, Microcomputer, 1
instance = comp, \io2|Selector25~0\, io2|Selector25~0, Microcomputer, 1
instance = comp, \io2|txClockCount[4]~3\, io2|txClockCount[4]~3, Microcomputer, 1
instance = comp, \io2|txClockCount[4]\, io2|txClockCount[4], Microcomputer, 1
instance = comp, \io2|txClockCount[5]~4\, io2|txClockCount[5]~4, Microcomputer, 1
instance = comp, \io2|txClockCount[5]\, io2|txClockCount[5], Microcomputer, 1
instance = comp, \io2|txClockCount[0]~1\, io2|txClockCount[0]~1, Microcomputer, 1
instance = comp, \io2|txClockCount[0]~2\, io2|txClockCount[0]~2, Microcomputer, 1
instance = comp, \io2|txClockCount[0]~6\, io2|txClockCount[0]~6, Microcomputer, 1
instance = comp, \io2|txClockCount[0]\, io2|txClockCount[0], Microcomputer, 1
instance = comp, \io2|txClockCount[1]~7\, io2|txClockCount[1]~7, Microcomputer, 1
instance = comp, \io2|txClockCount[1]\, io2|txClockCount[1], Microcomputer, 1
instance = comp, \io2|txClockCount[2]~5\, io2|txClockCount[2]~5, Microcomputer, 1
instance = comp, \io2|txClockCount[2]\, io2|txClockCount[2], Microcomputer, 1
instance = comp, \io2|Equal7~0\, io2|Equal7~0, Microcomputer, 1
instance = comp, \io2|txClockCount[3]~8\, io2|txClockCount[3]~8, Microcomputer, 1
instance = comp, \io2|txClockCount[3]\, io2|txClockCount[3], Microcomputer, 1
instance = comp, \io2|Equal7~1\, io2|Equal7~1, Microcomputer, 1
instance = comp, \io2|txBitCount[1]~2\, io2|txBitCount[1]~2, Microcomputer, 1
instance = comp, \io2|txBitCount[1]\, io2|txBitCount[1], Microcomputer, 1
instance = comp, \io2|txBitCount[2]~3\, io2|txBitCount[2]~3, Microcomputer, 1
instance = comp, \io2|txBitCount[2]\, io2|txBitCount[2], Microcomputer, 1
instance = comp, \io2|txBitCount[3]~4\, io2|txBitCount[3]~4, Microcomputer, 1
instance = comp, \io2|txBitCount[3]\, io2|txBitCount[3], Microcomputer, 1
instance = comp, \io2|txBuffer[7]~0\, io2|txBuffer[7]~0, Microcomputer, 1
instance = comp, \io2|txBitCount[0]~0\, io2|txBitCount[0]~0, Microcomputer, 1
instance = comp, \io2|txBitCount[0]~1\, io2|txBitCount[0]~1, Microcomputer, 1
instance = comp, \io2|txBitCount[0]\, io2|txBitCount[0], Microcomputer, 1
instance = comp, \io2|txState.stopBit~0\, io2|txState.stopBit~0, Microcomputer, 1
instance = comp, \io2|txState.stopBit~1\, io2|txState.stopBit~1, Microcomputer, 1
instance = comp, \io2|txState.stopBit~2\, io2|txState.stopBit~2, Microcomputer, 1
instance = comp, \io2|txState.dataBit\, io2|txState.dataBit, Microcomputer, 1
instance = comp, \io2|txState.stopBit\, io2|txState.stopBit, Microcomputer, 1
instance = comp, \io2|txState.idle~0\, io2|txState.idle~0, Microcomputer, 1
instance = comp, \io2|txState.idle\, io2|txState.idle, Microcomputer, 1
instance = comp, \io2|txByteSent~0\, io2|txByteSent~0, Microcomputer, 1
instance = comp, \io2|txByteSent~1\, io2|txByteSent~1, Microcomputer, 1
instance = comp, \io2|txByteSent\, io2|txByteSent, Microcomputer, 1
instance = comp, \io2|txByteWritten~0\, io2|txByteWritten~0, Microcomputer, 1
instance = comp, \io2|txByteWritten\, io2|txByteWritten, Microcomputer, 1
instance = comp, \cpu1|op_code[7]~DUPLICATE\, cpu1|op_code[7]~DUPLICATE, Microcomputer, 1
instance = comp, \io2|rxInPointer[0]~4\, io2|rxInPointer[0]~4, Microcomputer, 1
instance = comp, \io2|rxState.idle~0\, io2|rxState.idle~0, Microcomputer, 1
instance = comp, \rxd1~input\, rxd1~input, Microcomputer, 1
instance = comp, \io2|Add3~13\, io2|Add3~13, Microcomputer, 1
instance = comp, \io2|Equal2~0\, io2|Equal2~0, Microcomputer, 1
instance = comp, \io2|rxFilter~0\, io2|rxFilter~0, Microcomputer, 1
instance = comp, \io2|rxFilter[0]\, io2|rxFilter[0], Microcomputer, 1
instance = comp, \io2|Add3~1\, io2|Add3~1, Microcomputer, 1
instance = comp, \io2|Add3~17\, io2|Add3~17, Microcomputer, 1
instance = comp, \io2|rxFilter[2]\, io2|rxFilter[2], Microcomputer, 1
instance = comp, \io2|Add3~21\, io2|Add3~21, Microcomputer, 1
instance = comp, \io2|rxFilter[3]\, io2|rxFilter[3], Microcomputer, 1
instance = comp, \io2|Add3~5\, io2|Add3~5, Microcomputer, 1
instance = comp, \io2|rxFilter[4]\, io2|rxFilter[4], Microcomputer, 1
instance = comp, \io2|Add3~9\, io2|Add3~9, Microcomputer, 1
instance = comp, \io2|rxFilter[5]\, io2|rxFilter[5], Microcomputer, 1
instance = comp, \io2|Equal3~0\, io2|Equal3~0, Microcomputer, 1
instance = comp, \io2|rxFilter[1]\, io2|rxFilter[1], Microcomputer, 1
instance = comp, \io2|rxdFiltered~0\, io2|rxdFiltered~0, Microcomputer, 1
instance = comp, \io2|rxdFiltered\, io2|rxdFiltered, Microcomputer, 1
instance = comp, \io2|rxClockCount[3]\, io2|rxClockCount[3], Microcomputer, 1
instance = comp, \io2|Selector5~0\, io2|Selector5~0, Microcomputer, 1
instance = comp, \io2|rxClockCount[4]\, io2|rxClockCount[4], Microcomputer, 1
instance = comp, \io2|Selector4~0\, io2|Selector4~0, Microcomputer, 1
instance = comp, \io2|rxClockCount[5]\, io2|rxClockCount[5], Microcomputer, 1
instance = comp, \io2|Equal5~1\, io2|Equal5~1, Microcomputer, 1
instance = comp, \io2|rxClockCount[5]~0\, io2|rxClockCount[5]~0, Microcomputer, 1
instance = comp, \io2|Selector9~0\, io2|Selector9~0, Microcomputer, 1
instance = comp, \io2|rxClockCount[0]\, io2|rxClockCount[0], Microcomputer, 1
instance = comp, \io2|rxClockCount[1]\, io2|rxClockCount[1], Microcomputer, 1
instance = comp, \io2|Selector8~0\, io2|Selector8~0, Microcomputer, 1
instance = comp, \io2|rxClockCount[1]~DUPLICATE\, io2|rxClockCount[1]~DUPLICATE, Microcomputer, 1
instance = comp, \io2|Selector7~0\, io2|Selector7~0, Microcomputer, 1
instance = comp, \io2|rxClockCount[2]\, io2|rxClockCount[2], Microcomputer, 1
instance = comp, \io2|Equal5~0\, io2|Equal5~0, Microcomputer, 1
instance = comp, \io2|Selector6~0\, io2|Selector6~0, Microcomputer, 1
instance = comp, \io2|rxClockCount[3]~DUPLICATE\, io2|rxClockCount[3]~DUPLICATE, Microcomputer, 1
instance = comp, \io2|Selector3~0\, io2|Selector3~0, Microcomputer, 1
instance = comp, \io2|Equal5~2\, io2|Equal5~2, Microcomputer, 1
instance = comp, \io2|rxBitCount[0]~0\, io2|rxBitCount[0]~0, Microcomputer, 1
instance = comp, \io2|rxBitCount[0]\, io2|rxBitCount[0], Microcomputer, 1
instance = comp, \io2|Selector2~0\, io2|Selector2~0, Microcomputer, 1
instance = comp, \io2|rxBitCount[1]\, io2|rxBitCount[1], Microcomputer, 1
instance = comp, \io2|rxState.dataBit\, io2|rxState.dataBit, Microcomputer, 1
instance = comp, \io2|Selector1~0\, io2|Selector1~0, Microcomputer, 1
instance = comp, \io2|rxBitCount[2]\, io2|rxBitCount[2], Microcomputer, 1
instance = comp, \io2|Selector0~0\, io2|Selector0~0, Microcomputer, 1
instance = comp, \io2|rxBitCount[3]\, io2|rxBitCount[3], Microcomputer, 1
instance = comp, \io2|rxState.stopBit~0\, io2|rxState.stopBit~0, Microcomputer, 1
instance = comp, \io2|rxState.stopBit~1\, io2|rxState.stopBit~1, Microcomputer, 1
instance = comp, \io2|rxState.idle\, io2|rxState.idle, Microcomputer, 1
instance = comp, \io2|rxState.dataBit~0\, io2|rxState.dataBit~0, Microcomputer, 1
instance = comp, \io2|rxState.dataBit~DUPLICATE\, io2|rxState.dataBit~DUPLICATE, Microcomputer, 1
instance = comp, \io2|rxState.stopBit\, io2|rxState.stopBit, Microcomputer, 1
instance = comp, \io2|rxInPointer[5]~0\, io2|rxInPointer[5]~0, Microcomputer, 1
instance = comp, \io2|rxInPointer[0]\, io2|rxInPointer[0], Microcomputer, 1
instance = comp, \io2|rxInPointer~1\, io2|rxInPointer~1, Microcomputer, 1
instance = comp, \io2|rxInPointer[1]\, io2|rxInPointer[1], Microcomputer, 1
instance = comp, \io2|rxInPointer~2\, io2|rxInPointer~2, Microcomputer, 1
instance = comp, \io2|rxInPointer[2]\, io2|rxInPointer[2], Microcomputer, 1
instance = comp, \io2|rxInPointer~3\, io2|rxInPointer~3, Microcomputer, 1
instance = comp, \io2|rxInPointer[3]\, io2|rxInPointer[3], Microcomputer, 1
instance = comp, \cpu1|op_code[0]~DUPLICATE\, cpu1|op_code[0]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|op_code[1]~0\, cpu1|op_code[1]~0, Microcomputer, 1
instance = comp, \cpu1|op_code[1]~DUPLICATE\, cpu1|op_code[1]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|op_code[3]~DUPLICATE\, cpu1|op_code[3]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Mux28~5\, cpu1|Mux28~5, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_ld16~0\, cpu1|alu_ctrl.alu_ld16~0, Microcomputer, 1
instance = comp, \cpu1|Selector400~0\, cpu1|Selector400~0, Microcomputer, 1
instance = comp, \cpu1|state~368\, cpu1|state~368, Microcomputer, 1
instance = comp, \cpu1|Selector487~1\, cpu1|Selector487~1, Microcomputer, 1
instance = comp, \cpu1|Mux28~1\, cpu1|Mux28~1, Microcomputer, 1
instance = comp, \cpu1|Selector487~0\, cpu1|Selector487~0, Microcomputer, 1
instance = comp, \cpu1|Selector55~0\, cpu1|Selector55~0, Microcomputer, 1
instance = comp, \cpu1|saved_state.jsr_state\, cpu1|saved_state.jsr_state, Microcomputer, 1
instance = comp, \ps2Data~input\, ps2Data~input, Microcomputer, 1
instance = comp, \ps2Clk~input\, ps2Clk~input, Microcomputer, 1
instance = comp, \io1|Add18~13\, io1|Add18~13, Microcomputer, 1
instance = comp, \io1|Add18~1\, io1|Add18~1, Microcomputer, 1
instance = comp, \io1|ps2ClkFilter[1]\, io1|ps2ClkFilter[1], Microcomputer, 1
instance = comp, \io1|Add18~17\, io1|Add18~17, Microcomputer, 1
instance = comp, \io1|ps2ClkFilter[2]\, io1|ps2ClkFilter[2], Microcomputer, 1
instance = comp, \io1|Add18~21\, io1|Add18~21, Microcomputer, 1
instance = comp, \io1|ps2ClkFilter[3]\, io1|ps2ClkFilter[3], Microcomputer, 1
instance = comp, \io1|Add18~5\, io1|Add18~5, Microcomputer, 1
instance = comp, \io1|ps2ClkFilter[4]\, io1|ps2ClkFilter[4], Microcomputer, 1
instance = comp, \io1|ps2ClkFilter~0\, io1|ps2ClkFilter~0, Microcomputer, 1
instance = comp, \io1|ps2ClkFilter[0]\, io1|ps2ClkFilter[0], Microcomputer, 1
instance = comp, \io1|Equal9~0\, io1|Equal9~0, Microcomputer, 1
instance = comp, \io1|Equal10~0\, io1|Equal10~0, Microcomputer, 1
instance = comp, \io1|Add18~9\, io1|Add18~9, Microcomputer, 1
instance = comp, \io1|ps2ClkFilter[5]\, io1|ps2ClkFilter[5], Microcomputer, 1
instance = comp, \io1|ps2ClkFiltered~0\, io1|ps2ClkFiltered~0, Microcomputer, 1
instance = comp, \io1|ps2ClkFiltered\, io1|ps2ClkFiltered, Microcomputer, 1
instance = comp, \io1|ps2PrevClk\, io1|ps2PrevClk, Microcomputer, 1
instance = comp, \io1|kbBuffer~67\, io1|kbBuffer~67, Microcomputer, 1
instance = comp, \io1|ps2ClkCount~0\, io1|ps2ClkCount~0, Microcomputer, 1
instance = comp, \io1|Add24~77\, io1|Add24~77, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[19]~0\, io1|kbWatchdogTimer[19]~0, Microcomputer, 1
instance = comp, \io1|Add20~93\, io1|Add20~93, Microcomputer, 1
instance = comp, \io1|ps2Byte[1]~DUPLICATE\, io1|ps2Byte[1]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|ps2Byte[0]\, io1|ps2Byte[0], Microcomputer, 1
instance = comp, \io1|ps2Byte[1]\, io1|ps2Byte[1], Microcomputer, 1
instance = comp, \io1|kbd_ctl~5\, io1|kbd_ctl~5, Microcomputer, 1
instance = comp, \io1|kbd_ctl~6\, io1|kbd_ctl~6, Microcomputer, 1
instance = comp, \io1|Equal17~0\, io1|Equal17~0, Microcomputer, 1
instance = comp, \io1|Equal17~1\, io1|Equal17~1, Microcomputer, 1
instance = comp, \io1|n_kbWR~0\, io1|n_kbWR~0, Microcomputer, 1
instance = comp, \io1|ps2PreviousByte[0]~0\, io1|ps2PreviousByte[0]~0, Microcomputer, 1
instance = comp, \io1|Mux3~0\, io1|Mux3~0, Microcomputer, 1
instance = comp, \io1|ps2PreviousByte[4]\, io1|ps2PreviousByte[4], Microcomputer, 1
instance = comp, \io1|Equal14~0\, io1|Equal14~0, Microcomputer, 1
instance = comp, \io1|ps2Shift~0\, io1|ps2Shift~0, Microcomputer, 1
instance = comp, \io1|ps2Shift\, io1|ps2Shift, Microcomputer, 1
instance = comp, \io1|Mux3~1\, io1|Mux3~1, Microcomputer, 1
instance = comp, \io1|Mux3~3\, io1|Mux3~3, Microcomputer, 1
instance = comp, \io1|Mux3~2\, io1|Mux3~2, Microcomputer, 1
instance = comp, \io1|Mux3~4\, io1|Mux3~4, Microcomputer, 1
instance = comp, \io1|Mux1~0\, io1|Mux1~0, Microcomputer, 1
instance = comp, \io1|Mux7~0\, io1|Mux7~0, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte~0\, io1|ps2ConvertedByte~0, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte[6]~1\, io1|ps2ConvertedByte[6]~1, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte[4]\, io1|ps2ConvertedByte[4], Microcomputer, 1
instance = comp, \io1|LessThan19~0\, io1|LessThan19~0, Microcomputer, 1
instance = comp, \io1|Mux6~0\, io1|Mux6~0, Microcomputer, 1
instance = comp, \io1|Mux6~3\, io1|Mux6~3, Microcomputer, 1
instance = comp, \io1|Mux6~1\, io1|Mux6~1, Microcomputer, 1
instance = comp, \io1|Mux6~2\, io1|Mux6~2, Microcomputer, 1
instance = comp, \io1|Mux6~4\, io1|Mux6~4, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte~5\, io1|ps2ConvertedByte~5, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte[1]\, io1|ps2ConvertedByte[1], Microcomputer, 1
instance = comp, \io1|Mux4~2\, io1|Mux4~2, Microcomputer, 1
instance = comp, \io1|Mux4~1\, io1|Mux4~1, Microcomputer, 1
instance = comp, \io1|Mux4~3\, io1|Mux4~3, Microcomputer, 1
instance = comp, \io1|Mux4~0\, io1|Mux4~0, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte~7\, io1|ps2ConvertedByte~7, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte[3]~11\, io1|ps2ConvertedByte[3]~11, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte[3]\, io1|ps2ConvertedByte[3], Microcomputer, 1
instance = comp, \io1|Mux7~3\, io1|Mux7~3, Microcomputer, 1
instance = comp, \io1|Mux7~2\, io1|Mux7~2, Microcomputer, 1
instance = comp, \io1|Mux7~1\, io1|Mux7~1, Microcomputer, 1
instance = comp, \io1|Mux7~4\, io1|Mux7~4, Microcomputer, 1
instance = comp, \io1|Mux7~5\, io1|Mux7~5, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte~4\, io1|ps2ConvertedByte~4, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte[0]\, io1|ps2ConvertedByte[0], Microcomputer, 1
instance = comp, \io1|Mux5~1\, io1|Mux5~1, Microcomputer, 1
instance = comp, \io1|Mux5~3\, io1|Mux5~3, Microcomputer, 1
instance = comp, \io1|Mux5~2\, io1|Mux5~2, Microcomputer, 1
instance = comp, \io1|Mux5~0\, io1|Mux5~0, Microcomputer, 1
instance = comp, \io1|Mux5~4\, io1|Mux5~4, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte~6\, io1|ps2ConvertedByte~6, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte[2]\, io1|ps2ConvertedByte[2], Microcomputer, 1
instance = comp, \io1|kbd_ctl~0\, io1|kbd_ctl~0, Microcomputer, 1
instance = comp, \io1|Mux1~2\, io1|Mux1~2, Microcomputer, 1
instance = comp, \io1|Mux1~3\, io1|Mux1~3, Microcomputer, 1
instance = comp, \io1|Mux1~1\, io1|Mux1~1, Microcomputer, 1
instance = comp, \io1|Mux1~4\, io1|Mux1~4, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte~3\, io1|ps2ConvertedByte~3, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte[6]\, io1|ps2ConvertedByte[6], Microcomputer, 1
instance = comp, \io1|Mux2~1\, io1|Mux2~1, Microcomputer, 1
instance = comp, \io1|Mux2~0\, io1|Mux2~0, Microcomputer, 1
instance = comp, \io1|Mux2~4\, io1|Mux2~4, Microcomputer, 1
instance = comp, \io1|Mux2~2\, io1|Mux2~2, Microcomputer, 1
instance = comp, \io1|Mux2~3\, io1|Mux2~3, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte~2\, io1|ps2ConvertedByte~2, Microcomputer, 1
instance = comp, \io1|ps2ConvertedByte[5]\, io1|ps2ConvertedByte[5], Microcomputer, 1
instance = comp, \io1|kbd_ctl~1\, io1|kbd_ctl~1, Microcomputer, 1
instance = comp, \io1|ps2Num~0\, io1|ps2Num~0, Microcomputer, 1
instance = comp, \io1|n_kbWR~2\, io1|n_kbWR~2, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[10]~0\, io1|kbWriteTimer[10]~0, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[0]\, io1|kbWriteTimer[0], Microcomputer, 1
instance = comp, \io1|Add20~97\, io1|Add20~97, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[1]\, io1|kbWriteTimer[1], Microcomputer, 1
instance = comp, \io1|Add20~101\, io1|Add20~101, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[2]\, io1|kbWriteTimer[2], Microcomputer, 1
instance = comp, \io1|Add20~89\, io1|Add20~89, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[3]\, io1|kbWriteTimer[3], Microcomputer, 1
instance = comp, \io1|Add20~73\, io1|Add20~73, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[4]\, io1|kbWriteTimer[4], Microcomputer, 1
instance = comp, \io1|Add20~85\, io1|Add20~85, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[5]\, io1|kbWriteTimer[5], Microcomputer, 1
instance = comp, \io1|Add20~81\, io1|Add20~81, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[6]~DUPLICATE\, io1|kbWriteTimer[6]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add20~77\, io1|Add20~77, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[7]\, io1|kbWriteTimer[7], Microcomputer, 1
instance = comp, \io1|Add20~57\, io1|Add20~57, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[8]\, io1|kbWriteTimer[8], Microcomputer, 1
instance = comp, \io1|Add20~53\, io1|Add20~53, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[9]\, io1|kbWriteTimer[9], Microcomputer, 1
instance = comp, \io1|Add20~61\, io1|Add20~61, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[10]~DUPLICATE\, io1|kbWriteTimer[10]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add20~69\, io1|Add20~69, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[11]~DUPLICATE\, io1|kbWriteTimer[11]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add20~65\, io1|Add20~65, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[12]~DUPLICATE\, io1|kbWriteTimer[12]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add20~49\, io1|Add20~49, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[13]\, io1|kbWriteTimer[13], Microcomputer, 1
instance = comp, \io1|Add20~9\, io1|Add20~9, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[14]\, io1|kbWriteTimer[14], Microcomputer, 1
instance = comp, \io1|Add20~5\, io1|Add20~5, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[15]\, io1|kbWriteTimer[15], Microcomputer, 1
instance = comp, \io1|Add20~1\, io1|Add20~1, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[16]\, io1|kbWriteTimer[16], Microcomputer, 1
instance = comp, \io1|Add20~25\, io1|Add20~25, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[17]\, io1|kbWriteTimer[17], Microcomputer, 1
instance = comp, \io1|Add20~21\, io1|Add20~21, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[18]\, io1|kbWriteTimer[18], Microcomputer, 1
instance = comp, \io1|Add20~17\, io1|Add20~17, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[19]\, io1|kbWriteTimer[19], Microcomputer, 1
instance = comp, \io1|Add20~13\, io1|Add20~13, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[20]\, io1|kbWriteTimer[20], Microcomputer, 1
instance = comp, \io1|Add20~45\, io1|Add20~45, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[21]\, io1|kbWriteTimer[21], Microcomputer, 1
instance = comp, \io1|Add20~41\, io1|Add20~41, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[22]\, io1|kbWriteTimer[22], Microcomputer, 1
instance = comp, \io1|Add20~37\, io1|Add20~37, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[23]\, io1|kbWriteTimer[23], Microcomputer, 1
instance = comp, \io1|Add20~33\, io1|Add20~33, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[24]\, io1|kbWriteTimer[24], Microcomputer, 1
instance = comp, \io1|Add20~29\, io1|Add20~29, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[25]\, io1|kbWriteTimer[25], Microcomputer, 1
instance = comp, \io1|Equal11~0\, io1|Equal11~0, Microcomputer, 1
instance = comp, \io1|Equal11~1\, io1|Equal11~1, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[11]\, io1|kbWriteTimer[11], Microcomputer, 1
instance = comp, \io1|kbWriteTimer[12]\, io1|kbWriteTimer[12], Microcomputer, 1
instance = comp, \io1|kbWriteTimer[6]\, io1|kbWriteTimer[6], Microcomputer, 1
instance = comp, \io1|Equal11~2\, io1|Equal11~2, Microcomputer, 1
instance = comp, \io1|LessThan17~0\, io1|LessThan17~0, Microcomputer, 1
instance = comp, \io1|LessThan17~1\, io1|LessThan17~1, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[15]~DUPLICATE\, io1|kbWriteTimer[15]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|LessThan17~2\, io1|LessThan17~2, Microcomputer, 1
instance = comp, \io1|Equal11~3\, io1|Equal11~3, Microcomputer, 1
instance = comp, \io1|Equal11~4\, io1|Equal11~4, Microcomputer, 1
instance = comp, \io1|Equal11~5\, io1|Equal11~5, Microcomputer, 1
instance = comp, \io1|Equal11~6\, io1|Equal11~6, Microcomputer, 1
instance = comp, \io1|kbWriteTimer[10]\, io1|kbWriteTimer[10], Microcomputer, 1
instance = comp, \io1|LessThan16~0\, io1|LessThan16~0, Microcomputer, 1
instance = comp, \io1|LessThan16~1\, io1|LessThan16~1, Microcomputer, 1
instance = comp, \io1|LessThan15~0\, io1|LessThan15~0, Microcomputer, 1
instance = comp, \io1|LessThan15~1\, io1|LessThan15~1, Microcomputer, 1
instance = comp, \io1|LessThan15~2\, io1|LessThan15~2, Microcomputer, 1
instance = comp, \io1|LessThan15~3\, io1|LessThan15~3, Microcomputer, 1
instance = comp, \io1|LessThan14~0\, io1|LessThan14~0, Microcomputer, 1
instance = comp, \io1|LessThan14~1\, io1|LessThan14~1, Microcomputer, 1
instance = comp, \io1|LessThan14~2\, io1|LessThan14~2, Microcomputer, 1
instance = comp, \io1|n_kbWR~1\, io1|n_kbWR~1, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[0]\, io1|kbWatchdogTimer[0], Microcomputer, 1
instance = comp, \io1|Add24~73\, io1|Add24~73, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[1]\, io1|kbWatchdogTimer[1], Microcomputer, 1
instance = comp, \io1|Add24~81\, io1|Add24~81, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[2]\, io1|kbWatchdogTimer[2], Microcomputer, 1
instance = comp, \io1|Add24~85\, io1|Add24~85, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[3]\, io1|kbWatchdogTimer[3], Microcomputer, 1
instance = comp, \io1|Add24~61\, io1|Add24~61, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[4]\, io1|kbWatchdogTimer[4], Microcomputer, 1
instance = comp, \io1|Add24~65\, io1|Add24~65, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[5]\, io1|kbWatchdogTimer[5], Microcomputer, 1
instance = comp, \io1|Add24~69\, io1|Add24~69, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[6]\, io1|kbWatchdogTimer[6], Microcomputer, 1
instance = comp, \io1|Add24~49\, io1|Add24~49, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[7]\, io1|kbWatchdogTimer[7], Microcomputer, 1
instance = comp, \io1|Add24~53\, io1|Add24~53, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[8]\, io1|kbWatchdogTimer[8], Microcomputer, 1
instance = comp, \io1|Add24~57\, io1|Add24~57, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[9]\, io1|kbWatchdogTimer[9], Microcomputer, 1
instance = comp, \io1|Add24~89\, io1|Add24~89, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[10]\, io1|kbWatchdogTimer[10], Microcomputer, 1
instance = comp, \io1|Add24~93\, io1|Add24~93, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[11]~DUPLICATE\, io1|kbWatchdogTimer[11]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add24~97\, io1|Add24~97, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[12]\, io1|kbWatchdogTimer[12], Microcomputer, 1
instance = comp, \io1|Add24~101\, io1|Add24~101, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[13]\, io1|kbWatchdogTimer[13], Microcomputer, 1
instance = comp, \io1|Add24~37\, io1|Add24~37, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[14]\, io1|kbWatchdogTimer[14], Microcomputer, 1
instance = comp, \io1|Add24~41\, io1|Add24~41, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[15]\, io1|kbWatchdogTimer[15], Microcomputer, 1
instance = comp, \io1|Add24~45\, io1|Add24~45, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[16]\, io1|kbWatchdogTimer[16], Microcomputer, 1
instance = comp, \io1|Add24~29\, io1|Add24~29, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[17]\, io1|kbWatchdogTimer[17], Microcomputer, 1
instance = comp, \io1|Add24~33\, io1|Add24~33, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[18]\, io1|kbWatchdogTimer[18], Microcomputer, 1
instance = comp, \io1|Add24~25\, io1|Add24~25, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[19]~DUPLICATE\, io1|kbWatchdogTimer[19]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add24~17\, io1|Add24~17, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[20]\, io1|kbWatchdogTimer[20], Microcomputer, 1
instance = comp, \io1|Add24~21\, io1|Add24~21, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[21]\, io1|kbWatchdogTimer[21], Microcomputer, 1
instance = comp, \io1|Add24~1\, io1|Add24~1, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[22]\, io1|kbWatchdogTimer[22], Microcomputer, 1
instance = comp, \io1|Add24~5\, io1|Add24~5, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[23]\, io1|kbWatchdogTimer[23], Microcomputer, 1
instance = comp, \io1|Add24~9\, io1|Add24~9, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[24]\, io1|kbWatchdogTimer[24], Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[14]~DUPLICATE\, io1|kbWatchdogTimer[14]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|LessThan28~0\, io1|LessThan28~0, Microcomputer, 1
instance = comp, \io1|LessThan28~1\, io1|LessThan28~1, Microcomputer, 1
instance = comp, \io1|LessThan28~2\, io1|LessThan28~2, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[16]~DUPLICATE\, io1|kbWatchdogTimer[16]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[11]\, io1|kbWatchdogTimer[11], Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[12]~DUPLICATE\, io1|kbWatchdogTimer[12]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|LessThan28~3\, io1|LessThan28~3, Microcomputer, 1
instance = comp, \io1|LessThan28~4\, io1|LessThan28~4, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[19]\, io1|kbWatchdogTimer[19], Microcomputer, 1
instance = comp, \io1|LessThan28~5\, io1|LessThan28~5, Microcomputer, 1
instance = comp, \io1|Add24~13\, io1|Add24~13, Microcomputer, 1
instance = comp, \io1|kbWatchdogTimer[25]\, io1|kbWatchdogTimer[25], Microcomputer, 1
instance = comp, \io1|ps2ClkCount[0]~1\, io1|ps2ClkCount[0]~1, Microcomputer, 1
instance = comp, \io1|ps2ClkCount[0]~2\, io1|ps2ClkCount[0]~2, Microcomputer, 1
instance = comp, \io1|ps2ClkCount[0]\, io1|ps2ClkCount[0], Microcomputer, 1
instance = comp, \io1|ps2ClkCount~5\, io1|ps2ClkCount~5, Microcomputer, 1
instance = comp, \io1|ps2ClkCount[2]\, io1|ps2ClkCount[2], Microcomputer, 1
instance = comp, \io1|ps2ClkCount[3]\, io1|ps2ClkCount[3], Microcomputer, 1
instance = comp, \io1|ps2ClkCount~4\, io1|ps2ClkCount~4, Microcomputer, 1
instance = comp, \io1|ps2ClkCount[1]\, io1|ps2ClkCount[1], Microcomputer, 1
instance = comp, \io1|ps2Byte[0]~0\, io1|ps2Byte[0]~0, Microcomputer, 1
instance = comp, \io1|ps2Byte[6]\, io1|ps2Byte[6], Microcomputer, 1
instance = comp, \io1|ps2Byte[5]\, io1|ps2Byte[5], Microcomputer, 1
instance = comp, \io1|ps2Byte[4]\, io1|ps2Byte[4], Microcomputer, 1
instance = comp, \io1|ps2Byte[3]\, io1|ps2Byte[3], Microcomputer, 1
instance = comp, \io1|ps2Byte[2]\, io1|ps2Byte[2], Microcomputer, 1
instance = comp, \io1|Equal19~0\, io1|Equal19~0, Microcomputer, 1
instance = comp, \io1|Equal19~1\, io1|Equal19~1, Microcomputer, 1
instance = comp, \io1|Equal20~0\, io1|Equal20~0, Microcomputer, 1
instance = comp, \io1|Equal20~1\, io1|Equal20~1, Microcomputer, 1
instance = comp, \io1|Equal21~0\, io1|Equal21~0, Microcomputer, 1
instance = comp, \io1|ps2WriteByte~0\, io1|ps2WriteByte~0, Microcomputer, 1
instance = comp, \io1|Equal18~0\, io1|Equal18~0, Microcomputer, 1
instance = comp, \io1|Equal18~1\, io1|Equal18~1, Microcomputer, 1
instance = comp, \io1|Equal22~0\, io1|Equal22~0, Microcomputer, 1
instance = comp, \io1|ps2WriteByte[0]~2\, io1|ps2WriteByte[0]~2, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2~10\, io1|ps2WriteByte2~10, Microcomputer, 1
instance = comp, \io1|kbd_ctl~8\, io1|kbd_ctl~8, Microcomputer, 1
instance = comp, \io1|kbd_ctl~10\, io1|kbd_ctl~10, Microcomputer, 1
instance = comp, \io1|kbWRParity~1\, io1|kbWRParity~1, Microcomputer, 1
instance = comp, \io1|kbd_ctl~9\, io1|kbd_ctl~9, Microcomputer, 1
instance = comp, \io1|kbWRParity~2\, io1|kbWRParity~2, Microcomputer, 1
instance = comp, \io1|n_kbWR\, io1|n_kbWR, Microcomputer, 1
instance = comp, \io1|kbd_ctl~7\, io1|kbd_ctl~7, Microcomputer, 1
instance = comp, \io1|Add23~0\, io1|Add23~0, Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[3]~5\, io1|ps2WriteClkCount[3]~5, Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[3]\, io1|ps2WriteClkCount[3], Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[4]\, io1|ps2WriteClkCount[4], Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[4]~6\, io1|ps2WriteClkCount[4]~6, Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[4]~DUPLICATE\, io1|ps2WriteClkCount[4]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[4]~7\, io1|ps2WriteClkCount[4]~7, Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[2]~4\, io1|ps2WriteClkCount[2]~4, Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[2]\, io1|ps2WriteClkCount[2], Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount~0\, io1|ps2WriteClkCount~0, Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[2]~1\, io1|ps2WriteClkCount[2]~1, Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[0]~2\, io1|ps2WriteClkCount[0]~2, Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[0]\, io1|ps2WriteClkCount[0], Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[1]\, io1|ps2WriteClkCount[1], Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[1]~3\, io1|ps2WriteClkCount[1]~3, Microcomputer, 1
instance = comp, \io1|ps2WriteClkCount[1]~DUPLICATE\, io1|ps2WriteClkCount[1]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Equal27~0\, io1|Equal27~0, Microcomputer, 1
instance = comp, \io1|Equal29~0\, io1|Equal29~0, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2[0]~0\, io1|ps2WriteByte2[0]~0, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2[3]\, io1|ps2WriteByte2[3], Microcomputer, 1
instance = comp, \io1|ps2WriteByte~7\, io1|ps2WriteByte~7, Microcomputer, 1
instance = comp, \io1|ps2WriteByte[0]~3\, io1|ps2WriteByte[0]~3, Microcomputer, 1
instance = comp, \io1|ps2WriteByte[4]\, io1|ps2WriteByte[4], Microcomputer, 1
instance = comp, \io1|ps2Num~1\, io1|ps2Num~1, Microcomputer, 1
instance = comp, \io1|ps2Scroll~0\, io1|ps2Scroll~0, Microcomputer, 1
instance = comp, \io1|ps2Scroll\, io1|ps2Scroll, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2~1\, io1|ps2WriteByte2~1, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2~2\, io1|ps2WriteByte2~2, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2~3\, io1|ps2WriteByte2~3, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2~4\, io1|ps2WriteByte2~4, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2[0]\, io1|ps2WriteByte2[0], Microcomputer, 1
instance = comp, \io1|ps2WriteByte~1\, io1|ps2WriteByte~1, Microcomputer, 1
instance = comp, \io1|ps2WriteByte[0]\, io1|ps2WriteByte[0], Microcomputer, 1
instance = comp, \io1|ps2WriteByte~6\, io1|ps2WriteByte~6, Microcomputer, 1
instance = comp, \io1|ps2WriteByte[3]\, io1|ps2WriteByte[3], Microcomputer, 1
instance = comp, \io1|ps2WriteByte2~5\, io1|ps2WriteByte2~5, Microcomputer, 1
instance = comp, \io1|ps2Num~2\, io1|ps2Num~2, Microcomputer, 1
instance = comp, \io1|ps2Num\, io1|ps2Num, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2~6\, io1|ps2WriteByte2~6, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2~7\, io1|ps2WriteByte2~7, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2[1]\, io1|ps2WriteByte2[1], Microcomputer, 1
instance = comp, \io1|ps2WriteByte~4\, io1|ps2WriteByte~4, Microcomputer, 1
instance = comp, \io1|ps2WriteByte[1]\, io1|ps2WriteByte[1], Microcomputer, 1
instance = comp, \io1|ps2Caps~0\, io1|ps2Caps~0, Microcomputer, 1
instance = comp, \io1|ps2Caps\, io1|ps2Caps, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2[2]\, io1|ps2WriteByte2[2], Microcomputer, 1
instance = comp, \io1|ps2WriteByte2~8\, io1|ps2WriteByte2~8, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2~9\, io1|ps2WriteByte2~9, Microcomputer, 1
instance = comp, \io1|ps2WriteByte2[2]~DUPLICATE\, io1|ps2WriteByte2[2]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|ps2WriteByte~5\, io1|ps2WriteByte~5, Microcomputer, 1
instance = comp, \io1|ps2WriteByte[2]\, io1|ps2WriteByte[2], Microcomputer, 1
instance = comp, \io1|n_kbWR~3\, io1|n_kbWR~3, Microcomputer, 1
instance = comp, \io1|n_kbWR~4\, io1|n_kbWR~4, Microcomputer, 1
instance = comp, \io1|n_kbWR~5\, io1|n_kbWR~5, Microcomputer, 1
instance = comp, \io1|n_kbWR~DUPLICATE\, io1|n_kbWR~DUPLICATE, Microcomputer, 1
instance = comp, \io1|kbd_ctl~2\, io1|kbd_ctl~2, Microcomputer, 1
instance = comp, \io1|ps2ClkCount~3\, io1|ps2ClkCount~3, Microcomputer, 1
instance = comp, \io1|ps2ClkCount[3]~DUPLICATE\, io1|ps2ClkCount[3]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Equal12~0\, io1|Equal12~0, Microcomputer, 1
instance = comp, \io1|ps2Byte[7]\, io1|ps2Byte[7], Microcomputer, 1
instance = comp, \io1|ps2PreviousByte[7]~feeder\, io1|ps2PreviousByte[7]~feeder, Microcomputer, 1
instance = comp, \io1|ps2PreviousByte[7]\, io1|ps2PreviousByte[7], Microcomputer, 1
instance = comp, \io1|ps2PreviousByte[2]\, io1|ps2PreviousByte[2], Microcomputer, 1
instance = comp, \io1|ps2PreviousByte[3]\, io1|ps2PreviousByte[3], Microcomputer, 1
instance = comp, \io1|ps2PreviousByte[1]\, io1|ps2PreviousByte[1], Microcomputer, 1
instance = comp, \io1|ps2PreviousByte[0]\, io1|ps2PreviousByte[0], Microcomputer, 1
instance = comp, \io1|kbd_ctl~3\, io1|kbd_ctl~3, Microcomputer, 1
instance = comp, \io1|ps2PreviousByte[6]\, io1|ps2PreviousByte[6], Microcomputer, 1
instance = comp, \io1|ps2PreviousByte[5]\, io1|ps2PreviousByte[5], Microcomputer, 1
instance = comp, \io1|kbd_ctl~4\, io1|kbd_ctl~4, Microcomputer, 1
instance = comp, \io1|kbd_ctl~11\, io1|kbd_ctl~11, Microcomputer, 1
instance = comp, \io1|kbBuffer~138\, io1|kbBuffer~138, Microcomputer, 1
instance = comp, \io1|LessThan24~0\, io1|LessThan24~0, Microcomputer, 1
instance = comp, \io1|kbBuffer~68\, io1|kbBuffer~68, Microcomputer, 1
instance = comp, \io1|kbBuffer~69\, io1|kbBuffer~69, Microcomputer, 1
instance = comp, \io1|kbInPointer~0\, io1|kbInPointer~0, Microcomputer, 1
instance = comp, \n_WR~0\, n_WR~0, Microcomputer, 1
instance = comp, \io1|process_2~0\, io1|process_2~0, Microcomputer, 1
instance = comp, \io1|func_reset\, io1|func_reset, Microcomputer, 1
instance = comp, \io1|kbInPointer[0]~1\, io1|kbInPointer[0]~1, Microcomputer, 1
instance = comp, \io1|kbInPointer[0]\, io1|kbInPointer[0], Microcomputer, 1
instance = comp, \io1|kbInPointer~5\, io1|kbInPointer~5, Microcomputer, 1
instance = comp, \io1|kbInPointer[2]\, io1|kbInPointer[2], Microcomputer, 1
instance = comp, \io1|kbInPointer[0]~2\, io1|kbInPointer[0]~2, Microcomputer, 1
instance = comp, \io1|kbInPointer~3\, io1|kbInPointer~3, Microcomputer, 1
instance = comp, \io1|kbInPointer[0]~DUPLICATE\, io1|kbInPointer[0]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|kbInPointer~4\, io1|kbInPointer~4, Microcomputer, 1
instance = comp, \io1|kbInPointer[1]\, io1|kbInPointer[1], Microcomputer, 1
instance = comp, \io1|kbBuffer~127\, io1|kbBuffer~127, Microcomputer, 1
instance = comp, \io1|kbBuffer~143\, io1|kbBuffer~143, Microcomputer, 1
instance = comp, \io1|kbBuffer~145\, io1|kbBuffer~145, Microcomputer, 1
instance = comp, \io1|kbBuffer~36\, io1|kbBuffer~36, Microcomputer, 1
instance = comp, \io1|kbReadPointer[3]~0\, io1|kbReadPointer[3]~0, Microcomputer, 1
instance = comp, \io1|kbReadPointer[3]\, io1|kbReadPointer[3], Microcomputer, 1
instance = comp, \io1|kbReadPointer[0]~1\, io1|kbReadPointer[0]~1, Microcomputer, 1
instance = comp, \io1|kbReadPointer[0]\, io1|kbReadPointer[0], Microcomputer, 1
instance = comp, \io1|Equal7~1\, io1|Equal7~1, Microcomputer, 1
instance = comp, \io1|kbReadPointer[1]~2\, io1|kbReadPointer[1]~2, Microcomputer, 1
instance = comp, \io1|kbReadPointer[1]\, io1|kbReadPointer[1], Microcomputer, 1
instance = comp, \io1|Equal7~0\, io1|Equal7~0, Microcomputer, 1
instance = comp, \io1|kbReadPointer[2]~3\, io1|kbReadPointer[2]~3, Microcomputer, 1
instance = comp, \io1|kbReadPointer[2]\, io1|kbReadPointer[2], Microcomputer, 1
instance = comp, \io1|kbBuffer~131\, io1|kbBuffer~131, Microcomputer, 1
instance = comp, \io1|kbBuffer~146\, io1|kbBuffer~146, Microcomputer, 1
instance = comp, \io1|kbBuffer~148\, io1|kbBuffer~148, Microcomputer, 1
instance = comp, \io1|kbBuffer~29\, io1|kbBuffer~29, Microcomputer, 1
instance = comp, \io1|kbReadPointer[1]~DUPLICATE\, io1|kbReadPointer[1]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|kbBuffer~22feeder\, io1|kbBuffer~22feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~144\, io1|kbBuffer~144, Microcomputer, 1
instance = comp, \io1|kbBuffer~22\, io1|kbBuffer~22, Microcomputer, 1
instance = comp, \io1|kbBuffer~147\, io1|kbBuffer~147, Microcomputer, 1
instance = comp, \io1|kbBuffer~15\, io1|kbBuffer~15, Microcomputer, 1
instance = comp, \io1|kbBuffer~114\, io1|kbBuffer~114, Microcomputer, 1
instance = comp, \io1|kbBuffer~128\, io1|kbBuffer~128, Microcomputer, 1
instance = comp, \io1|kbBuffer~129\, io1|kbBuffer~129, Microcomputer, 1
instance = comp, \io1|kbBuffer~50\, io1|kbBuffer~50, Microcomputer, 1
instance = comp, \io1|kbBuffer~132\, io1|kbBuffer~132, Microcomputer, 1
instance = comp, \io1|kbBuffer~134\, io1|kbBuffer~134, Microcomputer, 1
instance = comp, \io1|kbBuffer~57\, io1|kbBuffer~57, Microcomputer, 1
instance = comp, \io1|kbBuffer~64feeder\, io1|kbBuffer~64feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~130\, io1|kbBuffer~130, Microcomputer, 1
instance = comp, \io1|kbBuffer~64\, io1|kbBuffer~64, Microcomputer, 1
instance = comp, \io1|kbBuffer~43feeder\, io1|kbBuffer~43feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~133\, io1|kbBuffer~133, Microcomputer, 1
instance = comp, \io1|kbBuffer~43\, io1|kbBuffer~43, Microcomputer, 1
instance = comp, \io1|kbBuffer~86\, io1|kbBuffer~86, Microcomputer, 1
instance = comp, \cpu1|Mux28~3\, cpu1|Mux28~3, Microcomputer, 1
instance = comp, \cpu1|state~369\, cpu1|state~369, Microcomputer, 1
instance = comp, \n_reset~input\, n_reset~input, Microcomputer, 1
instance = comp, \n_reset~inputCLKENA0\, n_reset~inputCLKENA0, Microcomputer, 1
instance = comp, \cpu1|state.decode2_state\, cpu1|state.decode2_state, Microcomputer, 1
instance = comp, \cpu1|Mux28~9\, cpu1|Mux28~9, Microcomputer, 1
instance = comp, \cpu1|state~370\, cpu1|state~370, Microcomputer, 1
instance = comp, \cpu1|state.decode3_state\, cpu1|state.decode3_state, Microcomputer, 1
instance = comp, \cpu1|WideOr87~0\, cpu1|WideOr87~0, Microcomputer, 1
instance = comp, \io2|n_int~2\, io2|n_int~2, Microcomputer, 1
instance = comp, \io2|rxCurrentByteBuffer[7]~1\, io2|rxCurrentByteBuffer[7]~1, Microcomputer, 1
instance = comp, \io2|txd~0\, io2|txd~0, Microcomputer, 1
instance = comp, \io2|rxCurrentByteBuffer[0]~0\, io2|rxCurrentByteBuffer[0]~0, Microcomputer, 1
instance = comp, \io2|rxCurrentByteBuffer[7]\, io2|rxCurrentByteBuffer[7], Microcomputer, 1
instance = comp, \io2|rxCurrentByteBuffer[6]\, io2|rxCurrentByteBuffer[6], Microcomputer, 1
instance = comp, \io2|rxCurrentByteBuffer[5]\, io2|rxCurrentByteBuffer[5], Microcomputer, 1
instance = comp, \io2|rxCurrentByteBuffer[4]\, io2|rxCurrentByteBuffer[4], Microcomputer, 1
instance = comp, \io2|rxCurrentByteBuffer[3]\, io2|rxCurrentByteBuffer[3], Microcomputer, 1
instance = comp, \io2|rxCurrentByteBuffer[2]\, io2|rxCurrentByteBuffer[2], Microcomputer, 1
instance = comp, \io2|rxBuffer~16feeder\, io2|rxBuffer~16feeder, Microcomputer, 1
instance = comp, \io2|rxBuffer~23\, io2|rxBuffer~23, Microcomputer, 1
instance = comp, \io2|rxBuffer~24\, io2|rxBuffer~24, Microcomputer, 1
instance = comp, \io2|rxBuffer~16\, io2|rxBuffer~16, Microcomputer, 1
instance = comp, \io2|rxReadPointer[0]~8\, io2|rxReadPointer[0]~8, Microcomputer, 1
instance = comp, \io2|rxReadPointer[0]~8_wirecell\, io2|rxReadPointer[0]~8_wirecell, Microcomputer, 1
instance = comp, \io2|rxCurrentByteBuffer[1]\, io2|rxCurrentByteBuffer[1], Microcomputer, 1
instance = comp, \io2|rxCurrentByteBuffer[0]\, io2|rxCurrentByteBuffer[0], Microcomputer, 1
instance = comp, \io2|rxInPointer[2]~DUPLICATE\, io2|rxInPointer[2]~DUPLICATE, Microcomputer, 1
instance = comp, \io2|Equal0~3\, io2|Equal0~3, Microcomputer, 1
instance = comp, \io2|rxReadPointer[0]~1\, io2|rxReadPointer[0]~1, Microcomputer, 1
instance = comp, \io2|rxReadPointer[0]\, io2|rxReadPointer[0], Microcomputer, 1
instance = comp, \io2|rxReadPointer~9\, io2|rxReadPointer~9, Microcomputer, 1
instance = comp, \io2|rxReadPointer[1]~3\, io2|rxReadPointer[1]~3, Microcomputer, 1
instance = comp, \io2|rxReadPointer[1]\, io2|rxReadPointer[1], Microcomputer, 1
instance = comp, \io2|rxReadPointer~2\, io2|rxReadPointer~2, Microcomputer, 1
instance = comp, \io2|rxReadPointer[2]~5\, io2|rxReadPointer[2]~5, Microcomputer, 1
instance = comp, \io2|rxReadPointer[2]\, io2|rxReadPointer[2], Microcomputer, 1
instance = comp, \io2|rxReadPointer~4\, io2|rxReadPointer~4, Microcomputer, 1
instance = comp, \io2|rxReadPointer~6\, io2|rxReadPointer~6, Microcomputer, 1
instance = comp, \~GND\, ~GND, Microcomputer, 1
instance = comp, \io2|rxCurrentByteBuffer[1]~DUPLICATE\, io2|rxCurrentByteBuffer[1]~DUPLICATE, Microcomputer, 1
instance = comp, \io2|rxCurrentByteBuffer[6]~DUPLICATE\, io2|rxCurrentByteBuffer[6]~DUPLICATE, Microcomputer, 1
instance = comp, \io2|rxCurrentByteBuffer[7]~DUPLICATE\, io2|rxCurrentByteBuffer[7]~DUPLICATE, Microcomputer, 1
instance = comp, \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0\, io2|rxBuffer_rtl_0|auto_generated|ram_block1a0, Microcomputer, 1
instance = comp, \io2|rxBuffer~13\, io2|rxBuffer~13, Microcomputer, 1
instance = comp, \io2|rxBuffer~22\, io2|rxBuffer~22, Microcomputer, 1
instance = comp, \io2|rxBuffer~13DUPLICATE\, io2|rxBuffer~13DUPLICATE, Microcomputer, 1
instance = comp, \io2|dataOut~4\, io2|dataOut~4, Microcomputer, 1
instance = comp, \io2|dataOut~5\, io2|dataOut~5, Microcomputer, 1
instance = comp, \io2|dataOut[2]\, io2|dataOut[2], Microcomputer, 1
instance = comp, \io2|rxBuffer~17\, io2|rxBuffer~17, Microcomputer, 1
instance = comp, \io2|dataOut~6\, io2|dataOut~6, Microcomputer, 1
instance = comp, \io2|dataOut[3]\, io2|dataOut[3], Microcomputer, 1
instance = comp, \io1|kbBuffer~137\, io1|kbBuffer~137, Microcomputer, 1
instance = comp, \io1|kbBuffer~49\, io1|kbBuffer~49, Microcomputer, 1
instance = comp, \io1|kbBuffer~56\, io1|kbBuffer~56, Microcomputer, 1
instance = comp, \io1|kbBuffer~63feeder\, io1|kbBuffer~63feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~63\, io1|kbBuffer~63, Microcomputer, 1
instance = comp, \io1|kbBuffer~21feeder\, io1|kbBuffer~21feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~21\, io1|kbBuffer~21, Microcomputer, 1
instance = comp, \io1|kbBuffer~28\, io1|kbBuffer~28, Microcomputer, 1
instance = comp, \io1|kbBuffer~35\, io1|kbBuffer~35, Microcomputer, 1
instance = comp, \io1|kbBuffer~14\, io1|kbBuffer~14, Microcomputer, 1
instance = comp, \io1|kbBuffer~110\, io1|kbBuffer~110, Microcomputer, 1
instance = comp, \io1|kbBuffer~42feeder\, io1|kbBuffer~42feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~42\, io1|kbBuffer~42, Microcomputer, 1
instance = comp, \io1|kbBuffer~82\, io1|kbBuffer~82, Microcomputer, 1
instance = comp, \io1|dataOut~3\, io1|dataOut~3, Microcomputer, 1
instance = comp, \io1|dataOut[3]\, io1|dataOut[3], Microcomputer, 1
instance = comp, \gpio1|reg[7]~0\, gpio1|reg[7]~0, Microcomputer, 1
instance = comp, \cpu1|Mux68~0\, cpu1|Mux68~0, Microcomputer, 1
instance = comp, \cpu1|state~338\, cpu1|state~338, Microcomputer, 1
instance = comp, \cpu1|Mux28~2\, cpu1|Mux28~2, Microcomputer, 1
instance = comp, \cpu1|state~348\, cpu1|state~348, Microcomputer, 1
instance = comp, \cpu1|state.pull_return_hi_state\, cpu1|state.pull_return_hi_state, Microcomputer, 1
instance = comp, \cpu1|state~335\, cpu1|state~335, Microcomputer, 1
instance = comp, \cpu1|state.pull_return_lo_state\, cpu1|state.pull_return_lo_state, Microcomputer, 1
instance = comp, \cpu1|Selector454~0\, cpu1|Selector454~0, Microcomputer, 1
instance = comp, \cpu1|state~433\, cpu1|state~433, Microcomputer, 1
instance = comp, \cpu1|Mux0~0\, cpu1|Mux0~0, Microcomputer, 1
instance = comp, \cpu1|Selector24~0\, cpu1|Selector24~0, Microcomputer, 1
instance = comp, \cpu1|Selector24~1\, cpu1|Selector24~1, Microcomputer, 1
instance = comp, \cpu1|saved_state.single_op_read_state\, cpu1|saved_state.single_op_read_state, Microcomputer, 1
instance = comp, \cpu1|state~489\, cpu1|state~489, Microcomputer, 1
instance = comp, \cpu1|state~490\, cpu1|state~490, Microcomputer, 1
instance = comp, \cpu1|state.single_op_read_state\, cpu1|state.single_op_read_state, Microcomputer, 1
instance = comp, \cpu1|op_code[2]~DUPLICATE\, cpu1|op_code[2]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Mux28~0\, cpu1|Mux28~0, Microcomputer, 1
instance = comp, \cpu1|Selector25~0\, cpu1|Selector25~0, Microcomputer, 1
instance = comp, \cpu1|saved_state.single_op_exec_state\, cpu1|saved_state.single_op_exec_state, Microcomputer, 1
instance = comp, \cpu1|op_code[6]\, cpu1|op_code[6], Microcomputer, 1
instance = comp, \cpu1|Mux35~0\, cpu1|Mux35~0, Microcomputer, 1
instance = comp, \cpu1|Selector452~0\, cpu1|Selector452~0, Microcomputer, 1
instance = comp, \cpu1|Selector438~0\, cpu1|Selector438~0, Microcomputer, 1
instance = comp, \cpu1|state~372\, cpu1|state~372, Microcomputer, 1
instance = comp, \cpu1|state.indexed_state\, cpu1|state.indexed_state, Microcomputer, 1
instance = comp, \io2|rxBuffer~21\, io2|rxBuffer~21, Microcomputer, 1
instance = comp, \io2|dataOut~7\, io2|dataOut~7, Microcomputer, 1
instance = comp, \io2|dataOut~8\, io2|dataOut~8, Microcomputer, 1
instance = comp, \io2|dataOut[7]\, io2|dataOut[7], Microcomputer, 1
instance = comp, \cpuDataIn[7]~16\, cpuDataIn[7]~16, Microcomputer, 1
instance = comp, \cpu1|state~421\, cpu1|state~421, Microcomputer, 1
instance = comp, \cpu1|state.mul_state\, cpu1|state.mul_state, Microcomputer, 1
instance = comp, \cpu1|state~422\, cpu1|state~422, Microcomputer, 1
instance = comp, \cpu1|state.mulea_state\, cpu1|state.mulea_state, Microcomputer, 1
instance = comp, \cpu1|state~420\, cpu1|state~420, Microcomputer, 1
instance = comp, \cpu1|state.muld_state\, cpu1|state.muld_state, Microcomputer, 1
instance = comp, \cpu1|state~436\, cpu1|state~436, Microcomputer, 1
instance = comp, \cpu1|state.mul0_state\, cpu1|state.mul0_state, Microcomputer, 1
instance = comp, \cpu1|state~437\, cpu1|state~437, Microcomputer, 1
instance = comp, \cpu1|state.mul1_state\, cpu1|state.mul1_state, Microcomputer, 1
instance = comp, \cpu1|state~438\, cpu1|state~438, Microcomputer, 1
instance = comp, \cpu1|state.mul2_state\, cpu1|state.mul2_state, Microcomputer, 1
instance = comp, \cpu1|state~439\, cpu1|state~439, Microcomputer, 1
instance = comp, \cpu1|state.mul3_state\, cpu1|state.mul3_state, Microcomputer, 1
instance = comp, \cpu1|state~440\, cpu1|state~440, Microcomputer, 1
instance = comp, \cpu1|state.mul4_state\, cpu1|state.mul4_state, Microcomputer, 1
instance = comp, \cpu1|state~424\, cpu1|state~424, Microcomputer, 1
instance = comp, \cpu1|state.mul5_state\, cpu1|state.mul5_state, Microcomputer, 1
instance = comp, \cpu1|state~441\, cpu1|state~441, Microcomputer, 1
instance = comp, \cpu1|state.mul6_state\, cpu1|state.mul6_state, Microcomputer, 1
instance = comp, \cpu1|state~442\, cpu1|state~442, Microcomputer, 1
instance = comp, \cpu1|state.mul7_state\, cpu1|state.mul7_state, Microcomputer, 1
instance = comp, \cpu1|WideOr87~2\, cpu1|WideOr87~2, Microcomputer, 1
instance = comp, \cpu1|WideOr87~1\, cpu1|WideOr87~1, Microcomputer, 1
instance = comp, \cpu1|WideOr87~3\, cpu1|WideOr87~3, Microcomputer, 1
instance = comp, \cpu1|Selector482~0\, cpu1|Selector482~0, Microcomputer, 1
instance = comp, \cpu1|Equal3~0\, cpu1|Equal3~0, Microcomputer, 1
instance = comp, \cpu1|state~403\, cpu1|state~403, Microcomputer, 1
instance = comp, \cpu1|state.lbranch_state\, cpu1|state.lbranch_state, Microcomputer, 1
instance = comp, \sdMISO~input\, sdMISO~input, Microcomputer, 1
instance = comp, \sd1|Add2~5\, sd1|Add2~5, Microcomputer, 1
instance = comp, \sd1|clkCount[4]\, sd1|clkCount[4], Microcomputer, 1
instance = comp, \sd1|clkCount~0\, sd1|clkCount~0, Microcomputer, 1
instance = comp, \sd1|clkCount[0]\, sd1|clkCount[0], Microcomputer, 1
instance = comp, \sd1|clkCount~1\, sd1|clkCount~1, Microcomputer, 1
instance = comp, \sd1|clkCount[1]\, sd1|clkCount[1], Microcomputer, 1
instance = comp, \sd1|clkCount[2]\, sd1|clkCount[2], Microcomputer, 1
instance = comp, \sd1|clkCount~2\, sd1|clkCount~2, Microcomputer, 1
instance = comp, \sd1|clkCount[2]~DUPLICATE\, sd1|clkCount[2]~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|clkCount~4\, sd1|clkCount~4, Microcomputer, 1
instance = comp, \sd1|clkCount[4]~DUPLICATE\, sd1|clkCount[4]~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|clkCount~3\, sd1|clkCount~3, Microcomputer, 1
instance = comp, \sd1|clkCount[3]\, sd1|clkCount[3], Microcomputer, 1
instance = comp, \sd1|HighSpeed~0\, sd1|HighSpeed~0, Microcomputer, 1
instance = comp, \sd1|HighSpeed\, sd1|HighSpeed, Microcomputer, 1
instance = comp, \sd1|clkEn\, sd1|clkEn, Microcomputer, 1
instance = comp, \sd1|return_state.write_block_wait~0\, sd1|return_state.write_block_wait~0, Microcomputer, 1
instance = comp, \sd1|sd_read_flag\, sd1|sd_read_flag, Microcomputer, 1
instance = comp, \sd1|return_state.read_block_data~0\, sd1|return_state.read_block_data~0, Microcomputer, 1
instance = comp, \sd1|Add2~1\, sd1|Add2~1, Microcomputer, 1
instance = comp, \sd1|Selector67~0\, sd1|Selector67~0, Microcomputer, 1
instance = comp, \sd1|host_write_flag~0\, sd1|host_write_flag~0, Microcomputer, 1
instance = comp, \sd1|Equal6~0\, sd1|Equal6~0, Microcomputer, 1
instance = comp, \sd1|host_write_flag~DUPLICATE\, sd1|host_write_flag~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|WideOr31~1\, sd1|WideOr31~1, Microcomputer, 1
instance = comp, \sd1|Add2~17\, sd1|Add2~17, Microcomputer, 1
instance = comp, \sd1|Selector66~0\, sd1|Selector66~0, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[2]\, sd1|\fsm:byte_counter[2], Microcomputer, 1
instance = comp, \sd1|Add2~21\, sd1|Add2~21, Microcomputer, 1
instance = comp, \sd1|Selector65~0\, sd1|Selector65~0, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[3]\, sd1|\fsm:byte_counter[3], Microcomputer, 1
instance = comp, \sd1|Add2~25\, sd1|Add2~25, Microcomputer, 1
instance = comp, \sd1|Selector64~0\, sd1|Selector64~0, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[4]\, sd1|\fsm:byte_counter[4], Microcomputer, 1
instance = comp, \sd1|Add2~29\, sd1|Add2~29, Microcomputer, 1
instance = comp, \sd1|Selector63~0\, sd1|Selector63~0, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[5]\, sd1|\fsm:byte_counter[5], Microcomputer, 1
instance = comp, \sd1|Add2~33\, sd1|Add2~33, Microcomputer, 1
instance = comp, \sd1|Selector62~0\, sd1|Selector62~0, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[6]\, sd1|\fsm:byte_counter[6], Microcomputer, 1
instance = comp, \sd1|Add2~37\, sd1|Add2~37, Microcomputer, 1
instance = comp, \sd1|Selector61~0\, sd1|Selector61~0, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[7]\, sd1|\fsm:byte_counter[7], Microcomputer, 1
instance = comp, \sd1|Add2~13\, sd1|Add2~13, Microcomputer, 1
instance = comp, \sd1|Selector60~0\, sd1|Selector60~0, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[8]~DUPLICATE\, sd1|\fsm:byte_counter[8]~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|Equal12~0\, sd1|Equal12~0, Microcomputer, 1
instance = comp, \sd1|Equal12~1\, sd1|Equal12~1, Microcomputer, 1
instance = comp, \sd1|Selector73~0\, sd1|Selector73~0, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[8]\, sd1|\fsm:byte_counter[8], Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[1]~0\, sd1|\fsm:byte_counter[1]~0, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[1]~1\, sd1|\fsm:byte_counter[1]~1, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[0]~0\, sd1|\fsm:byte_counter[0]~0, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[0]~1\, sd1|\fsm:byte_counter[0]~1, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[1]\, sd1|\fsm:byte_counter[1], Microcomputer, 1
instance = comp, \sd1|Equal13~0\, sd1|Equal13~0, Microcomputer, 1
instance = comp, \sd1|return_state.receive_byte_wait~0\, sd1|return_state.receive_byte_wait~0, Microcomputer, 1
instance = comp, \sd1|return_state.receive_byte_wait~2\, sd1|return_state.receive_byte_wait~2, Microcomputer, 1
instance = comp, \sd1|return_state.read_block_data\, sd1|return_state.read_block_data, Microcomputer, 1
instance = comp, \sd1|sd_read_flag~0\, sd1|sd_read_flag~0, Microcomputer, 1
instance = comp, \sd1|Selector0~0\, sd1|Selector0~0, Microcomputer, 1
instance = comp, \sd1|sd_read_flag~DUPLICATE\, sd1|sd_read_flag~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|host_read_flag\, sd1|host_read_flag, Microcomputer, 1
instance = comp, \sd1|rd_dat_reg~0\, sd1|rd_dat_reg~0, Microcomputer, 1
instance = comp, \sd1|state.idle\, sd1|state.idle, Microcomputer, 1
instance = comp, \sramData[7]~input\, sramData[7]~input, Microcomputer, 1
instance = comp, \cpuDataIn[7]~51\, cpuDataIn[7]~51, Microcomputer, 1
instance = comp, \io1|controlReg[6]\, io1|controlReg[6], Microcomputer, 1
instance = comp, \io1|paramCount[2]\, io1|paramCount[2], Microcomputer, 1
instance = comp, \io1|dispByteLatch[6]~feeder\, io1|dispByteLatch[6]~feeder, Microcomputer, 1
instance = comp, \io1|dispByteSent\, io1|dispByteSent, Microcomputer, 1
instance = comp, \io1|dispByteWritten~0\, io1|dispByteWritten~0, Microcomputer, 1
instance = comp, \io1|dispByteWritten\, io1|dispByteWritten, Microcomputer, 1
instance = comp, \io1|dispByteLatch[0]~0\, io1|dispByteLatch[0]~0, Microcomputer, 1
instance = comp, \io1|dispByteLatch[6]\, io1|dispByteLatch[6], Microcomputer, 1
instance = comp, \io1|dispByteLatch[3]~DUPLICATE\, io1|dispByteLatch[3]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Equal31~1\, io1|Equal31~1, Microcomputer, 1
instance = comp, \io1|dispByteLatch[5]\, io1|dispByteLatch[5], Microcomputer, 1
instance = comp, \cpu1|state~311\, cpu1|state~311, Microcomputer, 1
instance = comp, \cpu1|state.int_pch_state\, cpu1|state.int_pch_state, Microcomputer, 1
instance = comp, \cpu1|cc[7]\, cpu1|cc[7], Microcomputer, 1
instance = comp, \cpu1|cc_ctrl.pull_cc~0\, cpu1|cc_ctrl.pull_cc~0, Microcomputer, 1
instance = comp, \cpu1|fic\, cpu1|fic, Microcomputer, 1
instance = comp, \cpu1|Mux526~0\, cpu1|Mux526~0, Microcomputer, 1
instance = comp, \cpu1|cc_ctrl.pull_cc~1\, cpu1|cc_ctrl.pull_cc~1, Microcomputer, 1
instance = comp, \cpu1|state~405\, cpu1|state~405, Microcomputer, 1
instance = comp, \cpu1|state.tfr_state\, cpu1|state.tfr_state, Microcomputer, 1
instance = comp, \cpu1|left_ctrl.dp_left~0\, cpu1|left_ctrl.dp_left~0, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_tfr~0\, cpu1|alu_ctrl.alu_tfr~0, Microcomputer, 1
instance = comp, \cpu1|Mux28~4\, cpu1|Mux28~4, Microcomputer, 1
instance = comp, \cpu1|state~407\, cpu1|state~407, Microcomputer, 1
instance = comp, \cpu1|state.orcc_state\, cpu1|state.orcc_state, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_orcc~0\, cpu1|alu_ctrl.alu_orcc~0, Microcomputer, 1
instance = comp, \cpu1|Selector283~0\, cpu1|Selector283~0, Microcomputer, 1
instance = comp, \cpu1|saved_state~153\, cpu1|saved_state~153, Microcomputer, 1
instance = comp, \cpu1|saved_state.reset_state\, cpu1|saved_state.reset_state, Microcomputer, 1
instance = comp, \cpu1|state~400\, cpu1|state~400, Microcomputer, 1
instance = comp, \cpu1|Mux170~0\, cpu1|Mux170~0, Microcomputer, 1
instance = comp, \cpu1|state~346\, cpu1|state~346, Microcomputer, 1
instance = comp, \cpu1|state~497\, cpu1|state~497, Microcomputer, 1
instance = comp, \cpu1|state.reset_state\, cpu1|state.reset_state, Microcomputer, 1
instance = comp, \cpu1|Mux93~0\, cpu1|Mux93~0, Microcomputer, 1
instance = comp, \cpu1|Mux31~0\, cpu1|Mux31~0, Microcomputer, 1
instance = comp, \cpu1|Mux93~1\, cpu1|Mux93~1, Microcomputer, 1
instance = comp, \io1|kbBuffer~126\, io1|kbBuffer~126, Microcomputer, 1
instance = comp, \io1|kbBuffer~60feeder\, io1|kbBuffer~60feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~60\, io1|kbBuffer~60, Microcomputer, 1
instance = comp, \io1|kbBuffer~18\, io1|kbBuffer~18, Microcomputer, 1
instance = comp, \io1|kbBuffer~25\, io1|kbBuffer~25, Microcomputer, 1
instance = comp, \io1|kbBuffer~32feeder\, io1|kbBuffer~32feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~32\, io1|kbBuffer~32, Microcomputer, 1
instance = comp, \io1|kbBuffer~11\, io1|kbBuffer~11, Microcomputer, 1
instance = comp, \io1|kbBuffer~98\, io1|kbBuffer~98, Microcomputer, 1
instance = comp, \io1|kbBuffer~53\, io1|kbBuffer~53, Microcomputer, 1
instance = comp, \io1|kbBuffer~46feeder\, io1|kbBuffer~46feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~46\, io1|kbBuffer~46, Microcomputer, 1
instance = comp, \io1|kbBuffer~39feeder\, io1|kbBuffer~39feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~39\, io1|kbBuffer~39, Microcomputer, 1
instance = comp, \io1|kbBuffer~70\, io1|kbBuffer~70, Microcomputer, 1
instance = comp, \io1|dataOut~0\, io1|dataOut~0, Microcomputer, 1
instance = comp, \io1|dataOut[0]\, io1|dataOut[0], Microcomputer, 1
instance = comp, \cpu1|Mux330~0\, cpu1|Mux330~0, Microcomputer, 1
instance = comp, \cpu1|Mux330~1\, cpu1|Mux330~1, Microcomputer, 1
instance = comp, \cpu1|addr_ctrl~0\, cpu1|addr_ctrl~0, Microcomputer, 1
instance = comp, \cpu1|Selector580~7\, cpu1|Selector580~7, Microcomputer, 1
instance = comp, \cpu1|WideOr87~4\, cpu1|WideOr87~4, Microcomputer, 1
instance = comp, \cpu1|WideOr87~7\, cpu1|WideOr87~7, Microcomputer, 1
instance = comp, \cpu1|Selector424~0\, cpu1|Selector424~0, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_eor~0\, cpu1|alu_ctrl.alu_eor~0, Microcomputer, 1
instance = comp, \cpu1|Mux370~3\, cpu1|Mux370~3, Microcomputer, 1
instance = comp, \cpu1|Mux24~0\, cpu1|Mux24~0, Microcomputer, 1
instance = comp, \cpu1|Selector596~1\, cpu1|Selector596~1, Microcomputer, 1
instance = comp, \cpu1|Selector596~3\, cpu1|Selector596~3, Microcomputer, 1
instance = comp, \cpu1|Selector596~2\, cpu1|Selector596~2, Microcomputer, 1
instance = comp, \cpu1|Selector601~0\, cpu1|Selector601~0, Microcomputer, 1
instance = comp, \cpu1|Selector601~1\, cpu1|Selector601~1, Microcomputer, 1
instance = comp, \cpu1|Selector596~4\, cpu1|Selector596~4, Microcomputer, 1
instance = comp, \cpu1|Mux36~0\, cpu1|Mux36~0, Microcomputer, 1
instance = comp, \cpu1|Selector27~0\, cpu1|Selector27~0, Microcomputer, 1
instance = comp, \cpu1|saved_state.dual_op_read8_state\, cpu1|saved_state.dual_op_read8_state, Microcomputer, 1
instance = comp, \cpu1|Selector456~2\, cpu1|Selector456~2, Microcomputer, 1
instance = comp, \cpu1|state~493\, cpu1|state~493, Microcomputer, 1
instance = comp, \cpu1|state.dual_op_read8_state\, cpu1|state.dual_op_read8_state, Microcomputer, 1
instance = comp, \cpu1|Equal2~0\, cpu1|Equal2~0, Microcomputer, 1
instance = comp, \cpu1|Selector30~0\, cpu1|Selector30~0, Microcomputer, 1
instance = comp, \cpu1|saved_state.dual_op_write8_state\, cpu1|saved_state.dual_op_write8_state, Microcomputer, 1
instance = comp, \cpu1|Selector459~2\, cpu1|Selector459~2, Microcomputer, 1
instance = comp, \cpu1|Selector459~3\, cpu1|Selector459~3, Microcomputer, 1
instance = comp, \cpu1|state~494\, cpu1|state~494, Microcomputer, 1
instance = comp, \cpu1|state.dual_op_write8_state\, cpu1|state.dual_op_write8_state, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_abx~0\, cpu1|alu_ctrl.alu_abx~0, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_com~1\, cpu1|alu_ctrl.alu_com~1, Microcomputer, 1
instance = comp, \cpu1|WideOr18~0\, cpu1|WideOr18~0, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_daa~0\, cpu1|alu_ctrl.alu_daa~0, Microcomputer, 1
instance = comp, \cpu1|Mux18~0\, cpu1|Mux18~0, Microcomputer, 1
instance = comp, \cpu1|Mux6~0\, cpu1|Mux6~0, Microcomputer, 1
instance = comp, \cpu1|Mux33~0\, cpu1|Mux33~0, Microcomputer, 1
instance = comp, \cpu1|Mux68~1\, cpu1|Mux68~1, Microcomputer, 1
instance = comp, \cpu1|Mux68~2\, cpu1|Mux68~2, Microcomputer, 1
instance = comp, \cpu1|Selector433~0\, cpu1|Selector433~0, Microcomputer, 1
instance = comp, \cpu1|Selector433~1\, cpu1|Selector433~1, Microcomputer, 1
instance = comp, \cpu1|state~373\, cpu1|state~373, Microcomputer, 1
instance = comp, \cpu1|Selector433~2\, cpu1|Selector433~2, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_inc~0\, cpu1|alu_ctrl.alu_inc~0, Microcomputer, 1
instance = comp, \cpu1|state~408\, cpu1|state~408, Microcomputer, 1
instance = comp, \cpu1|state.cwai_state\, cpu1|state.cwai_state, Microcomputer, 1
instance = comp, \cpu1|WideOr95~0\, cpu1|WideOr95~0, Microcomputer, 1
instance = comp, \cpu1|WideOr95~1\, cpu1|WideOr95~1, Microcomputer, 1
instance = comp, \cpu1|Selector4~0\, cpu1|Selector4~0, Microcomputer, 1
instance = comp, \cpu1|saved_state.fetch_state\, cpu1|saved_state.fetch_state, Microcomputer, 1
instance = comp, \cpu1|Selector433~3\, cpu1|Selector433~3, Microcomputer, 1
instance = comp, \cpu1|Mux137~0\, cpu1|Mux137~0, Microcomputer, 1
instance = comp, \cpu1|right_ctrl.accb_right~0\, cpu1|right_ctrl.accb_right~0, Microcomputer, 1
instance = comp, \cpu1|right_ctrl.accb_right~1\, cpu1|right_ctrl.accb_right~1, Microcomputer, 1
instance = comp, \cpu1|Mux370~6\, cpu1|Mux370~6, Microcomputer, 1
instance = comp, \cpu1|Mux370~7\, cpu1|Mux370~7, Microcomputer, 1
instance = comp, \cpu1|right_ctrl.accb_right~2\, cpu1|right_ctrl.accb_right~2, Microcomputer, 1
instance = comp, \cpu1|Mux370~5\, cpu1|Mux370~5, Microcomputer, 1
instance = comp, \cpu1|right_ctrl.accd_right~0\, cpu1|right_ctrl.accd_right~0, Microcomputer, 1
instance = comp, \cpu1|right~0\, cpu1|right~0, Microcomputer, 1
instance = comp, \cpu1|state~394\, cpu1|state~394, Microcomputer, 1
instance = comp, \cpu1|state~395\, cpu1|state~395, Microcomputer, 1
instance = comp, \cpu1|state~423\, cpu1|state~423, Microcomputer, 1
instance = comp, \cpu1|state.postincr2_state\, cpu1|state.postincr2_state, Microcomputer, 1
instance = comp, \cpu1|state~426\, cpu1|state~426, Microcomputer, 1
instance = comp, \cpu1|state~427\, cpu1|state~427, Microcomputer, 1
instance = comp, \cpu1|state.pcrel8_state\, cpu1|state.pcrel8_state, Microcomputer, 1
instance = comp, \cpu1|Mux370~1\, cpu1|Mux370~1, Microcomputer, 1
instance = comp, \cpu1|state~398\, cpu1|state~398, Microcomputer, 1
instance = comp, \cpu1|state.index16_state\, cpu1|state.index16_state, Microcomputer, 1
instance = comp, \cpu1|state~428\, cpu1|state~428, Microcomputer, 1
instance = comp, \cpu1|state.index16_2_state\, cpu1|state.index16_2_state, Microcomputer, 1
instance = comp, \cpu1|Selector600~1\, cpu1|Selector600~1, Microcomputer, 1
instance = comp, \cpu1|Selector483~0\, cpu1|Selector483~0, Microcomputer, 1
instance = comp, \cpu1|Selector487~2\, cpu1|Selector487~2, Microcomputer, 1
instance = comp, \cpu1|Selector54~0\, cpu1|Selector54~0, Microcomputer, 1
instance = comp, \cpu1|Selector54~1\, cpu1|Selector54~1, Microcomputer, 1
instance = comp, \cpu1|saved_state.sbranch_state\, cpu1|saved_state.sbranch_state, Microcomputer, 1
instance = comp, \cpu1|Selector483~1\, cpu1|Selector483~1, Microcomputer, 1
instance = comp, \cpu1|state~432\, cpu1|state~432, Microcomputer, 1
instance = comp, \cpu1|state.sbranch_state\, cpu1|state.sbranch_state, Microcomputer, 1
instance = comp, \cpu1|Selector600~2\, cpu1|Selector600~2, Microcomputer, 1
instance = comp, \cpu1|Selector600~3\, cpu1|Selector600~3, Microcomputer, 1
instance = comp, \cpu1|state~458\, cpu1|state~458, Microcomputer, 1
instance = comp, \cpu1|state.postincr1_state\, cpu1|state.postincr1_state, Microcomputer, 1
instance = comp, \cpu1|state~486\, cpu1|state~486, Microcomputer, 1
instance = comp, \cpu1|state.indirect_state\, cpu1|state.indirect_state, Microcomputer, 1
instance = comp, \cpu1|Selector28~0\, cpu1|Selector28~0, Microcomputer, 1
instance = comp, \cpu1|Selector31~1\, cpu1|Selector31~1, Microcomputer, 1
instance = comp, \cpu1|Selector28~1\, cpu1|Selector28~1, Microcomputer, 1
instance = comp, \cpu1|saved_state.dual_op_read16_state\, cpu1|saved_state.dual_op_read16_state, Microcomputer, 1
instance = comp, \cpu1|Selector457~0\, cpu1|Selector457~0, Microcomputer, 1
instance = comp, \cpu1|state~487\, cpu1|state~487, Microcomputer, 1
instance = comp, \cpu1|state.dual_op_read16_state\, cpu1|state.dual_op_read16_state, Microcomputer, 1
instance = comp, \cpu1|Selector600~0\, cpu1|Selector600~0, Microcomputer, 1
instance = comp, \cpu1|Mux581~0\, cpu1|Mux581~0, Microcomputer, 1
instance = comp, \cpu1|acca[5]~0\, cpu1|acca[5]~0, Microcomputer, 1
instance = comp, \cpu1|acca[5]~1\, cpu1|acca[5]~1, Microcomputer, 1
instance = comp, \cpu1|state~443\, cpu1|state~443, Microcomputer, 1
instance = comp, \cpu1|state~444\, cpu1|state~444, Microcomputer, 1
instance = comp, \cpu1|state.puls_state\, cpu1|state.puls_state, Microcomputer, 1
instance = comp, \cpu1|ea[0]~feeder\, cpu1|ea[0]~feeder, Microcomputer, 1
instance = comp, \cpuDataIn[0]~5\, cpuDataIn[0]~5, Microcomputer, 1
instance = comp, \cpu1|WideOr82~0\, cpu1|WideOr82~0, Microcomputer, 1
instance = comp, \cpu1|WideOr82~1\, cpu1|WideOr82~1, Microcomputer, 1
instance = comp, \cpu1|Selector423~0\, cpu1|Selector423~0, Microcomputer, 1
instance = comp, \cpu1|ea[1]~0\, cpu1|ea[1]~0, Microcomputer, 1
instance = comp, \cpu1|Selector314~0\, cpu1|Selector314~0, Microcomputer, 1
instance = comp, \cpu1|Selector581~0\, cpu1|Selector581~0, Microcomputer, 1
instance = comp, \cpu1|Mux331~0\, cpu1|Mux331~0, Microcomputer, 1
instance = comp, \cpu1|Selector581~3\, cpu1|Selector581~3, Microcomputer, 1
instance = comp, \cpu1|WideOr82~2\, cpu1|WideOr82~2, Microcomputer, 1
instance = comp, \cpu1|ea[0]~1\, cpu1|ea[0]~1, Microcomputer, 1
instance = comp, \cpu1|ea[0]\, cpu1|ea[0], Microcomputer, 1
instance = comp, \cpu1|state~353\, cpu1|state~353, Microcomputer, 1
instance = comp, \cpu1|state.puls_cc_state\, cpu1|state.puls_cc_state, Microcomputer, 1
instance = comp, \cpu1|Selector544~0\, cpu1|Selector544~0, Microcomputer, 1
instance = comp, \cpu1|state~354\, cpu1|state~354, Microcomputer, 1
instance = comp, \cpu1|state.puls_acca_state\, cpu1|state.puls_acca_state, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_add8~0\, cpu1|alu_ctrl.alu_add8~0, Microcomputer, 1
instance = comp, \cpu1|state~362\, cpu1|state~362, Microcomputer, 1
instance = comp, \cpu1|state.rti_cc_state\, cpu1|state.rti_cc_state, Microcomputer, 1
instance = comp, \cpu1|state~457\, cpu1|state~457, Microcomputer, 1
instance = comp, \cpu1|state.rti_entire_state\, cpu1|state.rti_entire_state, Microcomputer, 1
instance = comp, \cpu1|state~363\, cpu1|state~363, Microcomputer, 1
instance = comp, \cpu1|state.rti_acca_state\, cpu1|state.rti_acca_state, Microcomputer, 1
instance = comp, \cpu1|Selector570~0\, cpu1|Selector570~0, Microcomputer, 1
instance = comp, \cpu1|state~478\, cpu1|state~478, Microcomputer, 1
instance = comp, \cpu1|state.pulu_acca_state\, cpu1|state.pulu_acca_state, Microcomputer, 1
instance = comp, \cpu1|Mux581~1\, cpu1|Mux581~1, Microcomputer, 1
instance = comp, \cpuDataIn[2]~13\, cpuDataIn[2]~13, Microcomputer, 1
instance = comp, \cpu1|sp[10]~feeder\, cpu1|sp[10]~feeder, Microcomputer, 1
instance = comp, \cpu1|Selector56~1\, cpu1|Selector56~1, Microcomputer, 1
instance = comp, \cpu1|Selector56~0\, cpu1|Selector56~0, Microcomputer, 1
instance = comp, \cpu1|saved_state.jmp_state\, cpu1|saved_state.jmp_state, Microcomputer, 1
instance = comp, \cpu1|state~434\, cpu1|state~434, Microcomputer, 1
instance = comp, \cpu1|state~435\, cpu1|state~435, Microcomputer, 1
instance = comp, \cpu1|state.jmp_state\, cpu1|state.jmp_state, Microcomputer, 1
instance = comp, \cpu1|right_ctrl.ea_right~0\, cpu1|right_ctrl.ea_right~0, Microcomputer, 1
instance = comp, \cpu1|Mux536~0\, cpu1|Mux536~0, Microcomputer, 1
instance = comp, \cpu1|Selector355~0\, cpu1|Selector355~0, Microcomputer, 1
instance = comp, \cpu1|right_ctrl.acca_right~0\, cpu1|right_ctrl.acca_right~0, Microcomputer, 1
instance = comp, \cpu1|Selector363~1\, cpu1|Selector363~1, Microcomputer, 1
instance = comp, \cpu1|accb[7]~feeder\, cpu1|accb[7]~feeder, Microcomputer, 1
instance = comp, \cpu1|state~364\, cpu1|state~364, Microcomputer, 1
instance = comp, \cpu1|state.rti_accb_state\, cpu1|state.rti_accb_state, Microcomputer, 1
instance = comp, \cpu1|Selector545~0\, cpu1|Selector545~0, Microcomputer, 1
instance = comp, \cpu1|state~355\, cpu1|state~355, Microcomputer, 1
instance = comp, \cpu1|state.puls_accb_state\, cpu1|state.puls_accb_state, Microcomputer, 1
instance = comp, \cpu1|Mux500~0\, cpu1|Mux500~0, Microcomputer, 1
instance = comp, \cpu1|Mux28~6\, cpu1|Mux28~6, Microcomputer, 1
instance = comp, \cpu1|Mux584~0\, cpu1|Mux584~0, Microcomputer, 1
instance = comp, \cpu1|Selector571~0\, cpu1|Selector571~0, Microcomputer, 1
instance = comp, \cpu1|state~479\, cpu1|state~479, Microcomputer, 1
instance = comp, \cpu1|state.pulu_accb_state\, cpu1|state.pulu_accb_state, Microcomputer, 1
instance = comp, \cpu1|Mux585~0\, cpu1|Mux585~0, Microcomputer, 1
instance = comp, \sramData[5]~input\, sramData[5]~input, Microcomputer, 1
instance = comp, \sd1|block_busy\, sd1|block_busy, Microcomputer, 1
instance = comp, \sd1|Selector136~0\, sd1|Selector136~0, Microcomputer, 1
instance = comp, \sd1|block_busy~DUPLICATE\, sd1|block_busy~DUPLICATE, Microcomputer, 1
instance = comp, \cpuDataIn[4]~28\, cpuDataIn[4]~28, Microcomputer, 1
instance = comp, \gpio1|reg[0]\, gpio1|reg[0], Microcomputer, 1
instance = comp, \cpuDataIn[4]~24\, cpuDataIn[4]~24, Microcomputer, 1
instance = comp, \gpio1|Equal0~1\, gpio1|Equal0~1, Microcomputer, 1
instance = comp, \cpuDataIn[4]~25\, cpuDataIn[4]~25, Microcomputer, 1
instance = comp, \gpio2[4]~input\, gpio2[4]~input, Microcomputer, 1
instance = comp, \cpuDataIn[4]~23\, cpuDataIn[4]~23, Microcomputer, 1
instance = comp, \sramData[4]~input\, sramData[4]~input, Microcomputer, 1
instance = comp, \sd1|Selector103~0\, sd1|Selector103~0, Microcomputer, 1
instance = comp, \sd1|init_busy\, sd1|init_busy, Microcomputer, 1
instance = comp, \sd1|Selector143~1\, sd1|Selector143~1, Microcomputer, 1
instance = comp, \sd1|recv_data[5]~feeder\, sd1|recv_data[5]~feeder, Microcomputer, 1
instance = comp, \sd1|recv_data[5]\, sd1|recv_data[5], Microcomputer, 1
instance = comp, \sd1|recv_data[6]\, sd1|recv_data[6], Microcomputer, 1
instance = comp, \sd1|recv_data[7]\, sd1|recv_data[7], Microcomputer, 1
instance = comp, \sd1|recv_data[8]\, sd1|recv_data[8], Microcomputer, 1
instance = comp, \sd1|recv_data[9]\, sd1|recv_data[9], Microcomputer, 1
instance = comp, \sd1|recv_data[10]\, sd1|recv_data[10], Microcomputer, 1
instance = comp, \sd1|recv_data[11]\, sd1|recv_data[11], Microcomputer, 1
instance = comp, \sd1|recv_data[12]\, sd1|recv_data[12], Microcomputer, 1
instance = comp, \sd1|recv_data[13]~feeder\, sd1|recv_data[13]~feeder, Microcomputer, 1
instance = comp, \sd1|recv_data[13]\, sd1|recv_data[13], Microcomputer, 1
instance = comp, \sd1|recv_data[14]~feeder\, sd1|recv_data[14]~feeder, Microcomputer, 1
instance = comp, \sd1|recv_data[14]\, sd1|recv_data[14], Microcomputer, 1
instance = comp, \sd1|recv_data[15]\, sd1|recv_data[15], Microcomputer, 1
instance = comp, \sd1|recv_data[16]\, sd1|recv_data[16], Microcomputer, 1
instance = comp, \sd1|recv_data[17]\, sd1|recv_data[17], Microcomputer, 1
instance = comp, \sd1|recv_data[18]\, sd1|recv_data[18], Microcomputer, 1
instance = comp, \sd1|recv_data[19]\, sd1|recv_data[19], Microcomputer, 1
instance = comp, \sd1|recv_data[20]\, sd1|recv_data[20], Microcomputer, 1
instance = comp, \sd1|recv_data[21]\, sd1|recv_data[21], Microcomputer, 1
instance = comp, \sd1|recv_data[22]\, sd1|recv_data[22], Microcomputer, 1
instance = comp, \sd1|recv_data[23]\, sd1|recv_data[23], Microcomputer, 1
instance = comp, \sd1|recv_data[24]\, sd1|recv_data[24], Microcomputer, 1
instance = comp, \sd1|recv_data[25]\, sd1|recv_data[25], Microcomputer, 1
instance = comp, \sd1|recv_data[26]\, sd1|recv_data[26], Microcomputer, 1
instance = comp, \sd1|recv_data[27]\, sd1|recv_data[27], Microcomputer, 1
instance = comp, \sd1|recv_data[28]\, sd1|recv_data[28], Microcomputer, 1
instance = comp, \sd1|recv_data[29]\, sd1|recv_data[29], Microcomputer, 1
instance = comp, \sd1|recv_data[30]\, sd1|recv_data[30], Microcomputer, 1
instance = comp, \sd1|recv_data[31]\, sd1|recv_data[31], Microcomputer, 1
instance = comp, \sd1|Selector113~0\, sd1|Selector113~0, Microcomputer, 1
instance = comp, \sd1|return_state.cardsel\, sd1|return_state.cardsel, Microcomputer, 1
instance = comp, \sd1|state.cardsel~0\, sd1|state.cardsel~0, Microcomputer, 1
instance = comp, \sd1|state.cardsel\, sd1|state.cardsel, Microcomputer, 1
instance = comp, \sd1|state.cmd8\, sd1|state.cmd8, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[4]~6\, sd1|\fsm:bit_counter[4]~6, Microcomputer, 1
instance = comp, \sd1|state.cmd0\, sd1|state.cmd0, Microcomputer, 1
instance = comp, \sd1|Selector108~0\, sd1|Selector108~0, Microcomputer, 1
instance = comp, \sd1|return_state.cmd8\, sd1|return_state.cmd8, Microcomputer, 1
instance = comp, \sd1|state.cmd8~0\, sd1|state.cmd8~0, Microcomputer, 1
instance = comp, \sd1|state.cmd8~DUPLICATE\, sd1|state.cmd8~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|Selector109~0\, sd1|Selector109~0, Microcomputer, 1
instance = comp, \sd1|return_state.cmd55\, sd1|return_state.cmd55, Microcomputer, 1
instance = comp, \sd1|Selector84~0\, sd1|Selector84~0, Microcomputer, 1
instance = comp, \sd1|state.cmd55\, sd1|state.cmd55, Microcomputer, 1
instance = comp, \sd1|Selector110~0\, sd1|Selector110~0, Microcomputer, 1
instance = comp, \sd1|return_state.acmd41\, sd1|return_state.acmd41, Microcomputer, 1
instance = comp, \sd1|state.acmd41~0\, sd1|state.acmd41~0, Microcomputer, 1
instance = comp, \sd1|state.acmd41\, sd1|state.acmd41, Microcomputer, 1
instance = comp, \sd1|Selector111~0\, sd1|Selector111~0, Microcomputer, 1
instance = comp, \sd1|return_state.poll_cmd\, sd1|return_state.poll_cmd, Microcomputer, 1
instance = comp, \sd1|state.poll_cmd~0\, sd1|state.poll_cmd~0, Microcomputer, 1
instance = comp, \sd1|state.poll_cmd\, sd1|state.poll_cmd, Microcomputer, 1
instance = comp, \sd1|Selector87~0\, sd1|Selector87~0, Microcomputer, 1
instance = comp, \sd1|state.cmd58\, sd1|state.cmd58, Microcomputer, 1
instance = comp, \sd1|Selector94~0\, sd1|Selector94~0, Microcomputer, 1
instance = comp, \sd1|state.send_regreq\, sd1|state.send_regreq, Microcomputer, 1
instance = comp, \sd1|Selector95~0\, sd1|Selector95~0, Microcomputer, 1
instance = comp, \sd1|state.receive_ocr_wait\, sd1|state.receive_ocr_wait, Microcomputer, 1
instance = comp, \sd1|state.receive_byte_wait\, sd1|state.receive_byte_wait, Microcomputer, 1
instance = comp, \sd1|state.send_cmd~DUPLICATE\, sd1|state.send_cmd~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|Selector96~0\, sd1|Selector96~0, Microcomputer, 1
instance = comp, \sd1|state.receive_byte_wait~DUPLICATE\, sd1|state.receive_byte_wait~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|Selector77~0\, sd1|Selector77~0, Microcomputer, 1
instance = comp, \sd1|recv_data[0]~0\, sd1|recv_data[0]~0, Microcomputer, 1
instance = comp, \sd1|recv_data[0]\, sd1|recv_data[0], Microcomputer, 1
instance = comp, \sd1|recv_data[1]\, sd1|recv_data[1], Microcomputer, 1
instance = comp, \sd1|recv_data[2]~feeder\, sd1|recv_data[2]~feeder, Microcomputer, 1
instance = comp, \sd1|recv_data[2]\, sd1|recv_data[2], Microcomputer, 1
instance = comp, \sd1|recv_data[3]~feeder\, sd1|recv_data[3]~feeder, Microcomputer, 1
instance = comp, \sd1|recv_data[3]\, sd1|recv_data[3], Microcomputer, 1
instance = comp, \sd1|recv_data[4]~feeder\, sd1|recv_data[4]~feeder, Microcomputer, 1
instance = comp, \sd1|recv_data[4]\, sd1|recv_data[4], Microcomputer, 1
instance = comp, \sd1|Selector140~0\, sd1|Selector140~0, Microcomputer, 1
instance = comp, \sd1|dout[4]\, sd1|dout[4], Microcomputer, 1
instance = comp, \io2|rxBuffer~19\, io2|rxBuffer~19, Microcomputer, 1
instance = comp, \io2|dataOut~11\, io2|dataOut~11, Microcomputer, 1
instance = comp, \io2|dataOut~12\, io2|dataOut~12, Microcomputer, 1
instance = comp, \io2|dataOut[5]\, io2|dataOut[5], Microcomputer, 1
instance = comp, \gpio1|reg_ddr2[1]~0\, gpio1|reg_ddr2[1]~0, Microcomputer, 1
instance = comp, \gpio1|reg_ddr2[5]\, gpio1|reg_ddr2[5], Microcomputer, 1
instance = comp, \gpio1|reg[5]\, gpio1|reg[5], Microcomputer, 1
instance = comp, \gpio2[5]~input\, gpio2[5]~input, Microcomputer, 1
instance = comp, \gpio1|proc_dat2~0\, gpio1|proc_dat2~0, Microcomputer, 1
instance = comp, \gpio1|reg_dat2_d[5]~6\, gpio1|reg_dat2_d[5]~6, Microcomputer, 1
instance = comp, \gpio1|reg_dat2[5]\, gpio1|reg_dat2[5], Microcomputer, 1
instance = comp, \cpuDataIn[5]~33\, cpuDataIn[5]~33, Microcomputer, 1
instance = comp, \cpuDataIn[5]~34\, cpuDataIn[5]~34, Microcomputer, 1
instance = comp, \cpu1|Add0~1\, cpu1|Add0~1, Microcomputer, 1
instance = comp, \cpu1|Add0~5\, cpu1|Add0~5, Microcomputer, 1
instance = comp, \cpu1|Add0~9\, cpu1|Add0~9, Microcomputer, 1
instance = comp, \cpu1|Selector167~0\, cpu1|Selector167~0, Microcomputer, 1
instance = comp, \cpu1|md[6]~1\, cpu1|md[6]~1, Microcomputer, 1
instance = comp, \cpu1|Mux541~0\, cpu1|Mux541~0, Microcomputer, 1
instance = comp, \cpu1|Mux19~0\, cpu1|Mux19~0, Microcomputer, 1
instance = comp, \cpu1|Selector596~0\, cpu1|Selector596~0, Microcomputer, 1
instance = comp, \cpu1|Mux76~0\, cpu1|Mux76~0, Microcomputer, 1
instance = comp, \cpu1|Selector601~2\, cpu1|Selector601~2, Microcomputer, 1
instance = comp, \cpu1|Mux28~7\, cpu1|Mux28~7, Microcomputer, 1
instance = comp, \cpu1|state~448\, cpu1|state~448, Microcomputer, 1
instance = comp, \cpu1|state.pshu_state\, cpu1|state.pshu_state, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_lsr8~0\, cpu1|alu_ctrl.alu_lsr8~0, Microcomputer, 1
instance = comp, \cpu1|state~447\, cpu1|state~447, Microcomputer, 1
instance = comp, \cpu1|state.pshs_state\, cpu1|state.pshs_state, Microcomputer, 1
instance = comp, \cpu1|Selector601~3\, cpu1|Selector601~3, Microcomputer, 1
instance = comp, \cpu1|state~321\, cpu1|state~321, Microcomputer, 1
instance = comp, \cpu1|state.int_iyl_state\, cpu1|state.int_iyl_state, Microcomputer, 1
instance = comp, \cpu1|state~313\, cpu1|state~313, Microcomputer, 1
instance = comp, \cpu1|state.int_iyh_state\, cpu1|state.int_iyh_state, Microcomputer, 1
instance = comp, \cpu1|state~310\, cpu1|state~310, Microcomputer, 1
instance = comp, \cpu1|state.int_ixl_state\, cpu1|state.int_ixl_state, Microcomputer, 1
instance = comp, \cpu1|state~314\, cpu1|state~314, Microcomputer, 1
instance = comp, \cpu1|state.int_ixh_state\, cpu1|state.int_ixh_state, Microcomputer, 1
instance = comp, \cpu1|state~315\, cpu1|state~315, Microcomputer, 1
instance = comp, \cpu1|state.int_dp_state\, cpu1|state.int_dp_state, Microcomputer, 1
instance = comp, \cpu1|state~316\, cpu1|state~316, Microcomputer, 1
instance = comp, \cpu1|state.int_accb_state\, cpu1|state.int_accb_state, Microcomputer, 1
instance = comp, \cpu1|WideOr72~1\, cpu1|WideOr72~1, Microcomputer, 1
instance = comp, \cpu1|Selector535~0\, cpu1|Selector535~0, Microcomputer, 1
instance = comp, \cpu1|state~320\, cpu1|state~320, Microcomputer, 1
instance = comp, \cpu1|state.pshs_iyl_state\, cpu1|state.pshs_iyl_state, Microcomputer, 1
instance = comp, \cpu1|state~327\, cpu1|state~327, Microcomputer, 1
instance = comp, \cpu1|state.pshs_iyh_state\, cpu1|state.pshs_iyh_state, Microcomputer, 1
instance = comp, \cpu1|Selector537~0\, cpu1|Selector537~0, Microcomputer, 1
instance = comp, \cpu1|state~309\, cpu1|state~309, Microcomputer, 1
instance = comp, \cpu1|state.pshs_ixl_state\, cpu1|state.pshs_ixl_state, Microcomputer, 1
instance = comp, \cpu1|state~305\, cpu1|state~305, Microcomputer, 1
instance = comp, \cpu1|state.pshs_ixh_state\, cpu1|state.pshs_ixh_state, Microcomputer, 1
instance = comp, \cpu1|Selector537~1\, cpu1|Selector537~1, Microcomputer, 1
instance = comp, \cpu1|accb[3]~feeder\, cpu1|accb[3]~feeder, Microcomputer, 1
instance = comp, \cpu1|WideOr52~0\, cpu1|WideOr52~0, Microcomputer, 1
instance = comp, \cpu1|WideOr52~1\, cpu1|WideOr52~1, Microcomputer, 1
instance = comp, \cpu1|Selector408~0\, cpu1|Selector408~0, Microcomputer, 1
instance = comp, \cpu1|Mux110~0\, cpu1|Mux110~0, Microcomputer, 1
instance = comp, \cpu1|Selector408~1\, cpu1|Selector408~1, Microcomputer, 1
instance = comp, \cpu1|accb[5]~3\, cpu1|accb[5]~3, Microcomputer, 1
instance = comp, \cpu1|accb[3]~DUPLICATE\, cpu1|accb[3]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Selector367~0\, cpu1|Selector367~0, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_st8~0\, cpu1|alu_ctrl.alu_st8~0, Microcomputer, 1
instance = comp, \cpu1|Selector591~1\, cpu1|Selector591~1, Microcomputer, 1
instance = comp, \cpu1|Selector591~2\, cpu1|Selector591~2, Microcomputer, 1
instance = comp, \cpu1|Mux349~0\, cpu1|Mux349~0, Microcomputer, 1
instance = comp, \cpu1|Mux370~0\, cpu1|Mux370~0, Microcomputer, 1
instance = comp, \cpu1|Selector591~3\, cpu1|Selector591~3, Microcomputer, 1
instance = comp, \cpu1|Selector591~4\, cpu1|Selector591~4, Microcomputer, 1
instance = comp, \cpu1|Selector591~0\, cpu1|Selector591~0, Microcomputer, 1
instance = comp, \cpu1|Selector314~2\, cpu1|Selector314~2, Microcomputer, 1
instance = comp, \cpu1|Selector314~1\, cpu1|Selector314~1, Microcomputer, 1
instance = comp, \cpu1|pre_code[0]\, cpu1|pre_code[0], Microcomputer, 1
instance = comp, \cpu1|Mux523~0\, cpu1|Mux523~0, Microcomputer, 1
instance = comp, \cpu1|Mux523~1\, cpu1|Mux523~1, Microcomputer, 1
instance = comp, \cpu1|Selector81~0\, cpu1|Selector81~0, Microcomputer, 1
instance = comp, \cpu1|saved_state.int_cwai_state\, cpu1|saved_state.int_cwai_state, Microcomputer, 1
instance = comp, \cpu1|state~455\, cpu1|state~455, Microcomputer, 1
instance = comp, \cpu1|state~412\, cpu1|state~412, Microcomputer, 1
instance = comp, \cpu1|state~456\, cpu1|state~456, Microcomputer, 1
instance = comp, \cpu1|state.int_cwai_state\, cpu1|state.int_cwai_state, Microcomputer, 1
instance = comp, \cpu1|state~411\, cpu1|state~411, Microcomputer, 1
instance = comp, \cpu1|Selector85~0\, cpu1|Selector85~0, Microcomputer, 1
instance = comp, \cpu1|saved_state.int_irqmask_state\, cpu1|saved_state.int_irqmask_state, Microcomputer, 1
instance = comp, \cpu1|state~413\, cpu1|state~413, Microcomputer, 1
instance = comp, \cpu1|state~414\, cpu1|state~414, Microcomputer, 1
instance = comp, \cpu1|state.int_irqmask_state\, cpu1|state.int_irqmask_state, Microcomputer, 1
instance = comp, \cpu1|Mux124~0\, cpu1|Mux124~0, Microcomputer, 1
instance = comp, \cpu1|Selector84~0\, cpu1|Selector84~0, Microcomputer, 1
instance = comp, \cpu1|saved_state.int_swimask_state\, cpu1|saved_state.int_swimask_state, Microcomputer, 1
instance = comp, \cpu1|state~509\, cpu1|state~509, Microcomputer, 1
instance = comp, \cpu1|state.int_swimask_state\, cpu1|state.int_swimask_state, Microcomputer, 1
instance = comp, \cpu1|state~450\, cpu1|state~450, Microcomputer, 1
instance = comp, \cpu1|state~452\, cpu1|state~452, Microcomputer, 1
instance = comp, \cpu1|state.int_nmi_state\, cpu1|state.int_nmi_state, Microcomputer, 1
instance = comp, \cpu1|state~459\, cpu1|state~459, Microcomputer, 1
instance = comp, \cpu1|state.int_nmi1_state\, cpu1|state.int_nmi1_state, Microcomputer, 1
instance = comp, \cpu1|Selector82~0\, cpu1|Selector82~0, Microcomputer, 1
instance = comp, \cpu1|saved_state.int_nmimask_state\, cpu1|saved_state.int_nmimask_state, Microcomputer, 1
instance = comp, \cpu1|state~417\, cpu1|state~417, Microcomputer, 1
instance = comp, \cpu1|state~416\, cpu1|state~416, Microcomputer, 1
instance = comp, \cpu1|state~415\, cpu1|state~415, Microcomputer, 1
instance = comp, \cpu1|state~418\, cpu1|state~418, Microcomputer, 1
instance = comp, \cpu1|state.int_nmimask_state\, cpu1|state.int_nmimask_state, Microcomputer, 1
instance = comp, \cpu1|Selector594~0\, cpu1|Selector594~0, Microcomputer, 1
instance = comp, \cpu1|state~402\, cpu1|state~402, Microcomputer, 1
instance = comp, \cpu1|state.indexaddr_state\, cpu1|state.indexaddr_state, Microcomputer, 1
instance = comp, \cpu1|state~430\, cpu1|state~430, Microcomputer, 1
instance = comp, \cpu1|state.indexaddr2_state\, cpu1|state.indexaddr2_state, Microcomputer, 1
instance = comp, \cpu1|Selector594~1\, cpu1|Selector594~1, Microcomputer, 1
instance = comp, \cpu1|Selector594~5\, cpu1|Selector594~5, Microcomputer, 1
instance = comp, \cpu1|Selector594~6\, cpu1|Selector594~6, Microcomputer, 1
instance = comp, \cpu1|Mux8~0\, cpu1|Mux8~0, Microcomputer, 1
instance = comp, \cpu1|Selector594~3\, cpu1|Selector594~3, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_st16~0\, cpu1|alu_ctrl.alu_st16~0, Microcomputer, 1
instance = comp, \cpu1|Selector594~4\, cpu1|Selector594~4, Microcomputer, 1
instance = comp, \cpu1|Mux140~0\, cpu1|Mux140~0, Microcomputer, 1
instance = comp, \cpu1|Mux20~0\, cpu1|Mux20~0, Microcomputer, 1
instance = comp, \cpu1|Selector614~0\, cpu1|Selector614~0, Microcomputer, 1
instance = comp, \cpu1|Selector366~0\, cpu1|Selector366~0, Microcomputer, 1
instance = comp, \cpu1|Selector594~2\, cpu1|Selector594~2, Microcomputer, 1
instance = comp, \cpu1|Selector594~7\, cpu1|Selector594~7, Microcomputer, 1
instance = comp, \cpu1|Mux526~1\, cpu1|Mux526~1, Microcomputer, 1
instance = comp, \cpu1|Selector547~0\, cpu1|Selector547~0, Microcomputer, 1
instance = comp, \cpu1|next_state~2\, cpu1|next_state~2, Microcomputer, 1
instance = comp, \cpu1|state~356\, cpu1|state~356, Microcomputer, 1
instance = comp, \cpu1|state.puls_dp_state\, cpu1|state.puls_dp_state, Microcomputer, 1
instance = comp, \cpu1|Selector547~1\, cpu1|Selector547~1, Microcomputer, 1
instance = comp, \cpu1|state~351\, cpu1|state~351, Microcomputer, 1
instance = comp, \cpu1|state.puls_ixh_state\, cpu1|state.puls_ixh_state, Microcomputer, 1
instance = comp, \cpu1|state~357\, cpu1|state~357, Microcomputer, 1
instance = comp, \cpu1|state.puls_ixl_state\, cpu1|state.puls_ixl_state, Microcomputer, 1
instance = comp, \cpu1|Selector549~1\, cpu1|Selector549~1, Microcomputer, 1
instance = comp, \cpu1|Selector549~2\, cpu1|Selector549~2, Microcomputer, 1
instance = comp, \cpu1|Equal4~2\, cpu1|Equal4~2, Microcomputer, 1
instance = comp, \cpu1|Selector549~0\, cpu1|Selector549~0, Microcomputer, 1
instance = comp, \cpu1|state~360\, cpu1|state~360, Microcomputer, 1
instance = comp, \cpu1|state.puls_iyh_state\, cpu1|state.puls_iyh_state, Microcomputer, 1
instance = comp, \cpu1|state~359\, cpu1|state~359, Microcomputer, 1
instance = comp, \cpu1|state.puls_iyl_state\, cpu1|state.puls_iyl_state, Microcomputer, 1
instance = comp, \cpu1|Selector551~0\, cpu1|Selector551~0, Microcomputer, 1
instance = comp, \cpu1|Selector551~1\, cpu1|Selector551~1, Microcomputer, 1
instance = comp, \cpu1|Selector551~2\, cpu1|Selector551~2, Microcomputer, 1
instance = comp, \cpu1|state~333\, cpu1|state~333, Microcomputer, 1
instance = comp, \cpu1|state.puls_uph_state\, cpu1|state.puls_uph_state, Microcomputer, 1
instance = comp, \cpu1|state~332\, cpu1|state~332, Microcomputer, 1
instance = comp, \cpu1|state.puls_upl_state\, cpu1|state.puls_upl_state, Microcomputer, 1
instance = comp, \cpu1|Selector553~0\, cpu1|Selector553~0, Microcomputer, 1
instance = comp, \cpu1|Selector553~1\, cpu1|Selector553~1, Microcomputer, 1
instance = comp, \cpu1|state~350\, cpu1|state~350, Microcomputer, 1
instance = comp, \cpu1|state.puls_pch_state\, cpu1|state.puls_pch_state, Microcomputer, 1
instance = comp, \cpu1|WideOr79\, cpu1|WideOr79, Microcomputer, 1
instance = comp, \io2|rxBuffer~15\, io2|rxBuffer~15, Microcomputer, 1
instance = comp, \io2|dataOut~2\, io2|dataOut~2, Microcomputer, 1
instance = comp, \io2|tx_fsm~0\, io2|tx_fsm~0, Microcomputer, 1
instance = comp, \io2|dataOut~3\, io2|dataOut~3, Microcomputer, 1
instance = comp, \io2|dataOut[1]\, io2|dataOut[1], Microcomputer, 1
instance = comp, \io1|kbBuffer~135\, io1|kbBuffer~135, Microcomputer, 1
instance = comp, \io1|kbBuffer~47\, io1|kbBuffer~47, Microcomputer, 1
instance = comp, \io1|kbBuffer~54\, io1|kbBuffer~54, Microcomputer, 1
instance = comp, \io1|kbBuffer~19\, io1|kbBuffer~19, Microcomputer, 1
instance = comp, \io1|kbBuffer~26feeder\, io1|kbBuffer~26feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~26\, io1|kbBuffer~26, Microcomputer, 1
instance = comp, \io1|kbBuffer~33feeder\, io1|kbBuffer~33feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~33\, io1|kbBuffer~33, Microcomputer, 1
instance = comp, \io1|kbBuffer~12\, io1|kbBuffer~12, Microcomputer, 1
instance = comp, \io1|kbBuffer~102\, io1|kbBuffer~102, Microcomputer, 1
instance = comp, \io1|kbBuffer~61\, io1|kbBuffer~61, Microcomputer, 1
instance = comp, \io1|kbBuffer~40feeder\, io1|kbBuffer~40feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~40\, io1|kbBuffer~40, Microcomputer, 1
instance = comp, \io1|kbBuffer~74\, io1|kbBuffer~74, Microcomputer, 1
instance = comp, \io1|dataOut~1\, io1|dataOut~1, Microcomputer, 1
instance = comp, \io1|dataOut[1]\, io1|dataOut[1], Microcomputer, 1
instance = comp, \cpuDataIn[1]~11\, cpuDataIn[1]~11, Microcomputer, 1
instance = comp, \cpu1|Selector161~0\, cpu1|Selector161~0, Microcomputer, 1
instance = comp, \gpio1|reg_ddr2[7]\, gpio1|reg_ddr2[7], Microcomputer, 1
instance = comp, \gpio1|reg[7]\, gpio1|reg[7], Microcomputer, 1
instance = comp, \gpio2[7]~input\, gpio2[7]~input, Microcomputer, 1
instance = comp, \gpio1|reg_dat2_d[7]~4\, gpio1|reg_dat2_d[7]~4, Microcomputer, 1
instance = comp, \gpio1|reg_dat2[7]\, gpio1|reg_dat2[7], Microcomputer, 1
instance = comp, \cpuDataIn~61\, cpuDataIn~61, Microcomputer, 1
instance = comp, \sd1|Selector137~0\, sd1|Selector137~0, Microcomputer, 1
instance = comp, \sd1|dout[7]\, sd1|dout[7], Microcomputer, 1
instance = comp, \sd1|Equal6~1\, sd1|Equal6~1, Microcomputer, 1
instance = comp, \cpuDataIn~17\, cpuDataIn~17, Microcomputer, 1
instance = comp, \cpuDataIn~18\, cpuDataIn~18, Microcomputer, 1
instance = comp, \cpu1|Selector324~4\, cpu1|Selector324~4, Microcomputer, 1
instance = comp, \cpu1|state~491\, cpu1|state~491, Microcomputer, 1
instance = comp, \cpu1|state.indirect2_state\, cpu1|state.indirect2_state, Microcomputer, 1
instance = comp, \cpu1|addr~3\, cpu1|addr~3, Microcomputer, 1
instance = comp, \cpu1|state~488\, cpu1|state~488, Microcomputer, 1
instance = comp, \cpu1|state.dual_op_read16_2_state\, cpu1|state.dual_op_read16_2_state, Microcomputer, 1
instance = comp, \cpu1|addr~5\, cpu1|addr~5, Microcomputer, 1
instance = comp, \cpu1|Selector316~3\, cpu1|Selector316~3, Microcomputer, 1
instance = comp, \cpu1|sp[7]~feeder\, cpu1|sp[7]~feeder, Microcomputer, 1
instance = comp, \cpu1|pre_code[1]\, cpu1|pre_code[1], Microcomputer, 1
instance = comp, \cpu1|Selector313~1\, cpu1|Selector313~1, Microcomputer, 1
instance = comp, \cpu1|Selector313~0\, cpu1|Selector313~0, Microcomputer, 1
instance = comp, \cpu1|pre_code[1]~DUPLICATE\, cpu1|pre_code[1]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Mux147~2\, cpu1|Mux147~2, Microcomputer, 1
instance = comp, \cpu1|sp_ctrl.load_sp~0\, cpu1|sp_ctrl.load_sp~0, Microcomputer, 1
instance = comp, \cpu1|sp_ctrl.pull_lo_sp~0\, cpu1|sp_ctrl.pull_lo_sp~0, Microcomputer, 1
instance = comp, \cpu1|md[5]~3\, cpu1|md[5]~3, Microcomputer, 1
instance = comp, \cpu1|md[5]~DUPLICATE\, cpu1|md[5]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Selector416~1\, cpu1|Selector416~1, Microcomputer, 1
instance = comp, \cpu1|Mux28~8\, cpu1|Mux28~8, Microcomputer, 1
instance = comp, \cpu1|Equal4~3\, cpu1|Equal4~3, Microcomputer, 1
instance = comp, \cpu1|sp_ctrl.load_sp~4\, cpu1|sp_ctrl.load_sp~4, Microcomputer, 1
instance = comp, \cpu1|sp_ctrl.load_sp~5\, cpu1|sp_ctrl.load_sp~5, Microcomputer, 1
instance = comp, \cpu1|Equal6~0\, cpu1|Equal6~0, Microcomputer, 1
instance = comp, \cpu1|state~317\, cpu1|state~317, Microcomputer, 1
instance = comp, \cpu1|state.int_acca_state\, cpu1|state.int_acca_state, Microcomputer, 1
instance = comp, \cpu1|WideOr72~2\, cpu1|WideOr72~2, Microcomputer, 1
instance = comp, \cpu1|sp_ctrl.load_sp~6\, cpu1|sp_ctrl.load_sp~6, Microcomputer, 1
instance = comp, \cpu1|Equal8~0\, cpu1|Equal8~0, Microcomputer, 1
instance = comp, \cpu1|next_state~1\, cpu1|next_state~1, Microcomputer, 1
instance = comp, \cpu1|Selector539~0\, cpu1|Selector539~0, Microcomputer, 1
instance = comp, \cpu1|Selector539~1\, cpu1|Selector539~1, Microcomputer, 1
instance = comp, \cpu1|state~324\, cpu1|state~324, Microcomputer, 1
instance = comp, \cpu1|state.pshs_accb_state\, cpu1|state.pshs_accb_state, Microcomputer, 1
instance = comp, \cpu1|sp_ctrl.load_sp~2\, cpu1|sp_ctrl.load_sp~2, Microcomputer, 1
instance = comp, \cpu1|sp_ctrl.load_sp~3\, cpu1|sp_ctrl.load_sp~3, Microcomputer, 1
instance = comp, \cpu1|sp_ctrl.load_sp~1\, cpu1|sp_ctrl.load_sp~1, Microcomputer, 1
instance = comp, \cpu1|sp_ctrl.load_sp~7\, cpu1|sp_ctrl.load_sp~7, Microcomputer, 1
instance = comp, \cpu1|sp_ctrl.load_sp~8\, cpu1|sp_ctrl.load_sp~8, Microcomputer, 1
instance = comp, \cpu1|Selector250~0\, cpu1|Selector250~0, Microcomputer, 1
instance = comp, \cpu1|sp[1]~1\, cpu1|sp[1]~1, Microcomputer, 1
instance = comp, \cpu1|sp[7]\, cpu1|sp[7], Microcomputer, 1
instance = comp, \cpu1|Selector316~2\, cpu1|Selector316~2, Microcomputer, 1
instance = comp, \cpu1|Selector323~3\, cpu1|Selector323~3, Microcomputer, 1
instance = comp, \cpu1|up[7]~feeder\, cpu1|up[7]~feeder, Microcomputer, 1
instance = comp, \cpu1|state~365\, cpu1|state~365, Microcomputer, 1
instance = comp, \cpu1|state.rti_dp_state\, cpu1|state.rti_dp_state, Microcomputer, 1
instance = comp, \cpu1|state~352\, cpu1|state~352, Microcomputer, 1
instance = comp, \cpu1|state.rti_ixh_state\, cpu1|state.rti_ixh_state, Microcomputer, 1
instance = comp, \cpu1|state~366\, cpu1|state~366, Microcomputer, 1
instance = comp, \cpu1|state.rti_ixl_state\, cpu1|state.rti_ixl_state, Microcomputer, 1
instance = comp, \cpu1|state~361\, cpu1|state~361, Microcomputer, 1
instance = comp, \cpu1|state.rti_iyh_state\, cpu1|state.rti_iyh_state, Microcomputer, 1
instance = comp, \cpu1|state~358\, cpu1|state~358, Microcomputer, 1
instance = comp, \cpu1|state.rti_iyl_state\, cpu1|state.rti_iyl_state, Microcomputer, 1
instance = comp, \cpu1|state~334\, cpu1|state~334, Microcomputer, 1
instance = comp, \cpu1|state.rti_uph_state\, cpu1|state.rti_uph_state, Microcomputer, 1
instance = comp, \cpu1|state~331\, cpu1|state~331, Microcomputer, 1
instance = comp, \cpu1|state.rti_upl_state\, cpu1|state.rti_upl_state, Microcomputer, 1
instance = comp, \cpu1|up_ctrl.load_up~0\, cpu1|up_ctrl.load_up~0, Microcomputer, 1
instance = comp, \cpu1|up_ctrl.pull_lo_up~0\, cpu1|up_ctrl.pull_lo_up~0, Microcomputer, 1
instance = comp, \cpu1|state~469\, cpu1|state~469, Microcomputer, 1
instance = comp, \cpu1|state.pshu_pcl_state\, cpu1|state.pshu_pcl_state, Microcomputer, 1
instance = comp, \cpu1|state~462\, cpu1|state~462, Microcomputer, 1
instance = comp, \cpu1|state.pshu_pch_state\, cpu1|state.pshu_pch_state, Microcomputer, 1
instance = comp, \cpu1|Selector559~0\, cpu1|Selector559~0, Microcomputer, 1
instance = comp, \cpu1|state~470\, cpu1|state~470, Microcomputer, 1
instance = comp, \cpu1|state.pshu_spl_state\, cpu1|state.pshu_spl_state, Microcomputer, 1
instance = comp, \cpu1|state~463\, cpu1|state~463, Microcomputer, 1
instance = comp, \cpu1|state.pshu_sph_state\, cpu1|state.pshu_sph_state, Microcomputer, 1
instance = comp, \cpu1|up[8]~3\, cpu1|up[8]~3, Microcomputer, 1
instance = comp, \cpu1|Selector561~0\, cpu1|Selector561~0, Microcomputer, 1
instance = comp, \cpu1|state~471\, cpu1|state~471, Microcomputer, 1
instance = comp, \cpu1|state.pshu_iyl_state\, cpu1|state.pshu_iyl_state, Microcomputer, 1
instance = comp, \cpu1|state~464\, cpu1|state~464, Microcomputer, 1
instance = comp, \cpu1|state.pshu_iyh_state\, cpu1|state.pshu_iyh_state, Microcomputer, 1
instance = comp, \cpu1|Selector563~0\, cpu1|Selector563~0, Microcomputer, 1
instance = comp, \cpu1|Selector563~1\, cpu1|Selector563~1, Microcomputer, 1
instance = comp, \cpu1|state~466\, cpu1|state~466, Microcomputer, 1
instance = comp, \cpu1|state.pshu_dp_state\, cpu1|state.pshu_dp_state, Microcomputer, 1
instance = comp, \cpu1|Selector565~0\, cpu1|Selector565~0, Microcomputer, 1
instance = comp, \cpu1|Selector565~1\, cpu1|Selector565~1, Microcomputer, 1
instance = comp, \cpu1|state~468\, cpu1|state~468, Microcomputer, 1
instance = comp, \cpu1|state.pshu_accb_state\, cpu1|state.pshu_accb_state, Microcomputer, 1
instance = comp, \cpu1|Selector564~0\, cpu1|Selector564~0, Microcomputer, 1
instance = comp, \cpu1|Selector564~1\, cpu1|Selector564~1, Microcomputer, 1
instance = comp, \cpu1|Selector564~2\, cpu1|Selector564~2, Microcomputer, 1
instance = comp, \cpu1|state~467\, cpu1|state~467, Microcomputer, 1
instance = comp, \cpu1|state.pshu_acca_state\, cpu1|state.pshu_acca_state, Microcomputer, 1
instance = comp, \cpu1|up[8]~0\, cpu1|up[8]~0, Microcomputer, 1
instance = comp, \cpu1|up[8]~1\, cpu1|up[8]~1, Microcomputer, 1
instance = comp, \cpu1|Mux370~8\, cpu1|Mux370~8, Microcomputer, 1
instance = comp, \cpu1|state~472\, cpu1|state~472, Microcomputer, 1
instance = comp, \cpu1|state.pshu_ixl_state\, cpu1|state.pshu_ixl_state, Microcomputer, 1
instance = comp, \cpu1|Selector416~0\, cpu1|Selector416~0, Microcomputer, 1
instance = comp, \cpu1|md[6]\, cpu1|md[6], Microcomputer, 1
instance = comp, \cpu1|Mux349~6\, cpu1|Mux349~6, Microcomputer, 1
instance = comp, \cpu1|up[8]~4\, cpu1|up[8]~4, Microcomputer, 1
instance = comp, \cpu1|up[8]~5\, cpu1|up[8]~5, Microcomputer, 1
instance = comp, \cpu1|up[8]~6\, cpu1|up[8]~6, Microcomputer, 1
instance = comp, \cpu1|up[8]~2\, cpu1|up[8]~2, Microcomputer, 1
instance = comp, \cpu1|up[8]~7\, cpu1|up[8]~7, Microcomputer, 1
instance = comp, \cpu1|up[2]~8\, cpu1|up[2]~8, Microcomputer, 1
instance = comp, \cpu1|WideOr68~0\, cpu1|WideOr68~0, Microcomputer, 1
instance = comp, \cpu1|Selector415~2\, cpu1|Selector415~2, Microcomputer, 1
instance = comp, \cpu1|WideOr68~5\, cpu1|WideOr68~5, Microcomputer, 1
instance = comp, \cpu1|Selector415~1\, cpu1|Selector415~1, Microcomputer, 1
instance = comp, \cpu1|Selector415~6\, cpu1|Selector415~6, Microcomputer, 1
instance = comp, \cpu1|Selector415~0\, cpu1|Selector415~0, Microcomputer, 1
instance = comp, \cpu1|Selector415~3\, cpu1|Selector415~3, Microcomputer, 1
instance = comp, \cpu1|Selector415~4\, cpu1|Selector415~4, Microcomputer, 1
instance = comp, \cpu1|Selector415~5\, cpu1|Selector415~5, Microcomputer, 1
instance = comp, \cpu1|Selector415~7\, cpu1|Selector415~7, Microcomputer, 1
instance = comp, \cpu1|Selector415~8\, cpu1|Selector415~8, Microcomputer, 1
instance = comp, \cpu1|up[0]~9\, cpu1|up[0]~9, Microcomputer, 1
instance = comp, \cpu1|up[7]\, cpu1|up[7], Microcomputer, 1
instance = comp, \cpu1|Selector323~2\, cpu1|Selector323~2, Microcomputer, 1
instance = comp, \cpu1|Selector323~1\, cpu1|Selector323~1, Microcomputer, 1
instance = comp, \cpu1|Selector323~0\, cpu1|Selector323~0, Microcomputer, 1
instance = comp, \cpu1|Selector323~4\, cpu1|Selector323~4, Microcomputer, 1
instance = comp, \cpu1|sp[8]~feeder\, cpu1|sp[8]~feeder, Microcomputer, 1
instance = comp, \cpu1|md[10]~4\, cpu1|md[10]~4, Microcomputer, 1
instance = comp, \cpu1|md[10]~5\, cpu1|md[10]~5, Microcomputer, 1
instance = comp, \cpu1|Selector274~0\, cpu1|Selector274~0, Microcomputer, 1
instance = comp, \cpu1|md[10]~6\, cpu1|md[10]~6, Microcomputer, 1
instance = comp, \cpu1|md[8]~DUPLICATE\, cpu1|md[8]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|dp[0]~feeder\, cpu1|dp[0]~feeder, Microcomputer, 1
instance = comp, \cpu1|Mux349~4\, cpu1|Mux349~4, Microcomputer, 1
instance = comp, \cpu1|Selector573~0\, cpu1|Selector573~0, Microcomputer, 1
instance = comp, \cpu1|state~480\, cpu1|state~480, Microcomputer, 1
instance = comp, \cpu1|state.pulu_dp_state\, cpu1|state.pulu_dp_state, Microcomputer, 1
instance = comp, \cpu1|WideOr56~0\, cpu1|WideOr56~0, Microcomputer, 1
instance = comp, \cpu1|dp[0]~0\, cpu1|dp[0]~0, Microcomputer, 1
instance = comp, \cpu1|dp[5]~1\, cpu1|dp[5]~1, Microcomputer, 1
instance = comp, \cpu1|dp[0]\, cpu1|dp[0], Microcomputer, 1
instance = comp, \cpu1|Selector177~0\, cpu1|Selector177~0, Microcomputer, 1
instance = comp, \cpu1|ea[8]\, cpu1|ea[8], Microcomputer, 1
instance = comp, \cpu1|Mux535~1\, cpu1|Mux535~1, Microcomputer, 1
instance = comp, \cpu1|state~431\, cpu1|state~431, Microcomputer, 1
instance = comp, \cpu1|state.indirect3_state\, cpu1|state.indirect3_state, Microcomputer, 1
instance = comp, \cpu1|Mux535~0\, cpu1|Mux535~0, Microcomputer, 1
instance = comp, \cpu1|Mux535~3\, cpu1|Mux535~3, Microcomputer, 1
instance = comp, \cpu1|Mux535~2\, cpu1|Mux535~2, Microcomputer, 1
instance = comp, \cpu1|Mux535~4\, cpu1|Mux535~4, Microcomputer, 1
instance = comp, \cpu1|Selector362~0\, cpu1|Selector362~0, Microcomputer, 1
instance = comp, \cpu1|up[8]~feeder\, cpu1|up[8]~feeder, Microcomputer, 1
instance = comp, \cpu1|up_ctrl.pull_hi_up~0\, cpu1|up_ctrl.pull_hi_up~0, Microcomputer, 1
instance = comp, \cpu1|up[8]~10\, cpu1|up[8]~10, Microcomputer, 1
instance = comp, \cpu1|up[8]~11\, cpu1|up[8]~11, Microcomputer, 1
instance = comp, \cpu1|up[8]\, cpu1|up[8], Microcomputer, 1
instance = comp, \cpu1|Mux522~0\, cpu1|Mux522~0, Microcomputer, 1
instance = comp, \cpu1|Selector590~0\, cpu1|Selector590~0, Microcomputer, 1
instance = comp, \cpu1|Selector590~1\, cpu1|Selector590~1, Microcomputer, 1
instance = comp, \cpu1|Selector590~2\, cpu1|Selector590~2, Microcomputer, 1
instance = comp, \cpu1|Mux522~1\, cpu1|Mux522~1, Microcomputer, 1
instance = comp, \cpu1|xreg[8]~feeder\, cpu1|xreg[8]~feeder, Microcomputer, 1
instance = comp, \cpu1|addr~0\, cpu1|addr~0, Microcomputer, 1
instance = comp, \cpu1|Selector573~1\, cpu1|Selector573~1, Microcomputer, 1
instance = comp, \cpu1|state~481\, cpu1|state~481, Microcomputer, 1
instance = comp, \cpu1|state.pulu_ixh_state\, cpu1|state.pulu_ixh_state, Microcomputer, 1
instance = comp, \cpu1|ix_ctrl.load_ix~0\, cpu1|ix_ctrl.load_ix~0, Microcomputer, 1
instance = comp, \cpu1|ix_ctrl.pull_hi_ix~0\, cpu1|ix_ctrl.pull_hi_ix~0, Microcomputer, 1
instance = comp, \cpu1|Mux370~2\, cpu1|Mux370~2, Microcomputer, 1
instance = comp, \cpu1|Mux159~0\, cpu1|Mux159~0, Microcomputer, 1
instance = comp, \cpu1|Mux349~1\, cpu1|Mux349~1, Microcomputer, 1
instance = comp, \cpu1|xreg[7]~0\, cpu1|xreg[7]~0, Microcomputer, 1
instance = comp, \cpu1|xreg[7]~1\, cpu1|xreg[7]~1, Microcomputer, 1
instance = comp, \cpu1|xreg[7]~2\, cpu1|xreg[7]~2, Microcomputer, 1
instance = comp, \cpu1|xreg[9]~5\, cpu1|xreg[9]~5, Microcomputer, 1
instance = comp, \cpu1|state~474\, cpu1|state~474, Microcomputer, 1
instance = comp, \cpu1|state.pulu_ixl_state\, cpu1|state.pulu_ixl_state, Microcomputer, 1
instance = comp, \cpu1|WideOr61~0\, cpu1|WideOr61~0, Microcomputer, 1
instance = comp, \cpu1|WideOr61~1\, cpu1|WideOr61~1, Microcomputer, 1
instance = comp, \cpu1|Selector412~0\, cpu1|Selector412~0, Microcomputer, 1
instance = comp, \cpu1|Selector412~1\, cpu1|Selector412~1, Microcomputer, 1
instance = comp, \cpu1|Selector412~2\, cpu1|Selector412~2, Microcomputer, 1
instance = comp, \cpu1|Selector412~3\, cpu1|Selector412~3, Microcomputer, 1
instance = comp, \cpu1|xreg[13]~6\, cpu1|xreg[13]~6, Microcomputer, 1
instance = comp, \cpu1|xreg[8]\, cpu1|xreg[8], Microcomputer, 1
instance = comp, \cpu1|left_ctrl.ea_left~0\, cpu1|left_ctrl.ea_left~0, Microcomputer, 1
instance = comp, \cpu1|md[8]\, cpu1|md[8], Microcomputer, 1
instance = comp, \cpu1|yreg[8]~feeder\, cpu1|yreg[8]~feeder, Microcomputer, 1
instance = comp, \cpu1|iy_ctrl.load_iy~0\, cpu1|iy_ctrl.load_iy~0, Microcomputer, 1
instance = comp, \cpu1|Selector575~0\, cpu1|Selector575~0, Microcomputer, 1
instance = comp, \cpu1|Selector575~1\, cpu1|Selector575~1, Microcomputer, 1
instance = comp, \cpu1|Selector575~2\, cpu1|Selector575~2, Microcomputer, 1
instance = comp, \cpu1|state~482\, cpu1|state~482, Microcomputer, 1
instance = comp, \cpu1|state.pulu_iyh_state\, cpu1|state.pulu_iyh_state, Microcomputer, 1
instance = comp, \cpu1|iy_ctrl.pull_hi_iy~0\, cpu1|iy_ctrl.pull_hi_iy~0, Microcomputer, 1
instance = comp, \cpu1|Mux349~2\, cpu1|Mux349~2, Microcomputer, 1
instance = comp, \cpu1|iy_ctrl.load_iy~1\, cpu1|iy_ctrl.load_iy~1, Microcomputer, 1
instance = comp, \cpu1|iy_ctrl.load_iy~2\, cpu1|iy_ctrl.load_iy~2, Microcomputer, 1
instance = comp, \cpu1|yreg[11]~0\, cpu1|yreg[11]~0, Microcomputer, 1
instance = comp, \cpu1|Selector414~0\, cpu1|Selector414~0, Microcomputer, 1
instance = comp, \cpu1|Selector414~1\, cpu1|Selector414~1, Microcomputer, 1
instance = comp, \cpu1|state~475\, cpu1|state~475, Microcomputer, 1
instance = comp, \cpu1|state.pulu_iyl_state\, cpu1|state.pulu_iyl_state, Microcomputer, 1
instance = comp, \cpu1|WideOr66~0\, cpu1|WideOr66~0, Microcomputer, 1
instance = comp, \cpu1|WideOr66~1\, cpu1|WideOr66~1, Microcomputer, 1
instance = comp, \cpu1|yreg[5]~1\, cpu1|yreg[5]~1, Microcomputer, 1
instance = comp, \cpu1|iy_ctrl.pull_lo_iy~0\, cpu1|iy_ctrl.pull_lo_iy~0, Microcomputer, 1
instance = comp, \cpu1|yreg[13]~2\, cpu1|yreg[13]~2, Microcomputer, 1
instance = comp, \cpu1|yreg[8]\, cpu1|yreg[8], Microcomputer, 1
instance = comp, \cpu1|Selector593~2\, cpu1|Selector593~2, Microcomputer, 1
instance = comp, \cpu1|state~409\, cpu1|state~409, Microcomputer, 1
instance = comp, \cpu1|state.andcc_state\, cpu1|state.andcc_state, Microcomputer, 1
instance = comp, \cpu1|Selector593~0\, cpu1|Selector593~0, Microcomputer, 1
instance = comp, \cpu1|Selector593~1\, cpu1|Selector593~1, Microcomputer, 1
instance = comp, \cpu1|Mux525~0\, cpu1|Mux525~0, Microcomputer, 1
instance = comp, \cpu1|Selector589~1\, cpu1|Selector589~1, Microcomputer, 1
instance = comp, \cpu1|Selector589~2\, cpu1|Selector589~2, Microcomputer, 1
instance = comp, \cpu1|Mux521~0\, cpu1|Mux521~0, Microcomputer, 1
instance = comp, \cpu1|Selector589~0\, cpu1|Selector589~0, Microcomputer, 1
instance = comp, \cpu1|Mux521~1\, cpu1|Mux521~1, Microcomputer, 1
instance = comp, \cpu1|Selector346~0\, cpu1|Selector346~0, Microcomputer, 1
instance = comp, \cpu1|Mux524~0\, cpu1|Mux524~0, Microcomputer, 1
instance = comp, \cpu1|Mux490~0\, cpu1|Mux490~0, Microcomputer, 1
instance = comp, \cpu1|Selector585~1\, cpu1|Selector585~1, Microcomputer, 1
instance = comp, \cpu1|Selector592~0\, cpu1|Selector592~0, Microcomputer, 1
instance = comp, \cpu1|Selector592~1\, cpu1|Selector592~1, Microcomputer, 1
instance = comp, \cpu1|Mux524~1\, cpu1|Mux524~1, Microcomputer, 1
instance = comp, \cpu1|Mux524~2\, cpu1|Mux524~2, Microcomputer, 1
instance = comp, \cpu1|Selector346~1\, cpu1|Selector346~1, Microcomputer, 1
instance = comp, \cpu1|Selector346~2\, cpu1|Selector346~2, Microcomputer, 1
instance = comp, \cpu1|Selector346~3\, cpu1|Selector346~3, Microcomputer, 1
instance = comp, \sramData[6]~input\, sramData[6]~input, Microcomputer, 1
instance = comp, \cpuDataIn[4]~29\, cpuDataIn[4]~29, Microcomputer, 1
instance = comp, \sd1|Selector138~0\, sd1|Selector138~0, Microcomputer, 1
instance = comp, \sd1|dout[6]\, sd1|dout[6], Microcomputer, 1
instance = comp, \cpu1|up[9]~feeder\, cpu1|up[9]~feeder, Microcomputer, 1
instance = comp, \cpu1|sp[9]~feeder\, cpu1|sp[9]~feeder, Microcomputer, 1
instance = comp, \cpu1|sp_ctrl.pull_hi_sp~0\, cpu1|sp_ctrl.pull_hi_sp~0, Microcomputer, 1
instance = comp, \cpu1|sp[15]~2\, cpu1|sp[15]~2, Microcomputer, 1
instance = comp, \cpu1|sp[8]~3\, cpu1|sp[8]~3, Microcomputer, 1
instance = comp, \cpu1|sp[9]\, cpu1|sp[9], Microcomputer, 1
instance = comp, \cpu1|dp[1]~feeder\, cpu1|dp[1]~feeder, Microcomputer, 1
instance = comp, \cpu1|dp[1]\, cpu1|dp[1], Microcomputer, 1
instance = comp, \cpu1|Selector176~0\, cpu1|Selector176~0, Microcomputer, 1
instance = comp, \cpu1|ea[9]\, cpu1|ea[9], Microcomputer, 1
instance = comp, \cpu1|yreg[9]~feeder\, cpu1|yreg[9]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[9]\, cpu1|yreg[9], Microcomputer, 1
instance = comp, \cpu1|Selector273~0\, cpu1|Selector273~0, Microcomputer, 1
instance = comp, \cpu1|md[9]\, cpu1|md[9], Microcomputer, 1
instance = comp, \cpu1|Selector345~0\, cpu1|Selector345~0, Microcomputer, 1
instance = comp, \cpu1|xreg[9]~feeder\, cpu1|xreg[9]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[9]\, cpu1|xreg[9], Microcomputer, 1
instance = comp, \cpu1|Selector345~1\, cpu1|Selector345~1, Microcomputer, 1
instance = comp, \cpu1|Selector345~2\, cpu1|Selector345~2, Microcomputer, 1
instance = comp, \cpu1|Selector345~3\, cpu1|Selector345~3, Microcomputer, 1
instance = comp, \cpu1|Selector290~0\, cpu1|Selector290~0, Microcomputer, 1
instance = comp, \cpu1|WideOr17~0\, cpu1|WideOr17~0, Microcomputer, 1
instance = comp, \cpu1|cc_out~0\, cpu1|cc_out~0, Microcomputer, 1
instance = comp, \cpu1|Mux517~0\, cpu1|Mux517~0, Microcomputer, 1
instance = comp, \cpu1|Selector585~0\, cpu1|Selector585~0, Microcomputer, 1
instance = comp, \cpu1|Selector585~2\, cpu1|Selector585~2, Microcomputer, 1
instance = comp, \cpu1|Selector585~3\, cpu1|Selector585~3, Microcomputer, 1
instance = comp, \cpu1|Mux517~1\, cpu1|Mux517~1, Microcomputer, 1
instance = comp, \cpu1|sp[0]~feeder\, cpu1|sp[0]~feeder, Microcomputer, 1
instance = comp, \cpu1|sp[0]~DUPLICATE\, cpu1|sp[0]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|accb[0]~feeder\, cpu1|accb[0]~feeder, Microcomputer, 1
instance = comp, \cpu1|accb[0]\, cpu1|accb[0], Microcomputer, 1
instance = comp, \cpu1|yreg[0]~feeder\, cpu1|yreg[0]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[4]~3\, cpu1|yreg[4]~3, Microcomputer, 1
instance = comp, \cpu1|yreg[5]~4\, cpu1|yreg[5]~4, Microcomputer, 1
instance = comp, \cpu1|yreg[0]\, cpu1|yreg[0], Microcomputer, 1
instance = comp, \cpu1|left_ctrl.dp_left~1\, cpu1|left_ctrl.dp_left~1, Microcomputer, 1
instance = comp, \cpu1|Mux349~3\, cpu1|Mux349~3, Microcomputer, 1
instance = comp, \cpu1|left_ctrl.cc_left~0\, cpu1|left_ctrl.cc_left~0, Microcomputer, 1
instance = comp, \cpu1|Selector354~0\, cpu1|Selector354~0, Microcomputer, 1
instance = comp, \cpu1|Selector354~1\, cpu1|Selector354~1, Microcomputer, 1
instance = comp, \cpu1|xreg[0]~feeder\, cpu1|xreg[0]~feeder, Microcomputer, 1
instance = comp, \cpu1|ix_ctrl.pull_lo_ix~0\, cpu1|ix_ctrl.pull_lo_ix~0, Microcomputer, 1
instance = comp, \cpu1|xreg[7]~3\, cpu1|xreg[7]~3, Microcomputer, 1
instance = comp, \cpu1|xreg[5]~4\, cpu1|xreg[5]~4, Microcomputer, 1
instance = comp, \cpu1|xreg[0]\, cpu1|xreg[0], Microcomputer, 1
instance = comp, \cpu1|left~2\, cpu1|left~2, Microcomputer, 1
instance = comp, \cpu1|left~3\, cpu1|left~3, Microcomputer, 1
instance = comp, \cpu1|Mux487~0\, cpu1|Mux487~0, Microcomputer, 1
instance = comp, \cpu1|left~0\, cpu1|left~0, Microcomputer, 1
instance = comp, \cpu1|left~1\, cpu1|left~1, Microcomputer, 1
instance = comp, \cpu1|left~4\, cpu1|left~4, Microcomputer, 1
instance = comp, \cpu1|Selector354~2\, cpu1|Selector354~2, Microcomputer, 1
instance = comp, \cpu1|up[0]~feeder\, cpu1|up[0]~feeder, Microcomputer, 1
instance = comp, \cpu1|up[0]~DUPLICATE\, cpu1|up[0]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Selector354~3\, cpu1|Selector354~3, Microcomputer, 1
instance = comp, \cpu1|Selector354~4\, cpu1|Selector354~4, Microcomputer, 1
instance = comp, \cpu1|up[3]~feeder\, cpu1|up[3]~feeder, Microcomputer, 1
instance = comp, \cpu1|up[3]\, cpu1|up[3], Microcomputer, 1
instance = comp, \cpu1|Selector351~3\, cpu1|Selector351~3, Microcomputer, 1
instance = comp, \cpu1|sp[3]~feeder\, cpu1|sp[3]~feeder, Microcomputer, 1
instance = comp, \cpu1|sp[3]\, cpu1|sp[3], Microcomputer, 1
instance = comp, \cpu1|xreg[3]~feeder\, cpu1|xreg[3]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[3]\, cpu1|xreg[3], Microcomputer, 1
instance = comp, \cpu1|yreg[3]~feeder\, cpu1|yreg[3]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[3]~DUPLICATE\, cpu1|yreg[3]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Selector287~4\, cpu1|Selector287~4, Microcomputer, 1
instance = comp, \cpu1|Selector287~0\, cpu1|Selector287~0, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_andcc~0\, cpu1|alu_ctrl.alu_andcc~0, Microcomputer, 1
instance = comp, \cpu1|Selector614~1\, cpu1|Selector614~1, Microcomputer, 1
instance = comp, \cpu1|WideOr15~0\, cpu1|WideOr15~0, Microcomputer, 1
instance = comp, \cpu1|WideOr15~1\, cpu1|WideOr15~1, Microcomputer, 1
instance = comp, \cpu1|Selector389~0\, cpu1|Selector389~0, Microcomputer, 1
instance = comp, \cpu1|Selector393~9\, cpu1|Selector393~9, Microcomputer, 1
instance = comp, \cpu1|Selector287~1\, cpu1|Selector287~1, Microcomputer, 1
instance = comp, \cpu1|Mux575~0\, cpu1|Mux575~0, Microcomputer, 1
instance = comp, \cpu1|Mux575~1\, cpu1|Mux575~1, Microcomputer, 1
instance = comp, \cpu1|Mux575~2\, cpu1|Mux575~2, Microcomputer, 1
instance = comp, \cpu1|Mux575~3\, cpu1|Mux575~3, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_and~0\, cpu1|alu_ctrl.alu_and~0, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_ld8~0\, cpu1|alu_ctrl.alu_ld8~0, Microcomputer, 1
instance = comp, \cpu1|WideOr23~3\, cpu1|WideOr23~3, Microcomputer, 1
instance = comp, \cpu1|Selector392~0\, cpu1|Selector392~0, Microcomputer, 1
instance = comp, \cpu1|WideOr29~1\, cpu1|WideOr29~1, Microcomputer, 1
instance = comp, \cpu1|WideOr24~0\, cpu1|WideOr24~0, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_com~2\, cpu1|alu_ctrl.alu_com~2, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_ora~0\, cpu1|alu_ctrl.alu_ora~0, Microcomputer, 1
instance = comp, \cpu1|WideOr23~1\, cpu1|WideOr23~1, Microcomputer, 1
instance = comp, \cpu1|WideOr23~2\, cpu1|WideOr23~2, Microcomputer, 1
instance = comp, \cpu1|WideOr29~0\, cpu1|WideOr29~0, Microcomputer, 1
instance = comp, \cpu1|WideOr29~2\, cpu1|WideOr29~2, Microcomputer, 1
instance = comp, \io2|rxBuffer~20\, io2|rxBuffer~20, Microcomputer, 1
instance = comp, \io2|dataOut~13\, io2|dataOut~13, Microcomputer, 1
instance = comp, \io2|dataOut~14\, io2|dataOut~14, Microcomputer, 1
instance = comp, \io2|dataOut[6]\, io2|dataOut[6], Microcomputer, 1
instance = comp, \gpio1|reg_ddr2[6]\, gpio1|reg_ddr2[6], Microcomputer, 1
instance = comp, \gpio1|reg[6]\, gpio1|reg[6], Microcomputer, 1
instance = comp, \gpio2[6]~input\, gpio2[6]~input, Microcomputer, 1
instance = comp, \gpio1|reg_dat2_d[6]~7\, gpio1|reg_dat2_d[6]~7, Microcomputer, 1
instance = comp, \gpio1|reg_dat2[6]\, gpio1|reg_dat2[6], Microcomputer, 1
instance = comp, \cpuDataIn[6]~38\, cpuDataIn[6]~38, Microcomputer, 1
instance = comp, \cpuDataIn[6]~39\, cpuDataIn[6]~39, Microcomputer, 1
instance = comp, \io1|ps2Ctrl~0\, io1|ps2Ctrl~0, Microcomputer, 1
instance = comp, \io1|ps2Ctrl\, io1|ps2Ctrl, Microcomputer, 1
instance = comp, \io1|kbBuffer~142\, io1|kbBuffer~142, Microcomputer, 1
instance = comp, \io1|kbBuffer~52feeder\, io1|kbBuffer~52feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~52\, io1|kbBuffer~52, Microcomputer, 1
instance = comp, \io1|kbBuffer~59\, io1|kbBuffer~59, Microcomputer, 1
instance = comp, \io1|kbBuffer~66\, io1|kbBuffer~66, Microcomputer, 1
instance = comp, \io1|kbBuffer~38feeder\, io1|kbBuffer~38feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~38\, io1|kbBuffer~38, Microcomputer, 1
instance = comp, \io1|kbBuffer~31\, io1|kbBuffer~31, Microcomputer, 1
instance = comp, \io1|kbBuffer~24\, io1|kbBuffer~24, Microcomputer, 1
instance = comp, \io1|kbBuffer~17\, io1|kbBuffer~17, Microcomputer, 1
instance = comp, \io1|kbBuffer~122\, io1|kbBuffer~122, Microcomputer, 1
instance = comp, \io1|kbBuffer~45\, io1|kbBuffer~45, Microcomputer, 1
instance = comp, \io1|kbBuffer~94\, io1|kbBuffer~94, Microcomputer, 1
instance = comp, \io1|dataOut~7\, io1|dataOut~7, Microcomputer, 1
instance = comp, \io1|dataOut[6]\, io1|dataOut[6], Microcomputer, 1
instance = comp, \cpu1|sp[14]~feeder\, cpu1|sp[14]~feeder, Microcomputer, 1
instance = comp, \cpu1|Selector378~0\, cpu1|Selector378~0, Microcomputer, 1
instance = comp, \cpuDataIn[5]~46\, cpuDataIn[5]~46, Microcomputer, 1
instance = comp, \cpuDataIn[5]~36\, cpuDataIn[5]~36, Microcomputer, 1
instance = comp, \cpu1|sp[13]~feeder\, cpu1|sp[13]~feeder, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_ld16~1\, cpu1|alu_ctrl.alu_ld16~1, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_ld16~2\, cpu1|alu_ctrl.alu_ld16~2, Microcomputer, 1
instance = comp, \cpu1|WideOr23~0\, cpu1|WideOr23~0, Microcomputer, 1
instance = comp, \cpu1|Selector387~2\, cpu1|Selector387~2, Microcomputer, 1
instance = comp, \cpu1|Add7~33\, cpu1|Add7~33, Microcomputer, 1
instance = comp, \cpu1|Add7~37\, cpu1|Add7~37, Microcomputer, 1
instance = comp, \cpu1|Add7~41\, cpu1|Add7~41, Microcomputer, 1
instance = comp, \cpu1|Add7~45\, cpu1|Add7~45, Microcomputer, 1
instance = comp, \cpu1|Selector272~0\, cpu1|Selector272~0, Microcomputer, 1
instance = comp, \cpu1|md[10]\, cpu1|md[10], Microcomputer, 1
instance = comp, \cpu1|md[11]~DUPLICATE\, cpu1|md[11]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|dp[3]~feeder\, cpu1|dp[3]~feeder, Microcomputer, 1
instance = comp, \cpu1|dp[3]~DUPLICATE\, cpu1|dp[3]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Selector174~0\, cpu1|Selector174~0, Microcomputer, 1
instance = comp, \cpu1|ea[11]\, cpu1|ea[11], Microcomputer, 1
instance = comp, \cpu1|Selector359~0\, cpu1|Selector359~0, Microcomputer, 1
instance = comp, \cpu1|Selector359~1\, cpu1|Selector359~1, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_st16~1\, cpu1|alu_ctrl.alu_st16~1, Microcomputer, 1
instance = comp, \cpu1|Selector387~3\, cpu1|Selector387~3, Microcomputer, 1
instance = comp, \cpu1|Selector379~1\, cpu1|Selector379~1, Microcomputer, 1
instance = comp, \cpu1|Selector376~4\, cpu1|Selector376~4, Microcomputer, 1
instance = comp, \cpu1|Selector376~0\, cpu1|Selector376~0, Microcomputer, 1
instance = comp, \cpu1|accb[6]~feeder\, cpu1|accb[6]~feeder, Microcomputer, 1
instance = comp, \cpu1|accb[6]\, cpu1|accb[6], Microcomputer, 1
instance = comp, \cpu1|Selector187~0\, cpu1|Selector187~0, Microcomputer, 1
instance = comp, \cpu1|Selector187~1\, cpu1|Selector187~1, Microcomputer, 1
instance = comp, \cpu1|Selector404~0\, cpu1|Selector404~0, Microcomputer, 1
instance = comp, \cpu1|Mux579~0\, cpu1|Mux579~0, Microcomputer, 1
instance = comp, \cpu1|Mux579~1\, cpu1|Mux579~1, Microcomputer, 1
instance = comp, \cpu1|Selector405~0\, cpu1|Selector405~0, Microcomputer, 1
instance = comp, \cpu1|Selector404~1\, cpu1|Selector404~1, Microcomputer, 1
instance = comp, \cpu1|acca[4]~2\, cpu1|acca[4]~2, Microcomputer, 1
instance = comp, \cpu1|acca[4]~3\, cpu1|acca[4]~3, Microcomputer, 1
instance = comp, \cpu1|Selector406~0\, cpu1|Selector406~0, Microcomputer, 1
instance = comp, \cpu1|Selector406~1\, cpu1|Selector406~1, Microcomputer, 1
instance = comp, \cpu1|Selector406~2\, cpu1|Selector406~2, Microcomputer, 1
instance = comp, \cpu1|Selector406~3\, cpu1|Selector406~3, Microcomputer, 1
instance = comp, \cpu1|acca[5]~4\, cpu1|acca[5]~4, Microcomputer, 1
instance = comp, \cpu1|acca[6]\, cpu1|acca[6], Microcomputer, 1
instance = comp, \cpu1|Selector364~0\, cpu1|Selector364~0, Microcomputer, 1
instance = comp, \cpu1|Selector364~1\, cpu1|Selector364~1, Microcomputer, 1
instance = comp, \cpu1|sp[5]~feeder\, cpu1|sp[5]~feeder, Microcomputer, 1
instance = comp, \cpu1|sp[5]\, cpu1|sp[5], Microcomputer, 1
instance = comp, \cpu1|up[5]~feeder\, cpu1|up[5]~feeder, Microcomputer, 1
instance = comp, \cpu1|up[5]\, cpu1|up[5], Microcomputer, 1
instance = comp, \cpu1|Selector349~3\, cpu1|Selector349~3, Microcomputer, 1
instance = comp, \cpu1|xreg[5]~feeder\, cpu1|xreg[5]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[5]\, cpu1|xreg[5], Microcomputer, 1
instance = comp, \cpu1|accb[5]~feeder\, cpu1|accb[5]~feeder, Microcomputer, 1
instance = comp, \cpu1|accb[5]\, cpu1|accb[5], Microcomputer, 1
instance = comp, \cpu1|dp[5]~feeder\, cpu1|dp[5]~feeder, Microcomputer, 1
instance = comp, \cpu1|dp[5]~DUPLICATE\, cpu1|dp[5]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Selector349~0\, cpu1|Selector349~0, Microcomputer, 1
instance = comp, \cpu1|yreg[5]~feeder\, cpu1|yreg[5]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[5]\, cpu1|yreg[5], Microcomputer, 1
instance = comp, \cpu1|Selector349~1\, cpu1|Selector349~1, Microcomputer, 1
instance = comp, \cpu1|Selector349~2\, cpu1|Selector349~2, Microcomputer, 1
instance = comp, \cpu1|Selector349~4\, cpu1|Selector349~4, Microcomputer, 1
instance = comp, \cpu1|accb[4]~feeder\, cpu1|accb[4]~feeder, Microcomputer, 1
instance = comp, \cpu1|accb[4]\, cpu1|accb[4], Microcomputer, 1
instance = comp, \cpu1|Add5~45\, cpu1|Add5~45, Microcomputer, 1
instance = comp, \cpu1|Add5~49\, cpu1|Add5~49, Microcomputer, 1
instance = comp, \cpu1|Selector375~4\, cpu1|Selector375~4, Microcomputer, 1
instance = comp, \cpu1|Selector375~0\, cpu1|Selector375~0, Microcomputer, 1
instance = comp, \cpu1|Selector361~0\, cpu1|Selector361~0, Microcomputer, 1
instance = comp, \cpu1|Selector361~1\, cpu1|Selector361~1, Microcomputer, 1
instance = comp, \cpu1|Add6~33\, cpu1|Add6~33, Microcomputer, 1
instance = comp, \cpu1|Add6~37\, cpu1|Add6~37, Microcomputer, 1
instance = comp, \cpu1|Add6~41\, cpu1|Add6~41, Microcomputer, 1
instance = comp, \cpu1|Add6~45\, cpu1|Add6~45, Microcomputer, 1
instance = comp, \cpu1|Add6~49\, cpu1|Add6~49, Microcomputer, 1
instance = comp, \cpu1|Selector375~1\, cpu1|Selector375~1, Microcomputer, 1
instance = comp, \cpu1|Selector189~0\, cpu1|Selector189~0, Microcomputer, 1
instance = comp, \cpu1|Selector189~1\, cpu1|Selector189~1, Microcomputer, 1
instance = comp, \cpu1|acca[4]\, cpu1|acca[4], Microcomputer, 1
instance = comp, \cpu1|Selector595~1\, cpu1|Selector595~1, Microcomputer, 1
instance = comp, \cpu1|Selector366~2\, cpu1|Selector366~2, Microcomputer, 1
instance = comp, \cpu1|Mux167~0\, cpu1|Mux167~0, Microcomputer, 1
instance = comp, \cpu1|Selector366~4\, cpu1|Selector366~4, Microcomputer, 1
instance = comp, \cpu1|Selector366~5\, cpu1|Selector366~5, Microcomputer, 1
instance = comp, \cpu1|Selector366~3\, cpu1|Selector366~3, Microcomputer, 1
instance = comp, \cpu1|Selector366~6\, cpu1|Selector366~6, Microcomputer, 1
instance = comp, \cpu1|Selector595~0\, cpu1|Selector595~0, Microcomputer, 1
instance = comp, \cpu1|Mux7~0\, cpu1|Mux7~0, Microcomputer, 1
instance = comp, \cpu1|Selector366~1\, cpu1|Selector366~1, Microcomputer, 1
instance = comp, \cpu1|Selector366~7\, cpu1|Selector366~7, Microcomputer, 1
instance = comp, \cpu1|WideOr10~0\, cpu1|WideOr10~0, Microcomputer, 1
instance = comp, \cpu1|Selector366~8\, cpu1|Selector366~8, Microcomputer, 1
instance = comp, \cpu1|right_ctrl.two_right~0\, cpu1|right_ctrl.two_right~0, Microcomputer, 1
instance = comp, \cpu1|Selector366~9\, cpu1|Selector366~9, Microcomputer, 1
instance = comp, \cpu1|Selector366~10\, cpu1|Selector366~10, Microcomputer, 1
instance = comp, \cpu1|Selector366~11\, cpu1|Selector366~11, Microcomputer, 1
instance = comp, \cpu1|sp[4]~feeder\, cpu1|sp[4]~feeder, Microcomputer, 1
instance = comp, \cpu1|sp[4]\, cpu1|sp[4], Microcomputer, 1
instance = comp, \cpu1|xreg[4]~feeder\, cpu1|xreg[4]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[4]\, cpu1|xreg[4], Microcomputer, 1
instance = comp, \cpu1|dp[4]~feeder\, cpu1|dp[4]~feeder, Microcomputer, 1
instance = comp, \cpu1|dp[4]\, cpu1|dp[4], Microcomputer, 1
instance = comp, \cpu1|Selector350~0\, cpu1|Selector350~0, Microcomputer, 1
instance = comp, \cpu1|yreg[4]~feeder\, cpu1|yreg[4]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[4]\, cpu1|yreg[4], Microcomputer, 1
instance = comp, \cpu1|Selector350~1\, cpu1|Selector350~1, Microcomputer, 1
instance = comp, \cpu1|Selector350~2\, cpu1|Selector350~2, Microcomputer, 1
instance = comp, \cpu1|up[4]~feeder\, cpu1|up[4]~feeder, Microcomputer, 1
instance = comp, \cpu1|up[4]\, cpu1|up[4], Microcomputer, 1
instance = comp, \cpu1|Selector350~3\, cpu1|Selector350~3, Microcomputer, 1
instance = comp, \cpu1|Selector350~4\, cpu1|Selector350~4, Microcomputer, 1
instance = comp, \cpu1|accb[2]~feeder\, cpu1|accb[2]~feeder, Microcomputer, 1
instance = comp, \cpu1|accb[2]\, cpu1|accb[2], Microcomputer, 1
instance = comp, \cpu1|Selector368~0\, cpu1|Selector368~0, Microcomputer, 1
instance = comp, \cpu1|WideOr10~1\, cpu1|WideOr10~1, Microcomputer, 1
instance = comp, \cpu1|Selector368~1\, cpu1|Selector368~1, Microcomputer, 1
instance = comp, \cpu1|up[1]~feeder\, cpu1|up[1]~feeder, Microcomputer, 1
instance = comp, \cpu1|up[1]\, cpu1|up[1], Microcomputer, 1
instance = comp, \cpu1|Selector353~5\, cpu1|Selector353~5, Microcomputer, 1
instance = comp, \cpu1|accb[1]~feeder\, cpu1|accb[1]~feeder, Microcomputer, 1
instance = comp, \cpu1|accb[1]~DUPLICATE\, cpu1|accb[1]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|xreg[1]~feeder\, cpu1|xreg[1]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[1]\, cpu1|xreg[1], Microcomputer, 1
instance = comp, \cpu1|Selector353~1\, cpu1|Selector353~1, Microcomputer, 1
instance = comp, \cpu1|yreg[1]~feeder\, cpu1|yreg[1]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[1]\, cpu1|yreg[1], Microcomputer, 1
instance = comp, \cpu1|Selector393~5\, cpu1|Selector393~5, Microcomputer, 1
instance = comp, \cpu1|Selector393~6\, cpu1|Selector393~6, Microcomputer, 1
instance = comp, \cpu1|Selector393~7\, cpu1|Selector393~7, Microcomputer, 1
instance = comp, \cpu1|Selector393~8\, cpu1|Selector393~8, Microcomputer, 1
instance = comp, \cpu1|Selector393~10\, cpu1|Selector393~10, Microcomputer, 1
instance = comp, \cpu1|sp[1]~feeder\, cpu1|sp[1]~feeder, Microcomputer, 1
instance = comp, \cpu1|sp[1]\, cpu1|sp[1], Microcomputer, 1
instance = comp, \cpu1|Selector353~0\, cpu1|Selector353~0, Microcomputer, 1
instance = comp, \cpu1|up[2]~feeder\, cpu1|up[2]~feeder, Microcomputer, 1
instance = comp, \cpu1|up[2]\, cpu1|up[2], Microcomputer, 1
instance = comp, \cpu1|Selector352~5\, cpu1|Selector352~5, Microcomputer, 1
instance = comp, \cpu1|sp[2]~feeder\, cpu1|sp[2]~feeder, Microcomputer, 1
instance = comp, \cpu1|sp[2]\, cpu1|sp[2], Microcomputer, 1
instance = comp, \cpu1|Selector352~0\, cpu1|Selector352~0, Microcomputer, 1
instance = comp, \cpu1|Selector393~0\, cpu1|Selector393~0, Microcomputer, 1
instance = comp, \cpu1|cc_out~1\, cpu1|cc_out~1, Microcomputer, 1
instance = comp, \cpu1|Selector393~1\, cpu1|Selector393~1, Microcomputer, 1
instance = comp, \cpu1|Selector393~2\, cpu1|Selector393~2, Microcomputer, 1
instance = comp, \cpu1|Selector393~3\, cpu1|Selector393~3, Microcomputer, 1
instance = comp, \cpu1|Selector393~4\, cpu1|Selector393~4, Microcomputer, 1
instance = comp, \cpu1|Selector393~11\, cpu1|Selector393~11, Microcomputer, 1
instance = comp, \cpu1|Selector393~12\, cpu1|Selector393~12, Microcomputer, 1
instance = comp, \cpu1|Selector393~13\, cpu1|Selector393~13, Microcomputer, 1
instance = comp, \cpu1|Selector289~0\, cpu1|Selector289~0, Microcomputer, 1
instance = comp, \cpu1|Selector269~0\, cpu1|Selector269~0, Microcomputer, 1
instance = comp, \cpu1|md[13]\, cpu1|md[13], Microcomputer, 1
instance = comp, \cpu1|Selector268~0\, cpu1|Selector268~0, Microcomputer, 1
instance = comp, \cpu1|md[14]~DUPLICATE\, cpu1|md[14]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Selector267~0\, cpu1|Selector267~0, Microcomputer, 1
instance = comp, \cpu1|md[15]\, cpu1|md[15], Microcomputer, 1
instance = comp, \cpu1|dp[7]~feeder\, cpu1|dp[7]~feeder, Microcomputer, 1
instance = comp, \cpu1|dp[7]\, cpu1|dp[7], Microcomputer, 1
instance = comp, \cpu1|Selector170~0\, cpu1|Selector170~0, Microcomputer, 1
instance = comp, \cpu1|ea[15]\, cpu1|ea[15], Microcomputer, 1
instance = comp, \cpu1|Selector355~2\, cpu1|Selector355~2, Microcomputer, 1
instance = comp, \cpu1|Selector355~3\, cpu1|Selector355~3, Microcomputer, 1
instance = comp, \cpu1|Selector355~1\, cpu1|Selector355~1, Microcomputer, 1
instance = comp, \cpu1|Selector355~4\, cpu1|Selector355~4, Microcomputer, 1
instance = comp, \cpu1|Selector393~14\, cpu1|Selector393~14, Microcomputer, 1
instance = comp, \cpu1|Selector289~1\, cpu1|Selector289~1, Microcomputer, 1
instance = comp, \cpu1|cc[1]\, cpu1|cc[1], Microcomputer, 1
instance = comp, \cpu1|Selector353~2\, cpu1|Selector353~2, Microcomputer, 1
instance = comp, \cpu1|Selector353~3\, cpu1|Selector353~3, Microcomputer, 1
instance = comp, \cpu1|Selector353~4\, cpu1|Selector353~4, Microcomputer, 1
instance = comp, \cpu1|Selector353~6\, cpu1|Selector353~6, Microcomputer, 1
instance = comp, \cpu1|Add5~1\, cpu1|Add5~1, Microcomputer, 1
instance = comp, \cpu1|Add5~5\, cpu1|Add5~5, Microcomputer, 1
instance = comp, \cpu1|Add5~9\, cpu1|Add5~9, Microcomputer, 1
instance = comp, \cpu1|Add5~13\, cpu1|Add5~13, Microcomputer, 1
instance = comp, \cpu1|Add5~21\, cpu1|Add5~21, Microcomputer, 1
instance = comp, \cpu1|Add5~25\, cpu1|Add5~25, Microcomputer, 1
instance = comp, \cpu1|Add5~29\, cpu1|Add5~29, Microcomputer, 1
instance = comp, \cpu1|Add5~17\, cpu1|Add5~17, Microcomputer, 1
instance = comp, \cpu1|Add5~33\, cpu1|Add5~33, Microcomputer, 1
instance = comp, \cpu1|Add5~37\, cpu1|Add5~37, Microcomputer, 1
instance = comp, \cpu1|Add5~41\, cpu1|Add5~41, Microcomputer, 1
instance = comp, \cpu1|Selector376~1\, cpu1|Selector376~1, Microcomputer, 1
instance = comp, \cpu1|Selector376~3\, cpu1|Selector376~3, Microcomputer, 1
instance = comp, \cpu1|Selector271~0\, cpu1|Selector271~0, Microcomputer, 1
instance = comp, \cpu1|md[11]\, cpu1|md[11], Microcomputer, 1
instance = comp, \cpu1|Selector375~3\, cpu1|Selector375~3, Microcomputer, 1
instance = comp, \cpu1|Selector270~0\, cpu1|Selector270~0, Microcomputer, 1
instance = comp, \cpu1|md[12]\, cpu1|md[12], Microcomputer, 1
instance = comp, \cpu1|Selector173~0\, cpu1|Selector173~0, Microcomputer, 1
instance = comp, \cpu1|ea[12]\, cpu1|ea[12], Microcomputer, 1
instance = comp, \cpu1|Selector358~0\, cpu1|Selector358~0, Microcomputer, 1
instance = comp, \cpu1|Selector358~1\, cpu1|Selector358~1, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_asr8~0\, cpu1|alu_ctrl.alu_asr8~0, Microcomputer, 1
instance = comp, \cpu1|WideOr11\, cpu1|WideOr11, Microcomputer, 1
instance = comp, \cpu1|Add3~66\, cpu1|Add3~66, Microcomputer, 1
instance = comp, \cpu1|Add3~1\, cpu1|Add3~1, Microcomputer, 1
instance = comp, \cpu1|Add3~5\, cpu1|Add3~5, Microcomputer, 1
instance = comp, \cpu1|Add3~9\, cpu1|Add3~9, Microcomputer, 1
instance = comp, \cpu1|Add3~13\, cpu1|Add3~13, Microcomputer, 1
instance = comp, \cpu1|Add3~21\, cpu1|Add3~21, Microcomputer, 1
instance = comp, \cpu1|Add3~25\, cpu1|Add3~25, Microcomputer, 1
instance = comp, \cpu1|Add3~29\, cpu1|Add3~29, Microcomputer, 1
instance = comp, \cpu1|Add3~17\, cpu1|Add3~17, Microcomputer, 1
instance = comp, \cpu1|Add3~33\, cpu1|Add3~33, Microcomputer, 1
instance = comp, \cpu1|Add3~37\, cpu1|Add3~37, Microcomputer, 1
instance = comp, \cpu1|Add3~41\, cpu1|Add3~41, Microcomputer, 1
instance = comp, \cpu1|Add3~45\, cpu1|Add3~45, Microcomputer, 1
instance = comp, \cpu1|Add3~49\, cpu1|Add3~49, Microcomputer, 1
instance = comp, \cpu1|Add1~66\, cpu1|Add1~66, Microcomputer, 1
instance = comp, \cpu1|Add1~1\, cpu1|Add1~1, Microcomputer, 1
instance = comp, \cpu1|Add1~5\, cpu1|Add1~5, Microcomputer, 1
instance = comp, \cpu1|Add1~9\, cpu1|Add1~9, Microcomputer, 1
instance = comp, \cpu1|Add1~13\, cpu1|Add1~13, Microcomputer, 1
instance = comp, \cpu1|Add1~21\, cpu1|Add1~21, Microcomputer, 1
instance = comp, \cpu1|Add1~25\, cpu1|Add1~25, Microcomputer, 1
instance = comp, \cpu1|Add1~29\, cpu1|Add1~29, Microcomputer, 1
instance = comp, \cpu1|Add1~17\, cpu1|Add1~17, Microcomputer, 1
instance = comp, \cpu1|Add1~33\, cpu1|Add1~33, Microcomputer, 1
instance = comp, \cpu1|Add1~37\, cpu1|Add1~37, Microcomputer, 1
instance = comp, \cpu1|Add1~41\, cpu1|Add1~41, Microcomputer, 1
instance = comp, \cpu1|Add1~45\, cpu1|Add1~45, Microcomputer, 1
instance = comp, \cpu1|Add1~49\, cpu1|Add1~49, Microcomputer, 1
instance = comp, \cpu1|Selector375~2\, cpu1|Selector375~2, Microcomputer, 1
instance = comp, \cpu1|Add0~45\, cpu1|Add0~45, Microcomputer, 1
instance = comp, \cpu1|Add0~49\, cpu1|Add0~49, Microcomputer, 1
instance = comp, \cpu1|Selector157~0\, cpu1|Selector157~0, Microcomputer, 1
instance = comp, \cpu1|Selector157~1\, cpu1|Selector157~1, Microcomputer, 1
instance = comp, \cpu1|pc[12]~8\, cpu1|pc[12]~8, Microcomputer, 1
instance = comp, \cpu1|Selector288~1\, cpu1|Selector288~1, Microcomputer, 1
instance = comp, \cpu1|cc[2]\, cpu1|cc[2], Microcomputer, 1
instance = comp, \cpu1|Selector288~0\, cpu1|Selector288~0, Microcomputer, 1
instance = comp, \cpu1|Selector389~1\, cpu1|Selector389~1, Microcomputer, 1
instance = comp, \cpu1|Selector389~6\, cpu1|Selector389~6, Microcomputer, 1
instance = comp, \cpu1|Add7~1\, cpu1|Add7~1, Microcomputer, 1
instance = comp, \cpu1|Add7~5\, cpu1|Add7~5, Microcomputer, 1
instance = comp, \cpu1|Add7~9\, cpu1|Add7~9, Microcomputer, 1
instance = comp, \cpu1|Selector386~0\, cpu1|Selector386~0, Microcomputer, 1
instance = comp, \cpu1|Selector384~3\, cpu1|Selector384~3, Microcomputer, 1
instance = comp, \cpu1|Selector384~1\, cpu1|Selector384~1, Microcomputer, 1
instance = comp, \cpu1|Selector384~2\, cpu1|Selector384~2, Microcomputer, 1
instance = comp, \cpu1|Selector384~4\, cpu1|Selector384~4, Microcomputer, 1
instance = comp, \cpu1|Selector384~5\, cpu1|Selector384~5, Microcomputer, 1
instance = comp, \cpu1|Selector389~2\, cpu1|Selector389~2, Microcomputer, 1
instance = comp, \cpu1|Selector389~7\, cpu1|Selector389~7, Microcomputer, 1
instance = comp, \cpu1|WideOr27~0\, cpu1|WideOr27~0, Microcomputer, 1
instance = comp, \cpu1|WideOr27\, cpu1|WideOr27, Microcomputer, 1
instance = comp, \cpu1|Selector389~4\, cpu1|Selector389~4, Microcomputer, 1
instance = comp, \cpu1|Selector389~5\, cpu1|Selector389~5, Microcomputer, 1
instance = comp, \cpu1|Selector389~3\, cpu1|Selector389~3, Microcomputer, 1
instance = comp, \cpu1|Selector288~2\, cpu1|Selector288~2, Microcomputer, 1
instance = comp, \cpu1|cc[2]~DUPLICATE\, cpu1|cc[2]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Mux341~3\, cpu1|Mux341~3, Microcomputer, 1
instance = comp, \cpu1|Mux341~1\, cpu1|Mux341~1, Microcomputer, 1
instance = comp, \cpu1|Mux341~2\, cpu1|Mux341~2, Microcomputer, 1
instance = comp, \cpu1|Mux341~0\, cpu1|Mux341~0, Microcomputer, 1
instance = comp, \cpu1|Mux341~4\, cpu1|Mux341~4, Microcomputer, 1
instance = comp, \cpu1|pc[8]~5\, cpu1|pc[8]~5, Microcomputer, 1
instance = comp, \cpu1|WideOr76~1\, cpu1|WideOr76~1, Microcomputer, 1
instance = comp, \cpu1|Mux116~0\, cpu1|Mux116~0, Microcomputer, 1
instance = comp, \cpu1|pc[8]~1\, cpu1|pc[8]~1, Microcomputer, 1
instance = comp, \cpu1|pc[8]~2\, cpu1|pc[8]~2, Microcomputer, 1
instance = comp, \cpu1|pc[8]~3\, cpu1|pc[8]~3, Microcomputer, 1
instance = comp, \cpu1|WideOr76~3\, cpu1|WideOr76~3, Microcomputer, 1
instance = comp, \cpu1|WideOr76~2\, cpu1|WideOr76~2, Microcomputer, 1
instance = comp, \cpu1|pc[8]~4\, cpu1|pc[8]~4, Microcomputer, 1
instance = comp, \cpu1|pc[8]~6\, cpu1|pc[8]~6, Microcomputer, 1
instance = comp, \cpu1|pc[8]~9\, cpu1|pc[8]~9, Microcomputer, 1
instance = comp, \cpu1|pc[12]\, cpu1|pc[12], Microcomputer, 1
instance = comp, \cpu1|sp[12]~feeder\, cpu1|sp[12]~feeder, Microcomputer, 1
instance = comp, \cpu1|sp[12]\, cpu1|sp[12], Microcomputer, 1
instance = comp, \cpu1|up[12]~feeder\, cpu1|up[12]~feeder, Microcomputer, 1
instance = comp, \cpu1|up[12]\, cpu1|up[12], Microcomputer, 1
instance = comp, \cpu1|xreg[12]~feeder\, cpu1|xreg[12]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[12]\, cpu1|xreg[12], Microcomputer, 1
instance = comp, \cpu1|Selector342~0\, cpu1|Selector342~0, Microcomputer, 1
instance = comp, \cpu1|Selector342~1\, cpu1|Selector342~1, Microcomputer, 1
instance = comp, \cpu1|Selector342~2\, cpu1|Selector342~2, Microcomputer, 1
instance = comp, \cpu1|Selector342~3\, cpu1|Selector342~3, Microcomputer, 1
instance = comp, \cpu1|Add7~49\, cpu1|Add7~49, Microcomputer, 1
instance = comp, \cpu1|Add3~53\, cpu1|Add3~53, Microcomputer, 1
instance = comp, \cpu1|Add1~53\, cpu1|Add1~53, Microcomputer, 1
instance = comp, \cpu1|Selector374~2\, cpu1|Selector374~2, Microcomputer, 1
instance = comp, \cpu1|Selector188~0\, cpu1|Selector188~0, Microcomputer, 1
instance = comp, \cpu1|Selector188~1\, cpu1|Selector188~1, Microcomputer, 1
instance = comp, \cpu1|acca[5]\, cpu1|acca[5], Microcomputer, 1
instance = comp, \cpu1|Selector172~0\, cpu1|Selector172~0, Microcomputer, 1
instance = comp, \cpu1|ea[13]\, cpu1|ea[13], Microcomputer, 1
instance = comp, \cpu1|Selector357~0\, cpu1|Selector357~0, Microcomputer, 1
instance = comp, \cpu1|Selector357~1\, cpu1|Selector357~1, Microcomputer, 1
instance = comp, \cpu1|Selector374~4\, cpu1|Selector374~4, Microcomputer, 1
instance = comp, \cpu1|Selector374~0\, cpu1|Selector374~0, Microcomputer, 1
instance = comp, \cpu1|Add6~53\, cpu1|Add6~53, Microcomputer, 1
instance = comp, \cpu1|Add5~53\, cpu1|Add5~53, Microcomputer, 1
instance = comp, \cpu1|Selector374~1\, cpu1|Selector374~1, Microcomputer, 1
instance = comp, \cpu1|Selector374~3\, cpu1|Selector374~3, Microcomputer, 1
instance = comp, \cpu1|sp[13]\, cpu1|sp[13], Microcomputer, 1
instance = comp, \cpu1|Add0~53\, cpu1|Add0~53, Microcomputer, 1
instance = comp, \cpu1|Selector156~0\, cpu1|Selector156~0, Microcomputer, 1
instance = comp, \cpu1|Selector156~1\, cpu1|Selector156~1, Microcomputer, 1
instance = comp, \cpu1|pc[13]\, cpu1|pc[13], Microcomputer, 1
instance = comp, \cpu1|up[13]~feeder\, cpu1|up[13]~feeder, Microcomputer, 1
instance = comp, \cpu1|up[13]\, cpu1|up[13], Microcomputer, 1
instance = comp, \cpu1|yreg[13]~feeder\, cpu1|yreg[13]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[13]\, cpu1|yreg[13], Microcomputer, 1
instance = comp, \cpu1|Selector341~0\, cpu1|Selector341~0, Microcomputer, 1
instance = comp, \cpu1|xreg[13]~feeder\, cpu1|xreg[13]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[13]\, cpu1|xreg[13], Microcomputer, 1
instance = comp, \cpu1|Selector341~1\, cpu1|Selector341~1, Microcomputer, 1
instance = comp, \cpu1|Selector341~2\, cpu1|Selector341~2, Microcomputer, 1
instance = comp, \cpu1|Selector341~3\, cpu1|Selector341~3, Microcomputer, 1
instance = comp, \cpu1|dp[6]~feeder\, cpu1|dp[6]~feeder, Microcomputer, 1
instance = comp, \cpu1|dp[6]\, cpu1|dp[6], Microcomputer, 1
instance = comp, \cpu1|Selector171~0\, cpu1|Selector171~0, Microcomputer, 1
instance = comp, \cpu1|ea[14]\, cpu1|ea[14], Microcomputer, 1
instance = comp, \cpu1|md[14]\, cpu1|md[14], Microcomputer, 1
instance = comp, \cpu1|Selector356~1\, cpu1|Selector356~1, Microcomputer, 1
instance = comp, \cpu1|Selector356~2\, cpu1|Selector356~2, Microcomputer, 1
instance = comp, \cpu1|Selector373~4\, cpu1|Selector373~4, Microcomputer, 1
instance = comp, \cpu1|Selector373~0\, cpu1|Selector373~0, Microcomputer, 1
instance = comp, \cpu1|Add5~57\, cpu1|Add5~57, Microcomputer, 1
instance = comp, \cpu1|Add6~57\, cpu1|Add6~57, Microcomputer, 1
instance = comp, \cpu1|Selector373~1\, cpu1|Selector373~1, Microcomputer, 1
instance = comp, \cpu1|Selector373~3\, cpu1|Selector373~3, Microcomputer, 1
instance = comp, \cpu1|sp[14]\, cpu1|sp[14], Microcomputer, 1
instance = comp, \cpu1|up[14]~feeder\, cpu1|up[14]~feeder, Microcomputer, 1
instance = comp, \cpu1|up[14]\, cpu1|up[14], Microcomputer, 1
instance = comp, \cpu1|yreg[14]~feeder\, cpu1|yreg[14]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[14]\, cpu1|yreg[14], Microcomputer, 1
instance = comp, \cpu1|xreg[14]~feeder\, cpu1|xreg[14]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[14]\, cpu1|xreg[14], Microcomputer, 1
instance = comp, \cpu1|Selector340~0\, cpu1|Selector340~0, Microcomputer, 1
instance = comp, \cpu1|Selector340~1\, cpu1|Selector340~1, Microcomputer, 1
instance = comp, \cpu1|Selector340~2\, cpu1|Selector340~2, Microcomputer, 1
instance = comp, \cpu1|Selector340~3\, cpu1|Selector340~3, Microcomputer, 1
instance = comp, \cpu1|Add7~53\, cpu1|Add7~53, Microcomputer, 1
instance = comp, \cpu1|Add1~57\, cpu1|Add1~57, Microcomputer, 1
instance = comp, \cpu1|Add3~57\, cpu1|Add3~57, Microcomputer, 1
instance = comp, \cpu1|Selector373~2\, cpu1|Selector373~2, Microcomputer, 1
instance = comp, \cpu1|Add0~57\, cpu1|Add0~57, Microcomputer, 1
instance = comp, \cpu1|Selector155~0\, cpu1|Selector155~0, Microcomputer, 1
instance = comp, \cpu1|Selector155~1\, cpu1|Selector155~1, Microcomputer, 1
instance = comp, \cpu1|pc[14]\, cpu1|pc[14], Microcomputer, 1
instance = comp, \cpu1|Add0~61\, cpu1|Add0~61, Microcomputer, 1
instance = comp, \cpu1|Add7~57\, cpu1|Add7~57, Microcomputer, 1
instance = comp, \cpu1|Add3~61\, cpu1|Add3~61, Microcomputer, 1
instance = comp, \cpu1|Add1~61\, cpu1|Add1~61, Microcomputer, 1
instance = comp, \cpu1|Selector372~2\, cpu1|Selector372~2, Microcomputer, 1
instance = comp, \cpu1|Selector154~0\, cpu1|Selector154~0, Microcomputer, 1
instance = comp, \cpu1|pc[15]\, cpu1|pc[15], Microcomputer, 1
instance = comp, \cpu1|sp[15]~feeder\, cpu1|sp[15]~feeder, Microcomputer, 1
instance = comp, \cpu1|sp[15]\, cpu1|sp[15], Microcomputer, 1
instance = comp, \cpu1|xreg[15]~feeder\, cpu1|xreg[15]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[15]\, cpu1|xreg[15], Microcomputer, 1
instance = comp, \cpu1|yreg[15]~feeder\, cpu1|yreg[15]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[15]\, cpu1|yreg[15], Microcomputer, 1
instance = comp, \cpu1|Selector339~0\, cpu1|Selector339~0, Microcomputer, 1
instance = comp, \cpu1|Selector339~1\, cpu1|Selector339~1, Microcomputer, 1
instance = comp, \cpu1|Selector339~2\, cpu1|Selector339~2, Microcomputer, 1
instance = comp, \cpu1|Selector339~3\, cpu1|Selector339~3, Microcomputer, 1
instance = comp, \cpu1|Add5~61\, cpu1|Add5~61, Microcomputer, 1
instance = comp, \cpu1|Selector372~4\, cpu1|Selector372~4, Microcomputer, 1
instance = comp, \cpu1|Selector372~0\, cpu1|Selector372~0, Microcomputer, 1
instance = comp, \cpu1|Add6~61\, cpu1|Add6~61, Microcomputer, 1
instance = comp, \cpu1|Selector372~1\, cpu1|Selector372~1, Microcomputer, 1
instance = comp, \cpu1|Selector372~3\, cpu1|Selector372~3, Microcomputer, 1
instance = comp, \cpu1|Selector287~3\, cpu1|Selector287~3, Microcomputer, 1
instance = comp, \cpu1|Selector287~2\, cpu1|Selector287~2, Microcomputer, 1
instance = comp, \cpu1|cc[3]\, cpu1|cc[3], Microcomputer, 1
instance = comp, \cpu1|Selector351~0\, cpu1|Selector351~0, Microcomputer, 1
instance = comp, \cpu1|Selector351~1\, cpu1|Selector351~1, Microcomputer, 1
instance = comp, \cpu1|Selector351~2\, cpu1|Selector351~2, Microcomputer, 1
instance = comp, \cpu1|Selector351~4\, cpu1|Selector351~4, Microcomputer, 1
instance = comp, \cpu1|daa_reg~0\, cpu1|daa_reg~0, Microcomputer, 1
instance = comp, \cpu1|Selector388~2\, cpu1|Selector388~2, Microcomputer, 1
instance = comp, \cpu1|WideOr23~4\, cpu1|WideOr23~4, Microcomputer, 1
instance = comp, \cpu1|Selector290~1\, cpu1|Selector290~1, Microcomputer, 1
instance = comp, \cpu1|Selector290~2\, cpu1|Selector290~2, Microcomputer, 1
instance = comp, \cpu1|Selector290~3\, cpu1|Selector290~3, Microcomputer, 1
instance = comp, \cpu1|Selector290~4\, cpu1|Selector290~4, Microcomputer, 1
instance = comp, \cpu1|Selector290~5\, cpu1|Selector290~5, Microcomputer, 1
instance = comp, \cpu1|Selector290~6\, cpu1|Selector290~6, Microcomputer, 1
instance = comp, \cpu1|Selector290~7\, cpu1|Selector290~7, Microcomputer, 1
instance = comp, \cpu1|Selector388~0\, cpu1|Selector388~0, Microcomputer, 1
instance = comp, \cpu1|Selector388~1\, cpu1|Selector388~1, Microcomputer, 1
instance = comp, \cpu1|Selector290~8\, cpu1|Selector290~8, Microcomputer, 1
instance = comp, \cpu1|cc[0]\, cpu1|cc[0], Microcomputer, 1
instance = comp, \cpu1|Add7~17\, cpu1|Add7~17, Microcomputer, 1
instance = comp, \cpu1|Add7~21\, cpu1|Add7~21, Microcomputer, 1
instance = comp, \cpu1|Add7~25\, cpu1|Add7~25, Microcomputer, 1
instance = comp, \cpu1|Add7~13\, cpu1|Add7~13, Microcomputer, 1
instance = comp, \cpu1|Add7~29\, cpu1|Add7~29, Microcomputer, 1
instance = comp, \cpu1|Selector378~3\, cpu1|Selector378~3, Microcomputer, 1
instance = comp, \cpu1|Selector378~5\, cpu1|Selector378~5, Microcomputer, 1
instance = comp, \cpu1|Selector378~1\, cpu1|Selector378~1, Microcomputer, 1
instance = comp, \cpu1|Selector378~2\, cpu1|Selector378~2, Microcomputer, 1
instance = comp, \cpu1|Selector378~4\, cpu1|Selector378~4, Microcomputer, 1
instance = comp, \cpu1|up[9]\, cpu1|up[9], Microcomputer, 1
instance = comp, \cpu1|Selector321~2\, cpu1|Selector321~2, Microcomputer, 1
instance = comp, \cpu1|Selector321~3\, cpu1|Selector321~3, Microcomputer, 1
instance = comp, \cpu1|Selector321~1\, cpu1|Selector321~1, Microcomputer, 1
instance = comp, \cpu1|Selector321~0\, cpu1|Selector321~0, Microcomputer, 1
instance = comp, \cpu1|Selector321~4\, cpu1|Selector321~4, Microcomputer, 1
instance = comp, \cpu1|Selector320~4\, cpu1|Selector320~4, Microcomputer, 1
instance = comp, \cpu1|up[11]~feeder\, cpu1|up[11]~feeder, Microcomputer, 1
instance = comp, \cpu1|up[11]\, cpu1|up[11], Microcomputer, 1
instance = comp, \cpu1|Selector319~2\, cpu1|Selector319~2, Microcomputer, 1
instance = comp, \cpu1|Selector319~3\, cpu1|Selector319~3, Microcomputer, 1
instance = comp, \cpu1|Selector319~1\, cpu1|Selector319~1, Microcomputer, 1
instance = comp, \cpu1|Selector319~0\, cpu1|Selector319~0, Microcomputer, 1
instance = comp, \cpu1|Selector319~4\, cpu1|Selector319~4, Microcomputer, 1
instance = comp, \cpu1|Selector318~2\, cpu1|Selector318~2, Microcomputer, 1
instance = comp, \cpu1|Selector318~3\, cpu1|Selector318~3, Microcomputer, 1
instance = comp, \cpu1|Selector318~1\, cpu1|Selector318~1, Microcomputer, 1
instance = comp, \cpu1|Selector318~0\, cpu1|Selector318~0, Microcomputer, 1
instance = comp, \cpu1|Selector318~4\, cpu1|Selector318~4, Microcomputer, 1
instance = comp, \rom1|altsyncram_component|auto_generated|ram_block1a6\, rom1|altsyncram_component|auto_generated|ram_block1a6, Microcomputer, 1
instance = comp, \cpuDataIn[6]~40\, cpuDataIn[6]~40, Microcomputer, 1
instance = comp, \cpuDataIn[6]~47\, cpuDataIn[6]~47, Microcomputer, 1
instance = comp, \cpuDataIn[6]~41\, cpuDataIn[6]~41, Microcomputer, 1
instance = comp, \cpu1|up[6]~feeder\, cpu1|up[6]~feeder, Microcomputer, 1
instance = comp, \cpu1|up[6]\, cpu1|up[6], Microcomputer, 1
instance = comp, \cpu1|Selector348~4\, cpu1|Selector348~4, Microcomputer, 1
instance = comp, \cpu1|sp[6]~feeder\, cpu1|sp[6]~feeder, Microcomputer, 1
instance = comp, \cpu1|sp[6]\, cpu1|sp[6], Microcomputer, 1
instance = comp, \cpu1|accb[6]~DUPLICATE\, cpu1|accb[6]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|xreg[6]~feeder\, cpu1|xreg[6]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[6]\, cpu1|xreg[6], Microcomputer, 1
instance = comp, \cpu1|yreg[6]~feeder\, cpu1|yreg[6]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[6]\, cpu1|yreg[6], Microcomputer, 1
instance = comp, \cpu1|Selector284~0\, cpu1|Selector284~0, Microcomputer, 1
instance = comp, \cpu1|Selector284~1\, cpu1|Selector284~1, Microcomputer, 1
instance = comp, \cpu1|Selector284~2\, cpu1|Selector284~2, Microcomputer, 1
instance = comp, \cpu1|Selector284~3\, cpu1|Selector284~3, Microcomputer, 1
instance = comp, \cpu1|cc[6]\, cpu1|cc[6], Microcomputer, 1
instance = comp, \cpu1|Selector348~0\, cpu1|Selector348~0, Microcomputer, 1
instance = comp, \cpu1|Selector348~1\, cpu1|Selector348~1, Microcomputer, 1
instance = comp, \cpu1|Selector348~2\, cpu1|Selector348~2, Microcomputer, 1
instance = comp, \cpu1|Selector348~3\, cpu1|Selector348~3, Microcomputer, 1
instance = comp, \cpu1|Selector348~5\, cpu1|Selector348~5, Microcomputer, 1
instance = comp, \cpu1|Add6~66\, cpu1|Add6~66, Microcomputer, 1
instance = comp, \cpu1|Add6~1\, cpu1|Add6~1, Microcomputer, 1
instance = comp, \cpu1|Add6~5\, cpu1|Add6~5, Microcomputer, 1
instance = comp, \cpu1|Add6~9\, cpu1|Add6~9, Microcomputer, 1
instance = comp, \cpu1|Add6~13\, cpu1|Add6~13, Microcomputer, 1
instance = comp, \cpu1|Add6~21\, cpu1|Add6~21, Microcomputer, 1
instance = comp, \cpu1|Add6~25\, cpu1|Add6~25, Microcomputer, 1
instance = comp, \cpu1|Add6~29\, cpu1|Add6~29, Microcomputer, 1
instance = comp, \cpu1|Add6~17\, cpu1|Add6~17, Microcomputer, 1
instance = comp, \cpu1|Selector379~2\, cpu1|Selector379~2, Microcomputer, 1
instance = comp, \cpu1|Selector379~0\, cpu1|Selector379~0, Microcomputer, 1
instance = comp, \cpu1|Selector379~3\, cpu1|Selector379~3, Microcomputer, 1
instance = comp, \cpu1|Selector379~4\, cpu1|Selector379~4, Microcomputer, 1
instance = comp, \cpu1|Selector193~0\, cpu1|Selector193~0, Microcomputer, 1
instance = comp, \cpu1|Selector193~1\, cpu1|Selector193~1, Microcomputer, 1
instance = comp, \cpu1|acca[0]\, cpu1|acca[0], Microcomputer, 1
instance = comp, \cpu1|Selector362~1\, cpu1|Selector362~1, Microcomputer, 1
instance = comp, \cpu1|Selector379~5\, cpu1|Selector379~5, Microcomputer, 1
instance = comp, \cpu1|Selector379~6\, cpu1|Selector379~6, Microcomputer, 1
instance = comp, \cpu1|sp[8]\, cpu1|sp[8], Microcomputer, 1
instance = comp, \cpu1|Selector322~3\, cpu1|Selector322~3, Microcomputer, 1
instance = comp, \cpu1|Selector322~2\, cpu1|Selector322~2, Microcomputer, 1
instance = comp, \cpu1|Selector322~1\, cpu1|Selector322~1, Microcomputer, 1
instance = comp, \cpu1|Selector322~0\, cpu1|Selector322~0, Microcomputer, 1
instance = comp, \cpu1|Selector322~4\, cpu1|Selector322~4, Microcomputer, 1
instance = comp, \rom1|altsyncram_component|auto_generated|ram_block1a7\, rom1|altsyncram_component|auto_generated|ram_block1a7, Microcomputer, 1
instance = comp, \cpuDataIn[7]~44\, cpuDataIn[7]~44, Microcomputer, 1
instance = comp, \cpuDataIn[7]~19\, cpuDataIn[7]~19, Microcomputer, 1
instance = comp, \cpu1|Add0~21\, cpu1|Add0~21, Microcomputer, 1
instance = comp, \cpu1|Add0~25\, cpu1|Add0~25, Microcomputer, 1
instance = comp, \cpu1|Add0~29\, cpu1|Add0~29, Microcomputer, 1
instance = comp, \cpu1|Selector162~0\, cpu1|Selector162~0, Microcomputer, 1
instance = comp, \cpu1|Selector162~1\, cpu1|Selector162~1, Microcomputer, 1
instance = comp, \cpu1|pc[0]~7\, cpu1|pc[0]~7, Microcomputer, 1
instance = comp, \cpu1|pc[7]\, cpu1|pc[7], Microcomputer, 1
instance = comp, \cpu1|Add0~33\, cpu1|Add0~33, Microcomputer, 1
instance = comp, \cpu1|Selector161~1\, cpu1|Selector161~1, Microcomputer, 1
instance = comp, \cpu1|Selector161~2\, cpu1|Selector161~2, Microcomputer, 1
instance = comp, \cpu1|pc[8]\, cpu1|pc[8], Microcomputer, 1
instance = comp, \cpu1|Add0~37\, cpu1|Add0~37, Microcomputer, 1
instance = comp, \cpu1|Selector160~0\, cpu1|Selector160~0, Microcomputer, 1
instance = comp, \cpu1|pc[9]\, cpu1|pc[9], Microcomputer, 1
instance = comp, \cpu1|Add0~41\, cpu1|Add0~41, Microcomputer, 1
instance = comp, \cpu1|Selector159~0\, cpu1|Selector159~0, Microcomputer, 1
instance = comp, \cpu1|pc[10]\, cpu1|pc[10], Microcomputer, 1
instance = comp, \cpu1|Selector158~0\, cpu1|Selector158~0, Microcomputer, 1
instance = comp, \cpu1|pc[11]\, cpu1|pc[11], Microcomputer, 1
instance = comp, \cpu1|yreg[11]~feeder\, cpu1|yreg[11]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[11]\, cpu1|yreg[11], Microcomputer, 1
instance = comp, \cpu1|xreg[11]~feeder\, cpu1|xreg[11]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[11]\, cpu1|xreg[11], Microcomputer, 1
instance = comp, \cpu1|Selector343~0\, cpu1|Selector343~0, Microcomputer, 1
instance = comp, \cpu1|Selector343~1\, cpu1|Selector343~1, Microcomputer, 1
instance = comp, \cpu1|Selector343~2\, cpu1|Selector343~2, Microcomputer, 1
instance = comp, \cpu1|Selector343~3\, cpu1|Selector343~3, Microcomputer, 1
instance = comp, \cpu1|Selector376~2\, cpu1|Selector376~2, Microcomputer, 1
instance = comp, \cpu1|Selector190~0\, cpu1|Selector190~0, Microcomputer, 1
instance = comp, \cpu1|acca[3]\, cpu1|acca[3], Microcomputer, 1
instance = comp, \cpu1|Selector367~1\, cpu1|Selector367~1, Microcomputer, 1
instance = comp, \cpu1|Selector384~0\, cpu1|Selector384~0, Microcomputer, 1
instance = comp, \cpu1|Selector384~6\, cpu1|Selector384~6, Microcomputer, 1
instance = comp, \cpu1|ea[3]~feeder\, cpu1|ea[3]~feeder, Microcomputer, 1
instance = comp, \cpu1|ea[3]\, cpu1|ea[3], Microcomputer, 1
instance = comp, \cpu1|state~322\, cpu1|state~322, Microcomputer, 1
instance = comp, \cpu1|state.pshs_dp_state\, cpu1|state.pshs_dp_state, Microcomputer, 1
instance = comp, \cpu1|WideOr72~3\, cpu1|WideOr72~3, Microcomputer, 1
instance = comp, \cpu1|WideOr72~4\, cpu1|WideOr72~4, Microcomputer, 1
instance = comp, \cpu1|Selector601~4\, cpu1|Selector601~4, Microcomputer, 1
instance = comp, \cpu1|Mux541~1\, cpu1|Mux541~1, Microcomputer, 1
instance = comp, \cpu1|WideOr17~1\, cpu1|WideOr17~1, Microcomputer, 1
instance = comp, \cpu1|Selector381~2\, cpu1|Selector381~2, Microcomputer, 1
instance = comp, \cpu1|Selector276~0\, cpu1|Selector276~0, Microcomputer, 1
instance = comp, \cpu1|md[6]~DUPLICATE\, cpu1|md[6]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Mux349~5\, cpu1|Mux349~5, Microcomputer, 1
instance = comp, \cpu1|Selector420~0\, cpu1|Selector420~0, Microcomputer, 1
instance = comp, \cpu1|Selector420~1\, cpu1|Selector420~1, Microcomputer, 1
instance = comp, \cpu1|pc[5]~0\, cpu1|pc[5]~0, Microcomputer, 1
instance = comp, \cpu1|pc[2]\, cpu1|pc[2], Microcomputer, 1
instance = comp, \cpu1|Add0~13\, cpu1|Add0~13, Microcomputer, 1
instance = comp, \cpu1|Add0~17\, cpu1|Add0~17, Microcomputer, 1
instance = comp, \cpu1|Selector164~0\, cpu1|Selector164~0, Microcomputer, 1
instance = comp, \cpu1|Selector164~1\, cpu1|Selector164~1, Microcomputer, 1
instance = comp, \cpu1|pc[5]\, cpu1|pc[5], Microcomputer, 1
instance = comp, \cpu1|Selector325~3\, cpu1|Selector325~3, Microcomputer, 1
instance = comp, \cpu1|Selector325~2\, cpu1|Selector325~2, Microcomputer, 1
instance = comp, \cpu1|Selector325~1\, cpu1|Selector325~1, Microcomputer, 1
instance = comp, \cpu1|Selector325~0\, cpu1|Selector325~0, Microcomputer, 1
instance = comp, \cpu1|Selector325~4\, cpu1|Selector325~4, Microcomputer, 1
instance = comp, \rom1|altsyncram_component|auto_generated|ram_block1a4\, rom1|altsyncram_component|auto_generated|ram_block1a4, Microcomputer, 1
instance = comp, \cpuDataIn[4]~30\, cpuDataIn[4]~30, Microcomputer, 1
instance = comp, \cpuDataIn[4]~45\, cpuDataIn[4]~45, Microcomputer, 1
instance = comp, \cpuDataIn[4]~31\, cpuDataIn[4]~31, Microcomputer, 1
instance = comp, \cpu1|yreg[12]~feeder\, cpu1|yreg[12]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[12]\, cpu1|yreg[12], Microcomputer, 1
instance = comp, \cpu1|Selector621~0\, cpu1|Selector621~0, Microcomputer, 1
instance = comp, \cpu1|Selector621~1\, cpu1|Selector621~1, Microcomputer, 1
instance = comp, \cpu1|Selector334~6\, cpu1|Selector334~6, Microcomputer, 1
instance = comp, \cpu1|Mux153~0\, cpu1|Mux153~0, Microcomputer, 1
instance = comp, \cpu1|Selector622~0\, cpu1|Selector622~0, Microcomputer, 1
instance = comp, \cpu1|Selector334~5\, cpu1|Selector334~5, Microcomputer, 1
instance = comp, \cpu1|dout_ctrl.md_hi_dout~0\, cpu1|dout_ctrl.md_hi_dout~0, Microcomputer, 1
instance = comp, \cpu1|WideOr285\, cpu1|WideOr285, Microcomputer, 1
instance = comp, \cpu1|Selector334~8\, cpu1|Selector334~8, Microcomputer, 1
instance = comp, \cpu1|Selector334~7\, cpu1|Selector334~7, Microcomputer, 1
instance = comp, \cpu1|Selector334~9\, cpu1|Selector334~9, Microcomputer, 1
instance = comp, \cpu1|Selector626~0\, cpu1|Selector626~0, Microcomputer, 1
instance = comp, \cpu1|Selector623~0\, cpu1|Selector623~0, Microcomputer, 1
instance = comp, \cpu1|Selector626~1\, cpu1|Selector626~1, Microcomputer, 1
instance = comp, \cpu1|Mux154~0\, cpu1|Mux154~0, Microcomputer, 1
instance = comp, \cpu1|WideOr267~0\, cpu1|WideOr267~0, Microcomputer, 1
instance = comp, \cpu1|Selector631~0\, cpu1|Selector631~0, Microcomputer, 1
instance = comp, \cpu1|Selector334~4\, cpu1|Selector334~4, Microcomputer, 1
instance = comp, \cpu1|Selector334~10\, cpu1|Selector334~10, Microcomputer, 1
instance = comp, \cpu1|WideOr267~1\, cpu1|WideOr267~1, Microcomputer, 1
instance = comp, \cpu1|Selector334~2\, cpu1|Selector334~2, Microcomputer, 1
instance = comp, \cpu1|Selector627~0\, cpu1|Selector627~0, Microcomputer, 1
instance = comp, \cpu1|Selector334~0\, cpu1|Selector334~0, Microcomputer, 1
instance = comp, \cpu1|Selector623~2\, cpu1|Selector623~2, Microcomputer, 1
instance = comp, \cpu1|Selector623~1\, cpu1|Selector623~1, Microcomputer, 1
instance = comp, \cpu1|pre_code[0]~DUPLICATE\, cpu1|pre_code[0]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Selector629~0\, cpu1|Selector629~0, Microcomputer, 1
instance = comp, \cpu1|Selector334~3\, cpu1|Selector334~3, Microcomputer, 1
instance = comp, \cpu1|Selector334~1\, cpu1|Selector334~1, Microcomputer, 1
instance = comp, \cpu1|Selector624~0\, cpu1|Selector624~0, Microcomputer, 1
instance = comp, \cpu1|Selector624~1\, cpu1|Selector624~1, Microcomputer, 1
instance = comp, \cpu1|Selector625~0\, cpu1|Selector625~0, Microcomputer, 1
instance = comp, \cpu1|Selector625~1\, cpu1|Selector625~1, Microcomputer, 1
instance = comp, \cpu1|Selector621~2\, cpu1|Selector621~2, Microcomputer, 1
instance = comp, \cpu1|Selector630~0\, cpu1|Selector630~0, Microcomputer, 1
instance = comp, \cpu1|Selector334~11\, cpu1|Selector334~11, Microcomputer, 1
instance = comp, \cpu1|Selector334~12\, cpu1|Selector334~12, Microcomputer, 1
instance = comp, \gpio1|reg_ddr2[4]\, gpio1|reg_ddr2[4], Microcomputer, 1
instance = comp, \gpio1|reg_dat2_d[4]~5\, gpio1|reg_dat2_d[4]~5, Microcomputer, 1
instance = comp, \gpio1|reg_dat2[4]\, gpio1|reg_dat2[4], Microcomputer, 1
instance = comp, \gpio1|reg[4]\, gpio1|reg[4], Microcomputer, 1
instance = comp, \cpuDataIn[4]~26\, cpuDataIn[4]~26, Microcomputer, 1
instance = comp, \io2|rxBuffer~18\, io2|rxBuffer~18, Microcomputer, 1
instance = comp, \io2|dataOut~9\, io2|dataOut~9, Microcomputer, 1
instance = comp, \io2|dataOut~10\, io2|dataOut~10, Microcomputer, 1
instance = comp, \io2|dataOut[4]\, io2|dataOut[4], Microcomputer, 1
instance = comp, \cpuDataIn[4]~27\, cpuDataIn[4]~27, Microcomputer, 1
instance = comp, \cpu1|Selector165~0\, cpu1|Selector165~0, Microcomputer, 1
instance = comp, \cpu1|Selector165~1\, cpu1|Selector165~1, Microcomputer, 1
instance = comp, \cpu1|pc[4]\, cpu1|pc[4], Microcomputer, 1
instance = comp, \cpu1|Selector326~3\, cpu1|Selector326~3, Microcomputer, 1
instance = comp, \cpu1|Selector326~2\, cpu1|Selector326~2, Microcomputer, 1
instance = comp, \cpu1|Selector326~1\, cpu1|Selector326~1, Microcomputer, 1
instance = comp, \cpu1|Selector326~0\, cpu1|Selector326~0, Microcomputer, 1
instance = comp, \cpu1|Selector326~4\, cpu1|Selector326~4, Microcomputer, 1
instance = comp, \rom1|altsyncram_component|auto_generated|ram_block1a5\, rom1|altsyncram_component|auto_generated|ram_block1a5, Microcomputer, 1
instance = comp, \sd1|Selector139~0\, sd1|Selector139~0, Microcomputer, 1
instance = comp, \sd1|dout[5]\, sd1|dout[5], Microcomputer, 1
instance = comp, \cpuDataIn[5]~35\, cpuDataIn[5]~35, Microcomputer, 1
instance = comp, \cpuDataIn[5]~37\, cpuDataIn[5]~37, Microcomputer, 1
instance = comp, \cpu1|Selector277~0\, cpu1|Selector277~0, Microcomputer, 1
instance = comp, \cpu1|Selector277~1\, cpu1|Selector277~1, Microcomputer, 1
instance = comp, \cpu1|md[5]\, cpu1|md[5], Microcomputer, 1
instance = comp, \cpu1|Mux374~0\, cpu1|Mux374~0, Microcomputer, 1
instance = comp, \cpu1|accb[4]~0\, cpu1|accb[4]~0, Microcomputer, 1
instance = comp, \cpu1|accb[4]~1\, cpu1|accb[4]~1, Microcomputer, 1
instance = comp, \cpu1|accb[4]~2\, cpu1|accb[4]~2, Microcomputer, 1
instance = comp, \cpu1|accb[7]\, cpu1|accb[7], Microcomputer, 1
instance = comp, \cpu1|Selector363~2\, cpu1|Selector363~2, Microcomputer, 1
instance = comp, \cpu1|Selector380~0\, cpu1|Selector380~0, Microcomputer, 1
instance = comp, \cpu1|Selector380~1\, cpu1|Selector380~1, Microcomputer, 1
instance = comp, \cpu1|Selector380~2\, cpu1|Selector380~2, Microcomputer, 1
instance = comp, \cpu1|Selector380~3\, cpu1|Selector380~3, Microcomputer, 1
instance = comp, \cpu1|Selector380~4\, cpu1|Selector380~4, Microcomputer, 1
instance = comp, \cpu1|Selector186~0\, cpu1|Selector186~0, Microcomputer, 1
instance = comp, \cpu1|Selector186~1\, cpu1|Selector186~1, Microcomputer, 1
instance = comp, \cpu1|acca[7]\, cpu1|acca[7], Microcomputer, 1
instance = comp, \cpu1|Selector356~0\, cpu1|Selector356~0, Microcomputer, 1
instance = comp, \cpu1|md[10]~DUPLICATE\, cpu1|md[10]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|dp[2]~feeder\, cpu1|dp[2]~feeder, Microcomputer, 1
instance = comp, \cpu1|dp[2]\, cpu1|dp[2], Microcomputer, 1
instance = comp, \cpu1|Selector175~0\, cpu1|Selector175~0, Microcomputer, 1
instance = comp, \cpu1|ea[10]\, cpu1|ea[10], Microcomputer, 1
instance = comp, \cpu1|Selector360~0\, cpu1|Selector360~0, Microcomputer, 1
instance = comp, \cpu1|Selector360~1\, cpu1|Selector360~1, Microcomputer, 1
instance = comp, \cpu1|Selector377~4\, cpu1|Selector377~4, Microcomputer, 1
instance = comp, \cpu1|Selector377~0\, cpu1|Selector377~0, Microcomputer, 1
instance = comp, \cpu1|Selector377~1\, cpu1|Selector377~1, Microcomputer, 1
instance = comp, \cpu1|Selector377~3\, cpu1|Selector377~3, Microcomputer, 1
instance = comp, \cpu1|sp[10]\, cpu1|sp[10], Microcomputer, 1
instance = comp, \cpu1|up[10]~feeder\, cpu1|up[10]~feeder, Microcomputer, 1
instance = comp, \cpu1|up[10]\, cpu1|up[10], Microcomputer, 1
instance = comp, \cpu1|Selector344~0\, cpu1|Selector344~0, Microcomputer, 1
instance = comp, \cpu1|yreg[10]~feeder\, cpu1|yreg[10]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[10]\, cpu1|yreg[10], Microcomputer, 1
instance = comp, \cpu1|xreg[10]~feeder\, cpu1|xreg[10]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[10]\, cpu1|xreg[10], Microcomputer, 1
instance = comp, \cpu1|Selector344~1\, cpu1|Selector344~1, Microcomputer, 1
instance = comp, \cpu1|Selector344~2\, cpu1|Selector344~2, Microcomputer, 1
instance = comp, \cpu1|Selector344~3\, cpu1|Selector344~3, Microcomputer, 1
instance = comp, \cpu1|Selector377~2\, cpu1|Selector377~2, Microcomputer, 1
instance = comp, \cpu1|Selector191~0\, cpu1|Selector191~0, Microcomputer, 1
instance = comp, \cpu1|Selector191~1\, cpu1|Selector191~1, Microcomputer, 1
instance = comp, \cpu1|acca[2]\, cpu1|acca[2], Microcomputer, 1
instance = comp, \cpu1|yreg[2]~feeder\, cpu1|yreg[2]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[2]\, cpu1|yreg[2], Microcomputer, 1
instance = comp, \cpu1|dp[2]~DUPLICATE\, cpu1|dp[2]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Selector352~2\, cpu1|Selector352~2, Microcomputer, 1
instance = comp, \cpu1|Selector352~3\, cpu1|Selector352~3, Microcomputer, 1
instance = comp, \cpu1|xreg[2]~feeder\, cpu1|xreg[2]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[2]\, cpu1|xreg[2], Microcomputer, 1
instance = comp, \cpu1|Selector352~1\, cpu1|Selector352~1, Microcomputer, 1
instance = comp, \cpu1|Selector352~4\, cpu1|Selector352~4, Microcomputer, 1
instance = comp, \cpu1|Selector352~6\, cpu1|Selector352~6, Microcomputer, 1
instance = comp, \cpu1|Selector385~0\, cpu1|Selector385~0, Microcomputer, 1
instance = comp, \cpu1|Selector385~1\, cpu1|Selector385~1, Microcomputer, 1
instance = comp, \cpu1|Selector385~2\, cpu1|Selector385~2, Microcomputer, 1
instance = comp, \cpu1|Selector385~4\, cpu1|Selector385~4, Microcomputer, 1
instance = comp, \cpu1|Selector385~3\, cpu1|Selector385~3, Microcomputer, 1
instance = comp, \cpu1|Selector385~5\, cpu1|Selector385~5, Microcomputer, 1
instance = comp, \cpu1|ea[2]\, cpu1|ea[2], Microcomputer, 1
instance = comp, \cpu1|next_state~0\, cpu1|next_state~0, Microcomputer, 1
instance = comp, \cpu1|Selector577~0\, cpu1|Selector577~0, Microcomputer, 1
instance = comp, \cpu1|Selector577~1\, cpu1|Selector577~1, Microcomputer, 1
instance = comp, \cpu1|Selector577~2\, cpu1|Selector577~2, Microcomputer, 1
instance = comp, \cpu1|state~483\, cpu1|state~483, Microcomputer, 1
instance = comp, \cpu1|state.pulu_sph_state\, cpu1|state.pulu_sph_state, Microcomputer, 1
instance = comp, \cpu1|state~476\, cpu1|state~476, Microcomputer, 1
instance = comp, \cpu1|state.pulu_spl_state\, cpu1|state.pulu_spl_state, Microcomputer, 1
instance = comp, \cpu1|WideOr101~1\, cpu1|WideOr101~1, Microcomputer, 1
instance = comp, \cpu1|WideOr68~3\, cpu1|WideOr68~3, Microcomputer, 1
instance = comp, \cpu1|WideOr68~4\, cpu1|WideOr68~4, Microcomputer, 1
instance = comp, \cpu1|Selector600~4\, cpu1|Selector600~4, Microcomputer, 1
instance = comp, \cpu1|Mux540~0\, cpu1|Mux540~0, Microcomputer, 1
instance = comp, \cpu1|WideOr16\, cpu1|WideOr16, Microcomputer, 1
instance = comp, \cpu1|Selector383~4\, cpu1|Selector383~4, Microcomputer, 1
instance = comp, \cpu1|Selector383~1\, cpu1|Selector383~1, Microcomputer, 1
instance = comp, \cpu1|Selector366~12\, cpu1|Selector366~12, Microcomputer, 1
instance = comp, \cpu1|Selector383~2\, cpu1|Selector383~2, Microcomputer, 1
instance = comp, \cpu1|Selector383~0\, cpu1|Selector383~0, Microcomputer, 1
instance = comp, \cpu1|Selector383~3\, cpu1|Selector383~3, Microcomputer, 1
instance = comp, \cpu1|Selector383~5\, cpu1|Selector383~5, Microcomputer, 1
instance = comp, \cpu1|ea[4]~feeder\, cpu1|ea[4]~feeder, Microcomputer, 1
instance = comp, \cpu1|ea[4]\, cpu1|ea[4], Microcomputer, 1
instance = comp, \cpu1|state~341\, cpu1|state~341, Microcomputer, 1
instance = comp, \cpu1|state~342\, cpu1|state~342, Microcomputer, 1
instance = comp, \cpu1|state~396\, cpu1|state~396, Microcomputer, 1
instance = comp, \cpu1|state~397\, cpu1|state~397, Microcomputer, 1
instance = comp, \cpu1|Mux370~9\, cpu1|Mux370~9, Microcomputer, 1
instance = comp, \cpu1|state~425\, cpu1|state~425, Microcomputer, 1
instance = comp, \cpu1|state.index8_state\, cpu1|state.index8_state, Microcomputer, 1
instance = comp, \cpu1|right_ctrl.md_sign8_right~0\, cpu1|right_ctrl.md_sign8_right~0, Microcomputer, 1
instance = comp, \cpu1|Selector363~0\, cpu1|Selector363~0, Microcomputer, 1
instance = comp, \cpu1|Selector365~0\, cpu1|Selector365~0, Microcomputer, 1
instance = comp, \cpu1|Selector365~1\, cpu1|Selector365~1, Microcomputer, 1
instance = comp, \cpu1|Selector382~3\, cpu1|Selector382~3, Microcomputer, 1
instance = comp, \cpu1|Selector382~0\, cpu1|Selector382~0, Microcomputer, 1
instance = comp, \cpu1|Selector382~1\, cpu1|Selector382~1, Microcomputer, 1
instance = comp, \cpu1|Selector382~2\, cpu1|Selector382~2, Microcomputer, 1
instance = comp, \cpu1|ea[5]~feeder\, cpu1|ea[5]~feeder, Microcomputer, 1
instance = comp, \cpu1|ea[5]\, cpu1|ea[5], Microcomputer, 1
instance = comp, \cpu1|Equal4~0\, cpu1|Equal4~0, Microcomputer, 1
instance = comp, \cpu1|lic~2\, cpu1|lic~2, Microcomputer, 1
instance = comp, \cpu1|lic~3\, cpu1|lic~3, Microcomputer, 1
instance = comp, \cpu1|state~387\, cpu1|state~387, Microcomputer, 1
instance = comp, \cpu1|Equal4~1\, cpu1|Equal4~1, Microcomputer, 1
instance = comp, \cpu1|lic~0\, cpu1|lic~0, Microcomputer, 1
instance = comp, \cpu1|state~384\, cpu1|state~384, Microcomputer, 1
instance = comp, \cpu1|state~385\, cpu1|state~385, Microcomputer, 1
instance = comp, \cpu1|state~386\, cpu1|state~386, Microcomputer, 1
instance = comp, \cpu1|state~388\, cpu1|state~388, Microcomputer, 1
instance = comp, \cpu1|state~383\, cpu1|state~383, Microcomputer, 1
instance = comp, \cpu1|lic~1\, cpu1|lic~1, Microcomputer, 1
instance = comp, \cpu1|state~382\, cpu1|state~382, Microcomputer, 1
instance = comp, \cpu1|state~389\, cpu1|state~389, Microcomputer, 1
instance = comp, \cpu1|state~380\, cpu1|state~380, Microcomputer, 1
instance = comp, \cpu1|state~374\, cpu1|state~374, Microcomputer, 1
instance = comp, \cpu1|state~379\, cpu1|state~379, Microcomputer, 1
instance = comp, \cpu1|state~377\, cpu1|state~377, Microcomputer, 1
instance = comp, \cpu1|state~376\, cpu1|state~376, Microcomputer, 1
instance = comp, \cpu1|state~375\, cpu1|state~375, Microcomputer, 1
instance = comp, \cpu1|state~378\, cpu1|state~378, Microcomputer, 1
instance = comp, \cpu1|WideOr101~2\, cpu1|WideOr101~2, Microcomputer, 1
instance = comp, \cpu1|state~329\, cpu1|state~329, Microcomputer, 1
instance = comp, \cpu1|state.int_cc_state\, cpu1|state.int_cc_state, Microcomputer, 1
instance = comp, \cpu1|WideOr96~0\, cpu1|WideOr96~0, Microcomputer, 1
instance = comp, \cpu1|WideOr101~0\, cpu1|WideOr101~0, Microcomputer, 1
instance = comp, \cpu1|WideOr68~1\, cpu1|WideOr68~1, Microcomputer, 1
instance = comp, \cpu1|WideOr68~7\, cpu1|WideOr68~7, Microcomputer, 1
instance = comp, \cpu1|state~393\, cpu1|state~393, Microcomputer, 1
instance = comp, \cpu1|state.imm16_state\, cpu1|state.imm16_state, Microcomputer, 1
instance = comp, \cpu1|Selector582~3\, cpu1|Selector582~3, Microcomputer, 1
instance = comp, \cpu1|state~337\, cpu1|state~337, Microcomputer, 1
instance = comp, \cpu1|state.puls_pcl_state\, cpu1|state.puls_pcl_state, Microcomputer, 1
instance = comp, \cpu1|Selector582~4\, cpu1|Selector582~4, Microcomputer, 1
instance = comp, \cpu1|Selector582~0\, cpu1|Selector582~0, Microcomputer, 1
instance = comp, \cpu1|WideOr101~3\, cpu1|WideOr101~3, Microcomputer, 1
instance = comp, \cpu1|WideOr101~4\, cpu1|WideOr101~4, Microcomputer, 1
instance = comp, \cpu1|WideOr101~5\, cpu1|WideOr101~5, Microcomputer, 1
instance = comp, \cpu1|WideOr101~6\, cpu1|WideOr101~6, Microcomputer, 1
instance = comp, \cpu1|state~381\, cpu1|state~381, Microcomputer, 1
instance = comp, \cpu1|state~390\, cpu1|state~390, Microcomputer, 1
instance = comp, \cpu1|state~391\, cpu1|state~391, Microcomputer, 1
instance = comp, \cpu1|state.fetch_state\, cpu1|state.fetch_state, Microcomputer, 1
instance = comp, \cpu1|pre_code[2]~DUPLICATE\, cpu1|pre_code[2]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Selector312~1\, cpu1|Selector312~1, Microcomputer, 1
instance = comp, \cpu1|Selector312~0\, cpu1|Selector312~0, Microcomputer, 1
instance = comp, \cpu1|pre_code[2]\, cpu1|pre_code[2], Microcomputer, 1
instance = comp, \cpu1|Selector309~0\, cpu1|Selector309~0, Microcomputer, 1
instance = comp, \cpu1|pre_code[5]\, cpu1|pre_code[5], Microcomputer, 1
instance = comp, \cpu1|Selector311~1\, cpu1|Selector311~1, Microcomputer, 1
instance = comp, \cpu1|Selector311~0\, cpu1|Selector311~0, Microcomputer, 1
instance = comp, \cpu1|pre_code[3]\, cpu1|pre_code[3], Microcomputer, 1
instance = comp, \cpu1|Selector308~0\, cpu1|Selector308~0, Microcomputer, 1
instance = comp, \cpu1|pre_code[6]\, cpu1|pre_code[6], Microcomputer, 1
instance = comp, \cpu1|Selector307~0\, cpu1|Selector307~0, Microcomputer, 1
instance = comp, \cpu1|pre_code[7]\, cpu1|pre_code[7], Microcomputer, 1
instance = comp, \cpu1|Selector310~0\, cpu1|Selector310~0, Microcomputer, 1
instance = comp, \cpu1|pre_code[4]\, cpu1|pre_code[4], Microcomputer, 1
instance = comp, \cpu1|Mux147~0\, cpu1|Mux147~0, Microcomputer, 1
instance = comp, \cpu1|Mux147~1\, cpu1|Mux147~1, Microcomputer, 1
instance = comp, \cpu1|Mux580~0\, cpu1|Mux580~0, Microcomputer, 1
instance = comp, \cpu1|Selector405~1\, cpu1|Selector405~1, Microcomputer, 1
instance = comp, \cpu1|Selector405~2\, cpu1|Selector405~2, Microcomputer, 1
instance = comp, \cpu1|Mux580~1\, cpu1|Mux580~1, Microcomputer, 1
instance = comp, \cpu1|Selector192~0\, cpu1|Selector192~0, Microcomputer, 1
instance = comp, \cpu1|Selector192~1\, cpu1|Selector192~1, Microcomputer, 1
instance = comp, \cpu1|acca[1]\, cpu1|acca[1], Microcomputer, 1
instance = comp, \cpu1|Selector369~0\, cpu1|Selector369~0, Microcomputer, 1
instance = comp, \cpu1|accb[1]\, cpu1|accb[1], Microcomputer, 1
instance = comp, \cpu1|Selector369~1\, cpu1|Selector369~1, Microcomputer, 1
instance = comp, \cpu1|Selector386~1\, cpu1|Selector386~1, Microcomputer, 1
instance = comp, \cpu1|Selector386~2\, cpu1|Selector386~2, Microcomputer, 1
instance = comp, \cpu1|Selector386~3\, cpu1|Selector386~3, Microcomputer, 1
instance = comp, \cpu1|Selector386~4\, cpu1|Selector386~4, Microcomputer, 1
instance = comp, \cpu1|Selector386~5\, cpu1|Selector386~5, Microcomputer, 1
instance = comp, \cpu1|ea[1]~feeder\, cpu1|ea[1]~feeder, Microcomputer, 1
instance = comp, \cpu1|ea[1]\, cpu1|ea[1], Microcomputer, 1
instance = comp, \cpu1|Selector538~0\, cpu1|Selector538~0, Microcomputer, 1
instance = comp, \cpu1|Selector538~1\, cpu1|Selector538~1, Microcomputer, 1
instance = comp, \cpu1|Selector538~2\, cpu1|Selector538~2, Microcomputer, 1
instance = comp, \cpu1|state~323\, cpu1|state~323, Microcomputer, 1
instance = comp, \cpu1|state.pshs_acca_state\, cpu1|state.pshs_acca_state, Microcomputer, 1
instance = comp, \cpu1|Selector540~0\, cpu1|Selector540~0, Microcomputer, 1
instance = comp, \cpu1|Selector540~1\, cpu1|Selector540~1, Microcomputer, 1
instance = comp, \cpu1|state~328\, cpu1|state~328, Microcomputer, 1
instance = comp, \cpu1|state.pshs_cc_state\, cpu1|state.pshs_cc_state, Microcomputer, 1
instance = comp, \cpu1|WideOr245~2\, cpu1|WideOr245~2, Microcomputer, 1
instance = comp, \cpu1|WideOr245~3\, cpu1|WideOr245~3, Microcomputer, 1
instance = comp, \cpu1|state~449\, cpu1|state~449, Microcomputer, 1
instance = comp, \cpu1|state.sync_state\, cpu1|state.sync_state, Microcomputer, 1
instance = comp, \cpu1|Selector580~2\, cpu1|Selector580~2, Microcomputer, 1
instance = comp, \cpu1|WideOr245~4\, cpu1|WideOr245~4, Microcomputer, 1
instance = comp, \cpu1|WideOr245~5\, cpu1|WideOr245~5, Microcomputer, 1
instance = comp, \cpu1|Selector596~5\, cpu1|Selector596~5, Microcomputer, 1
instance = comp, \cpu1|Selector370~0\, cpu1|Selector370~0, Microcomputer, 1
instance = comp, \cpu1|Selector370~1\, cpu1|Selector370~1, Microcomputer, 1
instance = comp, \cpu1|Selector387~0\, cpu1|Selector387~0, Microcomputer, 1
instance = comp, \cpu1|Selector387~5\, cpu1|Selector387~5, Microcomputer, 1
instance = comp, \cpu1|Selector387~1\, cpu1|Selector387~1, Microcomputer, 1
instance = comp, \cpu1|Selector387~7\, cpu1|Selector387~7, Microcomputer, 1
instance = comp, \cpu1|Selector387~4\, cpu1|Selector387~4, Microcomputer, 1
instance = comp, \cpu1|Selector387~6\, cpu1|Selector387~6, Microcomputer, 1
instance = comp, \cpu1|Selector282~0\, cpu1|Selector282~0, Microcomputer, 1
instance = comp, \cpu1|Selector282~1\, cpu1|Selector282~1, Microcomputer, 1
instance = comp, \cpu1|md[0]\, cpu1|md[0], Microcomputer, 1
instance = comp, \cpu1|Mux370~4\, cpu1|Mux370~4, Microcomputer, 1
instance = comp, \cpu1|Selector403~0\, cpu1|Selector403~0, Microcomputer, 1
instance = comp, \cpu1|Selector403~1\, cpu1|Selector403~1, Microcomputer, 1
instance = comp, \cpu1|WideOr43~0\, cpu1|WideOr43~0, Microcomputer, 1
instance = comp, \cpu1|WideOr43~1\, cpu1|WideOr43~1, Microcomputer, 1
instance = comp, \cpu1|Mux577~0\, cpu1|Mux577~0, Microcomputer, 1
instance = comp, \cpu1|Selector283~1\, cpu1|Selector283~1, Microcomputer, 1
instance = comp, \cpu1|Selector283~2\, cpu1|Selector283~2, Microcomputer, 1
instance = comp, \cpu1|Selector283~3\, cpu1|Selector283~3, Microcomputer, 1
instance = comp, \cpu1|Selector283~4\, cpu1|Selector283~4, Microcomputer, 1
instance = comp, \cpu1|cc[7]~DUPLICATE\, cpu1|cc[7]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|state~318\, cpu1|state~318, Microcomputer, 1
instance = comp, \cpu1|state.int_upl_state\, cpu1|state.int_upl_state, Microcomputer, 1
instance = comp, \cpu1|state~312\, cpu1|state~312, Microcomputer, 1
instance = comp, \cpu1|state.int_uph_state\, cpu1|state.int_uph_state, Microcomputer, 1
instance = comp, \cpu1|Selector336~0\, cpu1|Selector336~0, Microcomputer, 1
instance = comp, \cpu1|Selector336~2\, cpu1|Selector336~2, Microcomputer, 1
instance = comp, \cpu1|Selector336~1\, cpu1|Selector336~1, Microcomputer, 1
instance = comp, \cpu1|Selector336~11\, cpu1|Selector336~11, Microcomputer, 1
instance = comp, \cpu1|Selector336~3\, cpu1|Selector336~3, Microcomputer, 1
instance = comp, \cpu1|Selector336~8\, cpu1|Selector336~8, Microcomputer, 1
instance = comp, \cpu1|Selector336~7\, cpu1|Selector336~7, Microcomputer, 1
instance = comp, \cpu1|Selector336~9\, cpu1|Selector336~9, Microcomputer, 1
instance = comp, \cpu1|Selector336~6\, cpu1|Selector336~6, Microcomputer, 1
instance = comp, \cpu1|Selector336~5\, cpu1|Selector336~5, Microcomputer, 1
instance = comp, \cpu1|Selector336~4\, cpu1|Selector336~4, Microcomputer, 1
instance = comp, \cpu1|Selector336~10\, cpu1|Selector336~10, Microcomputer, 1
instance = comp, \cpu1|Selector336~12\, cpu1|Selector336~12, Microcomputer, 1
instance = comp, \io1|dispByteLatch[2]\, io1|dispByteLatch[2], Microcomputer, 1
instance = comp, \io1|dispByteLatch[1]\, io1|dispByteLatch[1], Microcomputer, 1
instance = comp, \io1|dispByteLatch[7]\, io1|dispByteLatch[7], Microcomputer, 1
instance = comp, \io1|dispByteLatch[0]\, io1|dispByteLatch[0], Microcomputer, 1
instance = comp, \io1|dispByteLatch[4]\, io1|dispByteLatch[4], Microcomputer, 1
instance = comp, \io1|Equal31~0\, io1|Equal31~0, Microcomputer, 1
instance = comp, \io1|Equal35~0\, io1|Equal35~0, Microcomputer, 1
instance = comp, \io1|Equal34~1\, io1|Equal34~1, Microcomputer, 1
instance = comp, \io1|paramCount[1]~0\, io1|paramCount[1]~0, Microcomputer, 1
instance = comp, \io1|display_store~21\, io1|display_store~21, Microcomputer, 1
instance = comp, \io1|Equal31~2\, io1|Equal31~2, Microcomputer, 1
instance = comp, \io1|Equal33~0\, io1|Equal33~0, Microcomputer, 1
instance = comp, \io1|display_store~28\, io1|display_store~28, Microcomputer, 1
instance = comp, \io1|paramCount~7\, io1|paramCount~7, Microcomputer, 1
instance = comp, \io1|Equal30~0\, io1|Equal30~0, Microcomputer, 1
instance = comp, \io1|display_store~22\, io1|display_store~22, Microcomputer, 1
instance = comp, \io1|Equal30~1\, io1|Equal30~1, Microcomputer, 1
instance = comp, \io1|dispByteLatch[3]\, io1|dispByteLatch[3], Microcomputer, 1
instance = comp, \io1|display_store~42\, io1|display_store~42, Microcomputer, 1
instance = comp, \io1|display_store~43\, io1|display_store~43, Microcomputer, 1
instance = comp, \io1|param4[6]~0\, io1|param4[6]~0, Microcomputer, 1
instance = comp, \io1|param4[0]\, io1|param4[0], Microcomputer, 1
instance = comp, \io1|param3~3\, io1|param3~3, Microcomputer, 1
instance = comp, \io1|Add31~21\, io1|Add31~21, Microcomputer, 1
instance = comp, \io1|Add33~21\, io1|Add33~21, Microcomputer, 1
instance = comp, \io1|param4[1]\, io1|param4[1], Microcomputer, 1
instance = comp, \io1|param3~8\, io1|param3~8, Microcomputer, 1
instance = comp, \io1|param3[1]\, io1|param3[1], Microcomputer, 1
instance = comp, \io1|Add29~21\, io1|Add29~21, Microcomputer, 1
instance = comp, \io1|param2~8\, io1|param2~8, Microcomputer, 1
instance = comp, \io1|display_store~36\, io1|display_store~36, Microcomputer, 1
instance = comp, \io1|display_store~34\, io1|display_store~34, Microcomputer, 1
instance = comp, \io1|display_store~5\, io1|display_store~5, Microcomputer, 1
instance = comp, \io1|param1~11\, io1|param1~11, Microcomputer, 1
instance = comp, \io1|param2~1\, io1|param2~1, Microcomputer, 1
instance = comp, \io1|param2[6]~2\, io1|param2[6]~2, Microcomputer, 1
instance = comp, \io1|param2[1]\, io1|param2[1], Microcomputer, 1
instance = comp, \io1|param1~2\, io1|param1~2, Microcomputer, 1
instance = comp, \io1|param1[6]~4\, io1|param1[6]~4, Microcomputer, 1
instance = comp, \io1|param1[0]\, io1|param1[0], Microcomputer, 1
instance = comp, \io1|Add26~21\, io1|Add26~21, Microcomputer, 1
instance = comp, \io1|param1~10\, io1|param1~10, Microcomputer, 1
instance = comp, \io1|param1[1]~DUPLICATE\, io1|param1[1]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|param1[1]\, io1|param1[1], Microcomputer, 1
instance = comp, \io1|Add26~17\, io1|Add26~17, Microcomputer, 1
instance = comp, \io1|Add29~17\, io1|Add29~17, Microcomputer, 1
instance = comp, \io1|Add31~17\, io1|Add31~17, Microcomputer, 1
instance = comp, \io1|Add33~17\, io1|Add33~17, Microcomputer, 1
instance = comp, \io1|param4[2]\, io1|param4[2], Microcomputer, 1
instance = comp, \io1|param3~7\, io1|param3~7, Microcomputer, 1
instance = comp, \io1|param3[2]\, io1|param3[2], Microcomputer, 1
instance = comp, \io1|param2~7\, io1|param2~7, Microcomputer, 1
instance = comp, \io1|param2[2]\, io1|param2[2], Microcomputer, 1
instance = comp, \io1|param1~9\, io1|param1~9, Microcomputer, 1
instance = comp, \io1|param1[2]\, io1|param1[2], Microcomputer, 1
instance = comp, \io1|Add26~13\, io1|Add26~13, Microcomputer, 1
instance = comp, \io1|Add33~13\, io1|Add33~13, Microcomputer, 1
instance = comp, \io1|param4[3]\, io1|param4[3], Microcomputer, 1
instance = comp, \io1|Add31~13\, io1|Add31~13, Microcomputer, 1
instance = comp, \io1|param3~6\, io1|param3~6, Microcomputer, 1
instance = comp, \io1|param3[3]\, io1|param3[3], Microcomputer, 1
instance = comp, \io1|Add29~13\, io1|Add29~13, Microcomputer, 1
instance = comp, \io1|param2~6\, io1|param2~6, Microcomputer, 1
instance = comp, \io1|param2[3]\, io1|param2[3], Microcomputer, 1
instance = comp, \io1|param1~8\, io1|param1~8, Microcomputer, 1
instance = comp, \io1|param1[3]\, io1|param1[3], Microcomputer, 1
instance = comp, \io1|Add26~9\, io1|Add26~9, Microcomputer, 1
instance = comp, \io1|Add29~9\, io1|Add29~9, Microcomputer, 1
instance = comp, \io1|Add33~9\, io1|Add33~9, Microcomputer, 1
instance = comp, \io1|param4[4]\, io1|param4[4], Microcomputer, 1
instance = comp, \io1|Add31~9\, io1|Add31~9, Microcomputer, 1
instance = comp, \io1|param3~5\, io1|param3~5, Microcomputer, 1
instance = comp, \io1|param3[4]\, io1|param3[4], Microcomputer, 1
instance = comp, \io1|param2~5\, io1|param2~5, Microcomputer, 1
instance = comp, \io1|param2[4]\, io1|param2[4], Microcomputer, 1
instance = comp, \io1|param1~7\, io1|param1~7, Microcomputer, 1
instance = comp, \io1|param1[4]\, io1|param1[4], Microcomputer, 1
instance = comp, \io1|display_store~2\, io1|display_store~2, Microcomputer, 1
instance = comp, \io1|Equal47~1\, io1|Equal47~1, Microcomputer, 1
instance = comp, \io1|display_store~10\, io1|display_store~10, Microcomputer, 1
instance = comp, \io1|display_store~13\, io1|display_store~13, Microcomputer, 1
instance = comp, \io1|display_store~41\, io1|display_store~41, Microcomputer, 1
instance = comp, \io1|Equal34~0\, io1|Equal34~0, Microcomputer, 1
instance = comp, \io1|display_store~38\, io1|display_store~38, Microcomputer, 1
instance = comp, \io1|param1[6]~3\, io1|param1[6]~3, Microcomputer, 1
instance = comp, \io1|param3~1\, io1|param3~1, Microcomputer, 1
instance = comp, \io1|param3[6]~2\, io1|param3[6]~2, Microcomputer, 1
instance = comp, \io1|param3[0]\, io1|param3[0], Microcomputer, 1
instance = comp, \io1|param2~3\, io1|param2~3, Microcomputer, 1
instance = comp, \io1|param2[0]\, io1|param2[0], Microcomputer, 1
instance = comp, \io1|param1~1\, io1|param1~1, Microcomputer, 1
instance = comp, \io1|param1[0]~DUPLICATE\, io1|param1[0]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add27~1\, io1|Add27~1, Microcomputer, 1
instance = comp, \io1|Add33~5\, io1|Add33~5, Microcomputer, 1
instance = comp, \io1|param4[5]\, io1|param4[5], Microcomputer, 1
instance = comp, \io1|Add31~5\, io1|Add31~5, Microcomputer, 1
instance = comp, \io1|param3~4\, io1|param3~4, Microcomputer, 1
instance = comp, \io1|param3[5]\, io1|param3[5], Microcomputer, 1
instance = comp, \io1|Add27~0\, io1|Add27~0, Microcomputer, 1
instance = comp, \io1|param3[3]~DUPLICATE\, io1|param3[3]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add31~1\, io1|Add31~1, Microcomputer, 1
instance = comp, \io1|Add33~1\, io1|Add33~1, Microcomputer, 1
instance = comp, \io1|param4[6]\, io1|param4[6], Microcomputer, 1
instance = comp, \io1|param3~0\, io1|param3~0, Microcomputer, 1
instance = comp, \io1|param3[6]\, io1|param3[6], Microcomputer, 1
instance = comp, \io1|Add29~5\, io1|Add29~5, Microcomputer, 1
instance = comp, \io1|param2~4\, io1|param2~4, Microcomputer, 1
instance = comp, \io1|param2[5]\, io1|param2[5], Microcomputer, 1
instance = comp, \io1|Add29~1\, io1|Add29~1, Microcomputer, 1
instance = comp, \io1|param2~0\, io1|param2~0, Microcomputer, 1
instance = comp, \io1|param2[6]\, io1|param2[6], Microcomputer, 1
instance = comp, \io1|Add26~5\, io1|Add26~5, Microcomputer, 1
instance = comp, \io1|param2[5]~DUPLICATE\, io1|param2[5]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|param1~6\, io1|param1~6, Microcomputer, 1
instance = comp, \io1|param1[5]~DUPLICATE\, io1|param1[5]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add26~1\, io1|Add26~1, Microcomputer, 1
instance = comp, \io1|param1~5\, io1|param1~5, Microcomputer, 1
instance = comp, \io1|param1[6]\, io1|param1[6], Microcomputer, 1
instance = comp, \io1|param1[5]\, io1|param1[5], Microcomputer, 1
instance = comp, \io1|Equal47~0\, io1|Equal47~0, Microcomputer, 1
instance = comp, \io1|Equal47~2\, io1|Equal47~2, Microcomputer, 1
instance = comp, \io1|Equal44~1\, io1|Equal44~1, Microcomputer, 1
instance = comp, \io1|display_store~15\, io1|display_store~15, Microcomputer, 1
instance = comp, \io1|param1[6]~12\, io1|param1[6]~12, Microcomputer, 1
instance = comp, \io1|Equal42~0\, io1|Equal42~0, Microcomputer, 1
instance = comp, \io1|Equal33~1\, io1|Equal33~1, Microcomputer, 1
instance = comp, \io1|display_store~14\, io1|display_store~14, Microcomputer, 1
instance = comp, \io1|Equal52~0\, io1|Equal52~0, Microcomputer, 1
instance = comp, \io1|display_store~11\, io1|display_store~11, Microcomputer, 1
instance = comp, \io1|display_store~19\, io1|display_store~19, Microcomputer, 1
instance = comp, \io1|display_store~24\, io1|display_store~24, Microcomputer, 1
instance = comp, \io1|display_store~31\, io1|display_store~31, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~9\, io1|cursorHoriz[4]~9, Microcomputer, 1
instance = comp, \io1|escState.none~2\, io1|escState.none~2, Microcomputer, 1
instance = comp, \io1|Equal42~1\, io1|Equal42~1, Microcomputer, 1
instance = comp, \io1|escState~8\, io1|escState~8, Microcomputer, 1
instance = comp, \io1|cursorVertRestore[1]~2\, io1|cursorVertRestore[1]~2, Microcomputer, 1
instance = comp, \io1|escState.waitForLeftBracket~0\, io1|escState.waitForLeftBracket~0, Microcomputer, 1
instance = comp, \io1|escState.waitForLeftBracket\, io1|escState.waitForLeftBracket, Microcomputer, 1
instance = comp, \io1|display_store~44\, io1|display_store~44, Microcomputer, 1
instance = comp, \io1|paramCount~1\, io1|paramCount~1, Microcomputer, 1
instance = comp, \io1|paramCount~2\, io1|paramCount~2, Microcomputer, 1
instance = comp, \io1|paramCount[0]\, io1|paramCount[0], Microcomputer, 1
instance = comp, \io1|display_store~40\, io1|display_store~40, Microcomputer, 1
instance = comp, \io1|Equal47~3\, io1|Equal47~3, Microcomputer, 1
instance = comp, \io1|display_store~9\, io1|display_store~9, Microcomputer, 1
instance = comp, \io1|paramCount[2]~4\, io1|paramCount[2]~4, Microcomputer, 1
instance = comp, \io1|paramCount[1]~6\, io1|paramCount[1]~6, Microcomputer, 1
instance = comp, \io1|paramCount[1]\, io1|paramCount[1], Microcomputer, 1
instance = comp, \io1|Equal44~0\, io1|Equal44~0, Microcomputer, 1
instance = comp, \io1|display_store~35\, io1|display_store~35, Microcomputer, 1
instance = comp, \io1|escState.none~1\, io1|escState.none~1, Microcomputer, 1
instance = comp, \io1|Equal33~2\, io1|Equal33~2, Microcomputer, 1
instance = comp, \io1|param1[6]~0\, io1|param1[6]~0, Microcomputer, 1
instance = comp, \io1|escState.none~3\, io1|escState.none~3, Microcomputer, 1
instance = comp, \io1|escState.processingAdditionalParams~0\, io1|escState.processingAdditionalParams~0, Microcomputer, 1
instance = comp, \io1|escState.processingAdditionalParams\, io1|escState.processingAdditionalParams, Microcomputer, 1
instance = comp, \io1|escState.none~0\, io1|escState.none~0, Microcomputer, 1
instance = comp, \io1|escState.none~4\, io1|escState.none~4, Microcomputer, 1
instance = comp, \io1|paramCount~3\, io1|paramCount~3, Microcomputer, 1
instance = comp, \io1|paramCount[2]~5\, io1|paramCount[2]~5, Microcomputer, 1
instance = comp, \io1|paramCount[2]~DUPLICATE\, io1|paramCount[2]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|display_store~29\, io1|display_store~29, Microcomputer, 1
instance = comp, \io1|display_store~27\, io1|display_store~27, Microcomputer, 1
instance = comp, \io1|cursorVert~26\, io1|cursorVert~26, Microcomputer, 1
instance = comp, \io1|display_store~39\, io1|display_store~39, Microcomputer, 1
instance = comp, \io1|Equal35~1\, io1|Equal35~1, Microcomputer, 1
instance = comp, \io1|cursorVertRestore~0\, io1|cursorVertRestore~0, Microcomputer, 1
instance = comp, \io1|savedCursorVert[4]~0\, io1|savedCursorVert[4]~0, Microcomputer, 1
instance = comp, \io1|savedCursorVert[4]\, io1|savedCursorVert[4], Microcomputer, 1
instance = comp, \io1|Selector8~3\, io1|Selector8~3, Microcomputer, 1
instance = comp, \io1|display_store~23\, io1|display_store~23, Microcomputer, 1
instance = comp, \io1|display_store~16\, io1|display_store~16, Microcomputer, 1
instance = comp, \io1|cursorVert~42\, io1|cursorVert~42, Microcomputer, 1
instance = comp, \io1|display_store~17\, io1|display_store~17, Microcomputer, 1
instance = comp, \io1|display_store~18\, io1|display_store~18, Microcomputer, 1
instance = comp, \io1|cursorVert~49\, io1|cursorVert~49, Microcomputer, 1
instance = comp, \io1|cursorVert~25\, io1|cursorVert~25, Microcomputer, 1
instance = comp, \io1|savedCursorVert[1]\, io1|savedCursorVert[1], Microcomputer, 1
instance = comp, \io1|cursorVert~50\, io1|cursorVert~50, Microcomputer, 1
instance = comp, \io1|cursorVert~12\, io1|cursorVert~12, Microcomputer, 1
instance = comp, \io1|Selector34~0\, io1|Selector34~0, Microcomputer, 1
instance = comp, \io1|display_store~7\, io1|display_store~7, Microcomputer, 1
instance = comp, \io1|dispState~33\, io1|dispState~33, Microcomputer, 1
instance = comp, \io1|dispState~34\, io1|dispState~34, Microcomputer, 1
instance = comp, \io1|display_store~32\, io1|display_store~32, Microcomputer, 1
instance = comp, \io1|display_store~33\, io1|display_store~33, Microcomputer, 1
instance = comp, \io1|cursorVert~40\, io1|cursorVert~40, Microcomputer, 1
instance = comp, \io1|cursorHoriz[6]~0\, io1|cursorHoriz[6]~0, Microcomputer, 1
instance = comp, \io1|cursorHoriz[6]~18\, io1|cursorHoriz[6]~18, Microcomputer, 1
instance = comp, \io1|cursorHoriz[6]~19\, io1|cursorHoriz[6]~19, Microcomputer, 1
instance = comp, \io1|dispState.del2\, io1|dispState.del2, Microcomputer, 1
instance = comp, \io1|dispAttWRData~9\, io1|dispAttWRData~9, Microcomputer, 1
instance = comp, \io1|escState~9\, io1|escState~9, Microcomputer, 1
instance = comp, \io1|dispState~35\, io1|dispState~35, Microcomputer, 1
instance = comp, \io1|dispState.dispWrite\, io1|dispState.dispWrite, Microcomputer, 1
instance = comp, \io1|Add9~37\, io1|Add9~37, Microcomputer, 1
instance = comp, \io1|Add9~13\, io1|Add9~13, Microcomputer, 1
instance = comp, \io1|Add9~9\, io1|Add9~9, Microcomputer, 1
instance = comp, \io1|Add6~45\, io1|Add6~45, Microcomputer, 1
instance = comp, \io1|horizCount[0]\, io1|horizCount[0], Microcomputer, 1
instance = comp, \io1|Add6~41\, io1|Add6~41, Microcomputer, 1
instance = comp, \io1|horizCount[1]\, io1|horizCount[1], Microcomputer, 1
instance = comp, \io1|Add6~37\, io1|Add6~37, Microcomputer, 1
instance = comp, \io1|horizCount[2]\, io1|horizCount[2], Microcomputer, 1
instance = comp, \io1|Add6~33\, io1|Add6~33, Microcomputer, 1
instance = comp, \io1|horizCount[3]\, io1|horizCount[3], Microcomputer, 1
instance = comp, \io1|Add6~29\, io1|Add6~29, Microcomputer, 1
instance = comp, \io1|horizCount[4]\, io1|horizCount[4], Microcomputer, 1
instance = comp, \io1|Add6~25\, io1|Add6~25, Microcomputer, 1
instance = comp, \io1|horizCount[5]\, io1|horizCount[5], Microcomputer, 1
instance = comp, \io1|Add6~21\, io1|Add6~21, Microcomputer, 1
instance = comp, \io1|horizCount[6]\, io1|horizCount[6], Microcomputer, 1
instance = comp, \io1|Add6~17\, io1|Add6~17, Microcomputer, 1
instance = comp, \io1|horizCount[7]\, io1|horizCount[7], Microcomputer, 1
instance = comp, \io1|Add6~1\, io1|Add6~1, Microcomputer, 1
instance = comp, \io1|horizCount[8]\, io1|horizCount[8], Microcomputer, 1
instance = comp, \io1|Add6~5\, io1|Add6~5, Microcomputer, 1
instance = comp, \io1|horizCount[9]\, io1|horizCount[9], Microcomputer, 1
instance = comp, \io1|Add6~9\, io1|Add6~9, Microcomputer, 1
instance = comp, \io1|horizCount[10]\, io1|horizCount[10], Microcomputer, 1
instance = comp, \io1|Add6~13\, io1|Add6~13, Microcomputer, 1
instance = comp, \io1|horizCount[11]\, io1|horizCount[11], Microcomputer, 1
instance = comp, \io1|LessThan0~0\, io1|LessThan0~0, Microcomputer, 1
instance = comp, \io1|vertLineCount[8]\, io1|vertLineCount[8], Microcomputer, 1
instance = comp, \io1|Add9~21\, io1|Add9~21, Microcomputer, 1
instance = comp, \io1|vertLineCount[9]\, io1|vertLineCount[9], Microcomputer, 1
instance = comp, \io1|LessThan3~0\, io1|LessThan3~0, Microcomputer, 1
instance = comp, \io1|vertLineCount[0]\, io1|vertLineCount[0], Microcomputer, 1
instance = comp, \io1|Add9~1\, io1|Add9~1, Microcomputer, 1
instance = comp, \io1|vertLineCount[1]\, io1|vertLineCount[1], Microcomputer, 1
instance = comp, \io1|Add9~33\, io1|Add9~33, Microcomputer, 1
instance = comp, \io1|vertLineCount[2]\, io1|vertLineCount[2], Microcomputer, 1
instance = comp, \io1|Add9~29\, io1|Add9~29, Microcomputer, 1
instance = comp, \io1|vertLineCount[3]\, io1|vertLineCount[3], Microcomputer, 1
instance = comp, \io1|Add9~25\, io1|Add9~25, Microcomputer, 1
instance = comp, \io1|vertLineCount[4]\, io1|vertLineCount[4], Microcomputer, 1
instance = comp, \io1|Add9~5\, io1|Add9~5, Microcomputer, 1
instance = comp, \io1|vertLineCount[5]\, io1|vertLineCount[5], Microcomputer, 1
instance = comp, \io1|Add9~17\, io1|Add9~17, Microcomputer, 1
instance = comp, \io1|vertLineCount[6]\, io1|vertLineCount[6], Microcomputer, 1
instance = comp, \io1|vertLineCount[7]\, io1|vertLineCount[7], Microcomputer, 1
instance = comp, \io1|charVert~0\, io1|charVert~0, Microcomputer, 1
instance = comp, \io1|charVert~1\, io1|charVert~1, Microcomputer, 1
instance = comp, \io1|charVert~4\, io1|charVert~4, Microcomputer, 1
instance = comp, \io1|charScanLine[1]~0\, io1|charScanLine[1]~0, Microcomputer, 1
instance = comp, \io1|charScanLine[1]~1\, io1|charScanLine[1]~1, Microcomputer, 1
instance = comp, \io1|charScanLine[1]~2\, io1|charScanLine[1]~2, Microcomputer, 1
instance = comp, \io1|charScanLine[0]~3\, io1|charScanLine[0]~3, Microcomputer, 1
instance = comp, \io1|charScanLine[3]~4\, io1|charScanLine[3]~4, Microcomputer, 1
instance = comp, \io1|charScanLine[0]~7\, io1|charScanLine[0]~7, Microcomputer, 1
instance = comp, \io1|charScanLine[0]\, io1|charScanLine[0], Microcomputer, 1
instance = comp, \io1|charScanLine[1]~8\, io1|charScanLine[1]~8, Microcomputer, 1
instance = comp, \io1|charScanLine[1]\, io1|charScanLine[1], Microcomputer, 1
instance = comp, \io1|charScanLine[2]~6\, io1|charScanLine[2]~6, Microcomputer, 1
instance = comp, \io1|charScanLine[2]\, io1|charScanLine[2], Microcomputer, 1
instance = comp, \io1|charScanLine[1]~DUPLICATE\, io1|charScanLine[1]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Equal3~0\, io1|Equal3~0, Microcomputer, 1
instance = comp, \io1|charScanLine[3]~5\, io1|charScanLine[3]~5, Microcomputer, 1
instance = comp, \io1|charScanLine[3]\, io1|charScanLine[3], Microcomputer, 1
instance = comp, \io1|Equal3~1\, io1|Equal3~1, Microcomputer, 1
instance = comp, \io1|charVert[4]~3\, io1|charVert[4]~3, Microcomputer, 1
instance = comp, \io1|charVert[0]\, io1|charVert[0], Microcomputer, 1
instance = comp, \io1|charVert[1]\, io1|charVert[1], Microcomputer, 1
instance = comp, \io1|charVert~5\, io1|charVert~5, Microcomputer, 1
instance = comp, \io1|charVert[1]~DUPLICATE\, io1|charVert[1]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|charVert~2\, io1|charVert~2, Microcomputer, 1
instance = comp, \io1|charVert[2]\, io1|charVert[2], Microcomputer, 1
instance = comp, \io1|charVert~6\, io1|charVert~6, Microcomputer, 1
instance = comp, \io1|charVert[3]\, io1|charVert[3], Microcomputer, 1
instance = comp, \io1|charVert~7\, io1|charVert~7, Microcomputer, 1
instance = comp, \io1|charVert[4]\, io1|charVert[4], Microcomputer, 1
instance = comp, \io1|Add49~17\, io1|Add49~17, Microcomputer, 1
instance = comp, \io1|Add49~25\, io1|Add49~25, Microcomputer, 1
instance = comp, \io1|Add49~1\, io1|Add49~1, Microcomputer, 1
instance = comp, \io1|dispState.dispNextLoc\, io1|dispState.dispNextLoc, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~21\, io1|cursorVert[3]~21, Microcomputer, 1
instance = comp, \io1|cursorVertRestore[1]~3\, io1|cursorVertRestore[1]~3, Microcomputer, 1
instance = comp, \io1|Selector34~1\, io1|Selector34~1, Microcomputer, 1
instance = comp, \io1|startAddr[7]~0\, io1|startAddr[7]~0, Microcomputer, 1
instance = comp, \io1|startAddr[7]\, io1|startAddr[7], Microcomputer, 1
instance = comp, \io1|Add49~5\, io1|Add49~5, Microcomputer, 1
instance = comp, \io1|startAddr[8]\, io1|startAddr[8], Microcomputer, 1
instance = comp, \io1|Add49~9\, io1|Add49~9, Microcomputer, 1
instance = comp, \io1|startAddr[9]\, io1|startAddr[9], Microcomputer, 1
instance = comp, \io1|Add49~13\, io1|Add49~13, Microcomputer, 1
instance = comp, \io1|startAddr[10]\, io1|startAddr[10], Microcomputer, 1
instance = comp, \io1|LessThan51~0\, io1|LessThan51~0, Microcomputer, 1
instance = comp, \io1|startAddr[4]\, io1|startAddr[4], Microcomputer, 1
instance = comp, \io1|Add49~21\, io1|Add49~21, Microcomputer, 1
instance = comp, \io1|startAddr[5]\, io1|startAddr[5], Microcomputer, 1
instance = comp, \io1|startAddr[6]\, io1|startAddr[6], Microcomputer, 1
instance = comp, \io1|Add1~1\, io1|Add1~1, Microcomputer, 1
instance = comp, \io1|Add1~5\, io1|Add1~5, Microcomputer, 1
instance = comp, \io1|Add1~9\, io1|Add1~9, Microcomputer, 1
instance = comp, \io1|Add1~13\, io1|Add1~13, Microcomputer, 1
instance = comp, \io1|Add1~17\, io1|Add1~17, Microcomputer, 1
instance = comp, \io1|Add1~21\, io1|Add1~21, Microcomputer, 1
instance = comp, \io1|Add1~25\, io1|Add1~25, Microcomputer, 1
instance = comp, \io1|Add1~29\, io1|Add1~29, Microcomputer, 1
instance = comp, \io1|Add11~25\, io1|Add11~25, Microcomputer, 1
instance = comp, \io1|hActive~0\, io1|hActive~0, Microcomputer, 1
instance = comp, \io1|hActive~1\, io1|hActive~1, Microcomputer, 1
instance = comp, \io1|hActive\, io1|hActive, Microcomputer, 1
instance = comp, \io1|vActive~0\, io1|vActive~0, Microcomputer, 1
instance = comp, \io1|vActive\, io1|vActive, Microcomputer, 1
instance = comp, \io1|screen_render~0\, io1|screen_render~0, Microcomputer, 1
instance = comp, \io1|videoG0~4\, io1|videoG0~4, Microcomputer, 1
instance = comp, \io1|pixelClockCount[0]~0\, io1|pixelClockCount[0]~0, Microcomputer, 1
instance = comp, \io1|pixelClockCount[0]\, io1|pixelClockCount[0], Microcomputer, 1
instance = comp, \io1|charHoriz~0\, io1|charHoriz~0, Microcomputer, 1
instance = comp, \io1|pixelCount[0]~1\, io1|pixelCount[0]~1, Microcomputer, 1
instance = comp, \io1|pixelCount[0]\, io1|pixelCount[0], Microcomputer, 1
instance = comp, \io1|pixelCount~2\, io1|pixelCount~2, Microcomputer, 1
instance = comp, \io1|pixelCount[1]\, io1|pixelCount[1], Microcomputer, 1
instance = comp, \io1|pixelCount~0\, io1|pixelCount~0, Microcomputer, 1
instance = comp, \io1|pixelCount[2]\, io1|pixelCount[2], Microcomputer, 1
instance = comp, \io1|charHoriz~1\, io1|charHoriz~1, Microcomputer, 1
instance = comp, \io1|charHoriz[5]~2\, io1|charHoriz[5]~2, Microcomputer, 1
instance = comp, \io1|charHoriz[0]\, io1|charHoriz[0], Microcomputer, 1
instance = comp, \io1|Add11~17\, io1|Add11~17, Microcomputer, 1
instance = comp, \io1|charHoriz[1]\, io1|charHoriz[1], Microcomputer, 1
instance = comp, \io1|Add11~21\, io1|Add11~21, Microcomputer, 1
instance = comp, \io1|charHoriz[2]\, io1|charHoriz[2], Microcomputer, 1
instance = comp, \io1|Add11~13\, io1|Add11~13, Microcomputer, 1
instance = comp, \io1|charHoriz[3]\, io1|charHoriz[3], Microcomputer, 1
instance = comp, \io1|Add11~5\, io1|Add11~5, Microcomputer, 1
instance = comp, \io1|charHoriz[4]\, io1|charHoriz[4], Microcomputer, 1
instance = comp, \io1|Add11~9\, io1|Add11~9, Microcomputer, 1
instance = comp, \io1|charHoriz[5]\, io1|charHoriz[5], Microcomputer, 1
instance = comp, \io1|Add11~1\, io1|Add11~1, Microcomputer, 1
instance = comp, \io1|charHoriz[6]\, io1|charHoriz[6], Microcomputer, 1
instance = comp, \io1|Add0~1\, io1|Add0~1, Microcomputer, 1
instance = comp, \io1|Add0~5\, io1|Add0~5, Microcomputer, 1
instance = comp, \io1|Add0~9\, io1|Add0~9, Microcomputer, 1
instance = comp, \io1|Add0~13\, io1|Add0~13, Microcomputer, 1
instance = comp, \io1|Add0~17\, io1|Add0~17, Microcomputer, 1
instance = comp, \io1|Add0~21\, io1|Add0~21, Microcomputer, 1
instance = comp, \io1|Add0~25\, io1|Add0~25, Microcomputer, 1
instance = comp, \io1|Add0~33\, io1|Add0~33, Microcomputer, 1
instance = comp, \io1|Add0~29\, io1|Add0~29, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~5\, io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~5, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~9\, io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~9, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~13\, io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~13, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~17\, io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~17, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~21\, io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~21, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~25\, io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~25, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~29\, io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~29, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~33\, io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~33, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~37\, io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~37, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~45\, io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~45, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~41\, io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~41, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1\, io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~1, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[139]~35\, io1|Mod0|auto_generated|divider|divider|StageOut[139]~35, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[139]~36\, io1|Mod0|auto_generated|divider|divider|StageOut[139]~36, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[137]~30\, io1|Mod0|auto_generated|divider|divider|StageOut[137]~30, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[137]~31\, io1|Mod0|auto_generated|divider|divider|StageOut[137]~31, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[135]~28\, io1|Mod0|auto_generated|divider|divider|StageOut[135]~28, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[135]~29\, io1|Mod0|auto_generated|divider|divider|StageOut[135]~29, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[133]~27\, io1|Mod0|auto_generated|divider|divider|StageOut[133]~27, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[133]~26\, io1|Mod0|auto_generated|divider|divider|StageOut[133]~26, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[131]~24\, io1|Mod0|auto_generated|divider|divider|StageOut[131]~24, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[131]~25\, io1|Mod0|auto_generated|divider|divider|StageOut[131]~25, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~50\, io1|Mod0|auto_generated|divider|divider|op_2~50, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~5\, io1|Mod0|auto_generated|divider|divider|op_2~5, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~9\, io1|Mod0|auto_generated|divider|divider|op_2~9, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~13\, io1|Mod0|auto_generated|divider|divider|op_2~13, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~17\, io1|Mod0|auto_generated|divider|divider|op_2~17, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~21\, io1|Mod0|auto_generated|divider|divider|op_2~21, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~25\, io1|Mod0|auto_generated|divider|divider|op_2~25, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~29\, io1|Mod0|auto_generated|divider|divider|op_2~29, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~33\, io1|Mod0|auto_generated|divider|divider|op_2~33, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~37\, io1|Mod0|auto_generated|divider|divider|op_2~37, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~41\, io1|Mod0|auto_generated|divider|divider|op_2~41, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~53\, io1|Mod0|auto_generated|divider|divider|op_2~53, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~45\, io1|Mod0|auto_generated|divider|divider|op_2~45, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_2~1\, io1|Mod0|auto_generated|divider|divider|op_2~1, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[140]~32\, io1|Mod0|auto_generated|divider|divider|StageOut[140]~32, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[140]~33\, io1|Mod0|auto_generated|divider|divider|StageOut[140]~33, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[139]~34\, io1|Mod0|auto_generated|divider|divider|StageOut[139]~34, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[138]~21\, io1|Mod0|auto_generated|divider|divider|StageOut[138]~21, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[138]~22\, io1|Mod0|auto_generated|divider|divider|StageOut[138]~22, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[137]~19\, io1|Mod0|auto_generated|divider|divider|StageOut[137]~19, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[136]~16\, io1|Mod0|auto_generated|divider|divider|StageOut[136]~16, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[136]~17\, io1|Mod0|auto_generated|divider|divider|StageOut[136]~17, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[135]~14\, io1|Mod0|auto_generated|divider|divider|StageOut[135]~14, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[134]~11\, io1|Mod0|auto_generated|divider|divider|StageOut[134]~11, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[134]~12\, io1|Mod0|auto_generated|divider|divider|StageOut[134]~12, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[133]~9\, io1|Mod0|auto_generated|divider|divider|StageOut[133]~9, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[132]~6\, io1|Mod0|auto_generated|divider|divider|StageOut[132]~6, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[132]~7\, io1|Mod0|auto_generated|divider|divider|StageOut[132]~7, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[131]~4\, io1|Mod0|auto_generated|divider|divider|StageOut[131]~4, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[130]~2\, io1|Mod0|auto_generated|divider|divider|StageOut[130]~2, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~54\, io1|Mod0|auto_generated|divider|divider|op_3~54, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~5\, io1|Mod0|auto_generated|divider|divider|op_3~5, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~9\, io1|Mod0|auto_generated|divider|divider|op_3~9, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~13\, io1|Mod0|auto_generated|divider|divider|op_3~13, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~17\, io1|Mod0|auto_generated|divider|divider|op_3~17, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~21\, io1|Mod0|auto_generated|divider|divider|op_3~21, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~25\, io1|Mod0|auto_generated|divider|divider|op_3~25, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~29\, io1|Mod0|auto_generated|divider|divider|op_3~29, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~33\, io1|Mod0|auto_generated|divider|divider|op_3~33, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~37\, io1|Mod0|auto_generated|divider|divider|op_3~37, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~41\, io1|Mod0|auto_generated|divider|divider|op_3~41, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~45\, io1|Mod0|auto_generated|divider|divider|op_3~45, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~58\, io1|Mod0|auto_generated|divider|divider|op_3~58, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~50\, io1|Mod0|auto_generated|divider|divider|op_3~50, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|op_3~1\, io1|Mod0|auto_generated|divider|divider|op_3~1, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[156]~0\, io1|Mod0|auto_generated|divider|divider|StageOut[156]~0, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[157]~1\, io1|Mod0|auto_generated|divider|divider|StageOut[157]~1, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[158]~3\, io1|Mod0|auto_generated|divider|divider|StageOut[158]~3, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[159]~5\, io1|Mod0|auto_generated|divider|divider|StageOut[159]~5, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[160]~8\, io1|Mod0|auto_generated|divider|divider|StageOut[160]~8, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[161]~10\, io1|Mod0|auto_generated|divider|divider|StageOut[161]~10, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[162]~13\, io1|Mod0|auto_generated|divider|divider|StageOut[162]~13, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[163]~15\, io1|Mod0|auto_generated|divider|divider|StageOut[163]~15, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[164]~18\, io1|Mod0|auto_generated|divider|divider|StageOut[164]~18, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[165]~20\, io1|Mod0|auto_generated|divider|divider|StageOut[165]~20, Microcomputer, 1
instance = comp, \io1|Mod0|auto_generated|divider|divider|StageOut[166]~23\, io1|Mod0|auto_generated|divider|divider|StageOut[166]~23, Microcomputer, 1
instance = comp, \io1|attInverse~1\, io1|attInverse~1, Microcomputer, 1
instance = comp, \io1|attBold~0\, io1|attBold~0, Microcomputer, 1
instance = comp, \io1|attInverse~0\, io1|attInverse~0, Microcomputer, 1
instance = comp, \io1|attInverse~2\, io1|attInverse~2, Microcomputer, 1
instance = comp, \io1|attInverse~3\, io1|attInverse~3, Microcomputer, 1
instance = comp, \io1|attInverse\, io1|attInverse, Microcomputer, 1
instance = comp, \io1|display_store~3\, io1|display_store~3, Microcomputer, 1
instance = comp, \io1|dispAttWRData~2\, io1|dispAttWRData~2, Microcomputer, 1
instance = comp, \io1|dispAttWRData~3\, io1|dispAttWRData~3, Microcomputer, 1
instance = comp, \io1|dispAttWRData~0\, io1|dispAttWRData~0, Microcomputer, 1
instance = comp, \io1|dispAttWRData~5\, io1|dispAttWRData~5, Microcomputer, 1
instance = comp, \io1|dispAttWRData~21\, io1|dispAttWRData~21, Microcomputer, 1
instance = comp, \io1|dispAttWRData~17\, io1|dispAttWRData~17, Microcomputer, 1
instance = comp, \io1|dispAttWRData~25\, io1|dispAttWRData~25, Microcomputer, 1
instance = comp, \io1|display_store~4\, io1|display_store~4, Microcomputer, 1
instance = comp, \io1|dispAttWRData~20\, io1|dispAttWRData~20, Microcomputer, 1
instance = comp, \io1|dispAttWRData~18\, io1|dispAttWRData~18, Microcomputer, 1
instance = comp, \io1|dispAttWRData~26\, io1|dispAttWRData~26, Microcomputer, 1
instance = comp, \io1|dispAttWRData~4\, io1|dispAttWRData~4, Microcomputer, 1
instance = comp, \io1|dispAttWRData~7\, io1|dispAttWRData~7, Microcomputer, 1
instance = comp, \io1|dispAttWRData~6\, io1|dispAttWRData~6, Microcomputer, 1
instance = comp, \io1|dispAttWRData~19\, io1|dispAttWRData~19, Microcomputer, 1
instance = comp, \io1|dispAttWRData~16\, io1|dispAttWRData~16, Microcomputer, 1
instance = comp, \io1|dispAttWRData~22\, io1|dispAttWRData~22, Microcomputer, 1
instance = comp, \io1|savedCursorHoriz[5]\, io1|savedCursorHoriz[5], Microcomputer, 1
instance = comp, \io1|cursorVert[3]\, io1|cursorVert[3], Microcomputer, 1
instance = comp, \io1|cursorVert[1]\, io1|cursorVert[1], Microcomputer, 1
instance = comp, \io1|Selector12~0\, io1|Selector12~0, Microcomputer, 1
instance = comp, \io1|Selector11~0\, io1|Selector11~0, Microcomputer, 1
instance = comp, \io1|dispState.clearC2~feeder\, io1|dispState.clearC2~feeder, Microcomputer, 1
instance = comp, \io1|dispState.clearC2\, io1|dispState.clearC2, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~13\, io1|cursorVert[3]~13, Microcomputer, 1
instance = comp, \io1|dispState.del3\, io1|dispState.del3, Microcomputer, 1
instance = comp, \io1|Selector12~10\, io1|Selector12~10, Microcomputer, 1
instance = comp, \io1|Selector12~11\, io1|Selector12~11, Microcomputer, 1
instance = comp, \io1|Selector24~0\, io1|Selector24~0, Microcomputer, 1
instance = comp, \io1|cursorVertRestore[1]~5\, io1|cursorVertRestore[1]~5, Microcomputer, 1
instance = comp, \io1|cursorVertRestore[0]~4\, io1|cursorVertRestore[0]~4, Microcomputer, 1
instance = comp, \io1|cursorVertRestore[0]~6\, io1|cursorVertRestore[0]~6, Microcomputer, 1
instance = comp, \io1|cursorVertRestore[0]\, io1|cursorVertRestore[0], Microcomputer, 1
instance = comp, \io1|Selector12~12\, io1|Selector12~12, Microcomputer, 1
instance = comp, \io1|Selector12~13\, io1|Selector12~13, Microcomputer, 1
instance = comp, \io1|Selector12~14\, io1|Selector12~14, Microcomputer, 1
instance = comp, \io1|Selector12~8\, io1|Selector12~8, Microcomputer, 1
instance = comp, \io1|Equal63~0\, io1|Equal63~0, Microcomputer, 1
instance = comp, \io1|Selector12~9\, io1|Selector12~9, Microcomputer, 1
instance = comp, \io1|Selector12~7\, io1|Selector12~7, Microcomputer, 1
instance = comp, \io1|LessThan41~0\, io1|LessThan41~0, Microcomputer, 1
instance = comp, \io1|cursorVert~19\, io1|cursorVert~19, Microcomputer, 1
instance = comp, \io1|Selector12~17\, io1|Selector12~17, Microcomputer, 1
instance = comp, \io1|Selector12~15\, io1|Selector12~15, Microcomputer, 1
instance = comp, \io1|cursorVert[0]\, io1|cursorVert[0], Microcomputer, 1
instance = comp, \io1|savedCursorVert[0]\, io1|savedCursorVert[0], Microcomputer, 1
instance = comp, \io1|Selector12~1\, io1|Selector12~1, Microcomputer, 1
instance = comp, \io1|display_store~20\, io1|display_store~20, Microcomputer, 1
instance = comp, \io1|Selector8~0\, io1|Selector8~0, Microcomputer, 1
instance = comp, \io1|display_store~12\, io1|display_store~12, Microcomputer, 1
instance = comp, \io1|LessThan42~0\, io1|LessThan42~0, Microcomputer, 1
instance = comp, \io1|LessThan42~1\, io1|LessThan42~1, Microcomputer, 1
instance = comp, \io1|LessThan42~2\, io1|LessThan42~2, Microcomputer, 1
instance = comp, \io1|Add40~5\, io1|Add40~5, Microcomputer, 1
instance = comp, \io1|Selector12~21\, io1|Selector12~21, Microcomputer, 1
instance = comp, \io1|display_store~37\, io1|display_store~37, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~5\, io1|cursorVert[3]~5, Microcomputer, 1
instance = comp, \io1|cursorVert~41\, io1|cursorVert~41, Microcomputer, 1
instance = comp, \io1|Selector12~2\, io1|Selector12~2, Microcomputer, 1
instance = comp, \io1|Add42~25\, io1|Add42~25, Microcomputer, 1
instance = comp, \io1|Add42~29\, io1|Add42~29, Microcomputer, 1
instance = comp, \io1|Add42~1\, io1|Add42~1, Microcomputer, 1
instance = comp, \io1|Add42~17\, io1|Add42~17, Microcomputer, 1
instance = comp, \io1|Add42~21\, io1|Add42~21, Microcomputer, 1
instance = comp, \io1|Add42~13\, io1|Add42~13, Microcomputer, 1
instance = comp, \io1|LessThan44~0\, io1|LessThan44~0, Microcomputer, 1
instance = comp, \io1|Add42~9\, io1|Add42~9, Microcomputer, 1
instance = comp, \io1|LessThan44~1\, io1|LessThan44~1, Microcomputer, 1
instance = comp, \io1|Add42~5\, io1|Add42~5, Microcomputer, 1
instance = comp, \io1|LessThan44~2\, io1|LessThan44~2, Microcomputer, 1
instance = comp, \io1|display_store~8\, io1|display_store~8, Microcomputer, 1
instance = comp, \io1|Selector12~3\, io1|Selector12~3, Microcomputer, 1
instance = comp, \io1|Selector12~4\, io1|Selector12~4, Microcomputer, 1
instance = comp, \io1|Selector12~5\, io1|Selector12~5, Microcomputer, 1
instance = comp, \io1|Selector12~6\, io1|Selector12~6, Microcomputer, 1
instance = comp, \io1|Selector12~16\, io1|Selector12~16, Microcomputer, 1
instance = comp, \io1|cursorVert[0]~DUPLICATE\, io1|cursorVert[0]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|cursorVert[2]\, io1|cursorVert[2], Microcomputer, 1
instance = comp, \io1|Add41~0\, io1|Add41~0, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~33\, io1|cursorVert[3]~33, Microcomputer, 1
instance = comp, \io1|Selector22~0\, io1|Selector22~0, Microcomputer, 1
instance = comp, \io1|cursorVertRestore[2]\, io1|cursorVertRestore[2], Microcomputer, 1
instance = comp, \io1|Selector10~3\, io1|Selector10~3, Microcomputer, 1
instance = comp, \io1|Add39~0\, io1|Add39~0, Microcomputer, 1
instance = comp, \io1|Selector10~4\, io1|Selector10~4, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~1\, io1|cursorVert[3]~1, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~29\, io1|cursorVert[3]~29, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~30\, io1|cursorVert[3]~30, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~31\, io1|cursorVert[3]~31, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~35\, io1|cursorVert[3]~35, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~37\, io1|cursorVert[3]~37, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~34\, io1|cursorVert[3]~34, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~0\, io1|cursorVert[3]~0, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~38\, io1|cursorVert[3]~38, Microcomputer, 1
instance = comp, \io1|Selector10~5\, io1|Selector10~5, Microcomputer, 1
instance = comp, \io1|Equal43~0\, io1|Equal43~0, Microcomputer, 1
instance = comp, \io1|dispState~32\, io1|dispState~32, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~69\, io1|cursorVert[3]~69, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~8\, io1|cursorVert[3]~8, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~9\, io1|cursorVert[3]~9, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~10\, io1|cursorVert[3]~10, Microcomputer, 1
instance = comp, \io1|Add47~0\, io1|Add47~0, Microcomputer, 1
instance = comp, \io1|param1[2]~DUPLICATE\, io1|param1[2]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add40~9\, io1|Add40~9, Microcomputer, 1
instance = comp, \io1|Add40~1\, io1|Add40~1, Microcomputer, 1
instance = comp, \io1|Selector10~1\, io1|Selector10~1, Microcomputer, 1
instance = comp, \io1|savedCursorVert[2]\, io1|savedCursorVert[2], Microcomputer, 1
instance = comp, \io1|cursorVert[3]~11\, io1|cursorVert[3]~11, Microcomputer, 1
instance = comp, \io1|Selector10~2\, io1|Selector10~2, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~2\, io1|cursorVert[3]~2, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~3\, io1|cursorVert[3]~3, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~4\, io1|cursorVert[3]~4, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~6\, io1|cursorVert[3]~6, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~7\, io1|cursorVert[3]~7, Microcomputer, 1
instance = comp, \io1|Selector10~0\, io1|Selector10~0, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~15\, io1|cursorVert[3]~15, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~14\, io1|cursorVert[3]~14, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~27\, io1|cursorVert[3]~27, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~22\, io1|cursorVert[3]~22, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~20\, io1|cursorVert[3]~20, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~16\, io1|cursorVert[3]~16, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~23\, io1|cursorVert[3]~23, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~24\, io1|cursorVert[3]~24, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~28\, io1|cursorVert[3]~28, Microcomputer, 1
instance = comp, \io1|cursorVert[2]~39\, io1|cursorVert[2]~39, Microcomputer, 1
instance = comp, \io1|cursorVert[2]~DUPLICATE\, io1|cursorVert[2]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add4~2\, io1|Add4~2, Microcomputer, 1
instance = comp, \io1|Add4~1\, io1|Add4~1, Microcomputer, 1
instance = comp, \io1|Add4~0\, io1|Add4~0, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~15\, io1|cursorHoriz[4]~15, Microcomputer, 1
instance = comp, \io1|display_store~30\, io1|display_store~30, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~12\, io1|cursorHoriz[4]~12, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~13\, io1|cursorHoriz[4]~13, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~14\, io1|cursorHoriz[4]~14, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~16\, io1|cursorHoriz[4]~16, Microcomputer, 1
instance = comp, \io1|savedCursorHoriz[6]\, io1|savedCursorHoriz[6], Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~17\, io1|cursorHoriz[4]~17, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~4\, io1|cursorHoriz[4]~4, Microcomputer, 1
instance = comp, \io1|Selector25~0\, io1|Selector25~0, Microcomputer, 1
instance = comp, \io1|Selector25~1\, io1|Selector25~1, Microcomputer, 1
instance = comp, \io1|cursorHorizRestore[6]~0\, io1|cursorHorizRestore[6]~0, Microcomputer, 1
instance = comp, \io1|cursorHorizRestore[6]~1\, io1|cursorHorizRestore[6]~1, Microcomputer, 1
instance = comp, \io1|cursorHorizRestore[6]\, io1|cursorHorizRestore[6], Microcomputer, 1
instance = comp, \io1|savedCursorHoriz[2]\, io1|savedCursorHoriz[2], Microcomputer, 1
instance = comp, \io1|savedCursorHoriz[1]\, io1|savedCursorHoriz[1], Microcomputer, 1
instance = comp, \io1|Selector13~1\, io1|Selector13~1, Microcomputer, 1
instance = comp, \io1|Add48~25\, io1|Add48~25, Microcomputer, 1
instance = comp, \io1|Add48~17\, io1|Add48~17, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~7\, io1|cursorHoriz[4]~7, Microcomputer, 1
instance = comp, \io1|LessThan50~0\, io1|LessThan50~0, Microcomputer, 1
instance = comp, \io1|LessThan46~0\, io1|LessThan46~0, Microcomputer, 1
instance = comp, \io1|LessThan46~1\, io1|LessThan46~1, Microcomputer, 1
instance = comp, \io1|LessThan46~2\, io1|LessThan46~2, Microcomputer, 1
instance = comp, \io1|param2[6]~DUPLICATE\, io1|param2[6]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~8\, io1|cursorHoriz[4]~8, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~11\, io1|cursorHoriz[4]~11, Microcomputer, 1
instance = comp, \io1|Add44~13\, io1|Add44~13, Microcomputer, 1
instance = comp, \io1|Add44~21\, io1|Add44~21, Microcomputer, 1
instance = comp, \io1|Add46~25\, io1|Add46~25, Microcomputer, 1
instance = comp, \io1|Add46~17\, io1|Add46~17, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~10\, io1|cursorHoriz[4]~10, Microcomputer, 1
instance = comp, \io1|Selector18~1\, io1|Selector18~1, Microcomputer, 1
instance = comp, \io1|Selector30~0\, io1|Selector30~0, Microcomputer, 1
instance = comp, \io1|cursorHorizRestore[1]\, io1|cursorHorizRestore[1], Microcomputer, 1
instance = comp, \io1|Add45~25\, io1|Add45~25, Microcomputer, 1
instance = comp, \io1|Add45~17\, io1|Add45~17, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~1\, io1|cursorHoriz[4]~1, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~3\, io1|cursorHoriz[4]~3, Microcomputer, 1
instance = comp, \io1|Add43~25\, io1|Add43~25, Microcomputer, 1
instance = comp, \io1|Add43~17\, io1|Add43~17, Microcomputer, 1
instance = comp, \io1|Selector18~0\, io1|Selector18~0, Microcomputer, 1
instance = comp, \io1|Selector18~2\, io1|Selector18~2, Microcomputer, 1
instance = comp, \io1|cursorHoriz[1]\, io1|cursorHoriz[1], Microcomputer, 1
instance = comp, \io1|Add43~21\, io1|Add43~21, Microcomputer, 1
instance = comp, \io1|Add45~21\, io1|Add45~21, Microcomputer, 1
instance = comp, \io1|Selector29~0\, io1|Selector29~0, Microcomputer, 1
instance = comp, \io1|cursorHorizRestore[2]\, io1|cursorHorizRestore[2], Microcomputer, 1
instance = comp, \io1|Selector17~0\, io1|Selector17~0, Microcomputer, 1
instance = comp, \io1|Add46~21\, io1|Add46~21, Microcomputer, 1
instance = comp, \io1|Add44~25\, io1|Add44~25, Microcomputer, 1
instance = comp, \io1|Add48~21\, io1|Add48~21, Microcomputer, 1
instance = comp, \io1|Selector17~1\, io1|Selector17~1, Microcomputer, 1
instance = comp, \io1|Selector17~2\, io1|Selector17~2, Microcomputer, 1
instance = comp, \io1|cursorHoriz[2]\, io1|cursorHoriz[2], Microcomputer, 1
instance = comp, \io1|Add43~13\, io1|Add43~13, Microcomputer, 1
instance = comp, \io1|Add43~5\, io1|Add43~5, Microcomputer, 1
instance = comp, \io1|Add43~9\, io1|Add43~9, Microcomputer, 1
instance = comp, \io1|Add43~1\, io1|Add43~1, Microcomputer, 1
instance = comp, \io1|Add45~13\, io1|Add45~13, Microcomputer, 1
instance = comp, \io1|Add45~5\, io1|Add45~5, Microcomputer, 1
instance = comp, \io1|Add45~9\, io1|Add45~9, Microcomputer, 1
instance = comp, \io1|Add45~1\, io1|Add45~1, Microcomputer, 1
instance = comp, \io1|Selector13~0\, io1|Selector13~0, Microcomputer, 1
instance = comp, \io1|Add46~13\, io1|Add46~13, Microcomputer, 1
instance = comp, \io1|Add46~5\, io1|Add46~5, Microcomputer, 1
instance = comp, \io1|Add46~9\, io1|Add46~9, Microcomputer, 1
instance = comp, \io1|Add46~1\, io1|Add46~1, Microcomputer, 1
instance = comp, \io1|Add44~29\, io1|Add44~29, Microcomputer, 1
instance = comp, \io1|Add44~17\, io1|Add44~17, Microcomputer, 1
instance = comp, \io1|Add44~9\, io1|Add44~9, Microcomputer, 1
instance = comp, \io1|Add44~1\, io1|Add44~1, Microcomputer, 1
instance = comp, \io1|Add48~13\, io1|Add48~13, Microcomputer, 1
instance = comp, \io1|Add48~5\, io1|Add48~5, Microcomputer, 1
instance = comp, \io1|Add48~9\, io1|Add48~9, Microcomputer, 1
instance = comp, \io1|Add48~1\, io1|Add48~1, Microcomputer, 1
instance = comp, \io1|Selector13~2\, io1|Selector13~2, Microcomputer, 1
instance = comp, \io1|Selector13~5\, io1|Selector13~5, Microcomputer, 1
instance = comp, \io1|cursorHoriz[6]\, io1|cursorHoriz[6], Microcomputer, 1
instance = comp, \io1|startAddr[6]~DUPLICATE\, io1|startAddr[6]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add3~1\, io1|Add3~1, Microcomputer, 1
instance = comp, \io1|Add3~5\, io1|Add3~5, Microcomputer, 1
instance = comp, \io1|Add3~9\, io1|Add3~9, Microcomputer, 1
instance = comp, \io1|Add3~13\, io1|Add3~13, Microcomputer, 1
instance = comp, \io1|Add3~17\, io1|Add3~17, Microcomputer, 1
instance = comp, \io1|Add3~21\, io1|Add3~21, Microcomputer, 1
instance = comp, \io1|Add3~25\, io1|Add3~25, Microcomputer, 1
instance = comp, \io1|Add3~33\, io1|Add3~33, Microcomputer, 1
instance = comp, \io1|Add3~29\, io1|Add3~29, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~5\, io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~5, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~9\, io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~9, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~13\, io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~13, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~17\, io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~17, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~21\, io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~21, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~25\, io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~25, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~29\, io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~29, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~33\, io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~33, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37\, io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~37, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~45\, io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~45, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41\, io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~41, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1\, io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~1, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[139]~34\, io1|Mod1|auto_generated|divider|divider|StageOut[139]~34, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[139]~35\, io1|Mod1|auto_generated|divider|divider|StageOut[139]~35, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[137]~19\, io1|Mod1|auto_generated|divider|divider|StageOut[137]~19, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[137]~20\, io1|Mod1|auto_generated|divider|divider|StageOut[137]~20, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[135]~30\, io1|Mod1|auto_generated|divider|divider|StageOut[135]~30, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[135]~31\, io1|Mod1|auto_generated|divider|divider|StageOut[135]~31, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[133]~28\, io1|Mod1|auto_generated|divider|divider|StageOut[133]~28, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[133]~29\, io1|Mod1|auto_generated|divider|divider|StageOut[133]~29, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[131]~26\, io1|Mod1|auto_generated|divider|divider|StageOut[131]~26, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[131]~27\, io1|Mod1|auto_generated|divider|divider|StageOut[131]~27, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~50\, io1|Mod1|auto_generated|divider|divider|op_2~50, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~5\, io1|Mod1|auto_generated|divider|divider|op_2~5, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~9\, io1|Mod1|auto_generated|divider|divider|op_2~9, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~13\, io1|Mod1|auto_generated|divider|divider|op_2~13, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~17\, io1|Mod1|auto_generated|divider|divider|op_2~17, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~21\, io1|Mod1|auto_generated|divider|divider|op_2~21, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~25\, io1|Mod1|auto_generated|divider|divider|op_2~25, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~29\, io1|Mod1|auto_generated|divider|divider|op_2~29, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~33\, io1|Mod1|auto_generated|divider|divider|op_2~33, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~37\, io1|Mod1|auto_generated|divider|divider|op_2~37, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~41\, io1|Mod1|auto_generated|divider|divider|op_2~41, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~53\, io1|Mod1|auto_generated|divider|divider|op_2~53, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~45\, io1|Mod1|auto_generated|divider|divider|op_2~45, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_2~1\, io1|Mod1|auto_generated|divider|divider|op_2~1, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~54\, io1|Mod1|auto_generated|divider|divider|op_3~54, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~5\, io1|Mod1|auto_generated|divider|divider|op_3~5, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~9\, io1|Mod1|auto_generated|divider|divider|op_3~9, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[140]~32\, io1|Mod1|auto_generated|divider|divider|StageOut[140]~32, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[140]~33\, io1|Mod1|auto_generated|divider|divider|StageOut[140]~33, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[139]~36\, io1|Mod1|auto_generated|divider|divider|StageOut[139]~36, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[138]~23\, io1|Mod1|auto_generated|divider|divider|StageOut[138]~23, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[138]~24\, io1|Mod1|auto_generated|divider|divider|StageOut[138]~24, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[137]~21\, io1|Mod1|auto_generated|divider|divider|StageOut[137]~21, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[136]~16\, io1|Mod1|auto_generated|divider|divider|StageOut[136]~16, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[136]~17\, io1|Mod1|auto_generated|divider|divider|StageOut[136]~17, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[135]~14\, io1|Mod1|auto_generated|divider|divider|StageOut[135]~14, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[134]~11\, io1|Mod1|auto_generated|divider|divider|StageOut[134]~11, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[134]~12\, io1|Mod1|auto_generated|divider|divider|StageOut[134]~12, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[133]~9\, io1|Mod1|auto_generated|divider|divider|StageOut[133]~9, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[132]~6\, io1|Mod1|auto_generated|divider|divider|StageOut[132]~6, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[132]~7\, io1|Mod1|auto_generated|divider|divider|StageOut[132]~7, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[131]~4\, io1|Mod1|auto_generated|divider|divider|StageOut[131]~4, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[130]~2\, io1|Mod1|auto_generated|divider|divider|StageOut[130]~2, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~13\, io1|Mod1|auto_generated|divider|divider|op_3~13, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~17\, io1|Mod1|auto_generated|divider|divider|op_3~17, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~21\, io1|Mod1|auto_generated|divider|divider|op_3~21, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~25\, io1|Mod1|auto_generated|divider|divider|op_3~25, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~29\, io1|Mod1|auto_generated|divider|divider|op_3~29, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~33\, io1|Mod1|auto_generated|divider|divider|op_3~33, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~37\, io1|Mod1|auto_generated|divider|divider|op_3~37, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~41\, io1|Mod1|auto_generated|divider|divider|op_3~41, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~45\, io1|Mod1|auto_generated|divider|divider|op_3~45, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~58\, io1|Mod1|auto_generated|divider|divider|op_3~58, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~50\, io1|Mod1|auto_generated|divider|divider|op_3~50, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|op_3~1\, io1|Mod1|auto_generated|divider|divider|op_3~1, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[157]~1\, io1|Mod1|auto_generated|divider|divider|StageOut[157]~1, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[158]~3\, io1|Mod1|auto_generated|divider|divider|StageOut[158]~3, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[159]~5\, io1|Mod1|auto_generated|divider|divider|StageOut[159]~5, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[160]~8\, io1|Mod1|auto_generated|divider|divider|StageOut[160]~8, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[161]~10\, io1|Mod1|auto_generated|divider|divider|StageOut[161]~10, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[162]~13\, io1|Mod1|auto_generated|divider|divider|StageOut[162]~13, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[163]~15\, io1|Mod1|auto_generated|divider|divider|StageOut[163]~15, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[164]~18\, io1|Mod1|auto_generated|divider|divider|StageOut[164]~18, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[165]~22\, io1|Mod1|auto_generated|divider|divider|StageOut[165]~22, Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[166]~25\, io1|Mod1|auto_generated|divider|divider|StageOut[166]~25, Microcomputer, 1
instance = comp, \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2\, io1|\GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2, Microcomputer, 1
instance = comp, \io1|Selector1~0\, io1|Selector1~0, Microcomputer, 1
instance = comp, \io1|WideOr2~0\, io1|WideOr2~0, Microcomputer, 1
instance = comp, \io1|dispCharWRData[7]~1\, io1|dispCharWRData[7]~1, Microcomputer, 1
instance = comp, \io1|dispCharWRData[6]\, io1|dispCharWRData[6], Microcomputer, 1
instance = comp, \io1|Selector2~0\, io1|Selector2~0, Microcomputer, 1
instance = comp, \io1|dispCharWRData[5]\, io1|dispCharWRData[5], Microcomputer, 1
instance = comp, \io1|Selector3~0\, io1|Selector3~0, Microcomputer, 1
instance = comp, \io1|dispCharWRData[4]\, io1|dispCharWRData[4], Microcomputer, 1
instance = comp, \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7\, io1|\GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a7, Microcomputer, 1
instance = comp, \io1|Selector0~0\, io1|Selector0~0, Microcomputer, 1
instance = comp, \io1|dispCharWRData[7]\, io1|dispCharWRData[7], Microcomputer, 1
instance = comp, \io1|Equal56~0\, io1|Equal56~0, Microcomputer, 1
instance = comp, \io1|dispAttWRData~27\, io1|dispAttWRData~27, Microcomputer, 1
instance = comp, \io1|dispAttWRData~28\, io1|dispAttWRData~28, Microcomputer, 1
instance = comp, \io1|dispAttWRData~29\, io1|dispAttWRData~29, Microcomputer, 1
instance = comp, \io1|Equal49~0\, io1|Equal49~0, Microcomputer, 1
instance = comp, \io1|attBold~1\, io1|attBold~1, Microcomputer, 1
instance = comp, \io1|attBold\, io1|attBold, Microcomputer, 1
instance = comp, \io1|dispAttWRData~30\, io1|dispAttWRData~30, Microcomputer, 1
instance = comp, \io1|dispAttWRData~31\, io1|dispAttWRData~31, Microcomputer, 1
instance = comp, \io1|dispAttWRData~32\, io1|dispAttWRData~32, Microcomputer, 1
instance = comp, \io1|dispAttWRData[3]~_wirecell\, io1|dispAttWRData[3]~_wirecell, Microcomputer, 1
instance = comp, \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1\, io1|\GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1, Microcomputer, 1
instance = comp, \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[3]~_wirecell\, io1|\GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[3]~_wirecell, Microcomputer, 1
instance = comp, \io1|display_store~6\, io1|display_store~6, Microcomputer, 1
instance = comp, \io1|dispAttWRData~10\, io1|dispAttWRData~10, Microcomputer, 1
instance = comp, \io1|dispAttWRData[3]\, io1|dispAttWRData[3], Microcomputer, 1
instance = comp, \io1|dispAttWRData~23\, io1|dispAttWRData~23, Microcomputer, 1
instance = comp, \io1|dispAttWRData~24\, io1|dispAttWRData~24, Microcomputer, 1
instance = comp, \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0\, io1|\GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0, Microcomputer, 1
instance = comp, \io1|dispAttWRData[7]\, io1|dispAttWRData[7], Microcomputer, 1
instance = comp, \io1|dispAttWRData[6]\, io1|dispAttWRData[6], Microcomputer, 1
instance = comp, \io1|dispAttWRData~13\, io1|dispAttWRData~13, Microcomputer, 1
instance = comp, \io1|dispAttWRData~14\, io1|dispAttWRData~14, Microcomputer, 1
instance = comp, \io1|dispAttWRData~15\, io1|dispAttWRData~15, Microcomputer, 1
instance = comp, \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[2]~_wirecell\, io1|\GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[2]~_wirecell, Microcomputer, 1
instance = comp, \io1|dispAttWRData[2]\, io1|dispAttWRData[2], Microcomputer, 1
instance = comp, \io1|dispAttWRData[2]~_wirecell\, io1|dispAttWRData[2]~_wirecell, Microcomputer, 1
instance = comp, \io1|Selector7~0\, io1|Selector7~0, Microcomputer, 1
instance = comp, \io1|dispCharWRData[0]\, io1|dispCharWRData[0], Microcomputer, 1
instance = comp, \io1|Equal58~0\, io1|Equal58~0, Microcomputer, 1
instance = comp, \io1|Selector36~0\, io1|Selector36~0, Microcomputer, 1
instance = comp, \io1|Selector36~1\, io1|Selector36~1, Microcomputer, 1
instance = comp, \io1|dispState.clearScreen\, io1|dispState.clearScreen, Microcomputer, 1
instance = comp, \io1|dispState.clearS2\, io1|dispState.clearS2, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~2\, io1|cursorHoriz[4]~2, Microcomputer, 1
instance = comp, \io1|Selector26~0\, io1|Selector26~0, Microcomputer, 1
instance = comp, \io1|cursorHorizRestore[5]\, io1|cursorHorizRestore[5], Microcomputer, 1
instance = comp, \io1|Selector14~0\, io1|Selector14~0, Microcomputer, 1
instance = comp, \io1|Selector14~2\, io1|Selector14~2, Microcomputer, 1
instance = comp, \io1|Selector14~1\, io1|Selector14~1, Microcomputer, 1
instance = comp, \io1|Selector14~3\, io1|Selector14~3, Microcomputer, 1
instance = comp, \io1|cursorHoriz[5]\, io1|cursorHoriz[5], Microcomputer, 1
instance = comp, \io1|cursorVert~17\, io1|cursorVert~17, Microcomputer, 1
instance = comp, \io1|cursorVert~18\, io1|cursorVert~18, Microcomputer, 1
instance = comp, \io1|Selector13~4\, io1|Selector13~4, Microcomputer, 1
instance = comp, \io1|Selector31~0\, io1|Selector31~0, Microcomputer, 1
instance = comp, \io1|cursorHorizRestore[0]\, io1|cursorHorizRestore[0], Microcomputer, 1
instance = comp, \io1|Selector19~0\, io1|Selector19~0, Microcomputer, 1
instance = comp, \io1|savedCursorHoriz[0]\, io1|savedCursorHoriz[0], Microcomputer, 1
instance = comp, \io1|Selector19~1\, io1|Selector19~1, Microcomputer, 1
instance = comp, \io1|Selector19~2\, io1|Selector19~2, Microcomputer, 1
instance = comp, \io1|cursorHoriz[0]\, io1|cursorHoriz[0], Microcomputer, 1
instance = comp, \io1|Mod1|auto_generated|divider|divider|StageOut[156]~0\, io1|Mod1|auto_generated|divider|divider|StageOut[156]~0, Microcomputer, 1
instance = comp, \io1|dispAttWRData[4]\, io1|dispAttWRData[4], Microcomputer, 1
instance = comp, \io1|dispAttWRData~1\, io1|dispAttWRData~1, Microcomputer, 1
instance = comp, \io1|dispAttWRData~8\, io1|dispAttWRData~8, Microcomputer, 1
instance = comp, \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[0]~_wirecell\, io1|\GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[0]~_wirecell, Microcomputer, 1
instance = comp, \io1|dispAttWRData[0]\, io1|dispAttWRData[0], Microcomputer, 1
instance = comp, \io1|dispAttWRData[0]~_wirecell\, io1|dispAttWRData[0]~_wirecell, Microcomputer, 1
instance = comp, \io1|dispAttWRData[5]\, io1|dispAttWRData[5], Microcomputer, 1
instance = comp, \io1|dispAttWRData~11\, io1|dispAttWRData~11, Microcomputer, 1
instance = comp, \io1|dispAttWRData~12\, io1|dispAttWRData~12, Microcomputer, 1
instance = comp, \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[1]~_wirecell\, io1|\GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b[1]~_wirecell, Microcomputer, 1
instance = comp, \io1|dispAttWRData[1]\, io1|dispAttWRData[1], Microcomputer, 1
instance = comp, \io1|dispAttWRData[1]~_wirecell\, io1|dispAttWRData[1]~_wirecell, Microcomputer, 1
instance = comp, \io1|Selector6~0\, io1|Selector6~0, Microcomputer, 1
instance = comp, \io1|dispCharWRData[1]\, io1|dispCharWRData[1], Microcomputer, 1
instance = comp, \io1|Equal56~1\, io1|Equal56~1, Microcomputer, 1
instance = comp, \io1|Selector13~3\, io1|Selector13~3, Microcomputer, 1
instance = comp, \io1|Selector38~0\, io1|Selector38~0, Microcomputer, 1
instance = comp, \io1|dispState.clearChar\, io1|dispState.clearChar, Microcomputer, 1
instance = comp, \io1|dispCharWRData[2]~0\, io1|dispCharWRData[2]~0, Microcomputer, 1
instance = comp, \io1|Selector4~0\, io1|Selector4~0, Microcomputer, 1
instance = comp, \io1|dispCharWRData[3]\, io1|dispCharWRData[3], Microcomputer, 1
instance = comp, \io1|display_store~25\, io1|display_store~25, Microcomputer, 1
instance = comp, \io1|display_store~26\, io1|display_store~26, Microcomputer, 1
instance = comp, \io1|Selector65~0\, io1|Selector65~0, Microcomputer, 1
instance = comp, \io1|Selector65~1\, io1|Selector65~1, Microcomputer, 1
instance = comp, \io1|Selector65~2\, io1|Selector65~2, Microcomputer, 1
instance = comp, \io1|dispWR\, io1|dispWR, Microcomputer, 1
instance = comp, \io1|Selector5~0\, io1|Selector5~0, Microcomputer, 1
instance = comp, \io1|dispCharWRData[2]\, io1|dispCharWRData[2], Microcomputer, 1
instance = comp, \io1|Equal57~0\, io1|Equal57~0, Microcomputer, 1
instance = comp, \io1|Selector20~0\, io1|Selector20~0, Microcomputer, 1
instance = comp, \io1|cursorVertRestore[4]\, io1|cursorVertRestore[4], Microcomputer, 1
instance = comp, \io1|Selector21~0\, io1|Selector21~0, Microcomputer, 1
instance = comp, \io1|cursorVertRestore[3]\, io1|cursorVertRestore[3], Microcomputer, 1
instance = comp, \io1|Selector23~0\, io1|Selector23~0, Microcomputer, 1
instance = comp, \io1|cursorVertRestore[1]\, io1|cursorVertRestore[1], Microcomputer, 1
instance = comp, \io1|cursorVertRestore[0]~DUPLICATE\, io1|cursorVertRestore[0]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add50~0\, io1|Add50~0, Microcomputer, 1
instance = comp, \io1|Equal62~0\, io1|Equal62~0, Microcomputer, 1
instance = comp, \io1|Equal62~1\, io1|Equal62~1, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~36\, io1|cursorVert[3]~36, Microcomputer, 1
instance = comp, \io1|Selector40~0\, io1|Selector40~0, Microcomputer, 1
instance = comp, \io1|dispState.insertLine\, io1|dispState.insertLine, Microcomputer, 1
instance = comp, \io1|dispState.ins2\, io1|dispState.ins2, Microcomputer, 1
instance = comp, \io1|dispState.ins3\, io1|dispState.ins3, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~32\, io1|cursorVert[3]~32, Microcomputer, 1
instance = comp, \io1|Selector34~2\, io1|Selector34~2, Microcomputer, 1
instance = comp, \io1|Selector34~3\, io1|Selector34~3, Microcomputer, 1
instance = comp, \io1|dispState.clearLine\, io1|dispState.clearLine, Microcomputer, 1
instance = comp, \io1|dispState.clearL2\, io1|dispState.clearL2, Microcomputer, 1
instance = comp, \io1|WideOr3~0\, io1|WideOr3~0, Microcomputer, 1
instance = comp, \io1|WideOr3~1\, io1|WideOr3~1, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~20\, io1|cursorHoriz[4]~20, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~21\, io1|cursorHoriz[4]~21, Microcomputer, 1
instance = comp, \io1|cursorHoriz[6]~22\, io1|cursorHoriz[6]~22, Microcomputer, 1
instance = comp, \io1|cursorHoriz[3]\, io1|cursorHoriz[3], Microcomputer, 1
instance = comp, \io1|savedCursorHoriz[3]\, io1|savedCursorHoriz[3], Microcomputer, 1
instance = comp, \io1|Selector28~0\, io1|Selector28~0, Microcomputer, 1
instance = comp, \io1|cursorHorizRestore[3]\, io1|cursorHorizRestore[3], Microcomputer, 1
instance = comp, \io1|Selector16~0\, io1|Selector16~0, Microcomputer, 1
instance = comp, \io1|Selector16~1\, io1|Selector16~1, Microcomputer, 1
instance = comp, \io1|Selector16~2\, io1|Selector16~2, Microcomputer, 1
instance = comp, \io1|cursorHoriz[3]~DUPLICATE\, io1|cursorHoriz[3]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~5\, io1|cursorHoriz[4]~5, Microcomputer, 1
instance = comp, \io1|Add44~5\, io1|Add44~5, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~6\, io1|cursorHoriz[4]~6, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~23\, io1|cursorHoriz[4]~23, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]~24\, io1|cursorHoriz[4]~24, Microcomputer, 1
instance = comp, \io1|Selector15~1\, io1|Selector15~1, Microcomputer, 1
instance = comp, \io1|Selector15~2\, io1|Selector15~2, Microcomputer, 1
instance = comp, \io1|savedCursorHoriz[4]\, io1|savedCursorHoriz[4], Microcomputer, 1
instance = comp, \io1|Selector27~0\, io1|Selector27~0, Microcomputer, 1
instance = comp, \io1|cursorHorizRestore[4]\, io1|cursorHorizRestore[4], Microcomputer, 1
instance = comp, \io1|Selector15~0\, io1|Selector15~0, Microcomputer, 1
instance = comp, \io1|Selector15~3\, io1|Selector15~3, Microcomputer, 1
instance = comp, \io1|cursorHoriz[4]\, io1|cursorHoriz[4], Microcomputer, 1
instance = comp, \io1|LessThan53~0\, io1|LessThan53~0, Microcomputer, 1
instance = comp, \io1|LessThan53~1\, io1|LessThan53~1, Microcomputer, 1
instance = comp, \io1|Selector43~0\, io1|Selector43~0, Microcomputer, 1
instance = comp, \io1|Selector43~1\, io1|Selector43~1, Microcomputer, 1
instance = comp, \io1|dispState.deleteLine\, io1|dispState.deleteLine, Microcomputer, 1
instance = comp, \io1|Selector8~2\, io1|Selector8~2, Microcomputer, 1
instance = comp, \io1|Selector8~1\, io1|Selector8~1, Microcomputer, 1
instance = comp, \io1|WideOr2\, io1|WideOr2, Microcomputer, 1
instance = comp, \io1|Selector11~1\, io1|Selector11~1, Microcomputer, 1
instance = comp, \io1|Selector11~5\, io1|Selector11~5, Microcomputer, 1
instance = comp, \io1|Selector11~6\, io1|Selector11~6, Microcomputer, 1
instance = comp, \io1|Selector11~2\, io1|Selector11~2, Microcomputer, 1
instance = comp, \io1|Selector11~3\, io1|Selector11~3, Microcomputer, 1
instance = comp, \io1|Selector11~4\, io1|Selector11~4, Microcomputer, 1
instance = comp, \io1|Selector11~7\, io1|Selector11~7, Microcomputer, 1
instance = comp, \io1|cursorVert~43\, io1|cursorVert~43, Microcomputer, 1
instance = comp, \io1|cursorVert~45\, io1|cursorVert~45, Microcomputer, 1
instance = comp, \io1|cursorVert~44\, io1|cursorVert~44, Microcomputer, 1
instance = comp, \io1|cursorVert~46\, io1|cursorVert~46, Microcomputer, 1
instance = comp, \io1|cursorVert~65\, io1|cursorVert~65, Microcomputer, 1
instance = comp, \io1|cursorVert~47\, io1|cursorVert~47, Microcomputer, 1
instance = comp, \io1|cursorVert~48\, io1|cursorVert~48, Microcomputer, 1
instance = comp, \io1|cursorVert~61\, io1|cursorVert~61, Microcomputer, 1
instance = comp, \io1|Selector11~8\, io1|Selector11~8, Microcomputer, 1
instance = comp, \io1|cursorVert[1]~DUPLICATE\, io1|cursorVert[1]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add39~1\, io1|Add39~1, Microcomputer, 1
instance = comp, \io1|Add41~1\, io1|Add41~1, Microcomputer, 1
instance = comp, \io1|Selector9~6\, io1|Selector9~6, Microcomputer, 1
instance = comp, \io1|Selector9~5\, io1|Selector9~5, Microcomputer, 1
instance = comp, \io1|Selector9~7\, io1|Selector9~7, Microcomputer, 1
instance = comp, \io1|Add47~1\, io1|Add47~1, Microcomputer, 1
instance = comp, \io1|Add40~13\, io1|Add40~13, Microcomputer, 1
instance = comp, \io1|Selector9~1\, io1|Selector9~1, Microcomputer, 1
instance = comp, \io1|Selector9~2\, io1|Selector9~2, Microcomputer, 1
instance = comp, \io1|Selector9~3\, io1|Selector9~3, Microcomputer, 1
instance = comp, \io1|savedCursorVert[3]\, io1|savedCursorVert[3], Microcomputer, 1
instance = comp, \io1|Selector9~4\, io1|Selector9~4, Microcomputer, 1
instance = comp, \io1|Selector9~0\, io1|Selector9~0, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~51\, io1|cursorVert[3]~51, Microcomputer, 1
instance = comp, \io1|cursorVert[3]~DUPLICATE\, io1|cursorVert[3]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|cursorVert~52\, io1|cursorVert~52, Microcomputer, 1
instance = comp, \io1|Add41~2\, io1|Add41~2, Microcomputer, 1
instance = comp, \io1|cursorVert~54\, io1|cursorVert~54, Microcomputer, 1
instance = comp, \io1|cursorVert~55\, io1|cursorVert~55, Microcomputer, 1
instance = comp, \io1|cursorVert~56\, io1|cursorVert~56, Microcomputer, 1
instance = comp, \io1|cursorVert~58\, io1|cursorVert~58, Microcomputer, 1
instance = comp, \io1|cursorVert~53\, io1|cursorVert~53, Microcomputer, 1
instance = comp, \io1|Add39~2\, io1|Add39~2, Microcomputer, 1
instance = comp, \io1|Add40~17\, io1|Add40~17, Microcomputer, 1
instance = comp, \io1|cursorVert~57\, io1|cursorVert~57, Microcomputer, 1
instance = comp, \io1|cursorVert~59\, io1|cursorVert~59, Microcomputer, 1
instance = comp, \io1|Selector8~4\, io1|Selector8~4, Microcomputer, 1
instance = comp, \io1|Selector8~5\, io1|Selector8~5, Microcomputer, 1
instance = comp, \io1|Selector8~6\, io1|Selector8~6, Microcomputer, 1
instance = comp, \io1|cursorVert~60\, io1|cursorVert~60, Microcomputer, 1
instance = comp, \io1|Selector8~9\, io1|Selector8~9, Microcomputer, 1
instance = comp, \io1|Selector8~13\, io1|Selector8~13, Microcomputer, 1
instance = comp, \io1|Add51~0\, io1|Add51~0, Microcomputer, 1
instance = comp, \io1|Selector8~7\, io1|Selector8~7, Microcomputer, 1
instance = comp, \io1|Selector8~8\, io1|Selector8~8, Microcomputer, 1
instance = comp, \io1|Selector8~10\, io1|Selector8~10, Microcomputer, 1
instance = comp, \io1|Selector8~11\, io1|Selector8~11, Microcomputer, 1
instance = comp, \io1|Selector8~12\, io1|Selector8~12, Microcomputer, 1
instance = comp, \io1|cursorVert[4]\, io1|cursorVert[4], Microcomputer, 1
instance = comp, \io1|LessThan43~0\, io1|LessThan43~0, Microcomputer, 1
instance = comp, \io1|Selector32~0\, io1|Selector32~0, Microcomputer, 1
instance = comp, \io1|Selector32~1\, io1|Selector32~1, Microcomputer, 1
instance = comp, \io1|cursorVertRestore~1\, io1|cursorVertRestore~1, Microcomputer, 1
instance = comp, \io1|Selector32~2\, io1|Selector32~2, Microcomputer, 1
instance = comp, \io1|dispState.idle\, io1|dispState.idle, Microcomputer, 1
instance = comp, \io1|dispByteSent~0\, io1|dispByteSent~0, Microcomputer, 1
instance = comp, \io1|dispByteSent~DUPLICATE\, io1|dispByteSent~DUPLICATE, Microcomputer, 1
instance = comp, \io1|controlReg[5]\, io1|controlReg[5], Microcomputer, 1
instance = comp, \io1|n_int_internal~0\, io1|n_int_internal~0, Microcomputer, 1
instance = comp, \io1|controlReg[7]\, io1|controlReg[7], Microcomputer, 1
instance = comp, \io1|n_int_internal~1\, io1|n_int_internal~1, Microcomputer, 1
instance = comp, \io1|dataOut~4\, io1|dataOut~4, Microcomputer, 1
instance = comp, \io1|dataOut[7]\, io1|dataOut[7], Microcomputer, 1
instance = comp, \cpuDataIn[7]~49\, cpuDataIn[7]~49, Microcomputer, 1
instance = comp, \cpuDataIn[7]~50\, cpuDataIn[7]~50, Microcomputer, 1
instance = comp, \cpuDataIn[7]~43\, cpuDataIn[7]~43, Microcomputer, 1
instance = comp, \cpu1|up[15]~feeder\, cpu1|up[15]~feeder, Microcomputer, 1
instance = comp, \cpu1|up[15]\, cpu1|up[15], Microcomputer, 1
instance = comp, \cpu1|Selector331~0\, cpu1|Selector331~0, Microcomputer, 1
instance = comp, \cpu1|Selector331~2\, cpu1|Selector331~2, Microcomputer, 1
instance = comp, \cpu1|xreg[7]~feeder\, cpu1|xreg[7]~feeder, Microcomputer, 1
instance = comp, \cpu1|xreg[7]\, cpu1|xreg[7], Microcomputer, 1
instance = comp, \cpu1|Selector331~3\, cpu1|Selector331~3, Microcomputer, 1
instance = comp, \cpu1|Selector331~7\, cpu1|Selector331~7, Microcomputer, 1
instance = comp, \cpu1|Selector331~8\, cpu1|Selector331~8, Microcomputer, 1
instance = comp, \cpu1|Selector331~9\, cpu1|Selector331~9, Microcomputer, 1
instance = comp, \cpu1|Selector331~6\, cpu1|Selector331~6, Microcomputer, 1
instance = comp, \cpu1|Selector331~4\, cpu1|Selector331~4, Microcomputer, 1
instance = comp, \cpu1|Selector331~5\, cpu1|Selector331~5, Microcomputer, 1
instance = comp, \cpu1|Selector331~10\, cpu1|Selector331~10, Microcomputer, 1
instance = comp, \cpu1|Selector331~1\, cpu1|Selector331~1, Microcomputer, 1
instance = comp, \cpu1|yreg[7]~feeder\, cpu1|yreg[7]~feeder, Microcomputer, 1
instance = comp, \cpu1|yreg[7]\, cpu1|yreg[7], Microcomputer, 1
instance = comp, \cpu1|Selector331~11\, cpu1|Selector331~11, Microcomputer, 1
instance = comp, \cpu1|Selector331~12\, cpu1|Selector331~12, Microcomputer, 1
instance = comp, \sd1|wr_cmd_reg~0\, sd1|wr_cmd_reg~0, Microcomputer, 1
instance = comp, \sd1|wr_cmd_reg~1\, sd1|wr_cmd_reg~1, Microcomputer, 1
instance = comp, \sd1|block_write~0\, sd1|block_write~0, Microcomputer, 1
instance = comp, \sd1|block_write\, sd1|block_write, Microcomputer, 1
instance = comp, \sd1|Selector104~1\, sd1|Selector104~1, Microcomputer, 1
instance = comp, \sd1|block_start_ack\, sd1|block_start_ack, Microcomputer, 1
instance = comp, \sd1|wr_cmd_reg~2\, sd1|wr_cmd_reg~2, Microcomputer, 1
instance = comp, \sd1|block_read\, sd1|block_read, Microcomputer, 1
instance = comp, \sd1|block_read~0\, sd1|block_read~0, Microcomputer, 1
instance = comp, \sd1|block_read~DUPLICATE\, sd1|block_read~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|Selector90~0\, sd1|Selector90~0, Microcomputer, 1
instance = comp, \sd1|state.read_block_cmd\, sd1|state.read_block_cmd, Microcomputer, 1
instance = comp, \sd1|Selector98~0\, sd1|Selector98~0, Microcomputer, 1
instance = comp, \sd1|state.write_block_cmd\, sd1|state.write_block_cmd, Microcomputer, 1
instance = comp, \sd1|Selector104~0\, sd1|Selector104~0, Microcomputer, 1
instance = comp, \sd1|Selector93~0\, sd1|Selector93~0, Microcomputer, 1
instance = comp, \sd1|Selector93~1\, sd1|Selector93~1, Microcomputer, 1
instance = comp, \sd1|state.send_cmd\, sd1|state.send_cmd, Microcomputer, 1
instance = comp, \sd1|WideOr29~0\, sd1|WideOr29~0, Microcomputer, 1
instance = comp, \sd1|state.write_block_byte~0\, sd1|state.write_block_byte~0, Microcomputer, 1
instance = comp, \sd1|state.write_block_byte\, sd1|state.write_block_byte, Microcomputer, 1
instance = comp, \sd1|state.write_block_init~0\, sd1|state.write_block_init~0, Microcomputer, 1
instance = comp, \sd1|return_state.write_block_wait\, sd1|return_state.write_block_wait, Microcomputer, 1
instance = comp, \sd1|state.write_block_wait~0\, sd1|state.write_block_wait~0, Microcomputer, 1
instance = comp, \sd1|state.write_block_wait\, sd1|state.write_block_wait, Microcomputer, 1
instance = comp, \sd1|fsm~0\, sd1|fsm~0, Microcomputer, 1
instance = comp, \sd1|Equal14~0\, sd1|Equal14~0, Microcomputer, 1
instance = comp, \sd1|sd_write_flag~0\, sd1|sd_write_flag~0, Microcomputer, 1
instance = comp, \sd1|state.receive_byte~0\, sd1|state.receive_byte~0, Microcomputer, 1
instance = comp, \sd1|sclk_sig\, sd1|sclk_sig, Microcomputer, 1
instance = comp, \sd1|state.receive_byte~1\, sd1|state.receive_byte~1, Microcomputer, 1
instance = comp, \sd1|state.receive_byte~2\, sd1|state.receive_byte~2, Microcomputer, 1
instance = comp, \sd1|state.write_block_init~6\, sd1|state.write_block_init~6, Microcomputer, 1
instance = comp, \sd1|Selector78~0\, sd1|Selector78~0, Microcomputer, 1
instance = comp, \sd1|state.receive_byte~3\, sd1|state.receive_byte~3, Microcomputer, 1
instance = comp, \sd1|state.receive_byte~4\, sd1|state.receive_byte~4, Microcomputer, 1
instance = comp, \sd1|state.read_block_data~0\, sd1|state.read_block_data~0, Microcomputer, 1
instance = comp, \sd1|state.read_block_data\, sd1|state.read_block_data, Microcomputer, 1
instance = comp, \sd1|WideOr31~0\, sd1|WideOr31~0, Microcomputer, 1
instance = comp, \sd1|WideOr28~1\, sd1|WideOr28~1, Microcomputer, 1
instance = comp, \sd1|WideOr61~0\, sd1|WideOr61~0, Microcomputer, 1
instance = comp, \sd1|return_state.receive_byte_wait~1\, sd1|return_state.receive_byte_wait~1, Microcomputer, 1
instance = comp, \sd1|Selector116~0\, sd1|Selector116~0, Microcomputer, 1
instance = comp, \sd1|return_state.read_block_wait\, sd1|return_state.read_block_wait, Microcomputer, 1
instance = comp, \sd1|state.read_block_wait~0\, sd1|state.read_block_wait~0, Microcomputer, 1
instance = comp, \sd1|state.read_block_wait\, sd1|state.read_block_wait, Microcomputer, 1
instance = comp, \sd1|Selector68~0\, sd1|Selector68~0, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[0]\, sd1|\fsm:byte_counter[0], Microcomputer, 1
instance = comp, \sd1|Equal12~2\, sd1|Equal12~2, Microcomputer, 1
instance = comp, \sd1|Equal11~0\, sd1|Equal11~0, Microcomputer, 1
instance = comp, \sd1|Selector124~0\, sd1|Selector124~0, Microcomputer, 1
instance = comp, \sd1|return_state.write_block_init\, sd1|return_state.write_block_init, Microcomputer, 1
instance = comp, \sd1|state.write_block_init~5\, sd1|state.write_block_init~5, Microcomputer, 1
instance = comp, \sd1|state.write_block_init\, sd1|state.write_block_init, Microcomputer, 1
instance = comp, \sd1|Add2~9\, sd1|Add2~9, Microcomputer, 1
instance = comp, \sd1|Selector59~0\, sd1|Selector59~0, Microcomputer, 1
instance = comp, \sd1|fsm:byte_counter[9]\, sd1|\fsm:byte_counter[9], Microcomputer, 1
instance = comp, \sd1|bit_counter~1\, sd1|bit_counter~1, Microcomputer, 1
instance = comp, \sd1|WideOr61~1\, sd1|WideOr61~1, Microcomputer, 1
instance = comp, \sd1|Selector78~1\, sd1|Selector78~1, Microcomputer, 1
instance = comp, \sd1|state.write_block_wait~DUPLICATE\, sd1|state.write_block_wait~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|WideOr37\, sd1|WideOr37, Microcomputer, 1
instance = comp, \sd1|Selector78~3\, sd1|Selector78~3, Microcomputer, 1
instance = comp, \sd1|Selector78~4\, sd1|Selector78~4, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[0]\, sd1|\fsm:bit_counter[0], Microcomputer, 1
instance = comp, \sd1|Add1~1\, sd1|Add1~1, Microcomputer, 1
instance = comp, \sd1|Selector70~0\, sd1|Selector70~0, Microcomputer, 1
instance = comp, \sd1|response_mode\, sd1|response_mode, Microcomputer, 1
instance = comp, \sd1|Selector75~1\, sd1|Selector75~1, Microcomputer, 1
instance = comp, \sd1|Selector78~6\, sd1|Selector78~6, Microcomputer, 1
instance = comp, \sd1|Selector78~2\, sd1|Selector78~2, Microcomputer, 1
instance = comp, \sd1|Selector78~5\, sd1|Selector78~5, Microcomputer, 1
instance = comp, \sd1|Selector78~7\, sd1|Selector78~7, Microcomputer, 1
instance = comp, \sd1|Selector78~8\, sd1|Selector78~8, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[0]~DUPLICATE\, sd1|\fsm:bit_counter[0]~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|Selector74~1\, sd1|Selector74~1, Microcomputer, 1
instance = comp, \sd1|Add1~5\, sd1|Add1~5, Microcomputer, 1
instance = comp, \sd1|Selector77~1\, sd1|Selector77~1, Microcomputer, 1
instance = comp, \sd1|Selector77~3\, sd1|Selector77~3, Microcomputer, 1
instance = comp, \sd1|Selector77~2\, sd1|Selector77~2, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[1]\, sd1|\fsm:bit_counter[1], Microcomputer, 1
instance = comp, \sd1|Add1~9\, sd1|Add1~9, Microcomputer, 1
instance = comp, \sd1|Selector76~2\, sd1|Selector76~2, Microcomputer, 1
instance = comp, \sd1|Selector76~1\, sd1|Selector76~1, Microcomputer, 1
instance = comp, \sd1|Selector76~0\, sd1|Selector76~0, Microcomputer, 1
instance = comp, \sd1|Selector76~3\, sd1|Selector76~3, Microcomputer, 1
instance = comp, \sd1|Selector76~4\, sd1|Selector76~4, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[2]\, sd1|\fsm:bit_counter[2], Microcomputer, 1
instance = comp, \sd1|Add1~13\, sd1|Add1~13, Microcomputer, 1
instance = comp, \sd1|Selector75~4\, sd1|Selector75~4, Microcomputer, 1
instance = comp, \sd1|Selector75~5\, sd1|Selector75~5, Microcomputer, 1
instance = comp, \sd1|Selector75~2\, sd1|Selector75~2, Microcomputer, 1
instance = comp, \sd1|host_write_flag\, sd1|host_write_flag, Microcomputer, 1
instance = comp, \sd1|Selector75~0\, sd1|Selector75~0, Microcomputer, 1
instance = comp, \sd1|Selector75~3\, sd1|Selector75~3, Microcomputer, 1
instance = comp, \sd1|Selector75~6\, sd1|Selector75~6, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[3]\, sd1|\fsm:bit_counter[3], Microcomputer, 1
instance = comp, \sd1|Add1~17\, sd1|Add1~17, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[4]~0\, sd1|\fsm:bit_counter[4]~0, Microcomputer, 1
instance = comp, \sd1|Selector74~0\, sd1|Selector74~0, Microcomputer, 1
instance = comp, \sd1|Selector74~2\, sd1|Selector74~2, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[4]~2\, sd1|\fsm:bit_counter[4]~2, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[4]~1\, sd1|\fsm:bit_counter[4]~1, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[4]~3\, sd1|\fsm:bit_counter[4]~3, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[4]~4\, sd1|\fsm:bit_counter[4]~4, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[4]~5\, sd1|\fsm:bit_counter[4]~5, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[4]\, sd1|\fsm:bit_counter[4], Microcomputer, 1
instance = comp, \sd1|Selector73~3\, sd1|Selector73~3, Microcomputer, 1
instance = comp, \sd1|Add1~21\, sd1|Add1~21, Microcomputer, 1
instance = comp, \sd1|Selector73~6\, sd1|Selector73~6, Microcomputer, 1
instance = comp, \sd1|Selector73~4\, sd1|Selector73~4, Microcomputer, 1
instance = comp, \sd1|Selector73~1\, sd1|Selector73~1, Microcomputer, 1
instance = comp, \sd1|Selector73~5\, sd1|Selector73~5, Microcomputer, 1
instance = comp, \sd1|Selector73~7\, sd1|Selector73~7, Microcomputer, 1
instance = comp, \sd1|Selector73~2\, sd1|Selector73~2, Microcomputer, 1
instance = comp, \sd1|Selector73~8\, sd1|Selector73~8, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[5]\, sd1|\fsm:bit_counter[5], Microcomputer, 1
instance = comp, \sd1|Equal10~0\, sd1|Equal10~0, Microcomputer, 1
instance = comp, \sd1|Add1~25\, sd1|Add1~25, Microcomputer, 1
instance = comp, \sd1|Selector72~0\, sd1|Selector72~0, Microcomputer, 1
instance = comp, \sd1|Selector72~1\, sd1|Selector72~1, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[6]\, sd1|\fsm:bit_counter[6], Microcomputer, 1
instance = comp, \sd1|Add1~29\, sd1|Add1~29, Microcomputer, 1
instance = comp, \sd1|Selector71~0\, sd1|Selector71~0, Microcomputer, 1
instance = comp, \sd1|fsm:bit_counter[7]\, sd1|\fsm:bit_counter[7], Microcomputer, 1
instance = comp, \sd1|Equal10~1\, sd1|Equal10~1, Microcomputer, 1
instance = comp, \sd1|Equal10~2\, sd1|Equal10~2, Microcomputer, 1
instance = comp, \sd1|state.write_block_init~1\, sd1|state.write_block_init~1, Microcomputer, 1
instance = comp, \sd1|state.write_block_init~2\, sd1|state.write_block_init~2, Microcomputer, 1
instance = comp, \sd1|state.write_block_init~3\, sd1|state.write_block_init~3, Microcomputer, 1
instance = comp, \sd1|state.write_block_init~4\, sd1|state.write_block_init~4, Microcomputer, 1
instance = comp, \sd1|return_state.rst~feeder\, sd1|return_state.rst~feeder, Microcomputer, 1
instance = comp, \sd1|return_state.rst\, sd1|return_state.rst, Microcomputer, 1
instance = comp, \sd1|state.rst~0\, sd1|state.rst~0, Microcomputer, 1
instance = comp, \sd1|state.rst\, sd1|state.rst, Microcomputer, 1
instance = comp, \sd1|Selector81~0\, sd1|Selector81~0, Microcomputer, 1
instance = comp, \sd1|state.init\, sd1|state.init, Microcomputer, 1
instance = comp, \sd1|Selector2~1\, sd1|Selector2~1, Microcomputer, 1
instance = comp, \sd1|Selector2~2\, sd1|Selector2~2, Microcomputer, 1
instance = comp, \sd1|sclk_sig~DUPLICATE\, sd1|sclk_sig~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|return_state.idle~0\, sd1|return_state.idle~0, Microcomputer, 1
instance = comp, \sd1|return_state.idle\, sd1|return_state.idle, Microcomputer, 1
instance = comp, \sd1|Selector89~0\, sd1|Selector89~0, Microcomputer, 1
instance = comp, \sd1|Selector89~1\, sd1|Selector89~1, Microcomputer, 1
instance = comp, \sd1|Selector89~2\, sd1|Selector89~2, Microcomputer, 1
instance = comp, \sd1|state.idle~DUPLICATE\, sd1|state.idle~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|Selector2~0\, sd1|Selector2~0, Microcomputer, 1
instance = comp, \sd1|Selector1~0\, sd1|Selector1~0, Microcomputer, 1
instance = comp, \sd1|sd_write_flag\, sd1|sd_write_flag, Microcomputer, 1
instance = comp, \sd1|Selector100~0\, sd1|Selector100~0, Microcomputer, 1
instance = comp, \sd1|Selector100~1\, sd1|Selector100~1, Microcomputer, 1
instance = comp, \sd1|state.write_block_data\, sd1|state.write_block_data, Microcomputer, 1
instance = comp, \sd1|state.receive_byte~5\, sd1|state.receive_byte~5, Microcomputer, 1
instance = comp, \sd1|state.receive_byte~6\, sd1|state.receive_byte~6, Microcomputer, 1
instance = comp, \sd1|state.receive_byte\, sd1|state.receive_byte, Microcomputer, 1
instance = comp, \sd1|Selector143~0\, sd1|Selector143~0, Microcomputer, 1
instance = comp, \sd1|Selector143~2\, sd1|Selector143~2, Microcomputer, 1
instance = comp, \sd1|dout[1]\, sd1|dout[1], Microcomputer, 1
instance = comp, \cpuDataIn~9\, cpuDataIn~9, Microcomputer, 1
instance = comp, \sramData[1]~input\, sramData[1]~input, Microcomputer, 1
instance = comp, \rom1|altsyncram_component|auto_generated|ram_block1a1\, rom1|altsyncram_component|auto_generated|ram_block1a1, Microcomputer, 1
instance = comp, \cpuDataIn~10\, cpuDataIn~10, Microcomputer, 1
instance = comp, \cpu1|Selector281~3\, cpu1|Selector281~3, Microcomputer, 1
instance = comp, \cpu1|Selector281~2\, cpu1|Selector281~2, Microcomputer, 1
instance = comp, \cpu1|Selector281~0\, cpu1|Selector281~0, Microcomputer, 1
instance = comp, \cpu1|md[1]\, cpu1|md[1], Microcomputer, 1
instance = comp, \cpu1|state~367\, cpu1|state~367, Microcomputer, 1
instance = comp, \cpu1|state~399\, cpu1|state~399, Microcomputer, 1
instance = comp, \cpu1|state.pcrel16_state\, cpu1|state.pcrel16_state, Microcomputer, 1
instance = comp, \cpu1|WideOr91~0\, cpu1|WideOr91~0, Microcomputer, 1
instance = comp, \cpu1|WideOr87~5\, cpu1|WideOr87~5, Microcomputer, 1
instance = comp, \cpu1|WideOr87~6\, cpu1|WideOr87~6, Microcomputer, 1
instance = comp, \cpu1|md[10]~0\, cpu1|md[10]~0, Microcomputer, 1
instance = comp, \cpu1|md[10]~2\, cpu1|md[10]~2, Microcomputer, 1
instance = comp, \cpu1|Selector281~1\, cpu1|Selector281~1, Microcomputer, 1
instance = comp, \cpu1|Selector275~0\, cpu1|Selector275~0, Microcomputer, 1
instance = comp, \cpu1|Selector275~1\, cpu1|Selector275~1, Microcomputer, 1
instance = comp, \cpu1|md[7]\, cpu1|md[7], Microcomputer, 1
instance = comp, \cpu1|Selector459~1\, cpu1|Selector459~1, Microcomputer, 1
instance = comp, \cpu1|Selector459~0\, cpu1|Selector459~0, Microcomputer, 1
instance = comp, \cpu1|Selector460~0\, cpu1|Selector460~0, Microcomputer, 1
instance = comp, \cpu1|Selector456~0\, cpu1|Selector456~0, Microcomputer, 1
instance = comp, \cpu1|Selector456~1\, cpu1|Selector456~1, Microcomputer, 1
instance = comp, \cpu1|Selector454~1\, cpu1|Selector454~1, Microcomputer, 1
instance = comp, \cpu1|state~446\, cpu1|state~446, Microcomputer, 1
instance = comp, \cpu1|state.single_op_exec_state\, cpu1|state.single_op_exec_state, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_com~0\, cpu1|alu_ctrl.alu_com~0, Microcomputer, 1
instance = comp, \cpu1|alu_ctrl.alu_neg~0\, cpu1|alu_ctrl.alu_neg~0, Microcomputer, 1
instance = comp, \cpu1|Selector381~4\, cpu1|Selector381~4, Microcomputer, 1
instance = comp, \cpu1|Selector381~0\, cpu1|Selector381~0, Microcomputer, 1
instance = comp, \cpu1|Selector381~1\, cpu1|Selector381~1, Microcomputer, 1
instance = comp, \cpu1|Selector381~3\, cpu1|Selector381~3, Microcomputer, 1
instance = comp, \cpu1|ea[6]~feeder\, cpu1|ea[6]~feeder, Microcomputer, 1
instance = comp, \cpu1|ea[6]\, cpu1|ea[6], Microcomputer, 1
instance = comp, \cpu1|Selector579~0\, cpu1|Selector579~0, Microcomputer, 1
instance = comp, \cpu1|Selector579~1\, cpu1|Selector579~1, Microcomputer, 1
instance = comp, \cpu1|state~484\, cpu1|state~484, Microcomputer, 1
instance = comp, \cpu1|state.pulu_pch_state\, cpu1|state.pulu_pch_state, Microcomputer, 1
instance = comp, \cpu1|state~473\, cpu1|state~473, Microcomputer, 1
instance = comp, \cpu1|state.pulu_pcl_state\, cpu1|state.pulu_pcl_state, Microcomputer, 1
instance = comp, \cpu1|WideOr78\, cpu1|WideOr78, Microcomputer, 1
instance = comp, \cpu1|Selector168~0\, cpu1|Selector168~0, Microcomputer, 1
instance = comp, \cpu1|pc[1]\, cpu1|pc[1], Microcomputer, 1
instance = comp, \cpu1|Selector396~0\, cpu1|Selector396~0, Microcomputer, 1
instance = comp, \cpu1|Selector153~0\, cpu1|Selector153~0, Microcomputer, 1
instance = comp, \cpu1|Selector153~1\, cpu1|Selector153~1, Microcomputer, 1
instance = comp, \cpu1|iv[0]\, cpu1|iv[0], Microcomputer, 1
instance = comp, \cpu1|Selector329~1\, cpu1|Selector329~1, Microcomputer, 1
instance = comp, \cpu1|Selector329~0\, cpu1|Selector329~0, Microcomputer, 1
instance = comp, \cpu1|Selector329~2\, cpu1|Selector329~2, Microcomputer, 1
instance = comp, \cpu1|Selector329~3\, cpu1|Selector329~3, Microcomputer, 1
instance = comp, \Equal5~0\, Equal5~0, Microcomputer, 1
instance = comp, \gpio1|reg[7]~1\, gpio1|reg[7]~1, Microcomputer, 1
instance = comp, \gpio1|reg[1]\, gpio1|reg[1], Microcomputer, 1
instance = comp, \gpio1|reg_ddr2[3]~feeder\, gpio1|reg_ddr2[3]~feeder, Microcomputer, 1
instance = comp, \gpio1|reg_ddr2[3]\, gpio1|reg_ddr2[3], Microcomputer, 1
instance = comp, \gpio2[3]~input\, gpio2[3]~input, Microcomputer, 1
instance = comp, \gpio1|reg_dat2_d[3]~3\, gpio1|reg_dat2_d[3]~3, Microcomputer, 1
instance = comp, \gpio1|reg_dat2[3]\, gpio1|reg_dat2[3], Microcomputer, 1
instance = comp, \cpuDataIn[3]~65\, cpuDataIn[3]~65, Microcomputer, 1
instance = comp, \sramData[3]~input\, sramData[3]~input, Microcomputer, 1
instance = comp, \sd1|Selector141~0\, sd1|Selector141~0, Microcomputer, 1
instance = comp, \sd1|dout[3]\, sd1|dout[3], Microcomputer, 1
instance = comp, \rom1|altsyncram_component|auto_generated|ram_block1a3\, rom1|altsyncram_component|auto_generated|ram_block1a3, Microcomputer, 1
instance = comp, \cpuDataIn[3]~48\, cpuDataIn[3]~48, Microcomputer, 1
instance = comp, \cpuDataIn[3]~14\, cpuDataIn[3]~14, Microcomputer, 1
instance = comp, \cpuDataIn[3]~15\, cpuDataIn[3]~15, Microcomputer, 1
instance = comp, \cpu1|sp[11]~feeder\, cpu1|sp[11]~feeder, Microcomputer, 1
instance = comp, \cpu1|sp[11]\, cpu1|sp[11], Microcomputer, 1
instance = comp, \cpu1|yreg[3]\, cpu1|yreg[3], Microcomputer, 1
instance = comp, \cpu1|Selector335~11\, cpu1|Selector335~11, Microcomputer, 1
instance = comp, \cpu1|Selector335~2\, cpu1|Selector335~2, Microcomputer, 1
instance = comp, \cpu1|Selector335~1\, cpu1|Selector335~1, Microcomputer, 1
instance = comp, \cpu1|Selector335~0\, cpu1|Selector335~0, Microcomputer, 1
instance = comp, \cpu1|Selector335~7\, cpu1|Selector335~7, Microcomputer, 1
instance = comp, \cpu1|dp[3]\, cpu1|dp[3], Microcomputer, 1
instance = comp, \cpu1|Selector335~8\, cpu1|Selector335~8, Microcomputer, 1
instance = comp, \cpu1|Selector335~9\, cpu1|Selector335~9, Microcomputer, 1
instance = comp, \cpu1|accb[3]\, cpu1|accb[3], Microcomputer, 1
instance = comp, \cpu1|Selector335~5\, cpu1|Selector335~5, Microcomputer, 1
instance = comp, \cpu1|Selector335~6\, cpu1|Selector335~6, Microcomputer, 1
instance = comp, \cpu1|Selector335~4\, cpu1|Selector335~4, Microcomputer, 1
instance = comp, \cpu1|Selector335~10\, cpu1|Selector335~10, Microcomputer, 1
instance = comp, \cpu1|Selector335~3\, cpu1|Selector335~3, Microcomputer, 1
instance = comp, \cpu1|Selector335~12\, cpu1|Selector335~12, Microcomputer, 1
instance = comp, \gpio1|reg[3]\, gpio1|reg[3], Microcomputer, 1
instance = comp, \gpio1|reg[2]\, gpio1|reg[2], Microcomputer, 1
instance = comp, \gpio1|Equal0~0\, gpio1|Equal0~0, Microcomputer, 1
instance = comp, \gpio1|Equal2~0\, gpio1|Equal2~0, Microcomputer, 1
instance = comp, \cpuDataIn[0]~2\, cpuDataIn[0]~2, Microcomputer, 1
instance = comp, \sramData[2]~input\, sramData[2]~input, Microcomputer, 1
instance = comp, \cpuDataIn[0]~1\, cpuDataIn[0]~1, Microcomputer, 1
instance = comp, \gpio1|reg_ddr2[2]\, gpio1|reg_ddr2[2], Microcomputer, 1
instance = comp, \gpio1|reg_ddr0[1]~0\, gpio1|reg_ddr0[1]~0, Microcomputer, 1
instance = comp, \gpio1|reg_ddr0[2]\, gpio1|reg_ddr0[2], Microcomputer, 1
instance = comp, \gpio0[2]~input\, gpio0[2]~input, Microcomputer, 1
instance = comp, \gpio1|proc_dat0~0\, gpio1|proc_dat0~0, Microcomputer, 1
instance = comp, \gpio1|reg_dat0_d[2]~2\, gpio1|reg_dat0_d[2]~2, Microcomputer, 1
instance = comp, \gpio1|reg_dat0[2]\, gpio1|reg_dat0[2], Microcomputer, 1
instance = comp, \cpuDataIn[2]~55\, cpuDataIn[2]~55, Microcomputer, 1
instance = comp, \rom1|altsyncram_component|auto_generated|ram_block1a2\, rom1|altsyncram_component|auto_generated|ram_block1a2, Microcomputer, 1
instance = comp, \sd1|Selector142~0\, sd1|Selector142~0, Microcomputer, 1
instance = comp, \sd1|dout[2]\, sd1|dout[2], Microcomputer, 1
instance = comp, \cpuDataIn[2]~56\, cpuDataIn[2]~56, Microcomputer, 1
instance = comp, \cpuDataIn[0]~0\, cpuDataIn[0]~0, Microcomputer, 1
instance = comp, \gpio2[2]~input\, gpio2[2]~input, Microcomputer, 1
instance = comp, \gpio1|reg_dat2_d[2]~2\, gpio1|reg_dat2_d[2]~2, Microcomputer, 1
instance = comp, \gpio1|reg_dat2[2]\, gpio1|reg_dat2[2], Microcomputer, 1
instance = comp, \cpuDataIn[2]~57\, cpuDataIn[2]~57, Microcomputer, 1
instance = comp, \cpuDataIn[2]~58\, cpuDataIn[2]~58, Microcomputer, 1
instance = comp, \cpuDataIn[2]~12\, cpuDataIn[2]~12, Microcomputer, 1
instance = comp, \cpu1|Selector280~1\, cpu1|Selector280~1, Microcomputer, 1
instance = comp, \cpu1|Selector280~0\, cpu1|Selector280~0, Microcomputer, 1
instance = comp, \cpu1|md[2]\, cpu1|md[2], Microcomputer, 1
instance = comp, \cpu1|Selector279~0\, cpu1|Selector279~0, Microcomputer, 1
instance = comp, \cpu1|md[3]\, cpu1|md[3], Microcomputer, 1
instance = comp, \cpu1|state~344\, cpu1|state~344, Microcomputer, 1
instance = comp, \cpu1|state~401\, cpu1|state~401, Microcomputer, 1
instance = comp, \cpu1|state~451\, cpu1|state~451, Microcomputer, 1
instance = comp, \cpu1|state~453\, cpu1|state~453, Microcomputer, 1
instance = comp, \cpu1|state~454\, cpu1|state~454, Microcomputer, 1
instance = comp, \cpu1|state.int_irq_state\, cpu1|state.int_irq_state, Microcomputer, 1
instance = comp, \cpu1|state~460\, cpu1|state~460, Microcomputer, 1
instance = comp, \cpu1|state.int_irq1_state\, cpu1|state.int_irq1_state, Microcomputer, 1
instance = comp, \cpu1|Selector580~6\, cpu1|Selector580~6, Microcomputer, 1
instance = comp, \cpu1|Selector496~0\, cpu1|Selector496~0, Microcomputer, 1
instance = comp, \cpu1|state~410\, cpu1|state~410, Microcomputer, 1
instance = comp, \cpu1|state.int_entire_state\, cpu1|state.int_entire_state, Microcomputer, 1
instance = comp, \cpu1|state~308\, cpu1|state~308, Microcomputer, 1
instance = comp, \cpu1|state.int_pcl_state\, cpu1|state.int_pcl_state, Microcomputer, 1
instance = comp, \cpu1|WideOr72~0\, cpu1|WideOr72~0, Microcomputer, 1
instance = comp, \cpu1|WideOr221~0\, cpu1|WideOr221~0, Microcomputer, 1
instance = comp, \cpu1|WideOr221\, cpu1|WideOr221, Microcomputer, 1
instance = comp, \cpu1|sp[0]\, cpu1|sp[0], Microcomputer, 1
instance = comp, \cpu1|Selector330~0\, cpu1|Selector330~0, Microcomputer, 1
instance = comp, \io1|dataOut~5\, io1|dataOut~5, Microcomputer, 1
instance = comp, \io1|dataOut[4]\, io1|dataOut[4], Microcomputer, 1
instance = comp, \cpu1|Selector278~0\, cpu1|Selector278~0, Microcomputer, 1
instance = comp, \cpu1|Selector278~1\, cpu1|Selector278~1, Microcomputer, 1
instance = comp, \cpu1|md[4]\, cpu1|md[4], Microcomputer, 1
instance = comp, \cpu1|state~343\, cpu1|state~343, Microcomputer, 1
instance = comp, \cpu1|state~501\, cpu1|state~501, Microcomputer, 1
instance = comp, \cpu1|state.jsr_state\, cpu1|state.jsr_state, Microcomputer, 1
instance = comp, \cpu1|Selector487~3\, cpu1|Selector487~3, Microcomputer, 1
instance = comp, \cpu1|state~306\, cpu1|state~306, Microcomputer, 1
instance = comp, \cpu1|state.push_return_lo_state\, cpu1|state.push_return_lo_state, Microcomputer, 1
instance = comp, \cpu1|state~330\, cpu1|state~330, Microcomputer, 1
instance = comp, \cpu1|state.push_return_hi_state\, cpu1|state.push_return_hi_state, Microcomputer, 1
instance = comp, \cpu1|WideOr97\, cpu1|WideOr97, Microcomputer, 1
instance = comp, \cpu1|state~340\, cpu1|state~340, Microcomputer, 1
instance = comp, \cpu1|state~345\, cpu1|state~345, Microcomputer, 1
instance = comp, \cpu1|state~419\, cpu1|state~419, Microcomputer, 1
instance = comp, \cpu1|state.exg_state\, cpu1|state.exg_state, Microcomputer, 1
instance = comp, \cpu1|state~406\, cpu1|state~406, Microcomputer, 1
instance = comp, \cpu1|state.exg1_state\, cpu1|state.exg1_state, Microcomputer, 1
instance = comp, \cpu1|state~404\, cpu1|state~404, Microcomputer, 1
instance = comp, \cpu1|state.exg2_state~feeder\, cpu1|state.exg2_state~feeder, Microcomputer, 1
instance = comp, \cpu1|state.exg2_state\, cpu1|state.exg2_state, Microcomputer, 1
instance = comp, \cpu1|Selector580~0\, cpu1|Selector580~0, Microcomputer, 1
instance = comp, \cpu1|Selector580~1\, cpu1|Selector580~1, Microcomputer, 1
instance = comp, \cpu1|Selector580~3\, cpu1|Selector580~3, Microcomputer, 1
instance = comp, \cpu1|Selector580~4\, cpu1|Selector580~4, Microcomputer, 1
instance = comp, \cpu1|Selector330~5\, cpu1|Selector330~5, Microcomputer, 1
instance = comp, \io2|rxReadPointer[3]~7\, io2|rxReadPointer[3]~7, Microcomputer, 1
instance = comp, \io2|rxReadPointer[3]\, io2|rxReadPointer[3], Microcomputer, 1
instance = comp, \io2|Equal0~1\, io2|Equal0~1, Microcomputer, 1
instance = comp, \io2|rxBuffer~14\, io2|rxBuffer~14, Microcomputer, 1
instance = comp, \io2|dataOut~0\, io2|dataOut~0, Microcomputer, 1
instance = comp, \io2|dataOut~1\, io2|dataOut~1, Microcomputer, 1
instance = comp, \io2|dataOut[0]\, io2|dataOut[0], Microcomputer, 1
instance = comp, \cpuDataIn[0]~20\, cpuDataIn[0]~20, Microcomputer, 1
instance = comp, \cpu1|Selector169~1\, cpu1|Selector169~1, Microcomputer, 1
instance = comp, \cpu1|Selector169~2\, cpu1|Selector169~2, Microcomputer, 1
instance = comp, \cpu1|pc[0]\, cpu1|pc[0], Microcomputer, 1
instance = comp, \cpu1|Selector330~1\, cpu1|Selector330~1, Microcomputer, 1
instance = comp, \io1|ps2Caps~DUPLICATE\, io1|ps2Caps~DUPLICATE, Microcomputer, 1
instance = comp, \io1|kbBuffer~139\, io1|kbBuffer~139, Microcomputer, 1
instance = comp, \io1|kbBuffer~140\, io1|kbBuffer~140, Microcomputer, 1
instance = comp, \io1|kbBuffer~141\, io1|kbBuffer~141, Microcomputer, 1
instance = comp, \io1|kbBuffer~51\, io1|kbBuffer~51, Microcomputer, 1
instance = comp, \io1|kbBuffer~58\, io1|kbBuffer~58, Microcomputer, 1
instance = comp, \io1|kbBuffer~65\, io1|kbBuffer~65, Microcomputer, 1
instance = comp, \io1|kbBuffer~37\, io1|kbBuffer~37, Microcomputer, 1
instance = comp, \io1|kbBuffer~30\, io1|kbBuffer~30, Microcomputer, 1
instance = comp, \io1|kbBuffer~23feeder\, io1|kbBuffer~23feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~23\, io1|kbBuffer~23, Microcomputer, 1
instance = comp, \io1|kbBuffer~16\, io1|kbBuffer~16, Microcomputer, 1
instance = comp, \io1|kbBuffer~118\, io1|kbBuffer~118, Microcomputer, 1
instance = comp, \io1|kbBuffer~44feeder\, io1|kbBuffer~44feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~44\, io1|kbBuffer~44, Microcomputer, 1
instance = comp, \io1|kbBuffer~90\, io1|kbBuffer~90, Microcomputer, 1
instance = comp, \io1|dataOut~6\, io1|dataOut~6, Microcomputer, 1
instance = comp, \io1|dataOut[5]\, io1|dataOut[5], Microcomputer, 1
instance = comp, \cpu1|Selector285~0\, cpu1|Selector285~0, Microcomputer, 1
instance = comp, \cpu1|Selector392~1\, cpu1|Selector392~1, Microcomputer, 1
instance = comp, \cpu1|Selector392~3\, cpu1|Selector392~3, Microcomputer, 1
instance = comp, \cpu1|Selector392~2\, cpu1|Selector392~2, Microcomputer, 1
instance = comp, \cpu1|Selector285~1\, cpu1|Selector285~1, Microcomputer, 1
instance = comp, \cpu1|Selector285~2\, cpu1|Selector285~2, Microcomputer, 1
instance = comp, \cpu1|cc[5]\, cpu1|cc[5], Microcomputer, 1
instance = comp, \cpu1|Selector333~2\, cpu1|Selector333~2, Microcomputer, 1
instance = comp, \cpu1|Selector333~0\, cpu1|Selector333~0, Microcomputer, 1
instance = comp, \cpu1|Selector333~1\, cpu1|Selector333~1, Microcomputer, 1
instance = comp, \cpu1|xreg[5]~DUPLICATE\, cpu1|xreg[5]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Selector333~3\, cpu1|Selector333~3, Microcomputer, 1
instance = comp, \cpu1|Selector333~6\, cpu1|Selector333~6, Microcomputer, 1
instance = comp, \cpu1|Selector333~7\, cpu1|Selector333~7, Microcomputer, 1
instance = comp, \cpu1|dp[5]\, cpu1|dp[5], Microcomputer, 1
instance = comp, \cpu1|Selector333~8\, cpu1|Selector333~8, Microcomputer, 1
instance = comp, \cpu1|Selector333~9\, cpu1|Selector333~9, Microcomputer, 1
instance = comp, \cpu1|accb[5]~DUPLICATE\, cpu1|accb[5]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Selector333~5\, cpu1|Selector333~5, Microcomputer, 1
instance = comp, \cpu1|Selector333~4\, cpu1|Selector333~4, Microcomputer, 1
instance = comp, \cpu1|Selector333~10\, cpu1|Selector333~10, Microcomputer, 1
instance = comp, \cpu1|Selector333~11\, cpu1|Selector333~11, Microcomputer, 1
instance = comp, \cpu1|Selector333~12\, cpu1|Selector333~12, Microcomputer, 1
instance = comp, \mm1|proc_reg~0\, mm1|proc_reg~0, Microcomputer, 1
instance = comp, \mm1|frt_i~1\, mm1|frt_i~1, Microcomputer, 1
instance = comp, \mm1|mmuEn\, mm1|mmuEn, Microcomputer, 1
instance = comp, \mm1|romInhib_i~0\, mm1|romInhib_i~0, Microcomputer, 1
instance = comp, \mm1|romInhib_i\, mm1|romInhib_i, Microcomputer, 1
instance = comp, \n_basRomCS~1\, n_basRomCS~1, Microcomputer, 1
instance = comp, \cpuDataIn[3]~59\, cpuDataIn[3]~59, Microcomputer, 1
instance = comp, \cpuDataIn[3]~60\, cpuDataIn[3]~60, Microcomputer, 1
instance = comp, \cpuDataIn[3]~21\, cpuDataIn[3]~21, Microcomputer, 1
instance = comp, \cpu1|Selector166~0\, cpu1|Selector166~0, Microcomputer, 1
instance = comp, \cpu1|pc[3]\, cpu1|pc[3], Microcomputer, 1
instance = comp, \cpu1|Selector327~0\, cpu1|Selector327~0, Microcomputer, 1
instance = comp, \cpu1|addr~4\, cpu1|addr~4, Microcomputer, 1
instance = comp, \cpu1|Selector151~0\, cpu1|Selector151~0, Microcomputer, 1
instance = comp, \cpu1|Selector151~1\, cpu1|Selector151~1, Microcomputer, 1
instance = comp, \cpu1|iv[2]\, cpu1|iv[2], Microcomputer, 1
instance = comp, \cpu1|Selector327~1\, cpu1|Selector327~1, Microcomputer, 1
instance = comp, \cpu1|Selector327~2\, cpu1|Selector327~2, Microcomputer, 1
instance = comp, \Equal5~1\, Equal5~1, Microcomputer, 1
instance = comp, \cpuDataIn[4]~32\, cpuDataIn[4]~32, Microcomputer, 1
instance = comp, \cpu1|Selector302~0\, cpu1|Selector302~0, Microcomputer, 1
instance = comp, \cpu1|op_code[4]\, cpu1|op_code[4], Microcomputer, 1
instance = comp, \cpu1|Mux12~0\, cpu1|Mux12~0, Microcomputer, 1
instance = comp, \cpu1|Mux3~0\, cpu1|Mux3~0, Microcomputer, 1
instance = comp, \cpu1|Mux37~0\, cpu1|Mux37~0, Microcomputer, 1
instance = comp, \cpu1|Selector421~0\, cpu1|Selector421~0, Microcomputer, 1
instance = comp, \cpu1|Selector421~1\, cpu1|Selector421~1, Microcomputer, 1
instance = comp, \cpu1|Selector169~0\, cpu1|Selector169~0, Microcomputer, 1
instance = comp, \cpu1|Selector163~0\, cpu1|Selector163~0, Microcomputer, 1
instance = comp, \cpu1|Selector163~1\, cpu1|Selector163~1, Microcomputer, 1
instance = comp, \cpu1|pc[6]\, cpu1|pc[6], Microcomputer, 1
instance = comp, \cpu1|Selector324~2\, cpu1|Selector324~2, Microcomputer, 1
instance = comp, \cpu1|Selector324~3\, cpu1|Selector324~3, Microcomputer, 1
instance = comp, \cpu1|Selector324~1\, cpu1|Selector324~1, Microcomputer, 1
instance = comp, \cpu1|Selector324~0\, cpu1|Selector324~0, Microcomputer, 1
instance = comp, \Equal3~0\, Equal3~0, Microcomputer, 1
instance = comp, \Equal6~0\, Equal6~0, Microcomputer, 1
instance = comp, \cpuDataIn[4]~22\, cpuDataIn[4]~22, Microcomputer, 1
instance = comp, \cpuDataIn[6]~42\, cpuDataIn[6]~42, Microcomputer, 1
instance = comp, \cpu1|Selector300~0\, cpu1|Selector300~0, Microcomputer, 1
instance = comp, \cpu1|op_code[6]~DUPLICATE\, cpu1|op_code[6]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Equal2~1\, cpu1|Equal2~1, Microcomputer, 1
instance = comp, \cpu1|Equal2~2\, cpu1|Equal2~2, Microcomputer, 1
instance = comp, \cpu1|Selector401~0\, cpu1|Selector401~0, Microcomputer, 1
instance = comp, \cpu1|Selector299~0\, cpu1|Selector299~0, Microcomputer, 1
instance = comp, \cpu1|Selector299~1\, cpu1|Selector299~1, Microcomputer, 1
instance = comp, \cpu1|op_code[7]\, cpu1|op_code[7], Microcomputer, 1
instance = comp, \cpu1|Mux520~5\, cpu1|Mux520~5, Microcomputer, 1
instance = comp, \cpu1|Mux520~6\, cpu1|Mux520~6, Microcomputer, 1
instance = comp, \cpu1|Mux520~7\, cpu1|Mux520~7, Microcomputer, 1
instance = comp, \cpu1|Mux520~0\, cpu1|Mux520~0, Microcomputer, 1
instance = comp, \cpu1|Mux520~3\, cpu1|Mux520~3, Microcomputer, 1
instance = comp, \cpu1|Mux520~4\, cpu1|Mux520~4, Microcomputer, 1
instance = comp, \cpu1|Mux520~8\, cpu1|Mux520~8, Microcomputer, 1
instance = comp, \cpu1|Mux520~1\, cpu1|Mux520~1, Microcomputer, 1
instance = comp, \cpu1|Mux520~2\, cpu1|Mux520~2, Microcomputer, 1
instance = comp, \cpu1|Mux520~9\, cpu1|Mux520~9, Microcomputer, 1
instance = comp, \cpu1|Selector347~0\, cpu1|Selector347~0, Microcomputer, 1
instance = comp, \cpu1|Selector347~1\, cpu1|Selector347~1, Microcomputer, 1
instance = comp, \cpu1|Selector347~2\, cpu1|Selector347~2, Microcomputer, 1
instance = comp, \cpu1|Selector347~3\, cpu1|Selector347~3, Microcomputer, 1
instance = comp, \cpu1|Selector347~4\, cpu1|Selector347~4, Microcomputer, 1
instance = comp, \cpu1|Selector380~5\, cpu1|Selector380~5, Microcomputer, 1
instance = comp, \cpu1|Selector380~6\, cpu1|Selector380~6, Microcomputer, 1
instance = comp, \cpu1|ea[7]~feeder\, cpu1|ea[7]~feeder, Microcomputer, 1
instance = comp, \cpu1|ea[7]\, cpu1|ea[7], Microcomputer, 1
instance = comp, \cpu1|state~307\, cpu1|state~307, Microcomputer, 1
instance = comp, \cpu1|state.pshs_pcl_state\, cpu1|state.pshs_pcl_state, Microcomputer, 1
instance = comp, \cpu1|state~325\, cpu1|state~325, Microcomputer, 1
instance = comp, \cpu1|state.pshs_pch_state\, cpu1|state.pshs_pch_state, Microcomputer, 1
instance = comp, \cpu1|Selector533~0\, cpu1|Selector533~0, Microcomputer, 1
instance = comp, \cpu1|state~319\, cpu1|state~319, Microcomputer, 1
instance = comp, \cpu1|state.pshs_upl_state\, cpu1|state.pshs_upl_state, Microcomputer, 1
instance = comp, \cpu1|state~326\, cpu1|state~326, Microcomputer, 1
instance = comp, \cpu1|state.pshs_uph_state\, cpu1|state.pshs_uph_state, Microcomputer, 1
instance = comp, \cpu1|Selector332~0\, cpu1|Selector332~0, Microcomputer, 1
instance = comp, \cpu1|Selector332~1\, cpu1|Selector332~1, Microcomputer, 1
instance = comp, \cpu1|Selector332~2\, cpu1|Selector332~2, Microcomputer, 1
instance = comp, \cpu1|Selector332~7\, cpu1|Selector332~7, Microcomputer, 1
instance = comp, \cpu1|Selector332~8\, cpu1|Selector332~8, Microcomputer, 1
instance = comp, \cpu1|Selector332~9\, cpu1|Selector332~9, Microcomputer, 1
instance = comp, \cpu1|Selector332~4\, cpu1|Selector332~4, Microcomputer, 1
instance = comp, \cpu1|Selector332~6\, cpu1|Selector332~6, Microcomputer, 1
instance = comp, \cpu1|Selector332~5\, cpu1|Selector332~5, Microcomputer, 1
instance = comp, \cpu1|Selector332~10\, cpu1|Selector332~10, Microcomputer, 1
instance = comp, \cpu1|Selector332~11\, cpu1|Selector332~11, Microcomputer, 1
instance = comp, \cpu1|Selector332~3\, cpu1|Selector332~3, Microcomputer, 1
instance = comp, \cpu1|Selector332~12\, cpu1|Selector332~12, Microcomputer, 1
instance = comp, \io2|controlReg[6]\, io2|controlReg[6], Microcomputer, 1
instance = comp, \io2|controlReg[5]\, io2|controlReg[5], Microcomputer, 1
instance = comp, \io2|n_int~1\, io2|n_int~1, Microcomputer, 1
instance = comp, \cpu1|state~339\, cpu1|state~339, Microcomputer, 1
instance = comp, \cpu1|state~347\, cpu1|state~347, Microcomputer, 1
instance = comp, \cpu1|state~445\, cpu1|state~445, Microcomputer, 1
instance = comp, \cpu1|state.pulu_state\, cpu1|state.pulu_state, Microcomputer, 1
instance = comp, \cpu1|state~477\, cpu1|state~477, Microcomputer, 1
instance = comp, \cpu1|state.pulu_cc_state\, cpu1|state.pulu_cc_state, Microcomputer, 1
instance = comp, \cpu1|cc_ctrl.pull_cc~2\, cpu1|cc_ctrl.pull_cc~2, Microcomputer, 1
instance = comp, \cpu1|Selector286~0\, cpu1|Selector286~0, Microcomputer, 1
instance = comp, \cpu1|Selector286~1\, cpu1|Selector286~1, Microcomputer, 1
instance = comp, \cpu1|Selector286~2\, cpu1|Selector286~2, Microcomputer, 1
instance = comp, \cpu1|Selector286~3\, cpu1|Selector286~3, Microcomputer, 1
instance = comp, \cpu1|cc[4]\, cpu1|cc[4], Microcomputer, 1
instance = comp, \cpu1|state~371\, cpu1|state~371, Microcomputer, 1
instance = comp, \cpu1|state.decode1_state\, cpu1|state.decode1_state, Microcomputer, 1
instance = comp, \cpu1|Selector582~1\, cpu1|Selector582~1, Microcomputer, 1
instance = comp, \cpu1|Selector582~2\, cpu1|Selector582~2, Microcomputer, 1
instance = comp, \cpu1|Selector582~5\, cpu1|Selector582~5, Microcomputer, 1
instance = comp, \cpu1|Selector582~6\, cpu1|Selector582~6, Microcomputer, 1
instance = comp, \cpu1|Selector582~7\, cpu1|Selector582~7, Microcomputer, 1
instance = comp, \cpu1|Selector582~8\, cpu1|Selector582~8, Microcomputer, 1
instance = comp, \cpu1|Selector582~9\, cpu1|Selector582~9, Microcomputer, 1
instance = comp, \cpu1|Selector582~10\, cpu1|Selector582~10, Microcomputer, 1
instance = comp, \cpu1|Selector582~12\, cpu1|Selector582~12, Microcomputer, 1
instance = comp, \cpu1|Selector582~11\, cpu1|Selector582~11, Microcomputer, 1
instance = comp, \cpu1|Selector582~13\, cpu1|Selector582~13, Microcomputer, 1
instance = comp, \cpu1|Selector582~14\, cpu1|Selector582~14, Microcomputer, 1
instance = comp, \cpu1|Selector582~15\, cpu1|Selector582~15, Microcomputer, 1
instance = comp, \cpu1|Selector582~16\, cpu1|Selector582~16, Microcomputer, 1
instance = comp, \cpu1|Selector582~17\, cpu1|Selector582~17, Microcomputer, 1
instance = comp, \cpu1|Selector582~18\, cpu1|Selector582~18, Microcomputer, 1
instance = comp, \cpu1|state~349\, cpu1|state~349, Microcomputer, 1
instance = comp, \cpu1|state.rti_pch_state\, cpu1|state.rti_pch_state, Microcomputer, 1
instance = comp, \cpu1|state~336\, cpu1|state~336, Microcomputer, 1
instance = comp, \cpu1|state.rti_pcl_state\, cpu1|state.rti_pcl_state, Microcomputer, 1
instance = comp, \cpu1|WideOr76~0\, cpu1|WideOr76~0, Microcomputer, 1
instance = comp, \cpu1|addr~1\, cpu1|addr~1, Microcomputer, 1
instance = comp, \cpu1|addr~2\, cpu1|addr~2, Microcomputer, 1
instance = comp, \cpu1|Selector316~4\, cpu1|Selector316~4, Microcomputer, 1
instance = comp, \cpu1|Selector320~3\, cpu1|Selector320~3, Microcomputer, 1
instance = comp, \cpu1|Selector320~2\, cpu1|Selector320~2, Microcomputer, 1
instance = comp, \cpu1|Selector320~1\, cpu1|Selector320~1, Microcomputer, 1
instance = comp, \cpu1|Selector320~0\, cpu1|Selector320~0, Microcomputer, 1
instance = comp, \mm1|amap~0\, mm1|amap~0, Microcomputer, 1
instance = comp, \cpuDataIn[0]~3\, cpuDataIn[0]~3, Microcomputer, 1
instance = comp, \sramData[0]~input\, sramData[0]~input, Microcomputer, 1
instance = comp, \gpio1|reg_ddr2[0]\, gpio1|reg_ddr2[0], Microcomputer, 1
instance = comp, \gpio1|reg_ddr0[0]\, gpio1|reg_ddr0[0], Microcomputer, 1
instance = comp, \gpio2[0]~input\, gpio2[0]~input, Microcomputer, 1
instance = comp, \gpio1|reg_dat2_d[0]~0\, gpio1|reg_dat2_d[0]~0, Microcomputer, 1
instance = comp, \gpio1|reg_dat2[0]\, gpio1|reg_dat2[0], Microcomputer, 1
instance = comp, \cpuDataIn[0]~52\, cpuDataIn[0]~52, Microcomputer, 1
instance = comp, \gpio0[0]~input\, gpio0[0]~input, Microcomputer, 1
instance = comp, \gpio1|reg_dat0_d[0]~0\, gpio1|reg_dat0_d[0]~0, Microcomputer, 1
instance = comp, \gpio1|reg_dat0[0]\, gpio1|reg_dat0[0], Microcomputer, 1
instance = comp, \rom1|altsyncram_component|auto_generated|ram_block1a0\, rom1|altsyncram_component|auto_generated|ram_block1a0, Microcomputer, 1
instance = comp, \sd1|Selector144~0\, sd1|Selector144~0, Microcomputer, 1
instance = comp, \sd1|dout[0]\, sd1|dout[0], Microcomputer, 1
instance = comp, \cpuDataIn[0]~53\, cpuDataIn[0]~53, Microcomputer, 1
instance = comp, \cpuDataIn[0]~54\, cpuDataIn[0]~54, Microcomputer, 1
instance = comp, \cpuDataIn[0]~4\, cpuDataIn[0]~4, Microcomputer, 1
instance = comp, \cpu1|Selector306~1\, cpu1|Selector306~1, Microcomputer, 1
instance = comp, \cpu1|Selector306~0\, cpu1|Selector306~0, Microcomputer, 1
instance = comp, \cpu1|op_code[0]\, cpu1|op_code[0], Microcomputer, 1
instance = comp, \cpu1|Mux143~0\, cpu1|Mux143~0, Microcomputer, 1
instance = comp, \cpu1|state~492\, cpu1|state~492, Microcomputer, 1
instance = comp, \cpu1|state.single_op_write_state\, cpu1|state.single_op_write_state, Microcomputer, 1
instance = comp, \cpu1|WideOr7\, cpu1|WideOr7, Microcomputer, 1
instance = comp, \n_sRamOE~0\, n_sRamOE~0, Microcomputer, 1
instance = comp, \io2|rxReadPointer[4]~0\, io2|rxReadPointer[4]~0, Microcomputer, 1
instance = comp, \io2|rxReadPointer[4]\, io2|rxReadPointer[4], Microcomputer, 1
instance = comp, \io2|Equal0~0\, io2|Equal0~0, Microcomputer, 1
instance = comp, \cpu1|process_22~0\, cpu1|process_22~0, Microcomputer, 1
instance = comp, \cpu1|Selector566~0\, cpu1|Selector566~0, Microcomputer, 1
instance = comp, \cpu1|Selector566~1\, cpu1|Selector566~1, Microcomputer, 1
instance = comp, \cpu1|state~461\, cpu1|state~461, Microcomputer, 1
instance = comp, \cpu1|state.pshu_cc_state\, cpu1|state.pshu_cc_state, Microcomputer, 1
instance = comp, \cpu1|up[0]\, cpu1|up[0], Microcomputer, 1
instance = comp, \cpu1|Selector330~2\, cpu1|Selector330~2, Microcomputer, 1
instance = comp, \cpu1|Selector330~3\, cpu1|Selector330~3, Microcomputer, 1
instance = comp, \cpu1|Selector330~4\, cpu1|Selector330~4, Microcomputer, 1
instance = comp, \gpio1|reg_ddr0[1]\, gpio1|reg_ddr0[1], Microcomputer, 1
instance = comp, \gpio0[1]~input\, gpio0[1]~input, Microcomputer, 1
instance = comp, \gpio1|reg_dat0_d[1]~1\, gpio1|reg_dat0_d[1]~1, Microcomputer, 1
instance = comp, \gpio1|reg_dat0[1]\, gpio1|reg_dat0[1], Microcomputer, 1
instance = comp, \gpio1|reg_ddr2[1]\, gpio1|reg_ddr2[1], Microcomputer, 1
instance = comp, \gpio2[1]~input\, gpio2[1]~input, Microcomputer, 1
instance = comp, \gpio1|reg_dat2_d[1]~1\, gpio1|reg_dat2_d[1]~1, Microcomputer, 1
instance = comp, \gpio1|reg_dat2[1]\, gpio1|reg_dat2[1], Microcomputer, 1
instance = comp, \cpuDataIn~6\, cpuDataIn~6, Microcomputer, 1
instance = comp, \cpuDataIn~7\, cpuDataIn~7, Microcomputer, 1
instance = comp, \cpuDataIn~8\, cpuDataIn~8, Microcomputer, 1
instance = comp, \cpu1|Selector305~0\, cpu1|Selector305~0, Microcomputer, 1
instance = comp, \cpu1|op_code[1]\, cpu1|op_code[1], Microcomputer, 1
instance = comp, \cpu1|Mux115~0\, cpu1|Mux115~0, Microcomputer, 1
instance = comp, \cpu1|Mux126~0\, cpu1|Mux126~0, Microcomputer, 1
instance = comp, \cpu1|Selector428~0\, cpu1|Selector428~0, Microcomputer, 1
instance = comp, \cpu1|Selector427~0\, cpu1|Selector427~0, Microcomputer, 1
instance = comp, \cpu1|Selector428~1\, cpu1|Selector428~1, Microcomputer, 1
instance = comp, \cpu1|Selector428~2\, cpu1|Selector428~2, Microcomputer, 1
instance = comp, \cpu1|Selector2~0\, cpu1|Selector2~0, Microcomputer, 1
instance = comp, \cpu1|saved_state.vect_hi_state\, cpu1|saved_state.vect_hi_state, Microcomputer, 1
instance = comp, \cpu1|Selector431~0\, cpu1|Selector431~0, Microcomputer, 1
instance = comp, \cpu1|state~496\, cpu1|state~496, Microcomputer, 1
instance = comp, \cpu1|state.vect_hi_state\, cpu1|state.vect_hi_state, Microcomputer, 1
instance = comp, \cpu1|state~495\, cpu1|state~495, Microcomputer, 1
instance = comp, \cpu1|state.vect_lo_state\, cpu1|state.vect_lo_state, Microcomputer, 1
instance = comp, \cpu1|WideOr6\, cpu1|WideOr6, Microcomputer, 1
instance = comp, \cpu1|Selector316~6\, cpu1|Selector316~6, Microcomputer, 1
instance = comp, \cpu1|Selector316~5\, cpu1|Selector316~5, Microcomputer, 1
instance = comp, \cpu1|Selector316~1\, cpu1|Selector316~1, Microcomputer, 1
instance = comp, \cpu1|Selector316~0\, cpu1|Selector316~0, Microcomputer, 1
instance = comp, \cpu1|Selector317~2\, cpu1|Selector317~2, Microcomputer, 1
instance = comp, \cpu1|Selector317~3\, cpu1|Selector317~3, Microcomputer, 1
instance = comp, \cpu1|Selector317~1\, cpu1|Selector317~1, Microcomputer, 1
instance = comp, \cpu1|Selector317~0\, cpu1|Selector317~0, Microcomputer, 1
instance = comp, \cpu1|Selector315~3\, cpu1|Selector315~3, Microcomputer, 1
instance = comp, \cpu1|Selector315~2\, cpu1|Selector315~2, Microcomputer, 1
instance = comp, \cpu1|Selector315~1\, cpu1|Selector315~1, Microcomputer, 1
instance = comp, \cpu1|Selector315~0\, cpu1|Selector315~0, Microcomputer, 1
instance = comp, \n_basRomCS~0\, n_basRomCS~0, Microcomputer, 1
instance = comp, \Equal3~1\, Equal3~1, Microcomputer, 1
instance = comp, \n_interface2CS~0\, n_interface2CS~0, Microcomputer, 1
instance = comp, \io2|controlReg[7]\, io2|controlReg[7], Microcomputer, 1
instance = comp, \io2|n_int~0\, io2|n_int~0, Microcomputer, 1
instance = comp, \cpu1|state~465\, cpu1|state~465, Microcomputer, 1
instance = comp, \cpu1|state.pshu_ixh_state\, cpu1|state.pshu_ixh_state, Microcomputer, 1
instance = comp, \cpu1|WideOr68~2\, cpu1|WideOr68~2, Microcomputer, 1
instance = comp, \cpu1|Selector337~2\, cpu1|Selector337~2, Microcomputer, 1
instance = comp, \cpu1|Selector337~1\, cpu1|Selector337~1, Microcomputer, 1
instance = comp, \cpu1|Selector337~11\, cpu1|Selector337~11, Microcomputer, 1
instance = comp, \cpu1|Selector337~0\, cpu1|Selector337~0, Microcomputer, 1
instance = comp, \cpu1|Selector337~4\, cpu1|Selector337~4, Microcomputer, 1
instance = comp, \cpu1|Selector337~8\, cpu1|Selector337~8, Microcomputer, 1
instance = comp, \cpu1|Selector337~7\, cpu1|Selector337~7, Microcomputer, 1
instance = comp, \cpu1|Selector337~9\, cpu1|Selector337~9, Microcomputer, 1
instance = comp, \cpu1|Selector337~6\, cpu1|Selector337~6, Microcomputer, 1
instance = comp, \cpu1|Selector337~5\, cpu1|Selector337~5, Microcomputer, 1
instance = comp, \cpu1|Selector337~10\, cpu1|Selector337~10, Microcomputer, 1
instance = comp, \cpu1|Selector337~3\, cpu1|Selector337~3, Microcomputer, 1
instance = comp, \cpu1|Selector337~12\, cpu1|Selector337~12, Microcomputer, 1
instance = comp, \mm1|proc_reg~2\, mm1|proc_reg~2, Microcomputer, 1
instance = comp, \mm1|tenable~0\, mm1|tenable~0, Microcomputer, 1
instance = comp, \mm1|tenable\, mm1|tenable, Microcomputer, 1
instance = comp, \mm1|Add0~69\, mm1|Add0~69, Microcomputer, 1
instance = comp, \mm1|tcount[4]~0\, mm1|tcount[4]~0, Microcomputer, 1
instance = comp, \mm1|tcount[0]\, mm1|tcount[0], Microcomputer, 1
instance = comp, \mm1|Add0~37\, mm1|Add0~37, Microcomputer, 1
instance = comp, \mm1|tcount[1]\, mm1|tcount[1], Microcomputer, 1
instance = comp, \mm1|Add0~77\, mm1|Add0~77, Microcomputer, 1
instance = comp, \mm1|tcount[2]\, mm1|tcount[2], Microcomputer, 1
instance = comp, \mm1|Add0~65\, mm1|Add0~65, Microcomputer, 1
instance = comp, \mm1|tcount[3]\, mm1|tcount[3], Microcomputer, 1
instance = comp, \mm1|Add0~45\, mm1|Add0~45, Microcomputer, 1
instance = comp, \mm1|tcount[4]\, mm1|tcount[4], Microcomputer, 1
instance = comp, \mm1|Add0~41\, mm1|Add0~41, Microcomputer, 1
instance = comp, \mm1|tcount[5]\, mm1|tcount[5], Microcomputer, 1
instance = comp, \mm1|Add0~13\, mm1|Add0~13, Microcomputer, 1
instance = comp, \mm1|tcount[6]\, mm1|tcount[6], Microcomputer, 1
instance = comp, \mm1|Add0~21\, mm1|Add0~21, Microcomputer, 1
instance = comp, \mm1|tcount[7]\, mm1|tcount[7], Microcomputer, 1
instance = comp, \mm1|Add0~25\, mm1|Add0~25, Microcomputer, 1
instance = comp, \mm1|tcount[8]\, mm1|tcount[8], Microcomputer, 1
instance = comp, \mm1|Add0~29\, mm1|Add0~29, Microcomputer, 1
instance = comp, \mm1|tcount[9]~DUPLICATE\, mm1|tcount[9]~DUPLICATE, Microcomputer, 1
instance = comp, \mm1|Add0~1\, mm1|Add0~1, Microcomputer, 1
instance = comp, \mm1|tcount[10]\, mm1|tcount[10], Microcomputer, 1
instance = comp, \mm1|tcount[17]~DUPLICATE\, mm1|tcount[17]~DUPLICATE, Microcomputer, 1
instance = comp, \mm1|Add0~33\, mm1|Add0~33, Microcomputer, 1
instance = comp, \mm1|tcount[11]~DUPLICATE\, mm1|tcount[11]~DUPLICATE, Microcomputer, 1
instance = comp, \mm1|Add0~49\, mm1|Add0~49, Microcomputer, 1
instance = comp, \mm1|tcount[12]~DUPLICATE\, mm1|tcount[12]~DUPLICATE, Microcomputer, 1
instance = comp, \mm1|Add0~53\, mm1|Add0~53, Microcomputer, 1
instance = comp, \mm1|tcount[13]~DUPLICATE\, mm1|tcount[13]~DUPLICATE, Microcomputer, 1
instance = comp, \mm1|Add0~57\, mm1|Add0~57, Microcomputer, 1
instance = comp, \mm1|tcount[14]\, mm1|tcount[14], Microcomputer, 1
instance = comp, \mm1|Add0~61\, mm1|Add0~61, Microcomputer, 1
instance = comp, \mm1|tcount[15]\, mm1|tcount[15], Microcomputer, 1
instance = comp, \mm1|Add0~73\, mm1|Add0~73, Microcomputer, 1
instance = comp, \mm1|tcount[16]\, mm1|tcount[16], Microcomputer, 1
instance = comp, \mm1|Add0~17\, mm1|Add0~17, Microcomputer, 1
instance = comp, \mm1|tcount[17]\, mm1|tcount[17], Microcomputer, 1
instance = comp, \mm1|tcount[9]\, mm1|tcount[9], Microcomputer, 1
instance = comp, \mm1|Equal2~0\, mm1|Equal2~0, Microcomputer, 1
instance = comp, \mm1|Add0~9\, mm1|Add0~9, Microcomputer, 1
instance = comp, \mm1|tcount[18]\, mm1|tcount[18], Microcomputer, 1
instance = comp, \mm1|Add0~5\, mm1|Add0~5, Microcomputer, 1
instance = comp, \mm1|tcount[19]\, mm1|tcount[19], Microcomputer, 1
instance = comp, \mm1|tcount[13]\, mm1|tcount[13], Microcomputer, 1
instance = comp, \mm1|tcount[12]\, mm1|tcount[12], Microcomputer, 1
instance = comp, \mm1|Equal2~1\, mm1|Equal2~1, Microcomputer, 1
instance = comp, \mm1|tcount[11]\, mm1|tcount[11], Microcomputer, 1
instance = comp, \mm1|Equal2~2\, mm1|Equal2~2, Microcomputer, 1
instance = comp, \mm1|Equal2~3\, mm1|Equal2~3, Microcomputer, 1
instance = comp, \mm1|Equal2~4\, mm1|Equal2~4, Microcomputer, 1
instance = comp, \mm1|n_tint_i~0\, mm1|n_tint_i~0, Microcomputer, 1
instance = comp, \mm1|n_tint_i\, mm1|n_tint_i, Microcomputer, 1
instance = comp, \irq~0\, irq~0, Microcomputer, 1
instance = comp, \cpu1|state~429\, cpu1|state~429, Microcomputer, 1
instance = comp, \cpu1|state.pcrel16_2_state\, cpu1|state.pcrel16_2_state, Microcomputer, 1
instance = comp, \cpu1|WideOr245~0\, cpu1|WideOr245~0, Microcomputer, 1
instance = comp, \cpu1|WideOr245~1\, cpu1|WideOr245~1, Microcomputer, 1
instance = comp, \cpu1|Selector580~5\, cpu1|Selector580~5, Microcomputer, 1
instance = comp, \clk_gen~0\, clk_gen~0, Microcomputer, 1
instance = comp, \hold~0\, hold~0, Microcomputer, 1
instance = comp, \cpu1|op_code[5]\, cpu1|op_code[5], Microcomputer, 1
instance = comp, \cpu1|Selector301~0\, cpu1|Selector301~0, Microcomputer, 1
instance = comp, \cpu1|op_code[5]~DUPLICATE\, cpu1|op_code[5]~DUPLICATE, Microcomputer, 1
instance = comp, \cpu1|Selector452~1\, cpu1|Selector452~1, Microcomputer, 1
instance = comp, \cpu1|Mux43~0\, cpu1|Mux43~0, Microcomputer, 1
instance = comp, \cpu1|state~392\, cpu1|state~392, Microcomputer, 1
instance = comp, \cpu1|state.extended_state\, cpu1|state.extended_state, Microcomputer, 1
instance = comp, \cpu1|Selector581~1\, cpu1|Selector581~1, Microcomputer, 1
instance = comp, \cpu1|Selector581~2\, cpu1|Selector581~2, Microcomputer, 1
instance = comp, \cpu1|Selector152~0\, cpu1|Selector152~0, Microcomputer, 1
instance = comp, \cpu1|Selector152~1\, cpu1|Selector152~1, Microcomputer, 1
instance = comp, \cpu1|iv[1]\, cpu1|iv[1], Microcomputer, 1
instance = comp, \cpu1|Selector328~1\, cpu1|Selector328~1, Microcomputer, 1
instance = comp, \cpu1|Selector328~0\, cpu1|Selector328~0, Microcomputer, 1
instance = comp, \cpu1|Selector328~2\, cpu1|Selector328~2, Microcomputer, 1
instance = comp, \cpu1|Selector328~3\, cpu1|Selector328~3, Microcomputer, 1
instance = comp, \Equal4~0\, Equal4~0, Microcomputer, 1
instance = comp, \n_interface1CS~0\, n_interface1CS~0, Microcomputer, 1
instance = comp, \io1|kbBuffer~136\, io1|kbBuffer~136, Microcomputer, 1
instance = comp, \io1|kbBuffer~48feeder\, io1|kbBuffer~48feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~48\, io1|kbBuffer~48, Microcomputer, 1
instance = comp, \io1|kbBuffer~55\, io1|kbBuffer~55, Microcomputer, 1
instance = comp, \io1|kbBuffer~62feeder\, io1|kbBuffer~62feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~62\, io1|kbBuffer~62, Microcomputer, 1
instance = comp, \io1|kbBuffer~20\, io1|kbBuffer~20, Microcomputer, 1
instance = comp, \io1|kbBuffer~27\, io1|kbBuffer~27, Microcomputer, 1
instance = comp, \io1|kbBuffer~34feeder\, io1|kbBuffer~34feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~34\, io1|kbBuffer~34, Microcomputer, 1
instance = comp, \io1|kbBuffer~13\, io1|kbBuffer~13, Microcomputer, 1
instance = comp, \io1|kbBuffer~106\, io1|kbBuffer~106, Microcomputer, 1
instance = comp, \io1|kbBuffer~41feeder\, io1|kbBuffer~41feeder, Microcomputer, 1
instance = comp, \io1|kbBuffer~41\, io1|kbBuffer~41, Microcomputer, 1
instance = comp, \io1|kbBuffer~78\, io1|kbBuffer~78, Microcomputer, 1
instance = comp, \io1|dataOut~2\, io1|dataOut~2, Microcomputer, 1
instance = comp, \io1|dataOut[2]\, io1|dataOut[2], Microcomputer, 1
instance = comp, \cpu1|Selector304~1\, cpu1|Selector304~1, Microcomputer, 1
instance = comp, \cpu1|Selector304~0\, cpu1|Selector304~0, Microcomputer, 1
instance = comp, \cpu1|op_code[2]\, cpu1|op_code[2], Microcomputer, 1
instance = comp, \cpu1|Mux2~0\, cpu1|Mux2~0, Microcomputer, 1
instance = comp, \cpu1|Selector400~1\, cpu1|Selector400~1, Microcomputer, 1
instance = comp, \cpu1|Selector303~1\, cpu1|Selector303~1, Microcomputer, 1
instance = comp, \cpu1|Selector303~0\, cpu1|Selector303~0, Microcomputer, 1
instance = comp, \cpu1|op_code[3]\, cpu1|op_code[3], Microcomputer, 1
instance = comp, \cpu1|Mux15~0\, cpu1|Mux15~0, Microcomputer, 1
instance = comp, \cpu1|Mux98~0\, cpu1|Mux98~0, Microcomputer, 1
instance = comp, \cpu1|Selector427~1\, cpu1|Selector427~1, Microcomputer, 1
instance = comp, \cpu1|Selector427~2\, cpu1|Selector427~2, Microcomputer, 1
instance = comp, \cpu1|Selector41~0\, cpu1|Selector41~0, Microcomputer, 1
instance = comp, \cpu1|Selector41~1\, cpu1|Selector41~1, Microcomputer, 1
instance = comp, \cpu1|saved_state.lea_state\, cpu1|saved_state.lea_state, Microcomputer, 1
instance = comp, \cpu1|state~505\, cpu1|state~505, Microcomputer, 1
instance = comp, \cpu1|state.lea_state\, cpu1|state.lea_state, Microcomputer, 1
instance = comp, \cpu1|WideOr68~6\, cpu1|WideOr68~6, Microcomputer, 1
instance = comp, \cpu1|WideOr72~5\, cpu1|WideOr72~5, Microcomputer, 1
instance = comp, \cpu1|Selector417~0\, cpu1|Selector417~0, Microcomputer, 1
instance = comp, \cpu1|Selector417~1\, cpu1|Selector417~1, Microcomputer, 1
instance = comp, \cpu1|Selector417~2\, cpu1|Selector417~2, Microcomputer, 1
instance = comp, \cpu1|Selector417~3\, cpu1|Selector417~3, Microcomputer, 1
instance = comp, \cpu1|Selector417~4\, cpu1|Selector417~4, Microcomputer, 1
instance = comp, \cpu1|Selector417~5\, cpu1|Selector417~5, Microcomputer, 1
instance = comp, \cpu1|Selector417~6\, cpu1|Selector417~6, Microcomputer, 1
instance = comp, \cpu1|Selector417~7\, cpu1|Selector417~7, Microcomputer, 1
instance = comp, \cpu1|sp_ctrl.latch_sp~0\, cpu1|sp_ctrl.latch_sp~0, Microcomputer, 1
instance = comp, \cpu1|sp[1]~0\, cpu1|sp[1]~0, Microcomputer, 1
instance = comp, \cpu1|Selector250~1\, cpu1|Selector250~1, Microcomputer, 1
instance = comp, \cpu1|nmi_enable\, cpu1|nmi_enable, Microcomputer, 1
instance = comp, \mm1|nmiDly[0]~6\, mm1|nmiDly[0]~6, Microcomputer, 1
instance = comp, \mm1|nmiDly[0]\, mm1|nmiDly[0], Microcomputer, 1
instance = comp, \mm1|nmiDly[1]~1\, mm1|nmiDly[1]~1, Microcomputer, 1
instance = comp, \mm1|nmiDly[2]~4\, mm1|nmiDly[2]~4, Microcomputer, 1
instance = comp, \mm1|nmiDly[2]\, mm1|nmiDly[2], Microcomputer, 1
instance = comp, \mm1|Add1~0\, mm1|Add1~0, Microcomputer, 1
instance = comp, \mm1|nmiDly[3]~3\, mm1|nmiDly[3]~3, Microcomputer, 1
instance = comp, \mm1|nmiDly[3]\, mm1|nmiDly[3], Microcomputer, 1
instance = comp, \mm1|nmiDly[4]~2\, mm1|nmiDly[4]~2, Microcomputer, 1
instance = comp, \mm1|nmiDly[4]\, mm1|nmiDly[4], Microcomputer, 1
instance = comp, \mm1|nmi_i~1\, mm1|nmi_i~1, Microcomputer, 1
instance = comp, \mm1|proc_reg~1\, mm1|proc_reg~1, Microcomputer, 1
instance = comp, \mm1|nmiDly[4]~0\, mm1|nmiDly[4]~0, Microcomputer, 1
instance = comp, \mm1|nmiDly[1]~5\, mm1|nmiDly[1]~5, Microcomputer, 1
instance = comp, \mm1|nmiDly[1]\, mm1|nmiDly[1], Microcomputer, 1
instance = comp, \mm1|Equal4~0\, mm1|Equal4~0, Microcomputer, 1
instance = comp, \mm1|nmi_i~0\, mm1|nmi_i~0, Microcomputer, 1
instance = comp, \mm1|nmi_i\, mm1|nmi_i, Microcomputer, 1
instance = comp, \cpu1|nmi_req~0\, cpu1|nmi_req~0, Microcomputer, 1
instance = comp, \cpu1|nmi_req\, cpu1|nmi_req, Microcomputer, 1
instance = comp, \cpu1|nmi_ack~0\, cpu1|nmi_ack~0, Microcomputer, 1
instance = comp, \cpu1|nmi_ack\, cpu1|nmi_ack, Microcomputer, 1
instance = comp, \cpu1|change_state~1\, cpu1|change_state~1, Microcomputer, 1
instance = comp, \cpu1|Selector31~0\, cpu1|Selector31~0, Microcomputer, 1
instance = comp, \cpu1|Selector460~1\, cpu1|Selector460~1, Microcomputer, 1
instance = comp, \cpu1|Selector31~2\, cpu1|Selector31~2, Microcomputer, 1
instance = comp, \cpu1|saved_state.dual_op_write16_state\, cpu1|saved_state.dual_op_write16_state, Microcomputer, 1
instance = comp, \cpu1|Selector460~2\, cpu1|Selector460~2, Microcomputer, 1
instance = comp, \cpu1|state~485\, cpu1|state~485, Microcomputer, 1
instance = comp, \cpu1|state.dual_op_write16_state\, cpu1|state.dual_op_write16_state, Microcomputer, 1
instance = comp, \cpu1|Selector338~0\, cpu1|Selector338~0, Microcomputer, 1
instance = comp, \cpu1|Selector338~1\, cpu1|Selector338~1, Microcomputer, 1
instance = comp, \cpu1|Selector338~2\, cpu1|Selector338~2, Microcomputer, 1
instance = comp, \cpu1|Selector338~3\, cpu1|Selector338~3, Microcomputer, 1
instance = comp, \cpu1|Selector338~4\, cpu1|Selector338~4, Microcomputer, 1
instance = comp, \cpu1|Selector338~8\, cpu1|Selector338~8, Microcomputer, 1
instance = comp, \cpu1|Selector338~7\, cpu1|Selector338~7, Microcomputer, 1
instance = comp, \cpu1|Selector338~9\, cpu1|Selector338~9, Microcomputer, 1
instance = comp, \cpu1|Selector338~5\, cpu1|Selector338~5, Microcomputer, 1
instance = comp, \cpu1|Selector338~6\, cpu1|Selector338~6, Microcomputer, 1
instance = comp, \cpu1|Selector338~10\, cpu1|Selector338~10, Microcomputer, 1
instance = comp, \cpu1|Selector338~11\, cpu1|Selector338~11, Microcomputer, 1
instance = comp, \cpu1|Selector338~12\, cpu1|Selector338~12, Microcomputer, 1
instance = comp, \io1|ps2ClkOut~0\, io1|ps2ClkOut~0, Microcomputer, 1
instance = comp, \io1|ps2ClkOut\, io1|ps2ClkOut, Microcomputer, 1
instance = comp, \io1|Mux16~1\, io1|Mux16~1, Microcomputer, 1
instance = comp, \io1|Mux16~0\, io1|Mux16~0, Microcomputer, 1
instance = comp, \io1|kbWRParity~0\, io1|kbWRParity~0, Microcomputer, 1
instance = comp, \io1|kbWRParity~3\, io1|kbWRParity~3, Microcomputer, 1
instance = comp, \io1|kbWRParity\, io1|kbWRParity, Microcomputer, 1
instance = comp, \io1|ps2DataOut\, io1|ps2DataOut, Microcomputer, 1
instance = comp, \io1|ps2DataOut~0\, io1|ps2DataOut~0, Microcomputer, 1
instance = comp, \io1|ps2DataOut~1\, io1|ps2DataOut~1, Microcomputer, 1
instance = comp, \io1|ps2DataOut~2\, io1|ps2DataOut~2, Microcomputer, 1
instance = comp, \io1|ps2DataOut~DUPLICATE\, io1|ps2DataOut~DUPLICATE, Microcomputer, 1
instance = comp, \mm1|frt_i~0\, mm1|frt_i~0, Microcomputer, 1
instance = comp, \mm1|frt_i~feeder\, mm1|frt_i~feeder, Microcomputer, 1
instance = comp, \mm1|frt_i\, mm1|frt_i, Microcomputer, 1
instance = comp, \mm1|tr~0\, mm1|tr~0, Microcomputer, 1
instance = comp, \mm1|tr\, mm1|tr, Microcomputer, 1
instance = comp, \mm1|ramAddr[15]~0\, mm1|ramAddr[15]~0, Microcomputer, 1
instance = comp, \mm1|amap~1\, mm1|amap~1, Microcomputer, 1
instance = comp, \mm1|mapSel[3]\, mm1|mapSel[3], Microcomputer, 1
instance = comp, \mm1|mapSel[0]\, mm1|mapSel[0], Microcomputer, 1
instance = comp, \mm1|mapSel[1]\, mm1|mapSel[1], Microcomputer, 1
instance = comp, \mm1|mapSel[2]\, mm1|mapSel[2], Microcomputer, 1
instance = comp, \mm1|Equal7~0\, mm1|Equal7~0, Microcomputer, 1
instance = comp, \mm1|Equal7~4\, mm1|Equal7~4, Microcomputer, 1
instance = comp, \mm1|map9[0]\, mm1|map9[0], Microcomputer, 1
instance = comp, \mm1|Equal7~5\, mm1|Equal7~5, Microcomputer, 1
instance = comp, \mm1|Equal7~2\, mm1|Equal7~2, Microcomputer, 1
instance = comp, \mm1|Equal7~6\, mm1|Equal7~6, Microcomputer, 1
instance = comp, \mm1|mapa[0]\, mm1|mapa[0], Microcomputer, 1
instance = comp, \cpu1|Selector317~4\, cpu1|Selector317~4, Microcomputer, 1
instance = comp, \mm1|map8[0]~feeder\, mm1|map8[0]~feeder, Microcomputer, 1
instance = comp, \mm1|Equal7~1\, mm1|Equal7~1, Microcomputer, 1
instance = comp, \mm1|Equal7~3\, mm1|Equal7~3, Microcomputer, 1
instance = comp, \mm1|map8[0]\, mm1|map8[0], Microcomputer, 1
instance = comp, \mm1|Equal7~7\, mm1|Equal7~7, Microcomputer, 1
instance = comp, \mm1|Equal7~8\, mm1|Equal7~8, Microcomputer, 1
instance = comp, \mm1|mapb[0]\, mm1|mapb[0], Microcomputer, 1
instance = comp, \cpu1|Selector316~7\, cpu1|Selector316~7, Microcomputer, 1
instance = comp, \mm1|ramAddr[13]~1\, mm1|ramAddr[13]~1, Microcomputer, 1
instance = comp, \cpu1|Selector315~4\, cpu1|Selector315~4, Microcomputer, 1
instance = comp, \mm1|Equal7~9\, mm1|Equal7~9, Microcomputer, 1
instance = comp, \mm1|Equal7~16\, mm1|Equal7~16, Microcomputer, 1
instance = comp, \mm1|map4[0]\, mm1|map4[0], Microcomputer, 1
instance = comp, \mm1|Equal7~17\, mm1|Equal7~17, Microcomputer, 1
instance = comp, \mm1|map5[0]\, mm1|map5[0], Microcomputer, 1
instance = comp, \mm1|Equal7~18\, mm1|Equal7~18, Microcomputer, 1
instance = comp, \mm1|Equal7~19\, mm1|Equal7~19, Microcomputer, 1
instance = comp, \mm1|map6[0]\, mm1|map6[0], Microcomputer, 1
instance = comp, \mm1|Equal7~20\, mm1|Equal7~20, Microcomputer, 1
instance = comp, \mm1|map7[0]\, mm1|map7[0], Microcomputer, 1
instance = comp, \mm1|ramAddr[13]~3\, mm1|ramAddr[13]~3, Microcomputer, 1
instance = comp, \mm1|map2[0]~feeder\, mm1|map2[0]~feeder, Microcomputer, 1
instance = comp, \mm1|Equal7~23\, mm1|Equal7~23, Microcomputer, 1
instance = comp, \mm1|map2[0]\, mm1|map2[0], Microcomputer, 1
instance = comp, \mm1|Equal7~21\, mm1|Equal7~21, Microcomputer, 1
instance = comp, \mm1|map0[0]\, mm1|map0[0], Microcomputer, 1
instance = comp, \mm1|Equal7~22\, mm1|Equal7~22, Microcomputer, 1
instance = comp, \mm1|map1[0]\, mm1|map1[0], Microcomputer, 1
instance = comp, \mm1|Equal7~24\, mm1|Equal7~24, Microcomputer, 1
instance = comp, \mm1|map3[0]\, mm1|map3[0], Microcomputer, 1
instance = comp, \mm1|ramAddr[13]~4\, mm1|ramAddr[13]~4, Microcomputer, 1
instance = comp, \mm1|Equal7~10\, mm1|Equal7~10, Microcomputer, 1
instance = comp, \mm1|mapc[0]\, mm1|mapc[0], Microcomputer, 1
instance = comp, \mm1|mape[0]~feeder\, mm1|mape[0]~feeder, Microcomputer, 1
instance = comp, \mm1|Equal7~12\, mm1|Equal7~12, Microcomputer, 1
instance = comp, \mm1|Equal7~13\, mm1|Equal7~13, Microcomputer, 1
instance = comp, \mm1|mape[0]\, mm1|mape[0], Microcomputer, 1
instance = comp, \mm1|Equal7~11\, mm1|Equal7~11, Microcomputer, 1
instance = comp, \mm1|mapd[0]\, mm1|mapd[0], Microcomputer, 1
instance = comp, \mm1|Equal7~14\, mm1|Equal7~14, Microcomputer, 1
instance = comp, \mm1|Equal7~15\, mm1|Equal7~15, Microcomputer, 1
instance = comp, \mm1|mapf[0]\, mm1|mapf[0], Microcomputer, 1
instance = comp, \mm1|ramAddr[13]~2\, mm1|ramAddr[13]~2, Microcomputer, 1
instance = comp, \mm1|ramAddr[13]~5\, mm1|ramAddr[13]~5, Microcomputer, 1
instance = comp, \mm1|ramAddr[13]~6\, mm1|ramAddr[13]~6, Microcomputer, 1
instance = comp, \mm1|mapb[1]\, mm1|mapb[1], Microcomputer, 1
instance = comp, \mm1|map9[1]\, mm1|map9[1], Microcomputer, 1
instance = comp, \mm1|mapa[1]\, mm1|mapa[1], Microcomputer, 1
instance = comp, \mm1|map8[1]\, mm1|map8[1], Microcomputer, 1
instance = comp, \mm1|ramAddr[14]~7\, mm1|ramAddr[14]~7, Microcomputer, 1
instance = comp, \mm1|map6[1]\, mm1|map6[1], Microcomputer, 1
instance = comp, \mm1|map5[1]\, mm1|map5[1], Microcomputer, 1
instance = comp, \mm1|map4[1]\, mm1|map4[1], Microcomputer, 1
instance = comp, \mm1|map7[1]\, mm1|map7[1], Microcomputer, 1
instance = comp, \mm1|ramAddr[14]~9\, mm1|ramAddr[14]~9, Microcomputer, 1
instance = comp, \mm1|map1[1]\, mm1|map1[1], Microcomputer, 1
instance = comp, \mm1|map2[1]\, mm1|map2[1], Microcomputer, 1
instance = comp, \mm1|map0[1]\, mm1|map0[1], Microcomputer, 1
instance = comp, \mm1|map3[1]\, mm1|map3[1], Microcomputer, 1
instance = comp, \mm1|ramAddr[14]~10\, mm1|ramAddr[14]~10, Microcomputer, 1
instance = comp, \mm1|mapc[1]\, mm1|mapc[1], Microcomputer, 1
instance = comp, \mm1|mapd[1]~feeder\, mm1|mapd[1]~feeder, Microcomputer, 1
instance = comp, \mm1|mapd[1]\, mm1|mapd[1], Microcomputer, 1
instance = comp, \mm1|mape[1]\, mm1|mape[1], Microcomputer, 1
instance = comp, \mm1|mapf[1]\, mm1|mapf[1], Microcomputer, 1
instance = comp, \mm1|ramAddr[14]~8\, mm1|ramAddr[14]~8, Microcomputer, 1
instance = comp, \mm1|ramAddr[14]~11\, mm1|ramAddr[14]~11, Microcomputer, 1
instance = comp, \mm1|ramAddr[14]~12\, mm1|ramAddr[14]~12, Microcomputer, 1
instance = comp, \mm1|mapc[2]~feeder\, mm1|mapc[2]~feeder, Microcomputer, 1
instance = comp, \mm1|mapc[2]\, mm1|mapc[2], Microcomputer, 1
instance = comp, \mm1|mape[2]\, mm1|mape[2], Microcomputer, 1
instance = comp, \mm1|mapd[2]\, mm1|mapd[2], Microcomputer, 1
instance = comp, \mm1|mapf[2]\, mm1|mapf[2], Microcomputer, 1
instance = comp, \mm1|ramAddr[15]~15\, mm1|ramAddr[15]~15, Microcomputer, 1
instance = comp, \mm1|map9[2]\, mm1|map9[2], Microcomputer, 1
instance = comp, \mm1|map8[2]\, mm1|map8[2], Microcomputer, 1
instance = comp, \mm1|mapa[2]\, mm1|mapa[2], Microcomputer, 1
instance = comp, \mm1|mapb[2]\, mm1|mapb[2], Microcomputer, 1
instance = comp, \mm1|ramAddr[15]~14\, mm1|ramAddr[15]~14, Microcomputer, 1
instance = comp, \mm1|map2[2]\, mm1|map2[2], Microcomputer, 1
instance = comp, \mm1|map0[2]\, mm1|map0[2], Microcomputer, 1
instance = comp, \mm1|map3[2]\, mm1|map3[2], Microcomputer, 1
instance = comp, \mm1|map1[2]\, mm1|map1[2], Microcomputer, 1
instance = comp, \mm1|ramAddr[15]~16\, mm1|ramAddr[15]~16, Microcomputer, 1
instance = comp, \mm1|map5[2]\, mm1|map5[2], Microcomputer, 1
instance = comp, \mm1|map4[2]~feeder\, mm1|map4[2]~feeder, Microcomputer, 1
instance = comp, \mm1|map4[2]\, mm1|map4[2], Microcomputer, 1
instance = comp, \mm1|map6[2]\, mm1|map6[2], Microcomputer, 1
instance = comp, \mm1|map7[2]\, mm1|map7[2], Microcomputer, 1
instance = comp, \mm1|ramAddr[15]~13\, mm1|ramAddr[15]~13, Microcomputer, 1
instance = comp, \mm1|ramAddr[15]~41\, mm1|ramAddr[15]~41, Microcomputer, 1
instance = comp, \mm1|map1[3]\, mm1|map1[3], Microcomputer, 1
instance = comp, \mm1|map2[3]~feeder\, mm1|map2[3]~feeder, Microcomputer, 1
instance = comp, \mm1|map2[3]\, mm1|map2[3], Microcomputer, 1
instance = comp, \mm1|map0[3]~feeder\, mm1|map0[3]~feeder, Microcomputer, 1
instance = comp, \mm1|map0[3]\, mm1|map0[3], Microcomputer, 1
instance = comp, \mm1|map3[3]\, mm1|map3[3], Microcomputer, 1
instance = comp, \mm1|ramAddr[16]~20\, mm1|ramAddr[16]~20, Microcomputer, 1
instance = comp, \mm1|map6[3]~feeder\, mm1|map6[3]~feeder, Microcomputer, 1
instance = comp, \mm1|map6[3]\, mm1|map6[3], Microcomputer, 1
instance = comp, \mm1|map4[3]\, mm1|map4[3], Microcomputer, 1
instance = comp, \mm1|map5[3]\, mm1|map5[3], Microcomputer, 1
instance = comp, \mm1|map7[3]\, mm1|map7[3], Microcomputer, 1
instance = comp, \mm1|ramAddr[16]~19\, mm1|ramAddr[16]~19, Microcomputer, 1
instance = comp, \mm1|mapd[3]\, mm1|mapd[3], Microcomputer, 1
instance = comp, \mm1|mapc[3]\, mm1|mapc[3], Microcomputer, 1
instance = comp, \mm1|mape[3]~feeder\, mm1|mape[3]~feeder, Microcomputer, 1
instance = comp, \mm1|mape[3]\, mm1|mape[3], Microcomputer, 1
instance = comp, \mm1|mapf[3]\, mm1|mapf[3], Microcomputer, 1
instance = comp, \mm1|ramAddr[16]~18\, mm1|ramAddr[16]~18, Microcomputer, 1
instance = comp, \mm1|ramAddr[16]~21\, mm1|ramAddr[16]~21, Microcomputer, 1
instance = comp, \mm1|map9[3]\, mm1|map9[3], Microcomputer, 1
instance = comp, \mm1|map8[3]\, mm1|map8[3], Microcomputer, 1
instance = comp, \mm1|mapa[3]\, mm1|mapa[3], Microcomputer, 1
instance = comp, \mm1|mapb[3]\, mm1|mapb[3], Microcomputer, 1
instance = comp, \mm1|ramAddr[16]~17\, mm1|ramAddr[16]~17, Microcomputer, 1
instance = comp, \mm1|ramAddr[16]~22\, mm1|ramAddr[16]~22, Microcomputer, 1
instance = comp, \mm1|mapa[4]\, mm1|mapa[4], Microcomputer, 1
instance = comp, \mm1|map9[4]\, mm1|map9[4], Microcomputer, 1
instance = comp, \mm1|map8[4]\, mm1|map8[4], Microcomputer, 1
instance = comp, \mm1|mapb[4]\, mm1|mapb[4], Microcomputer, 1
instance = comp, \mm1|ramAddr[17]~23\, mm1|ramAddr[17]~23, Microcomputer, 1
instance = comp, \mm1|map5[4]~feeder\, mm1|map5[4]~feeder, Microcomputer, 1
instance = comp, \mm1|map5[4]\, mm1|map5[4], Microcomputer, 1
instance = comp, \mm1|map4[4]\, mm1|map4[4], Microcomputer, 1
instance = comp, \mm1|map6[4]~feeder\, mm1|map6[4]~feeder, Microcomputer, 1
instance = comp, \mm1|map6[4]\, mm1|map6[4], Microcomputer, 1
instance = comp, \mm1|map7[4]\, mm1|map7[4], Microcomputer, 1
instance = comp, \mm1|ramAddr[17]~25\, mm1|ramAddr[17]~25, Microcomputer, 1
instance = comp, \mm1|mapc[4]\, mm1|mapc[4], Microcomputer, 1
instance = comp, \mm1|mapd[4]~feeder\, mm1|mapd[4]~feeder, Microcomputer, 1
instance = comp, \mm1|mapd[4]\, mm1|mapd[4], Microcomputer, 1
instance = comp, \mm1|mape[4]\, mm1|mape[4], Microcomputer, 1
instance = comp, \mm1|mapf[4]\, mm1|mapf[4], Microcomputer, 1
instance = comp, \mm1|ramAddr[17]~24\, mm1|ramAddr[17]~24, Microcomputer, 1
instance = comp, \mm1|map3[4]\, mm1|map3[4], Microcomputer, 1
instance = comp, \mm1|map2[4]\, mm1|map2[4], Microcomputer, 1
instance = comp, \mm1|map1[4]\, mm1|map1[4], Microcomputer, 1
instance = comp, \mm1|map0[4]\, mm1|map0[4], Microcomputer, 1
instance = comp, \mm1|ramAddr[17]~26\, mm1|ramAddr[17]~26, Microcomputer, 1
instance = comp, \mm1|ramAddr[17]~27\, mm1|ramAddr[17]~27, Microcomputer, 1
instance = comp, \mm1|ramAddr[17]~28\, mm1|ramAddr[17]~28, Microcomputer, 1
instance = comp, \mm1|mape[5]~feeder\, mm1|mape[5]~feeder, Microcomputer, 1
instance = comp, \mm1|mape[5]\, mm1|mape[5], Microcomputer, 1
instance = comp, \mm1|mapd[5]~feeder\, mm1|mapd[5]~feeder, Microcomputer, 1
instance = comp, \mm1|mapd[5]\, mm1|mapd[5], Microcomputer, 1
instance = comp, \mm1|mapc[5]~feeder\, mm1|mapc[5]~feeder, Microcomputer, 1
instance = comp, \mm1|mapc[5]\, mm1|mapc[5], Microcomputer, 1
instance = comp, \mm1|mapf[5]\, mm1|mapf[5], Microcomputer, 1
instance = comp, \mm1|ramAddr[18]~30\, mm1|ramAddr[18]~30, Microcomputer, 1
instance = comp, \mm1|map4[5]~feeder\, mm1|map4[5]~feeder, Microcomputer, 1
instance = comp, \mm1|map4[5]\, mm1|map4[5], Microcomputer, 1
instance = comp, \mm1|map5[5]~feeder\, mm1|map5[5]~feeder, Microcomputer, 1
instance = comp, \mm1|map5[5]\, mm1|map5[5], Microcomputer, 1
instance = comp, \mm1|map6[5]~feeder\, mm1|map6[5]~feeder, Microcomputer, 1
instance = comp, \mm1|map6[5]\, mm1|map6[5], Microcomputer, 1
instance = comp, \mm1|map7[5]\, mm1|map7[5], Microcomputer, 1
instance = comp, \mm1|ramAddr[18]~31\, mm1|ramAddr[18]~31, Microcomputer, 1
instance = comp, \mm1|map0[5]\, mm1|map0[5], Microcomputer, 1
instance = comp, \mm1|map1[5]\, mm1|map1[5], Microcomputer, 1
instance = comp, \mm1|map2[5]~feeder\, mm1|map2[5]~feeder, Microcomputer, 1
instance = comp, \mm1|map2[5]\, mm1|map2[5], Microcomputer, 1
instance = comp, \mm1|map3[5]\, mm1|map3[5], Microcomputer, 1
instance = comp, \mm1|ramAddr[18]~32\, mm1|ramAddr[18]~32, Microcomputer, 1
instance = comp, \mm1|ramAddr[18]~33\, mm1|ramAddr[18]~33, Microcomputer, 1
instance = comp, \mm1|map9[5]\, mm1|map9[5], Microcomputer, 1
instance = comp, \mm1|mapb[5]\, mm1|mapb[5], Microcomputer, 1
instance = comp, \mm1|map8[5]\, mm1|map8[5], Microcomputer, 1
instance = comp, \mm1|mapa[5]~feeder\, mm1|mapa[5]~feeder, Microcomputer, 1
instance = comp, \mm1|mapa[5]\, mm1|mapa[5], Microcomputer, 1
instance = comp, \mm1|ramAddr[18]~29\, mm1|ramAddr[18]~29, Microcomputer, 1
instance = comp, \mm1|ramAddr[18]~34\, mm1|ramAddr[18]~34, Microcomputer, 1
instance = comp, \mm1|map9[6]\, mm1|map9[6], Microcomputer, 1
instance = comp, \mm1|mapa[6]\, mm1|mapa[6], Microcomputer, 1
instance = comp, \mm1|map8[6]\, mm1|map8[6], Microcomputer, 1
instance = comp, \mm1|mapb[6]\, mm1|mapb[6], Microcomputer, 1
instance = comp, \mm1|ramAddr[19]~35\, mm1|ramAddr[19]~35, Microcomputer, 1
instance = comp, \mm1|map2[6]\, mm1|map2[6], Microcomputer, 1
instance = comp, \mm1|map1[6]\, mm1|map1[6], Microcomputer, 1
instance = comp, \mm1|map3[6]\, mm1|map3[6], Microcomputer, 1
instance = comp, \mm1|map0[6]\, mm1|map0[6], Microcomputer, 1
instance = comp, \mm1|ramAddr[19]~38\, mm1|ramAddr[19]~38, Microcomputer, 1
instance = comp, \mm1|map6[6]\, mm1|map6[6], Microcomputer, 1
instance = comp, \mm1|map5[6]\, mm1|map5[6], Microcomputer, 1
instance = comp, \mm1|map4[6]\, mm1|map4[6], Microcomputer, 1
instance = comp, \mm1|map7[6]\, mm1|map7[6], Microcomputer, 1
instance = comp, \mm1|ramAddr[19]~37\, mm1|ramAddr[19]~37, Microcomputer, 1
instance = comp, \mm1|mape[6]\, mm1|mape[6], Microcomputer, 1
instance = comp, \mm1|mapc[6]\, mm1|mapc[6], Microcomputer, 1
instance = comp, \mm1|mapf[6]\, mm1|mapf[6], Microcomputer, 1
instance = comp, \mm1|mapd[6]~feeder\, mm1|mapd[6]~feeder, Microcomputer, 1
instance = comp, \mm1|mapd[6]\, mm1|mapd[6], Microcomputer, 1
instance = comp, \mm1|ramAddr[19]~36\, mm1|ramAddr[19]~36, Microcomputer, 1
instance = comp, \mm1|ramAddr[19]~39\, mm1|ramAddr[19]~39, Microcomputer, 1
instance = comp, \mm1|ramAddr[19]~40\, mm1|ramAddr[19]~40, Microcomputer, 1
instance = comp, \mm1|map0[7]\, mm1|map0[7], Microcomputer, 1
instance = comp, \mm1|mapc[7]~feeder\, mm1|mapc[7]~feeder, Microcomputer, 1
instance = comp, \mm1|mapc[7]\, mm1|mapc[7], Microcomputer, 1
instance = comp, \mm1|map8[7]\, mm1|map8[7], Microcomputer, 1
instance = comp, \mm1|map4[7]~feeder\, mm1|map4[7]~feeder, Microcomputer, 1
instance = comp, \mm1|map4[7]\, mm1|map4[7], Microcomputer, 1
instance = comp, \mm1|Mux0~0\, mm1|Mux0~0, Microcomputer, 1
instance = comp, \mm1|map1[7]\, mm1|map1[7], Microcomputer, 1
instance = comp, \mm1|map5[7]~feeder\, mm1|map5[7]~feeder, Microcomputer, 1
instance = comp, \mm1|map5[7]\, mm1|map5[7], Microcomputer, 1
instance = comp, \mm1|mapd[7]\, mm1|mapd[7], Microcomputer, 1
instance = comp, \mm1|map9[7]\, mm1|map9[7], Microcomputer, 1
instance = comp, \mm1|Mux0~1\, mm1|Mux0~1, Microcomputer, 1
instance = comp, \mm1|mapf[7]\, mm1|mapf[7], Microcomputer, 1
instance = comp, \mm1|mapb[7]\, mm1|mapb[7], Microcomputer, 1
instance = comp, \mm1|map3[7]\, mm1|map3[7], Microcomputer, 1
instance = comp, \mm1|map7[7]\, mm1|map7[7], Microcomputer, 1
instance = comp, \mm1|Mux0~3\, mm1|Mux0~3, Microcomputer, 1
instance = comp, \mm1|map6[7]~feeder\, mm1|map6[7]~feeder, Microcomputer, 1
instance = comp, \mm1|map6[7]\, mm1|map6[7], Microcomputer, 1
instance = comp, \mm1|map2[7]\, mm1|map2[7], Microcomputer, 1
instance = comp, \mm1|mapa[7]~feeder\, mm1|mapa[7]~feeder, Microcomputer, 1
instance = comp, \mm1|mapa[7]\, mm1|mapa[7], Microcomputer, 1
instance = comp, \mm1|mape[7]\, mm1|mape[7], Microcomputer, 1
instance = comp, \mm1|Mux0~2\, mm1|Mux0~2, Microcomputer, 1
instance = comp, \mm1|Mux0~4\, mm1|Mux0~4, Microcomputer, 1
instance = comp, \n_sRamWE~1\, n_sRamWE~1, Microcomputer, 1
instance = comp, \n_sRamWE~reg0\, n_sRamWE~reg0, Microcomputer, 1
instance = comp, \n_sRamOE~reg0\, n_sRamOE~reg0, Microcomputer, 1
instance = comp, \io2|txByteLatch[1]~feeder\, io2|txByteLatch[1]~feeder, Microcomputer, 1
instance = comp, \io2|txByteLatch[1]\, io2|txByteLatch[1], Microcomputer, 1
instance = comp, \io2|txByteLatch[5]\, io2|txByteLatch[5], Microcomputer, 1
instance = comp, \io2|txByteLatch[7]\, io2|txByteLatch[7], Microcomputer, 1
instance = comp, \io2|txBuffer[7]~2\, io2|txBuffer[7]~2, Microcomputer, 1
instance = comp, \io2|txBuffer[7]\, io2|txBuffer[7], Microcomputer, 1
instance = comp, \io2|txByteLatch[6]~feeder\, io2|txByteLatch[6]~feeder, Microcomputer, 1
instance = comp, \io2|txByteLatch[6]\, io2|txByteLatch[6], Microcomputer, 1
instance = comp, \io2|Selector27~0\, io2|Selector27~0, Microcomputer, 1
instance = comp, \io2|txBuffer[0]~1\, io2|txBuffer[0]~1, Microcomputer, 1
instance = comp, \io2|txBuffer[6]\, io2|txBuffer[6], Microcomputer, 1
instance = comp, \io2|Selector28~0\, io2|Selector28~0, Microcomputer, 1
instance = comp, \io2|txBuffer[5]\, io2|txBuffer[5], Microcomputer, 1
instance = comp, \io2|txByteLatch[4]\, io2|txByteLatch[4], Microcomputer, 1
instance = comp, \io2|Selector29~0\, io2|Selector29~0, Microcomputer, 1
instance = comp, \io2|txBuffer[4]\, io2|txBuffer[4], Microcomputer, 1
instance = comp, \io2|txByteLatch[3]\, io2|txByteLatch[3], Microcomputer, 1
instance = comp, \io2|Selector30~0\, io2|Selector30~0, Microcomputer, 1
instance = comp, \io2|txBuffer[3]\, io2|txBuffer[3], Microcomputer, 1
instance = comp, \io2|txByteLatch[2]\, io2|txByteLatch[2], Microcomputer, 1
instance = comp, \io2|Selector31~0\, io2|Selector31~0, Microcomputer, 1
instance = comp, \io2|txBuffer[2]\, io2|txBuffer[2], Microcomputer, 1
instance = comp, \io2|Selector32~0\, io2|Selector32~0, Microcomputer, 1
instance = comp, \io2|txBuffer[1]\, io2|txBuffer[1], Microcomputer, 1
instance = comp, \io2|txByteLatch[0]\, io2|txByteLatch[0], Microcomputer, 1
instance = comp, \io2|Selector33~0\, io2|Selector33~0, Microcomputer, 1
instance = comp, \io2|txBuffer[0]\, io2|txBuffer[0], Microcomputer, 1
instance = comp, \io2|txd~1\, io2|txd~1, Microcomputer, 1
instance = comp, \io2|txd~2\, io2|txd~2, Microcomputer, 1
instance = comp, \io2|txd\, io2|txd, Microcomputer, 1
instance = comp, \io2|Add1~1\, io2|Add1~1, Microcomputer, 1
instance = comp, \io2|Add1~5\, io2|Add1~5, Microcomputer, 1
instance = comp, \io2|Add0~0\, io2|Add0~0, Microcomputer, 1
instance = comp, \io2|Add1~9\, io2|Add1~9, Microcomputer, 1
instance = comp, \io2|Add1~13\, io2|Add1~13, Microcomputer, 1
instance = comp, \io2|Add1~17\, io2|Add1~17, Microcomputer, 1
instance = comp, \io2|Add1~21\, io2|Add1~21, Microcomputer, 1
instance = comp, \io2|LessThan0~0\, io2|LessThan0~0, Microcomputer, 1
instance = comp, \io2|LessThan0~1\, io2|LessThan0~1, Microcomputer, 1
instance = comp, \io2|Equal0~2\, io2|Equal0~2, Microcomputer, 1
instance = comp, \io2|LessThan0~2\, io2|LessThan0~2, Microcomputer, 1
instance = comp, \io2|n_rts~2\, io2|n_rts~2, Microcomputer, 1
instance = comp, \io2|Add2~13\, io2|Add2~13, Microcomputer, 1
instance = comp, \io2|Add2~5\, io2|Add2~5, Microcomputer, 1
instance = comp, \io2|Add2~9\, io2|Add2~9, Microcomputer, 1
instance = comp, \io2|Add2~1\, io2|Add2~1, Microcomputer, 1
instance = comp, \io2|Add2~17\, io2|Add2~17, Microcomputer, 1
instance = comp, \io2|Add2~21\, io2|Add2~21, Microcomputer, 1
instance = comp, \io2|n_rts~3\, io2|n_rts~3, Microcomputer, 1
instance = comp, \io2|n_rts~1\, io2|n_rts~1, Microcomputer, 1
instance = comp, \io2|n_rts~0\, io2|n_rts~0, Microcomputer, 1
instance = comp, \io2|rxBuffCount[3]~0\, io2|rxBuffCount[3]~0, Microcomputer, 1
instance = comp, \io2|n_rts~4\, io2|n_rts~4, Microcomputer, 1
instance = comp, \io2|n_rts\, io2|n_rts, Microcomputer, 1
instance = comp, \io1|screen_render~1\, io1|screen_render~1, Microcomputer, 1
instance = comp, \io1|screen_render~4\, io1|screen_render~4, Microcomputer, 1
instance = comp, \io1|Add13~81\, io1|Add13~81, Microcomputer, 1
instance = comp, \io1|Add13~9\, io1|Add13~9, Microcomputer, 1
instance = comp, \io1|Add13~5\, io1|Add13~5, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[24]\, io1|cursBlinkCount[24], Microcomputer, 1
instance = comp, \io1|cursBlinkCount[19]\, io1|cursBlinkCount[19], Microcomputer, 1
instance = comp, \io1|LessThan10~3\, io1|LessThan10~3, Microcomputer, 1
instance = comp, \io1|Add13~1\, io1|Add13~1, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[25]\, io1|cursBlinkCount[25], Microcomputer, 1
instance = comp, \io1|cursBlinkCount[17]~DUPLICATE\, io1|cursBlinkCount[17]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[13]\, io1|cursBlinkCount[13], Microcomputer, 1
instance = comp, \io1|LessThan9~2\, io1|LessThan9~2, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[11]~DUPLICATE\, io1|cursBlinkCount[11]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|LessThan9~0\, io1|LessThan9~0, Microcomputer, 1
instance = comp, \io1|LessThan10~0\, io1|LessThan10~0, Microcomputer, 1
instance = comp, \io1|LessThan9~1\, io1|LessThan9~1, Microcomputer, 1
instance = comp, \io1|LessThan9~3\, io1|LessThan9~3, Microcomputer, 1
instance = comp, \io1|LessThan9~4\, io1|LessThan9~4, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[0]\, io1|cursBlinkCount[0], Microcomputer, 1
instance = comp, \io1|Add13~101\, io1|Add13~101, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[1]\, io1|cursBlinkCount[1], Microcomputer, 1
instance = comp, \io1|Add13~97\, io1|Add13~97, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[2]\, io1|cursBlinkCount[2], Microcomputer, 1
instance = comp, \io1|Add13~93\, io1|Add13~93, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[3]\, io1|cursBlinkCount[3], Microcomputer, 1
instance = comp, \io1|Add13~89\, io1|Add13~89, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[4]\, io1|cursBlinkCount[4], Microcomputer, 1
instance = comp, \io1|Add13~85\, io1|Add13~85, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[5]\, io1|cursBlinkCount[5], Microcomputer, 1
instance = comp, \io1|Add13~29\, io1|Add13~29, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[6]\, io1|cursBlinkCount[6], Microcomputer, 1
instance = comp, \io1|Add13~41\, io1|Add13~41, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[7]\, io1|cursBlinkCount[7], Microcomputer, 1
instance = comp, \io1|Add13~45\, io1|Add13~45, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[8]\, io1|cursBlinkCount[8], Microcomputer, 1
instance = comp, \io1|Add13~33\, io1|Add13~33, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[9]\, io1|cursBlinkCount[9], Microcomputer, 1
instance = comp, \io1|Add13~37\, io1|Add13~37, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[10]\, io1|cursBlinkCount[10], Microcomputer, 1
instance = comp, \io1|Add13~49\, io1|Add13~49, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[11]\, io1|cursBlinkCount[11], Microcomputer, 1
instance = comp, \io1|Add13~53\, io1|Add13~53, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[12]\, io1|cursBlinkCount[12], Microcomputer, 1
instance = comp, \io1|Add13~57\, io1|Add13~57, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[13]~DUPLICATE\, io1|cursBlinkCount[13]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add13~61\, io1|Add13~61, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[14]~DUPLICATE\, io1|cursBlinkCount[14]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add13~25\, io1|Add13~25, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[15]\, io1|cursBlinkCount[15], Microcomputer, 1
instance = comp, \io1|Add13~21\, io1|Add13~21, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[16]\, io1|cursBlinkCount[16], Microcomputer, 1
instance = comp, \io1|Add13~17\, io1|Add13~17, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[17]\, io1|cursBlinkCount[17], Microcomputer, 1
instance = comp, \io1|Add13~13\, io1|Add13~13, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[18]\, io1|cursBlinkCount[18], Microcomputer, 1
instance = comp, \io1|Add13~65\, io1|Add13~65, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[19]~DUPLICATE\, io1|cursBlinkCount[19]~DUPLICATE, Microcomputer, 1
instance = comp, \io1|Add13~69\, io1|Add13~69, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[20]\, io1|cursBlinkCount[20], Microcomputer, 1
instance = comp, \io1|Add13~73\, io1|Add13~73, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[21]\, io1|cursBlinkCount[21], Microcomputer, 1
instance = comp, \io1|Add13~77\, io1|Add13~77, Microcomputer, 1
instance = comp, \io1|cursBlinkCount[22]\, io1|cursBlinkCount[22], Microcomputer, 1
instance = comp, \io1|cursBlinkCount[23]\, io1|cursBlinkCount[23], Microcomputer, 1
instance = comp, \io1|cursBlinkCount[14]\, io1|cursBlinkCount[14], Microcomputer, 1
instance = comp, \io1|LessThan10~1\, io1|LessThan10~1, Microcomputer, 1
instance = comp, \io1|LessThan10~2\, io1|LessThan10~2, Microcomputer, 1
instance = comp, \io1|LessThan10~4\, io1|LessThan10~4, Microcomputer, 1
instance = comp, \io1|LessThan10~5\, io1|LessThan10~5, Microcomputer, 1
instance = comp, \io1|cursorOn\, io1|cursorOn, Microcomputer, 1
instance = comp, \io1|screen_render~3\, io1|screen_render~3, Microcomputer, 1
instance = comp, \io1|screen_render~5\, io1|screen_render~5, Microcomputer, 1
instance = comp, \io1|screen_render~2\, io1|screen_render~2, Microcomputer, 1
instance = comp, \io1|screen_render~6\, io1|screen_render~6, Microcomputer, 1
instance = comp, \io1|screen_render~7\, io1|screen_render~7, Microcomputer, 1
instance = comp, \io1|screen_render~8\, io1|screen_render~8, Microcomputer, 1
instance = comp, \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0\, io1|\GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0, Microcomputer, 1
instance = comp, \io1|Mux0~4\, io1|Mux0~4, Microcomputer, 1
instance = comp, \io1|Mux0~0\, io1|Mux0~0, Microcomputer, 1
instance = comp, \io1|videoR0~0\, io1|videoR0~0, Microcomputer, 1
instance = comp, \io1|videoR0~1\, io1|videoR0~1, Microcomputer, 1
instance = comp, \io1|videoR0~2\, io1|videoR0~2, Microcomputer, 1
instance = comp, \io1|videoG0~0\, io1|videoG0~0, Microcomputer, 1
instance = comp, \io1|videoG0~1\, io1|videoG0~1, Microcomputer, 1
instance = comp, \io1|videoG0~3\, io1|videoG0~3, Microcomputer, 1
instance = comp, \io1|videoG0~2\, io1|videoG0~2, Microcomputer, 1
instance = comp, \io1|videoR0~3\, io1|videoR0~3, Microcomputer, 1
instance = comp, \io1|videoR0\, io1|videoR0, Microcomputer, 1
instance = comp, \io1|videoG0~5\, io1|videoG0~5, Microcomputer, 1
instance = comp, \io1|videoG0\, io1|videoG0, Microcomputer, 1
instance = comp, \io1|videoB0~0\, io1|videoB0~0, Microcomputer, 1
instance = comp, \io1|videoB0\, io1|videoB0, Microcomputer, 1
instance = comp, \io1|videoG1~1\, io1|videoG1~1, Microcomputer, 1
instance = comp, \io1|videoG1~0\, io1|videoG1~0, Microcomputer, 1
instance = comp, \io1|videoR1~0\, io1|videoR1~0, Microcomputer, 1
instance = comp, \io1|videoR1\, io1|videoR1, Microcomputer, 1
instance = comp, \io1|videoG1~2\, io1|videoG1~2, Microcomputer, 1
instance = comp, \io1|videoG1\, io1|videoG1, Microcomputer, 1
instance = comp, \io1|videoB1~0\, io1|videoB1~0, Microcomputer, 1
instance = comp, \io1|videoB1\, io1|videoB1, Microcomputer, 1
instance = comp, \io1|LessThan6~0\, io1|LessThan6~0, Microcomputer, 1
instance = comp, \io1|hSync\, io1|hSync, Microcomputer, 1
instance = comp, \io1|LessThan7~0\, io1|LessThan7~0, Microcomputer, 1
instance = comp, \io1|vSync\, io1|vSync, Microcomputer, 1
instance = comp, \sd1|Selector79~0\, sd1|Selector79~0, Microcomputer, 1
instance = comp, \sd1|sdCS\, sd1|sdCS, Microcomputer, 1
instance = comp, \sd1|data_sig[1]~0\, sd1|data_sig[1]~0, Microcomputer, 1
instance = comp, \sd1|wr_dat_reg~0\, sd1|wr_dat_reg~0, Microcomputer, 1
instance = comp, \sd1|din_latched[5]\, sd1|din_latched[5], Microcomputer, 1
instance = comp, \sd1|din_latched[4]\, sd1|din_latched[4], Microcomputer, 1
instance = comp, \sd1|Selector135~1\, sd1|Selector135~1, Microcomputer, 1
instance = comp, \sd1|bit_counter~0\, sd1|bit_counter~0, Microcomputer, 1
instance = comp, \sd1|Selector135~2\, sd1|Selector135~2, Microcomputer, 1
instance = comp, \sd1|din_latched[0]~feeder\, sd1|din_latched[0]~feeder, Microcomputer, 1
instance = comp, \sd1|din_latched[0]\, sd1|din_latched[0], Microcomputer, 1
instance = comp, \sd1|Selector135~0\, sd1|Selector135~0, Microcomputer, 1
instance = comp, \sd1|Selector135~3\, sd1|Selector135~3, Microcomputer, 1
instance = comp, \sd1|data_sig[0]~feeder\, sd1|data_sig[0]~feeder, Microcomputer, 1
instance = comp, \sd1|data_sig[0]\, sd1|data_sig[0], Microcomputer, 1
instance = comp, \sd1|din_latched[1]\, sd1|din_latched[1], Microcomputer, 1
instance = comp, \sd1|Selector134~0\, sd1|Selector134~0, Microcomputer, 1
instance = comp, \sd1|data_sig[7]~1\, sd1|data_sig[7]~1, Microcomputer, 1
instance = comp, \sd1|data_sig[7]~2\, sd1|data_sig[7]~2, Microcomputer, 1
instance = comp, \sd1|data_sig[1]\, sd1|data_sig[1], Microcomputer, 1
instance = comp, \sd1|din_latched[2]\, sd1|din_latched[2], Microcomputer, 1
instance = comp, \sd1|Selector133~0\, sd1|Selector133~0, Microcomputer, 1
instance = comp, \sd1|data_sig[2]\, sd1|data_sig[2], Microcomputer, 1
instance = comp, \sd1|din_latched[3]\, sd1|din_latched[3], Microcomputer, 1
instance = comp, \sd1|Selector132~0\, sd1|Selector132~0, Microcomputer, 1
instance = comp, \sd1|data_sig[3]\, sd1|data_sig[3], Microcomputer, 1
instance = comp, \sd1|Selector131~0\, sd1|Selector131~0, Microcomputer, 1
instance = comp, \sd1|data_sig[4]\, sd1|data_sig[4], Microcomputer, 1
instance = comp, \sd1|Selector130~0\, sd1|Selector130~0, Microcomputer, 1
instance = comp, \sd1|data_sig[5]\, sd1|data_sig[5], Microcomputer, 1
instance = comp, \sd1|din_latched[6]~feeder\, sd1|din_latched[6]~feeder, Microcomputer, 1
instance = comp, \sd1|din_latched[6]\, sd1|din_latched[6], Microcomputer, 1
instance = comp, \sd1|Selector129~0\, sd1|Selector129~0, Microcomputer, 1
instance = comp, \sd1|data_sig[6]\, sd1|data_sig[6], Microcomputer, 1
instance = comp, \sd1|din_latched[7]\, sd1|din_latched[7], Microcomputer, 1
instance = comp, \sd1|Selector128~0\, sd1|Selector128~0, Microcomputer, 1
instance = comp, \sd1|data_sig[7]\, sd1|data_sig[7], Microcomputer, 1
instance = comp, \sd1|Selector69~0\, sd1|Selector69~0, Microcomputer, 1
instance = comp, \sd1|cmd_mode\, sd1|cmd_mode, Microcomputer, 1
instance = comp, \sd1|WideOr28~0\, sd1|WideOr28~0, Microcomputer, 1
instance = comp, \sd1|WideOr28~2\, sd1|WideOr28~2, Microcomputer, 1
instance = comp, \sd1|cmd_out[41]~DUPLICATE\, sd1|cmd_out[41]~DUPLICATE, Microcomputer, 1
instance = comp, \sd1|WideOr29~1\, sd1|WideOr29~1, Microcomputer, 1
instance = comp, \sd1|Selector17~0\, sd1|Selector17~0, Microcomputer, 1
instance = comp, \sd1|Selector57~0\, sd1|Selector57~0, Microcomputer, 1
instance = comp, \sd1|address[30]~feeder\, sd1|address[30]~feeder, Microcomputer, 1
instance = comp, \sd1|sdhc~0\, sd1|sdhc~0, Microcomputer, 1
instance = comp, \sd1|sdhc\, sd1|sdhc, Microcomputer, 1
instance = comp, \sd1|address[31]~0\, sd1|address[31]~0, Microcomputer, 1
instance = comp, \sd1|address[30]\, sd1|address[30], Microcomputer, 1
instance = comp, \sd1|Selector20~0\, sd1|Selector20~0, Microcomputer, 1
instance = comp, \sd1|address[29]~feeder\, sd1|address[29]~feeder, Microcomputer, 1
instance = comp, \sd1|address[29]\, sd1|address[29], Microcomputer, 1
instance = comp, \sd1|address[28]\, sd1|address[28], Microcomputer, 1
instance = comp, \sd1|address[27]\, sd1|address[27], Microcomputer, 1
instance = comp, \sd1|address[26]\, sd1|address[26], Microcomputer, 1
instance = comp, \sd1|address~5\, sd1|address~5, Microcomputer, 1
instance = comp, \sd1|address[21]~feeder\, sd1|address[21]~feeder, Microcomputer, 1
instance = comp, \sd1|address~3\, sd1|address~3, Microcomputer, 1
instance = comp, \sd1|address[21]\, sd1|address[21], Microcomputer, 1
instance = comp, \sd1|address~6\, sd1|address~6, Microcomputer, 1
instance = comp, \sd1|address[20]~feeder\, sd1|address[20]~feeder, Microcomputer, 1
instance = comp, \sd1|address[20]\, sd1|address[20], Microcomputer, 1
instance = comp, \sd1|address~7\, sd1|address~7, Microcomputer, 1
instance = comp, \sd1|address[19]\, sd1|address[19], Microcomputer, 1
instance = comp, \sd1|address~9\, sd1|address~9, Microcomputer, 1
instance = comp, \sd1|address[17]\, sd1|address[17], Microcomputer, 1
instance = comp, \sd1|address~2\, sd1|address~2, Microcomputer, 1
instance = comp, \sd1|address[15]~feeder\, sd1|address[15]~feeder, Microcomputer, 1
instance = comp, \sd1|address~12\, sd1|address~12, Microcomputer, 1
instance = comp, \sd1|address[15]\, sd1|address[15], Microcomputer, 1
instance = comp, \sd1|address[11]\, sd1|address[11], Microcomputer, 1
instance = comp, \sd1|address~8\, sd1|address~8, Microcomputer, 1
instance = comp, \sd1|address[10]~feeder\, sd1|address[10]~feeder, Microcomputer, 1
instance = comp, \sd1|address[10]\, sd1|address[10], Microcomputer, 1
instance = comp, \sd1|address[9]\, sd1|address[9], Microcomputer, 1
instance = comp, \sd1|cmd_out[9]~2\, sd1|cmd_out[9]~2, Microcomputer, 1
instance = comp, \sd1|Selector42~0\, sd1|Selector42~0, Microcomputer, 1
instance = comp, \sd1|address[0]~14\, sd1|address[0]~14, Microcomputer, 1
instance = comp, \sd1|address[7]\, sd1|address[7], Microcomputer, 1
instance = comp, \sd1|address[6]\, sd1|address[6], Microcomputer, 1
instance = comp, \sd1|address[1]~feeder\, sd1|address[1]~feeder, Microcomputer, 1
instance = comp, \sd1|address[1]\, sd1|address[1], Microcomputer, 1
instance = comp, \sd1|Selector54~0\, sd1|Selector54~0, Microcomputer, 1
instance = comp, \sd1|Selector57~1\, sd1|Selector57~1, Microcomputer, 1
instance = comp, \sd1|cmd_out[1]\, sd1|cmd_out[1], Microcomputer, 1
instance = comp, \sd1|Selector56~0\, sd1|Selector56~0, Microcomputer, 1
instance = comp, \sd1|Selector56~1\, sd1|Selector56~1, Microcomputer, 1
instance = comp, \sd1|cmd_out[2]\, sd1|cmd_out[2], Microcomputer, 1
instance = comp, \sd1|Selector55~0\, sd1|Selector55~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[3]\, sd1|cmd_out[3], Microcomputer, 1
instance = comp, \sd1|Selector54~1\, sd1|Selector54~1, Microcomputer, 1
instance = comp, \sd1|cmd_out[4]\, sd1|cmd_out[4], Microcomputer, 1
instance = comp, \sd1|Selector53~0\, sd1|Selector53~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[55]~0\, sd1|cmd_out[55]~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[5]\, sd1|cmd_out[5], Microcomputer, 1
instance = comp, \sd1|Selector52~0\, sd1|Selector52~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[6]\, sd1|cmd_out[6], Microcomputer, 1
instance = comp, \sd1|Selector51~0\, sd1|Selector51~0, Microcomputer, 1
instance = comp, \sd1|Selector51~1\, sd1|Selector51~1, Microcomputer, 1
instance = comp, \sd1|cmd_out[7]\, sd1|cmd_out[7], Microcomputer, 1
instance = comp, \sd1|address[0]~feeder\, sd1|address[0]~feeder, Microcomputer, 1
instance = comp, \sd1|address[0]\, sd1|address[0], Microcomputer, 1
instance = comp, \sd1|Selector50~0\, sd1|Selector50~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[23]~1\, sd1|cmd_out[23]~1, Microcomputer, 1
instance = comp, \sd1|cmd_out[8]\, sd1|cmd_out[8], Microcomputer, 1
instance = comp, \sd1|Selector49~0\, sd1|Selector49~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[9]\, sd1|cmd_out[9], Microcomputer, 1
instance = comp, \sd1|address[2]\, sd1|address[2], Microcomputer, 1
instance = comp, \sd1|Selector48~0\, sd1|Selector48~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[10]\, sd1|cmd_out[10], Microcomputer, 1
instance = comp, \sd1|address[3]\, sd1|address[3], Microcomputer, 1
instance = comp, \sd1|Selector47~0\, sd1|Selector47~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[11]\, sd1|cmd_out[11], Microcomputer, 1
instance = comp, \sd1|address[4]~feeder\, sd1|address[4]~feeder, Microcomputer, 1
instance = comp, \sd1|address[4]\, sd1|address[4], Microcomputer, 1
instance = comp, \sd1|Selector46~0\, sd1|Selector46~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[12]\, sd1|cmd_out[12], Microcomputer, 1
instance = comp, \sd1|address[5]\, sd1|address[5], Microcomputer, 1
instance = comp, \sd1|Selector45~0\, sd1|Selector45~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[13]\, sd1|cmd_out[13], Microcomputer, 1
instance = comp, \sd1|Selector44~0\, sd1|Selector44~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[14]\, sd1|cmd_out[14], Microcomputer, 1
instance = comp, \sd1|Selector43~0\, sd1|Selector43~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[15]\, sd1|cmd_out[15], Microcomputer, 1
instance = comp, \sd1|address[8]~13\, sd1|address[8]~13, Microcomputer, 1
instance = comp, \sd1|address[8]\, sd1|address[8], Microcomputer, 1
instance = comp, \sd1|Selector42~1\, sd1|Selector42~1, Microcomputer, 1
instance = comp, \sd1|cmd_out[16]\, sd1|cmd_out[16], Microcomputer, 1
instance = comp, \sd1|Selector41~0\, sd1|Selector41~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[17]\, sd1|cmd_out[17], Microcomputer, 1
instance = comp, \sd1|Selector40~0\, sd1|Selector40~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[18]\, sd1|cmd_out[18], Microcomputer, 1
instance = comp, \sd1|Selector39~0\, sd1|Selector39~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[19]\, sd1|cmd_out[19], Microcomputer, 1
instance = comp, \sd1|address[12]\, sd1|address[12], Microcomputer, 1
instance = comp, \sd1|Selector38~0\, sd1|Selector38~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[20]\, sd1|cmd_out[20], Microcomputer, 1
instance = comp, \sd1|address[13]\, sd1|address[13], Microcomputer, 1
instance = comp, \sd1|Selector37~0\, sd1|Selector37~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[21]\, sd1|cmd_out[21], Microcomputer, 1
instance = comp, \sd1|address~4\, sd1|address~4, Microcomputer, 1
instance = comp, \sd1|address[14]\, sd1|address[14], Microcomputer, 1
instance = comp, \sd1|Selector36~0\, sd1|Selector36~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[22]\, sd1|cmd_out[22], Microcomputer, 1
instance = comp, \sd1|Selector35~0\, sd1|Selector35~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[23]\, sd1|cmd_out[23], Microcomputer, 1
instance = comp, \sd1|address[16]~10\, sd1|address[16]~10, Microcomputer, 1
instance = comp, \sd1|address[16]~11\, sd1|address[16]~11, Microcomputer, 1
instance = comp, \sd1|address[16]\, sd1|address[16], Microcomputer, 1
instance = comp, \sd1|Selector34~0\, sd1|Selector34~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[24]\, sd1|cmd_out[24], Microcomputer, 1
instance = comp, \sd1|Selector33~0\, sd1|Selector33~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[25]\, sd1|cmd_out[25], Microcomputer, 1
instance = comp, \sd1|address[18]~feeder\, sd1|address[18]~feeder, Microcomputer, 1
instance = comp, \sd1|address[18]\, sd1|address[18], Microcomputer, 1
instance = comp, \sd1|Selector32~0\, sd1|Selector32~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[26]\, sd1|cmd_out[26], Microcomputer, 1
instance = comp, \sd1|Selector31~0\, sd1|Selector31~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[27]\, sd1|cmd_out[27], Microcomputer, 1
instance = comp, \sd1|Selector30~0\, sd1|Selector30~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[28]\, sd1|cmd_out[28], Microcomputer, 1
instance = comp, \sd1|Selector29~0\, sd1|Selector29~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[29]\, sd1|cmd_out[29], Microcomputer, 1
instance = comp, \sd1|address[22]\, sd1|address[22], Microcomputer, 1
instance = comp, \sd1|Selector28~0\, sd1|Selector28~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[30]\, sd1|cmd_out[30], Microcomputer, 1
instance = comp, \sd1|address[23]\, sd1|address[23], Microcomputer, 1
instance = comp, \sd1|Selector27~0\, sd1|Selector27~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[31]\, sd1|cmd_out[31], Microcomputer, 1
instance = comp, \sd1|address[24]~1\, sd1|address[24]~1, Microcomputer, 1
instance = comp, \sd1|address[24]\, sd1|address[24], Microcomputer, 1
instance = comp, \sd1|Selector26~0\, sd1|Selector26~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[32]\, sd1|cmd_out[32], Microcomputer, 1
instance = comp, \sd1|address[25]\, sd1|address[25], Microcomputer, 1
instance = comp, \sd1|Selector25~0\, sd1|Selector25~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[33]\, sd1|cmd_out[33], Microcomputer, 1
instance = comp, \sd1|Selector24~0\, sd1|Selector24~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[34]\, sd1|cmd_out[34], Microcomputer, 1
instance = comp, \sd1|Selector23~0\, sd1|Selector23~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[35]\, sd1|cmd_out[35], Microcomputer, 1
instance = comp, \sd1|Selector22~0\, sd1|Selector22~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[36]\, sd1|cmd_out[36], Microcomputer, 1
instance = comp, \sd1|Selector21~0\, sd1|Selector21~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[37]\, sd1|cmd_out[37], Microcomputer, 1
instance = comp, \sd1|Selector20~1\, sd1|Selector20~1, Microcomputer, 1
instance = comp, \sd1|cmd_out[38]\, sd1|cmd_out[38], Microcomputer, 1
instance = comp, \sd1|address[31]~feeder\, sd1|address[31]~feeder, Microcomputer, 1
instance = comp, \sd1|address[31]\, sd1|address[31], Microcomputer, 1
instance = comp, \sd1|Selector19~0\, sd1|Selector19~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[39]\, sd1|cmd_out[39], Microcomputer, 1
instance = comp, \sd1|Selector18~0\, sd1|Selector18~0, Microcomputer, 1
instance = comp, \sd1|Selector18~1\, sd1|Selector18~1, Microcomputer, 1
instance = comp, \sd1|cmd_out[40]\, sd1|cmd_out[40], Microcomputer, 1
instance = comp, \sd1|Selector17~1\, sd1|Selector17~1, Microcomputer, 1
instance = comp, \sd1|cmd_out[41]\, sd1|cmd_out[41], Microcomputer, 1
instance = comp, \sd1|Selector16~0\, sd1|Selector16~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[42]\, sd1|cmd_out[42], Microcomputer, 1
instance = comp, \sd1|Selector15~0\, sd1|Selector15~0, Microcomputer, 1
instance = comp, \sd1|Selector15~1\, sd1|Selector15~1, Microcomputer, 1
instance = comp, \sd1|cmd_out[43]\, sd1|cmd_out[43], Microcomputer, 1
instance = comp, \sd1|Selector14~0\, sd1|Selector14~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[44]\, sd1|cmd_out[44], Microcomputer, 1
instance = comp, \sd1|Selector13~0\, sd1|Selector13~0, Microcomputer, 1
instance = comp, \sd1|Selector13~1\, sd1|Selector13~1, Microcomputer, 1
instance = comp, \sd1|cmd_out[45]\, sd1|cmd_out[45], Microcomputer, 1
instance = comp, \sd1|Selector12~0\, sd1|Selector12~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[46]\, sd1|cmd_out[46], Microcomputer, 1
instance = comp, \sd1|Selector11~0\, sd1|Selector11~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[47]\, sd1|cmd_out[47], Microcomputer, 1
instance = comp, \sd1|Selector10~0\, sd1|Selector10~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[48]\, sd1|cmd_out[48], Microcomputer, 1
instance = comp, \sd1|Selector9~0\, sd1|Selector9~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[49]\, sd1|cmd_out[49], Microcomputer, 1
instance = comp, \sd1|Selector8~0\, sd1|Selector8~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[50]\, sd1|cmd_out[50], Microcomputer, 1
instance = comp, \sd1|Selector7~0\, sd1|Selector7~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[51]\, sd1|cmd_out[51], Microcomputer, 1
instance = comp, \sd1|Selector6~0\, sd1|Selector6~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[52]\, sd1|cmd_out[52], Microcomputer, 1
instance = comp, \sd1|Selector5~0\, sd1|Selector5~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[53]\, sd1|cmd_out[53], Microcomputer, 1
instance = comp, \sd1|Selector4~0\, sd1|Selector4~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[54]\, sd1|cmd_out[54], Microcomputer, 1
instance = comp, \sd1|Selector3~0\, sd1|Selector3~0, Microcomputer, 1
instance = comp, \sd1|cmd_out[55]\, sd1|cmd_out[55], Microcomputer, 1
instance = comp, \sd1|sdMOSI~0\, sd1|sdMOSI~0, Microcomputer, 1
instance = comp, \sd1|led_on_count[0]~0\, sd1|led_on_count[0]~0, Microcomputer, 1
instance = comp, \sd1|ctl_led~0\, sd1|ctl_led~0, Microcomputer, 1
instance = comp, \sd1|led_on_count[0]\, sd1|led_on_count[0], Microcomputer, 1
instance = comp, \sd1|Add3~30\, sd1|Add3~30, Microcomputer, 1
instance = comp, \sd1|Add3~9\, sd1|Add3~9, Microcomputer, 1
instance = comp, \sd1|led_on_count[1]\, sd1|led_on_count[1], Microcomputer, 1
instance = comp, \sd1|Add3~5\, sd1|Add3~5, Microcomputer, 1
instance = comp, \sd1|led_on_count[2]\, sd1|led_on_count[2], Microcomputer, 1
instance = comp, \sd1|Add3~1\, sd1|Add3~1, Microcomputer, 1
instance = comp, \sd1|led_on_count[3]~1\, sd1|led_on_count[3]~1, Microcomputer, 1
instance = comp, \sd1|led_on_count[3]\, sd1|led_on_count[3], Microcomputer, 1
instance = comp, \sd1|Add3~25\, sd1|Add3~25, Microcomputer, 1
instance = comp, \sd1|led_on_count[4]\, sd1|led_on_count[4], Microcomputer, 1
instance = comp, \sd1|Add3~21\, sd1|Add3~21, Microcomputer, 1
instance = comp, \sd1|led_on_count[5]\, sd1|led_on_count[5], Microcomputer, 1
instance = comp, \sd1|Add3~17\, sd1|Add3~17, Microcomputer, 1
instance = comp, \sd1|led_on_count[6]~3\, sd1|led_on_count[6]~3, Microcomputer, 1
instance = comp, \sd1|led_on_count[6]\, sd1|led_on_count[6], Microcomputer, 1
instance = comp, \sd1|Add3~13\, sd1|Add3~13, Microcomputer, 1
instance = comp, \sd1|led_on_count[7]~2\, sd1|led_on_count[7]~2, Microcomputer, 1
instance = comp, \sd1|led_on_count[7]\, sd1|led_on_count[7], Microcomputer, 1
instance = comp, \sd1|LessThan2~0\, sd1|LessThan2~0, Microcomputer, 1
instance = comp, \sd1|LessThan2~1\, sd1|LessThan2~1, Microcomputer, 1
instance = comp, \sd1|driveLED\, sd1|driveLED, Microcomputer, 1
instance = comp, \sdRamData[0]~input\, sdRamData[0]~input, Microcomputer, 1
instance = comp, \sdRamData[1]~input\, sdRamData[1]~input, Microcomputer, 1
instance = comp, \sdRamData[2]~input\, sdRamData[2]~input, Microcomputer, 1
instance = comp, \sdRamData[3]~input\, sdRamData[3]~input, Microcomputer, 1
instance = comp, \sdRamData[4]~input\, sdRamData[4]~input, Microcomputer, 1
instance = comp, \sdRamData[5]~input\, sdRamData[5]~input, Microcomputer, 1
instance = comp, \sdRamData[6]~input\, sdRamData[6]~input, Microcomputer, 1
instance = comp, \sdRamData[7]~input\, sdRamData[7]~input, Microcomputer, 1
instance = comp, \sdRamData[8]~input\, sdRamData[8]~input, Microcomputer, 1
instance = comp, \sdRamData[9]~input\, sdRamData[9]~input, Microcomputer, 1
instance = comp, \sdRamData[10]~input\, sdRamData[10]~input, Microcomputer, 1
instance = comp, \sdRamData[11]~input\, sdRamData[11]~input, Microcomputer, 1
instance = comp, \sdRamData[12]~input\, sdRamData[12]~input, Microcomputer, 1
instance = comp, \sdRamData[13]~input\, sdRamData[13]~input, Microcomputer, 1
instance = comp, \sdRamData[14]~input\, sdRamData[14]~input, Microcomputer, 1
instance = comp, \sdRamData[15]~input\, sdRamData[15]~input, Microcomputer, 1
