/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  reg [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [44:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_0z[1] | ~(celloutsig_1_0z[9]);
  assign celloutsig_1_17z = celloutsig_1_8z | ~(in_data[181]);
  assign celloutsig_1_2z = celloutsig_1_1z | in_data[167];
  assign celloutsig_1_6z = celloutsig_1_4z | celloutsig_1_2z;
  assign celloutsig_0_15z = ~(celloutsig_0_1z ^ celloutsig_0_4z);
  assign celloutsig_1_1z = ~(in_data[148] ^ celloutsig_1_0z[2]);
  assign celloutsig_0_0z = in_data[10:8] & in_data[55:53];
  assign celloutsig_0_5z = { in_data[88:87], celloutsig_0_1z } == { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_13z = celloutsig_1_12z[44:32] == { celloutsig_1_9z[5:0], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[92:87] <= in_data[73:68];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } <= { celloutsig_1_0z[4:0], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_3z = { in_data[61:38], celloutsig_0_2z } <= { in_data[81:68], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_18z = in_data[133:122] <= celloutsig_1_7z[11:0];
  assign celloutsig_0_4z = { in_data[90], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } && { in_data[19:13], celloutsig_0_3z };
  assign celloutsig_1_4z = in_data[169:129] < { in_data[157:119], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z } % { 1'h1, in_data[55:50], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z } * { in_data[132:112], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_12z[43:31], celloutsig_1_3z, celloutsig_1_6z } * { in_data[166:162], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_7z = - in_data[47:42];
  assign celloutsig_1_0z = - in_data[173:164];
  assign celloutsig_1_7z = - { celloutsig_1_0z[2], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_9z = - { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_10z = - celloutsig_1_0z[6:4];
  assign celloutsig_0_2z = | in_data[31:19];
  assign celloutsig_1_19z = | { celloutsig_1_17z, celloutsig_1_15z[6:0], celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_6z = | { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[9], celloutsig_0_0z };
  assign celloutsig_0_8z = | { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[9], celloutsig_0_0z };
  assign celloutsig_1_11z = ^ { celloutsig_1_9z[5:0], celloutsig_1_10z, celloutsig_1_10z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_14z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_9z[7:6], celloutsig_0_6z };
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_0z[1]) | (celloutsig_1_2z & in_data[125]));
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
