// Seed: 708501255
module module_0 #(
    parameter id_3 = 32'd4
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire _id_3;
  input wire id_2;
  output wire id_1;
  assign {'h0} = id_3;
  wire [id_3  -  id_3 : -1] id_6;
  wire id_7;
  wire id_8;
  logic id_9;
  wire id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd9,
    parameter id_5 = 32'd38,
    parameter id_6 = 32'd0,
    parameter id_9 = 32'd84
) (
    input tri id_0,
    input tri0 _id_1[1 : 1],
    output tri id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri _id_5[id_5 : (  -1 'd0 )],
    output wire _id_6
);
  assign id_2 = -1;
  wire id_8[id_1 : id_6];
  assign id_6 = id_8;
  localparam id_9 = 1 & 1 < 1;
  wire [-1 : 1] id_10;
  module_0 modCall_1 (
      id_10,
      id_8,
      id_9,
      id_10,
      id_8
  );
  if (id_9) wire [1 : -1] id_11, id_12;
  else logic [1 : id_9] id_13;
  ;
endmodule
