<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_irq_mapper.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_rsp_xbar_demux_002.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_reset_controller.v"
   type="VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_id_router_002.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_id_router_001.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_id_router.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_addr_router_001.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_addr_router.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_timer.v"
   type="VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_phy_alt_mem_phy_seq_wrapper.vo"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_addr_cmd.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_arbiter.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_buffer.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_buffer_manager.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_burst_gen.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_burst_tracking.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_cmd_gen.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_controller.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_controller_st_top.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_csr.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_dataid_manager.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_decoder.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_encoder.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_fifo.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_input_if.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_list.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_mm_st_converter.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_odt_gen.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_rank_timer.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_rdata_path.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_sideband.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_tbp.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_timing_param.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_wdata_path.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_alt_mem_ddrx_controller_top.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_controller_phy.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_example_driver.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_example_top.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_ex_lfsr8.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_full_mem_model.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_mem_model.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_phy.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_phy_alt_mem_phy.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_phy_alt_mem_phy_dq_dqs.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_phy_alt_mem_phy_pll.v"
   type="VERILOG">
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv" />
  <include path="nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v" />
 </file>
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu.do"
   type="OTHER" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu.ocp"
   type="OTHER" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu.sdc"
   type="SDC" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu.vo"
   type="VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_bht_ram.dat"
   type="DAT" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_bht_ram.hex"
   type="HEX" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_bht_ram.mif"
   type="MIF" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_dc_tag_ram.dat"
   type="DAT" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_dc_tag_ram.hex"
   type="HEX" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_dc_tag_ram.mif"
   type="MIF" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_ic_tag_ram.dat"
   type="DAT" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_ic_tag_ram.hex"
   type="HEX" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_ic_tag_ram.mif"
   type="MIF" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_jtag_debug_module_sysclk.v"
   type="VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_jtag_debug_module_tck.v"
   type="VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_jtag_debug_module_wrapper.v"
   type="VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_mult_cell.v"
   type="VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_ociram_default_contents.dat"
   type="DAT" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_ociram_default_contents.hex"
   type="HEX" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_ociram_default_contents.mif"
   type="MIF" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_oci_test_bench.v"
   type="VERILOG" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_rf_ram_a.dat"
   type="DAT" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_rf_ram_a.hex"
   type="HEX" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_rf_ram_a.mif"
   type="MIF" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_rf_ram_b.dat"
   type="DAT" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_rf_ram_b.hex"
   type="HEX" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_rf_ram_b.mif"
   type="MIF" />
 <file
   path="nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_test_bench.v"
   type="VERILOG" />
 <file path="nios2_agx2_ddr3/simulation/nios2_agx2_ddr3.v" type="VERILOG" />
 <topLevel name="nios2_agx2_ddr3" />
 <deviceFamily name="Arria II GX" />
</simPackage>
