

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Mon Mar 18 18:56:09 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+--------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min |   max  |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+--------+---------+
        |grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_267            |RNI_Pipeline_VITIS_LOOP_29_2            |        6|        6|  60.000 ns|  60.000 ns|    6|       6|       no|
        |grp_RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP_fu_280   |RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP   |       35|       35|   0.350 us|   0.350 us|   35|      35|       no|
        |grp_inner_layer_fu_292                             |inner_layer                             |        6|   132351|  60.000 ns|   1.324 ms|    6|  132351|       no|
        |grp_RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP_fu_309  |RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP  |        2|      512|  20.000 ns|   5.120 us|    2|     512|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+--------+---------+

        * Loop: 
        +------------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1             |        ?|        ?|  91 ~ 266821|          -|          -|   inf|        no|
        | + OUTPUT_LAYER_NEURONS_LOOP  |       28|     2068|      7 ~ 517|          -|          -|     4|        no|
        +------------------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     59|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    -|     578|   1206|    -|
|Memory           |        1|    -|      33|     11|    0|
|Multiplexer      |        -|    -|       -|    334|    -|
|Register         |        -|    -|     108|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     719|   1610|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP_fu_280   |RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP   |        0|   0|   35|  177|    0|
    |grp_RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP_fu_309  |RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP  |        0|   0|  154|  209|    0|
    |grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_267            |RNI_Pipeline_VITIS_LOOP_29_2            |        0|   0|   37|  104|    0|
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|   36|   40|    0|
    |grp_inner_layer_fu_292                             |inner_layer                             |        1|   0|  316|  676|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        1|   0|  578| 1206|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                               Module                              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |NEURONS_MEMBRANE_U  |NEURONS_MEMBRANE_RAM_AUTO_1R1W                                     |        0|  16|   5|    0|    40|    8|     1|          320|
    |NEURONS_STATE_U     |NEURONS_STATE_RAM_AUTO_1R1W                                        |        0|   1|   1|    0|    40|    1|     1|           40|
    |WEIGHTS_U           |inner_layer_Pipeline_INNER_LAYER_WEIGHTS_LOOP_WEIGHTS_ROM_AUTO_1R  |        1|   0|   0|    0|   256|    8|     1|         2048|
    |WEIGHTS_INDEX_U     |inner_layer_WEIGHTS_INDEX_ROM_AUTO_1R                              |        0|  16|   5|    0|    40|    8|     1|          320|
    +--------------------+-------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                                                   |        1|  33|  11|    0|   376|   25|     4|         2728|
    +--------------------+-------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln93_fu_390_p2        |         +|   0|  0|  14|           6|           2|
    |neuron_index_5_fu_432_p2  |         +|   0|  0|  14|           6|           1|
    |ap_block_state10          |       and|   0|  0|   2|           1|           1|
    |icmp_ln101_fu_426_p2      |      icmp|   0|  0|  15|           8|           5|
    |icmp_ln91_fu_378_p2       |      icmp|   0|  0|  14|           6|           6|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  59|          27|          15|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |NEURONS_MEMBRANE_address0               |  25|          5|    6|         30|
    |NEURONS_MEMBRANE_ce0                    |  25|          5|    1|          5|
    |NEURONS_MEMBRANE_ce1                    |   9|          2|    1|          2|
    |NEURONS_MEMBRANE_d0                     |  25|          5|    8|         40|
    |NEURONS_MEMBRANE_we0                    |  25|          5|    1|          5|
    |NEURONS_STATE_address0                  |  20|          4|    6|         24|
    |NEURONS_STATE_ce0                       |  20|          4|    1|          4|
    |NEURONS_STATE_d0                        |  14|          3|    1|          3|
    |NEURONS_STATE_we0                       |  14|          3|    1|          3|
    |WEIGHTS_INDEX_address0                  |  14|          3|    6|         18|
    |WEIGHTS_INDEX_address1                  |  14|          3|    6|         18|
    |WEIGHTS_address0                        |  14|          3|    8|         24|
    |WEIGHTS_ce0                             |   9|          2|    1|          2|
    |ap_NS_fsm                               |  65|         16|    1|         16|
    |grp_inner_layer_fu_292_layer_index_val  |  14|          3|    2|          6|
    |input_stream_TDATA_blk_n                |   9|          2|    1|          2|
    |neuron_index_reg_255                    |   9|          2|    6|         12|
    |output_stream_TDATA_blk_n               |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 334|         72|   58|        216|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |NEURONS_MEMBRANE_addr_reg_548                                   |   6|   0|    6|          0|
    |NEURONS_STATE_load_reg_563                                      |   1|   0|    1|          0|
    |WEIGHTS_INDEX_load_1_reg_558                                    |   8|   0|    8|          0|
    |WEIGHTS_INDEX_load_reg_553                                      |   8|   0|    8|          0|
    |ap_CS_fsm                                                       |  15|   0|   15|          0|
    |empty_33_reg_498                                                |   8|   0|    8|          0|
    |empty_34_reg_506                                                |   7|   0|    7|          0|
    |empty_35_reg_514                                                |   7|   0|    7|          0|
    |empty_36_reg_522                                                |   6|   0|    6|          0|
    |grp_RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP_fu_280_ap_start_reg   |   1|   0|    1|          0|
    |grp_RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP_fu_309_ap_start_reg  |   1|   0|    1|          0|
    |grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_267_ap_start_reg            |   1|   0|    1|          0|
    |grp_inner_layer_fu_292_ap_start_reg                             |   1|   0|    1|          0|
    |input_list_0_039_fu_122                                         |   8|   0|    8|          0|
    |input_list_1_040_fu_126                                         |   8|   0|    8|          0|
    |input_list_2_041_fu_130                                         |   8|   0|    8|          0|
    |input_list_3_042_fu_134                                         |   8|   0|    8|          0|
    |neuron_index_reg_255                                            |   6|   0|    6|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 108|   0|  108|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|                     RNI|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|                     RNI|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|                     RNI|  return value|
|input_stream_TDATA     |   in|   32|        axis|   input_stream_V_data_V|       pointer|
|input_stream_TVALID    |   in|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TREADY    |  out|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TDEST     |   in|    6|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TKEEP     |   in|    4|        axis|   input_stream_V_keep_V|       pointer|
|input_stream_TSTRB     |   in|    4|        axis|   input_stream_V_strb_V|       pointer|
|input_stream_TUSER     |   in|    2|        axis|   input_stream_V_user_V|       pointer|
|input_stream_TLAST     |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TID       |   in|    5|        axis|     input_stream_V_id_V|       pointer|
|output_stream_TDATA    |  out|   32|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TVALID   |  out|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TREADY   |   in|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TDEST    |  out|    6|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TKEEP    |  out|    4|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB    |  out|    4|        axis|  output_stream_V_strb_V|       pointer|
|output_stream_TUSER    |  out|    2|        axis|  output_stream_V_user_V|       pointer|
|output_stream_TLAST    |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TID      |  out|    5|        axis|    output_stream_V_id_V|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 15 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 10 
15 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_list_0_039 = alloca i32 1"   --->   Operation 16 'alloca' 'input_list_0_039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_list_1_040 = alloca i32 1"   --->   Operation 17 'alloca' 'input_list_1_040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_list_2_041 = alloca i32 1"   --->   Operation 18 'alloca' 'input_list_2_041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_list_3_042 = alloca i32 1"   --->   Operation 19 'alloca' 'input_list_3_042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_list_0_1_loc = alloca i64 1"   --->   Operation 20 'alloca' 'input_list_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_list_1_1_loc = alloca i64 1"   --->   Operation 21 'alloca' 'input_list_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_list_2_1_loc = alloca i64 1"   --->   Operation 22 'alloca' 'input_list_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_list_3_1_loc = alloca i64 1"   --->   Operation 23 'alloca' 'input_list_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [B_RNI_HLS/apc/src/RNI_2.cpp:12]   --->   Operation 24 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_6, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_stream_V_user_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_stream_V_id_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_stream_V_dest_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_6, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_stream_V_user_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_stream_V_id_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_stream_V_dest_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_10" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 42 'specaxissidechannel' 'specaxissidechannel_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_1" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 43 'specaxissidechannel' 'specaxissidechannel_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_29_2" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 44 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.73>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%input_list_0_039_load = load i8 %input_list_0_039"   --->   Operation 45 'load' 'input_list_0_039_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%input_list_1_040_load = load i8 %input_list_1_040"   --->   Operation 46 'load' 'input_list_1_040_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%input_list_2_041_load = load i8 %input_list_2_041"   --->   Operation 47 'load' 'input_list_2_041_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_list_3_042_load = load i8 %input_list_3_042"   --->   Operation 48 'load' 'input_list_3_042_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 49 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%input_buffer_data = extractvalue i54 %empty" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 50 'extractvalue' 'input_buffer_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty_33 = trunc i32 %input_buffer_data" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 51 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (4.73ns)   --->   "%call_ln26 = call void @RNI_Pipeline_VITIS_LOOP_29_2, i8 %input_list_3_042_load, i8 %input_list_2_041_load, i8 %input_list_1_040_load, i8 %input_list_0_039_load, i8 %empty_33, i8 %input_list_3_1_loc, i8 %input_list_2_1_loc, i8 %input_list_1_1_loc, i8 %input_list_0_1_loc" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 52 'call' 'call_ln26' <Predicate = true> <Delay = 4.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 53 [1/2] (3.23ns)   --->   "%call_ln26 = call void @RNI_Pipeline_VITIS_LOOP_29_2, i8 %input_list_3_042_load, i8 %input_list_2_041_load, i8 %input_list_1_040_load, i8 %input_list_0_039_load, i8 %empty_33, i8 %input_list_3_1_loc, i8 %input_list_2_1_loc, i8 %input_list_1_1_loc, i8 %input_list_0_1_loc" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 53 'call' 'call_ln26' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%input_list_3_1_loc_load = load i8 %input_list_3_1_loc"   --->   Operation 54 'load' 'input_list_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_34 = trunc i8 %input_list_3_1_loc_load"   --->   Operation 55 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%input_list_2_1_loc_load = load i8 %input_list_2_1_loc"   --->   Operation 56 'load' 'input_list_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_35 = trunc i8 %input_list_2_1_loc_load"   --->   Operation 57 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%input_list_1_1_loc_load = load i8 %input_list_1_1_loc"   --->   Operation 58 'load' 'input_list_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_36 = trunc i8 %input_list_1_1_loc_load"   --->   Operation 59 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%input_list_0_1_loc_load = load i8 %input_list_0_1_loc"   --->   Operation 60 'load' 'input_list_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP, i8 %input_list_0_1_loc_load, i6 %empty_36, i7 %empty_35, i7 %empty_34, i8 %NEURONS_MEMBRANE, i1 %NEURONS_STATE"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP, i8 %input_list_0_1_loc_load, i6 %empty_36, i7 %empty_35, i7 %empty_34, i8 %NEURONS_MEMBRANE, i1 %NEURONS_STATE"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.30>
ST_6 : Operation 63 [2/2] (3.30ns)   --->   "%call_ln36 = call void @inner_layer, i2 1, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 63 'call' 'call_ln36' <Predicate = true> <Delay = 3.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln36 = call void @inner_layer, i2 1, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 64 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.30>
ST_8 : Operation 65 [2/2] (3.30ns)   --->   "%call_ln37 = call void @inner_layer, i2 2, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 65 'call' 'call_ln37' <Predicate = true> <Delay = 3.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin"   --->   Operation 66 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 67 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln37 = call void @inner_layer, i2 2, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 68 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 69 [1/1] (1.58ns)   --->   "%br_ln91 = br void %OUTPUT_LAYER_WEIGHTS_LOOP.i" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 69 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.14>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%neuron_index = phi i6 %neuron_index_5, void %for.inc27.i, i6 36, void %VITIS_LOOP_29_2"   --->   Operation 70 'phi' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (1.82ns)   --->   "%icmp_ln91 = icmp_eq  i6 %neuron_index, i6 40" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 71 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %OUTPUT_LAYER_WEIGHTS_LOOP.i.split, void %for.body20.preheader" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 72 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i6 %neuron_index" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 73 'zext' 'zext_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (1.82ns)   --->   "%add_ln93 = add i6 %neuron_index, i6 63" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 74 'add' 'add_ln93' <Predicate = (!icmp_ln91)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i6 %add_ln93" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 75 'zext' 'zext_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i8 %WEIGHTS_INDEX, i64 0, i64 %zext_ln93" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 76 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load = load i6 %WEIGHTS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 77 'load' 'WEIGHTS_INDEX_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 40> <ROM>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_2 = getelementptr i8 %WEIGHTS_INDEX, i64 0, i64 %zext_ln91" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 78 'getelementptr' 'WEIGHTS_INDEX_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 79 [2/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load_1 = load i6 %WEIGHTS_INDEX_addr_2" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 79 'load' 'WEIGHTS_INDEX_load_1' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 40> <ROM>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%empty_37 = trunc i6 %neuron_index" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 80 'trunc' 'empty_37' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%conv_i6_i = zext i2 %empty_37" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 81 'zext' 'conv_i6_i' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %conv_i6_i" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 82 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln91" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 83 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 84 [2/2] (2.32ns)   --->   "%NEURONS_STATE_load = load i6 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 84 'load' 'NEURONS_STATE_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>
ST_10 : Operation 85 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i32 0, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0" [B_RNI_HLS/apc/src/RNI_2.cpp:44]   --->   Operation 85 'write' 'write_ln44' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_3_1_loc_load, i8 %input_list_3_042" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 86 'store' 'store_ln23' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_2_1_loc_load, i8 %input_list_2_041" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 87 'store' 'store_ln23' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_1_1_loc_load, i8 %input_list_1_040" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 88 'store' 'store_ln23' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_0_1_loc_load, i8 %input_list_0_039" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 89 'store' 'store_ln23' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.91>
ST_11 : Operation 90 [1/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load = load i6 %WEIGHTS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 90 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 40> <ROM>
ST_11 : Operation 91 [1/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load_1 = load i6 %WEIGHTS_INDEX_addr_2" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 91 'load' 'WEIGHTS_INDEX_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 40> <ROM>
ST_11 : Operation 92 [1/2] (2.32ns)   --->   "%NEURONS_STATE_load = load i6 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 92 'load' 'NEURONS_STATE_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>
ST_11 : Operation 93 [2/2] (1.58ns)   --->   "%call_ln93 = call void @RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP, i8 %WEIGHTS_INDEX_load, i6 %neuron_index, i8 %WEIGHTS_INDEX_load_1, i1 %NEURONS_STATE_load, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 93 'call' 'call_ln93' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln93 = call void @RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP, i8 %WEIGHTS_INDEX_load, i6 %neuron_index, i8 %WEIGHTS_INDEX_load_1, i1 %NEURONS_STATE_load, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 94 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 95 [2/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:101->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 95 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>

State 14 <SV = 13> <Delay = 6.55>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 97 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:101->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 98 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_14 : Operation 99 [1/1] (1.91ns)   --->   "%icmp_ln101 = icmp_sgt  i8 %NEURONS_MEMBRANE_load, i8 25" [B_RNI_HLS/apc/src/RNI_2.cpp:101->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 99 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.inc27.i, void %if.then21.i" [B_RNI_HLS/apc/src/RNI_2.cpp:101->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 100 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln103 = store i8 0, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:103->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 101 'store' 'store_ln103' <Predicate = (icmp_ln101)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.inc27.i" [B_RNI_HLS/apc/src/RNI_2.cpp:105->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 102 'br' 'br_ln105' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (1.82ns)   --->   "%neuron_index_5 = add i6 %neuron_index, i6 1" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 103 'add' 'neuron_index_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln91 = br void %OUTPUT_LAYER_WEIGHTS_LOOP.i" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 104 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 105 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i32 0, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0" [B_RNI_HLS/apc/src/RNI_2.cpp:44]   --->   Operation 105 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_29_2" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 106 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ NEURONS_MEMBRANE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ NEURONS_INDEX]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ WEIGHTS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_list_0_039         (alloca             ) [ 0011111111111111]
input_list_1_040         (alloca             ) [ 0011111111111111]
input_list_2_041         (alloca             ) [ 0011111111111111]
input_list_3_042         (alloca             ) [ 0011111111111111]
input_list_0_1_loc       (alloca             ) [ 0011111111111111]
input_list_1_1_loc       (alloca             ) [ 0011111111111111]
input_list_2_1_loc       (alloca             ) [ 0011111111111111]
input_list_3_1_loc       (alloca             ) [ 0011111111111111]
spectopmodule_ln12       (spectopmodule      ) [ 0000000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000000]
specaxissidechannel_ln23 (specaxissidechannel) [ 0000000000000000]
specaxissidechannel_ln23 (specaxissidechannel) [ 0000000000000000]
br_ln23                  (br                 ) [ 0000000000000000]
input_list_0_039_load    (load               ) [ 0001000000000000]
input_list_1_040_load    (load               ) [ 0001000000000000]
input_list_2_041_load    (load               ) [ 0001000000000000]
input_list_3_042_load    (load               ) [ 0001000000000000]
empty                    (read               ) [ 0000000000000000]
input_buffer_data        (extractvalue       ) [ 0000000000000000]
empty_33                 (trunc              ) [ 0001000000000000]
call_ln26                (call               ) [ 0000000000000000]
input_list_3_1_loc_load  (load               ) [ 0000011111111110]
empty_34                 (trunc              ) [ 0000010000000000]
input_list_2_1_loc_load  (load               ) [ 0000011111111110]
empty_35                 (trunc              ) [ 0000010000000000]
input_list_1_1_loc_load  (load               ) [ 0000011111111110]
empty_36                 (trunc              ) [ 0000010000000000]
input_list_0_1_loc_load  (load               ) [ 0000011111111110]
call_ln0                 (call               ) [ 0000000000000000]
call_ln36                (call               ) [ 0000000000000000]
loop_begin               (specloopbegin      ) [ 0000000000000000]
specloopname_ln23        (specloopname       ) [ 0000000000000000]
call_ln37                (call               ) [ 0000000000000000]
br_ln91                  (br                 ) [ 0011111111111111]
neuron_index             (phi                ) [ 0000000000111110]
icmp_ln91                (icmp               ) [ 0011111111111111]
br_ln91                  (br                 ) [ 0000000000000000]
zext_ln91                (zext               ) [ 0000000000000000]
add_ln93                 (add                ) [ 0000000000000000]
zext_ln93                (zext               ) [ 0000000000000000]
WEIGHTS_INDEX_addr       (getelementptr      ) [ 0000000000010000]
WEIGHTS_INDEX_addr_2     (getelementptr      ) [ 0000000000010000]
empty_37                 (trunc              ) [ 0000000000000000]
conv_i6_i                (zext               ) [ 0000000000000000]
NEURONS_STATE_addr       (getelementptr      ) [ 0000000000010000]
NEURONS_MEMBRANE_addr    (getelementptr      ) [ 0000000000011110]
store_ln23               (store              ) [ 0000000000000000]
store_ln23               (store              ) [ 0000000000000000]
store_ln23               (store              ) [ 0000000000000000]
store_ln23               (store              ) [ 0000000000000000]
WEIGHTS_INDEX_load       (load               ) [ 0000000000001000]
WEIGHTS_INDEX_load_1     (load               ) [ 0000000000001000]
NEURONS_STATE_load       (load               ) [ 0000000000001000]
call_ln93                (call               ) [ 0000000000000000]
speclooptripcount_ln91   (speclooptripcount  ) [ 0000000000000000]
specloopname_ln91        (specloopname       ) [ 0000000000000000]
NEURONS_MEMBRANE_load    (load               ) [ 0000000000000000]
icmp_ln101               (icmp               ) [ 0011111111111111]
br_ln101                 (br                 ) [ 0000000000000000]
store_ln103              (store              ) [ 0000000000000000]
br_ln105                 (br                 ) [ 0000000000000000]
neuron_index_5           (add                ) [ 0011111111111111]
br_ln91                  (br                 ) [ 0011111111111111]
write_ln44               (write              ) [ 0000000000000000]
br_ln23                  (br                 ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="NEURONS_INDEX">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_INDEX"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="WEIGHTS_INDEX">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS_INDEX"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="WEIGHTS">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_VITIS_LOOP_29_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_layer"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="input_list_0_039_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_0_039/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="input_list_1_040_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_1_040/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="input_list_2_041_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_2_041/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="input_list_3_042_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_3_042/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="input_list_0_1_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_0_1_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="input_list_1_1_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_1_1_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_list_2_1_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_2_1_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="input_list_3_1_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_3_1_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="54" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="4" slack="0"/>
<pin id="159" dir="0" index="4" bw="2" slack="0"/>
<pin id="160" dir="0" index="5" bw="1" slack="0"/>
<pin id="161" dir="0" index="6" bw="5" slack="0"/>
<pin id="162" dir="0" index="7" bw="6" slack="0"/>
<pin id="163" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="0" index="3" bw="4" slack="0"/>
<pin id="177" dir="0" index="4" bw="2" slack="0"/>
<pin id="178" dir="0" index="5" bw="1" slack="0"/>
<pin id="179" dir="0" index="6" bw="5" slack="0"/>
<pin id="180" dir="0" index="7" bw="6" slack="0"/>
<pin id="181" dir="0" index="8" bw="1" slack="0"/>
<pin id="182" dir="0" index="9" bw="1" slack="0"/>
<pin id="183" dir="0" index="10" bw="1" slack="0"/>
<pin id="184" dir="0" index="11" bw="1" slack="0"/>
<pin id="185" dir="0" index="12" bw="1" slack="0"/>
<pin id="186" dir="0" index="13" bw="1" slack="0"/>
<pin id="187" dir="0" index="14" bw="1" slack="0"/>
<pin id="188" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/10 "/>
</bind>
</comp>

<comp id="204" class="1004" name="WEIGHTS_INDEX_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="0"/>
<pin id="216" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="217" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
<pin id="219" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_INDEX_load/10 WEIGHTS_INDEX_load_1/10 "/>
</bind>
</comp>

<comp id="221" class="1004" name="WEIGHTS_INDEX_addr_2_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr_2/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="NEURONS_STATE_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="2" slack="0"/>
<pin id="233" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/10 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="NEURONS_STATE_load/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="3"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/13 store_ln103/14 "/>
</bind>
</comp>

<comp id="255" class="1005" name="neuron_index_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="1"/>
<pin id="257" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="neuron_index (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="neuron_index_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="6" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="neuron_index/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="0" index="3" bw="8" slack="0"/>
<pin id="272" dir="0" index="4" bw="8" slack="0"/>
<pin id="273" dir="0" index="5" bw="8" slack="0"/>
<pin id="274" dir="0" index="6" bw="8" slack="1"/>
<pin id="275" dir="0" index="7" bw="8" slack="1"/>
<pin id="276" dir="0" index="8" bw="8" slack="1"/>
<pin id="277" dir="0" index="9" bw="8" slack="1"/>
<pin id="278" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="0" index="2" bw="6" slack="0"/>
<pin id="284" dir="0" index="3" bw="7" slack="0"/>
<pin id="285" dir="0" index="4" bw="7" slack="0"/>
<pin id="286" dir="0" index="5" bw="8" slack="0"/>
<pin id="287" dir="0" index="6" bw="1" slack="0"/>
<pin id="288" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_inner_layer_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="2" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="0"/>
<pin id="296" dir="0" index="3" bw="1" slack="0"/>
<pin id="297" dir="0" index="4" bw="8" slack="0"/>
<pin id="298" dir="0" index="5" bw="8" slack="0"/>
<pin id="299" dir="0" index="6" bw="8" slack="0"/>
<pin id="300" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/6 call_ln37/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="6" slack="1"/>
<pin id="313" dir="0" index="3" bw="8" slack="0"/>
<pin id="314" dir="0" index="4" bw="1" slack="0"/>
<pin id="315" dir="0" index="5" bw="8" slack="0"/>
<pin id="316" dir="0" index="6" bw="8" slack="0"/>
<pin id="317" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln93/11 "/>
</bind>
</comp>

<comp id="325" class="1004" name="input_list_0_039_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="1"/>
<pin id="327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_0_039_load/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="input_list_1_040_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_1_040_load/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="input_list_2_041_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="1"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_2_041_load/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="input_list_3_042_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_3_042_load/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="input_buffer_data_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="54" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_buffer_data/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="empty_33_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_33/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="input_list_3_1_loc_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="3"/>
<pin id="352" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_3_1_loc_load/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="empty_34_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_34/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="input_list_2_1_loc_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="3"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_2_1_loc_load/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="empty_35_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_35/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="input_list_1_1_loc_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="3"/>
<pin id="368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_1_1_loc_load/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="empty_36_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_36/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="input_list_0_1_loc_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="3"/>
<pin id="376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_0_1_loc_load/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln91_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="6" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/10 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln91_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/10 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln93_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/10 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln93_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/10 "/>
</bind>
</comp>

<comp id="401" class="1004" name="empty_37_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/10 "/>
</bind>
</comp>

<comp id="405" class="1004" name="conv_i6_i_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i6_i/10 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln23_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="412" dir="0" index="1" bw="8" slack="9"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/10 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln23_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="8" slack="9"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/10 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln23_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="420" dir="0" index="1" bw="8" slack="9"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln23_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="424" dir="0" index="1" bw="8" slack="9"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/10 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln101_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/14 "/>
</bind>
</comp>

<comp id="432" class="1004" name="neuron_index_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="4"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="neuron_index_5/14 "/>
</bind>
</comp>

<comp id="438" class="1005" name="input_list_0_039_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="1"/>
<pin id="440" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_0_039 "/>
</bind>
</comp>

<comp id="444" class="1005" name="input_list_1_040_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="1"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_1_040 "/>
</bind>
</comp>

<comp id="450" class="1005" name="input_list_2_041_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="1"/>
<pin id="452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_2_041 "/>
</bind>
</comp>

<comp id="456" class="1005" name="input_list_3_042_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="1"/>
<pin id="458" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_3_042 "/>
</bind>
</comp>

<comp id="462" class="1005" name="input_list_0_1_loc_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="1"/>
<pin id="464" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_0_1_loc "/>
</bind>
</comp>

<comp id="468" class="1005" name="input_list_1_1_loc_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_1_1_loc "/>
</bind>
</comp>

<comp id="474" class="1005" name="input_list_2_1_loc_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_2_1_loc "/>
</bind>
</comp>

<comp id="480" class="1005" name="input_list_3_1_loc_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="1"/>
<pin id="482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_3_1_loc "/>
</bind>
</comp>

<comp id="498" class="1005" name="empty_33_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="1"/>
<pin id="500" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="506" class="1005" name="empty_34_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="1"/>
<pin id="508" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="514" class="1005" name="empty_35_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="1"/>
<pin id="516" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="522" class="1005" name="empty_36_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="1"/>
<pin id="524" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="533" class="1005" name="WEIGHTS_INDEX_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="1"/>
<pin id="535" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="WEIGHTS_INDEX_addr_2_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="1"/>
<pin id="540" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr_2 "/>
</bind>
</comp>

<comp id="543" class="1005" name="NEURONS_STATE_addr_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="1"/>
<pin id="545" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="NEURONS_MEMBRANE_addr_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="3"/>
<pin id="550" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="553" class="1005" name="WEIGHTS_INDEX_load_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="1"/>
<pin id="555" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_load "/>
</bind>
</comp>

<comp id="558" class="1005" name="WEIGHTS_INDEX_load_1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="1"/>
<pin id="560" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_load_1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="NEURONS_STATE_load_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_load "/>
</bind>
</comp>

<comp id="571" class="1005" name="neuron_index_5_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="1"/>
<pin id="573" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="neuron_index_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="154" pin=7"/></net>

<net id="189"><net_src comp="96" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="172" pin=5"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="172" pin=7"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="172" pin=8"/></net>

<net id="198"><net_src comp="98" pin="0"/><net_sink comp="172" pin=9"/></net>

<net id="199"><net_src comp="98" pin="0"/><net_sink comp="172" pin=10"/></net>

<net id="200"><net_src comp="100" pin="0"/><net_sink comp="172" pin=11"/></net>

<net id="201"><net_src comp="102" pin="0"/><net_sink comp="172" pin=12"/></net>

<net id="202"><net_src comp="104" pin="0"/><net_sink comp="172" pin=13"/></net>

<net id="203"><net_src comp="106" pin="0"/><net_sink comp="172" pin=14"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="94" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="220"><net_src comp="204" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="94" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="94" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="94" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="229" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="118" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="88" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="279"><net_src comp="72" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="289"><net_src comp="74" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="28" pin="0"/><net_sink comp="280" pin=5"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="280" pin=6"/></net>

<net id="301"><net_src comp="76" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="78" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="292" pin=4"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="292" pin=5"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="292" pin=6"/></net>

<net id="308"><net_src comp="80" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="318"><net_src comp="108" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="211" pin="7"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="255" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="211" pin="3"/><net_sink comp="309" pin=3"/></net>

<net id="322"><net_src comp="243" pin="3"/><net_sink comp="309" pin=4"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="309" pin=5"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="309" pin=6"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="267" pin=4"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="267" pin=3"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="344"><net_src comp="154" pin="8"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="267" pin=5"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="280" pin=3"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="382"><net_src comp="259" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="90" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="259" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="394"><net_src comp="259" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="92" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="404"><net_src comp="259" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="430"><net_src comp="249" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="116" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="255" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="120" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="122" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="447"><net_src comp="126" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="453"><net_src comp="130" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="459"><net_src comp="134" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="465"><net_src comp="138" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="267" pin=9"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="471"><net_src comp="142" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="267" pin=8"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="477"><net_src comp="146" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="267" pin=7"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="483"><net_src comp="150" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="267" pin=6"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="501"><net_src comp="345" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="267" pin=5"/></net>

<net id="509"><net_src comp="353" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="517"><net_src comp="361" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="280" pin=3"/></net>

<net id="525"><net_src comp="369" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="536"><net_src comp="204" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="541"><net_src comp="221" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="546"><net_src comp="229" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="551"><net_src comp="236" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="556"><net_src comp="211" pin="7"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="561"><net_src comp="211" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="309" pin=3"/></net>

<net id="566"><net_src comp="243" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="309" pin=4"/></net>

<net id="574"><net_src comp="432" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="259" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {15 }
	Port: output_stream_V_keep_V | {15 }
	Port: output_stream_V_strb_V | {15 }
	Port: output_stream_V_user_V | {15 }
	Port: output_stream_V_last_V | {15 }
	Port: output_stream_V_id_V | {15 }
	Port: output_stream_V_dest_V | {15 }
	Port: NEURONS_MEMBRANE | {4 5 6 7 8 9 11 12 14 }
	Port: NEURONS_STATE | {4 5 6 7 8 9 }
 - Input state : 
	Port: RNI : input_stream_V_data_V | {2 }
	Port: RNI : input_stream_V_keep_V | {2 }
	Port: RNI : input_stream_V_strb_V | {2 }
	Port: RNI : input_stream_V_user_V | {2 }
	Port: RNI : input_stream_V_last_V | {2 }
	Port: RNI : input_stream_V_id_V | {2 }
	Port: RNI : input_stream_V_dest_V | {2 }
	Port: RNI : NEURONS_MEMBRANE | {4 5 6 7 8 9 11 12 13 14 }
	Port: RNI : NEURONS_STATE | {6 7 8 9 10 11 }
	Port: RNI : NEURONS_INDEX | {6 7 8 9 }
	Port: RNI : WEIGHTS_INDEX | {6 7 8 9 10 11 }
	Port: RNI : WEIGHTS | {6 7 8 9 11 12 }
  - Chain level:
	State 1
	State 2
		empty_33 : 1
		call_ln26 : 2
	State 3
	State 4
		empty_34 : 1
		empty_35 : 1
		empty_36 : 1
		call_ln0 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln91 : 1
		br_ln91 : 2
		zext_ln91 : 1
		add_ln93 : 1
		zext_ln93 : 2
		WEIGHTS_INDEX_addr : 3
		WEIGHTS_INDEX_load : 4
		WEIGHTS_INDEX_addr_2 : 2
		WEIGHTS_INDEX_load_1 : 3
		empty_37 : 1
		conv_i6_i : 2
		NEURONS_STATE_addr : 3
		NEURONS_MEMBRANE_addr : 2
		NEURONS_STATE_load : 4
	State 11
		call_ln93 : 1
	State 12
	State 13
	State 14
		icmp_ln101 : 1
		br_ln101 : 2
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |      grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_267      |    0    |    35   |    39   |
|   call   |  grp_RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP_fu_280 |  3.176  |   113   |   105   |
|          |               grp_inner_layer_fu_292              | 11.2353 |   416   |   471   |
|          | grp_RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP_fu_309 |  1.588  |   216   |   166   |
|----------|---------------------------------------------------|---------|---------|---------|
|   icmp   |                  icmp_ln91_fu_378                 |    0    |    0    |    14   |
|          |                 icmp_ln101_fu_426                 |    0    |    0    |    15   |
|----------|---------------------------------------------------|---------|---------|---------|
|    add   |                  add_ln93_fu_390                  |    0    |    0    |    14   |
|          |               neuron_index_5_fu_432               |    0    |    0    |    14   |
|----------|---------------------------------------------------|---------|---------|---------|
|   read   |                 empty_read_fu_154                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   write  |                  grp_write_fu_172                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|extractvalue|              input_buffer_data_fu_341             |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  empty_33_fu_345                  |    0    |    0    |    0    |
|          |                  empty_34_fu_353                  |    0    |    0    |    0    |
|   trunc  |                  empty_35_fu_361                  |    0    |    0    |    0    |
|          |                  empty_36_fu_369                  |    0    |    0    |    0    |
|          |                  empty_37_fu_401                  |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  zext_ln91_fu_384                 |    0    |    0    |    0    |
|   zext   |                  zext_ln93_fu_396                 |    0    |    0    |    0    |
|          |                  conv_i6_i_fu_405                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   | 15.9993 |   780   |   838   |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|  NEURONS_INDEX |    0   |   12   |    1   |    -   |
|NEURONS_MEMBRANE|    0   |   16   |    5   |    0   |
|  NEURONS_STATE |    0   |    1   |    1   |    0   |
|     WEIGHTS    |    1   |    0   |    0   |    -   |
|  WEIGHTS_INDEX |    0   |   16   |    5   |    -   |
+----------------+--------+--------+--------+--------+
|      Total     |    1   |   45   |   12   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|NEURONS_MEMBRANE_addr_reg_548|    6   |
|  NEURONS_STATE_addr_reg_543 |    6   |
|  NEURONS_STATE_load_reg_563 |    1   |
| WEIGHTS_INDEX_addr_2_reg_538|    6   |
|  WEIGHTS_INDEX_addr_reg_533 |    6   |
| WEIGHTS_INDEX_load_1_reg_558|    8   |
|  WEIGHTS_INDEX_load_reg_553 |    8   |
|       empty_33_reg_498      |    8   |
|       empty_34_reg_506      |    7   |
|       empty_35_reg_514      |    7   |
|       empty_36_reg_522      |    6   |
|   input_list_0_039_reg_438  |    8   |
|  input_list_0_1_loc_reg_462 |    8   |
|   input_list_1_040_reg_444  |    8   |
|  input_list_1_1_loc_reg_468 |    8   |
|   input_list_2_041_reg_450  |    8   |
|  input_list_2_1_loc_reg_474 |    8   |
|   input_list_3_042_reg_456  |    8   |
|  input_list_3_1_loc_reg_480 |    8   |
|    neuron_index_5_reg_571   |    6   |
|     neuron_index_reg_255    |    6   |
+-----------------------------+--------+
|            Total            |   145  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_access_fu_211                 |  p0  |   2  |   6  |   12   ||    9    |
|                 grp_access_fu_211                 |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_243                 |  p0  |   2  |   6  |   12   ||    9    |
|                neuron_index_reg_255               |  p0  |   2  |   6  |   12   ||    9    |
|      grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_267      |  p5  |   2  |   8  |   16   ||    9    |
|  grp_RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP_fu_280 |  p2  |   2  |   6  |   12   ||    9    |
|  grp_RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP_fu_280 |  p3  |   2  |   7  |   14   ||    9    |
|  grp_RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP_fu_280 |  p4  |   2  |   7  |   14   ||    9    |
|               grp_inner_layer_fu_292              |  p1  |   2  |   2  |    4   |
| grp_RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP_fu_309 |  p1  |   2  |   8  |   16   ||    9    |
| grp_RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP_fu_309 |  p3  |   2  |   8  |   16   ||    9    |
| grp_RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP_fu_309 |  p4  |   2  |   1  |    2   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   130  ||  19.056 ||    99   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |   780  |   838  |    -   |
|   Memory  |    1   |    -   |   45   |   12   |    0   |
|Multiplexer|    -   |   19   |    -   |   99   |    -   |
|  Register |    -   |    -   |   145  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   35   |   970  |   949  |    0   |
+-----------+--------+--------+--------+--------+--------+
