<def f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='128' type='const llvm::RegisterBankInfo * llvm::TargetSubtargetInfo::getRegBankInfo() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='126'>/// If the information for the register banks is available, return it.
  /// Otherwise return nullptr.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='83' u='c' c='_ZN4llvm13RegBankSelect4initERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='605' u='c' c='_ZNK4llvm16RegisterBankInfo18InstructionMapping6verifyERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='291' u='c' c='_ZN4llvm23PerTargetMIParsingState18initNames2RegBanksEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='253' c='_ZNK4llvm16AArch64Subtarget14getRegBankInfoEv'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='898' u='c' c='_ZNK4llvm19AArch64CallLowering13lowerTailCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoERNS_15SmallVectorImplINS3_7ArgInfoEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='982' u='c' c='_ZNK4llvm19AArch64CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='240' c='_ZNK4llvm12GCNSubtarget14getRegBankInfoEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='139' c='_ZNK4llvm12ARMSubtarget14getRegBankInfoEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='372' u='c' c='_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF35setTypesAccordingToPhysicalRegisterEPKNS_12MachineInstrES4_j'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsSubtarget.cpp' l='289' c='_ZNK4llvm13MipsSubtarget14getRegBankInfoEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.cpp' l='253' c='_ZNK4llvm12PPCSubtarget14getRegBankInfoEv'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVSubtarget.cpp' l='81' c='_ZNK4llvm14RISCVSubtarget14getRegBankInfoEv'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='451' u='c' c='_ZNK4llvm15X86CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86Subtarget.cpp' l='337' c='_ZNK4llvm12X86Subtarget14getRegBankInfoEv'/>
