{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 21:16:48 2024 " "Info: Processing started: Thu Dec 05 21:16:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off psw -c psw --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off psw -c psw --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 2 -1 0 } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register gf~reg0 gf~reg0 450.05 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 450.05 MHz between source register \"gf~reg0\" and destination register \"gf~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gf~reg0 1 REG LCFF_X1_Y5_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gf~reg0 } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns gf~0 2 COMB LCCOMB_X1_Y5_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'gf~0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { gf~reg0 gf~0 } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns gf~reg0 3 REG LCFF_X1_Y5_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { gf~0 gf~reg0 } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { gf~reg0 gf~0 gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { gf~reg0 {} gf~0 {} gf~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.591 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns clk 1 CLK PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.537 ns) 2.591 ns gf~reg0 2 REG LCFF_X1_Y5_N25 2 " "Info: 2: + IC(1.202 ns) + CELL(0.537 ns) = 2.591 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { clk gf~reg0 } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 53.61 % ) " "Info: Total cell delay = 1.389 ns ( 53.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.202 ns ( 46.39 % ) " "Info: Total interconnect delay = 1.202 ns ( 46.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { clk gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clk {} clk~combout {} gf~reg0 {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.591 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns clk 1 CLK PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.537 ns) 2.591 ns gf~reg0 2 REG LCFF_X1_Y5_N25 2 " "Info: 2: + IC(1.202 ns) + CELL(0.537 ns) = 2.591 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { clk gf~reg0 } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 53.61 % ) " "Info: Total cell delay = 1.389 ns ( 53.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.202 ns ( 46.39 % ) " "Info: Total interconnect delay = 1.202 ns ( 46.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { clk gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clk {} clk~combout {} gf~reg0 {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { clk gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clk {} clk~combout {} gf~reg0 {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.852ns 0.537ns } "" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clk {} clk~combout {} gf~reg0 {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { gf~reg0 gf~0 gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { gf~reg0 {} gf~0 {} gf~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { clk gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clk {} clk~combout {} gf~reg0 {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.852ns 0.537ns } "" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clk {} clk~combout {} gf~reg0 {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { gf~reg0 {} } {  } {  } "" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "gf~reg0 g_en clk 3.549 ns register " "Info: tsu for register \"gf~reg0\" (data pin = \"g_en\", clock pin = \"clk\") is 3.549 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.176 ns + Longest pin register " "Info: + Longest pin to register delay is 6.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns g_en 1 PIN PIN_41 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_41; Fanout = 1; PIN Node = 'g_en'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g_en } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.082 ns) + CELL(0.150 ns) 6.092 ns gf~0 2 COMB LCCOMB_X1_Y5_N24 1 " "Info: 2: + IC(5.082 ns) + CELL(0.150 ns) = 6.092 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'gf~0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.232 ns" { g_en gf~0 } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.176 ns gf~reg0 3 REG LCFF_X1_Y5_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.176 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { gf~0 gf~reg0 } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.094 ns ( 17.71 % ) " "Info: Total cell delay = 1.094 ns ( 17.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.082 ns ( 82.29 % ) " "Info: Total interconnect delay = 5.082 ns ( 82.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { g_en gf~0 gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.176 ns" { g_en {} g_en~combout {} gf~0 {} gf~reg0 {} } { 0.000ns 0.000ns 5.082ns 0.000ns } { 0.000ns 0.860ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.591 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns clk 1 CLK PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.537 ns) 2.591 ns gf~reg0 2 REG LCFF_X1_Y5_N25 2 " "Info: 2: + IC(1.202 ns) + CELL(0.537 ns) = 2.591 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { clk gf~reg0 } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 53.61 % ) " "Info: Total cell delay = 1.389 ns ( 53.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.202 ns ( 46.39 % ) " "Info: Total interconnect delay = 1.202 ns ( 46.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { clk gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clk {} clk~combout {} gf~reg0 {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { g_en gf~0 gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.176 ns" { g_en {} g_en~combout {} gf~0 {} gf~reg0 {} } { 0.000ns 0.000ns 5.082ns 0.000ns } { 0.000ns 0.860ns 0.150ns 0.084ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { clk gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clk {} clk~combout {} gf~reg0 {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk gf gf~reg0 6.008 ns register " "Info: tco from clock \"clk\" to destination pin \"gf\" through register \"gf~reg0\" is 6.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.591 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns clk 1 CLK PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.537 ns) 2.591 ns gf~reg0 2 REG LCFF_X1_Y5_N25 2 " "Info: 2: + IC(1.202 ns) + CELL(0.537 ns) = 2.591 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { clk gf~reg0 } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 53.61 % ) " "Info: Total cell delay = 1.389 ns ( 53.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.202 ns ( 46.39 % ) " "Info: Total interconnect delay = 1.202 ns ( 46.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { clk gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clk {} clk~combout {} gf~reg0 {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.167 ns + Longest register pin " "Info: + Longest register to pin delay is 3.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gf~reg0 1 REG LCFF_X1_Y5_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gf~reg0 } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(2.652 ns) 3.167 ns gf 2 PIN PIN_26 0 " "Info: 2: + IC(0.515 ns) + CELL(2.652 ns) = 3.167 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'gf'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { gf~reg0 gf } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 83.74 % ) " "Info: Total cell delay = 2.652 ns ( 83.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.515 ns ( 16.26 % ) " "Info: Total interconnect delay = 0.515 ns ( 16.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { gf~reg0 gf } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.167 ns" { gf~reg0 {} gf {} } { 0.000ns 0.515ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { clk gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clk {} clk~combout {} gf~reg0 {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.852ns 0.537ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { gf~reg0 gf } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.167 ns" { gf~reg0 {} gf {} } { 0.000ns 0.515ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "gf~reg0 g clk -2.965 ns register " "Info: th for register \"gf~reg0\" (data pin = \"g\", clock pin = \"clk\") is -2.965 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.591 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns clk 1 CLK PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.537 ns) 2.591 ns gf~reg0 2 REG LCFF_X1_Y5_N25 2 " "Info: 2: + IC(1.202 ns) + CELL(0.537 ns) = 2.591 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { clk gf~reg0 } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 53.61 % ) " "Info: Total cell delay = 1.389 ns ( 53.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.202 ns ( 46.39 % ) " "Info: Total interconnect delay = 1.202 ns ( 46.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { clk gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clk {} clk~combout {} gf~reg0 {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.822 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns g 1 PIN PIN_25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'g'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.448 ns) + CELL(0.438 ns) 5.738 ns gf~0 2 COMB LCCOMB_X1_Y5_N24 1 " "Info: 2: + IC(4.448 ns) + CELL(0.438 ns) = 5.738 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'gf~0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.886 ns" { g gf~0 } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.822 ns gf~reg0 3 REG LCFF_X1_Y5_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.822 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { gf~0 gf~reg0 } "NODE_NAME" } } { "psw.v" "" { Text "E:/electronic circuit design/experiment4/psw/psw.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 23.60 % ) " "Info: Total cell delay = 1.374 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.448 ns ( 76.40 % ) " "Info: Total interconnect delay = 4.448 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { g gf~0 gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.822 ns" { g {} g~combout {} gf~0 {} gf~reg0 {} } { 0.000ns 0.000ns 4.448ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { clk gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { clk {} clk~combout {} gf~reg0 {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.852ns 0.537ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { g gf~0 gf~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.822 ns" { g {} g~combout {} gf~0 {} gf~reg0 {} } { 0.000ns 0.000ns 4.448ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 21:16:51 2024 " "Info: Processing ended: Thu Dec 05 21:16:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
