{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600333391719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600333391725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 17:03:11 2020 " "Processing started: Thu Sep 17 17:03:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600333391725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600333391725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp_3_2_alu -c exp_3_2_alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp_3_2_alu -c exp_3_2_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600333391725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600333392306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600333392306 ""}
{ "Warning" "WSGN_SEARCH_FILE" "exp_3_2_alu.v 1 1 " "Using design file exp_3_2_alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 exp_3_2_alu " "Found entity 1: exp_3_2_alu" {  } { { "exp_3_2_alu.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp3_alu/exp_3_2_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600333401160 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600333401160 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "RESULT exp_3_2_alu.v(1) " "Verilog HDL Module Declaration error at exp_3_2_alu.v(1): port \"RESULT\" is not declared as port" {  } { { "exp_3_2_alu.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp3_alu/exp_3_2_alu.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1600333401161 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "CARRY exp_3_2_alu.v(1) " "Verilog HDL Module Declaration error at exp_3_2_alu.v(1): port \"CARRY\" is not declared as port" {  } { { "exp_3_2_alu.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp3_alu/exp_3_2_alu.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1600333401161 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "OVERFLOW exp_3_2_alu.v(1) " "Verilog HDL Module Declaration error at exp_3_2_alu.v(1): port \"OVERFLOW\" is not declared as port" {  } { { "exp_3_2_alu.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp3_alu/exp_3_2_alu.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1600333401161 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600333401312 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 17 17:03:21 2020 " "Processing ended: Thu Sep 17 17:03:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600333401312 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600333401312 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600333401312 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600333401312 ""}
