#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000015d20779900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000015d207b8c60_0 .net "PC", 31 0, v0000015d207b1ab0_0;  1 drivers
v0000015d207b8f80_0 .var "clk", 0 0;
v0000015d207b92a0_0 .net "clkout", 0 0, L_0000015d207ba070;  1 drivers
v0000015d207b9340_0 .net "cycles_consumed", 31 0, v0000015d207b8440_0;  1 drivers
v0000015d207b7860_0 .var "rst", 0 0;
S_0000015d20779c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000015d20779900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000015d20790260 .param/l "RType" 0 4 2, C4<000000>;
P_0000015d20790298 .param/l "add" 0 4 5, C4<100000>;
P_0000015d207902d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000015d20790308 .param/l "addu" 0 4 5, C4<100001>;
P_0000015d20790340 .param/l "and_" 0 4 5, C4<100100>;
P_0000015d20790378 .param/l "andi" 0 4 8, C4<001100>;
P_0000015d207903b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000015d207903e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000015d20790420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000015d20790458 .param/l "j" 0 4 12, C4<000010>;
P_0000015d20790490 .param/l "jal" 0 4 12, C4<000011>;
P_0000015d207904c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000015d20790500 .param/l "lw" 0 4 8, C4<100011>;
P_0000015d20790538 .param/l "nor_" 0 4 5, C4<100111>;
P_0000015d20790570 .param/l "or_" 0 4 5, C4<100101>;
P_0000015d207905a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000015d207905e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000015d20790618 .param/l "sll" 0 4 6, C4<000000>;
P_0000015d20790650 .param/l "slt" 0 4 5, C4<101010>;
P_0000015d20790688 .param/l "slti" 0 4 8, C4<101010>;
P_0000015d207906c0 .param/l "srl" 0 4 6, C4<000010>;
P_0000015d207906f8 .param/l "sub" 0 4 5, C4<100010>;
P_0000015d20790730 .param/l "subu" 0 4 5, C4<100011>;
P_0000015d20790768 .param/l "sw" 0 4 8, C4<101011>;
P_0000015d207907a0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000015d207907d8 .param/l "xori" 0 4 8, C4<001110>;
L_0000015d207b9d60 .functor NOT 1, v0000015d207b7860_0, C4<0>, C4<0>, C4<0>;
L_0000015d207baaf0 .functor NOT 1, v0000015d207b7860_0, C4<0>, C4<0>, C4<0>;
L_0000015d207ba2a0 .functor NOT 1, v0000015d207b7860_0, C4<0>, C4<0>, C4<0>;
L_0000015d207b9f90 .functor NOT 1, v0000015d207b7860_0, C4<0>, C4<0>, C4<0>;
L_0000015d207b9eb0 .functor NOT 1, v0000015d207b7860_0, C4<0>, C4<0>, C4<0>;
L_0000015d207ba0e0 .functor NOT 1, v0000015d207b7860_0, C4<0>, C4<0>, C4<0>;
L_0000015d207b9f20 .functor NOT 1, v0000015d207b7860_0, C4<0>, C4<0>, C4<0>;
L_0000015d207ba540 .functor NOT 1, v0000015d207b7860_0, C4<0>, C4<0>, C4<0>;
L_0000015d207ba070 .functor OR 1, v0000015d207b8f80_0, v0000015d207861b0_0, C4<0>, C4<0>;
L_0000015d207ba3f0 .functor OR 1, L_0000015d2083b990, L_0000015d2083ba30, C4<0>, C4<0>;
L_0000015d207bac40 .functor AND 1, L_0000015d2083bb70, L_0000015d2083b490, C4<1>, C4<1>;
L_0000015d207ba7e0 .functor NOT 1, v0000015d207b7860_0, C4<0>, C4<0>, C4<0>;
L_0000015d207ba690 .functor OR 1, L_0000015d2083a4f0, L_0000015d2083b0d0, C4<0>, C4<0>;
L_0000015d207b9e40 .functor OR 1, L_0000015d207ba690, L_0000015d2083b670, C4<0>, C4<0>;
L_0000015d207ba770 .functor OR 1, L_0000015d2084d9b0, L_0000015d2084c1f0, C4<0>, C4<0>;
L_0000015d207ba850 .functor AND 1, L_0000015d2083a810, L_0000015d207ba770, C4<1>, C4<1>;
L_0000015d207ba1c0 .functor OR 1, L_0000015d2084d410, L_0000015d2084d690, C4<0>, C4<0>;
L_0000015d207ba930 .functor AND 1, L_0000015d2084c150, L_0000015d207ba1c0, C4<1>, C4<1>;
L_0000015d207b9dd0 .functor NOT 1, L_0000015d207ba070, C4<0>, C4<0>, C4<0>;
v0000015d207b1d30_0 .net "ALUOp", 3 0, v0000015d20786250_0;  1 drivers
v0000015d207b1dd0_0 .net "ALUResult", 31 0, v0000015d207b2ff0_0;  1 drivers
v0000015d207b4240_0 .net "ALUSrc", 0 0, v0000015d20785a30_0;  1 drivers
v0000015d207b4740_0 .net "ALUin2", 31 0, L_0000015d2084daf0;  1 drivers
v0000015d207b47e0_0 .net "MemReadEn", 0 0, v0000015d20784ef0_0;  1 drivers
v0000015d207b41a0_0 .net "MemWriteEn", 0 0, v0000015d20785cb0_0;  1 drivers
v0000015d207b4420_0 .net "MemtoReg", 0 0, v0000015d207850d0_0;  1 drivers
v0000015d207b5140_0 .net "PC", 31 0, v0000015d207b1ab0_0;  alias, 1 drivers
v0000015d207b4880_0 .net "PCPlus1", 31 0, L_0000015d2083abd0;  1 drivers
v0000015d207b4ce0_0 .net "PCsrc", 0 0, v0000015d207b1c90_0;  1 drivers
v0000015d207b3ac0_0 .net "RegDst", 0 0, v0000015d20786890_0;  1 drivers
v0000015d207b42e0_0 .net "RegWriteEn", 0 0, v0000015d207862f0_0;  1 drivers
v0000015d207b4a60_0 .net "WriteRegister", 4 0, L_0000015d2083a450;  1 drivers
v0000015d207b3e80_0 .net *"_ivl_0", 0 0, L_0000015d207b9d60;  1 drivers
L_0000015d207f1e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015d207b4920_0 .net/2u *"_ivl_10", 4 0, L_0000015d207f1e00;  1 drivers
L_0000015d207f21f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b3ca0_0 .net *"_ivl_101", 15 0, L_0000015d207f21f0;  1 drivers
v0000015d207b4b00_0 .net *"_ivl_102", 31 0, L_0000015d2083b350;  1 drivers
L_0000015d207f2238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b3d40_0 .net *"_ivl_105", 25 0, L_0000015d207f2238;  1 drivers
L_0000015d207f2280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b4ba0_0 .net/2u *"_ivl_106", 31 0, L_0000015d207f2280;  1 drivers
v0000015d207b3840_0 .net *"_ivl_108", 0 0, L_0000015d2083bb70;  1 drivers
L_0000015d207f22c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000015d207b3de0_0 .net/2u *"_ivl_110", 5 0, L_0000015d207f22c8;  1 drivers
v0000015d207b50a0_0 .net *"_ivl_112", 0 0, L_0000015d2083b490;  1 drivers
v0000015d207b49c0_0 .net *"_ivl_115", 0 0, L_0000015d207bac40;  1 drivers
v0000015d207b51e0_0 .net *"_ivl_116", 47 0, L_0000015d2083a270;  1 drivers
L_0000015d207f2310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b4c40_0 .net *"_ivl_119", 15 0, L_0000015d207f2310;  1 drivers
L_0000015d207f1e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000015d207b46a0_0 .net/2u *"_ivl_12", 5 0, L_0000015d207f1e48;  1 drivers
v0000015d207b4d80_0 .net *"_ivl_120", 47 0, L_0000015d2083b530;  1 drivers
L_0000015d207f2358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b4600_0 .net *"_ivl_123", 15 0, L_0000015d207f2358;  1 drivers
v0000015d207b53c0_0 .net *"_ivl_125", 0 0, L_0000015d2083bc10;  1 drivers
v0000015d207b4e20_0 .net *"_ivl_126", 31 0, L_0000015d20839e10;  1 drivers
v0000015d207b4f60_0 .net *"_ivl_128", 47 0, L_0000015d2083a1d0;  1 drivers
v0000015d207b3f20_0 .net *"_ivl_130", 47 0, L_0000015d20839f50;  1 drivers
v0000015d207b3700_0 .net *"_ivl_132", 47 0, L_0000015d2083a950;  1 drivers
v0000015d207b3a20_0 .net *"_ivl_134", 47 0, L_0000015d2083aa90;  1 drivers
v0000015d207b4380_0 .net *"_ivl_14", 0 0, L_0000015d207b7540;  1 drivers
v0000015d207b3b60_0 .net *"_ivl_140", 0 0, L_0000015d207ba7e0;  1 drivers
L_0000015d207f23e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b5280_0 .net/2u *"_ivl_142", 31 0, L_0000015d207f23e8;  1 drivers
L_0000015d207f24c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000015d207b5000_0 .net/2u *"_ivl_146", 5 0, L_0000015d207f24c0;  1 drivers
v0000015d207b3fc0_0 .net *"_ivl_148", 0 0, L_0000015d2083a4f0;  1 drivers
L_0000015d207f2508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000015d207b44c0_0 .net/2u *"_ivl_150", 5 0, L_0000015d207f2508;  1 drivers
v0000015d207b4ec0_0 .net *"_ivl_152", 0 0, L_0000015d2083b0d0;  1 drivers
v0000015d207b3660_0 .net *"_ivl_155", 0 0, L_0000015d207ba690;  1 drivers
L_0000015d207f2550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000015d207b4060_0 .net/2u *"_ivl_156", 5 0, L_0000015d207f2550;  1 drivers
v0000015d207b38e0_0 .net *"_ivl_158", 0 0, L_0000015d2083b670;  1 drivers
L_0000015d207f1e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000015d207b37a0_0 .net/2u *"_ivl_16", 4 0, L_0000015d207f1e90;  1 drivers
v0000015d207b5320_0 .net *"_ivl_161", 0 0, L_0000015d207b9e40;  1 drivers
L_0000015d207f2598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b3980_0 .net/2u *"_ivl_162", 15 0, L_0000015d207f2598;  1 drivers
v0000015d207b4560_0 .net *"_ivl_164", 31 0, L_0000015d2083b710;  1 drivers
v0000015d207b3520_0 .net *"_ivl_167", 0 0, L_0000015d2083b210;  1 drivers
v0000015d207b3c00_0 .net *"_ivl_168", 15 0, L_0000015d2083a590;  1 drivers
v0000015d207b35c0_0 .net *"_ivl_170", 31 0, L_0000015d2083a630;  1 drivers
v0000015d207b4100_0 .net *"_ivl_174", 31 0, L_0000015d2083a770;  1 drivers
L_0000015d207f25e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b70b0_0 .net *"_ivl_177", 25 0, L_0000015d207f25e0;  1 drivers
L_0000015d207f2628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b71f0_0 .net/2u *"_ivl_178", 31 0, L_0000015d207f2628;  1 drivers
v0000015d207b62f0_0 .net *"_ivl_180", 0 0, L_0000015d2083a810;  1 drivers
L_0000015d207f2670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b6a70_0 .net/2u *"_ivl_182", 5 0, L_0000015d207f2670;  1 drivers
v0000015d207b5e90_0 .net *"_ivl_184", 0 0, L_0000015d2084d9b0;  1 drivers
L_0000015d207f26b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000015d207b6430_0 .net/2u *"_ivl_186", 5 0, L_0000015d207f26b8;  1 drivers
v0000015d207b6570_0 .net *"_ivl_188", 0 0, L_0000015d2084c1f0;  1 drivers
v0000015d207b5990_0 .net *"_ivl_19", 4 0, L_0000015d207b7680;  1 drivers
v0000015d207b6b10_0 .net *"_ivl_191", 0 0, L_0000015d207ba770;  1 drivers
v0000015d207b6bb0_0 .net *"_ivl_193", 0 0, L_0000015d207ba850;  1 drivers
L_0000015d207f2700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000015d207b6c50_0 .net/2u *"_ivl_194", 5 0, L_0000015d207f2700;  1 drivers
v0000015d207b6f70_0 .net *"_ivl_196", 0 0, L_0000015d2084d910;  1 drivers
L_0000015d207f2748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015d207b5850_0 .net/2u *"_ivl_198", 31 0, L_0000015d207f2748;  1 drivers
L_0000015d207f1db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b6ed0_0 .net/2u *"_ivl_2", 5 0, L_0000015d207f1db8;  1 drivers
v0000015d207b58f0_0 .net *"_ivl_20", 4 0, L_0000015d207b77c0;  1 drivers
v0000015d207b7150_0 .net *"_ivl_200", 31 0, L_0000015d2084c290;  1 drivers
v0000015d207b6890_0 .net *"_ivl_204", 31 0, L_0000015d2084ce70;  1 drivers
L_0000015d207f2790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b66b0_0 .net *"_ivl_207", 25 0, L_0000015d207f2790;  1 drivers
L_0000015d207f27d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b6d90_0 .net/2u *"_ivl_208", 31 0, L_0000015d207f27d8;  1 drivers
v0000015d207b6610_0 .net *"_ivl_210", 0 0, L_0000015d2084c150;  1 drivers
L_0000015d207f2820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b5670_0 .net/2u *"_ivl_212", 5 0, L_0000015d207f2820;  1 drivers
v0000015d207b6cf0_0 .net *"_ivl_214", 0 0, L_0000015d2084d410;  1 drivers
L_0000015d207f2868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000015d207b6e30_0 .net/2u *"_ivl_216", 5 0, L_0000015d207f2868;  1 drivers
v0000015d207b5f30_0 .net *"_ivl_218", 0 0, L_0000015d2084d690;  1 drivers
v0000015d207b5fd0_0 .net *"_ivl_221", 0 0, L_0000015d207ba1c0;  1 drivers
v0000015d207b7290_0 .net *"_ivl_223", 0 0, L_0000015d207ba930;  1 drivers
L_0000015d207f28b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000015d207b55d0_0 .net/2u *"_ivl_224", 5 0, L_0000015d207f28b0;  1 drivers
v0000015d207b6110_0 .net *"_ivl_226", 0 0, L_0000015d2084d870;  1 drivers
v0000015d207b5a30_0 .net *"_ivl_228", 31 0, L_0000015d2084c3d0;  1 drivers
v0000015d207b5710_0 .net *"_ivl_24", 0 0, L_0000015d207ba2a0;  1 drivers
L_0000015d207f1ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015d207b7010_0 .net/2u *"_ivl_26", 4 0, L_0000015d207f1ed8;  1 drivers
v0000015d207b7330_0 .net *"_ivl_29", 4 0, L_0000015d207b7720;  1 drivers
v0000015d207b69d0_0 .net *"_ivl_32", 0 0, L_0000015d207b9f90;  1 drivers
L_0000015d207f1f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015d207b6070_0 .net/2u *"_ivl_34", 4 0, L_0000015d207f1f20;  1 drivers
v0000015d207b73d0_0 .net *"_ivl_37", 4 0, L_0000015d2083ac70;  1 drivers
v0000015d207b5df0_0 .net *"_ivl_40", 0 0, L_0000015d207b9eb0;  1 drivers
L_0000015d207f1f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b5b70_0 .net/2u *"_ivl_42", 15 0, L_0000015d207f1f68;  1 drivers
v0000015d207b5ad0_0 .net *"_ivl_45", 15 0, L_0000015d2083b850;  1 drivers
v0000015d207b5c10_0 .net *"_ivl_48", 0 0, L_0000015d207ba0e0;  1 drivers
v0000015d207b6750_0 .net *"_ivl_5", 5 0, L_0000015d207b7b80;  1 drivers
L_0000015d207f1fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b5530_0 .net/2u *"_ivl_50", 36 0, L_0000015d207f1fb0;  1 drivers
L_0000015d207f1ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b57b0_0 .net/2u *"_ivl_52", 31 0, L_0000015d207f1ff8;  1 drivers
v0000015d207b6390_0 .net *"_ivl_55", 4 0, L_0000015d20839eb0;  1 drivers
v0000015d207b5cb0_0 .net *"_ivl_56", 36 0, L_0000015d2083b8f0;  1 drivers
v0000015d207b5d50_0 .net *"_ivl_58", 36 0, L_0000015d2083bcb0;  1 drivers
v0000015d207b6930_0 .net *"_ivl_62", 0 0, L_0000015d207b9f20;  1 drivers
L_0000015d207f2040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b61b0_0 .net/2u *"_ivl_64", 5 0, L_0000015d207f2040;  1 drivers
v0000015d207b6250_0 .net *"_ivl_67", 5 0, L_0000015d2083ad10;  1 drivers
v0000015d207b64d0_0 .net *"_ivl_70", 0 0, L_0000015d207ba540;  1 drivers
L_0000015d207f2088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b67f0_0 .net/2u *"_ivl_72", 57 0, L_0000015d207f2088;  1 drivers
L_0000015d207f20d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b75e0_0 .net/2u *"_ivl_74", 31 0, L_0000015d207f20d0;  1 drivers
v0000015d207b9020_0 .net *"_ivl_77", 25 0, L_0000015d2083adb0;  1 drivers
v0000015d207b8260_0 .net *"_ivl_78", 57 0, L_0000015d2083ab30;  1 drivers
v0000015d207b93e0_0 .net *"_ivl_8", 0 0, L_0000015d207baaf0;  1 drivers
v0000015d207b90c0_0 .net *"_ivl_80", 57 0, L_0000015d2083bad0;  1 drivers
L_0000015d207f2118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015d207b8da0_0 .net/2u *"_ivl_84", 31 0, L_0000015d207f2118;  1 drivers
L_0000015d207f2160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000015d207b8760_0 .net/2u *"_ivl_88", 5 0, L_0000015d207f2160;  1 drivers
v0000015d207b86c0_0 .net *"_ivl_90", 0 0, L_0000015d2083b990;  1 drivers
L_0000015d207f21a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000015d207b7cc0_0 .net/2u *"_ivl_92", 5 0, L_0000015d207f21a8;  1 drivers
v0000015d207b7c20_0 .net *"_ivl_94", 0 0, L_0000015d2083ba30;  1 drivers
v0000015d207b8120_0 .net *"_ivl_97", 0 0, L_0000015d207ba3f0;  1 drivers
v0000015d207b8300_0 .net *"_ivl_98", 47 0, L_0000015d2083b5d0;  1 drivers
v0000015d207b7e00_0 .net "adderResult", 31 0, L_0000015d2083b7b0;  1 drivers
v0000015d207b7a40_0 .net "address", 31 0, L_0000015d2083a8b0;  1 drivers
v0000015d207b7f40_0 .net "clk", 0 0, L_0000015d207ba070;  alias, 1 drivers
v0000015d207b8440_0 .var "cycles_consumed", 31 0;
v0000015d207b84e0_0 .net "extImm", 31 0, L_0000015d2083a6d0;  1 drivers
v0000015d207b8580_0 .net "funct", 5 0, L_0000015d2083a9f0;  1 drivers
v0000015d207b8ee0_0 .net "hlt", 0 0, v0000015d207861b0_0;  1 drivers
v0000015d207b8620_0 .net "imm", 15 0, L_0000015d2083b170;  1 drivers
v0000015d207b7fe0_0 .net "immediate", 31 0, L_0000015d2084bf70;  1 drivers
v0000015d207b8080_0 .net "input_clk", 0 0, v0000015d207b8f80_0;  1 drivers
v0000015d207b8a80_0 .net "instruction", 31 0, L_0000015d2083af90;  1 drivers
v0000015d207b7900_0 .net "memoryReadData", 31 0, v0000015d207b1bf0_0;  1 drivers
v0000015d207b9160_0 .net "nextPC", 31 0, L_0000015d2083ae50;  1 drivers
v0000015d207b8800_0 .net "opcode", 5 0, L_0000015d207b7d60;  1 drivers
v0000015d207b83a0_0 .net "rd", 4 0, L_0000015d207b79a0;  1 drivers
v0000015d207b88a0_0 .net "readData1", 31 0, L_0000015d207ba150;  1 drivers
v0000015d207b81c0_0 .net "readData1_w", 31 0, L_0000015d2084c330;  1 drivers
v0000015d207b8940_0 .net "readData2", 31 0, L_0000015d207ba620;  1 drivers
v0000015d207b8e40_0 .net "rs", 4 0, L_0000015d207b7ae0;  1 drivers
v0000015d207b7ea0_0 .net "rst", 0 0, v0000015d207b7860_0;  1 drivers
v0000015d207b9200_0 .net "rt", 4 0, L_0000015d2083b3f0;  1 drivers
v0000015d207b8d00_0 .net "shamt", 31 0, L_0000015d2083a130;  1 drivers
v0000015d207b89e0_0 .net "wire_instruction", 31 0, L_0000015d207bab60;  1 drivers
v0000015d207b8b20_0 .net "writeData", 31 0, L_0000015d2084cbf0;  1 drivers
v0000015d207b8bc0_0 .net "zero", 0 0, L_0000015d2084d730;  1 drivers
L_0000015d207b7b80 .part L_0000015d2083af90, 26, 6;
L_0000015d207b7d60 .functor MUXZ 6, L_0000015d207b7b80, L_0000015d207f1db8, L_0000015d207b9d60, C4<>;
L_0000015d207b7540 .cmp/eq 6, L_0000015d207b7d60, L_0000015d207f1e48;
L_0000015d207b7680 .part L_0000015d2083af90, 11, 5;
L_0000015d207b77c0 .functor MUXZ 5, L_0000015d207b7680, L_0000015d207f1e90, L_0000015d207b7540, C4<>;
L_0000015d207b79a0 .functor MUXZ 5, L_0000015d207b77c0, L_0000015d207f1e00, L_0000015d207baaf0, C4<>;
L_0000015d207b7720 .part L_0000015d2083af90, 21, 5;
L_0000015d207b7ae0 .functor MUXZ 5, L_0000015d207b7720, L_0000015d207f1ed8, L_0000015d207ba2a0, C4<>;
L_0000015d2083ac70 .part L_0000015d2083af90, 16, 5;
L_0000015d2083b3f0 .functor MUXZ 5, L_0000015d2083ac70, L_0000015d207f1f20, L_0000015d207b9f90, C4<>;
L_0000015d2083b850 .part L_0000015d2083af90, 0, 16;
L_0000015d2083b170 .functor MUXZ 16, L_0000015d2083b850, L_0000015d207f1f68, L_0000015d207b9eb0, C4<>;
L_0000015d20839eb0 .part L_0000015d2083af90, 6, 5;
L_0000015d2083b8f0 .concat [ 5 32 0 0], L_0000015d20839eb0, L_0000015d207f1ff8;
L_0000015d2083bcb0 .functor MUXZ 37, L_0000015d2083b8f0, L_0000015d207f1fb0, L_0000015d207ba0e0, C4<>;
L_0000015d2083a130 .part L_0000015d2083bcb0, 0, 32;
L_0000015d2083ad10 .part L_0000015d2083af90, 0, 6;
L_0000015d2083a9f0 .functor MUXZ 6, L_0000015d2083ad10, L_0000015d207f2040, L_0000015d207b9f20, C4<>;
L_0000015d2083adb0 .part L_0000015d2083af90, 0, 26;
L_0000015d2083ab30 .concat [ 26 32 0 0], L_0000015d2083adb0, L_0000015d207f20d0;
L_0000015d2083bad0 .functor MUXZ 58, L_0000015d2083ab30, L_0000015d207f2088, L_0000015d207ba540, C4<>;
L_0000015d2083a8b0 .part L_0000015d2083bad0, 0, 32;
L_0000015d2083abd0 .arith/sum 32, v0000015d207b1ab0_0, L_0000015d207f2118;
L_0000015d2083b990 .cmp/eq 6, L_0000015d207b7d60, L_0000015d207f2160;
L_0000015d2083ba30 .cmp/eq 6, L_0000015d207b7d60, L_0000015d207f21a8;
L_0000015d2083b5d0 .concat [ 32 16 0 0], L_0000015d2083a8b0, L_0000015d207f21f0;
L_0000015d2083b350 .concat [ 6 26 0 0], L_0000015d207b7d60, L_0000015d207f2238;
L_0000015d2083bb70 .cmp/eq 32, L_0000015d2083b350, L_0000015d207f2280;
L_0000015d2083b490 .cmp/eq 6, L_0000015d2083a9f0, L_0000015d207f22c8;
L_0000015d2083a270 .concat [ 32 16 0 0], L_0000015d207ba150, L_0000015d207f2310;
L_0000015d2083b530 .concat [ 32 16 0 0], v0000015d207b1ab0_0, L_0000015d207f2358;
L_0000015d2083bc10 .part L_0000015d2083b170, 15, 1;
LS_0000015d20839e10_0_0 .concat [ 1 1 1 1], L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10;
LS_0000015d20839e10_0_4 .concat [ 1 1 1 1], L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10;
LS_0000015d20839e10_0_8 .concat [ 1 1 1 1], L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10;
LS_0000015d20839e10_0_12 .concat [ 1 1 1 1], L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10;
LS_0000015d20839e10_0_16 .concat [ 1 1 1 1], L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10;
LS_0000015d20839e10_0_20 .concat [ 1 1 1 1], L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10;
LS_0000015d20839e10_0_24 .concat [ 1 1 1 1], L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10;
LS_0000015d20839e10_0_28 .concat [ 1 1 1 1], L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10, L_0000015d2083bc10;
LS_0000015d20839e10_1_0 .concat [ 4 4 4 4], LS_0000015d20839e10_0_0, LS_0000015d20839e10_0_4, LS_0000015d20839e10_0_8, LS_0000015d20839e10_0_12;
LS_0000015d20839e10_1_4 .concat [ 4 4 4 4], LS_0000015d20839e10_0_16, LS_0000015d20839e10_0_20, LS_0000015d20839e10_0_24, LS_0000015d20839e10_0_28;
L_0000015d20839e10 .concat [ 16 16 0 0], LS_0000015d20839e10_1_0, LS_0000015d20839e10_1_4;
L_0000015d2083a1d0 .concat [ 16 32 0 0], L_0000015d2083b170, L_0000015d20839e10;
L_0000015d20839f50 .arith/sum 48, L_0000015d2083b530, L_0000015d2083a1d0;
L_0000015d2083a950 .functor MUXZ 48, L_0000015d20839f50, L_0000015d2083a270, L_0000015d207bac40, C4<>;
L_0000015d2083aa90 .functor MUXZ 48, L_0000015d2083a950, L_0000015d2083b5d0, L_0000015d207ba3f0, C4<>;
L_0000015d2083b7b0 .part L_0000015d2083aa90, 0, 32;
L_0000015d2083ae50 .functor MUXZ 32, L_0000015d2083abd0, L_0000015d2083b7b0, v0000015d207b1c90_0, C4<>;
L_0000015d2083af90 .functor MUXZ 32, L_0000015d207bab60, L_0000015d207f23e8, L_0000015d207ba7e0, C4<>;
L_0000015d2083a4f0 .cmp/eq 6, L_0000015d207b7d60, L_0000015d207f24c0;
L_0000015d2083b0d0 .cmp/eq 6, L_0000015d207b7d60, L_0000015d207f2508;
L_0000015d2083b670 .cmp/eq 6, L_0000015d207b7d60, L_0000015d207f2550;
L_0000015d2083b710 .concat [ 16 16 0 0], L_0000015d2083b170, L_0000015d207f2598;
L_0000015d2083b210 .part L_0000015d2083b170, 15, 1;
LS_0000015d2083a590_0_0 .concat [ 1 1 1 1], L_0000015d2083b210, L_0000015d2083b210, L_0000015d2083b210, L_0000015d2083b210;
LS_0000015d2083a590_0_4 .concat [ 1 1 1 1], L_0000015d2083b210, L_0000015d2083b210, L_0000015d2083b210, L_0000015d2083b210;
LS_0000015d2083a590_0_8 .concat [ 1 1 1 1], L_0000015d2083b210, L_0000015d2083b210, L_0000015d2083b210, L_0000015d2083b210;
LS_0000015d2083a590_0_12 .concat [ 1 1 1 1], L_0000015d2083b210, L_0000015d2083b210, L_0000015d2083b210, L_0000015d2083b210;
L_0000015d2083a590 .concat [ 4 4 4 4], LS_0000015d2083a590_0_0, LS_0000015d2083a590_0_4, LS_0000015d2083a590_0_8, LS_0000015d2083a590_0_12;
L_0000015d2083a630 .concat [ 16 16 0 0], L_0000015d2083b170, L_0000015d2083a590;
L_0000015d2083a6d0 .functor MUXZ 32, L_0000015d2083a630, L_0000015d2083b710, L_0000015d207b9e40, C4<>;
L_0000015d2083a770 .concat [ 6 26 0 0], L_0000015d207b7d60, L_0000015d207f25e0;
L_0000015d2083a810 .cmp/eq 32, L_0000015d2083a770, L_0000015d207f2628;
L_0000015d2084d9b0 .cmp/eq 6, L_0000015d2083a9f0, L_0000015d207f2670;
L_0000015d2084c1f0 .cmp/eq 6, L_0000015d2083a9f0, L_0000015d207f26b8;
L_0000015d2084d910 .cmp/eq 6, L_0000015d207b7d60, L_0000015d207f2700;
L_0000015d2084c290 .functor MUXZ 32, L_0000015d2083a6d0, L_0000015d207f2748, L_0000015d2084d910, C4<>;
L_0000015d2084bf70 .functor MUXZ 32, L_0000015d2084c290, L_0000015d2083a130, L_0000015d207ba850, C4<>;
L_0000015d2084ce70 .concat [ 6 26 0 0], L_0000015d207b7d60, L_0000015d207f2790;
L_0000015d2084c150 .cmp/eq 32, L_0000015d2084ce70, L_0000015d207f27d8;
L_0000015d2084d410 .cmp/eq 6, L_0000015d2083a9f0, L_0000015d207f2820;
L_0000015d2084d690 .cmp/eq 6, L_0000015d2083a9f0, L_0000015d207f2868;
L_0000015d2084d870 .cmp/eq 6, L_0000015d207b7d60, L_0000015d207f28b0;
L_0000015d2084c3d0 .functor MUXZ 32, L_0000015d207ba150, v0000015d207b1ab0_0, L_0000015d2084d870, C4<>;
L_0000015d2084c330 .functor MUXZ 32, L_0000015d2084c3d0, L_0000015d207ba620, L_0000015d207ba930, C4<>;
S_0000015d20779db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000015d20779c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000015d20776640 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000015d207ba5b0 .functor NOT 1, v0000015d20785a30_0, C4<0>, C4<0>, C4<0>;
v0000015d20784e50_0 .net *"_ivl_0", 0 0, L_0000015d207ba5b0;  1 drivers
v0000015d20785210_0 .net "in1", 31 0, L_0000015d207ba620;  alias, 1 drivers
v0000015d20785990_0 .net "in2", 31 0, L_0000015d2084bf70;  alias, 1 drivers
v0000015d20785030_0 .net "out", 31 0, L_0000015d2084daf0;  alias, 1 drivers
v0000015d20785490_0 .net "s", 0 0, v0000015d20785a30_0;  alias, 1 drivers
L_0000015d2084daf0 .functor MUXZ 32, L_0000015d2084bf70, L_0000015d207ba620, L_0000015d207ba5b0, C4<>;
S_0000015d207234a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000015d20779c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000015d207f0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000015d207f00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000015d207f0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000015d207f0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000015d207f0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000015d207f01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000015d207f01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000015d207f0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000015d207f0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000015d207f0288 .param/l "j" 0 4 12, C4<000010>;
P_0000015d207f02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000015d207f02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000015d207f0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000015d207f0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000015d207f03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000015d207f03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000015d207f0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000015d207f0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000015d207f0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000015d207f04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000015d207f04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000015d207f0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000015d207f0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000015d207f0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000015d207f05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000015d207f0608 .param/l "xori" 0 4 8, C4<001110>;
v0000015d20786250_0 .var "ALUOp", 3 0;
v0000015d20785a30_0 .var "ALUSrc", 0 0;
v0000015d20784ef0_0 .var "MemReadEn", 0 0;
v0000015d20785cb0_0 .var "MemWriteEn", 0 0;
v0000015d207850d0_0 .var "MemtoReg", 0 0;
v0000015d20786890_0 .var "RegDst", 0 0;
v0000015d207862f0_0 .var "RegWriteEn", 0 0;
v0000015d20785d50_0 .net "funct", 5 0, L_0000015d2083a9f0;  alias, 1 drivers
v0000015d207861b0_0 .var "hlt", 0 0;
v0000015d20785350_0 .net "opcode", 5 0, L_0000015d207b7d60;  alias, 1 drivers
v0000015d20785df0_0 .net "rst", 0 0, v0000015d207b7860_0;  alias, 1 drivers
E_0000015d20776680 .event anyedge, v0000015d20785df0_0, v0000015d20785350_0, v0000015d20785d50_0;
S_0000015d20723630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000015d20779c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000015d20776800 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000015d207bab60 .functor BUFZ 32, L_0000015d2083b2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015d20785f30_0 .net "Data_Out", 31 0, L_0000015d207bab60;  alias, 1 drivers
v0000015d20785170 .array "InstMem", 0 1023, 31 0;
v0000015d207866b0_0 .net *"_ivl_0", 31 0, L_0000015d2083b2b0;  1 drivers
v0000015d20785530_0 .net *"_ivl_3", 9 0, L_0000015d2083aef0;  1 drivers
v0000015d207855d0_0 .net *"_ivl_4", 11 0, L_0000015d20839ff0;  1 drivers
L_0000015d207f23a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015d20785fd0_0 .net *"_ivl_7", 1 0, L_0000015d207f23a0;  1 drivers
v0000015d20786110_0 .net "addr", 31 0, v0000015d207b1ab0_0;  alias, 1 drivers
v0000015d207864d0_0 .var/i "i", 31 0;
L_0000015d2083b2b0 .array/port v0000015d20785170, L_0000015d20839ff0;
L_0000015d2083aef0 .part v0000015d207b1ab0_0, 0, 10;
L_0000015d20839ff0 .concat [ 10 2 0 0], L_0000015d2083aef0, L_0000015d207f23a0;
S_0000015d206b69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000015d20779c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000015d207ba150 .functor BUFZ 32, L_0000015d2083a090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015d207ba620 .functor BUFZ 32, L_0000015d2083a3b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015d20786750_0 .net *"_ivl_0", 31 0, L_0000015d2083a090;  1 drivers
v0000015d207638b0_0 .net *"_ivl_10", 6 0, L_0000015d2083b030;  1 drivers
L_0000015d207f2478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015d20764a30_0 .net *"_ivl_13", 1 0, L_0000015d207f2478;  1 drivers
v0000015d207b2690_0 .net *"_ivl_2", 6 0, L_0000015d2083a310;  1 drivers
L_0000015d207f2430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015d207b2410_0 .net *"_ivl_5", 1 0, L_0000015d207f2430;  1 drivers
v0000015d207b1970_0 .net *"_ivl_8", 31 0, L_0000015d2083a3b0;  1 drivers
v0000015d207b2370_0 .net "clk", 0 0, L_0000015d207ba070;  alias, 1 drivers
v0000015d207b24b0_0 .var/i "i", 31 0;
v0000015d207b3310_0 .net "readData1", 31 0, L_0000015d207ba150;  alias, 1 drivers
v0000015d207b2550_0 .net "readData2", 31 0, L_0000015d207ba620;  alias, 1 drivers
v0000015d207b25f0_0 .net "readRegister1", 4 0, L_0000015d207b7ae0;  alias, 1 drivers
v0000015d207b2730_0 .net "readRegister2", 4 0, L_0000015d2083b3f0;  alias, 1 drivers
v0000015d207b2eb0 .array "registers", 31 0, 31 0;
v0000015d207b27d0_0 .net "rst", 0 0, v0000015d207b7860_0;  alias, 1 drivers
v0000015d207b1830_0 .net "we", 0 0, v0000015d207862f0_0;  alias, 1 drivers
v0000015d207b2f50_0 .net "writeData", 31 0, L_0000015d2084cbf0;  alias, 1 drivers
v0000015d207b1a10_0 .net "writeRegister", 4 0, L_0000015d2083a450;  alias, 1 drivers
E_0000015d20776b80/0 .event negedge, v0000015d20785df0_0;
E_0000015d20776b80/1 .event posedge, v0000015d207b2370_0;
E_0000015d20776b80 .event/or E_0000015d20776b80/0, E_0000015d20776b80/1;
L_0000015d2083a090 .array/port v0000015d207b2eb0, L_0000015d2083a310;
L_0000015d2083a310 .concat [ 5 2 0 0], L_0000015d207b7ae0, L_0000015d207f2430;
L_0000015d2083a3b0 .array/port v0000015d207b2eb0, L_0000015d2083b030;
L_0000015d2083b030 .concat [ 5 2 0 0], L_0000015d2083b3f0, L_0000015d207f2478;
S_0000015d206b6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000015d206b69c0;
 .timescale 0 0;
v0000015d20786610_0 .var/i "i", 31 0;
S_0000015d20721b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000015d20779c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000015d20776f00 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000015d207ba700 .functor NOT 1, v0000015d20786890_0, C4<0>, C4<0>, C4<0>;
v0000015d207b2190_0 .net *"_ivl_0", 0 0, L_0000015d207ba700;  1 drivers
v0000015d207b33b0_0 .net "in1", 4 0, L_0000015d2083b3f0;  alias, 1 drivers
v0000015d207b2870_0 .net "in2", 4 0, L_0000015d207b79a0;  alias, 1 drivers
v0000015d207b1650_0 .net "out", 4 0, L_0000015d2083a450;  alias, 1 drivers
v0000015d207b2cd0_0 .net "s", 0 0, v0000015d20786890_0;  alias, 1 drivers
L_0000015d2083a450 .functor MUXZ 5, L_0000015d207b79a0, L_0000015d2083b3f0, L_0000015d207ba700, C4<>;
S_0000015d20721ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000015d20779c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000015d20777d00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000015d207ba8c0 .functor NOT 1, v0000015d207850d0_0, C4<0>, C4<0>, C4<0>;
v0000015d207b2230_0 .net *"_ivl_0", 0 0, L_0000015d207ba8c0;  1 drivers
v0000015d207b2910_0 .net "in1", 31 0, v0000015d207b2ff0_0;  alias, 1 drivers
v0000015d207b2d70_0 .net "in2", 31 0, v0000015d207b1bf0_0;  alias, 1 drivers
v0000015d207b22d0_0 .net "out", 31 0, L_0000015d2084cbf0;  alias, 1 drivers
v0000015d207b2e10_0 .net "s", 0 0, v0000015d207850d0_0;  alias, 1 drivers
L_0000015d2084cbf0 .functor MUXZ 32, v0000015d207b1bf0_0, v0000015d207b2ff0_0, L_0000015d207ba8c0, C4<>;
S_0000015d2070a8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000015d20779c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000015d2070aa60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000015d2070aa98 .param/l "AND" 0 9 12, C4<0010>;
P_0000015d2070aad0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000015d2070ab08 .param/l "OR" 0 9 12, C4<0011>;
P_0000015d2070ab40 .param/l "SGT" 0 9 12, C4<0111>;
P_0000015d2070ab78 .param/l "SLL" 0 9 12, C4<1000>;
P_0000015d2070abb0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000015d2070abe8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000015d2070ac20 .param/l "SUB" 0 9 12, C4<0001>;
P_0000015d2070ac58 .param/l "XOR" 0 9 12, C4<0100>;
P_0000015d2070ac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000015d2070acc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000015d207f28f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015d207b29b0_0 .net/2u *"_ivl_0", 31 0, L_0000015d207f28f8;  1 drivers
v0000015d207b1e70_0 .net "opSel", 3 0, v0000015d20786250_0;  alias, 1 drivers
v0000015d207b15b0_0 .net "operand1", 31 0, L_0000015d2084c330;  alias, 1 drivers
v0000015d207b2b90_0 .net "operand2", 31 0, L_0000015d2084daf0;  alias, 1 drivers
v0000015d207b2ff0_0 .var "result", 31 0;
v0000015d207b3090_0 .net "zero", 0 0, L_0000015d2084d730;  alias, 1 drivers
E_0000015d20777f80 .event anyedge, v0000015d20786250_0, v0000015d207b15b0_0, v0000015d20785030_0;
L_0000015d2084d730 .cmp/eq 32, v0000015d207b2ff0_0, L_0000015d207f28f8;
S_0000015d2074f1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000015d20779c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000015d207f1660 .param/l "RType" 0 4 2, C4<000000>;
P_0000015d207f1698 .param/l "add" 0 4 5, C4<100000>;
P_0000015d207f16d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000015d207f1708 .param/l "addu" 0 4 5, C4<100001>;
P_0000015d207f1740 .param/l "and_" 0 4 5, C4<100100>;
P_0000015d207f1778 .param/l "andi" 0 4 8, C4<001100>;
P_0000015d207f17b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000015d207f17e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000015d207f1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000015d207f1858 .param/l "j" 0 4 12, C4<000010>;
P_0000015d207f1890 .param/l "jal" 0 4 12, C4<000011>;
P_0000015d207f18c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000015d207f1900 .param/l "lw" 0 4 8, C4<100011>;
P_0000015d207f1938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000015d207f1970 .param/l "or_" 0 4 5, C4<100101>;
P_0000015d207f19a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000015d207f19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000015d207f1a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000015d207f1a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000015d207f1a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000015d207f1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000015d207f1af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000015d207f1b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000015d207f1b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000015d207f1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000015d207f1bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000015d207b1c90_0 .var "PCsrc", 0 0;
v0000015d207b2a50_0 .net "funct", 5 0, L_0000015d2083a9f0;  alias, 1 drivers
v0000015d207b2af0_0 .net "opcode", 5 0, L_0000015d207b7d60;  alias, 1 drivers
v0000015d207b1510_0 .net "operand1", 31 0, L_0000015d207ba150;  alias, 1 drivers
v0000015d207b2c30_0 .net "operand2", 31 0, L_0000015d2084daf0;  alias, 1 drivers
v0000015d207b3130_0 .net "rst", 0 0, v0000015d207b7860_0;  alias, 1 drivers
E_0000015d20778200/0 .event anyedge, v0000015d20785df0_0, v0000015d20785350_0, v0000015d207b3310_0, v0000015d20785030_0;
E_0000015d20778200/1 .event anyedge, v0000015d20785d50_0;
E_0000015d20778200 .event/or E_0000015d20778200/0, E_0000015d20778200/1;
S_0000015d2074f330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000015d20779c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000015d207b16f0 .array "DataMem", 0 1023, 31 0;
v0000015d207b2050_0 .net "address", 31 0, v0000015d207b2ff0_0;  alias, 1 drivers
v0000015d207b31d0_0 .net "clock", 0 0, L_0000015d207b9dd0;  1 drivers
v0000015d207b3270_0 .net "data", 31 0, L_0000015d207ba620;  alias, 1 drivers
v0000015d207b1790_0 .var/i "i", 31 0;
v0000015d207b1bf0_0 .var "q", 31 0;
v0000015d207b18d0_0 .net "rden", 0 0, v0000015d20784ef0_0;  alias, 1 drivers
v0000015d207b1f10_0 .net "wren", 0 0, v0000015d20785cb0_0;  alias, 1 drivers
E_0000015d20777b40 .event posedge, v0000015d207b31d0_0;
S_0000015d207f1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000015d20779c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000015d20777c80 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000015d207b1fb0_0 .net "PCin", 31 0, L_0000015d2083ae50;  alias, 1 drivers
v0000015d207b1ab0_0 .var "PCout", 31 0;
v0000015d207b1b50_0 .net "clk", 0 0, L_0000015d207ba070;  alias, 1 drivers
v0000015d207b20f0_0 .net "rst", 0 0, v0000015d207b7860_0;  alias, 1 drivers
    .scope S_0000015d2074f1a0;
T_0 ;
    %wait E_0000015d20778200;
    %load/vec4 v0000015d207b3130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015d207b1c90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000015d207b2af0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000015d207b1510_0;
    %load/vec4 v0000015d207b2c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000015d207b2af0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000015d207b1510_0;
    %load/vec4 v0000015d207b2c30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000015d207b2af0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000015d207b2af0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000015d207b2af0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000015d207b2a50_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000015d207b1c90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000015d207f1c20;
T_1 ;
    %wait E_0000015d20776b80;
    %load/vec4 v0000015d207b20f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000015d207b1ab0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000015d207b1fb0_0;
    %assign/vec4 v0000015d207b1ab0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000015d20723630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015d207864d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000015d207864d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000015d207864d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %load/vec4 v0000015d207864d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015d207864d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d20785170, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000015d207234a0;
T_3 ;
    %wait E_0000015d20776680;
    %load/vec4 v0000015d20785df0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000015d207861b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015d20785a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015d207862f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015d20785cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015d207850d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015d20784ef0_0, 0;
    %assign/vec4 v0000015d20786890_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000015d207861b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000015d20786250_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000015d20785a30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015d207862f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015d20785cb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015d207850d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015d20784ef0_0, 0, 1;
    %store/vec4 v0000015d20786890_0, 0, 1;
    %load/vec4 v0000015d20785350_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d207861b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20786890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d207862f0_0, 0;
    %load/vec4 v0000015d20785d50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20785a30_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20785a30_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d207862f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20786890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20785a30_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d207862f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015d20786890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20785a30_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d207862f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20785a30_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d207862f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20785a30_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d207862f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20785a30_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d207862f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20785a30_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20784ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d207862f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20785a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d207850d0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20785cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d20785a30_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015d20786250_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000015d206b69c0;
T_4 ;
    %wait E_0000015d20776b80;
    %fork t_1, S_0000015d206b6b50;
    %jmp t_0;
    .scope S_0000015d206b6b50;
t_1 ;
    %load/vec4 v0000015d207b27d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015d20786610_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000015d20786610_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000015d20786610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d207b2eb0, 0, 4;
    %load/vec4 v0000015d20786610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015d20786610_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000015d207b1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000015d207b2f50_0;
    %load/vec4 v0000015d207b1a10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d207b2eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d207b2eb0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000015d206b69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015d206b69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015d207b24b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000015d207b24b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000015d207b24b0_0;
    %ix/getv/s 4, v0000015d207b24b0_0;
    %load/vec4a v0000015d207b2eb0, 4;
    %ix/getv/s 4, v0000015d207b24b0_0;
    %load/vec4a v0000015d207b2eb0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000015d207b24b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015d207b24b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000015d2070a8d0;
T_6 ;
    %wait E_0000015d20777f80;
    %load/vec4 v0000015d207b1e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000015d207b2ff0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000015d207b15b0_0;
    %load/vec4 v0000015d207b2b90_0;
    %add;
    %assign/vec4 v0000015d207b2ff0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000015d207b15b0_0;
    %load/vec4 v0000015d207b2b90_0;
    %sub;
    %assign/vec4 v0000015d207b2ff0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000015d207b15b0_0;
    %load/vec4 v0000015d207b2b90_0;
    %and;
    %assign/vec4 v0000015d207b2ff0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000015d207b15b0_0;
    %load/vec4 v0000015d207b2b90_0;
    %or;
    %assign/vec4 v0000015d207b2ff0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000015d207b15b0_0;
    %load/vec4 v0000015d207b2b90_0;
    %xor;
    %assign/vec4 v0000015d207b2ff0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000015d207b15b0_0;
    %load/vec4 v0000015d207b2b90_0;
    %or;
    %inv;
    %assign/vec4 v0000015d207b2ff0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000015d207b15b0_0;
    %load/vec4 v0000015d207b2b90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000015d207b2ff0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000015d207b2b90_0;
    %load/vec4 v0000015d207b15b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000015d207b2ff0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000015d207b15b0_0;
    %ix/getv 4, v0000015d207b2b90_0;
    %shiftl 4;
    %assign/vec4 v0000015d207b2ff0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000015d207b15b0_0;
    %ix/getv 4, v0000015d207b2b90_0;
    %shiftr 4;
    %assign/vec4 v0000015d207b2ff0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000015d2074f330;
T_7 ;
    %wait E_0000015d20777b40;
    %load/vec4 v0000015d207b18d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000015d207b2050_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000015d207b16f0, 4;
    %assign/vec4 v0000015d207b1bf0_0, 0;
T_7.0 ;
    %load/vec4 v0000015d207b1f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000015d207b3270_0;
    %ix/getv 3, v0000015d207b2050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d207b16f0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000015d2074f330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015d207b1790_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000015d207b1790_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000015d207b1790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015d207b16f0, 0, 4;
    %load/vec4 v0000015d207b1790_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015d207b1790_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000015d2074f330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015d207b1790_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000015d207b1790_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000015d207b1790_0;
    %load/vec4a v0000015d207b16f0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000015d207b1790_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000015d207b1790_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015d207b1790_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000015d20779c20;
T_10 ;
    %wait E_0000015d20776b80;
    %load/vec4 v0000015d207b7ea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015d207b8440_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000015d207b8440_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000015d207b8440_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000015d20779900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015d207b8f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015d207b7860_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000015d20779900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000015d207b8f80_0;
    %inv;
    %assign/vec4 v0000015d207b8f80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000015d20779900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015d207b7860_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015d207b7860_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000015d207b9340_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
