// Seed: 3959506515
module module_0 (
    output id_0,
    input id_1,
    input logic id_2
);
  logic id_3;
  reg   id_4;
  defparam id_5.id_6 = id_2;
  logic id_7;
  logic id_8 = id_6;
  assign id_8 = 1;
  logic id_9;
  type_17(
      id_0, 1'b0, 1
  );
  always @(1 or 1) begin : id_10
    id_4 <= 1;
  end
endmodule
