// Seed: 904469591
module module_0 (
    input  wand  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  wire  id_4,
    output uwire id_5,
    input  tri0  id_6,
    input  wand  id_7
);
  assign id_5 = 1'd0;
endmodule
module module_1 (
    input wire id_0 id_25,
    input supply0 id_1,
    output tri0 id_2,
    output wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    input tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    inout tri1 id_10,
    input tri id_11,
    input wand id_12,
    output wor id_13,
    input tri1 id_14,
    output supply1 id_15,
    output logic id_16,
    input wor id_17,
    input tri id_18,
    input tri0 id_19,
    output wand id_20
    , id_26,
    input tri id_21,
    output wor id_22,
    output uwire id_23
);
  wire id_27;
  always #0 id_16 <= id_26;
  wire id_28;
  assign id_13 = 1;
  module_0(
      id_8, id_6, id_8, id_1, id_6, id_13, id_18, id_1
  );
endmodule
