circuit Processor :
  module RAM :
    input clock : Clock
    input reset : Reset
    output io : { flip writeEn : UInt<1>, flip addrIn : UInt<8>, flip dataIn : UInt<8>, dataOut : UInt<8>}

    smem mem : UInt<8> [256] @[RAM.scala 13:24]
    reg mdr : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[RAM.scala 15:20]
    when io.writeEn : @[RAM.scala 19:21]
      write mport MPORT = mem[io.addrIn], clock
      MPORT <= io.dataIn
    wire _io_dataOut_WIRE : UInt @[RAM.scala 23:25]
    _io_dataOut_WIRE is invalid @[RAM.scala 23:25]
    when UInt<1>("h1") : @[RAM.scala 23:25]
      _io_dataOut_WIRE <= io.addrIn @[RAM.scala 23:25]
      node _io_dataOut_T = or(_io_dataOut_WIRE, UInt<8>("h0")) @[RAM.scala 23:25]
      node _io_dataOut_T_1 = bits(_io_dataOut_T, 7, 0) @[RAM.scala 23:25]
      read mport io_dataOut_MPORT = mem[_io_dataOut_T_1], clock @[RAM.scala 23:25]
    io.dataOut <= io_dataOut_MPORT @[RAM.scala 23:14]

  module ALU :
    input clock : Clock
    input reset : Reset
    output io : { flip op1Load : UInt<1>, flip op2Load : UInt<1>, flip addSig : UInt<1>, flip subSig : UInt<1>, flip divSig : UInt<1>, flip mulSig : UInt<1>, flip modSig : UInt<1>, flip incSig : UInt<1>, flip decSig : UInt<1>, flip op1In : UInt<8>, flip op2In : UInt<8>, resultOut : UInt<8>, zeroFlag : UInt<1>, carryFlag : UInt<1>}

    reg op1Reg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[ALU.scala 20:25]
    reg op2Reg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[ALU.scala 21:25]
    reg resultReg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[ALU.scala 22:28]
    reg zeroFlagReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ALU.scala 23:30]
    reg carryFlagReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ALU.scala 24:31]
    when io.op1Load : @[ALU.scala 26:23]
      op1Reg <= io.op1In @[ALU.scala 27:16]
    when io.op2Load : @[ALU.scala 30:23]
      op2Reg <= io.op2In @[ALU.scala 31:16]
    when io.addSig : @[ALU.scala 34:22]
      node _resultReg_T = add(op1Reg, op2Reg) @[ALU.scala 35:29]
      node _resultReg_T_1 = tail(_resultReg_T, 1) @[ALU.scala 35:29]
      resultReg <= _resultReg_T_1 @[ALU.scala 35:19]
    when io.subSig : @[ALU.scala 38:22]
      node _resultReg_T_2 = sub(op1Reg, op2Reg) @[ALU.scala 39:29]
      node _resultReg_T_3 = tail(_resultReg_T_2, 1) @[ALU.scala 39:29]
      resultReg <= _resultReg_T_3 @[ALU.scala 39:19]
    when io.mulSig : @[ALU.scala 42:22]
      node _resultReg_T_4 = mul(op1Reg, op2Reg) @[ALU.scala 43:29]
      resultReg <= _resultReg_T_4 @[ALU.scala 43:19]
    when io.divSig : @[ALU.scala 46:22]
      node _resultReg_T_5 = div(op1Reg, op2Reg) @[ALU.scala 47:29]
      resultReg <= _resultReg_T_5 @[ALU.scala 47:19]
    when io.modSig : @[ALU.scala 50:22]
      node _resultReg_T_6 = rem(op1Reg, op2Reg) @[ALU.scala 51:29]
      resultReg <= _resultReg_T_6 @[ALU.scala 51:19]
    when io.incSig : @[ALU.scala 54:22]
      node _resultReg_T_7 = add(op1Reg, UInt<1>("h1")) @[ALU.scala 55:29]
      node _resultReg_T_8 = tail(_resultReg_T_7, 1) @[ALU.scala 55:29]
      resultReg <= _resultReg_T_8 @[ALU.scala 55:19]
    when io.decSig : @[ALU.scala 58:22]
      node _resultReg_T_9 = sub(op1Reg, UInt<1>("h1")) @[ALU.scala 59:29]
      node _resultReg_T_10 = tail(_resultReg_T_9, 1) @[ALU.scala 59:29]
      resultReg <= _resultReg_T_10 @[ALU.scala 59:19]
    node _T = eq(resultReg, UInt<1>("h0")) @[ALU.scala 62:21]
    node _T_1 = eq(op1Reg, op2Reg) @[ALU.scala 62:39]
    node _T_2 = or(_T, _T_1) @[ALU.scala 62:29]
    when _T_2 : @[ALU.scala 62:51]
      zeroFlagReg <= UInt<1>("h1") @[ALU.scala 63:21]
    else :
      zeroFlagReg <= UInt<1>("h0") @[ALU.scala 65:21]
    io.resultOut <= resultReg @[ALU.scala 68:18]
    io.zeroFlag <= zeroFlagReg @[ALU.scala 69:17]
    io.carryFlag <= carryFlagReg @[ALU.scala 70:18]

  module Processor :
    input clock : Clock
    input reset : UInt<1>
    output io : { finished : UInt<1>}

    reg finishedReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Processor.scala 74:28]
    inst ram of RAM @[Processor.scala 77:19]
    ram.clock <= clock
    ram.reset <= reset
    reg instructionPointerReg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Processor.scala 80:38]
    reg aReg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Processor.scala 81:21]
    reg bReg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Processor.scala 82:21]
    reg cReg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Processor.scala 83:21]
    reg stackPointerReg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Processor.scala 84:32]
    reg mdr : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Processor.scala 85:20]
    inst alu of ALU @[Processor.scala 88:19]
    alu.clock <= clock
    alu.reset <= reset
    reg currentState : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[Processor.scala 90:29]
    reg dataRegister : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Processor.scala 91:29]
    wire instruction_instr : { opcode : UInt<8>, operands : UInt<8>[2]} @[Processor.scala 95:21]
    instruction_instr.opcode <= UInt<1>("h0") @[Processor.scala 96:18]
    wire _instruction_WIRE : UInt<1>[2] @[Processor.scala 97:30]
    _instruction_WIRE[0] <= UInt<1>("h0") @[Processor.scala 97:30]
    _instruction_WIRE[1] <= UInt<1>("h0") @[Processor.scala 97:30]
    instruction_instr.operands <= _instruction_WIRE @[Processor.scala 97:20]
    reg instruction : { opcode : UInt<8>, operands : UInt<8>[2]}, clock with :
      reset => (reset, instruction_instr) @[Processor.scala 94:28]
    reg bytesToRead : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Processor.scala 101:28]
    reg operandCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Processor.scala 102:29]
    reg tStateCount_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    wire dataEn : UInt<1> @[Processor.scala 106:27]
    dataEn <= UInt<1>("h0") @[Processor.scala 106:27]
    wire op1En : UInt<1> @[Processor.scala 107:26]
    op1En <= UInt<1>("h0") @[Processor.scala 107:26]
    wire op2En : UInt<1> @[Processor.scala 108:26]
    op2En <= UInt<1>("h0") @[Processor.scala 108:26]
    wire writeEn : UInt<1> @[Processor.scala 109:28]
    writeEn <= UInt<1>("h0") @[Processor.scala 109:28]
    wire resultEn : UInt<1> @[Processor.scala 110:29]
    resultEn <= UInt<1>("h0") @[Processor.scala 110:29]
    wire op1Load : UInt<1> @[Processor.scala 111:28]
    op1Load <= UInt<1>("h0") @[Processor.scala 111:28]
    wire op2Load : UInt<1> @[Processor.scala 112:28]
    op2Load <= UInt<1>("h0") @[Processor.scala 112:28]
    wire addSig : UInt<1> @[Processor.scala 113:27]
    addSig <= UInt<1>("h0") @[Processor.scala 113:27]
    wire subSig : UInt<1> @[Processor.scala 114:27]
    subSig <= UInt<1>("h0") @[Processor.scala 114:27]
    wire mulSig : UInt<1> @[Processor.scala 115:27]
    mulSig <= UInt<1>("h0") @[Processor.scala 115:27]
    wire divSig : UInt<1> @[Processor.scala 116:27]
    divSig <= UInt<1>("h0") @[Processor.scala 116:27]
    wire modSig : UInt<1> @[Processor.scala 117:27]
    modSig <= UInt<1>("h0") @[Processor.scala 117:27]
    wire incSig : UInt<1> @[Processor.scala 118:27]
    incSig <= UInt<1>("h0") @[Processor.scala 118:27]
    wire decSig : UInt<1> @[Processor.scala 119:27]
    decSig <= UInt<1>("h0") @[Processor.scala 119:27]
    wire zeroFlag : UInt<1> @[Processor.scala 122:29]
    zeroFlag <= UInt<1>("h0") @[Processor.scala 122:29]
    wire carryFlag : UInt<1> @[Processor.scala 123:30]
    carryFlag <= UInt<1>("h0") @[Processor.scala 123:30]
    dataEn <= UInt<1>("h0") @[Processor.scala 126:10]
    op1En <= UInt<1>("h0") @[Processor.scala 127:9]
    op2En <= UInt<1>("h0") @[Processor.scala 128:9]
    writeEn <= UInt<1>("h0") @[Processor.scala 129:11]
    resultEn <= UInt<1>("h0") @[Processor.scala 130:12]
    op1Load <= UInt<1>("h0") @[Processor.scala 131:11]
    op2Load <= UInt<1>("h0") @[Processor.scala 132:11]
    addSig <= UInt<1>("h0") @[Processor.scala 133:10]
    subSig <= UInt<1>("h0") @[Processor.scala 134:10]
    mulSig <= UInt<1>("h0") @[Processor.scala 135:10]
    divSig <= UInt<1>("h0") @[Processor.scala 136:10]
    modSig <= UInt<1>("h0") @[Processor.scala 137:10]
    incSig <= UInt<1>("h0") @[Processor.scala 138:10]
    decSig <= UInt<1>("h0") @[Processor.scala 139:10]
    wire bus : UInt<8> @[Processor.scala 142:24]
    bus <= UInt<8>("h0") @[Processor.scala 142:24]
    node _T = asUInt(UInt<1>("h0")) @[Processor.scala 145:25]
    node _T_1 = asUInt(currentState) @[Processor.scala 145:25]
    node _T_2 = eq(_T, _T_1) @[Processor.scala 145:25]
    when _T_2 : @[Processor.scala 145:25]
      node _T_3 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 148:31]
      when _T_3 : @[Processor.scala 148:40]
        bus <= UInt<1>("h0") @[Processor.scala 150:13]
        node wrap = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
        node _value_T = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
        node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
        tStateCount_value <= _value_T_1 @[Counter.scala 77:15]
      else :
        node _T_4 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 152:39]
        when _T_4 : @[Processor.scala 152:48]
          dataEn <= UInt<1>("h1") @[Processor.scala 154:16]
          instructionPointerReg <= bus @[Processor.scala 155:31]
          currentState <= UInt<1>("h1") @[Processor.scala 156:22]
          tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
    else :
      node _T_5 = asUInt(UInt<1>("h1")) @[Processor.scala 145:25]
      node _T_6 = asUInt(currentState) @[Processor.scala 145:25]
      node _T_7 = eq(_T_5, _T_6) @[Processor.scala 145:25]
      when _T_7 : @[Processor.scala 145:25]
        node _T_8 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 161:31]
        when _T_8 : @[Processor.scala 161:40]
          bus <= instructionPointerReg @[Processor.scala 163:13]
          node wrap_1 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
          node _value_T_2 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
          node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
          tStateCount_value <= _value_T_3 @[Counter.scala 77:15]
        else :
          node _T_9 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 165:38]
          when _T_9 : @[Processor.scala 165:47]
            dataEn <= UInt<1>("h1") @[Processor.scala 167:16]
            dataRegister <= bus @[Processor.scala 168:22]
            tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
            node _T_10 = eq(bytesToRead, UInt<1>("h0")) @[Processor.scala 171:27]
            when _T_10 : @[Processor.scala 171:36]
              currentState <= UInt<2>("h2") @[Processor.scala 174:24]
            else :
              node _T_11 = gt(bytesToRead, UInt<1>("h0")) @[Processor.scala 175:34]
              when _T_11 : @[Processor.scala 175:41]
                currentState <= UInt<3>("h4") @[Processor.scala 178:24]
      else :
        node _T_12 = asUInt(UInt<2>("h2")) @[Processor.scala 145:25]
        node _T_13 = asUInt(currentState) @[Processor.scala 145:25]
        node _T_14 = eq(_T_12, _T_13) @[Processor.scala 145:25]
        when _T_14 : @[Processor.scala 145:25]
          instruction.opcode <= dataRegister @[Processor.scala 185:26]
          operandCount <= UInt<1>("h0") @[Processor.scala 188:20]
          node _T_15 = eq(UInt<1>("h0"), dataRegister) @[Processor.scala 191:29]
          when _T_15 : @[Processor.scala 191:29]
            bytesToRead <= UInt<2>("h2") @[Processor.scala 195:23]
          else :
            node _T_16 = eq(UInt<1>("h1"), dataRegister) @[Processor.scala 191:29]
            when _T_16 : @[Processor.scala 191:29]
              bytesToRead <= UInt<2>("h2") @[Processor.scala 198:23]
            else :
              node _T_17 = eq(UInt<2>("h2"), dataRegister) @[Processor.scala 191:29]
              when _T_17 : @[Processor.scala 191:29]
                bytesToRead <= UInt<2>("h2") @[Processor.scala 201:23]
              else :
                node _T_18 = eq(UInt<2>("h3"), dataRegister) @[Processor.scala 191:29]
                when _T_18 : @[Processor.scala 191:29]
                  bytesToRead <= UInt<2>("h2") @[Processor.scala 204:23]
                else :
                  node _T_19 = eq(UInt<3>("h4"), dataRegister) @[Processor.scala 191:29]
                  when _T_19 : @[Processor.scala 191:29]
                    bytesToRead <= UInt<2>("h2") @[Processor.scala 207:23]
                  else :
                    node _T_20 = eq(UInt<3>("h5"), dataRegister) @[Processor.scala 191:29]
                    when _T_20 : @[Processor.scala 191:29]
                      bytesToRead <= UInt<2>("h2") @[Processor.scala 210:23]
                    else :
                      node _T_21 = eq(UInt<3>("h6"), dataRegister) @[Processor.scala 191:29]
                      when _T_21 : @[Processor.scala 191:29]
                        bytesToRead <= UInt<1>("h1") @[Processor.scala 213:23]
                      else :
                        node _T_22 = eq(UInt<3>("h7"), dataRegister) @[Processor.scala 191:29]
                        when _T_22 : @[Processor.scala 191:29]
                          bytesToRead <= UInt<1>("h1") @[Processor.scala 216:23]
                        else :
                          node _T_23 = eq(UInt<4>("h8"), dataRegister) @[Processor.scala 191:29]
                          when _T_23 : @[Processor.scala 191:29]
                            bytesToRead <= UInt<2>("h2") @[Processor.scala 219:23]
                          else :
                            node _T_24 = eq(UInt<4>("h9"), dataRegister) @[Processor.scala 191:29]
                            when _T_24 : @[Processor.scala 191:29]
                              bytesToRead <= UInt<2>("h2") @[Processor.scala 222:23]
                            else :
                              node _T_25 = eq(UInt<4>("ha"), dataRegister) @[Processor.scala 191:29]
                              when _T_25 : @[Processor.scala 191:29]
                                bytesToRead <= UInt<2>("h2") @[Processor.scala 225:23]
                              else :
                                node _T_26 = eq(UInt<4>("hb"), dataRegister) @[Processor.scala 191:29]
                                when _T_26 : @[Processor.scala 191:29]
                                  bytesToRead <= UInt<2>("h2") @[Processor.scala 228:23]
                                else :
                                  node _T_27 = eq(UInt<5>("h16"), dataRegister) @[Processor.scala 191:29]
                                  when _T_27 : @[Processor.scala 191:29]
                                    bytesToRead <= UInt<2>("h2") @[Processor.scala 231:23]
                                  else :
                                    node _T_28 = eq(UInt<5>("h17"), dataRegister) @[Processor.scala 191:29]
                                    when _T_28 : @[Processor.scala 191:29]
                                      bytesToRead <= UInt<2>("h2") @[Processor.scala 234:23]
                                    else :
                                      node _T_29 = eq(UInt<5>("h18"), dataRegister) @[Processor.scala 191:29]
                                      when _T_29 : @[Processor.scala 191:29]
                                        bytesToRead <= UInt<2>("h2") @[Processor.scala 237:23]
                                      else :
                                        node _T_30 = eq(UInt<5>("h19"), dataRegister) @[Processor.scala 191:29]
                                        when _T_30 : @[Processor.scala 191:29]
                                          bytesToRead <= UInt<2>("h2") @[Processor.scala 240:23]
                                        else :
                                          node _T_31 = eq(UInt<5>("h1a"), dataRegister) @[Processor.scala 191:29]
                                          when _T_31 : @[Processor.scala 191:29]
                                            bytesToRead <= UInt<2>("h2") @[Processor.scala 243:23]
                                          else :
                                            node _T_32 = eq(UInt<5>("h1b"), dataRegister) @[Processor.scala 191:29]
                                            when _T_32 : @[Processor.scala 191:29]
                                              bytesToRead <= UInt<2>("h2") @[Processor.scala 246:23]
                                            else :
                                              node _T_33 = eq(UInt<4>("hc"), dataRegister) @[Processor.scala 191:29]
                                              when _T_33 : @[Processor.scala 191:29]
                                                bytesToRead <= UInt<1>("h1") @[Processor.scala 249:23]
                                              else :
                                                node _T_34 = eq(UInt<4>("hd"), dataRegister) @[Processor.scala 191:29]
                                                when _T_34 : @[Processor.scala 191:29]
                                                  bytesToRead <= UInt<1>("h1") @[Processor.scala 252:23]
                                                else :
                                                  node _T_35 = eq(UInt<4>("he"), dataRegister) @[Processor.scala 191:29]
                                                  when _T_35 : @[Processor.scala 191:29]
                                                    bytesToRead <= UInt<1>("h1") @[Processor.scala 255:23]
                                                  else :
                                                    node _T_36 = eq(UInt<4>("hf"), dataRegister) @[Processor.scala 191:29]
                                                    when _T_36 : @[Processor.scala 191:29]
                                                      bytesToRead <= UInt<2>("h2") @[Processor.scala 258:23]
                                                    else :
                                                      node _T_37 = eq(UInt<5>("h11"), dataRegister) @[Processor.scala 191:29]
                                                      when _T_37 : @[Processor.scala 191:29]
                                                        bytesToRead <= UInt<1>("h1") @[Processor.scala 261:23]
                                                      else :
                                                        node _T_38 = eq(UInt<5>("h12"), dataRegister) @[Processor.scala 191:29]
                                                        when _T_38 : @[Processor.scala 191:29]
                                                          bytesToRead <= UInt<1>("h1") @[Processor.scala 264:23]
                                                        else :
                                                          node _T_39 = eq(UInt<5>("h14"), dataRegister) @[Processor.scala 191:29]
                                                          when _T_39 : @[Processor.scala 191:29]
                                                            bytesToRead <= UInt<1>("h0") @[Processor.scala 267:23]
                                                          else :
                                                            node _T_40 = eq(UInt<5>("h13"), dataRegister) @[Processor.scala 191:29]
                                                            when _T_40 : @[Processor.scala 191:29]
                                                              bytesToRead <= UInt<1>("h0") @[Processor.scala 270:23]
                                                            else :
                                                              node _T_41 = eq(UInt<5>("h15"), dataRegister) @[Processor.scala 191:29]
                                                              when _T_41 : @[Processor.scala 191:29]
                                                                bytesToRead <= UInt<1>("h0") @[Processor.scala 273:23]
                                                              else :
                                                                node _T_42 = eq(UInt<5>("h10"), dataRegister) @[Processor.scala 191:29]
                                                                when _T_42 : @[Processor.scala 191:29]
                                                                  bytesToRead <= UInt<1>("h1") @[Processor.scala 276:23]
                                                                else :
                                                                  node _T_43 = eq(UInt<5>("h1c"), dataRegister) @[Processor.scala 191:29]
                                                                  when _T_43 : @[Processor.scala 191:29]
                                                                    bytesToRead <= UInt<2>("h2") @[Processor.scala 279:23]
                                                                  else :
                                                                    node _T_44 = eq(UInt<5>("h1d"), dataRegister) @[Processor.scala 191:29]
                                                                    when _T_44 : @[Processor.scala 191:29]
                                                                      bytesToRead <= UInt<2>("h2") @[Processor.scala 282:23]
                                                                    else :
                                                                      node _T_45 = eq(UInt<5>("h1e"), dataRegister) @[Processor.scala 191:29]
                                                                      when _T_45 : @[Processor.scala 191:29]
                                                                        bytesToRead <= UInt<2>("h2") @[Processor.scala 285:23]
                                                                      else :
                                                                        node _T_46 = eq(UInt<5>("h1f"), dataRegister) @[Processor.scala 191:29]
                                                                        when _T_46 : @[Processor.scala 191:29]
                                                                          bytesToRead <= UInt<2>("h2") @[Processor.scala 288:23]
                                                                        else :
                                                                          node _T_47 = eq(UInt<6>("h20"), dataRegister) @[Processor.scala 191:29]
                                                                          when _T_47 : @[Processor.scala 191:29]
                                                                            bytesToRead <= UInt<2>("h2") @[Processor.scala 291:23]
          currentState <= UInt<2>("h3") @[Processor.scala 296:20]
        else :
          node _T_48 = asUInt(UInt<2>("h3")) @[Processor.scala 145:25]
          node _T_49 = asUInt(currentState) @[Processor.scala 145:25]
          node _T_50 = eq(_T_48, _T_49) @[Processor.scala 145:25]
          when _T_50 : @[Processor.scala 145:25]
            node _instructionPointerReg_T = add(instructionPointerReg, UInt<1>("h1")) @[Processor.scala 300:54]
            node _instructionPointerReg_T_1 = tail(_instructionPointerReg_T, 1) @[Processor.scala 300:54]
            instructionPointerReg <= _instructionPointerReg_T_1 @[Processor.scala 300:29]
            node _T_51 = eq(bytesToRead, UInt<1>("h0")) @[Processor.scala 301:25]
            when _T_51 : @[Processor.scala 301:34]
              currentState <= UInt<3>("h5") @[Processor.scala 304:22]
            else :
              currentState <= UInt<1>("h1") @[Processor.scala 308:22]
          else :
            node _T_52 = asUInt(UInt<3>("h4")) @[Processor.scala 145:25]
            node _T_53 = asUInt(currentState) @[Processor.scala 145:25]
            node _T_54 = eq(_T_52, _T_53) @[Processor.scala 145:25]
            when _T_54 : @[Processor.scala 145:25]
              node _T_55 = bits(operandCount, 0, 0)
              instruction.operands[_T_55] <= dataRegister @[Processor.scala 312:42]
              node _bytesToRead_T = sub(bytesToRead, UInt<1>("h1")) @[Processor.scala 313:34]
              node _bytesToRead_T_1 = tail(_bytesToRead_T, 1) @[Processor.scala 313:34]
              bytesToRead <= _bytesToRead_T_1 @[Processor.scala 313:19]
              node _operandCount_T = add(operandCount, UInt<1>("h1")) @[Processor.scala 314:36]
              node _operandCount_T_1 = tail(_operandCount_T, 1) @[Processor.scala 314:36]
              operandCount <= _operandCount_T_1 @[Processor.scala 314:20]
              currentState <= UInt<2>("h3") @[Processor.scala 315:20]
            else :
              node _T_56 = asUInt(UInt<3>("h5")) @[Processor.scala 145:25]
              node _T_57 = asUInt(currentState) @[Processor.scala 145:25]
              node _T_58 = eq(_T_56, _T_57) @[Processor.scala 145:25]
              when _T_58 : @[Processor.scala 145:25]
                node _T_59 = eq(UInt<1>("h0"), instruction.opcode) @[Processor.scala 322:23]
                when _T_59 : @[Processor.scala 322:23]
                  node _T_60 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 340:44]
                  when _T_60 : @[Processor.scala 340:44]
                    bus <= aReg @[Processor.scala 342:19]
                  else :
                    node _T_61 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 340:44]
                    when _T_61 : @[Processor.scala 340:44]
                      bus <= bReg @[Processor.scala 345:19]
                    else :
                      node _T_62 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 340:44]
                      when _T_62 : @[Processor.scala 340:44]
                        bus <= cReg @[Processor.scala 348:19]
                  node _T_63 = eq(UInt<1>("h0"), instruction.operands[1]) @[Processor.scala 352:44]
                  when _T_63 : @[Processor.scala 352:44]
                    aReg <= bus @[Processor.scala 354:20]
                  else :
                    node _T_64 = eq(UInt<1>("h1"), instruction.operands[1]) @[Processor.scala 352:44]
                    when _T_64 : @[Processor.scala 352:44]
                      bReg <= bus @[Processor.scala 357:20]
                    else :
                      node _T_65 = eq(UInt<2>("h2"), instruction.operands[1]) @[Processor.scala 352:44]
                      when _T_65 : @[Processor.scala 352:44]
                        cReg <= bus @[Processor.scala 360:20]
                  currentState <= UInt<1>("h1") @[Processor.scala 363:24]
                else :
                  node _T_66 = eq(UInt<1>("h1"), instruction.opcode) @[Processor.scala 322:23]
                  when _T_66 : @[Processor.scala 322:23]
                    node _T_67 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 367:35]
                    when _T_67 : @[Processor.scala 367:44]
                      node _T_68 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 368:46]
                      when _T_68 : @[Processor.scala 368:46]
                        mdr <= aReg @[Processor.scala 370:21]
                      else :
                        node _T_69 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 368:46]
                        when _T_69 : @[Processor.scala 368:46]
                          mdr <= bReg @[Processor.scala 373:21]
                        else :
                          node _T_70 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 368:46]
                          when _T_70 : @[Processor.scala 368:46]
                            mdr <= cReg @[Processor.scala 376:21]
                      node wrap_2 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                      node _value_T_4 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                      node _value_T_5 = tail(_value_T_4, 1) @[Counter.scala 77:24]
                      tStateCount_value <= _value_T_5 @[Counter.scala 77:15]
                    else :
                      node _T_71 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 380:42]
                      when _T_71 : @[Processor.scala 380:51]
                        op2En <= UInt<1>("h1") @[Processor.scala 381:19]
                        writeEn <= UInt<1>("h1") @[Processor.scala 382:21]
                        currentState <= UInt<1>("h1") @[Processor.scala 383:26]
                        tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                  else :
                    node _T_72 = eq(UInt<2>("h2"), instruction.opcode) @[Processor.scala 322:23]
                    when _T_72 : @[Processor.scala 322:23]
                      node _T_73 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 389:35]
                      when _T_73 : @[Processor.scala 389:44]
                        bus <= instruction.operands[0] @[Processor.scala 391:17]
                        node wrap_3 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                        node _value_T_6 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                        node _value_T_7 = tail(_value_T_6, 1) @[Counter.scala 77:24]
                        tStateCount_value <= _value_T_7 @[Counter.scala 77:15]
                      else :
                        node _T_74 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 393:43]
                        when _T_74 : @[Processor.scala 393:52]
                          dataEn <= UInt<1>("h1") @[Processor.scala 395:20]
                          node _T_75 = eq(UInt<1>("h0"), instruction.operands[1]) @[Processor.scala 396:46]
                          when _T_75 : @[Processor.scala 396:46]
                            aReg <= bus @[Processor.scala 398:22]
                          else :
                            node _T_76 = eq(UInt<1>("h1"), instruction.operands[1]) @[Processor.scala 396:46]
                            when _T_76 : @[Processor.scala 396:46]
                              bReg <= bus @[Processor.scala 401:22]
                            else :
                              node _T_77 = eq(UInt<2>("h2"), instruction.operands[1]) @[Processor.scala 396:46]
                              when _T_77 : @[Processor.scala 396:46]
                                cReg <= bus @[Processor.scala 404:22]
                          currentState <= UInt<1>("h1") @[Processor.scala 407:26]
                          tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                    else :
                      node _T_78 = eq(UInt<2>("h3"), instruction.opcode) @[Processor.scala 322:23]
                      when _T_78 : @[Processor.scala 322:23]
                        node _T_79 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 413:35]
                        when _T_79 : @[Processor.scala 413:44]
                          node _T_80 = eq(UInt<1>("h0"), instruction.operands[1]) @[Processor.scala 415:46]
                          when _T_80 : @[Processor.scala 415:46]
                            aReg <= instruction.operands[0] @[Processor.scala 417:22]
                          else :
                            node _T_81 = eq(UInt<1>("h1"), instruction.operands[1]) @[Processor.scala 415:46]
                            when _T_81 : @[Processor.scala 415:46]
                              bReg <= instruction.operands[0] @[Processor.scala 420:22]
                            else :
                              node _T_82 = eq(UInt<2>("h2"), instruction.operands[1]) @[Processor.scala 415:46]
                              when _T_82 : @[Processor.scala 415:46]
                                cReg <= instruction.operands[0] @[Processor.scala 423:22]
                          currentState <= UInt<1>("h1") @[Processor.scala 426:26]
                          tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                      else :
                        node _T_83 = eq(UInt<3>("h4"), instruction.opcode) @[Processor.scala 322:23]
                        when _T_83 : @[Processor.scala 322:23]
                          node _T_84 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 432:35]
                          when _T_84 : @[Processor.scala 432:44]
                            node _T_85 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 433:46]
                            when _T_85 : @[Processor.scala 433:46]
                              bus <= aReg @[Processor.scala 435:21]
                            else :
                              node _T_86 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 433:46]
                              when _T_86 : @[Processor.scala 433:46]
                                bus <= bReg @[Processor.scala 438:21]
                              else :
                                node _T_87 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 433:46]
                                when _T_87 : @[Processor.scala 433:46]
                                  bus <= cReg @[Processor.scala 441:21]
                            node wrap_4 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                            node _value_T_8 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                            node _value_T_9 = tail(_value_T_8, 1) @[Counter.scala 77:24]
                            tStateCount_value <= _value_T_9 @[Counter.scala 77:15]
                          else :
                            node _T_88 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 445:42]
                            when _T_88 : @[Processor.scala 445:51]
                              dataEn <= UInt<1>("h1") @[Processor.scala 446:20]
                              node _T_89 = eq(UInt<1>("h0"), instruction.operands[1]) @[Processor.scala 447:46]
                              when _T_89 : @[Processor.scala 447:46]
                                aReg <= bus @[Processor.scala 449:22]
                              else :
                                node _T_90 = eq(UInt<1>("h1"), instruction.operands[1]) @[Processor.scala 447:46]
                                when _T_90 : @[Processor.scala 447:46]
                                  bReg <= bus @[Processor.scala 452:22]
                                else :
                                  node _T_91 = eq(UInt<2>("h2"), instruction.operands[1]) @[Processor.scala 447:46]
                                  when _T_91 : @[Processor.scala 447:46]
                                    cReg <= bus @[Processor.scala 455:22]
                              currentState <= UInt<1>("h1") @[Processor.scala 458:26]
                              tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                        else :
                          node _T_92 = eq(UInt<3>("h5"), instruction.opcode) @[Processor.scala 322:23]
                          when _T_92 : @[Processor.scala 322:23]
                            node _T_93 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 464:35]
                            when _T_93 : @[Processor.scala 464:44]
                              node _T_94 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 465:46]
                              when _T_94 : @[Processor.scala 465:46]
                                mdr <= aReg @[Processor.scala 467:21]
                              else :
                                node _T_95 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 465:46]
                                when _T_95 : @[Processor.scala 465:46]
                                  mdr <= bReg @[Processor.scala 470:21]
                                else :
                                  node _T_96 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 465:46]
                                  when _T_96 : @[Processor.scala 465:46]
                                    mdr <= cReg @[Processor.scala 473:21]
                              node wrap_5 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                              node _value_T_10 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                              node _value_T_11 = tail(_value_T_10, 1) @[Counter.scala 77:24]
                              tStateCount_value <= _value_T_11 @[Counter.scala 77:15]
                            else :
                              node _T_97 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 477:42]
                              when _T_97 : @[Processor.scala 477:51]
                                node _T_98 = eq(UInt<1>("h0"), instruction.operands[1]) @[Processor.scala 478:46]
                                when _T_98 : @[Processor.scala 478:46]
                                  bus <= aReg @[Processor.scala 480:21]
                                else :
                                  node _T_99 = eq(UInt<1>("h1"), instruction.operands[1]) @[Processor.scala 478:46]
                                  when _T_99 : @[Processor.scala 478:46]
                                    bus <= bReg @[Processor.scala 483:21]
                                  else :
                                    node _T_100 = eq(UInt<2>("h2"), instruction.operands[1]) @[Processor.scala 478:46]
                                    when _T_100 : @[Processor.scala 478:46]
                                      bus <= cReg @[Processor.scala 486:21]
                                writeEn <= UInt<1>("h1") @[Processor.scala 489:21]
                                currentState <= UInt<1>("h1") @[Processor.scala 490:26]
                                tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                          else :
                            node _T_101 = eq(UInt<3>("h6"), instruction.opcode) @[Processor.scala 322:23]
                            when _T_101 : @[Processor.scala 322:23]
                              node _T_102 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 497:35]
                              when _T_102 : @[Processor.scala 497:44]
                                node _T_103 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 499:46]
                                when _T_103 : @[Processor.scala 499:46]
                                  bus <= aReg @[Processor.scala 501:21]
                                else :
                                  node _T_104 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 499:46]
                                  when _T_104 : @[Processor.scala 499:46]
                                    bus <= bReg @[Processor.scala 504:21]
                                  else :
                                    node _T_105 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 499:46]
                                    when _T_105 : @[Processor.scala 499:46]
                                      bus <= cReg @[Processor.scala 507:21]
                                op1Load <= UInt<1>("h1") @[Processor.scala 510:21]
                                node wrap_6 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                node _value_T_12 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                node _value_T_13 = tail(_value_T_12, 1) @[Counter.scala 77:24]
                                tStateCount_value <= _value_T_13 @[Counter.scala 77:15]
                              else :
                                node _T_106 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 512:43]
                                when _T_106 : @[Processor.scala 512:52]
                                  incSig <= UInt<1>("h1") @[Processor.scala 514:20]
                                  node wrap_7 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                  node _value_T_14 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                  node _value_T_15 = tail(_value_T_14, 1) @[Counter.scala 77:24]
                                  tStateCount_value <= _value_T_15 @[Counter.scala 77:15]
                                else :
                                  node _T_107 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 517:43]
                                  when _T_107 : @[Processor.scala 517:52]
                                    node _T_108 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 519:46]
                                    when _T_108 : @[Processor.scala 519:46]
                                      aReg <= bus @[Processor.scala 521:22]
                                    else :
                                      node _T_109 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 519:46]
                                      when _T_109 : @[Processor.scala 519:46]
                                        bReg <= bus @[Processor.scala 524:22]
                                      else :
                                        node _T_110 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 519:46]
                                        when _T_110 : @[Processor.scala 519:46]
                                          cReg <= bus @[Processor.scala 527:22]
                                    resultEn <= UInt<1>("h1") @[Processor.scala 530:22]
                                    tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                    currentState <= UInt<1>("h1") @[Processor.scala 532:26]
                            else :
                              node _T_111 = eq(UInt<3>("h7"), instruction.opcode) @[Processor.scala 322:23]
                              when _T_111 : @[Processor.scala 322:23]
                                node _T_112 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 538:35]
                                when _T_112 : @[Processor.scala 538:44]
                                  node _T_113 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 540:46]
                                  when _T_113 : @[Processor.scala 540:46]
                                    bus <= aReg @[Processor.scala 542:21]
                                  else :
                                    node _T_114 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 540:46]
                                    when _T_114 : @[Processor.scala 540:46]
                                      bus <= bReg @[Processor.scala 545:21]
                                    else :
                                      node _T_115 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 540:46]
                                      when _T_115 : @[Processor.scala 540:46]
                                        bus <= cReg @[Processor.scala 548:21]
                                  op1Load <= UInt<1>("h1") @[Processor.scala 551:21]
                                  node wrap_8 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                  node _value_T_16 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                  node _value_T_17 = tail(_value_T_16, 1) @[Counter.scala 77:24]
                                  tStateCount_value <= _value_T_17 @[Counter.scala 77:15]
                                else :
                                  node _T_116 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 553:43]
                                  when _T_116 : @[Processor.scala 553:52]
                                    decSig <= UInt<1>("h1") @[Processor.scala 555:20]
                                    node wrap_9 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                    node _value_T_18 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                    node _value_T_19 = tail(_value_T_18, 1) @[Counter.scala 77:24]
                                    tStateCount_value <= _value_T_19 @[Counter.scala 77:15]
                                  else :
                                    node _T_117 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 558:43]
                                    when _T_117 : @[Processor.scala 558:52]
                                      node _T_118 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 560:46]
                                      when _T_118 : @[Processor.scala 560:46]
                                        aReg <= bus @[Processor.scala 562:22]
                                      else :
                                        node _T_119 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 560:46]
                                        when _T_119 : @[Processor.scala 560:46]
                                          bReg <= bus @[Processor.scala 565:22]
                                        else :
                                          node _T_120 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 560:46]
                                          when _T_120 : @[Processor.scala 560:46]
                                            cReg <= bus @[Processor.scala 568:22]
                                      resultEn <= UInt<1>("h1") @[Processor.scala 571:22]
                                      tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                      currentState <= UInt<1>("h1") @[Processor.scala 573:26]
                              else :
                                node _T_121 = eq(UInt<4>("h8"), instruction.opcode) @[Processor.scala 322:23]
                                when _T_121 : @[Processor.scala 322:23]
                                  node _T_122 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 580:35]
                                  when _T_122 : @[Processor.scala 580:44]
                                    node _T_123 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 581:46]
                                    when _T_123 : @[Processor.scala 581:46]
                                      bus <= aReg @[Processor.scala 583:21]
                                    else :
                                      node _T_124 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 581:46]
                                      when _T_124 : @[Processor.scala 581:46]
                                        bus <= bReg @[Processor.scala 586:21]
                                      else :
                                        node _T_125 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 581:46]
                                        when _T_125 : @[Processor.scala 581:46]
                                          bus <= cReg @[Processor.scala 589:21]
                                    op1Load <= UInt<1>("h1") @[Processor.scala 592:21]
                                    node wrap_10 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                    node _value_T_20 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                    node _value_T_21 = tail(_value_T_20, 1) @[Counter.scala 77:24]
                                    tStateCount_value <= _value_T_21 @[Counter.scala 77:15]
                                  else :
                                    node _T_126 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 594:43]
                                    when _T_126 : @[Processor.scala 594:52]
                                      node _T_127 = eq(UInt<1>("h0"), instruction.operands[1]) @[Processor.scala 596:46]
                                      when _T_127 : @[Processor.scala 596:46]
                                        bus <= aReg @[Processor.scala 598:21]
                                      else :
                                        node _T_128 = eq(UInt<1>("h1"), instruction.operands[1]) @[Processor.scala 596:46]
                                        when _T_128 : @[Processor.scala 596:46]
                                          bus <= bReg @[Processor.scala 601:21]
                                        else :
                                          node _T_129 = eq(UInt<2>("h2"), instruction.operands[1]) @[Processor.scala 596:46]
                                          when _T_129 : @[Processor.scala 596:46]
                                            bus <= cReg @[Processor.scala 604:21]
                                      op2Load <= UInt<1>("h1") @[Processor.scala 607:21]
                                      node wrap_11 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                      node _value_T_22 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                      node _value_T_23 = tail(_value_T_22, 1) @[Counter.scala 77:24]
                                      tStateCount_value <= _value_T_23 @[Counter.scala 77:15]
                                    else :
                                      node _T_130 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 609:43]
                                      when _T_130 : @[Processor.scala 609:52]
                                        addSig <= UInt<1>("h1") @[Processor.scala 611:20]
                                        node wrap_12 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                        node _value_T_24 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                        node _value_T_25 = tail(_value_T_24, 1) @[Counter.scala 77:24]
                                        tStateCount_value <= _value_T_25 @[Counter.scala 77:15]
                                      else :
                                        node _T_131 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 613:43]
                                        when _T_131 : @[Processor.scala 613:52]
                                          resultEn <= UInt<1>("h1") @[Processor.scala 615:22]
                                          node _T_132 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 616:46]
                                          when _T_132 : @[Processor.scala 616:46]
                                            aReg <= bus @[Processor.scala 618:22]
                                          else :
                                            node _T_133 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 616:46]
                                            when _T_133 : @[Processor.scala 616:46]
                                              bReg <= bus @[Processor.scala 621:22]
                                            else :
                                              node _T_134 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 616:46]
                                              when _T_134 : @[Processor.scala 616:46]
                                                cReg <= bus @[Processor.scala 624:22]
                                          tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                          currentState <= UInt<1>("h1") @[Processor.scala 628:26]
                                else :
                                  node _T_135 = eq(UInt<4>("h9"), instruction.opcode) @[Processor.scala 322:23]
                                  when _T_135 : @[Processor.scala 322:23]
                                    node _T_136 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 635:35]
                                    when _T_136 : @[Processor.scala 635:44]
                                      node _T_137 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 637:46]
                                      when _T_137 : @[Processor.scala 637:46]
                                        bus <= aReg @[Processor.scala 639:21]
                                      else :
                                        node _T_138 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 637:46]
                                        when _T_138 : @[Processor.scala 637:46]
                                          bus <= bReg @[Processor.scala 642:21]
                                        else :
                                          node _T_139 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 637:46]
                                          when _T_139 : @[Processor.scala 637:46]
                                            bus <= cReg @[Processor.scala 645:21]
                                      op1Load <= UInt<1>("h1") @[Processor.scala 648:21]
                                      node wrap_13 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                      node _value_T_26 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                      node _value_T_27 = tail(_value_T_26, 1) @[Counter.scala 77:24]
                                      tStateCount_value <= _value_T_27 @[Counter.scala 77:15]
                                    else :
                                      node _T_140 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 650:43]
                                      when _T_140 : @[Processor.scala 650:52]
                                        bus <= instruction.operands[1] @[Processor.scala 652:17]
                                        node wrap_14 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                        node _value_T_28 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                        node _value_T_29 = tail(_value_T_28, 1) @[Counter.scala 77:24]
                                        tStateCount_value <= _value_T_29 @[Counter.scala 77:15]
                                      else :
                                        node _T_141 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 654:43]
                                        when _T_141 : @[Processor.scala 654:52]
                                          dataEn <= UInt<1>("h1") @[Processor.scala 656:20]
                                          op2Load <= UInt<1>("h1") @[Processor.scala 657:21]
                                          node wrap_15 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                          node _value_T_30 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                          node _value_T_31 = tail(_value_T_30, 1) @[Counter.scala 77:24]
                                          tStateCount_value <= _value_T_31 @[Counter.scala 77:15]
                                        else :
                                          node _T_142 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 659:43]
                                          when _T_142 : @[Processor.scala 659:52]
                                            addSig <= UInt<1>("h1") @[Processor.scala 661:20]
                                            node wrap_16 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                            node _value_T_32 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                            node _value_T_33 = tail(_value_T_32, 1) @[Counter.scala 77:24]
                                            tStateCount_value <= _value_T_33 @[Counter.scala 77:15]
                                          else :
                                            node _T_143 = eq(tStateCount_value, UInt<3>("h4")) @[Processor.scala 663:43]
                                            when _T_143 : @[Processor.scala 663:52]
                                              resultEn <= UInt<1>("h1") @[Processor.scala 665:22]
                                              node _T_144 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 666:46]
                                              when _T_144 : @[Processor.scala 666:46]
                                                aReg <= bus @[Processor.scala 668:22]
                                              else :
                                                node _T_145 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 666:46]
                                                when _T_145 : @[Processor.scala 666:46]
                                                  bReg <= bus @[Processor.scala 671:22]
                                                else :
                                                  node _T_146 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 666:46]
                                                  when _T_146 : @[Processor.scala 666:46]
                                                    cReg <= bus @[Processor.scala 674:22]
                                              tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                              currentState <= UInt<1>("h1") @[Processor.scala 678:26]
                                  else :
                                    node _T_147 = eq(UInt<5>("h1c"), instruction.opcode) @[Processor.scala 322:23]
                                    when _T_147 : @[Processor.scala 322:23]
                                      node _T_148 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 684:35]
                                      when _T_148 : @[Processor.scala 684:44]
                                        node _T_149 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 686:46]
                                        when _T_149 : @[Processor.scala 686:46]
                                          bus <= aReg @[Processor.scala 688:21]
                                        else :
                                          node _T_150 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 686:46]
                                          when _T_150 : @[Processor.scala 686:46]
                                            bus <= bReg @[Processor.scala 691:21]
                                          else :
                                            node _T_151 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 686:46]
                                            when _T_151 : @[Processor.scala 686:46]
                                              bus <= cReg @[Processor.scala 694:21]
                                        op1Load <= UInt<1>("h1") @[Processor.scala 697:21]
                                        node wrap_17 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                        node _value_T_34 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                        node _value_T_35 = tail(_value_T_34, 1) @[Counter.scala 77:24]
                                        tStateCount_value <= _value_T_35 @[Counter.scala 77:15]
                                      else :
                                        node _T_152 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 699:43]
                                        when _T_152 : @[Processor.scala 699:52]
                                          bus <= instruction.operands[1] @[Processor.scala 701:17]
                                          op2Load <= UInt<1>("h1") @[Processor.scala 702:21]
                                          node wrap_18 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                          node _value_T_36 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                          node _value_T_37 = tail(_value_T_36, 1) @[Counter.scala 77:24]
                                          tStateCount_value <= _value_T_37 @[Counter.scala 77:15]
                                        else :
                                          node _T_153 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 704:43]
                                          when _T_153 : @[Processor.scala 704:52]
                                            addSig <= UInt<1>("h1") @[Processor.scala 706:20]
                                            node wrap_19 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                            node _value_T_38 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                            node _value_T_39 = tail(_value_T_38, 1) @[Counter.scala 77:24]
                                            tStateCount_value <= _value_T_39 @[Counter.scala 77:15]
                                          else :
                                            node _T_154 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 708:43]
                                            when _T_154 : @[Processor.scala 708:52]
                                              resultEn <= UInt<1>("h1") @[Processor.scala 710:22]
                                              node _T_155 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 711:46]
                                              when _T_155 : @[Processor.scala 711:46]
                                                aReg <= bus @[Processor.scala 713:22]
                                              else :
                                                node _T_156 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 711:46]
                                                when _T_156 : @[Processor.scala 711:46]
                                                  bReg <= bus @[Processor.scala 716:22]
                                                else :
                                                  node _T_157 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 711:46]
                                                  when _T_157 : @[Processor.scala 711:46]
                                                    cReg <= bus @[Processor.scala 719:22]
                                              tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                              currentState <= UInt<1>("h1") @[Processor.scala 723:26]
                                    else :
                                      node _T_158 = eq(UInt<4>("ha"), instruction.opcode) @[Processor.scala 322:23]
                                      when _T_158 : @[Processor.scala 322:23]
                                        node _T_159 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 730:35]
                                        when _T_159 : @[Processor.scala 730:44]
                                          node _T_160 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 731:46]
                                          when _T_160 : @[Processor.scala 731:46]
                                            bus <= aReg @[Processor.scala 733:21]
                                          else :
                                            node _T_161 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 731:46]
                                            when _T_161 : @[Processor.scala 731:46]
                                              bus <= bReg @[Processor.scala 736:21]
                                            else :
                                              node _T_162 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 731:46]
                                              when _T_162 : @[Processor.scala 731:46]
                                                bus <= cReg @[Processor.scala 739:21]
                                          op1Load <= UInt<1>("h1") @[Processor.scala 742:21]
                                          node wrap_20 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                          node _value_T_40 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                          node _value_T_41 = tail(_value_T_40, 1) @[Counter.scala 77:24]
                                          tStateCount_value <= _value_T_41 @[Counter.scala 77:15]
                                        else :
                                          node _T_163 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 744:43]
                                          when _T_163 : @[Processor.scala 744:52]
                                            node _T_164 = eq(UInt<1>("h0"), instruction.operands[1]) @[Processor.scala 746:46]
                                            when _T_164 : @[Processor.scala 746:46]
                                              bus <= aReg @[Processor.scala 748:21]
                                            else :
                                              node _T_165 = eq(UInt<1>("h1"), instruction.operands[1]) @[Processor.scala 746:46]
                                              when _T_165 : @[Processor.scala 746:46]
                                                bus <= bReg @[Processor.scala 751:21]
                                              else :
                                                node _T_166 = eq(UInt<2>("h2"), instruction.operands[1]) @[Processor.scala 746:46]
                                                when _T_166 : @[Processor.scala 746:46]
                                                  bus <= cReg @[Processor.scala 754:21]
                                            op2Load <= UInt<1>("h1") @[Processor.scala 757:21]
                                            node wrap_21 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                            node _value_T_42 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                            node _value_T_43 = tail(_value_T_42, 1) @[Counter.scala 77:24]
                                            tStateCount_value <= _value_T_43 @[Counter.scala 77:15]
                                          else :
                                            node _T_167 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 759:43]
                                            when _T_167 : @[Processor.scala 759:52]
                                              subSig <= UInt<1>("h1") @[Processor.scala 761:20]
                                              node wrap_22 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                              node _value_T_44 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                              node _value_T_45 = tail(_value_T_44, 1) @[Counter.scala 77:24]
                                              tStateCount_value <= _value_T_45 @[Counter.scala 77:15]
                                            else :
                                              node _T_168 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 763:43]
                                              when _T_168 : @[Processor.scala 763:52]
                                                resultEn <= UInt<1>("h1") @[Processor.scala 765:22]
                                                node _T_169 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 766:46]
                                                when _T_169 : @[Processor.scala 766:46]
                                                  aReg <= bus @[Processor.scala 768:22]
                                                else :
                                                  node _T_170 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 766:46]
                                                  when _T_170 : @[Processor.scala 766:46]
                                                    bReg <= bus @[Processor.scala 771:22]
                                                  else :
                                                    node _T_171 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 766:46]
                                                    when _T_171 : @[Processor.scala 766:46]
                                                      cReg <= bus @[Processor.scala 774:22]
                                                tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                currentState <= UInt<1>("h1") @[Processor.scala 778:26]
                                      else :
                                        node _T_172 = eq(UInt<4>("hb"), instruction.opcode) @[Processor.scala 322:23]
                                        when _T_172 : @[Processor.scala 322:23]
                                          node _T_173 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 785:35]
                                          when _T_173 : @[Processor.scala 785:44]
                                            node _T_174 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 787:46]
                                            when _T_174 : @[Processor.scala 787:46]
                                              bus <= aReg @[Processor.scala 789:21]
                                            else :
                                              node _T_175 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 787:46]
                                              when _T_175 : @[Processor.scala 787:46]
                                                bus <= bReg @[Processor.scala 792:21]
                                              else :
                                                node _T_176 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 787:46]
                                                when _T_176 : @[Processor.scala 787:46]
                                                  bus <= cReg @[Processor.scala 795:21]
                                            op1Load <= UInt<1>("h1") @[Processor.scala 798:21]
                                            node wrap_23 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                            node _value_T_46 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                            node _value_T_47 = tail(_value_T_46, 1) @[Counter.scala 77:24]
                                            tStateCount_value <= _value_T_47 @[Counter.scala 77:15]
                                          else :
                                            node _T_177 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 800:43]
                                            when _T_177 : @[Processor.scala 800:52]
                                              bus <= instruction.operands[1] @[Processor.scala 802:17]
                                              node wrap_24 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                              node _value_T_48 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                              node _value_T_49 = tail(_value_T_48, 1) @[Counter.scala 77:24]
                                              tStateCount_value <= _value_T_49 @[Counter.scala 77:15]
                                            else :
                                              node _T_178 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 804:43]
                                              when _T_178 : @[Processor.scala 804:52]
                                                dataEn <= UInt<1>("h1") @[Processor.scala 806:20]
                                                op2Load <= UInt<1>("h1") @[Processor.scala 807:21]
                                                node wrap_25 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                node _value_T_50 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                node _value_T_51 = tail(_value_T_50, 1) @[Counter.scala 77:24]
                                                tStateCount_value <= _value_T_51 @[Counter.scala 77:15]
                                              else :
                                                node _T_179 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 809:43]
                                                when _T_179 : @[Processor.scala 809:52]
                                                  subSig <= UInt<1>("h1") @[Processor.scala 811:20]
                                                  node wrap_26 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                  node _value_T_52 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                  node _value_T_53 = tail(_value_T_52, 1) @[Counter.scala 77:24]
                                                  tStateCount_value <= _value_T_53 @[Counter.scala 77:15]
                                                else :
                                                  node _T_180 = eq(tStateCount_value, UInt<3>("h4")) @[Processor.scala 813:43]
                                                  when _T_180 : @[Processor.scala 813:52]
                                                    resultEn <= UInt<1>("h1") @[Processor.scala 815:22]
                                                    node _T_181 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 816:46]
                                                    when _T_181 : @[Processor.scala 816:46]
                                                      aReg <= bus @[Processor.scala 818:22]
                                                    else :
                                                      node _T_182 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 816:46]
                                                      when _T_182 : @[Processor.scala 816:46]
                                                        bReg <= bus @[Processor.scala 821:22]
                                                      else :
                                                        node _T_183 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 816:46]
                                                        when _T_183 : @[Processor.scala 816:46]
                                                          cReg <= bus @[Processor.scala 824:22]
                                                    tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                    currentState <= UInt<1>("h1") @[Processor.scala 828:26]
                                        else :
                                          node _T_184 = eq(UInt<5>("h1d"), instruction.opcode) @[Processor.scala 322:23]
                                          when _T_184 : @[Processor.scala 322:23]
                                            node _T_185 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 835:35]
                                            when _T_185 : @[Processor.scala 835:44]
                                              node _T_186 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 837:46]
                                              when _T_186 : @[Processor.scala 837:46]
                                                bus <= aReg @[Processor.scala 839:21]
                                              else :
                                                node _T_187 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 837:46]
                                                when _T_187 : @[Processor.scala 837:46]
                                                  bus <= bReg @[Processor.scala 842:21]
                                                else :
                                                  node _T_188 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 837:46]
                                                  when _T_188 : @[Processor.scala 837:46]
                                                    bus <= cReg @[Processor.scala 845:21]
                                              op1Load <= UInt<1>("h1") @[Processor.scala 848:21]
                                              node wrap_27 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                              node _value_T_54 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                              node _value_T_55 = tail(_value_T_54, 1) @[Counter.scala 77:24]
                                              tStateCount_value <= _value_T_55 @[Counter.scala 77:15]
                                            else :
                                              node _T_189 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 850:43]
                                              when _T_189 : @[Processor.scala 850:52]
                                                bus <= instruction.operands[1] @[Processor.scala 852:17]
                                                op2Load <= UInt<1>("h1") @[Processor.scala 853:21]
                                                node wrap_28 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                node _value_T_56 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                node _value_T_57 = tail(_value_T_56, 1) @[Counter.scala 77:24]
                                                tStateCount_value <= _value_T_57 @[Counter.scala 77:15]
                                              else :
                                                node _T_190 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 855:43]
                                                when _T_190 : @[Processor.scala 855:52]
                                                  subSig <= UInt<1>("h1") @[Processor.scala 857:20]
                                                  node wrap_29 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                  node _value_T_58 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                  node _value_T_59 = tail(_value_T_58, 1) @[Counter.scala 77:24]
                                                  tStateCount_value <= _value_T_59 @[Counter.scala 77:15]
                                                else :
                                                  node _T_191 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 859:43]
                                                  when _T_191 : @[Processor.scala 859:52]
                                                    resultEn <= UInt<1>("h1") @[Processor.scala 861:22]
                                                    node _T_192 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 862:46]
                                                    when _T_192 : @[Processor.scala 862:46]
                                                      aReg <= bus @[Processor.scala 864:22]
                                                    else :
                                                      node _T_193 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 862:46]
                                                      when _T_193 : @[Processor.scala 862:46]
                                                        bReg <= bus @[Processor.scala 867:22]
                                                      else :
                                                        node _T_194 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 862:46]
                                                        when _T_194 : @[Processor.scala 862:46]
                                                          cReg <= bus @[Processor.scala 870:22]
                                                    tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                    currentState <= UInt<1>("h1") @[Processor.scala 874:26]
                                          else :
                                            node _T_195 = eq(UInt<5>("h16"), instruction.opcode) @[Processor.scala 322:23]
                                            when _T_195 : @[Processor.scala 322:23]
                                              node _T_196 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 880:35]
                                              when _T_196 : @[Processor.scala 880:44]
                                                node _T_197 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 881:46]
                                                when _T_197 : @[Processor.scala 881:46]
                                                  bus <= aReg @[Processor.scala 883:21]
                                                else :
                                                  node _T_198 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 881:46]
                                                  when _T_198 : @[Processor.scala 881:46]
                                                    bus <= bReg @[Processor.scala 886:21]
                                                  else :
                                                    node _T_199 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 881:46]
                                                    when _T_199 : @[Processor.scala 881:46]
                                                      bus <= cReg @[Processor.scala 889:21]
                                                op1Load <= UInt<1>("h1") @[Processor.scala 892:21]
                                                node wrap_30 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                node _value_T_60 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                node _value_T_61 = tail(_value_T_60, 1) @[Counter.scala 77:24]
                                                tStateCount_value <= _value_T_61 @[Counter.scala 77:15]
                                              else :
                                                node _T_200 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 894:43]
                                                when _T_200 : @[Processor.scala 894:52]
                                                  node _T_201 = eq(UInt<1>("h0"), instruction.operands[1]) @[Processor.scala 896:46]
                                                  when _T_201 : @[Processor.scala 896:46]
                                                    bus <= aReg @[Processor.scala 898:21]
                                                  else :
                                                    node _T_202 = eq(UInt<1>("h1"), instruction.operands[1]) @[Processor.scala 896:46]
                                                    when _T_202 : @[Processor.scala 896:46]
                                                      bus <= bReg @[Processor.scala 901:21]
                                                    else :
                                                      node _T_203 = eq(UInt<2>("h2"), instruction.operands[1]) @[Processor.scala 896:46]
                                                      when _T_203 : @[Processor.scala 896:46]
                                                        bus <= cReg @[Processor.scala 904:21]
                                                  op2Load <= UInt<1>("h1") @[Processor.scala 907:21]
                                                  node wrap_31 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                  node _value_T_62 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                  node _value_T_63 = tail(_value_T_62, 1) @[Counter.scala 77:24]
                                                  tStateCount_value <= _value_T_63 @[Counter.scala 77:15]
                                                else :
                                                  node _T_204 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 909:43]
                                                  when _T_204 : @[Processor.scala 909:52]
                                                    mulSig <= UInt<1>("h1") @[Processor.scala 911:20]
                                                    node wrap_32 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                    node _value_T_64 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                    node _value_T_65 = tail(_value_T_64, 1) @[Counter.scala 77:24]
                                                    tStateCount_value <= _value_T_65 @[Counter.scala 77:15]
                                                  else :
                                                    node _T_205 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 913:43]
                                                    when _T_205 : @[Processor.scala 913:52]
                                                      resultEn <= UInt<1>("h1") @[Processor.scala 915:22]
                                                      node _T_206 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 916:46]
                                                      when _T_206 : @[Processor.scala 916:46]
                                                        aReg <= bus @[Processor.scala 918:22]
                                                      else :
                                                        node _T_207 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 916:46]
                                                        when _T_207 : @[Processor.scala 916:46]
                                                          bReg <= bus @[Processor.scala 921:22]
                                                        else :
                                                          node _T_208 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 916:46]
                                                          when _T_208 : @[Processor.scala 916:46]
                                                            cReg <= bus @[Processor.scala 924:22]
                                                      tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                      currentState <= UInt<1>("h1") @[Processor.scala 928:26]
                                            else :
                                              node _T_209 = eq(UInt<5>("h19"), instruction.opcode) @[Processor.scala 322:23]
                                              when _T_209 : @[Processor.scala 322:23]
                                                node _T_210 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 935:35]
                                                when _T_210 : @[Processor.scala 935:44]
                                                  node _T_211 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 937:46]
                                                  when _T_211 : @[Processor.scala 937:46]
                                                    bus <= aReg @[Processor.scala 939:21]
                                                  else :
                                                    node _T_212 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 937:46]
                                                    when _T_212 : @[Processor.scala 937:46]
                                                      bus <= bReg @[Processor.scala 942:21]
                                                    else :
                                                      node _T_213 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 937:46]
                                                      when _T_213 : @[Processor.scala 937:46]
                                                        bus <= cReg @[Processor.scala 945:21]
                                                  op1Load <= UInt<1>("h1") @[Processor.scala 948:21]
                                                  node wrap_33 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                  node _value_T_66 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                  node _value_T_67 = tail(_value_T_66, 1) @[Counter.scala 77:24]
                                                  tStateCount_value <= _value_T_67 @[Counter.scala 77:15]
                                                else :
                                                  node _T_214 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 950:43]
                                                  when _T_214 : @[Processor.scala 950:52]
                                                    bus <= instruction.operands[1] @[Processor.scala 952:17]
                                                    node wrap_34 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                    node _value_T_68 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                    node _value_T_69 = tail(_value_T_68, 1) @[Counter.scala 77:24]
                                                    tStateCount_value <= _value_T_69 @[Counter.scala 77:15]
                                                  else :
                                                    node _T_215 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 954:43]
                                                    when _T_215 : @[Processor.scala 954:52]
                                                      dataEn <= UInt<1>("h1") @[Processor.scala 956:20]
                                                      op2Load <= UInt<1>("h1") @[Processor.scala 957:21]
                                                      node wrap_35 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                      node _value_T_70 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                      node _value_T_71 = tail(_value_T_70, 1) @[Counter.scala 77:24]
                                                      tStateCount_value <= _value_T_71 @[Counter.scala 77:15]
                                                    else :
                                                      node _T_216 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 959:43]
                                                      when _T_216 : @[Processor.scala 959:52]
                                                        mulSig <= UInt<1>("h1") @[Processor.scala 961:20]
                                                        node wrap_36 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                        node _value_T_72 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                        node _value_T_73 = tail(_value_T_72, 1) @[Counter.scala 77:24]
                                                        tStateCount_value <= _value_T_73 @[Counter.scala 77:15]
                                                      else :
                                                        node _T_217 = eq(tStateCount_value, UInt<3>("h4")) @[Processor.scala 963:43]
                                                        when _T_217 : @[Processor.scala 963:52]
                                                          resultEn <= UInt<1>("h1") @[Processor.scala 965:22]
                                                          node _T_218 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 966:46]
                                                          when _T_218 : @[Processor.scala 966:46]
                                                            aReg <= bus @[Processor.scala 968:22]
                                                          else :
                                                            node _T_219 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 966:46]
                                                            when _T_219 : @[Processor.scala 966:46]
                                                              bReg <= bus @[Processor.scala 971:22]
                                                            else :
                                                              node _T_220 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 966:46]
                                                              when _T_220 : @[Processor.scala 966:46]
                                                                cReg <= bus @[Processor.scala 974:22]
                                                          tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                          currentState <= UInt<1>("h1") @[Processor.scala 978:26]
                                              else :
                                                node _T_221 = eq(UInt<5>("h1e"), instruction.opcode) @[Processor.scala 322:23]
                                                when _T_221 : @[Processor.scala 322:23]
                                                  node _T_222 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 985:35]
                                                  when _T_222 : @[Processor.scala 985:44]
                                                    node _T_223 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 987:46]
                                                    when _T_223 : @[Processor.scala 987:46]
                                                      bus <= aReg @[Processor.scala 989:21]
                                                    else :
                                                      node _T_224 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 987:46]
                                                      when _T_224 : @[Processor.scala 987:46]
                                                        bus <= bReg @[Processor.scala 992:21]
                                                      else :
                                                        node _T_225 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 987:46]
                                                        when _T_225 : @[Processor.scala 987:46]
                                                          bus <= cReg @[Processor.scala 995:21]
                                                    op1Load <= UInt<1>("h1") @[Processor.scala 998:21]
                                                    node wrap_37 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                    node _value_T_74 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                    node _value_T_75 = tail(_value_T_74, 1) @[Counter.scala 77:24]
                                                    tStateCount_value <= _value_T_75 @[Counter.scala 77:15]
                                                  else :
                                                    node _T_226 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1000:43]
                                                    when _T_226 : @[Processor.scala 1000:52]
                                                      bus <= instruction.operands[1] @[Processor.scala 1002:17]
                                                      op2Load <= UInt<1>("h1") @[Processor.scala 1003:21]
                                                      node wrap_38 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                      node _value_T_76 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                      node _value_T_77 = tail(_value_T_76, 1) @[Counter.scala 77:24]
                                                      tStateCount_value <= _value_T_77 @[Counter.scala 77:15]
                                                    else :
                                                      node _T_227 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1005:43]
                                                      when _T_227 : @[Processor.scala 1005:52]
                                                        mulSig <= UInt<1>("h1") @[Processor.scala 1007:20]
                                                        node wrap_39 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                        node _value_T_78 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                        node _value_T_79 = tail(_value_T_78, 1) @[Counter.scala 77:24]
                                                        tStateCount_value <= _value_T_79 @[Counter.scala 77:15]
                                                      else :
                                                        node _T_228 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1009:43]
                                                        when _T_228 : @[Processor.scala 1009:52]
                                                          resultEn <= UInt<1>("h1") @[Processor.scala 1011:22]
                                                          node _T_229 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1012:46]
                                                          when _T_229 : @[Processor.scala 1012:46]
                                                            aReg <= bus @[Processor.scala 1014:22]
                                                          else :
                                                            node _T_230 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1012:46]
                                                            when _T_230 : @[Processor.scala 1012:46]
                                                              bReg <= bus @[Processor.scala 1017:22]
                                                            else :
                                                              node _T_231 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1012:46]
                                                              when _T_231 : @[Processor.scala 1012:46]
                                                                cReg <= bus @[Processor.scala 1020:22]
                                                          tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                          currentState <= UInt<1>("h1") @[Processor.scala 1024:26]
                                                else :
                                                  node _T_232 = eq(UInt<5>("h17"), instruction.opcode) @[Processor.scala 322:23]
                                                  when _T_232 : @[Processor.scala 322:23]
                                                    node _T_233 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1030:35]
                                                    when _T_233 : @[Processor.scala 1030:44]
                                                      node _T_234 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1031:46]
                                                      when _T_234 : @[Processor.scala 1031:46]
                                                        bus <= aReg @[Processor.scala 1033:21]
                                                      else :
                                                        node _T_235 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1031:46]
                                                        when _T_235 : @[Processor.scala 1031:46]
                                                          bus <= bReg @[Processor.scala 1036:21]
                                                        else :
                                                          node _T_236 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1031:46]
                                                          when _T_236 : @[Processor.scala 1031:46]
                                                            bus <= cReg @[Processor.scala 1039:21]
                                                      op1Load <= UInt<1>("h1") @[Processor.scala 1042:21]
                                                      node wrap_40 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                      node _value_T_80 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                      node _value_T_81 = tail(_value_T_80, 1) @[Counter.scala 77:24]
                                                      tStateCount_value <= _value_T_81 @[Counter.scala 77:15]
                                                    else :
                                                      node _T_237 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1044:43]
                                                      when _T_237 : @[Processor.scala 1044:52]
                                                        node _T_238 = eq(UInt<1>("h0"), instruction.operands[1]) @[Processor.scala 1046:46]
                                                        when _T_238 : @[Processor.scala 1046:46]
                                                          bus <= aReg @[Processor.scala 1048:21]
                                                        else :
                                                          node _T_239 = eq(UInt<1>("h1"), instruction.operands[1]) @[Processor.scala 1046:46]
                                                          when _T_239 : @[Processor.scala 1046:46]
                                                            bus <= bReg @[Processor.scala 1051:21]
                                                          else :
                                                            node _T_240 = eq(UInt<2>("h2"), instruction.operands[1]) @[Processor.scala 1046:46]
                                                            when _T_240 : @[Processor.scala 1046:46]
                                                              bus <= cReg @[Processor.scala 1054:21]
                                                        op2Load <= UInt<1>("h1") @[Processor.scala 1057:21]
                                                        node wrap_41 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                        node _value_T_82 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                        node _value_T_83 = tail(_value_T_82, 1) @[Counter.scala 77:24]
                                                        tStateCount_value <= _value_T_83 @[Counter.scala 77:15]
                                                      else :
                                                        node _T_241 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1059:43]
                                                        when _T_241 : @[Processor.scala 1059:52]
                                                          divSig <= UInt<1>("h1") @[Processor.scala 1061:20]
                                                          node wrap_42 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                          node _value_T_84 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                          node _value_T_85 = tail(_value_T_84, 1) @[Counter.scala 77:24]
                                                          tStateCount_value <= _value_T_85 @[Counter.scala 77:15]
                                                        else :
                                                          node _T_242 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1063:43]
                                                          when _T_242 : @[Processor.scala 1063:52]
                                                            resultEn <= UInt<1>("h1") @[Processor.scala 1065:22]
                                                            node _T_243 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1066:46]
                                                            when _T_243 : @[Processor.scala 1066:46]
                                                              aReg <= bus @[Processor.scala 1068:22]
                                                            else :
                                                              node _T_244 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1066:46]
                                                              when _T_244 : @[Processor.scala 1066:46]
                                                                bReg <= bus @[Processor.scala 1071:22]
                                                              else :
                                                                node _T_245 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1066:46]
                                                                when _T_245 : @[Processor.scala 1066:46]
                                                                  cReg <= bus @[Processor.scala 1074:22]
                                                            tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                            currentState <= UInt<1>("h1") @[Processor.scala 1078:26]
                                                  else :
                                                    node _T_246 = eq(UInt<5>("h1a"), instruction.opcode) @[Processor.scala 322:23]
                                                    when _T_246 : @[Processor.scala 322:23]
                                                      node _T_247 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1085:35]
                                                      when _T_247 : @[Processor.scala 1085:44]
                                                        node _T_248 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1087:46]
                                                        when _T_248 : @[Processor.scala 1087:46]
                                                          bus <= aReg @[Processor.scala 1089:21]
                                                        else :
                                                          node _T_249 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1087:46]
                                                          when _T_249 : @[Processor.scala 1087:46]
                                                            bus <= bReg @[Processor.scala 1092:21]
                                                          else :
                                                            node _T_250 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1087:46]
                                                            when _T_250 : @[Processor.scala 1087:46]
                                                              bus <= cReg @[Processor.scala 1095:21]
                                                        op1Load <= UInt<1>("h1") @[Processor.scala 1098:21]
                                                        node wrap_43 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                        node _value_T_86 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                        node _value_T_87 = tail(_value_T_86, 1) @[Counter.scala 77:24]
                                                        tStateCount_value <= _value_T_87 @[Counter.scala 77:15]
                                                      else :
                                                        node _T_251 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1100:43]
                                                        when _T_251 : @[Processor.scala 1100:52]
                                                          bus <= instruction.operands[1] @[Processor.scala 1102:17]
                                                          node wrap_44 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                          node _value_T_88 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                          node _value_T_89 = tail(_value_T_88, 1) @[Counter.scala 77:24]
                                                          tStateCount_value <= _value_T_89 @[Counter.scala 77:15]
                                                        else :
                                                          node _T_252 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1104:43]
                                                          when _T_252 : @[Processor.scala 1104:52]
                                                            dataEn <= UInt<1>("h1") @[Processor.scala 1106:20]
                                                            op2Load <= UInt<1>("h1") @[Processor.scala 1107:21]
                                                            node wrap_45 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                            node _value_T_90 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                            node _value_T_91 = tail(_value_T_90, 1) @[Counter.scala 77:24]
                                                            tStateCount_value <= _value_T_91 @[Counter.scala 77:15]
                                                          else :
                                                            node _T_253 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1109:43]
                                                            when _T_253 : @[Processor.scala 1109:52]
                                                              divSig <= UInt<1>("h1") @[Processor.scala 1111:20]
                                                              node wrap_46 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                              node _value_T_92 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                              node _value_T_93 = tail(_value_T_92, 1) @[Counter.scala 77:24]
                                                              tStateCount_value <= _value_T_93 @[Counter.scala 77:15]
                                                            else :
                                                              node _T_254 = eq(tStateCount_value, UInt<3>("h4")) @[Processor.scala 1113:43]
                                                              when _T_254 : @[Processor.scala 1113:52]
                                                                resultEn <= UInt<1>("h1") @[Processor.scala 1115:22]
                                                                node _T_255 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1116:46]
                                                                when _T_255 : @[Processor.scala 1116:46]
                                                                  aReg <= bus @[Processor.scala 1118:22]
                                                                else :
                                                                  node _T_256 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1116:46]
                                                                  when _T_256 : @[Processor.scala 1116:46]
                                                                    bReg <= bus @[Processor.scala 1121:22]
                                                                  else :
                                                                    node _T_257 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1116:46]
                                                                    when _T_257 : @[Processor.scala 1116:46]
                                                                      cReg <= bus @[Processor.scala 1124:22]
                                                                tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                                currentState <= UInt<1>("h1") @[Processor.scala 1128:26]
                                                    else :
                                                      node _T_258 = eq(UInt<5>("h1f"), instruction.opcode) @[Processor.scala 322:23]
                                                      when _T_258 : @[Processor.scala 322:23]
                                                        node _T_259 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1135:35]
                                                        when _T_259 : @[Processor.scala 1135:44]
                                                          node _T_260 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1137:46]
                                                          when _T_260 : @[Processor.scala 1137:46]
                                                            bus <= aReg @[Processor.scala 1139:21]
                                                          else :
                                                            node _T_261 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1137:46]
                                                            when _T_261 : @[Processor.scala 1137:46]
                                                              bus <= bReg @[Processor.scala 1142:21]
                                                            else :
                                                              node _T_262 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1137:46]
                                                              when _T_262 : @[Processor.scala 1137:46]
                                                                bus <= cReg @[Processor.scala 1145:21]
                                                          op1Load <= UInt<1>("h1") @[Processor.scala 1148:21]
                                                          node wrap_47 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                          node _value_T_94 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                          node _value_T_95 = tail(_value_T_94, 1) @[Counter.scala 77:24]
                                                          tStateCount_value <= _value_T_95 @[Counter.scala 77:15]
                                                        else :
                                                          node _T_263 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1150:43]
                                                          when _T_263 : @[Processor.scala 1150:52]
                                                            bus <= instruction.operands[1] @[Processor.scala 1152:17]
                                                            op2Load <= UInt<1>("h1") @[Processor.scala 1153:21]
                                                            node wrap_48 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                            node _value_T_96 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                            node _value_T_97 = tail(_value_T_96, 1) @[Counter.scala 77:24]
                                                            tStateCount_value <= _value_T_97 @[Counter.scala 77:15]
                                                          else :
                                                            node _T_264 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1155:43]
                                                            when _T_264 : @[Processor.scala 1155:52]
                                                              divSig <= UInt<1>("h1") @[Processor.scala 1157:20]
                                                              node wrap_49 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                              node _value_T_98 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                              node _value_T_99 = tail(_value_T_98, 1) @[Counter.scala 77:24]
                                                              tStateCount_value <= _value_T_99 @[Counter.scala 77:15]
                                                            else :
                                                              node _T_265 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1159:43]
                                                              when _T_265 : @[Processor.scala 1159:52]
                                                                resultEn <= UInt<1>("h1") @[Processor.scala 1161:22]
                                                                node _T_266 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1162:46]
                                                                when _T_266 : @[Processor.scala 1162:46]
                                                                  aReg <= bus @[Processor.scala 1164:22]
                                                                else :
                                                                  node _T_267 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1162:46]
                                                                  when _T_267 : @[Processor.scala 1162:46]
                                                                    bReg <= bus @[Processor.scala 1167:22]
                                                                  else :
                                                                    node _T_268 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1162:46]
                                                                    when _T_268 : @[Processor.scala 1162:46]
                                                                      cReg <= bus @[Processor.scala 1170:22]
                                                                tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                                currentState <= UInt<1>("h1") @[Processor.scala 1174:26]
                                                      else :
                                                        node _T_269 = eq(UInt<5>("h18"), instruction.opcode) @[Processor.scala 322:23]
                                                        when _T_269 : @[Processor.scala 322:23]
                                                          node _T_270 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1180:35]
                                                          when _T_270 : @[Processor.scala 1180:44]
                                                            node _T_271 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1181:46]
                                                            when _T_271 : @[Processor.scala 1181:46]
                                                              bus <= aReg @[Processor.scala 1183:21]
                                                            else :
                                                              node _T_272 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1181:46]
                                                              when _T_272 : @[Processor.scala 1181:46]
                                                                bus <= bReg @[Processor.scala 1186:21]
                                                              else :
                                                                node _T_273 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1181:46]
                                                                when _T_273 : @[Processor.scala 1181:46]
                                                                  bus <= cReg @[Processor.scala 1189:21]
                                                            op1Load <= UInt<1>("h1") @[Processor.scala 1192:21]
                                                            node wrap_50 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                            node _value_T_100 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                            node _value_T_101 = tail(_value_T_100, 1) @[Counter.scala 77:24]
                                                            tStateCount_value <= _value_T_101 @[Counter.scala 77:15]
                                                          else :
                                                            node _T_274 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1194:43]
                                                            when _T_274 : @[Processor.scala 1194:52]
                                                              node _T_275 = eq(UInt<1>("h0"), instruction.operands[1]) @[Processor.scala 1196:46]
                                                              when _T_275 : @[Processor.scala 1196:46]
                                                                bus <= aReg @[Processor.scala 1198:21]
                                                              else :
                                                                node _T_276 = eq(UInt<1>("h1"), instruction.operands[1]) @[Processor.scala 1196:46]
                                                                when _T_276 : @[Processor.scala 1196:46]
                                                                  bus <= bReg @[Processor.scala 1201:21]
                                                                else :
                                                                  node _T_277 = eq(UInt<2>("h2"), instruction.operands[1]) @[Processor.scala 1196:46]
                                                                  when _T_277 : @[Processor.scala 1196:46]
                                                                    bus <= cReg @[Processor.scala 1204:21]
                                                              op2Load <= UInt<1>("h1") @[Processor.scala 1207:21]
                                                              node wrap_51 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                              node _value_T_102 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                              node _value_T_103 = tail(_value_T_102, 1) @[Counter.scala 77:24]
                                                              tStateCount_value <= _value_T_103 @[Counter.scala 77:15]
                                                            else :
                                                              node _T_278 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1209:43]
                                                              when _T_278 : @[Processor.scala 1209:52]
                                                                modSig <= UInt<1>("h1") @[Processor.scala 1211:20]
                                                                node wrap_52 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                node _value_T_104 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                node _value_T_105 = tail(_value_T_104, 1) @[Counter.scala 77:24]
                                                                tStateCount_value <= _value_T_105 @[Counter.scala 77:15]
                                                              else :
                                                                node _T_279 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1213:43]
                                                                when _T_279 : @[Processor.scala 1213:52]
                                                                  resultEn <= UInt<1>("h1") @[Processor.scala 1215:22]
                                                                  node _T_280 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1216:46]
                                                                  when _T_280 : @[Processor.scala 1216:46]
                                                                    aReg <= bus @[Processor.scala 1218:22]
                                                                  else :
                                                                    node _T_281 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1216:46]
                                                                    when _T_281 : @[Processor.scala 1216:46]
                                                                      bReg <= bus @[Processor.scala 1221:22]
                                                                    else :
                                                                      node _T_282 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1216:46]
                                                                      when _T_282 : @[Processor.scala 1216:46]
                                                                        cReg <= bus @[Processor.scala 1224:22]
                                                                  tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                                  currentState <= UInt<1>("h1") @[Processor.scala 1228:26]
                                                        else :
                                                          node _T_283 = eq(UInt<5>("h1b"), instruction.opcode) @[Processor.scala 322:23]
                                                          when _T_283 : @[Processor.scala 322:23]
                                                            node _T_284 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1235:35]
                                                            when _T_284 : @[Processor.scala 1235:44]
                                                              node _T_285 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1237:46]
                                                              when _T_285 : @[Processor.scala 1237:46]
                                                                bus <= aReg @[Processor.scala 1239:21]
                                                              else :
                                                                node _T_286 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1237:46]
                                                                when _T_286 : @[Processor.scala 1237:46]
                                                                  bus <= bReg @[Processor.scala 1242:21]
                                                                else :
                                                                  node _T_287 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1237:46]
                                                                  when _T_287 : @[Processor.scala 1237:46]
                                                                    bus <= cReg @[Processor.scala 1245:21]
                                                              op1Load <= UInt<1>("h1") @[Processor.scala 1248:21]
                                                              node wrap_53 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                              node _value_T_106 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                              node _value_T_107 = tail(_value_T_106, 1) @[Counter.scala 77:24]
                                                              tStateCount_value <= _value_T_107 @[Counter.scala 77:15]
                                                            else :
                                                              node _T_288 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1250:43]
                                                              when _T_288 : @[Processor.scala 1250:52]
                                                                bus <= instruction.operands[1] @[Processor.scala 1252:17]
                                                                node wrap_54 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                node _value_T_108 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                node _value_T_109 = tail(_value_T_108, 1) @[Counter.scala 77:24]
                                                                tStateCount_value <= _value_T_109 @[Counter.scala 77:15]
                                                              else :
                                                                node _T_289 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1254:43]
                                                                when _T_289 : @[Processor.scala 1254:52]
                                                                  dataEn <= UInt<1>("h1") @[Processor.scala 1256:20]
                                                                  op2Load <= UInt<1>("h1") @[Processor.scala 1257:21]
                                                                  node wrap_55 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                  node _value_T_110 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                  node _value_T_111 = tail(_value_T_110, 1) @[Counter.scala 77:24]
                                                                  tStateCount_value <= _value_T_111 @[Counter.scala 77:15]
                                                                else :
                                                                  node _T_290 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1259:43]
                                                                  when _T_290 : @[Processor.scala 1259:52]
                                                                    modSig <= UInt<1>("h1") @[Processor.scala 1261:20]
                                                                    node wrap_56 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                    node _value_T_112 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                    node _value_T_113 = tail(_value_T_112, 1) @[Counter.scala 77:24]
                                                                    tStateCount_value <= _value_T_113 @[Counter.scala 77:15]
                                                                  else :
                                                                    node _T_291 = eq(tStateCount_value, UInt<3>("h4")) @[Processor.scala 1263:43]
                                                                    when _T_291 : @[Processor.scala 1263:52]
                                                                      resultEn <= UInt<1>("h1") @[Processor.scala 1265:22]
                                                                      node _T_292 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1266:46]
                                                                      when _T_292 : @[Processor.scala 1266:46]
                                                                        aReg <= bus @[Processor.scala 1268:22]
                                                                      else :
                                                                        node _T_293 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1266:46]
                                                                        when _T_293 : @[Processor.scala 1266:46]
                                                                          bReg <= bus @[Processor.scala 1271:22]
                                                                        else :
                                                                          node _T_294 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1266:46]
                                                                          when _T_294 : @[Processor.scala 1266:46]
                                                                            cReg <= bus @[Processor.scala 1274:22]
                                                                      tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                                      currentState <= UInt<1>("h1") @[Processor.scala 1278:26]
                                                          else :
                                                            node _T_295 = eq(UInt<6>("h20"), instruction.opcode) @[Processor.scala 322:23]
                                                            when _T_295 : @[Processor.scala 322:23]
                                                              node _T_296 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1285:35]
                                                              when _T_296 : @[Processor.scala 1285:44]
                                                                node _T_297 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1287:46]
                                                                when _T_297 : @[Processor.scala 1287:46]
                                                                  bus <= aReg @[Processor.scala 1289:21]
                                                                else :
                                                                  node _T_298 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1287:46]
                                                                  when _T_298 : @[Processor.scala 1287:46]
                                                                    bus <= bReg @[Processor.scala 1292:21]
                                                                  else :
                                                                    node _T_299 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1287:46]
                                                                    when _T_299 : @[Processor.scala 1287:46]
                                                                      bus <= cReg @[Processor.scala 1295:21]
                                                                op1Load <= UInt<1>("h1") @[Processor.scala 1298:21]
                                                                node wrap_57 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                node _value_T_114 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                node _value_T_115 = tail(_value_T_114, 1) @[Counter.scala 77:24]
                                                                tStateCount_value <= _value_T_115 @[Counter.scala 77:15]
                                                              else :
                                                                node _T_300 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1300:43]
                                                                when _T_300 : @[Processor.scala 1300:52]
                                                                  bus <= instruction.operands[1] @[Processor.scala 1302:17]
                                                                  op2Load <= UInt<1>("h1") @[Processor.scala 1303:21]
                                                                  node wrap_58 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                  node _value_T_116 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                  node _value_T_117 = tail(_value_T_116, 1) @[Counter.scala 77:24]
                                                                  tStateCount_value <= _value_T_117 @[Counter.scala 77:15]
                                                                else :
                                                                  node _T_301 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1305:43]
                                                                  when _T_301 : @[Processor.scala 1305:52]
                                                                    modSig <= UInt<1>("h1") @[Processor.scala 1307:20]
                                                                    node wrap_59 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                    node _value_T_118 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                    node _value_T_119 = tail(_value_T_118, 1) @[Counter.scala 77:24]
                                                                    tStateCount_value <= _value_T_119 @[Counter.scala 77:15]
                                                                  else :
                                                                    node _T_302 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1309:43]
                                                                    when _T_302 : @[Processor.scala 1309:52]
                                                                      resultEn <= UInt<1>("h1") @[Processor.scala 1311:22]
                                                                      node _T_303 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1312:46]
                                                                      when _T_303 : @[Processor.scala 1312:46]
                                                                        aReg <= bus @[Processor.scala 1314:22]
                                                                      else :
                                                                        node _T_304 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1312:46]
                                                                        when _T_304 : @[Processor.scala 1312:46]
                                                                          bReg <= bus @[Processor.scala 1317:22]
                                                                        else :
                                                                          node _T_305 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1312:46]
                                                                          when _T_305 : @[Processor.scala 1312:46]
                                                                            cReg <= bus @[Processor.scala 1320:22]
                                                                      tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                                      currentState <= UInt<1>("h1") @[Processor.scala 1324:26]
                                                            else :
                                                              node _T_306 = eq(UInt<4>("hc"), instruction.opcode) @[Processor.scala 322:23]
                                                              when _T_306 : @[Processor.scala 322:23]
                                                                op1En <= UInt<1>("h1") @[Processor.scala 1330:17]
                                                                instructionPointerReg <= bus @[Processor.scala 1331:33]
                                                                currentState <= UInt<1>("h1") @[Processor.scala 1332:24]
                                                              else :
                                                                node _T_307 = eq(UInt<4>("hd"), instruction.opcode) @[Processor.scala 322:23]
                                                                when _T_307 : @[Processor.scala 322:23]
                                                                  when zeroFlag : @[Processor.scala 1337:27]
                                                                    op1En <= UInt<1>("h1") @[Processor.scala 1338:19]
                                                                    instructionPointerReg <= bus @[Processor.scala 1339:35]
                                                                  currentState <= UInt<1>("h1") @[Processor.scala 1341:24]
                                                                else :
                                                                  node _T_308 = eq(UInt<4>("he"), instruction.opcode) @[Processor.scala 322:23]
                                                                  when _T_308 : @[Processor.scala 322:23]
                                                                    node _T_309 = eq(zeroFlag, UInt<1>("h0")) @[Processor.scala 1346:17]
                                                                    when _T_309 : @[Processor.scala 1346:28]
                                                                      op1En <= UInt<1>("h1") @[Processor.scala 1347:19]
                                                                      instructionPointerReg <= bus @[Processor.scala 1348:35]
                                                                    currentState <= UInt<1>("h1") @[Processor.scala 1350:24]
                                                                  else :
                                                                    node _T_310 = eq(UInt<4>("hf"), instruction.opcode) @[Processor.scala 322:23]
                                                                    when _T_310 : @[Processor.scala 322:23]
                                                                      node _T_311 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1355:35]
                                                                      when _T_311 : @[Processor.scala 1355:44]
                                                                        node _T_312 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1357:46]
                                                                        when _T_312 : @[Processor.scala 1357:46]
                                                                          bus <= aReg @[Processor.scala 1359:21]
                                                                        else :
                                                                          node _T_313 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1357:46]
                                                                          when _T_313 : @[Processor.scala 1357:46]
                                                                            bus <= bReg @[Processor.scala 1362:21]
                                                                          else :
                                                                            node _T_314 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1357:46]
                                                                            when _T_314 : @[Processor.scala 1357:46]
                                                                              bus <= cReg @[Processor.scala 1365:21]
                                                                        op1Load <= UInt<1>("h1") @[Processor.scala 1368:21]
                                                                        node wrap_60 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                        node _value_T_120 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                        node _value_T_121 = tail(_value_T_120, 1) @[Counter.scala 77:24]
                                                                        tStateCount_value <= _value_T_121 @[Counter.scala 77:15]
                                                                      else :
                                                                        node _T_315 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1370:42]
                                                                        when _T_315 : @[Processor.scala 1370:51]
                                                                          node _T_316 = eq(UInt<1>("h0"), instruction.operands[1]) @[Processor.scala 1372:46]
                                                                          when _T_316 : @[Processor.scala 1372:46]
                                                                            bus <= aReg @[Processor.scala 1374:21]
                                                                          else :
                                                                            node _T_317 = eq(UInt<1>("h1"), instruction.operands[1]) @[Processor.scala 1372:46]
                                                                            when _T_317 : @[Processor.scala 1372:46]
                                                                              bus <= bReg @[Processor.scala 1377:21]
                                                                            else :
                                                                              node _T_318 = eq(UInt<2>("h2"), instruction.operands[1]) @[Processor.scala 1372:46]
                                                                              when _T_318 : @[Processor.scala 1372:46]
                                                                                bus <= cReg @[Processor.scala 1380:21]
                                                                          op2Load <= UInt<1>("h1") @[Processor.scala 1383:21]
                                                                          tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                                          currentState <= UInt<1>("h1") @[Processor.scala 1385:26]
                                                                    else :
                                                                      node _T_319 = eq(UInt<5>("h11"), instruction.opcode) @[Processor.scala 322:23]
                                                                      when _T_319 : @[Processor.scala 322:23]
                                                                        node _T_320 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1392:35]
                                                                        when _T_320 : @[Processor.scala 1392:44]
                                                                          node _T_321 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1394:46]
                                                                          when _T_321 : @[Processor.scala 1394:46]
                                                                            mdr <= aReg @[Processor.scala 1396:21]
                                                                          else :
                                                                            node _T_322 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1394:46]
                                                                            when _T_322 : @[Processor.scala 1394:46]
                                                                              mdr <= bReg @[Processor.scala 1399:21]
                                                                            else :
                                                                              node _T_323 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1394:46]
                                                                              when _T_323 : @[Processor.scala 1394:46]
                                                                                mdr <= cReg @[Processor.scala 1402:21]
                                                                          node wrap_61 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                          node _value_T_122 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                          node _value_T_123 = tail(_value_T_122, 1) @[Counter.scala 77:24]
                                                                          tStateCount_value <= _value_T_123 @[Counter.scala 77:15]
                                                                        else :
                                                                          node _T_324 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1406:43]
                                                                          when _T_324 : @[Processor.scala 1406:52]
                                                                            bus <= stackPointerReg @[Processor.scala 1408:17]
                                                                            writeEn <= UInt<1>("h1") @[Processor.scala 1409:21]
                                                                            node wrap_62 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                            node _value_T_124 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                            node _value_T_125 = tail(_value_T_124, 1) @[Counter.scala 77:24]
                                                                            tStateCount_value <= _value_T_125 @[Counter.scala 77:15]
                                                                          else :
                                                                            node _T_325 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1411:42]
                                                                            when _T_325 : @[Processor.scala 1411:51]
                                                                              node _stackPointerReg_T = sub(stackPointerReg, UInt<1>("h1")) @[Processor.scala 1413:48]
                                                                              node _stackPointerReg_T_1 = tail(_stackPointerReg_T, 1) @[Processor.scala 1413:48]
                                                                              stackPointerReg <= _stackPointerReg_T_1 @[Processor.scala 1413:29]
                                                                              tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                                              currentState <= UInt<1>("h1") @[Processor.scala 1415:26]
                                                                      else :
                                                                        node _T_326 = eq(UInt<5>("h12"), instruction.opcode) @[Processor.scala 322:23]
                                                                        when _T_326 : @[Processor.scala 322:23]
                                                                          node _T_327 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1421:35]
                                                                          when _T_327 : @[Processor.scala 1421:44]
                                                                            node _stackPointerReg_T_2 = add(stackPointerReg, UInt<1>("h1")) @[Processor.scala 1423:48]
                                                                            node _stackPointerReg_T_3 = tail(_stackPointerReg_T_2, 1) @[Processor.scala 1423:48]
                                                                            stackPointerReg <= _stackPointerReg_T_3 @[Processor.scala 1423:29]
                                                                            node wrap_63 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                            node _value_T_126 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                            node _value_T_127 = tail(_value_T_126, 1) @[Counter.scala 77:24]
                                                                            tStateCount_value <= _value_T_127 @[Counter.scala 77:15]
                                                                          else :
                                                                            node _T_328 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1425:42]
                                                                            when _T_328 : @[Processor.scala 1425:51]
                                                                              bus <= stackPointerReg @[Processor.scala 1427:17]
                                                                              node wrap_64 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                              node _value_T_128 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                              node _value_T_129 = tail(_value_T_128, 1) @[Counter.scala 77:24]
                                                                              tStateCount_value <= _value_T_129 @[Counter.scala 77:15]
                                                                            else :
                                                                              node _T_329 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1429:42]
                                                                              when _T_329 : @[Processor.scala 1429:51]
                                                                                dataEn <= UInt<1>("h1") @[Processor.scala 1431:20]
                                                                                node _T_330 = eq(UInt<1>("h0"), instruction.operands[0]) @[Processor.scala 1432:46]
                                                                                when _T_330 : @[Processor.scala 1432:46]
                                                                                  aReg <= bus @[Processor.scala 1434:22]
                                                                                else :
                                                                                  node _T_331 = eq(UInt<1>("h1"), instruction.operands[0]) @[Processor.scala 1432:46]
                                                                                  when _T_331 : @[Processor.scala 1432:46]
                                                                                    bReg <= bus @[Processor.scala 1437:22]
                                                                                  else :
                                                                                    node _T_332 = eq(UInt<2>("h2"), instruction.operands[0]) @[Processor.scala 1432:46]
                                                                                    when _T_332 : @[Processor.scala 1432:46]
                                                                                      cReg <= bus @[Processor.scala 1440:22]
                                                                                tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                                                currentState <= UInt<1>("h1") @[Processor.scala 1444:26]
                                                                        else :
                                                                          node _T_333 = eq(UInt<5>("h14"), instruction.opcode) @[Processor.scala 322:23]
                                                                          when _T_333 : @[Processor.scala 322:23]
                                                                            currentState <= UInt<1>("h1") @[Processor.scala 1449:24]
                                                                          else :
                                                                            node _T_334 = eq(UInt<5>("h10"), instruction.opcode) @[Processor.scala 322:23]
                                                                            when _T_334 : @[Processor.scala 322:23]
                                                                              node _T_335 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1454:35]
                                                                              when _T_335 : @[Processor.scala 1454:44]
                                                                                mdr <= instructionPointerReg @[Processor.scala 1456:17]
                                                                                node wrap_65 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                                node _value_T_130 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                                node _value_T_131 = tail(_value_T_130, 1) @[Counter.scala 77:24]
                                                                                tStateCount_value <= _value_T_131 @[Counter.scala 77:15]
                                                                              else :
                                                                                node _T_336 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1458:42]
                                                                                when _T_336 : @[Processor.scala 1458:51]
                                                                                  bus <= stackPointerReg @[Processor.scala 1460:17]
                                                                                  writeEn <= UInt<1>("h1") @[Processor.scala 1461:21]
                                                                                  node wrap_66 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                                  node _value_T_132 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                                  node _value_T_133 = tail(_value_T_132, 1) @[Counter.scala 77:24]
                                                                                  tStateCount_value <= _value_T_133 @[Counter.scala 77:15]
                                                                                else :
                                                                                  node _T_337 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1463:42]
                                                                                  when _T_337 : @[Processor.scala 1463:51]
                                                                                    node _stackPointerReg_T_4 = sub(stackPointerReg, UInt<1>("h1")) @[Processor.scala 1465:48]
                                                                                    node _stackPointerReg_T_5 = tail(_stackPointerReg_T_4, 1) @[Processor.scala 1465:48]
                                                                                    stackPointerReg <= _stackPointerReg_T_5 @[Processor.scala 1465:29]
                                                                                    node wrap_67 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                                    node _value_T_134 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                                    node _value_T_135 = tail(_value_T_134, 1) @[Counter.scala 77:24]
                                                                                    tStateCount_value <= _value_T_135 @[Counter.scala 77:15]
                                                                                  else :
                                                                                    node _T_338 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1467:42]
                                                                                    when _T_338 : @[Processor.scala 1467:51]
                                                                                      op1En <= UInt<1>("h1") @[Processor.scala 1469:19]
                                                                                      instructionPointerReg <= bus @[Processor.scala 1470:35]
                                                                                      tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                                                      currentState <= UInt<1>("h1") @[Processor.scala 1472:26]
                                                                            else :
                                                                              node _T_339 = eq(UInt<5>("h13"), instruction.opcode) @[Processor.scala 322:23]
                                                                              when _T_339 : @[Processor.scala 322:23]
                                                                                node _T_340 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1478:35]
                                                                                when _T_340 : @[Processor.scala 1478:44]
                                                                                  node _stackPointerReg_T_6 = add(stackPointerReg, UInt<1>("h1")) @[Processor.scala 1480:48]
                                                                                  node _stackPointerReg_T_7 = tail(_stackPointerReg_T_6, 1) @[Processor.scala 1480:48]
                                                                                  stackPointerReg <= _stackPointerReg_T_7 @[Processor.scala 1480:29]
                                                                                  node wrap_68 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                                  node _value_T_136 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                                  node _value_T_137 = tail(_value_T_136, 1) @[Counter.scala 77:24]
                                                                                  tStateCount_value <= _value_T_137 @[Counter.scala 77:15]
                                                                                else :
                                                                                  node _T_341 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1482:42]
                                                                                  when _T_341 : @[Processor.scala 1482:51]
                                                                                    bus <= stackPointerReg @[Processor.scala 1484:17]
                                                                                    node wrap_69 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
                                                                                    node _value_T_138 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
                                                                                    node _value_T_139 = tail(_value_T_138, 1) @[Counter.scala 77:24]
                                                                                    tStateCount_value <= _value_T_139 @[Counter.scala 77:15]
                                                                                  else :
                                                                                    node _T_342 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1486:42]
                                                                                    when _T_342 : @[Processor.scala 1486:51]
                                                                                      dataEn <= UInt<1>("h1") @[Processor.scala 1488:20]
                                                                                      instructionPointerReg <= bus @[Processor.scala 1489:35]
                                                                                      tStateCount_value <= UInt<1>("h0") @[Counter.scala 98:11]
                                                                                      currentState <= UInt<1>("h1") @[Processor.scala 1491:26]
                                                                              else :
                                                                                node _T_343 = eq(UInt<5>("h15"), instruction.opcode) @[Processor.scala 322:23]
                                                                                when _T_343 : @[Processor.scala 322:23]
                                                                                  currentState <= UInt<3>("h6") @[Processor.scala 1497:24]
              else :
                node _T_344 = asUInt(UInt<3>("h6")) @[Processor.scala 145:25]
                node _T_345 = asUInt(currentState) @[Processor.scala 145:25]
                node _T_346 = eq(_T_344, _T_345) @[Processor.scala 145:25]
                when _T_346 : @[Processor.scala 145:25]
                  finishedReg <= UInt<1>("h1") @[Processor.scala 1504:19]
    io.finished <= finishedReg @[Processor.scala 1508:15]
    ram.io.writeEn <= writeEn @[Processor.scala 1513:18]
    ram.io.dataIn <= mdr @[Processor.scala 1514:17]
    alu.io.op1Load <= op1Load @[Processor.scala 1518:18]
    alu.io.op2Load <= op2Load @[Processor.scala 1519:18]
    alu.io.addSig <= addSig @[Processor.scala 1520:17]
    alu.io.subSig <= subSig @[Processor.scala 1521:17]
    alu.io.mulSig <= mulSig @[Processor.scala 1522:17]
    alu.io.divSig <= divSig @[Processor.scala 1523:17]
    alu.io.modSig <= modSig @[Processor.scala 1524:17]
    alu.io.incSig <= incSig @[Processor.scala 1525:17]
    alu.io.decSig <= decSig @[Processor.scala 1526:17]
    ram.io.addrIn <= bus @[Processor.scala 1533:17]
    alu.io.op1In <= bus @[Processor.scala 1537:16]
    alu.io.op2In <= bus @[Processor.scala 1538:16]
    zeroFlag <= alu.io.zeroFlag @[Processor.scala 1541:12]
    carryFlag <= alu.io.carryFlag @[Processor.scala 1542:13]
    when dataEn : @[Processor.scala 1548:17]
      bus <= ram.io.dataOut @[Processor.scala 1549:9]
    when op1En : @[Processor.scala 1554:16]
      bus <= instruction.operands[0] @[Processor.scala 1555:9]
    when op2En : @[Processor.scala 1557:16]
      bus <= instruction.operands[1] @[Processor.scala 1558:9]
    when resultEn : @[Processor.scala 1566:19]
      bus <= alu.io.resultOut @[Processor.scala 1567:9]


