Analysis & Synthesis report for DigitalModulation
Sat Dec 28 13:56:58 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: MessageProcess:inst6
 12. Parameter Settings for User Entity Instance: MessageProcess:inst6|UpCounter:SineMaker
 13. Parameter Settings for User Entity Instance: MessageProcess:inst6|UpCounter:SineCounter
 14. Parameter Settings for User Entity Instance: DDS:inst8
 15. Parameter Settings for User Entity Instance: DDS:inst8|phase_accumulator:PA
 16. Parameter Settings for User Entity Instance: DDS:inst8|phase_accumulator:PA|up_counter:UC1
 17. Parameter Settings for User Entity Instance: DDS:inst8|two_s_complement:compl1
 18. Parameter Settings for User Entity Instance: DDS:inst8|two_one_mux:mux1
 19. Parameter Settings for User Entity Instance: DDS:inst8|ROM:sine_ROM
 20. Parameter Settings for User Entity Instance: DDS:inst8|two_one_mux:mux2
 21. Port Connectivity Checks: "DDS:inst8|two_one_mux:mux2"
 22. Port Connectivity Checks: "MessageProcess:inst6|UpCounter:SineCounter"
 23. Port Connectivity Checks: "MessageProcess:inst6|UpCounter:SineMaker"
 24. Port Connectivity Checks: "MessageProcess:inst6|ShiftRegister:MSG_REG"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 28 13:56:58 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DigitalModulation                               ;
; Top-level Entity Name              ; DigitalModulation                               ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 153                                             ;
;     Total combinational functions  ; 153                                             ;
;     Dedicated logic registers      ; 58                                              ;
; Total registers                    ; 58                                              ;
; Total pins                         ; 15                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; DigitalModulation  ; DigitalModulation  ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; UpCounter.v                      ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/UpCounter.v           ;         ;
; up_counter.v                     ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/up_counter.v          ;         ;
; two_s_complement.v               ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/two_s_complement.v    ;         ;
; two_one_mux.v                    ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/two_one_mux.v         ;         ;
; sign_to_two_s_comp.v             ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/sign_to_two_s_comp.v  ;         ;
; ShiftRegister.v                  ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/ShiftRegister.v       ;         ;
; ROM.v                            ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/ROM.v                 ;         ;
; phase_accumulator.v              ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/phase_accumulator.v   ;         ;
; MessageProcess.v                 ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v      ;         ;
; FrequencyDivider.v               ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v    ;         ;
; FreqDivHL.v                      ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FreqDivHL.v           ;         ;
; DDS.v                            ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v                 ;         ;
; dac_pwm.v                        ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/dac_pwm.v             ;         ;
; DigitalModulation.bdf            ; yes             ; User Block Diagram/Schematic File  ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf ;         ;
; MUX8.v                           ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MUX8.v                ;         ;
; MUX.v                            ; yes             ; User Verilog HDL File              ; E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MUX.v                 ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 153   ;
;                                             ;       ;
; Total combinational functions               ; 153   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 48    ;
;     -- 3 input functions                    ; 52    ;
;     -- <=2 input functions                  ; 53    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 99    ;
;     -- arithmetic mode                      ; 54    ;
;                                             ;       ;
; Total registers                             ; 58    ;
;     -- Dedicated logic registers            ; 58    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 15    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; rst   ;
; Maximum fan-out                             ; 58    ;
; Total fan-out                               ; 672   ;
; Average fan-out                             ; 2.97  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                             ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                              ; Library Name ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
; |DigitalModulation                ; 153 (1)           ; 58 (0)       ; 0           ; 0            ; 0       ; 0         ; 15   ; 0            ; |DigitalModulation                                               ; work         ;
;    |DDS:inst8|                    ; 59 (2)            ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|DDS:inst8                                     ; work         ;
;       |ROM:sine_ROM|              ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|DDS:inst8|ROM:sine_ROM                        ; work         ;
;       |phase_accumulator:PA|      ; 13 (5)            ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|DDS:inst8|phase_accumulator:PA                ; work         ;
;          |up_counter:UC1|         ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|DDS:inst8|phase_accumulator:PA|up_counter:UC1 ; work         ;
;       |sign_to_two_s_comp:compl2| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|DDS:inst8|sign_to_two_s_comp:compl2           ; work         ;
;       |two_s_complement:compl1|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|DDS:inst8|two_s_complement:compl1             ; work         ;
;    |FrequencyDivider:frq1|        ; 13 (13)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|FrequencyDivider:frq1                         ; work         ;
;    |FrequencyDivider:frq2|        ; 13 (13)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|FrequencyDivider:frq2                         ; work         ;
;    |MUX8:inst9|                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|MUX8:inst9                                    ; work         ;
;    |MUX:inst4|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|MUX:inst4                                     ; work         ;
;    |MessageProcess:inst6|         ; 33 (1)            ; 24 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|MessageProcess:inst6                          ; work         ;
;       |ShiftRegister:MSG_REG|     ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|MessageProcess:inst6|ShiftRegister:MSG_REG    ; work         ;
;       |UpCounter:SineCounter|     ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|MessageProcess:inst6|UpCounter:SineCounter    ; work         ;
;       |UpCounter:SineMaker|       ; 14 (14)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|MessageProcess:inst6|UpCounter:SineMaker      ; work         ;
;    |dac_pwm:inst7|                ; 16 (16)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalModulation|dac_pwm:inst7                                 ; work         ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; DDS:inst8|phase_accumulator:PA|Selector0~0             ;   ;
; DDS:inst8|phase_accumulator:PA|ns~2                    ;   ;
; DDS:inst8|phase_accumulator:PA|ns~3                    ;   ;
; DDS:inst8|phase_accumulator:PA|Selector0~1             ;   ;
; Number of logic cells representing combinational loops ; 4 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 58    ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 58    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DigitalModulation|MessageProcess:inst6|UpCounter:SineCounter|cnt[0]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DigitalModulation|MessageProcess:inst6|ShiftRegister:MSG_REG|register[8] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DigitalModulation|MessageProcess:inst6|ShiftRegister:MSG_REG|register[4] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DigitalModulation|MUX8:inst9|OUT[0]                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MessageProcess:inst6 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; IDLE           ; 0     ; Signed Integer                           ;
; SEND_MSG       ; 1     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MessageProcess:inst6|UpCounter:SineMaker ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 1024  ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MessageProcess:inst6|UpCounter:SineCounter ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 10    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:inst8 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; ADDR_WIDTH     ; 6     ; Signed Integer                ;
; MAG_WIDTH      ; 8     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:inst8|phase_accumulator:PA ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; A              ; 00    ; Unsigned Binary                                    ;
; B              ; 01    ; Unsigned Binary                                    ;
; C              ; 10    ; Unsigned Binary                                    ;
; D              ; 11    ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:inst8|phase_accumulator:PA|up_counter:UC1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:inst8|two_s_complement:compl1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:inst8|two_one_mux:mux1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:inst8|ROM:sine_ROM ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; MAG_WIDTH      ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:inst8|two_one_mux:mux2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Port Connectivity Checks: "DDS:inst8|two_one_mux:mux2" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                 ;
+------+-------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MessageProcess:inst6|UpCounter:SineCounter"                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cntOUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MessageProcess:inst6|UpCounter:SineMaker"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cntOUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MessageProcess:inst6|ShiftRegister:MSG_REG"                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; parallelIN[8]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; parallelIN[7]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; parallelIN[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; parallelIN[5]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; parallelOUT[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 28 13:56:57 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalModulation -c DigitalModulation
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file upcounter.v
    Info (12023): Found entity 1: UpCounter
Info (12021): Found 1 design units, including 1 entities, in source file up_counter.v
    Info (12023): Found entity 1: up_counter
Info (12021): Found 1 design units, including 1 entities, in source file two_s_complement.v
    Info (12023): Found entity 1: two_s_complement
Info (12021): Found 1 design units, including 1 entities, in source file two_one_mux.v
    Info (12023): Found entity 1: two_one_mux
Info (12021): Found 1 design units, including 1 entities, in source file sign_to_two_s_comp.v
    Info (12023): Found entity 1: sign_to_two_s_comp
Info (12021): Found 1 design units, including 1 entities, in source file shiftregister.v
    Info (12023): Found entity 1: ShiftRegister
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file phase_accumulator.v
    Info (12023): Found entity 1: phase_accumulator
Info (12021): Found 1 design units, including 1 entities, in source file messageprocess.v
    Info (12023): Found entity 1: MessageProcess
Info (12021): Found 1 design units, including 1 entities, in source file frequencydivider.v
    Info (12023): Found entity 1: FrequencyDivider
Info (12021): Found 1 design units, including 1 entities, in source file freqdivhl.v
    Info (12023): Found entity 1: FreqDivHL
Info (12021): Found 1 design units, including 1 entities, in source file dds.v
    Info (12023): Found entity 1: DDS
Info (12021): Found 1 design units, including 1 entities, in source file dac_pwm.v
    Info (12023): Found entity 1: dac_pwm
Info (12021): Found 1 design units, including 1 entities, in source file digitalmodulation.bdf
    Info (12023): Found entity 1: DigitalModulation
Info (12021): Found 1 design units, including 1 entities, in source file mux8.v
    Info (12023): Found entity 1: MUX8
Warning (12090): Entity "MUX" obtained from "MUX.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: MUX
Warning (10222): Verilog HDL Parameter Declaration warning at UpCounter.v(3): Parameter Declaration in module "UpCounter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "DigitalModulation" for the top level hierarchy
Info (12128): Elaborating entity "dac_pwm" for hierarchy "dac_pwm:inst7"
Info (12128): Elaborating entity "MUX8" for hierarchy "MUX8:inst9"
Info (12128): Elaborating entity "MessageProcess" for hierarchy "MessageProcess:inst6"
Warning (10230): Verilog HDL assignment warning at MessageProcess.v(27): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at MessageProcess.v(32): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at MessageProcess.v(34): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at MessageProcess.v(35): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "ShiftRegister" for hierarchy "MessageProcess:inst6|ShiftRegister:MSG_REG"
Info (12128): Elaborating entity "UpCounter" for hierarchy "MessageProcess:inst6|UpCounter:SineMaker"
Warning (10230): Verilog HDL assignment warning at UpCounter.v(16): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "UpCounter" for hierarchy "MessageProcess:inst6|UpCounter:SineCounter"
Warning (10230): Verilog HDL assignment warning at UpCounter.v(16): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "FrequencyDivider" for hierarchy "FrequencyDivider:frq1"
Warning (10230): Verilog HDL assignment warning at FrequencyDivider.v(20): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "FreqDivHL" for hierarchy "FreqDivHL:inst5"
Info (12128): Elaborating entity "DDS" for hierarchy "DDS:inst8"
Info (12128): Elaborating entity "phase_accumulator" for hierarchy "DDS:inst8|phase_accumulator:PA"
Critical Warning (10237): Verilog HDL warning at phase_accumulator.v(19): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Info (12128): Elaborating entity "up_counter" for hierarchy "DDS:inst8|phase_accumulator:PA|up_counter:UC1"
Warning (10230): Verilog HDL assignment warning at up_counter.v(14): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at up_counter.v(16): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "two_s_complement" for hierarchy "DDS:inst8|two_s_complement:compl1"
Warning (10230): Verilog HDL assignment warning at two_s_complement.v(4): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "two_one_mux" for hierarchy "DDS:inst8|two_one_mux:mux1"
Info (12128): Elaborating entity "ROM" for hierarchy "DDS:inst8|ROM:sine_ROM"
Warning (10858): Verilog HDL warning at ROM.v(4): object LUT used but never assigned
Info (12128): Elaborating entity "two_one_mux" for hierarchy "DDS:inst8|two_one_mux:mux2"
Info (12128): Elaborating entity "sign_to_two_s_comp" for hierarchy "DDS:inst8|sign_to_two_s_comp:compl2"
Warning (10230): Verilog HDL assignment warning at sign_to_two_s_comp.v(7): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:inst4"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer MUX:inst4|OUT
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "DDS:inst8|ROM:sine_ROM|LUT" is uninferred due to asynchronous read logic
Warning (113028): 192 out of 256 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 64 to 255 are not initialized
Critical Warning (127004): Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/sine.mif" -- truncated remaining initial content value to fit RAM
Info (144001): Generated suppressed messages file E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/output_files/DigitalModulation.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 168 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 153 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4606 megabytes
    Info: Processing ended: Sat Dec 28 13:56:58 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/output_files/DigitalModulation.map.smsg.


