theory should_we_balance_Why3_ide_VCshould_we_balance_assert_rte_mem_access_5_goal7
  imports "NTP4Verif.NTP4Verif" "Why3STD.Qed_Qed" "Why3STD.Memory_Memory" "../../lib/isabelle/A_thread_variables_properties_A_thread_variables_properties" "../../lib/isabelle/Compound_Compound" "Why3STD.Cint_Cint" "../../lib/isabelle/A_schedule_cpumask_A_schedule_cpumask"
begin
theorem goal7:
  fixes a_1 :: "addr"
  fixes t_2 :: "addr \<Rightarrow> addr"
  fixes t_1 :: "addr \<Rightarrow> int"
  fixes i :: "int"
  fixes a :: "addr"
  fixes t :: "int \<Rightarrow> int"
  shows "let a_2 :: addr = shift a_1 (4 :: int); a_3 :: addr = t_2 a_2; a_4 :: addr = t_2 (shift a_3 (0 :: int)); a_5 :: addr = shift a_1 (1 :: int); x :: int = t_1 a_5; x_1 :: int = t_1 (shift a_4 x); a_6 :: addr = shift a_1 (3 :: int); a_7 :: addr = shift a_1 (0 :: int); a_8 :: addr = t_2 a_7; a_9 :: addr = shift a_8 (0 :: int); a_10 :: addr = shift a_4 (0 :: int) in \<not>x_1 = (0 :: int) \<longrightarrow> (0 :: int) \<le> i \<longrightarrow> i < l_size \<longrightarrow> (0 :: int) \<le> x \<longrightarrow> x < l_size \<longrightarrow> region (base a) \<le> (0 :: int) \<longrightarrow> region (base a_1) \<le> (0 :: int) \<longrightarrow> framed t_2 \<longrightarrow> linked t \<longrightarrow> is_uint32 i \<longrightarrow> valid_rd t a_1 (5 :: int) \<longrightarrow> is_uint32 (t_1 a_6) \<longrightarrow> is_sint32 x \<longrightarrow> valid_rd t a_2 (1 :: int) \<longrightarrow> valid_rd t a_5 (1 :: int) \<longrightarrow> valid_rd t a_7 (1 :: int) \<longrightarrow> valid_rd t a_3 (1 :: int) \<longrightarrow> valid_rd t (t_2 (shift a_1 (2 :: int))) (2 :: int) \<longrightarrow> valid_rd t a_8 (2 :: int) \<longrightarrow> is_sint32 (t_1 (shift a_8 (1 :: int))) \<longrightarrow> valid_rd t a_9 (1 :: int) \<longrightarrow> valid_rd t (t_2 a_9) (1 :: int) \<longrightarrow> is_uint8 x_1 \<longrightarrow> valid_rd t a_10 l_size \<longrightarrow> (\<forall>(i_1 :: int). (0 :: int) \<le> i_1 \<longrightarrow> i_1 < l_size \<longrightarrow> separated a_10 l_size (shift (t_2 (shift (shift a i_1) (0 :: int))) (0 :: int)) l_size) \<longrightarrow> (\<forall>(i_1 :: int). let a_11 :: addr = shift a i_1 in (0 :: int) \<le> i_1 \<longrightarrow> i_1 < l_size \<longrightarrow> valid_rd t a_11 (1 :: int) \<and> valid_rw t (shift (t_2 (shift a_11 (0 :: int))) (0 :: int)) l_size) \<longrightarrow> (\<forall>(a_11 :: addr). let a_12 :: addr = l_sched_group_cpus a_11; a_13 :: addr = shift (t_2 (shift a_12 (0 :: int))) (0 :: int) in valid_rd t a_12 (1 :: int) \<and> valid_rd t a_13 l_size \<and> (\<forall>(i_1 :: int). (0 :: int) \<le> i_1 \<longrightarrow> i_1 < l_size \<longrightarrow> separated a_13 l_size (shift (t_2 (shift (shift a i_1) (0 :: int))) (0 :: int)) l_size)) \<longrightarrow> (\<forall>(a_11 :: addr). let a_12 :: addr = l_sched_group_mask a_11; a_13 :: addr = shift (t_2 (shift a_12 (0 :: int))) (0 :: int) in valid_rd t a_12 (1 :: int) \<and> valid_rd t a_13 l_size \<and> (\<forall>(i_1 :: int). (0 :: int) \<le> i_1 \<longrightarrow> i_1 < l_size \<longrightarrow> separated a_13 l_size (shift (t_2 (shift (shift a i_1) (0 :: int))) (0 :: int)) l_size)) \<longrightarrow> (\<forall>(a_11 :: addr). let a_12 :: addr = l_group_balance_mask a_11; a_13 :: addr = shift (t_2 (shift a_12 (0 :: int))) (0 :: int) in valid_rd t a_12 (1 :: int) \<and> valid_rd t a_13 l_size \<and> (\<forall>(i_1 :: int). (0 :: int) \<le> i_1 \<longrightarrow> i_1 < l_size \<longrightarrow> separated a_13 l_size (shift (t_2 (shift (shift a i_1) (0 :: int))) (0 :: int)) l_size)) \<longrightarrow> (\<forall>(i_1 :: int). let a_11 :: addr = l_cpu_smt_mask i_1; a_12 :: addr = shift (t_2 (shift a_11 (0 :: int))) (0 :: int) in (0 :: int) \<le> i_1 \<longrightarrow> i_1 < l_size \<longrightarrow> valid_rd t a_11 (1 :: int) \<and> valid_rd t a_12 l_size \<and> (\<forall>(i_2 :: int). (0 :: int) \<le> i_2 \<longrightarrow> i_2 < l_size \<longrightarrow> separated a_12 l_size (shift (t_2 (shift (shift a i_2) (0 :: int))) (0 :: int)) l_size)) \<longrightarrow> valid_rd t a_6 (1 :: int)"
  sorry
end
