#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jan 18 14:06:35 2021
# Process ID: 9940
# Current directory: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1
# Command line: vivado.exe -log top_top_module.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_top_module.tcl -notrace
# Log file: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module.vdi
# Journal file: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_top_module.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'PC_FPGA_bridge'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'XADC_Wizard'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_IP'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/PID_controller_0/PID_controller_0.dcp' for cell 'pid_module'
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'PC_FPGA_bridge'
Finished Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'PC_FPGA_bridge'
Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_IP/inst'
WARNING: [Vivado 12-584] No ports matched 'reset'. [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_IP/inst'
Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_IP/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1299.766 ; gain = 544.289
Finished Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_IP/inst'
Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XADC_Wizard/U0'
Finished Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XADC_Wizard/U0'
Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/PID_controller_0/src/timing_constraints.xdc] for cell 'pid_module/U0'
Finished Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/PID_controller_0/src/timing_constraints.xdc] for cell 'pid_module/U0'
Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/PID_controller_0/PID_controller_0.dcp'
Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_IP/inst'
Finished Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_IP/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1299.785 ; gain = 1053.668
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -1389 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.540 . Memory (MB): peak = 1299.785 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ahmet/Desktop/PID_Controller.pkg'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:2.0", from Vivado IP cache entry "3555e730da2665e9".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1339.316 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1b337632b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1339.316 ; gain = 32.742
Implement Debug Cores | Checksum: 25d1112fa

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 143336600

Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 1339.316 ; gain = 32.742

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 220 cells.
Phase 3 Constant propagation | Checksum: 1ce418700

Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 1339.316 ; gain = 32.742

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1221 unconnected nets.
INFO: [Opt 31-11] Eliminated 528 unconnected cells.
Phase 4 Sweep | Checksum: d136e061

Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1339.316 ; gain = 32.742

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: d136e061

Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 1339.316 ; gain = 32.742

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1339.316 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d136e061

Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 1339.316 ; gain = 32.742

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d136e061

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1339.316 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 1339.316 ; gain = 39.531
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1339.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -1389 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1339.316 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1339.316 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ee843e5c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1384.832 ; gain = 45.516

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1590d8695

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.832 ; gain = 45.516

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1590d8695

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.832 ; gain = 45.516
Phase 1 Placer Initialization | Checksum: 1590d8695

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.832 ; gain = 45.516

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15e7d9945

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1384.832 ; gain = 45.516

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15e7d9945

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1384.832 ; gain = 45.516

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11a9db3d9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.832 ; gain = 45.516

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1065db25f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.832 ; gain = 45.516

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ee5e95a8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.832 ; gain = 45.516

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 12926638f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.832 ; gain = 45.516

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17dc82518

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.832 ; gain = 45.516

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 180baae2b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.832 ; gain = 45.516

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20907d9b4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.832 ; gain = 45.516
Phase 3 Detail Placement | Checksum: 20907d9b4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.832 ; gain = 45.516

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.824. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16b6b2769

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.551 ; gain = 87.234
Phase 4.1 Post Commit Optimization | Checksum: 16b6b2769

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.551 ; gain = 87.234

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16b6b2769

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.551 ; gain = 87.234

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16b6b2769

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.551 ; gain = 87.234

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b6aafbf4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.551 ; gain = 87.234
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b6aafbf4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.551 ; gain = 87.234
Ending Placer Task | Checksum: 153ee1451

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.551 ; gain = 87.234
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1426.551 ; gain = 87.234
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1426.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1426.551 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1426.551 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1426.551 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -1389 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f4c37e99 ConstDB: 0 ShapeSum: 5f2a95b8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 160b4dcd3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1789.668 ; gain = 363.117

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 160b4dcd3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1789.668 ; gain = 363.117

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 160b4dcd3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1789.668 ; gain = 363.117

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 160b4dcd3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1789.668 ; gain = 363.117
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: de6fe2ed

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 1801.664 ; gain = 375.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.775  | TNS=0.000  | WHS=-1.693 | THS=-415.144|

Phase 2 Router Initialization | Checksum: 107a37633

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 1801.664 ; gain = 375.113

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e371ff00

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 1801.664 ; gain = 375.113

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 379
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2483ac2ba

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 1801.664 ; gain = 375.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.646  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17df0c75b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 1801.664 ; gain = 375.113
Phase 4 Rip-up And Reroute | Checksum: 17df0c75b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 1801.664 ; gain = 375.113

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a3af58f0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 1801.664 ; gain = 375.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.646  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a3af58f0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 1801.664 ; gain = 375.113

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a3af58f0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 1801.664 ; gain = 375.113
Phase 5 Delay and Skew Optimization | Checksum: 1a3af58f0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 1801.664 ; gain = 375.113

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c2f3874c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 1801.664 ; gain = 375.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.646  | TNS=0.000  | WHS=-1.161 | THS=-140.068|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1d6ccd8e9

Time (s): cpu = 00:10:31 ; elapsed = 00:05:41 . Memory (MB): peak = 2226.613 ; gain = 800.063
Phase 6.1 Hold Fix Iter | Checksum: 1d6ccd8e9

Time (s): cpu = 00:10:31 ; elapsed = 00:05:41 . Memory (MB): peak = 2226.613 ; gain = 800.063
Phase 6 Post Hold Fix | Checksum: 24059fe7a

Time (s): cpu = 00:10:31 ; elapsed = 00:05:41 . Memory (MB): peak = 2226.613 ; gain = 800.063

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.446845 %
  Global Horizontal Routing Utilization  = 0.325316 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f8646ce7

Time (s): cpu = 00:10:31 ; elapsed = 00:05:41 . Memory (MB): peak = 2226.613 ; gain = 800.063

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f8646ce7

Time (s): cpu = 00:10:32 ; elapsed = 00:05:41 . Memory (MB): peak = 2226.613 ; gain = 800.063

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 135671e2e

Time (s): cpu = 00:10:32 ; elapsed = 00:05:41 . Memory (MB): peak = 2226.613 ; gain = 800.063

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 13e222916

Time (s): cpu = 00:10:32 ; elapsed = 00:05:41 . Memory (MB): peak = 2226.613 ; gain = 800.063
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.554  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13e222916

Time (s): cpu = 00:10:32 ; elapsed = 00:05:41 . Memory (MB): peak = 2226.613 ; gain = 800.063
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:32 ; elapsed = 00:05:41 . Memory (MB): peak = 2226.613 ; gain = 800.063

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:34 ; elapsed = 00:05:43 . Memory (MB): peak = 2226.613 ; gain = 800.063
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.450 . Memory (MB): peak = 2226.613 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file top_top_module_power_routed.rpt -pb top_top_module_power_summary_routed.pb -rpx top_top_module_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Mon Jan 18 14:13:50 2021...
