# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../seg2digit_synth.v" \
"../../../../Lab4.srcs/sources_1/new/vsevenseg.v" \
"../../../../vsevenseg_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
