Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun 18 22:53:24 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cvi_ciris_control_sets_placed.rpt
| Design       : cvi_ciris
| Device       : xc7a12t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            3 |
| No           | No                    | Yes                    |              56 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |             158 |           43 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------------------------------------------------------+---------------------+------------------+----------------+
|        Clock Signal        |                                   Enable Signal                                  |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------------+----------------------------------------------------------------------------------+---------------------+------------------+----------------+
|  clk_avalon_sv_i_IBUF_BUFG | INTS_alt_vipvfr131_common_control_packet_encoder/FSM_sequential_state[3]_i_1_n_0 | bt656_decoder/AR[0] |                3 |              5 |
|  clk_avalon_sv_i_IBUF_BUFG | INST_bt_to_avst/crs_lib_dc_fifo_inst/u0/FSM_sequential_state_reg[1]              |                     |                3 |              7 |
|  clk_avalon_sv_i_IBUF_BUFG | INST_bt_to_avst/crs_lib_dc_fifo_inst/u0/FSM_sequential_state_reg[1]              | bt656_decoder/AR[0] |                4 |              8 |
|  clk_avalon_sv_i_IBUF_BUFG | INST_bt_to_avst/crs_lib_dc_fifo_inst/u0/FSM_sequential_state_reg[1]_0[0]         | bt656_decoder/AR[0] |                1 |              8 |
|  clk_itu_i_IBUF_BUFG       | bt656_decoder/dout_data[7]_i_1_n_0                                               | bt656_decoder/AR[0] |                3 |              8 |
|  clk_itu_i_IBUF_BUFG       | bt656_decoder/row_valid_ff_reg_n_0                                               | bt656_decoder/AR[0] |                2 |              8 |
|  clk_itu_i_IBUF_BUFG       | bt656_decoder/E[0]                                                               | bt656_decoder/AR[0] |                3 |              8 |
|  clk_avalon_sv_i_IBUF_BUFG |                                                                                  |                     |                3 |              9 |
|  clk_avalon_sv_i_IBUF_BUFG |                                                                                  | bt656_decoder/AR[0] |                7 |             12 |
|  clk_itu_i_IBUF_BUFG       | bt656_decoder/height_cnt[0]_i_1_n_0                                              | bt656_decoder/AR[0] |                4 |             16 |
|  clk_itu_i_IBUF_BUFG       | bt656_decoder/width_cnt[15]_i_1_n_0                                              | bt656_decoder/AR[0] |                5 |             16 |
|  clk_avalon_sv_i_IBUF_BUFG | INST_alt_vipvfr131_common_stream_output/ready_encoder_output                     | bt656_decoder/AR[0] |                3 |             18 |
|  clk_itu_i_IBUF_BUFG       | bt656_decoder/DIADI[9]                                                           | bt656_decoder/AR[0] |                5 |             31 |
|  clk_avalon_sv_i_IBUF_BUFG | INST_bt_to_avst/vcs_bt_encoder                                                   | bt656_decoder/AR[0] |               10 |             32 |
|  clk_itu_i_IBUF_BUFG       |                                                                                  | bt656_decoder/AR[0] |               10 |             44 |
+----------------------------+----------------------------------------------------------------------------------+---------------------+------------------+----------------+


