// Seed: 3187851542
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wor id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_3 = 0;
  inout wire id_2;
  inout wire id_1;
  wire id_13, id_14;
  logic id_15 = 1'h0;
  assign id_8 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  output wire id_1;
  uwire id_3;
  ;
  assign id_3 = 1'h0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1
  );
  assign id_2[""] = -1 * {1'b0, id_3};
endmodule
