
20250626_TImeWatch_StopWatch_IPO_Pattern.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059d4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08005b74  08005b74  00006b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c38  08005c38  000070d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005c38  08005c38  00006c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c40  08005c40  000070d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c40  08005c40  00006c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005c44  08005c44  00006c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d4  20000000  08005c48  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  200000d4  08005d1c  000070d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003dc  08005d1c  000073dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000070d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000133db  00000000  00000000  00007104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003506  00000000  00000000  0001a4df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001240  00000000  00000000  0001d9e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e1f  00000000  00000000  0001ec28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018107  00000000  00000000  0001fa47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000191fa  00000000  00000000  00037b4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009173e  00000000  00000000  00050d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e2486  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ec8  00000000  00000000  000e24cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e7394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000d4 	.word	0x200000d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005b5c 	.word	0x08005b5c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000d8 	.word	0x200000d8
 80001dc:	08005b5c 	.word	0x08005b5c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b08a      	sub	sp, #40	@ 0x28
 80005c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c2:	f107 0314 	add.w	r3, r7, #20
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]
 80005ce:	60da      	str	r2, [r3, #12]
 80005d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005d2:	2300      	movs	r3, #0
 80005d4:	613b      	str	r3, [r7, #16]
 80005d6:	4b49      	ldr	r3, [pc, #292]	@ (80006fc <MX_GPIO_Init+0x140>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005da:	4a48      	ldr	r2, [pc, #288]	@ (80006fc <MX_GPIO_Init+0x140>)
 80005dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005e2:	4b46      	ldr	r3, [pc, #280]	@ (80006fc <MX_GPIO_Init+0x140>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005ea:	613b      	str	r3, [r7, #16]
 80005ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ee:	2300      	movs	r3, #0
 80005f0:	60fb      	str	r3, [r7, #12]
 80005f2:	4b42      	ldr	r3, [pc, #264]	@ (80006fc <MX_GPIO_Init+0x140>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	4a41      	ldr	r2, [pc, #260]	@ (80006fc <MX_GPIO_Init+0x140>)
 80005f8:	f043 0301 	orr.w	r3, r3, #1
 80005fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fe:	4b3f      	ldr	r3, [pc, #252]	@ (80006fc <MX_GPIO_Init+0x140>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000602:	f003 0301 	and.w	r3, r3, #1
 8000606:	60fb      	str	r3, [r7, #12]
 8000608:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800060a:	2300      	movs	r3, #0
 800060c:	60bb      	str	r3, [r7, #8]
 800060e:	4b3b      	ldr	r3, [pc, #236]	@ (80006fc <MX_GPIO_Init+0x140>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000612:	4a3a      	ldr	r2, [pc, #232]	@ (80006fc <MX_GPIO_Init+0x140>)
 8000614:	f043 0304 	orr.w	r3, r3, #4
 8000618:	6313      	str	r3, [r2, #48]	@ 0x30
 800061a:	4b38      	ldr	r3, [pc, #224]	@ (80006fc <MX_GPIO_Init+0x140>)
 800061c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061e:	f003 0304 	and.w	r3, r3, #4
 8000622:	60bb      	str	r3, [r7, #8]
 8000624:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000626:	2300      	movs	r3, #0
 8000628:	607b      	str	r3, [r7, #4]
 800062a:	4b34      	ldr	r3, [pc, #208]	@ (80006fc <MX_GPIO_Init+0x140>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062e:	4a33      	ldr	r2, [pc, #204]	@ (80006fc <MX_GPIO_Init+0x140>)
 8000630:	f043 0302 	orr.w	r3, r3, #2
 8000634:	6313      	str	r3, [r2, #48]	@ 0x30
 8000636:	4b31      	ldr	r3, [pc, #196]	@ (80006fc <MX_GPIO_Init+0x140>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063a:	f003 0302 	and.w	r3, r3, #2
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 8000648:	482d      	ldr	r0, [pc, #180]	@ (8000700 <MX_GPIO_Init+0x144>)
 800064a:	f001 ff6f 	bl	800252c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 800064e:	2200      	movs	r2, #0
 8000650:	f24f 0106 	movw	r1, #61446	@ 0xf006
 8000654:	482b      	ldr	r0, [pc, #172]	@ (8000704 <MX_GPIO_Init+0x148>)
 8000656:	f001 ff69 	bl	800252c <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800065a:	2200      	movs	r2, #0
 800065c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8000660:	4829      	ldr	r0, [pc, #164]	@ (8000708 <MX_GPIO_Init+0x14c>)
 8000662:	f001 ff63 	bl	800252c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC4 PC5 PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
 8000666:	f44f 73b8 	mov.w	r3, #368	@ 0x170
 800066a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066c:	2301      	movs	r3, #1
 800066e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000670:	2300      	movs	r3, #0
 8000672:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000674:	2300      	movs	r3, #0
 8000676:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000678:	f107 0314 	add.w	r3, r7, #20
 800067c:	4619      	mov	r1, r3
 800067e:	4820      	ldr	r0, [pc, #128]	@ (8000700 <MX_GPIO_Init+0x144>)
 8000680:	f001 fdb8 	bl	80021f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB13
                           PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 8000684:	f24f 0306 	movw	r3, #61446	@ 0xf006
 8000688:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068a:	2301      	movs	r3, #1
 800068c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068e:	2300      	movs	r3, #0
 8000690:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000692:	2300      	movs	r3, #0
 8000694:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	4619      	mov	r1, r3
 800069c:	4819      	ldr	r0, [pc, #100]	@ (8000704 <MX_GPIO_Init+0x148>)
 800069e:	f001 fda9 	bl	80021f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a8:	2300      	movs	r3, #0
 80006aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ac:	2300      	movs	r3, #0
 80006ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b0:	f107 0314 	add.w	r3, r7, #20
 80006b4:	4619      	mov	r1, r3
 80006b6:	4814      	ldr	r0, [pc, #80]	@ (8000708 <MX_GPIO_Init+0x14c>)
 80006b8:	f001 fd9c 	bl	80021f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80006bc:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80006c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c2:	2301      	movs	r3, #1
 80006c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c6:	2300      	movs	r3, #0
 80006c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ca:	2300      	movs	r3, #0
 80006cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	4619      	mov	r1, r3
 80006d4:	480c      	ldr	r0, [pc, #48]	@ (8000708 <MX_GPIO_Init+0x14c>)
 80006d6:	f001 fd8d 	bl	80021f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80006da:	2328      	movs	r3, #40	@ 0x28
 80006dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006de:	2300      	movs	r3, #0
 80006e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	2300      	movs	r3, #0
 80006e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4619      	mov	r1, r3
 80006ec:	4805      	ldr	r0, [pc, #20]	@ (8000704 <MX_GPIO_Init+0x148>)
 80006ee:	f001 fd81 	bl	80021f4 <HAL_GPIO_Init>

}
 80006f2:	bf00      	nop
 80006f4:	3728      	adds	r7, #40	@ 0x28
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40023800 	.word	0x40023800
 8000700:	40020800 	.word	0x40020800
 8000704:	40020400 	.word	0x40020400
 8000708:	40020000 	.word	0x40020000

0800070c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000710:	4b12      	ldr	r3, [pc, #72]	@ (800075c <MX_I2C1_Init+0x50>)
 8000712:	4a13      	ldr	r2, [pc, #76]	@ (8000760 <MX_I2C1_Init+0x54>)
 8000714:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000716:	4b11      	ldr	r3, [pc, #68]	@ (800075c <MX_I2C1_Init+0x50>)
 8000718:	4a12      	ldr	r2, [pc, #72]	@ (8000764 <MX_I2C1_Init+0x58>)
 800071a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800071c:	4b0f      	ldr	r3, [pc, #60]	@ (800075c <MX_I2C1_Init+0x50>)
 800071e:	2200      	movs	r2, #0
 8000720:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000722:	4b0e      	ldr	r3, [pc, #56]	@ (800075c <MX_I2C1_Init+0x50>)
 8000724:	2200      	movs	r2, #0
 8000726:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000728:	4b0c      	ldr	r3, [pc, #48]	@ (800075c <MX_I2C1_Init+0x50>)
 800072a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800072e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000730:	4b0a      	ldr	r3, [pc, #40]	@ (800075c <MX_I2C1_Init+0x50>)
 8000732:	2200      	movs	r2, #0
 8000734:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000736:	4b09      	ldr	r3, [pc, #36]	@ (800075c <MX_I2C1_Init+0x50>)
 8000738:	2200      	movs	r2, #0
 800073a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800073c:	4b07      	ldr	r3, [pc, #28]	@ (800075c <MX_I2C1_Init+0x50>)
 800073e:	2200      	movs	r2, #0
 8000740:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000742:	4b06      	ldr	r3, [pc, #24]	@ (800075c <MX_I2C1_Init+0x50>)
 8000744:	2200      	movs	r2, #0
 8000746:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000748:	4804      	ldr	r0, [pc, #16]	@ (800075c <MX_I2C1_Init+0x50>)
 800074a:	f001 ff09 	bl	8002560 <HAL_I2C_Init>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000754:	f000 f8ce 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}
 800075c:	200000f0 	.word	0x200000f0
 8000760:	40005400 	.word	0x40005400
 8000764:	000186a0 	.word	0x000186a0

08000768 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b08a      	sub	sp, #40	@ 0x28
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000770:	f107 0314 	add.w	r3, r7, #20
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	605a      	str	r2, [r3, #4]
 800077a:	609a      	str	r2, [r3, #8]
 800077c:	60da      	str	r2, [r3, #12]
 800077e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a19      	ldr	r2, [pc, #100]	@ (80007ec <HAL_I2C_MspInit+0x84>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d12c      	bne.n	80007e4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	613b      	str	r3, [r7, #16]
 800078e:	4b18      	ldr	r3, [pc, #96]	@ (80007f0 <HAL_I2C_MspInit+0x88>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	4a17      	ldr	r2, [pc, #92]	@ (80007f0 <HAL_I2C_MspInit+0x88>)
 8000794:	f043 0302 	orr.w	r3, r3, #2
 8000798:	6313      	str	r3, [r2, #48]	@ 0x30
 800079a:	4b15      	ldr	r3, [pc, #84]	@ (80007f0 <HAL_I2C_MspInit+0x88>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	f003 0302 	and.w	r3, r3, #2
 80007a2:	613b      	str	r3, [r7, #16]
 80007a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007a6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80007aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007ac:	2312      	movs	r3, #18
 80007ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007b4:	2303      	movs	r3, #3
 80007b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007b8:	2304      	movs	r3, #4
 80007ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007bc:	f107 0314 	add.w	r3, r7, #20
 80007c0:	4619      	mov	r1, r3
 80007c2:	480c      	ldr	r0, [pc, #48]	@ (80007f4 <HAL_I2C_MspInit+0x8c>)
 80007c4:	f001 fd16 	bl	80021f4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007c8:	2300      	movs	r3, #0
 80007ca:	60fb      	str	r3, [r7, #12]
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <HAL_I2C_MspInit+0x88>)
 80007ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007d0:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <HAL_I2C_MspInit+0x88>)
 80007d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007d8:	4b05      	ldr	r3, [pc, #20]	@ (80007f0 <HAL_I2C_MspInit+0x88>)
 80007da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80007e4:	bf00      	nop
 80007e6:	3728      	adds	r7, #40	@ 0x28
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40005400 	.word	0x40005400
 80007f0:	40023800 	.word	0x40023800
 80007f4:	40020400 	.word	0x40020400

080007f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007fc:	f001 fac0 	bl	8001d80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000800:	f000 f810 	bl	8000824 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000804:	f7ff feda 	bl	80005bc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000808:	f000 f92e 	bl	8000a68 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800080c:	f000 fa2a 	bl	8000c64 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000810:	f7ff ff7c 	bl	800070c <MX_I2C1_Init>
  MX_TIM3_Init();
 8000814:	f000 f974 	bl	8000b00 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  ap_init();
 8000818:	f000 fdfa 	bl	8001410 <ap_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ap_main();
 800081c:	f000 fde8 	bl	80013f0 <ap_main>
 8000820:	e7fc      	b.n	800081c <main+0x24>
	...

08000824 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b094      	sub	sp, #80	@ 0x50
 8000828:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800082a:	f107 0320 	add.w	r3, r7, #32
 800082e:	2230      	movs	r2, #48	@ 0x30
 8000830:	2100      	movs	r1, #0
 8000832:	4618      	mov	r0, r3
 8000834:	f004 fd14 	bl	8005260 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000838:	f107 030c 	add.w	r3, r7, #12
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000848:	2300      	movs	r3, #0
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	4b27      	ldr	r3, [pc, #156]	@ (80008ec <SystemClock_Config+0xc8>)
 800084e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000850:	4a26      	ldr	r2, [pc, #152]	@ (80008ec <SystemClock_Config+0xc8>)
 8000852:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000856:	6413      	str	r3, [r2, #64]	@ 0x40
 8000858:	4b24      	ldr	r3, [pc, #144]	@ (80008ec <SystemClock_Config+0xc8>)
 800085a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000860:	60bb      	str	r3, [r7, #8]
 8000862:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000864:	2300      	movs	r3, #0
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	4b21      	ldr	r3, [pc, #132]	@ (80008f0 <SystemClock_Config+0xcc>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a20      	ldr	r2, [pc, #128]	@ (80008f0 <SystemClock_Config+0xcc>)
 800086e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000872:	6013      	str	r3, [r2, #0]
 8000874:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <SystemClock_Config+0xcc>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800087c:	607b      	str	r3, [r7, #4]
 800087e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000880:	2301      	movs	r3, #1
 8000882:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000884:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000888:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800088a:	2302      	movs	r3, #2
 800088c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800088e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000892:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000894:	2304      	movs	r3, #4
 8000896:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000898:	2364      	movs	r3, #100	@ 0x64
 800089a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800089c:	2302      	movs	r3, #2
 800089e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008a0:	2304      	movs	r3, #4
 80008a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a4:	f107 0320 	add.w	r3, r7, #32
 80008a8:	4618      	mov	r0, r3
 80008aa:	f002 faf7 	bl	8002e9c <HAL_RCC_OscConfig>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008b4:	f000 f81e 	bl	80008f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b8:	230f      	movs	r3, #15
 80008ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008bc:	2302      	movs	r3, #2
 80008be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008ce:	f107 030c 	add.w	r3, r7, #12
 80008d2:	2103      	movs	r1, #3
 80008d4:	4618      	mov	r0, r3
 80008d6:	f002 fd59 	bl	800338c <HAL_RCC_ClockConfig>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80008e0:	f000 f808 	bl	80008f4 <Error_Handler>
  }
}
 80008e4:	bf00      	nop
 80008e6:	3750      	adds	r7, #80	@ 0x50
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40023800 	.word	0x40023800
 80008f0:	40007000 	.word	0x40007000

080008f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f8:	b672      	cpsid	i
}
 80008fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <Error_Handler+0x8>

08000900 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	607b      	str	r3, [r7, #4]
 800090a:	4b10      	ldr	r3, [pc, #64]	@ (800094c <HAL_MspInit+0x4c>)
 800090c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800090e:	4a0f      	ldr	r2, [pc, #60]	@ (800094c <HAL_MspInit+0x4c>)
 8000910:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000914:	6453      	str	r3, [r2, #68]	@ 0x44
 8000916:	4b0d      	ldr	r3, [pc, #52]	@ (800094c <HAL_MspInit+0x4c>)
 8000918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800091a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800091e:	607b      	str	r3, [r7, #4]
 8000920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	603b      	str	r3, [r7, #0]
 8000926:	4b09      	ldr	r3, [pc, #36]	@ (800094c <HAL_MspInit+0x4c>)
 8000928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092a:	4a08      	ldr	r2, [pc, #32]	@ (800094c <HAL_MspInit+0x4c>)
 800092c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000930:	6413      	str	r3, [r2, #64]	@ 0x40
 8000932:	4b06      	ldr	r3, [pc, #24]	@ (800094c <HAL_MspInit+0x4c>)
 8000934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800093a:	603b      	str	r3, [r7, #0]
 800093c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800093e:	bf00      	nop
 8000940:	370c      	adds	r7, #12
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop
 800094c:	40023800 	.word	0x40023800

08000950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <NMI_Handler+0x4>

08000958 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <HardFault_Handler+0x4>

08000960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <MemManage_Handler+0x4>

08000968 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <BusFault_Handler+0x4>

08000970 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <UsageFault_Handler+0x4>

08000978 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr

08000986 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000986:	b480      	push	{r7}
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000998:	bf00      	nop
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr

080009a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009a6:	f001 fa3d 	bl	8001e24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80009b4:	4802      	ldr	r0, [pc, #8]	@ (80009c0 <TIM2_IRQHandler+0x10>)
 80009b6:	f002 ffbb 	bl	8003930 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	20000148 	.word	0x20000148

080009c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80009c8:	4802      	ldr	r0, [pc, #8]	@ (80009d4 <USART2_IRQHandler+0x10>)
 80009ca:	f003 fc33 	bl	8004234 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	200001d8 	.word	0x200001d8

080009d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009e0:	4a14      	ldr	r2, [pc, #80]	@ (8000a34 <_sbrk+0x5c>)
 80009e2:	4b15      	ldr	r3, [pc, #84]	@ (8000a38 <_sbrk+0x60>)
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009ec:	4b13      	ldr	r3, [pc, #76]	@ (8000a3c <_sbrk+0x64>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d102      	bne.n	80009fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009f4:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <_sbrk+0x64>)
 80009f6:	4a12      	ldr	r2, [pc, #72]	@ (8000a40 <_sbrk+0x68>)
 80009f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009fa:	4b10      	ldr	r3, [pc, #64]	@ (8000a3c <_sbrk+0x64>)
 80009fc:	681a      	ldr	r2, [r3, #0]
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4413      	add	r3, r2
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	d207      	bcs.n	8000a18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a08:	f004 fc32 	bl	8005270 <__errno>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	220c      	movs	r2, #12
 8000a10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a12:	f04f 33ff 	mov.w	r3, #4294967295
 8000a16:	e009      	b.n	8000a2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a18:	4b08      	ldr	r3, [pc, #32]	@ (8000a3c <_sbrk+0x64>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a1e:	4b07      	ldr	r3, [pc, #28]	@ (8000a3c <_sbrk+0x64>)
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4413      	add	r3, r2
 8000a26:	4a05      	ldr	r2, [pc, #20]	@ (8000a3c <_sbrk+0x64>)
 8000a28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a2a:	68fb      	ldr	r3, [r7, #12]
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	20020000 	.word	0x20020000
 8000a38:	00000400 	.word	0x00000400
 8000a3c:	20000144 	.word	0x20000144
 8000a40:	200003e0 	.word	0x200003e0

08000a44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a48:	4b06      	ldr	r3, [pc, #24]	@ (8000a64 <SystemInit+0x20>)
 8000a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a4e:	4a05      	ldr	r2, [pc, #20]	@ (8000a64 <SystemInit+0x20>)
 8000a50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	e000ed00 	.word	0xe000ed00

08000a68 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b086      	sub	sp, #24
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a6e:	f107 0308 	add.w	r3, r7, #8
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
 8000a76:	605a      	str	r2, [r3, #4]
 8000a78:	609a      	str	r2, [r3, #8]
 8000a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a7c:	463b      	mov	r3, r7
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a84:	4b1d      	ldr	r3, [pc, #116]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000a86:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a8a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000a8e:	2263      	movs	r2, #99	@ 0x63
 8000a90:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a92:	4b1a      	ldr	r3, [pc, #104]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8000a98:	4b18      	ldr	r3, [pc, #96]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000a9a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a9e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa0:	4b16      	ldr	r3, [pc, #88]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aa6:	4b15      	ldr	r3, [pc, #84]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000aac:	4813      	ldr	r0, [pc, #76]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000aae:	f002 fe8d 	bl	80037cc <HAL_TIM_Base_Init>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000ab8:	f7ff ff1c 	bl	80008f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000abc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ac0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ac2:	f107 0308 	add.w	r3, r7, #8
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	480c      	ldr	r0, [pc, #48]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000aca:	f003 f821 	bl	8003b10 <HAL_TIM_ConfigClockSource>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ad4:	f7ff ff0e 	bl	80008f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000adc:	2300      	movs	r3, #0
 8000ade:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ae0:	463b      	mov	r3, r7
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4805      	ldr	r0, [pc, #20]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000ae6:	f003 fa23 	bl	8003f30 <HAL_TIMEx_MasterConfigSynchronization>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000af0:	f7ff ff00 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000af4:	bf00      	nop
 8000af6:	3718      	adds	r7, #24
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	20000148 	.word	0x20000148

08000b00 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b086      	sub	sp, #24
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b06:	f107 0308 	add.w	r3, r7, #8
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
 8000b12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b14:	463b      	mov	r3, r7
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000b94 <MX_TIM3_Init+0x94>)
 8000b1e:	4a1e      	ldr	r2, [pc, #120]	@ (8000b98 <MX_TIM3_Init+0x98>)
 8000b20:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8000b22:	4b1c      	ldr	r3, [pc, #112]	@ (8000b94 <MX_TIM3_Init+0x94>)
 8000b24:	2263      	movs	r2, #99	@ 0x63
 8000b26:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b28:	4b1a      	ldr	r3, [pc, #104]	@ (8000b94 <MX_TIM3_Init+0x94>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8000b2e:	4b19      	ldr	r3, [pc, #100]	@ (8000b94 <MX_TIM3_Init+0x94>)
 8000b30:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b34:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b36:	4b17      	ldr	r3, [pc, #92]	@ (8000b94 <MX_TIM3_Init+0x94>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b3c:	4b15      	ldr	r3, [pc, #84]	@ (8000b94 <MX_TIM3_Init+0x94>)
 8000b3e:	2280      	movs	r2, #128	@ 0x80
 8000b40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b42:	4814      	ldr	r0, [pc, #80]	@ (8000b94 <MX_TIM3_Init+0x94>)
 8000b44:	f002 fe42 	bl	80037cc <HAL_TIM_Base_Init>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000b4e:	f7ff fed1 	bl	80008f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b56:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b58:	f107 0308 	add.w	r3, r7, #8
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	480d      	ldr	r0, [pc, #52]	@ (8000b94 <MX_TIM3_Init+0x94>)
 8000b60:	f002 ffd6 	bl	8003b10 <HAL_TIM_ConfigClockSource>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000b6a:	f7ff fec3 	bl	80008f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b72:	2300      	movs	r3, #0
 8000b74:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b76:	463b      	mov	r3, r7
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4806      	ldr	r0, [pc, #24]	@ (8000b94 <MX_TIM3_Init+0x94>)
 8000b7c:	f003 f9d8 	bl	8003f30 <HAL_TIMEx_MasterConfigSynchronization>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000b86:	f7ff feb5 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000b8a:	bf00      	nop
 8000b8c:	3718      	adds	r7, #24
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	20000190 	.word	0x20000190
 8000b98:	40000400 	.word	0x40000400

08000b9c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b08a      	sub	sp, #40	@ 0x28
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	f107 0314 	add.w	r3, r7, #20
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]
 8000bb2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000bbc:	d116      	bne.n	8000bec <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	613b      	str	r3, [r7, #16]
 8000bc2:	4b25      	ldr	r3, [pc, #148]	@ (8000c58 <HAL_TIM_Base_MspInit+0xbc>)
 8000bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc6:	4a24      	ldr	r2, [pc, #144]	@ (8000c58 <HAL_TIM_Base_MspInit+0xbc>)
 8000bc8:	f043 0301 	orr.w	r3, r3, #1
 8000bcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bce:	4b22      	ldr	r3, [pc, #136]	@ (8000c58 <HAL_TIM_Base_MspInit+0xbc>)
 8000bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	693b      	ldr	r3, [r7, #16]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2100      	movs	r1, #0
 8000bde:	201c      	movs	r0, #28
 8000be0:	f001 fa3f 	bl	8002062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000be4:	201c      	movs	r0, #28
 8000be6:	f001 fa58 	bl	800209a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000bea:	e030      	b.n	8000c4e <HAL_TIM_Base_MspInit+0xb2>
  else if(tim_baseHandle->Instance==TIM3)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a1a      	ldr	r2, [pc, #104]	@ (8000c5c <HAL_TIM_Base_MspInit+0xc0>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d12b      	bne.n	8000c4e <HAL_TIM_Base_MspInit+0xb2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
 8000bfa:	4b17      	ldr	r3, [pc, #92]	@ (8000c58 <HAL_TIM_Base_MspInit+0xbc>)
 8000bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfe:	4a16      	ldr	r2, [pc, #88]	@ (8000c58 <HAL_TIM_Base_MspInit+0xbc>)
 8000c00:	f043 0302 	orr.w	r3, r3, #2
 8000c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c06:	4b14      	ldr	r3, [pc, #80]	@ (8000c58 <HAL_TIM_Base_MspInit+0xbc>)
 8000c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c0a:	f003 0302 	and.w	r3, r3, #2
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	60bb      	str	r3, [r7, #8]
 8000c16:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <HAL_TIM_Base_MspInit+0xbc>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	4a0f      	ldr	r2, [pc, #60]	@ (8000c58 <HAL_TIM_Base_MspInit+0xbc>)
 8000c1c:	f043 0302 	orr.w	r3, r3, #2
 8000c20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c22:	4b0d      	ldr	r3, [pc, #52]	@ (8000c58 <HAL_TIM_Base_MspInit+0xbc>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c26:	f003 0302 	and.w	r3, r3, #2
 8000c2a:	60bb      	str	r3, [r7, #8]
 8000c2c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c2e:	2310      	movs	r3, #16
 8000c30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c32:	2302      	movs	r3, #2
 8000c34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c42:	f107 0314 	add.w	r3, r7, #20
 8000c46:	4619      	mov	r1, r3
 8000c48:	4805      	ldr	r0, [pc, #20]	@ (8000c60 <HAL_TIM_Base_MspInit+0xc4>)
 8000c4a:	f001 fad3 	bl	80021f4 <HAL_GPIO_Init>
}
 8000c4e:	bf00      	nop
 8000c50:	3728      	adds	r7, #40	@ 0x28
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	40023800 	.word	0x40023800
 8000c5c:	40000400 	.word	0x40000400
 8000c60:	40020400 	.word	0x40020400

08000c64 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c68:	4b11      	ldr	r3, [pc, #68]	@ (8000cb0 <MX_USART2_UART_Init+0x4c>)
 8000c6a:	4a12      	ldr	r2, [pc, #72]	@ (8000cb4 <MX_USART2_UART_Init+0x50>)
 8000c6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c6e:	4b10      	ldr	r3, [pc, #64]	@ (8000cb0 <MX_USART2_UART_Init+0x4c>)
 8000c70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c76:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb0 <MX_USART2_UART_Init+0x4c>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb0 <MX_USART2_UART_Init+0x4c>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c82:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb0 <MX_USART2_UART_Init+0x4c>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c88:	4b09      	ldr	r3, [pc, #36]	@ (8000cb0 <MX_USART2_UART_Init+0x4c>)
 8000c8a:	220c      	movs	r2, #12
 8000c8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c8e:	4b08      	ldr	r3, [pc, #32]	@ (8000cb0 <MX_USART2_UART_Init+0x4c>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c94:	4b06      	ldr	r3, [pc, #24]	@ (8000cb0 <MX_USART2_UART_Init+0x4c>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c9a:	4805      	ldr	r0, [pc, #20]	@ (8000cb0 <MX_USART2_UART_Init+0x4c>)
 8000c9c:	f003 f9ca 	bl	8004034 <HAL_UART_Init>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ca6:	f7ff fe25 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000caa:	bf00      	nop
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	200001d8 	.word	0x200001d8
 8000cb4:	40004400 	.word	0x40004400

08000cb8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b08a      	sub	sp, #40	@ 0x28
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc0:	f107 0314 	add.w	r3, r7, #20
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]
 8000ccc:	60da      	str	r2, [r3, #12]
 8000cce:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8000d4c <HAL_UART_MspInit+0x94>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d133      	bne.n	8000d42 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cda:	2300      	movs	r3, #0
 8000cdc:	613b      	str	r3, [r7, #16]
 8000cde:	4b1c      	ldr	r3, [pc, #112]	@ (8000d50 <HAL_UART_MspInit+0x98>)
 8000ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d50 <HAL_UART_MspInit+0x98>)
 8000ce4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ce8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cea:	4b19      	ldr	r3, [pc, #100]	@ (8000d50 <HAL_UART_MspInit+0x98>)
 8000cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cf2:	613b      	str	r3, [r7, #16]
 8000cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	4b15      	ldr	r3, [pc, #84]	@ (8000d50 <HAL_UART_MspInit+0x98>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfe:	4a14      	ldr	r2, [pc, #80]	@ (8000d50 <HAL_UART_MspInit+0x98>)
 8000d00:	f043 0301 	orr.w	r3, r3, #1
 8000d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d06:	4b12      	ldr	r3, [pc, #72]	@ (8000d50 <HAL_UART_MspInit+0x98>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	f003 0301 	and.w	r3, r3, #1
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d12:	230c      	movs	r3, #12
 8000d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d16:	2302      	movs	r3, #2
 8000d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d22:	2307      	movs	r3, #7
 8000d24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d26:	f107 0314 	add.w	r3, r7, #20
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4809      	ldr	r0, [pc, #36]	@ (8000d54 <HAL_UART_MspInit+0x9c>)
 8000d2e:	f001 fa61 	bl	80021f4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000d32:	2200      	movs	r2, #0
 8000d34:	2100      	movs	r1, #0
 8000d36:	2026      	movs	r0, #38	@ 0x26
 8000d38:	f001 f993 	bl	8002062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d3c:	2026      	movs	r0, #38	@ 0x26
 8000d3e:	f001 f9ac 	bl	800209a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000d42:	bf00      	nop
 8000d44:	3728      	adds	r7, #40	@ 0x28
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	40004400 	.word	0x40004400
 8000d50:	40023800 	.word	0x40023800
 8000d54:	40020000 	.word	0x40020000

08000d58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d90 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d5c:	f7ff fe72 	bl	8000a44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d60:	480c      	ldr	r0, [pc, #48]	@ (8000d94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d62:	490d      	ldr	r1, [pc, #52]	@ (8000d98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d64:	4a0d      	ldr	r2, [pc, #52]	@ (8000d9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d68:	e002      	b.n	8000d70 <LoopCopyDataInit>

08000d6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d6e:	3304      	adds	r3, #4

08000d70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d74:	d3f9      	bcc.n	8000d6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d76:	4a0a      	ldr	r2, [pc, #40]	@ (8000da0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d78:	4c0a      	ldr	r4, [pc, #40]	@ (8000da4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d7c:	e001      	b.n	8000d82 <LoopFillZerobss>

08000d7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d80:	3204      	adds	r2, #4

08000d82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d84:	d3fb      	bcc.n	8000d7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d86:	f004 fa79 	bl	800527c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d8a:	f7ff fd35 	bl	80007f8 <main>
  bx  lr    
 8000d8e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d98:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 8000d9c:	08005c48 	.word	0x08005c48
  ldr r2, =_sbss
 8000da0:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 8000da4:	200003dc 	.word	0x200003dc

08000da8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000da8:	e7fe      	b.n	8000da8 <ADC_IRQHandler>

08000daa <Controller_Excute>:

static watchModeState_t modeState = TIME_WATCH;
inputData_TypeDef controlData = {0};

void Controller_Excute()
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	af00      	add	r7, sp, #0
	Controller_Mode();
 8000dae:	f000 f843 	bl	8000e38 <Controller_Mode>
}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}
	...

08000db8 <Controller_SetInputData>:

void Controller_SetInputData(inputData_TypeDef inputData)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	463b      	mov	r3, r7
 8000dc0:	e883 0003 	stmia.w	r3, {r0, r1}
	if (inputData.id == controlId_MODE) {
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d106      	bne.n	8000dd8 <Controller_SetInputData+0x20>
		controlData.id = controlId_MODE;
 8000dca:	4b1a      	ldr	r3, [pc, #104]	@ (8000e34 <Controller_SetInputData+0x7c>)
 8000dcc:	2201      	movs	r2, #1
 8000dce:	601a      	str	r2, [r3, #0]
		controlData.data = controlData_MODE_ACT;
 8000dd0:	4b18      	ldr	r3, [pc, #96]	@ (8000e34 <Controller_SetInputData+0x7c>)
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	605a      	str	r2, [r3, #4]
	}
	else if (inputData.id == controlId_BTN_CLEAR) {
		controlData.id = controlId_BTN_CLEAR;
		controlData.data = controlData_STOPWATCH_ACT;
	}
}
 8000dd6:	e026      	b.n	8000e26 <Controller_SetInputData+0x6e>
	else if (inputData.id == controlId_RUN_STOP) {
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	2b02      	cmp	r3, #2
 8000ddc:	d106      	bne.n	8000dec <Controller_SetInputData+0x34>
		controlData.id = controlId_RUN_STOP;
 8000dde:	4b15      	ldr	r3, [pc, #84]	@ (8000e34 <Controller_SetInputData+0x7c>)
 8000de0:	2202      	movs	r2, #2
 8000de2:	601a      	str	r2, [r3, #0]
		controlData.data = controlData_STOPWATCH_ACT;
 8000de4:	4b13      	ldr	r3, [pc, #76]	@ (8000e34 <Controller_SetInputData+0x7c>)
 8000de6:	2203      	movs	r2, #3
 8000de8:	605a      	str	r2, [r3, #4]
}
 8000dea:	e01c      	b.n	8000e26 <Controller_SetInputData+0x6e>
	else if (inputData.id == controlId_RUN) {
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	2b04      	cmp	r3, #4
 8000df0:	d106      	bne.n	8000e00 <Controller_SetInputData+0x48>
		controlData.id = controlId_RUN;
 8000df2:	4b10      	ldr	r3, [pc, #64]	@ (8000e34 <Controller_SetInputData+0x7c>)
 8000df4:	2204      	movs	r2, #4
 8000df6:	601a      	str	r2, [r3, #0]
		controlData.data = controlData_STOPWATCH_ACT;
 8000df8:	4b0e      	ldr	r3, [pc, #56]	@ (8000e34 <Controller_SetInputData+0x7c>)
 8000dfa:	2203      	movs	r2, #3
 8000dfc:	605a      	str	r2, [r3, #4]
}
 8000dfe:	e012      	b.n	8000e26 <Controller_SetInputData+0x6e>
	else if (inputData.id == controlId_STOP) {
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	2b03      	cmp	r3, #3
 8000e04:	d106      	bne.n	8000e14 <Controller_SetInputData+0x5c>
		controlData.id = controlId_STOP;
 8000e06:	4b0b      	ldr	r3, [pc, #44]	@ (8000e34 <Controller_SetInputData+0x7c>)
 8000e08:	2203      	movs	r2, #3
 8000e0a:	601a      	str	r2, [r3, #0]
		controlData.data = controlData_STOPWATCH_ACT;
 8000e0c:	4b09      	ldr	r3, [pc, #36]	@ (8000e34 <Controller_SetInputData+0x7c>)
 8000e0e:	2203      	movs	r2, #3
 8000e10:	605a      	str	r2, [r3, #4]
}
 8000e12:	e008      	b.n	8000e26 <Controller_SetInputData+0x6e>
	else if (inputData.id == controlId_BTN_CLEAR) {
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	2b05      	cmp	r3, #5
 8000e18:	d105      	bne.n	8000e26 <Controller_SetInputData+0x6e>
		controlData.id = controlId_BTN_CLEAR;
 8000e1a:	4b06      	ldr	r3, [pc, #24]	@ (8000e34 <Controller_SetInputData+0x7c>)
 8000e1c:	2205      	movs	r2, #5
 8000e1e:	601a      	str	r2, [r3, #0]
		controlData.data = controlData_STOPWATCH_ACT;
 8000e20:	4b04      	ldr	r3, [pc, #16]	@ (8000e34 <Controller_SetInputData+0x7c>)
 8000e22:	2203      	movs	r2, #3
 8000e24:	605a      	str	r2, [r3, #4]
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	20000224 	.word	0x20000224

08000e38 <Controller_Mode>:

void Controller_Mode()
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
	switch (modeState) {
 8000e3c:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb0 <Controller_Mode+0x78>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d002      	beq.n	8000e4a <Controller_Mode+0x12>
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d00d      	beq.n	8000e64 <Controller_Mode+0x2c>
			modeState = STOP_WATCH;
		}
		StopWatch_Excute();
		break;
	}
}
 8000e48:	e02f      	b.n	8000eaa <Controller_Mode+0x72>
		if (controlData.id == controlId_MODE) {
 8000e4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb4 <Controller_Mode+0x7c>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d105      	bne.n	8000e5e <Controller_Mode+0x26>
			controlData.id = controlId_NO_CONTROL;
 8000e52:	4b18      	ldr	r3, [pc, #96]	@ (8000eb4 <Controller_Mode+0x7c>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
			modeState = STOP_WATCH;
 8000e58:	4b15      	ldr	r3, [pc, #84]	@ (8000eb0 <Controller_Mode+0x78>)
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	701a      	strb	r2, [r3, #0]
		TimeWatch_Excute();
 8000e5e:	f000 fc0d 	bl	800167c <TimeWatch_Excute>
		break;
 8000e62:	e022      	b.n	8000eaa <Controller_Mode+0x72>
		if (controlData.id == controlId_MODE) {
 8000e64:	4b13      	ldr	r3, [pc, #76]	@ (8000eb4 <Controller_Mode+0x7c>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d106      	bne.n	8000e7a <Controller_Mode+0x42>
			controlData.id = controlId_NO_CONTROL;
 8000e6c:	4b11      	ldr	r3, [pc, #68]	@ (8000eb4 <Controller_Mode+0x7c>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
			modeState = TIME_WATCH;
 8000e72:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <Controller_Mode+0x78>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	701a      	strb	r2, [r3, #0]
 8000e78:	e014      	b.n	8000ea4 <Controller_Mode+0x6c>
		} else if (controlData.id == controlId_MODE) {
 8000e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb4 <Controller_Mode+0x7c>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d106      	bne.n	8000e90 <Controller_Mode+0x58>
			controlData.id = controlId_NO_CONTROL;
 8000e82:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb4 <Controller_Mode+0x7c>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	601a      	str	r2, [r3, #0]
			modeState = STOP_WATCH;
 8000e88:	4b09      	ldr	r3, [pc, #36]	@ (8000eb0 <Controller_Mode+0x78>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	701a      	strb	r2, [r3, #0]
 8000e8e:	e009      	b.n	8000ea4 <Controller_Mode+0x6c>
		} else if (controlData.id == controlId_MODE) {
 8000e90:	4b08      	ldr	r3, [pc, #32]	@ (8000eb4 <Controller_Mode+0x7c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d105      	bne.n	8000ea4 <Controller_Mode+0x6c>
			controlData.id = controlId_NO_CONTROL;
 8000e98:	4b06      	ldr	r3, [pc, #24]	@ (8000eb4 <Controller_Mode+0x7c>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
			modeState = STOP_WATCH;
 8000e9e:	4b04      	ldr	r3, [pc, #16]	@ (8000eb0 <Controller_Mode+0x78>)
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	701a      	strb	r2, [r3, #0]
		StopWatch_Excute();
 8000ea4:	f000 fb1c 	bl	80014e0 <StopWatch_Excute>
		break;
 8000ea8:	bf00      	nop
}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	20000220 	.word	0x20000220
 8000eb4:	20000224 	.word	0x20000224

08000eb8 <Listener_Init>:

static uint8_t rxData = 0;
static CircleQue_tpye uartRxQue = {0};

void Listener_Init()
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
	Button_Init(&hBtnMode, GPIOB, GPIO_PIN_5);
 8000ebc:	2220      	movs	r2, #32
 8000ebe:	490c      	ldr	r1, [pc, #48]	@ (8000ef0 <Listener_Init+0x38>)
 8000ec0:	480c      	ldr	r0, [pc, #48]	@ (8000ef4 <Listener_Init+0x3c>)
 8000ec2:	f000 fbe7 	bl	8001694 <Button_Init>
	Button_Init(&hBtnRunStop, GPIOB, GPIO_PIN_3);
 8000ec6:	2208      	movs	r2, #8
 8000ec8:	4909      	ldr	r1, [pc, #36]	@ (8000ef0 <Listener_Init+0x38>)
 8000eca:	480b      	ldr	r0, [pc, #44]	@ (8000ef8 <Listener_Init+0x40>)
 8000ecc:	f000 fbe2 	bl	8001694 <Button_Init>
	Button_Init(&hBtnClear, GPIOA, GPIO_PIN_10);
 8000ed0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ed4:	4909      	ldr	r1, [pc, #36]	@ (8000efc <Listener_Init+0x44>)
 8000ed6:	480a      	ldr	r0, [pc, #40]	@ (8000f00 <Listener_Init+0x48>)
 8000ed8:	f000 fbdc 	bl	8001694 <Button_Init>
	HAL_UART_Receive_IT(&huart2, &rxData, 1); // uart recv interrupt enable(UART IT initializing)
 8000edc:	2201      	movs	r2, #1
 8000ede:	4909      	ldr	r1, [pc, #36]	@ (8000f04 <Listener_Init+0x4c>)
 8000ee0:	4809      	ldr	r0, [pc, #36]	@ (8000f08 <Listener_Init+0x50>)
 8000ee2:	f003 f982 	bl	80041ea <HAL_UART_Receive_IT>
	queInit(&uartRxQue);
 8000ee6:	4809      	ldr	r0, [pc, #36]	@ (8000f0c <Listener_Init+0x54>)
 8000ee8:	f004 f910 	bl	800510c <queInit>
}
 8000eec:	bf00      	nop
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40020400 	.word	0x40020400
 8000ef4:	2000025c 	.word	0x2000025c
 8000ef8:	20000268 	.word	0x20000268
 8000efc:	40020000 	.word	0x40020000
 8000f00:	20000274 	.word	0x20000274
 8000f04:	2000022c 	.word	0x2000022c
 8000f08:	200001d8 	.word	0x200001d8
 8000f0c:	20000230 	.word	0x20000230

08000f10 <Listener_Excute>:

void Listener_Excute()
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
	Listener_CheckButton();
 8000f14:	f000 f804 	bl	8000f20 <Listener_CheckButton>
	Listener_CheckUART();
 8000f18:	f000 f84e 	bl	8000fb8 <Listener_CheckUART>
}
 8000f1c:	bf00      	nop
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <Listener_CheckButton>:

void Listener_CheckButton() { // check button state
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
	static uint32_t chkBtnTime = 0;
	uint32_t curTick = HAL_GetTick();
 8000f26:	f000 ff91 	bl	8001e4c <HAL_GetTick>
 8000f2a:	60f8      	str	r0, [r7, #12]

	if(curTick - chkBtnTime < 10) return;
 8000f2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa8 <Listener_CheckButton+0x88>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	68fa      	ldr	r2, [r7, #12]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	2b09      	cmp	r3, #9
 8000f36:	d932      	bls.n	8000f9e <Listener_CheckButton+0x7e>
	chkBtnTime = curTick;
 8000f38:	4a1b      	ldr	r2, [pc, #108]	@ (8000fa8 <Listener_CheckButton+0x88>)
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	6013      	str	r3, [r2, #0]

	inputData_TypeDef inputData;

	if (Button_GetState(&hBtnMode)== ACT_RELEASED) {
 8000f3e:	481b      	ldr	r0, [pc, #108]	@ (8000fac <Listener_CheckButton+0x8c>)
 8000f40:	f000 fbbe 	bl	80016c0 <Button_GetState>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d109      	bne.n	8000f5e <Listener_CheckButton+0x3e>
		inputData.id = controlId_MODE;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_MODE_ACT;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 8000f52:	1d3b      	adds	r3, r7, #4
 8000f54:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f58:	f7ff ff2e 	bl	8000db8 <Controller_SetInputData>
		return;
 8000f5c:	e020      	b.n	8000fa0 <Listener_CheckButton+0x80>
	}
	if (Button_GetState(&hBtnRunStop)== ACT_PUSHED) {
 8000f5e:	4814      	ldr	r0, [pc, #80]	@ (8000fb0 <Listener_CheckButton+0x90>)
 8000f60:	f000 fbae 	bl	80016c0 <Button_GetState>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d109      	bne.n	8000f7e <Listener_CheckButton+0x5e>
		inputData.id = controlId_RUN_STOP;
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_STOPWATCH_ACT;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f78:	f7ff ff1e 	bl	8000db8 <Controller_SetInputData>
		return;
 8000f7c:	e010      	b.n	8000fa0 <Listener_CheckButton+0x80>
	}
	if (Button_GetState(&hBtnClear)== ACT_PUSHED) {
 8000f7e:	480d      	ldr	r0, [pc, #52]	@ (8000fb4 <Listener_CheckButton+0x94>)
 8000f80:	f000 fb9e 	bl	80016c0 <Button_GetState>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d10a      	bne.n	8000fa0 <Listener_CheckButton+0x80>
		inputData.id = controlId_BTN_CLEAR;
 8000f8a:	2305      	movs	r3, #5
 8000f8c:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_STOPWATCH_ACT;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f98:	f7ff ff0e 	bl	8000db8 <Controller_SetInputData>
		return;
 8000f9c:	e000      	b.n	8000fa0 <Listener_CheckButton+0x80>
	if(curTick - chkBtnTime < 10) return;
 8000f9e:	bf00      	nop
	}
}
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20000248 	.word	0x20000248
 8000fac:	2000025c 	.word	0x2000025c
 8000fb0:	20000268 	.word	0x20000268
 8000fb4:	20000274 	.word	0x20000274

08000fb8 <Listener_CheckUART>:

void Listener_CheckUART() { // check UART rxData
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
	if(isQueEmpty(&uartRxQue)) return; // check UART rxFlag
 8000fbe:	4821      	ldr	r0, [pc, #132]	@ (8001044 <Listener_CheckUART+0x8c>)
 8000fc0:	f004 f8cf 	bl	8005162 <isQueEmpty>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d138      	bne.n	800103c <Listener_CheckUART+0x84>
	int uartRxData = (int) deQue(&uartRxQue);
 8000fca:	481e      	ldr	r0, [pc, #120]	@ (8001044 <Listener_CheckUART+0x8c>)
 8000fcc:	f004 f901 	bl	80051d2 <deQue>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	60fb      	str	r3, [r7, #12]

	inputData_TypeDef inputData;

	if (uartRxData == 'm') {
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	2b6d      	cmp	r3, #109	@ 0x6d
 8000fd8:	d109      	bne.n	8000fee <Listener_CheckUART+0x36>
		inputData.id = controlId_MODE;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_MODE_ACT;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 8000fe2:	1d3b      	adds	r3, r7, #4
 8000fe4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000fe8:	f7ff fee6 	bl	8000db8 <Controller_SetInputData>
		return;
 8000fec:	e027      	b.n	800103e <Listener_CheckUART+0x86>
	}
	if (uartRxData== 'r') {
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	2b72      	cmp	r3, #114	@ 0x72
 8000ff2:	d109      	bne.n	8001008 <Listener_CheckUART+0x50>
		inputData.id = controlId_RUN_STOP;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_STOPWATCH_ACT;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 8000ffc:	1d3b      	adds	r3, r7, #4
 8000ffe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001002:	f7ff fed9 	bl	8000db8 <Controller_SetInputData>
		return;
 8001006:	e01a      	b.n	800103e <Listener_CheckUART+0x86>
	}
	if (uartRxData == 's') {
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	2b73      	cmp	r3, #115	@ 0x73
 800100c:	d109      	bne.n	8001022 <Listener_CheckUART+0x6a>
		inputData.id = controlId_RUN_STOP;
 800100e:	2302      	movs	r3, #2
 8001010:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_STOPWATCH_ACT;
 8001012:	2303      	movs	r3, #3
 8001014:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 8001016:	1d3b      	adds	r3, r7, #4
 8001018:	e893 0003 	ldmia.w	r3, {r0, r1}
 800101c:	f7ff fecc 	bl	8000db8 <Controller_SetInputData>
		return;
 8001020:	e00d      	b.n	800103e <Listener_CheckUART+0x86>
	}
	if (uartRxData == 'c') {
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	2b63      	cmp	r3, #99	@ 0x63
 8001026:	d10a      	bne.n	800103e <Listener_CheckUART+0x86>
		inputData.id = controlId_BTN_CLEAR;
 8001028:	2305      	movs	r3, #5
 800102a:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_STOPWATCH_ACT;
 800102c:	2303      	movs	r3, #3
 800102e:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 8001030:	1d3b      	adds	r3, r7, #4
 8001032:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001036:	f7ff febf 	bl	8000db8 <Controller_SetInputData>
		return;
 800103a:	e000      	b.n	800103e <Listener_CheckUART+0x86>
	if(isQueEmpty(&uartRxQue)) return; // check UART rxFlag
 800103c:	bf00      	nop
	}
}
 800103e:	3710      	adds	r7, #16
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	20000230 	.word	0x20000230

08001048 <Listener_UartCallBack>:

void Listener_UartCallBack() {
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &rxData, 1);  //interrupt en
 800104c:	2201      	movs	r2, #1
 800104e:	4906      	ldr	r1, [pc, #24]	@ (8001068 <Listener_UartCallBack+0x20>)
 8001050:	4806      	ldr	r0, [pc, #24]	@ (800106c <Listener_UartCallBack+0x24>)
 8001052:	f003 f8ca 	bl	80041ea <HAL_UART_Receive_IT>
	enQue(&uartRxQue, (void*) rxData);
 8001056:	4b04      	ldr	r3, [pc, #16]	@ (8001068 <Listener_UartCallBack+0x20>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	4619      	mov	r1, r3
 800105c:	4804      	ldr	r0, [pc, #16]	@ (8001070 <Listener_UartCallBack+0x28>)
 800105e:	f004 f893 	bl	8005188 <enQue>
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	2000022c 	.word	0x2000022c
 800106c:	200001d8 	.word	0x200001d8
 8001070:	20000230 	.word	0x20000230

08001074 <Presenter_OutData>:
static Watch_t fnd_dispData = {TIME_WATCH, 12, 0, 0, 0};
static Watch_t timewatch_disData;
static Watch_t stopwatch_disData;

void Presenter_OutData(Watch_t watchData)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b086      	sub	sp, #24
 8001078:	af00      	add	r7, sp, #0
 800107a:	463b      	mov	r3, r7
 800107c:	e883 0003 	stmia.w	r3, {r0, r1}
	Watch_t td = (get_timewatch());
 8001080:	f107 0310 	add.w	r3, r7, #16
 8001084:	4618      	mov	r0, r3
 8001086:	f000 faa5 	bl	80015d4 <get_timewatch>
	Watch_t sd = (get_stopwatch());
 800108a:	f107 0308 	add.w	r3, r7, #8
 800108e:	4618      	mov	r0, r3
 8001090:	f000 f9c6 	bl	8001420 <get_stopwatch>
	memcpy(&fnd_dispData, &watchData, sizeof(Watch_t));
 8001094:	4b0d      	ldr	r3, [pc, #52]	@ (80010cc <Presenter_OutData+0x58>)
 8001096:	463a      	mov	r2, r7
 8001098:	e892 0003 	ldmia.w	r2, {r0, r1}
 800109c:	6018      	str	r0, [r3, #0]
 800109e:	3304      	adds	r3, #4
 80010a0:	8019      	strh	r1, [r3, #0]
	memcpy(&timewatch_disData, &td, sizeof(Watch_t));
 80010a2:	4b0b      	ldr	r3, [pc, #44]	@ (80010d0 <Presenter_OutData+0x5c>)
 80010a4:	f107 0210 	add.w	r2, r7, #16
 80010a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010ac:	6018      	str	r0, [r3, #0]
 80010ae:	3304      	adds	r3, #4
 80010b0:	8019      	strh	r1, [r3, #0]
	memcpy(&stopwatch_disData, &sd, sizeof(Watch_t));
 80010b2:	4b08      	ldr	r3, [pc, #32]	@ (80010d4 <Presenter_OutData+0x60>)
 80010b4:	f107 0208 	add.w	r2, r7, #8
 80010b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010bc:	6018      	str	r0, [r3, #0]
 80010be:	3304      	adds	r3, #4
 80010c0:	8019      	strh	r1, [r3, #0]
}
 80010c2:	bf00      	nop
 80010c4:	3718      	adds	r7, #24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000004 	.word	0x20000004
 80010d0:	2000024c 	.word	0x2000024c
 80010d4:	20000254 	.word	0x20000254

080010d8 <Presenter_Excute>:

void Presenter_Excute()
{
 80010d8:	b5b0      	push	{r4, r5, r7, lr}
 80010da:	b08c      	sub	sp, #48	@ 0x30
 80010dc:	af02      	add	r7, sp, #8
	if (fnd_dispData.id == TIME_WATCH) {
 80010de:	4b23      	ldr	r3, [pc, #140]	@ (800116c <Presenter_Excute+0x94>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d105      	bne.n	80010f2 <Presenter_Excute+0x1a>
		Presenter_DispTimeWatch(fnd_dispData);
 80010e6:	4b21      	ldr	r3, [pc, #132]	@ (800116c <Presenter_Excute+0x94>)
 80010e8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010ec:	f000 f84a 	bl	8001184 <Presenter_DispTimeWatch>
 80010f0:	e004      	b.n	80010fc <Presenter_Excute+0x24>
	} else { // STOP_WATCH
		Presenter_DispStopWatch(fnd_dispData);
 80010f2:	4b1e      	ldr	r3, [pc, #120]	@ (800116c <Presenter_Excute+0x94>)
 80010f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010f8:	f000 f858 	bl	80011ac <Presenter_DispStopWatch>
	}
	char str_timewatch[18];
	char str_stopwatch[18];
	sprintf(str_timewatch, "%02d:%02d:%02d", timewatch_disData.hour, timewatch_disData.min, timewatch_disData.sec);
 80010fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001170 <Presenter_Excute+0x98>)
 80010fe:	785b      	ldrb	r3, [r3, #1]
 8001100:	461a      	mov	r2, r3
 8001102:	4b1b      	ldr	r3, [pc, #108]	@ (8001170 <Presenter_Excute+0x98>)
 8001104:	789b      	ldrb	r3, [r3, #2]
 8001106:	4619      	mov	r1, r3
 8001108:	4b19      	ldr	r3, [pc, #100]	@ (8001170 <Presenter_Excute+0x98>)
 800110a:	78db      	ldrb	r3, [r3, #3]
 800110c:	f107 0014 	add.w	r0, r7, #20
 8001110:	9300      	str	r3, [sp, #0]
 8001112:	460b      	mov	r3, r1
 8001114:	4917      	ldr	r1, [pc, #92]	@ (8001174 <Presenter_Excute+0x9c>)
 8001116:	f004 f881 	bl	800521c <siprintf>
	sprintf(str_stopwatch, "%02d:%02d:%02d.%02d", stopwatch_disData.hour, stopwatch_disData.min, stopwatch_disData.sec, stopwatch_disData.msec/10);
 800111a:	4b17      	ldr	r3, [pc, #92]	@ (8001178 <Presenter_Excute+0xa0>)
 800111c:	785b      	ldrb	r3, [r3, #1]
 800111e:	461c      	mov	r4, r3
 8001120:	4b15      	ldr	r3, [pc, #84]	@ (8001178 <Presenter_Excute+0xa0>)
 8001122:	789b      	ldrb	r3, [r3, #2]
 8001124:	461d      	mov	r5, r3
 8001126:	4b14      	ldr	r3, [pc, #80]	@ (8001178 <Presenter_Excute+0xa0>)
 8001128:	78db      	ldrb	r3, [r3, #3]
 800112a:	4619      	mov	r1, r3
 800112c:	4b12      	ldr	r3, [pc, #72]	@ (8001178 <Presenter_Excute+0xa0>)
 800112e:	889b      	ldrh	r3, [r3, #4]
 8001130:	4a12      	ldr	r2, [pc, #72]	@ (800117c <Presenter_Excute+0xa4>)
 8001132:	fba2 2303 	umull	r2, r3, r2, r3
 8001136:	08db      	lsrs	r3, r3, #3
 8001138:	b29b      	uxth	r3, r3
 800113a:	4638      	mov	r0, r7
 800113c:	9301      	str	r3, [sp, #4]
 800113e:	9100      	str	r1, [sp, #0]
 8001140:	462b      	mov	r3, r5
 8001142:	4622      	mov	r2, r4
 8001144:	490e      	ldr	r1, [pc, #56]	@ (8001180 <Presenter_Excute+0xa8>)
 8001146:	f004 f869 	bl	800521c <siprintf>
	LCD_WriteStringXY(0,0,str_timewatch);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	461a      	mov	r2, r3
 8001150:	2100      	movs	r1, #0
 8001152:	2000      	movs	r0, #0
 8001154:	f000 fdff 	bl	8001d56 <LCD_WriteStringXY>
	LCD_WriteStringXY(1,0,str_stopwatch);
 8001158:	463b      	mov	r3, r7
 800115a:	461a      	mov	r2, r3
 800115c:	2100      	movs	r1, #0
 800115e:	2001      	movs	r0, #1
 8001160:	f000 fdf9 	bl	8001d56 <LCD_WriteStringXY>
}
 8001164:	bf00      	nop
 8001166:	3728      	adds	r7, #40	@ 0x28
 8001168:	46bd      	mov	sp, r7
 800116a:	bdb0      	pop	{r4, r5, r7, pc}
 800116c:	20000004 	.word	0x20000004
 8001170:	2000024c 	.word	0x2000024c
 8001174:	08005b74 	.word	0x08005b74
 8001178:	20000254 	.word	0x20000254
 800117c:	cccccccd 	.word	0xcccccccd
 8001180:	08005b84 	.word	0x08005b84

08001184 <Presenter_DispTimeWatch>:

void Presenter_DispTimeWatch(Watch_t watchData)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	463b      	mov	r3, r7
 800118c:	e883 0003 	stmia.w	r3, {r0, r1}
	Presenter_DisTimeWatchFnd(watchData);
 8001190:	463b      	mov	r3, r7
 8001192:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001196:	f000 f81d 	bl	80011d4 <Presenter_DisTimeWatchFnd>
	Presenter_DisMonitorTimeWatch(watchData);
 800119a:	463b      	mov	r3, r7
 800119c:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011a0:	f000 f89e 	bl	80012e0 <Presenter_DisMonitorTimeWatch>
}
 80011a4:	bf00      	nop
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <Presenter_DispStopWatch>:
void Presenter_DispStopWatch(Watch_t watchData)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	463b      	mov	r3, r7
 80011b4:	e883 0003 	stmia.w	r3, {r0, r1}
	Presenter_DisStopWatchFnd(watchData);
 80011b8:	463b      	mov	r3, r7
 80011ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011be:	f000 f835 	bl	800122c <Presenter_DisStopWatchFnd>
	Presenter_DisMonitorStopWatch(watchData);
 80011c2:	463b      	mov	r3, r7
 80011c4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011c8:	f000 f8b6 	bl	8001338 <Presenter_DisMonitorStopWatch>
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <Presenter_DisTimeWatchFnd>:

void Presenter_DisTimeWatchFnd(Watch_t watchData){
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	463b      	mov	r3, r7
 80011dc:	e883 0003 	stmia.w	r3, {r0, r1}
	FND_WriteData(watchData.hour*100 + watchData.min);
 80011e0:	787b      	ldrb	r3, [r7, #1]
 80011e2:	461a      	mov	r2, r3
 80011e4:	0092      	lsls	r2, r2, #2
 80011e6:	4413      	add	r3, r2
 80011e8:	461a      	mov	r2, r3
 80011ea:	0091      	lsls	r1, r2, #2
 80011ec:	461a      	mov	r2, r3
 80011ee:	460b      	mov	r3, r1
 80011f0:	4413      	add	r3, r2
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	78ba      	ldrb	r2, [r7, #2]
 80011f8:	4413      	add	r3, r2
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	4618      	mov	r0, r3
 80011fe:	f000 fab9 	bl	8001774 <FND_WriteData>
	FND_WriteDp(FND_DP_1000|FND_DP_10, FND_DP_OFF);
 8001202:	2100      	movs	r1, #0
 8001204:	200a      	movs	r0, #10
 8001206:	f000 fa8d 	bl	8001724 <FND_WriteDp>
	if (watchData.msec < 500) {
 800120a:	88bb      	ldrh	r3, [r7, #4]
 800120c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001210:	d204      	bcs.n	800121c <Presenter_DisTimeWatchFnd+0x48>
		FND_WriteDp(FND_DP_100, FND_DP_ON);
 8001212:	2101      	movs	r1, #1
 8001214:	2004      	movs	r0, #4
 8001216:	f000 fa85 	bl	8001724 <FND_WriteDp>
	} else{
		FND_WriteDp(FND_DP_100, FND_DP_OFF);
	}
}
 800121a:	e003      	b.n	8001224 <Presenter_DisTimeWatchFnd+0x50>
		FND_WriteDp(FND_DP_100, FND_DP_OFF);
 800121c:	2100      	movs	r1, #0
 800121e:	2004      	movs	r0, #4
 8001220:	f000 fa80 	bl	8001724 <FND_WriteDp>
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <Presenter_DisStopWatchFnd>:

void Presenter_DisStopWatchFnd(Watch_t watchData){
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	463b      	mov	r3, r7
 8001234:	e883 0003 	stmia.w	r3, {r0, r1}
	FND_WriteData(((watchData.min % 10)*1000) + (watchData.sec*10) + (watchData.msec/100));
 8001238:	78ba      	ldrb	r2, [r7, #2]
 800123a:	4b27      	ldr	r3, [pc, #156]	@ (80012d8 <Presenter_DisStopWatchFnd+0xac>)
 800123c:	fba3 1302 	umull	r1, r3, r3, r2
 8001240:	08d9      	lsrs	r1, r3, #3
 8001242:	460b      	mov	r3, r1
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	440b      	add	r3, r1
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	b2db      	uxtb	r3, r3
 800124e:	461a      	mov	r2, r3
 8001250:	0152      	lsls	r2, r2, #5
 8001252:	1ad2      	subs	r2, r2, r3
 8001254:	0092      	lsls	r2, r2, #2
 8001256:	4413      	add	r3, r2
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	b29a      	uxth	r2, r3
 800125c:	78fb      	ldrb	r3, [r7, #3]
 800125e:	4619      	mov	r1, r3
 8001260:	0089      	lsls	r1, r1, #2
 8001262:	440b      	add	r3, r1
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	b29b      	uxth	r3, r3
 8001268:	4413      	add	r3, r2
 800126a:	b29a      	uxth	r2, r3
 800126c:	88bb      	ldrh	r3, [r7, #4]
 800126e:	491b      	ldr	r1, [pc, #108]	@ (80012dc <Presenter_DisStopWatchFnd+0xb0>)
 8001270:	fba1 1303 	umull	r1, r3, r1, r3
 8001274:	095b      	lsrs	r3, r3, #5
 8001276:	b29b      	uxth	r3, r3
 8001278:	4413      	add	r3, r2
 800127a:	b29b      	uxth	r3, r3
 800127c:	4618      	mov	r0, r3
 800127e:	f000 fa79 	bl	8001774 <FND_WriteData>
	FND_WriteDp(FND_DP_100|FND_DP_1, FND_DP_OFF);
 8001282:	2100      	movs	r1, #0
 8001284:	2005      	movs	r0, #5
 8001286:	f000 fa4d 	bl	8001724 <FND_WriteDp>

	if (watchData.msec%100 < 50) {
 800128a:	88bb      	ldrh	r3, [r7, #4]
 800128c:	4a13      	ldr	r2, [pc, #76]	@ (80012dc <Presenter_DisStopWatchFnd+0xb0>)
 800128e:	fba2 1203 	umull	r1, r2, r2, r3
 8001292:	0952      	lsrs	r2, r2, #5
 8001294:	2164      	movs	r1, #100	@ 0x64
 8001296:	fb01 f202 	mul.w	r2, r1, r2
 800129a:	1a9b      	subs	r3, r3, r2
 800129c:	b29b      	uxth	r3, r3
 800129e:	2b31      	cmp	r3, #49	@ 0x31
 80012a0:	d804      	bhi.n	80012ac <Presenter_DisStopWatchFnd+0x80>
		FND_WriteDp(FND_DP_10, FND_DP_ON);
 80012a2:	2101      	movs	r1, #1
 80012a4:	2002      	movs	r0, #2
 80012a6:	f000 fa3d 	bl	8001724 <FND_WriteDp>
 80012aa:	e003      	b.n	80012b4 <Presenter_DisStopWatchFnd+0x88>
	}else{
		FND_WriteDp(FND_DP_10, FND_DP_OFF);
 80012ac:	2100      	movs	r1, #0
 80012ae:	2002      	movs	r0, #2
 80012b0:	f000 fa38 	bl	8001724 <FND_WriteDp>
	}
	if (watchData.msec < 500) {
 80012b4:	88bb      	ldrh	r3, [r7, #4]
 80012b6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80012ba:	d204      	bcs.n	80012c6 <Presenter_DisStopWatchFnd+0x9a>
		FND_WriteDp(FND_DP_1000, FND_DP_ON);
 80012bc:	2101      	movs	r1, #1
 80012be:	2008      	movs	r0, #8
 80012c0:	f000 fa30 	bl	8001724 <FND_WriteDp>
	}else{
		FND_WriteDp(FND_DP_1000, FND_DP_OFF);
	}
}
 80012c4:	e003      	b.n	80012ce <Presenter_DisStopWatchFnd+0xa2>
		FND_WriteDp(FND_DP_1000, FND_DP_OFF);
 80012c6:	2100      	movs	r1, #0
 80012c8:	2008      	movs	r0, #8
 80012ca:	f000 fa2b 	bl	8001724 <FND_WriteDp>
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	cccccccd 	.word	0xcccccccd
 80012dc:	51eb851f 	.word	0x51eb851f

080012e0 <Presenter_DisMonitorTimeWatch>:

void Presenter_DisMonitorTimeWatch(Watch_t watchData) {
 80012e0:	b590      	push	{r4, r7, lr}
 80012e2:	b093      	sub	sp, #76	@ 0x4c
 80012e4:	af02      	add	r7, sp, #8
 80012e6:	463b      	mov	r3, r7
 80012e8:	e883 0003 	stmia.w	r3, {r0, r1}
	char str[50];
	sprintf(str, "Time Watch : %02d:%02d:%02d.%03d\n",watchData.hour, watchData.min, watchData.sec, watchData.msec);
 80012ec:	787b      	ldrb	r3, [r7, #1]
 80012ee:	4619      	mov	r1, r3
 80012f0:	78bb      	ldrb	r3, [r7, #2]
 80012f2:	461c      	mov	r4, r3
 80012f4:	78fb      	ldrb	r3, [r7, #3]
 80012f6:	88ba      	ldrh	r2, [r7, #4]
 80012f8:	f107 000c 	add.w	r0, r7, #12
 80012fc:	9201      	str	r2, [sp, #4]
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	4623      	mov	r3, r4
 8001302:	460a      	mov	r2, r1
 8001304:	490a      	ldr	r1, [pc, #40]	@ (8001330 <Presenter_DisMonitorTimeWatch+0x50>)
 8001306:	f003 ff89 	bl	800521c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 1000);
 800130a:	f107 030c 	add.w	r3, r7, #12
 800130e:	4618      	mov	r0, r3
 8001310:	f7fe ff66 	bl	80001e0 <strlen>
 8001314:	4603      	mov	r3, r0
 8001316:	b29a      	uxth	r2, r3
 8001318:	f107 010c 	add.w	r1, r7, #12
 800131c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001320:	4804      	ldr	r0, [pc, #16]	@ (8001334 <Presenter_DisMonitorTimeWatch+0x54>)
 8001322:	f002 fed7 	bl	80040d4 <HAL_UART_Transmit>
}
 8001326:	bf00      	nop
 8001328:	3744      	adds	r7, #68	@ 0x44
 800132a:	46bd      	mov	sp, r7
 800132c:	bd90      	pop	{r4, r7, pc}
 800132e:	bf00      	nop
 8001330:	08005b98 	.word	0x08005b98
 8001334:	200001d8 	.word	0x200001d8

08001338 <Presenter_DisMonitorStopWatch>:
void Presenter_DisMonitorStopWatch(Watch_t watchData) {
 8001338:	b590      	push	{r4, r7, lr}
 800133a:	b093      	sub	sp, #76	@ 0x4c
 800133c:	af02      	add	r7, sp, #8
 800133e:	463b      	mov	r3, r7
 8001340:	e883 0003 	stmia.w	r3, {r0, r1}
	char str[50];
	sprintf(str, "Stop Watch : %02d:%02d:%02d.%03d\n",watchData.hour, watchData.min, watchData.sec, watchData.msec);
 8001344:	787b      	ldrb	r3, [r7, #1]
 8001346:	4619      	mov	r1, r3
 8001348:	78bb      	ldrb	r3, [r7, #2]
 800134a:	461c      	mov	r4, r3
 800134c:	78fb      	ldrb	r3, [r7, #3]
 800134e:	88ba      	ldrh	r2, [r7, #4]
 8001350:	f107 000c 	add.w	r0, r7, #12
 8001354:	9201      	str	r2, [sp, #4]
 8001356:	9300      	str	r3, [sp, #0]
 8001358:	4623      	mov	r3, r4
 800135a:	460a      	mov	r2, r1
 800135c:	490a      	ldr	r1, [pc, #40]	@ (8001388 <Presenter_DisMonitorStopWatch+0x50>)
 800135e:	f003 ff5d 	bl	800521c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 1000);
 8001362:	f107 030c 	add.w	r3, r7, #12
 8001366:	4618      	mov	r0, r3
 8001368:	f7fe ff3a 	bl	80001e0 <strlen>
 800136c:	4603      	mov	r3, r0
 800136e:	b29a      	uxth	r2, r3
 8001370:	f107 010c 	add.w	r1, r7, #12
 8001374:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001378:	4804      	ldr	r0, [pc, #16]	@ (800138c <Presenter_DisMonitorStopWatch+0x54>)
 800137a:	f002 feab 	bl	80040d4 <HAL_UART_Transmit>
}
 800137e:	bf00      	nop
 8001380:	3744      	adds	r7, #68	@ 0x44
 8001382:	46bd      	mov	sp, r7
 8001384:	bd90      	pop	{r4, r7, pc}
 8001386:	bf00      	nop
 8001388:	08005bbc 	.word	0x08005bbc
 800138c:	200001d8 	.word	0x200001d8

08001390 <Presenter_Init>:

void Presenter_Init() {
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
	LCD_Init(&hi2c1);
 8001394:	4802      	ldr	r0, [pc, #8]	@ (80013a0 <Presenter_Init+0x10>)
 8001396:	f000 fb8f 	bl	8001ab8 <LCD_Init>
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	200000f0 	.word	0x200000f0

080013a4 <HAL_TIM_PeriodElapsedCallback>:

volatile uint8_t dotBlink = 0;
volatile uint16_t blinkTick = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013b4:	d105      	bne.n	80013c2 <HAL_TIM_PeriodElapsedCallback+0x1e>
		FND_DispDataCallBack();
 80013b6:	f000 f9ed 	bl	8001794 <FND_DispDataCallBack>
		TimeWatch_IncTimeCallBack();
 80013ba:	f000 f91d 	bl	80015f8 <TimeWatch_IncTimeCallBack>
		StopWatch_IncstopCallBack();
 80013be:	f000 f841 	bl	8001444 <StopWatch_IncstopCallBack>
	}
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
	...

080013cc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a04      	ldr	r2, [pc, #16]	@ (80013ec <HAL_UART_RxCpltCallback+0x20>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d101      	bne.n	80013e2 <HAL_UART_RxCpltCallback+0x16>
		Listener_UartCallBack();
 80013de:	f7ff fe33 	bl	8001048 <Listener_UartCallBack>
	}
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40004400 	.word	0x40004400

080013f0 <ap_main>:


int ap_main()
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80013f4:	4805      	ldr	r0, [pc, #20]	@ (800140c <ap_main+0x1c>)
 80013f6:	f002 fa39 	bl	800386c <HAL_TIM_Base_Start_IT>
	while (1) {
		Listener_Excute();
 80013fa:	f7ff fd89 	bl	8000f10 <Listener_Excute>
		Controller_Excute();
 80013fe:	f7ff fcd4 	bl	8000daa <Controller_Excute>
		Presenter_Excute();
 8001402:	f7ff fe69 	bl	80010d8 <Presenter_Excute>
		Listener_Excute();
 8001406:	bf00      	nop
 8001408:	e7f7      	b.n	80013fa <ap_main+0xa>
 800140a:	bf00      	nop
 800140c:	20000148 	.word	0x20000148

08001410 <ap_init>:
	}
	return 0;
}
void ap_init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	Listener_Init();
 8001414:	f7ff fd50 	bl	8000eb8 <Listener_Init>
	Presenter_Init();
 8001418:	f7ff ffba 	bl	8001390 <Presenter_Init>
}
 800141c:	bf00      	nop
 800141e:	bd80      	pop	{r7, pc}

08001420 <get_stopwatch>:

extern inputData_TypeDef controlData;
static stopWatch_s stopWatchstate = STOP;
static Watch_t stopWatch = {STOP_WATCH, 0, 0, 0, 0};

Watch_t get_stopwatch(){
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	return stopWatch;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	4a05      	ldr	r2, [pc, #20]	@ (8001440 <get_stopwatch+0x20>)
 800142c:	6810      	ldr	r0, [r2, #0]
 800142e:	6018      	str	r0, [r3, #0]
 8001430:	8892      	ldrh	r2, [r2, #4]
 8001432:	809a      	strh	r2, [r3, #4]
}
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr
 8001440:	2000000c 	.word	0x2000000c

08001444 <StopWatch_IncstopCallBack>:

void StopWatch_IncstopCallBack(){
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
	if (stopWatchstate == RUN) {
 8001448:	4b03      	ldr	r3, [pc, #12]	@ (8001458 <StopWatch_IncstopCallBack+0x14>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2b01      	cmp	r3, #1
 800144e:	d101      	bne.n	8001454 <StopWatch_IncstopCallBack+0x10>
		StopWatch_Incstop();
 8001450:	f000 f804 	bl	800145c <StopWatch_Incstop>
	}
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	2000025a 	.word	0x2000025a

0800145c <StopWatch_Incstop>:

void StopWatch_Incstop()
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
	if (stopWatch.msec < 1000 - 1) {
 8001460:	4b1e      	ldr	r3, [pc, #120]	@ (80014dc <StopWatch_Incstop+0x80>)
 8001462:	889b      	ldrh	r3, [r3, #4]
 8001464:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8001468:	4293      	cmp	r3, r2
 800146a:	d806      	bhi.n	800147a <StopWatch_Incstop+0x1e>
		stopWatch.msec++;
 800146c:	4b1b      	ldr	r3, [pc, #108]	@ (80014dc <StopWatch_Incstop+0x80>)
 800146e:	889b      	ldrh	r3, [r3, #4]
 8001470:	3301      	adds	r3, #1
 8001472:	b29a      	uxth	r2, r3
 8001474:	4b19      	ldr	r3, [pc, #100]	@ (80014dc <StopWatch_Incstop+0x80>)
 8001476:	809a      	strh	r2, [r3, #4]
		return;
 8001478:	e02c      	b.n	80014d4 <StopWatch_Incstop+0x78>
	} else {
		stopWatch.msec = 0;
 800147a:	4b18      	ldr	r3, [pc, #96]	@ (80014dc <StopWatch_Incstop+0x80>)
 800147c:	2200      	movs	r2, #0
 800147e:	809a      	strh	r2, [r3, #4]
	}
	if (stopWatch.sec < 60 - 1) {
 8001480:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <StopWatch_Incstop+0x80>)
 8001482:	78db      	ldrb	r3, [r3, #3]
 8001484:	2b3a      	cmp	r3, #58	@ 0x3a
 8001486:	d806      	bhi.n	8001496 <StopWatch_Incstop+0x3a>
		stopWatch.sec++;
 8001488:	4b14      	ldr	r3, [pc, #80]	@ (80014dc <StopWatch_Incstop+0x80>)
 800148a:	78db      	ldrb	r3, [r3, #3]
 800148c:	3301      	adds	r3, #1
 800148e:	b2da      	uxtb	r2, r3
 8001490:	4b12      	ldr	r3, [pc, #72]	@ (80014dc <StopWatch_Incstop+0x80>)
 8001492:	70da      	strb	r2, [r3, #3]
		return;
 8001494:	e01e      	b.n	80014d4 <StopWatch_Incstop+0x78>
	} else{
		stopWatch.sec = 0;
 8001496:	4b11      	ldr	r3, [pc, #68]	@ (80014dc <StopWatch_Incstop+0x80>)
 8001498:	2200      	movs	r2, #0
 800149a:	70da      	strb	r2, [r3, #3]
	}

	if (stopWatch.min < 60 - 1) {
 800149c:	4b0f      	ldr	r3, [pc, #60]	@ (80014dc <StopWatch_Incstop+0x80>)
 800149e:	789b      	ldrb	r3, [r3, #2]
 80014a0:	2b3a      	cmp	r3, #58	@ 0x3a
 80014a2:	d806      	bhi.n	80014b2 <StopWatch_Incstop+0x56>
		stopWatch.min++;
 80014a4:	4b0d      	ldr	r3, [pc, #52]	@ (80014dc <StopWatch_Incstop+0x80>)
 80014a6:	789b      	ldrb	r3, [r3, #2]
 80014a8:	3301      	adds	r3, #1
 80014aa:	b2da      	uxtb	r2, r3
 80014ac:	4b0b      	ldr	r3, [pc, #44]	@ (80014dc <StopWatch_Incstop+0x80>)
 80014ae:	709a      	strb	r2, [r3, #2]
		return;
 80014b0:	e010      	b.n	80014d4 <StopWatch_Incstop+0x78>
	}
	stopWatch.min = 0;
 80014b2:	4b0a      	ldr	r3, [pc, #40]	@ (80014dc <StopWatch_Incstop+0x80>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	709a      	strb	r2, [r3, #2]

	if (stopWatch.hour < 24 - 1) {
 80014b8:	4b08      	ldr	r3, [pc, #32]	@ (80014dc <StopWatch_Incstop+0x80>)
 80014ba:	785b      	ldrb	r3, [r3, #1]
 80014bc:	2b16      	cmp	r3, #22
 80014be:	d806      	bhi.n	80014ce <StopWatch_Incstop+0x72>
		stopWatch.hour++;
 80014c0:	4b06      	ldr	r3, [pc, #24]	@ (80014dc <StopWatch_Incstop+0x80>)
 80014c2:	785b      	ldrb	r3, [r3, #1]
 80014c4:	3301      	adds	r3, #1
 80014c6:	b2da      	uxtb	r2, r3
 80014c8:	4b04      	ldr	r3, [pc, #16]	@ (80014dc <StopWatch_Incstop+0x80>)
 80014ca:	705a      	strb	r2, [r3, #1]
		return;
 80014cc:	e002      	b.n	80014d4 <StopWatch_Incstop+0x78>
	}
	stopWatch.hour = 0;
 80014ce:	4b03      	ldr	r3, [pc, #12]	@ (80014dc <StopWatch_Incstop+0x80>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	705a      	strb	r2, [r3, #1]
}
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	2000000c 	.word	0x2000000c

080014e0 <StopWatch_Excute>:

void StopWatch_Excute()
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
	switch (stopWatchstate) {
 80014e4:	4b0d      	ldr	r3, [pc, #52]	@ (800151c <StopWatch_Excute+0x3c>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d00c      	beq.n	8001506 <StopWatch_Excute+0x26>
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	dc0d      	bgt.n	800150c <StopWatch_Excute+0x2c>
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d002      	beq.n	80014fa <StopWatch_Excute+0x1a>
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d003      	beq.n	8001500 <StopWatch_Excute+0x20>
 80014f8:	e008      	b.n	800150c <StopWatch_Excute+0x2c>
	case STOP:
		StopWatch_Stop();
 80014fa:	f000 f813 	bl	8001524 <StopWatch_Stop>
		break;
 80014fe:	e005      	b.n	800150c <StopWatch_Excute+0x2c>
	case RUN:
		StopWatch_Run();
 8001500:	f000 f834 	bl	800156c <StopWatch_Run>
		break;
 8001504:	e002      	b.n	800150c <StopWatch_Excute+0x2c>
	case CLEAR:
		StopWatch_Clear();
 8001506:	f000 f84b 	bl	80015a0 <StopWatch_Clear>
		break;
 800150a:	bf00      	nop
	}
	Presenter_OutData(stopWatch);
 800150c:	4b04      	ldr	r3, [pc, #16]	@ (8001520 <StopWatch_Excute+0x40>)
 800150e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001512:	f7ff fdaf 	bl	8001074 <Presenter_OutData>
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	2000025a 	.word	0x2000025a
 8001520:	2000000c 	.word	0x2000000c

08001524 <StopWatch_Stop>:

void StopWatch_Stop(){
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
	if (controlData.id == controlId_RUN_STOP || controlData.id == controlId_RUN) {
 8001528:	4b0e      	ldr	r3, [pc, #56]	@ (8001564 <StopWatch_Stop+0x40>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2b02      	cmp	r3, #2
 800152e:	d003      	beq.n	8001538 <StopWatch_Stop+0x14>
 8001530:	4b0c      	ldr	r3, [pc, #48]	@ (8001564 <StopWatch_Stop+0x40>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2b04      	cmp	r3, #4
 8001536:	d106      	bne.n	8001546 <StopWatch_Stop+0x22>
		controlData.id = controlId_NO_CONTROL;
 8001538:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <StopWatch_Stop+0x40>)
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
		stopWatchstate = RUN;
 800153e:	4b0a      	ldr	r3, [pc, #40]	@ (8001568 <StopWatch_Stop+0x44>)
 8001540:	2201      	movs	r2, #1
 8001542:	701a      	strb	r2, [r3, #0]
	} else if (controlData.id == controlId_BTN_CLEAR) {
		controlData.id = controlId_NO_CONTROL;
		stopWatchstate = CLEAR;
	}
}
 8001544:	e009      	b.n	800155a <StopWatch_Stop+0x36>
	} else if (controlData.id == controlId_BTN_CLEAR) {
 8001546:	4b07      	ldr	r3, [pc, #28]	@ (8001564 <StopWatch_Stop+0x40>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2b05      	cmp	r3, #5
 800154c:	d105      	bne.n	800155a <StopWatch_Stop+0x36>
		controlData.id = controlId_NO_CONTROL;
 800154e:	4b05      	ldr	r3, [pc, #20]	@ (8001564 <StopWatch_Stop+0x40>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
		stopWatchstate = CLEAR;
 8001554:	4b04      	ldr	r3, [pc, #16]	@ (8001568 <StopWatch_Stop+0x44>)
 8001556:	2202      	movs	r2, #2
 8001558:	701a      	strb	r2, [r3, #0]
}
 800155a:	bf00      	nop
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr
 8001564:	20000224 	.word	0x20000224
 8001568:	2000025a 	.word	0x2000025a

0800156c <StopWatch_Run>:
void StopWatch_Run(){
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
	if (controlData.id == controlId_RUN_STOP || controlData.id == controlId_STOP) {
 8001570:	4b09      	ldr	r3, [pc, #36]	@ (8001598 <StopWatch_Run+0x2c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2b02      	cmp	r3, #2
 8001576:	d003      	beq.n	8001580 <StopWatch_Run+0x14>
 8001578:	4b07      	ldr	r3, [pc, #28]	@ (8001598 <StopWatch_Run+0x2c>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2b03      	cmp	r3, #3
 800157e:	d105      	bne.n	800158c <StopWatch_Run+0x20>
		controlData.id = controlId_NO_CONTROL;
 8001580:	4b05      	ldr	r3, [pc, #20]	@ (8001598 <StopWatch_Run+0x2c>)
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
		stopWatchstate = STOP;
 8001586:	4b05      	ldr	r3, [pc, #20]	@ (800159c <StopWatch_Run+0x30>)
 8001588:	2200      	movs	r2, #0
 800158a:	701a      	strb	r2, [r3, #0]
	}
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	20000224 	.word	0x20000224
 800159c:	2000025a 	.word	0x2000025a

080015a0 <StopWatch_Clear>:
void StopWatch_Clear()
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
	stopWatchstate = STOP;
 80015a4:	4b09      	ldr	r3, [pc, #36]	@ (80015cc <StopWatch_Clear+0x2c>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	701a      	strb	r2, [r3, #0]
	stopWatch.msec = 0;
 80015aa:	4b09      	ldr	r3, [pc, #36]	@ (80015d0 <StopWatch_Clear+0x30>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	809a      	strh	r2, [r3, #4]
	stopWatch.sec = 0;
 80015b0:	4b07      	ldr	r3, [pc, #28]	@ (80015d0 <StopWatch_Clear+0x30>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	70da      	strb	r2, [r3, #3]
	stopWatch.min = 0;
 80015b6:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <StopWatch_Clear+0x30>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	709a      	strb	r2, [r3, #2]
	stopWatch.hour = 0;
 80015bc:	4b04      	ldr	r3, [pc, #16]	@ (80015d0 <StopWatch_Clear+0x30>)
 80015be:	2200      	movs	r2, #0
 80015c0:	705a      	strb	r2, [r3, #1]
}
 80015c2:	bf00      	nop
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	2000025a 	.word	0x2000025a
 80015d0:	2000000c 	.word	0x2000000c

080015d4 <get_timewatch>:
#include "timeWatch.h"


static Watch_t timeWatch = {TIME_WATCH, 12,0,0,0};

Watch_t get_timewatch(){
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
	return timeWatch;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4a05      	ldr	r2, [pc, #20]	@ (80015f4 <get_timewatch+0x20>)
 80015e0:	6810      	ldr	r0, [r2, #0]
 80015e2:	6018      	str	r0, [r3, #0]
 80015e4:	8892      	ldrh	r2, [r2, #4]
 80015e6:	809a      	strh	r2, [r3, #4]
}
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr
 80015f4:	20000014 	.word	0x20000014

080015f8 <TimeWatch_IncTimeCallBack>:

void TimeWatch_IncTimeCallBack() //interrupt  (interrupt   ?)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
	if (timeWatch.msec < 1000 - 1) {
 80015fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 80015fe:	889b      	ldrh	r3, [r3, #4]
 8001600:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8001604:	4293      	cmp	r3, r2
 8001606:	d806      	bhi.n	8001616 <TimeWatch_IncTimeCallBack+0x1e>
		timeWatch.msec++;
 8001608:	4b1b      	ldr	r3, [pc, #108]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 800160a:	889b      	ldrh	r3, [r3, #4]
 800160c:	3301      	adds	r3, #1
 800160e:	b29a      	uxth	r2, r3
 8001610:	4b19      	ldr	r3, [pc, #100]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 8001612:	809a      	strh	r2, [r3, #4]
		return;
 8001614:	e02c      	b.n	8001670 <TimeWatch_IncTimeCallBack+0x78>
	} else {
		timeWatch.msec = 0;
 8001616:	4b18      	ldr	r3, [pc, #96]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 8001618:	2200      	movs	r2, #0
 800161a:	809a      	strh	r2, [r3, #4]
	}
	if (timeWatch.sec < 60 - 1) {
 800161c:	4b16      	ldr	r3, [pc, #88]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 800161e:	78db      	ldrb	r3, [r3, #3]
 8001620:	2b3a      	cmp	r3, #58	@ 0x3a
 8001622:	d806      	bhi.n	8001632 <TimeWatch_IncTimeCallBack+0x3a>
		timeWatch.sec++;
 8001624:	4b14      	ldr	r3, [pc, #80]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 8001626:	78db      	ldrb	r3, [r3, #3]
 8001628:	3301      	adds	r3, #1
 800162a:	b2da      	uxtb	r2, r3
 800162c:	4b12      	ldr	r3, [pc, #72]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 800162e:	70da      	strb	r2, [r3, #3]
		return;
 8001630:	e01e      	b.n	8001670 <TimeWatch_IncTimeCallBack+0x78>
	} else{
		timeWatch.sec = 0;
 8001632:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 8001634:	2200      	movs	r2, #0
 8001636:	70da      	strb	r2, [r3, #3]
	}

	if (timeWatch.min < 60 - 1) {
 8001638:	4b0f      	ldr	r3, [pc, #60]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 800163a:	789b      	ldrb	r3, [r3, #2]
 800163c:	2b3a      	cmp	r3, #58	@ 0x3a
 800163e:	d806      	bhi.n	800164e <TimeWatch_IncTimeCallBack+0x56>
		timeWatch.min++;
 8001640:	4b0d      	ldr	r3, [pc, #52]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 8001642:	789b      	ldrb	r3, [r3, #2]
 8001644:	3301      	adds	r3, #1
 8001646:	b2da      	uxtb	r2, r3
 8001648:	4b0b      	ldr	r3, [pc, #44]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 800164a:	709a      	strb	r2, [r3, #2]
		return;
 800164c:	e010      	b.n	8001670 <TimeWatch_IncTimeCallBack+0x78>
	}
	timeWatch.min = 0;
 800164e:	4b0a      	ldr	r3, [pc, #40]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 8001650:	2200      	movs	r2, #0
 8001652:	709a      	strb	r2, [r3, #2]

	if (timeWatch.hour < 24 - 1) {
 8001654:	4b08      	ldr	r3, [pc, #32]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 8001656:	785b      	ldrb	r3, [r3, #1]
 8001658:	2b16      	cmp	r3, #22
 800165a:	d806      	bhi.n	800166a <TimeWatch_IncTimeCallBack+0x72>
		timeWatch.hour++;
 800165c:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 800165e:	785b      	ldrb	r3, [r3, #1]
 8001660:	3301      	adds	r3, #1
 8001662:	b2da      	uxtb	r2, r3
 8001664:	4b04      	ldr	r3, [pc, #16]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 8001666:	705a      	strb	r2, [r3, #1]
		return;
 8001668:	e002      	b.n	8001670 <TimeWatch_IncTimeCallBack+0x78>
	}
	timeWatch.hour = 0;
 800166a:	4b03      	ldr	r3, [pc, #12]	@ (8001678 <TimeWatch_IncTimeCallBack+0x80>)
 800166c:	2200      	movs	r2, #0
 800166e:	705a      	strb	r2, [r3, #1]
}
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	20000014 	.word	0x20000014

0800167c <TimeWatch_Excute>:

void TimeWatch_Excute()
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
	Presenter_OutData(timeWatch);
 8001680:	4b03      	ldr	r3, [pc, #12]	@ (8001690 <TimeWatch_Excute+0x14>)
 8001682:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001686:	f7ff fcf5 	bl	8001074 <Presenter_OutData>
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000014 	.word	0x20000014

08001694 <Button_Init>:

Button_Handler_t hBtnMode;
Button_Handler_t hBtnRunStop;
Button_Handler_t hBtnClear;

void Button_Init(Button_Handler_t *hbtn, GPIO_TypeDef *GPIOx, uint16_t pinNum){
 8001694:	b480      	push	{r7}
 8001696:	b085      	sub	sp, #20
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	4613      	mov	r3, r2
 80016a0:	80fb      	strh	r3, [r7, #6]
	hbtn->GPIOx = GPIOx;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	601a      	str	r2, [r3, #0]
	hbtn->pinNum = pinNum;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	88fa      	ldrh	r2, [r7, #6]
 80016ac:	809a      	strh	r2, [r3, #4]
	hbtn->prevState = RELEASED;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2201      	movs	r2, #1
 80016b2:	609a      	str	r2, [r3, #8]
}
 80016b4:	bf00      	nop
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <Button_GetState>:

button_state_t Button_GetState(Button_Handler_t *hbtn){
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
	uint32_t curState;
	curState = HAL_GPIO_ReadPin(hbtn->GPIOx, hbtn->pinNum);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	889b      	ldrh	r3, [r3, #4]
 80016d0:	4619      	mov	r1, r3
 80016d2:	4610      	mov	r0, r2
 80016d4:	f000 ff12 	bl	80024fc <HAL_GPIO_ReadPin>
 80016d8:	4603      	mov	r3, r0
 80016da:	60fb      	str	r3, [r7, #12]

	if ((hbtn->prevState == RELEASED) && (curState == PUSHED)) { // button released -> pushed
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d10a      	bne.n	80016fa <Button_GetState+0x3a>
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d107      	bne.n	80016fa <Button_GetState+0x3a>
		HAL_Delay(2);//debounce code
 80016ea:	2002      	movs	r0, #2
 80016ec:	f000 fbba 	bl	8001e64 <HAL_Delay>
		hbtn->prevState = PUSHED;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2200      	movs	r2, #0
 80016f4:	609a      	str	r2, [r3, #8]
		return ACT_PUSHED;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e00f      	b.n	800171a <Button_GetState+0x5a>
	} else if ((hbtn->prevState == PUSHED) && (curState == RELEASED)) { // button pushed -> released
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d10a      	bne.n	8001718 <Button_GetState+0x58>
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d107      	bne.n	8001718 <Button_GetState+0x58>
		HAL_Delay(2);//debounce code
 8001708:	2002      	movs	r0, #2
 800170a:	f000 fbab 	bl	8001e64 <HAL_Delay>
		hbtn->prevState = RELEASED;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2201      	movs	r2, #1
 8001712:	609a      	str	r2, [r3, #8]
		return ACT_RELEASED;
 8001714:	2302      	movs	r3, #2
 8001716:	e000      	b.n	800171a <Button_GetState+0x5a>
	}
	return NO_ACT;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
	...

08001724 <FND_WriteDp>:
static uint16_t fndDispNum = 0; // FND display main data(  XXX)

// write fndDisNum


void FND_WriteDp(uint8_t dpData, uint8_t dpState){
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	460a      	mov	r2, r1
 800172e:	71fb      	strb	r3, [r7, #7]
 8001730:	4613      	mov	r3, r2
 8001732:	71bb      	strb	r3, [r7, #6]
	if (dpState == FND_DP_ON) {
 8001734:	79bb      	ldrb	r3, [r7, #6]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d107      	bne.n	800174a <FND_WriteDp+0x26>
		fndDispDp |= dpData;
 800173a:	4b0d      	ldr	r3, [pc, #52]	@ (8001770 <FND_WriteDp+0x4c>)
 800173c:	781a      	ldrb	r2, [r3, #0]
 800173e:	79fb      	ldrb	r3, [r7, #7]
 8001740:	4313      	orrs	r3, r2
 8001742:	b2da      	uxtb	r2, r3
 8001744:	4b0a      	ldr	r3, [pc, #40]	@ (8001770 <FND_WriteDp+0x4c>)
 8001746:	701a      	strb	r2, [r3, #0]
	} else{
		fndDispDp &= ~dpData;
	}
}
 8001748:	e00b      	b.n	8001762 <FND_WriteDp+0x3e>
		fndDispDp &= ~dpData;
 800174a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174e:	43db      	mvns	r3, r3
 8001750:	b25a      	sxtb	r2, r3
 8001752:	4b07      	ldr	r3, [pc, #28]	@ (8001770 <FND_WriteDp+0x4c>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	b25b      	sxtb	r3, r3
 8001758:	4013      	ands	r3, r2
 800175a:	b25b      	sxtb	r3, r3
 800175c:	b2da      	uxtb	r2, r3
 800175e:	4b04      	ldr	r3, [pc, #16]	@ (8001770 <FND_WriteDp+0x4c>)
 8001760:	701a      	strb	r2, [r3, #0]
}
 8001762:	bf00      	nop
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	20000280 	.word	0x20000280

08001774 <FND_WriteData>:

void FND_WriteData(uint16_t data)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	80fb      	strh	r3, [r7, #6]
	fndDispNum = data;
 800177e:	4a04      	ldr	r2, [pc, #16]	@ (8001790 <FND_WriteData+0x1c>)
 8001780:	88fb      	ldrh	r3, [r7, #6]
 8001782:	8013      	strh	r3, [r2, #0]
}
 8001784:	bf00      	nop
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	20000282 	.word	0x20000282

08001794 <FND_DispDataCallBack>:
	return fndDispNum;
}

// display fndDisNum
void FND_DispDataCallBack()
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
	static int digitPos = 0; // digit   
	// interrupt    .
	digitPos = (digitPos + 1) % 8; // 0~3  
 8001798:	4b80      	ldr	r3, [pc, #512]	@ (800199c <FND_DispDataCallBack+0x208>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	3301      	adds	r3, #1
 800179e:	425a      	negs	r2, r3
 80017a0:	f003 0307 	and.w	r3, r3, #7
 80017a4:	f002 0207 	and.w	r2, r2, #7
 80017a8:	bf58      	it	pl
 80017aa:	4253      	negpl	r3, r2
 80017ac:	4a7b      	ldr	r2, [pc, #492]	@ (800199c <FND_DispDataCallBack+0x208>)
 80017ae:	6013      	str	r3, [r2, #0]

	switch(digitPos)
 80017b0:	4b7a      	ldr	r3, [pc, #488]	@ (800199c <FND_DispDataCallBack+0x208>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2b07      	cmp	r3, #7
 80017b6:	f200 80ee 	bhi.w	8001996 <FND_DispDataCallBack+0x202>
 80017ba:	a201      	add	r2, pc, #4	@ (adr r2, 80017c0 <FND_DispDataCallBack+0x2c>)
 80017bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017c0:	080017e1 	.word	0x080017e1
 80017c4:	0800180f 	.word	0x0800180f
 80017c8:	08001847 	.word	0x08001847
 80017cc:	0800187f 	.word	0x0800187f
 80017d0:	080018b7 	.word	0x080018b7
 80017d4:	080018ef 	.word	0x080018ef
 80017d8:	08001927 	.word	0x08001927
 80017dc:	0800195f 	.word	0x0800195f
	{
	//   FND      
	// -> FND     .
	case DIGIT_1:
		FND_DispOffALL();
 80017e0:	f000 f900 	bl	80019e4 <FND_DispOffALL>
		FND_DispDigit(fndDispNum%10);
 80017e4:	4b6e      	ldr	r3, [pc, #440]	@ (80019a0 <FND_DispDataCallBack+0x20c>)
 80017e6:	881a      	ldrh	r2, [r3, #0]
 80017e8:	4b6e      	ldr	r3, [pc, #440]	@ (80019a4 <FND_DispDataCallBack+0x210>)
 80017ea:	fba3 1302 	umull	r1, r3, r3, r2
 80017ee:	08d9      	lsrs	r1, r3, #3
 80017f0:	460b      	mov	r3, r1
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	440b      	add	r3, r1
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	4618      	mov	r0, r3
 80017fe:	f000 f913 	bl	8001a28 <FND_DispDigit>
		FND_DispOn(digitPos);
 8001802:	4b66      	ldr	r3, [pc, #408]	@ (800199c <FND_DispDataCallBack+0x208>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4618      	mov	r0, r3
 8001808:	f000 f8d4 	bl	80019b4 <FND_DispOn>
		break;
 800180c:	e0c3      	b.n	8001996 <FND_DispDataCallBack+0x202>
	case DIGIT_10:
		FND_DispOffALL();
 800180e:	f000 f8e9 	bl	80019e4 <FND_DispOffALL>
		FND_DispDigit((fndDispNum/10)%10);
 8001812:	4b63      	ldr	r3, [pc, #396]	@ (80019a0 <FND_DispDataCallBack+0x20c>)
 8001814:	881b      	ldrh	r3, [r3, #0]
 8001816:	4a63      	ldr	r2, [pc, #396]	@ (80019a4 <FND_DispDataCallBack+0x210>)
 8001818:	fba2 2303 	umull	r2, r3, r2, r3
 800181c:	08db      	lsrs	r3, r3, #3
 800181e:	b29a      	uxth	r2, r3
 8001820:	4b60      	ldr	r3, [pc, #384]	@ (80019a4 <FND_DispDataCallBack+0x210>)
 8001822:	fba3 1302 	umull	r1, r3, r3, r2
 8001826:	08d9      	lsrs	r1, r3, #3
 8001828:	460b      	mov	r3, r1
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	440b      	add	r3, r1
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	b29b      	uxth	r3, r3
 8001834:	4618      	mov	r0, r3
 8001836:	f000 f8f7 	bl	8001a28 <FND_DispDigit>
		FND_DispOn(digitPos);
 800183a:	4b58      	ldr	r3, [pc, #352]	@ (800199c <FND_DispDataCallBack+0x208>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4618      	mov	r0, r3
 8001840:	f000 f8b8 	bl	80019b4 <FND_DispOn>
		break;
 8001844:	e0a7      	b.n	8001996 <FND_DispDataCallBack+0x202>
	case DIGIT_100:
		FND_DispOffALL();
 8001846:	f000 f8cd 	bl	80019e4 <FND_DispOffALL>
		FND_DispDigit((fndDispNum /100)%10);
 800184a:	4b55      	ldr	r3, [pc, #340]	@ (80019a0 <FND_DispDataCallBack+0x20c>)
 800184c:	881b      	ldrh	r3, [r3, #0]
 800184e:	4a56      	ldr	r2, [pc, #344]	@ (80019a8 <FND_DispDataCallBack+0x214>)
 8001850:	fba2 2303 	umull	r2, r3, r2, r3
 8001854:	095b      	lsrs	r3, r3, #5
 8001856:	b29a      	uxth	r2, r3
 8001858:	4b52      	ldr	r3, [pc, #328]	@ (80019a4 <FND_DispDataCallBack+0x210>)
 800185a:	fba3 1302 	umull	r1, r3, r3, r2
 800185e:	08d9      	lsrs	r1, r3, #3
 8001860:	460b      	mov	r3, r1
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	440b      	add	r3, r1
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	b29b      	uxth	r3, r3
 800186c:	4618      	mov	r0, r3
 800186e:	f000 f8db 	bl	8001a28 <FND_DispDigit>
		FND_DispOn(digitPos);
 8001872:	4b4a      	ldr	r3, [pc, #296]	@ (800199c <FND_DispDataCallBack+0x208>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f000 f89c 	bl	80019b4 <FND_DispOn>
		break;
 800187c:	e08b      	b.n	8001996 <FND_DispDataCallBack+0x202>
	case DIGIT_1000:
		FND_DispOffALL();
 800187e:	f000 f8b1 	bl	80019e4 <FND_DispOffALL>
		FND_DispDigit((fndDispNum/1000)%10);
 8001882:	4b47      	ldr	r3, [pc, #284]	@ (80019a0 <FND_DispDataCallBack+0x20c>)
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	4a49      	ldr	r2, [pc, #292]	@ (80019ac <FND_DispDataCallBack+0x218>)
 8001888:	fba2 2303 	umull	r2, r3, r2, r3
 800188c:	099b      	lsrs	r3, r3, #6
 800188e:	b29a      	uxth	r2, r3
 8001890:	4b44      	ldr	r3, [pc, #272]	@ (80019a4 <FND_DispDataCallBack+0x210>)
 8001892:	fba3 1302 	umull	r1, r3, r3, r2
 8001896:	08d9      	lsrs	r1, r3, #3
 8001898:	460b      	mov	r3, r1
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	440b      	add	r3, r1
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	4618      	mov	r0, r3
 80018a6:	f000 f8bf 	bl	8001a28 <FND_DispDigit>
		FND_DispOn(digitPos);
 80018aa:	4b3c      	ldr	r3, [pc, #240]	@ (800199c <FND_DispDataCallBack+0x208>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f000 f880 	bl	80019b4 <FND_DispOn>
		break;
 80018b4:	e06f      	b.n	8001996 <FND_DispDataCallBack+0x202>
	case DIGIT_DP_1:
		FND_DispOffALL();
 80018b6:	f000 f895 	bl	80019e4 <FND_DispOffALL>
		if (fndDispDp & (1<<0)) {
 80018ba:	4b3d      	ldr	r3, [pc, #244]	@ (80019b0 <FND_DispDataCallBack+0x21c>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d003      	beq.n	80018ce <FND_DispDataCallBack+0x13a>
			FND_DispDigit(10);//   10   11   Digit  (   )
 80018c6:	200a      	movs	r0, #10
 80018c8:	f000 f8ae 	bl	8001a28 <FND_DispDigit>
 80018cc:	e002      	b.n	80018d4 <FND_DispDataCallBack+0x140>
		}else {
			FND_DispDigit(11);
 80018ce:	200b      	movs	r0, #11
 80018d0:	f000 f8aa 	bl	8001a28 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 80018d4:	4b31      	ldr	r3, [pc, #196]	@ (800199c <FND_DispDataCallBack+0x208>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	425a      	negs	r2, r3
 80018da:	f003 0303 	and.w	r3, r3, #3
 80018de:	f002 0203 	and.w	r2, r2, #3
 80018e2:	bf58      	it	pl
 80018e4:	4253      	negpl	r3, r2
 80018e6:	4618      	mov	r0, r3
 80018e8:	f000 f864 	bl	80019b4 <FND_DispOn>
		break;
 80018ec:	e053      	b.n	8001996 <FND_DispDataCallBack+0x202>
	case DIGIT_DP_10:
		FND_DispOffALL();
 80018ee:	f000 f879 	bl	80019e4 <FND_DispOffALL>
		if (fndDispDp & (1<<1)) {
 80018f2:	4b2f      	ldr	r3, [pc, #188]	@ (80019b0 <FND_DispDataCallBack+0x21c>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d003      	beq.n	8001906 <FND_DispDataCallBack+0x172>
			FND_DispDigit(10);//   10   11   Digit  (   )
 80018fe:	200a      	movs	r0, #10
 8001900:	f000 f892 	bl	8001a28 <FND_DispDigit>
 8001904:	e002      	b.n	800190c <FND_DispDataCallBack+0x178>
		}else {
			FND_DispDigit(11);
 8001906:	200b      	movs	r0, #11
 8001908:	f000 f88e 	bl	8001a28 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 800190c:	4b23      	ldr	r3, [pc, #140]	@ (800199c <FND_DispDataCallBack+0x208>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	425a      	negs	r2, r3
 8001912:	f003 0303 	and.w	r3, r3, #3
 8001916:	f002 0203 	and.w	r2, r2, #3
 800191a:	bf58      	it	pl
 800191c:	4253      	negpl	r3, r2
 800191e:	4618      	mov	r0, r3
 8001920:	f000 f848 	bl	80019b4 <FND_DispOn>
		break;
 8001924:	e037      	b.n	8001996 <FND_DispDataCallBack+0x202>
	case DIGIT_DP_100:
		FND_DispOffALL();
 8001926:	f000 f85d 	bl	80019e4 <FND_DispOffALL>
		if (fndDispDp & (1<<2)) {
 800192a:	4b21      	ldr	r3, [pc, #132]	@ (80019b0 <FND_DispDataCallBack+0x21c>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	f003 0304 	and.w	r3, r3, #4
 8001932:	2b00      	cmp	r3, #0
 8001934:	d003      	beq.n	800193e <FND_DispDataCallBack+0x1aa>
			FND_DispDigit(10);//   10   11   Digit  (   )
 8001936:	200a      	movs	r0, #10
 8001938:	f000 f876 	bl	8001a28 <FND_DispDigit>
 800193c:	e002      	b.n	8001944 <FND_DispDataCallBack+0x1b0>
		}else {
			FND_DispDigit(11);
 800193e:	200b      	movs	r0, #11
 8001940:	f000 f872 	bl	8001a28 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 8001944:	4b15      	ldr	r3, [pc, #84]	@ (800199c <FND_DispDataCallBack+0x208>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	425a      	negs	r2, r3
 800194a:	f003 0303 	and.w	r3, r3, #3
 800194e:	f002 0203 	and.w	r2, r2, #3
 8001952:	bf58      	it	pl
 8001954:	4253      	negpl	r3, r2
 8001956:	4618      	mov	r0, r3
 8001958:	f000 f82c 	bl	80019b4 <FND_DispOn>
		break;
 800195c:	e01b      	b.n	8001996 <FND_DispDataCallBack+0x202>
	case DIGIT_DP_1000:
		FND_DispOffALL();
 800195e:	f000 f841 	bl	80019e4 <FND_DispOffALL>
		if (fndDispDp & (1<<3)) {
 8001962:	4b13      	ldr	r3, [pc, #76]	@ (80019b0 <FND_DispDataCallBack+0x21c>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	f003 0308 	and.w	r3, r3, #8
 800196a:	2b00      	cmp	r3, #0
 800196c:	d003      	beq.n	8001976 <FND_DispDataCallBack+0x1e2>
			FND_DispDigit(10);//   10   11   Digit  (   )
 800196e:	200a      	movs	r0, #10
 8001970:	f000 f85a 	bl	8001a28 <FND_DispDigit>
 8001974:	e002      	b.n	800197c <FND_DispDataCallBack+0x1e8>
		}else {
			FND_DispDigit(11);
 8001976:	200b      	movs	r0, #11
 8001978:	f000 f856 	bl	8001a28 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 800197c:	4b07      	ldr	r3, [pc, #28]	@ (800199c <FND_DispDataCallBack+0x208>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	425a      	negs	r2, r3
 8001982:	f003 0303 	and.w	r3, r3, #3
 8001986:	f002 0203 	and.w	r2, r2, #3
 800198a:	bf58      	it	pl
 800198c:	4253      	negpl	r3, r2
 800198e:	4618      	mov	r0, r3
 8001990:	f000 f810 	bl	80019b4 <FND_DispOn>
		break;
 8001994:	bf00      	nop
	}
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000284 	.word	0x20000284
 80019a0:	20000282 	.word	0x20000282
 80019a4:	cccccccd 	.word	0xcccccccd
 80019a8:	51eb851f 	.word	0x51eb851f
 80019ac:	10624dd3 	.word	0x10624dd3
 80019b0:	20000280 	.word	0x20000280

080019b4 <FND_DispOn>:
//   // GPIO_WritePin(GPIOx, PiNum, SET); - Cathode type(Anode type )
//   HAL_GPIO_WritePin(fndDigitCom[fndPos].GPIOx, fndDigitCom[fndPos].pinNum, SET);
//}

void FND_DispOn(int fndPos)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
	// GPIO_WritePin(GPIOx, PiNum, RESET); - Cathode type(Anode type )
	HAL_GPIO_WritePin(fndDigitCom[fndPos].GPIOx, fndDigitCom[fndPos].pinNum, SET);
 80019bc:	4a08      	ldr	r2, [pc, #32]	@ (80019e0 <FND_DispOn+0x2c>)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80019c4:	4a06      	ldr	r2, [pc, #24]	@ (80019e0 <FND_DispOn+0x2c>)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	00db      	lsls	r3, r3, #3
 80019ca:	4413      	add	r3, r2
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	2201      	movs	r2, #1
 80019d2:	4619      	mov	r1, r3
 80019d4:	f000 fdaa 	bl	800252c <HAL_GPIO_WritePin>
}
 80019d8:	bf00      	nop
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	2000001c 	.word	0x2000001c

080019e4 <FND_DispOffALL>:

void FND_DispOffALL()
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
	for(int i=0; i<4; i++){
 80019ea:	2300      	movs	r3, #0
 80019ec:	607b      	str	r3, [r7, #4]
 80019ee:	e010      	b.n	8001a12 <FND_DispOffALL+0x2e>
		HAL_GPIO_WritePin(fndDigitCom[i].GPIOx, fndDigitCom[i].pinNum, RESET);
 80019f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001a24 <FND_DispOffALL+0x40>)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80019f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001a24 <FND_DispOffALL+0x40>)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	00db      	lsls	r3, r3, #3
 80019fe:	4413      	add	r3, r2
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	2200      	movs	r2, #0
 8001a06:	4619      	mov	r1, r3
 8001a08:	f000 fd90 	bl	800252c <HAL_GPIO_WritePin>
	for(int i=0; i<4; i++){
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	607b      	str	r3, [r7, #4]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b03      	cmp	r3, #3
 8001a16:	ddeb      	ble.n	80019f0 <FND_DispOffALL+0xc>
	}
}
 8001a18:	bf00      	nop
 8001a1a:	bf00      	nop
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	2000001c 	.word	0x2000001c

08001a28 <FND_DispDigit>:

void FND_DispDigit(uint16_t digit)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	80fb      	strh	r3, [r7, #6]
	const uint8_t segFont[12] = {
 8001a32:	4a1f      	ldr	r2, [pc, #124]	@ (8001ab0 <FND_DispDigit+0x88>)
 8001a34:	f107 0308 	add.w	r3, r7, #8
 8001a38:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a3a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x7F, // 8
			0x6F,  // 9
			0x80, //dp => 10000000
			0x00 // dp => 00000000
	};
	for(int i=0; i<8; i++){
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
 8001a42:	e02c      	b.n	8001a9e <FND_DispDigit+0x76>
		if(!(segFont[digit] & (1<<i))){
 8001a44:	88fb      	ldrh	r3, [r7, #6]
 8001a46:	3318      	adds	r3, #24
 8001a48:	443b      	add	r3, r7
 8001a4a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001a4e:	461a      	mov	r2, r3
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	fa42 f303 	asr.w	r3, r2, r3
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d10e      	bne.n	8001a7c <FND_DispDigit+0x54>
			HAL_GPIO_WritePin(fndPin[i].GPIOx, fndPin[i].pinNum, SET);    // data = 0 -> offCathode type(Anode type )
 8001a5e:	4a15      	ldr	r2, [pc, #84]	@ (8001ab4 <FND_DispDigit+0x8c>)
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001a66:	4a13      	ldr	r2, [pc, #76]	@ (8001ab4 <FND_DispDigit+0x8c>)
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	00db      	lsls	r3, r3, #3
 8001a6c:	4413      	add	r3, r2
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	2201      	movs	r2, #1
 8001a74:	4619      	mov	r1, r3
 8001a76:	f000 fd59 	bl	800252c <HAL_GPIO_WritePin>
 8001a7a:	e00d      	b.n	8001a98 <FND_DispDigit+0x70>
		}
		else{
			HAL_GPIO_WritePin(fndPin[i].GPIOx, fndPin[i].pinNum, RESET);      // data = 1 -> onCathode type(Anode type )
 8001a7c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ab4 <FND_DispDigit+0x8c>)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001a84:	4a0b      	ldr	r2, [pc, #44]	@ (8001ab4 <FND_DispDigit+0x8c>)
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	00db      	lsls	r3, r3, #3
 8001a8a:	4413      	add	r3, r2
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	2200      	movs	r2, #0
 8001a92:	4619      	mov	r1, r3
 8001a94:	f000 fd4a 	bl	800252c <HAL_GPIO_WritePin>
	for(int i=0; i<8; i++){
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	2b07      	cmp	r3, #7
 8001aa2:	ddcf      	ble.n	8001a44 <FND_DispDigit+0x1c>
		}
	}
}
 8001aa4:	bf00      	nop
 8001aa6:	bf00      	nop
 8001aa8:	3718      	adds	r7, #24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	08005be0 	.word	0x08005be0
 8001ab4:	2000003c 	.word	0x2000003c

08001ab8 <LCD_Init>:

static uint8_t lcdData = 0;
static I2C_HandleTypeDef *hLcdI2C;

void LCD_Init(I2C_HandleTypeDef *hI2C)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
   hLcdI2C = hI2C;
 8001ac0:	4a18      	ldr	r2, [pc, #96]	@ (8001b24 <LCD_Init+0x6c>)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6013      	str	r3, [r2, #0]
   HAL_Delay(50);
 8001ac6:	2032      	movs	r0, #50	@ 0x32
 8001ac8:	f000 f9cc 	bl	8001e64 <HAL_Delay>
   LCD_cmdMode();
 8001acc:	f000 f852 	bl	8001b74 <LCD_cmdMode>
   LCD_writeMode();
 8001ad0:	f000 f874 	bl	8001bbc <LCD_writeMode>
   LCD_sendNibbleData(0x30);
 8001ad4:	2030      	movs	r0, #48	@ 0x30
 8001ad6:	f000 f8a7 	bl	8001c28 <LCD_sendNibbleData>
   HAL_Delay(5); // wait over 4.1ms
 8001ada:	2005      	movs	r0, #5
 8001adc:	f000 f9c2 	bl	8001e64 <HAL_Delay>
   LCD_sendNibbleData(0x30);
 8001ae0:	2030      	movs	r0, #48	@ 0x30
 8001ae2:	f000 f8a1 	bl	8001c28 <LCD_sendNibbleData>
   HAL_Delay(1); // wait over 100us
 8001ae6:	2001      	movs	r0, #1
 8001ae8:	f000 f9bc 	bl	8001e64 <HAL_Delay>
   LCD_sendNibbleData(0x30);
 8001aec:	2030      	movs	r0, #48	@ 0x30
 8001aee:	f000 f89b 	bl	8001c28 <LCD_sendNibbleData>
   LCD_sendNibbleData(0x20);
 8001af2:	2020      	movs	r0, #32
 8001af4:	f000 f898 	bl	8001c28 <LCD_sendNibbleData>
   LCD_sendData(LCD_4BIT_FUNC_SET);
 8001af8:	2028      	movs	r0, #40	@ 0x28
 8001afa:	f000 f8b9 	bl	8001c70 <LCD_sendData>
   LCD_sendData(LCD_DISP_OFF);
 8001afe:	2008      	movs	r0, #8
 8001b00:	f000 f8b6 	bl	8001c70 <LCD_sendData>
   LCD_sendData(LCD_DISP_CLEAR);
 8001b04:	2001      	movs	r0, #1
 8001b06:	f000 f8b3 	bl	8001c70 <LCD_sendData>
   LCD_sendData(LCD_ENTRY_MODE_SET);
 8001b0a:	2006      	movs	r0, #6
 8001b0c:	f000 f8b0 	bl	8001c70 <LCD_sendData>
   LCD_sendData(LCD_DISP_ON);
 8001b10:	200c      	movs	r0, #12
 8001b12:	f000 f8ad 	bl	8001c70 <LCD_sendData>
   LCD_backLightOn();
 8001b16:	f000 f81d 	bl	8001b54 <LCD_backLightOn>
}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	2000028c 	.word	0x2000028c

08001b28 <LCD_sendI2C>:

void LCD_sendI2C(uint8_t data)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af02      	add	r7, sp, #8
 8001b2e:	4603      	mov	r3, r0
 8001b30:	71fb      	strb	r3, [r7, #7]
   HAL_I2C_Master_Transmit(hLcdI2C, (LCD_DEV_ADDR<<1), &data, 1, 1000);
 8001b32:	4b07      	ldr	r3, [pc, #28]	@ (8001b50 <LCD_sendI2C+0x28>)
 8001b34:	6818      	ldr	r0, [r3, #0]
 8001b36:	1dfa      	adds	r2, r7, #7
 8001b38:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	2301      	movs	r3, #1
 8001b40:	214e      	movs	r1, #78	@ 0x4e
 8001b42:	f000 fe51 	bl	80027e8 <HAL_I2C_Master_Transmit>
}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	2000028c 	.word	0x2000028c

08001b54 <LCD_backLightOn>:

void LCD_backLightOn()
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
   lcdData |= (1<<LCD_BL);
 8001b58:	4b05      	ldr	r3, [pc, #20]	@ (8001b70 <LCD_backLightOn+0x1c>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	f043 0308 	orr.w	r3, r3, #8
 8001b60:	b2da      	uxtb	r2, r3
 8001b62:	4b03      	ldr	r3, [pc, #12]	@ (8001b70 <LCD_backLightOn+0x1c>)
 8001b64:	701a      	strb	r2, [r3, #0]
}
 8001b66:	bf00      	nop
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	20000288 	.word	0x20000288

08001b74 <LCD_cmdMode>:
{
   lcdData &= ~(1<<LCD_BL);
}

void LCD_cmdMode()
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
   lcdData &= ~(1<<LCD_RS);
 8001b78:	4b06      	ldr	r3, [pc, #24]	@ (8001b94 <LCD_cmdMode+0x20>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	f023 0301 	bic.w	r3, r3, #1
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	4b04      	ldr	r3, [pc, #16]	@ (8001b94 <LCD_cmdMode+0x20>)
 8001b84:	701a      	strb	r2, [r3, #0]
   LCD_sendI2C(lcdData);
 8001b86:	4b03      	ldr	r3, [pc, #12]	@ (8001b94 <LCD_cmdMode+0x20>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff ffcc 	bl	8001b28 <LCD_sendI2C>
}
 8001b90:	bf00      	nop
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20000288 	.word	0x20000288

08001b98 <LCD_charMode>:

void LCD_charMode()
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
   lcdData |= (1<<LCD_RS);
 8001b9c:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <LCD_charMode+0x20>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	b2da      	uxtb	r2, r3
 8001ba6:	4b04      	ldr	r3, [pc, #16]	@ (8001bb8 <LCD_charMode+0x20>)
 8001ba8:	701a      	strb	r2, [r3, #0]
   LCD_sendI2C(lcdData);
 8001baa:	4b03      	ldr	r3, [pc, #12]	@ (8001bb8 <LCD_charMode+0x20>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff ffba 	bl	8001b28 <LCD_sendI2C>
}
 8001bb4:	bf00      	nop
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20000288 	.word	0x20000288

08001bbc <LCD_writeMode>:

void LCD_writeMode()
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
   lcdData &= ~(1<<LCD_RW);
 8001bc0:	4b06      	ldr	r3, [pc, #24]	@ (8001bdc <LCD_writeMode+0x20>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	f023 0302 	bic.w	r3, r3, #2
 8001bc8:	b2da      	uxtb	r2, r3
 8001bca:	4b04      	ldr	r3, [pc, #16]	@ (8001bdc <LCD_writeMode+0x20>)
 8001bcc:	701a      	strb	r2, [r3, #0]
   LCD_sendI2C(lcdData);
 8001bce:	4b03      	ldr	r3, [pc, #12]	@ (8001bdc <LCD_writeMode+0x20>)
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff ffa8 	bl	8001b28 <LCD_sendI2C>
}
 8001bd8:	bf00      	nop
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	20000288 	.word	0x20000288

08001be0 <LCD_E_High>:

void LCD_E_High()
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
   lcdData |= (1<<LCD_E);
 8001be4:	4b06      	ldr	r3, [pc, #24]	@ (8001c00 <LCD_E_High+0x20>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	f043 0304 	orr.w	r3, r3, #4
 8001bec:	b2da      	uxtb	r2, r3
 8001bee:	4b04      	ldr	r3, [pc, #16]	@ (8001c00 <LCD_E_High+0x20>)
 8001bf0:	701a      	strb	r2, [r3, #0]
   LCD_sendI2C(lcdData);
 8001bf2:	4b03      	ldr	r3, [pc, #12]	@ (8001c00 <LCD_E_High+0x20>)
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff ff96 	bl	8001b28 <LCD_sendI2C>
}
 8001bfc:	bf00      	nop
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20000288 	.word	0x20000288

08001c04 <LCD_E_Low>:

void LCD_E_Low()
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
   lcdData &= ~(1<<LCD_E);
 8001c08:	4b06      	ldr	r3, [pc, #24]	@ (8001c24 <LCD_E_Low+0x20>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	f023 0304 	bic.w	r3, r3, #4
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	4b04      	ldr	r3, [pc, #16]	@ (8001c24 <LCD_E_Low+0x20>)
 8001c14:	701a      	strb	r2, [r3, #0]
   LCD_sendI2C(lcdData);
 8001c16:	4b03      	ldr	r3, [pc, #12]	@ (8001c24 <LCD_E_Low+0x20>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff ff84 	bl	8001b28 <LCD_sendI2C>
}
 8001c20:	bf00      	nop
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	20000288 	.word	0x20000288

08001c28 <LCD_sendNibbleData>:

// Nibble -> 4bit data 
void LCD_sendNibbleData(uint8_t data)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	4603      	mov	r3, r0
 8001c30:	71fb      	strb	r3, [r7, #7]
   LCD_E_High();
 8001c32:	f7ff ffd5 	bl	8001be0 <LCD_E_High>
   lcdData = (data & 0xf0) | (lcdData & 0x0f);
 8001c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3a:	f023 030f 	bic.w	r3, r3, #15
 8001c3e:	b25a      	sxtb	r2, r3
 8001c40:	4b0a      	ldr	r3, [pc, #40]	@ (8001c6c <LCD_sendNibbleData+0x44>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	b25b      	sxtb	r3, r3
 8001c46:	f003 030f 	and.w	r3, r3, #15
 8001c4a:	b25b      	sxtb	r3, r3
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	b25b      	sxtb	r3, r3
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	4b06      	ldr	r3, [pc, #24]	@ (8001c6c <LCD_sendNibbleData+0x44>)
 8001c54:	701a      	strb	r2, [r3, #0]
   LCD_sendI2C(lcdData);
 8001c56:	4b05      	ldr	r3, [pc, #20]	@ (8001c6c <LCD_sendNibbleData+0x44>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff ff64 	bl	8001b28 <LCD_sendI2C>
   LCD_E_Low();
 8001c60:	f7ff ffd0 	bl	8001c04 <LCD_E_Low>
}
 8001c64:	bf00      	nop
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000288 	.word	0x20000288

08001c70 <LCD_sendData>:

void LCD_sendData(uint8_t data)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	71fb      	strb	r3, [r7, #7]
   // High 4bit
   LCD_sendNibbleData(data);
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff ffd3 	bl	8001c28 <LCD_sendNibbleData>

   data = data << 4;
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	011b      	lsls	r3, r3, #4
 8001c86:	71fb      	strb	r3, [r7, #7]
   // Low 4bit
   LCD_sendNibbleData(data);
 8001c88:	79fb      	ldrb	r3, [r7, #7]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff ffcc 	bl	8001c28 <LCD_sendNibbleData>
}
 8001c90:	bf00      	nop
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <LCD_writeCmdData>:

void LCD_writeCmdData(uint8_t data)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	71fb      	strb	r3, [r7, #7]
   LCD_writeMode();
 8001ca2:	f7ff ff8b 	bl	8001bbc <LCD_writeMode>
   LCD_cmdMode();
 8001ca6:	f7ff ff65 	bl	8001b74 <LCD_cmdMode>
   LCD_sendData(data);
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff ffdf 	bl	8001c70 <LCD_sendData>
}
 8001cb2:	bf00      	nop
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <LCD_writeCharData>:

void LCD_writeCharData(uint8_t data)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	71fb      	strb	r3, [r7, #7]
   LCD_writeMode();
 8001cc4:	f7ff ff7a 	bl	8001bbc <LCD_writeMode>
   LCD_charMode();
 8001cc8:	f7ff ff66 	bl	8001b98 <LCD_charMode>
   LCD_sendData(data);
 8001ccc:	79fb      	ldrb	r3, [r7, #7]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff ffce 	bl	8001c70 <LCD_sendData>
}
 8001cd4:	bf00      	nop
 8001cd6:	3708      	adds	r7, #8
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <LCD_writeStringData>:


void LCD_writeStringData(char* data)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
	for(int i = 0; data[i]; i++)
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	e009      	b.n	8001cfe <LCD_writeStringData+0x22>
		LCD_writeCharData(data[i]);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	4413      	add	r3, r2
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff ffe1 	bl	8001cba <LCD_writeCharData>
	for(int i = 0; data[i]; i++)
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	4413      	add	r3, r2
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d1ef      	bne.n	8001cea <LCD_writeStringData+0xe>
}
 8001d0a:	bf00      	nop
 8001d0c:	bf00      	nop
 8001d0e:	3710      	adds	r7, #16
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	460a      	mov	r2, r1
 8001d1e:	71fb      	strb	r3, [r7, #7]
 8001d20:	4613      	mov	r3, r2
 8001d22:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 8001d24:	79bb      	ldrb	r3, [r7, #6]
 8001d26:	f003 030f 	and.w	r3, r3, #15
 8001d2a:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	71fb      	strb	r3, [r7, #7]
	uint8_t lcdRegAddr = (0x40 * row) + col;
 8001d34:	79fb      	ldrb	r3, [r7, #7]
 8001d36:	019b      	lsls	r3, r3, #6
 8001d38:	b2da      	uxtb	r2, r3
 8001d3a:	79bb      	ldrb	r3, [r7, #6]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	73fb      	strb	r3, [r7, #15]
	uint8_t command = 0x80 + lcdRegAddr;
 8001d40:	7bfb      	ldrb	r3, [r7, #15]
 8001d42:	3b80      	subs	r3, #128	@ 0x80
 8001d44:	73bb      	strb	r3, [r7, #14]
	LCD_writeCmdData(command);
 8001d46:	7bbb      	ldrb	r3, [r7, #14]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff ffa5 	bl	8001c98 <LCD_writeCmdData>
}
 8001d4e:	bf00      	nop
 8001d50:	3710      	adds	r7, #16
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <LCD_WriteStringXY>:

void LCD_WriteStringXY(uint8_t row, uint8_t col, char* str){
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b082      	sub	sp, #8
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	603a      	str	r2, [r7, #0]
 8001d60:	71fb      	strb	r3, [r7, #7]
 8001d62:	460b      	mov	r3, r1
 8001d64:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 8001d66:	79ba      	ldrb	r2, [r7, #6]
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff ffd1 	bl	8001d14 <LCD_gotoXY>
	LCD_writeStringData(str);
 8001d72:	6838      	ldr	r0, [r7, #0]
 8001d74:	f7ff ffb2 	bl	8001cdc <LCD_writeStringData>
}
 8001d78:	bf00      	nop
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d84:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc0 <HAL_Init+0x40>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc0 <HAL_Init+0x40>)
 8001d8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d90:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc0 <HAL_Init+0x40>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc0 <HAL_Init+0x40>)
 8001d96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d9c:	4b08      	ldr	r3, [pc, #32]	@ (8001dc0 <HAL_Init+0x40>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a07      	ldr	r2, [pc, #28]	@ (8001dc0 <HAL_Init+0x40>)
 8001da2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001da6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001da8:	2003      	movs	r0, #3
 8001daa:	f000 f94f 	bl	800204c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dae:	200f      	movs	r0, #15
 8001db0:	f000 f808 	bl	8001dc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001db4:	f7fe fda4 	bl	8000900 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40023c00 	.word	0x40023c00

08001dc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dcc:	4b12      	ldr	r3, [pc, #72]	@ (8001e18 <HAL_InitTick+0x54>)
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	4b12      	ldr	r3, [pc, #72]	@ (8001e1c <HAL_InitTick+0x58>)
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dda:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de2:	4618      	mov	r0, r3
 8001de4:	f000 f967 	bl	80020b6 <HAL_SYSTICK_Config>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e00e      	b.n	8001e10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2b0f      	cmp	r3, #15
 8001df6:	d80a      	bhi.n	8001e0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	6879      	ldr	r1, [r7, #4]
 8001dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8001e00:	f000 f92f 	bl	8002062 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e04:	4a06      	ldr	r2, [pc, #24]	@ (8001e20 <HAL_InitTick+0x5c>)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	e000      	b.n	8001e10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20000000 	.word	0x20000000
 8001e1c:	20000080 	.word	0x20000080
 8001e20:	2000007c 	.word	0x2000007c

08001e24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e28:	4b06      	ldr	r3, [pc, #24]	@ (8001e44 <HAL_IncTick+0x20>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4b06      	ldr	r3, [pc, #24]	@ (8001e48 <HAL_IncTick+0x24>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4413      	add	r3, r2
 8001e34:	4a04      	ldr	r2, [pc, #16]	@ (8001e48 <HAL_IncTick+0x24>)
 8001e36:	6013      	str	r3, [r2, #0]
}
 8001e38:	bf00      	nop
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	20000080 	.word	0x20000080
 8001e48:	20000290 	.word	0x20000290

08001e4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e50:	4b03      	ldr	r3, [pc, #12]	@ (8001e60 <HAL_GetTick+0x14>)
 8001e52:	681b      	ldr	r3, [r3, #0]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	20000290 	.word	0x20000290

08001e64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e6c:	f7ff ffee 	bl	8001e4c <HAL_GetTick>
 8001e70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e7c:	d005      	beq.n	8001e8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea8 <HAL_Delay+0x44>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	461a      	mov	r2, r3
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4413      	add	r3, r2
 8001e88:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e8a:	bf00      	nop
 8001e8c:	f7ff ffde 	bl	8001e4c <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	68fa      	ldr	r2, [r7, #12]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d8f7      	bhi.n	8001e8c <HAL_Delay+0x28>
  {
  }
}
 8001e9c:	bf00      	nop
 8001e9e:	bf00      	nop
 8001ea0:	3710      	adds	r7, #16
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	20000080 	.word	0x20000080

08001eac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ec2:	68ba      	ldr	r2, [r7, #8]
 8001ec4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ec8:	4013      	ands	r3, r2
 8001eca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ed4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ed8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001edc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ede:	4a04      	ldr	r2, [pc, #16]	@ (8001ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	60d3      	str	r3, [r2, #12]
}
 8001ee4:	bf00      	nop
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	e000ed00 	.word	0xe000ed00

08001ef4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ef8:	4b04      	ldr	r3, [pc, #16]	@ (8001f0c <__NVIC_GetPriorityGrouping+0x18>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	0a1b      	lsrs	r3, r3, #8
 8001efe:	f003 0307 	and.w	r3, r3, #7
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	e000ed00 	.word	0xe000ed00

08001f10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	db0b      	blt.n	8001f3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	f003 021f 	and.w	r2, r3, #31
 8001f28:	4907      	ldr	r1, [pc, #28]	@ (8001f48 <__NVIC_EnableIRQ+0x38>)
 8001f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2e:	095b      	lsrs	r3, r3, #5
 8001f30:	2001      	movs	r0, #1
 8001f32:	fa00 f202 	lsl.w	r2, r0, r2
 8001f36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f3a:	bf00      	nop
 8001f3c:	370c      	adds	r7, #12
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	e000e100 	.word	0xe000e100

08001f4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	6039      	str	r1, [r7, #0]
 8001f56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	db0a      	blt.n	8001f76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	b2da      	uxtb	r2, r3
 8001f64:	490c      	ldr	r1, [pc, #48]	@ (8001f98 <__NVIC_SetPriority+0x4c>)
 8001f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6a:	0112      	lsls	r2, r2, #4
 8001f6c:	b2d2      	uxtb	r2, r2
 8001f6e:	440b      	add	r3, r1
 8001f70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f74:	e00a      	b.n	8001f8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	4908      	ldr	r1, [pc, #32]	@ (8001f9c <__NVIC_SetPriority+0x50>)
 8001f7c:	79fb      	ldrb	r3, [r7, #7]
 8001f7e:	f003 030f 	and.w	r3, r3, #15
 8001f82:	3b04      	subs	r3, #4
 8001f84:	0112      	lsls	r2, r2, #4
 8001f86:	b2d2      	uxtb	r2, r2
 8001f88:	440b      	add	r3, r1
 8001f8a:	761a      	strb	r2, [r3, #24]
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	e000e100 	.word	0xe000e100
 8001f9c:	e000ed00 	.word	0xe000ed00

08001fa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b089      	sub	sp, #36	@ 0x24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f003 0307 	and.w	r3, r3, #7
 8001fb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	f1c3 0307 	rsb	r3, r3, #7
 8001fba:	2b04      	cmp	r3, #4
 8001fbc:	bf28      	it	cs
 8001fbe:	2304      	movcs	r3, #4
 8001fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	3304      	adds	r3, #4
 8001fc6:	2b06      	cmp	r3, #6
 8001fc8:	d902      	bls.n	8001fd0 <NVIC_EncodePriority+0x30>
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	3b03      	subs	r3, #3
 8001fce:	e000      	b.n	8001fd2 <NVIC_EncodePriority+0x32>
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	43da      	mvns	r2, r3
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	401a      	ands	r2, r3
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff2:	43d9      	mvns	r1, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff8:	4313      	orrs	r3, r2
         );
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3724      	adds	r7, #36	@ 0x24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
	...

08002008 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	3b01      	subs	r3, #1
 8002014:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002018:	d301      	bcc.n	800201e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800201a:	2301      	movs	r3, #1
 800201c:	e00f      	b.n	800203e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800201e:	4a0a      	ldr	r2, [pc, #40]	@ (8002048 <SysTick_Config+0x40>)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	3b01      	subs	r3, #1
 8002024:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002026:	210f      	movs	r1, #15
 8002028:	f04f 30ff 	mov.w	r0, #4294967295
 800202c:	f7ff ff8e 	bl	8001f4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002030:	4b05      	ldr	r3, [pc, #20]	@ (8002048 <SysTick_Config+0x40>)
 8002032:	2200      	movs	r2, #0
 8002034:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002036:	4b04      	ldr	r3, [pc, #16]	@ (8002048 <SysTick_Config+0x40>)
 8002038:	2207      	movs	r2, #7
 800203a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	e000e010 	.word	0xe000e010

0800204c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f7ff ff29 	bl	8001eac <__NVIC_SetPriorityGrouping>
}
 800205a:	bf00      	nop
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002062:	b580      	push	{r7, lr}
 8002064:	b086      	sub	sp, #24
 8002066:	af00      	add	r7, sp, #0
 8002068:	4603      	mov	r3, r0
 800206a:	60b9      	str	r1, [r7, #8]
 800206c:	607a      	str	r2, [r7, #4]
 800206e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002070:	2300      	movs	r3, #0
 8002072:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002074:	f7ff ff3e 	bl	8001ef4 <__NVIC_GetPriorityGrouping>
 8002078:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800207a:	687a      	ldr	r2, [r7, #4]
 800207c:	68b9      	ldr	r1, [r7, #8]
 800207e:	6978      	ldr	r0, [r7, #20]
 8002080:	f7ff ff8e 	bl	8001fa0 <NVIC_EncodePriority>
 8002084:	4602      	mov	r2, r0
 8002086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800208a:	4611      	mov	r1, r2
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff ff5d 	bl	8001f4c <__NVIC_SetPriority>
}
 8002092:	bf00      	nop
 8002094:	3718      	adds	r7, #24
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b082      	sub	sp, #8
 800209e:	af00      	add	r7, sp, #0
 80020a0:	4603      	mov	r3, r0
 80020a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7ff ff31 	bl	8001f10 <__NVIC_EnableIRQ>
}
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b082      	sub	sp, #8
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f7ff ffa2 	bl	8002008 <SysTick_Config>
 80020c4:	4603      	mov	r3, r0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b084      	sub	sp, #16
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020da:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80020dc:	f7ff feb6 	bl	8001e4c <HAL_GetTick>
 80020e0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d008      	beq.n	8002100 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2280      	movs	r2, #128	@ 0x80
 80020f2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e052      	b.n	80021a6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f022 0216 	bic.w	r2, r2, #22
 800210e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	695a      	ldr	r2, [r3, #20]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800211e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002124:	2b00      	cmp	r3, #0
 8002126:	d103      	bne.n	8002130 <HAL_DMA_Abort+0x62>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800212c:	2b00      	cmp	r3, #0
 800212e:	d007      	beq.n	8002140 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f022 0208 	bic.w	r2, r2, #8
 800213e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f022 0201 	bic.w	r2, r2, #1
 800214e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002150:	e013      	b.n	800217a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002152:	f7ff fe7b 	bl	8001e4c <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b05      	cmp	r3, #5
 800215e:	d90c      	bls.n	800217a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2220      	movs	r2, #32
 8002164:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2203      	movs	r2, #3
 800216a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e015      	b.n	80021a6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1e4      	bne.n	8002152 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800218c:	223f      	movs	r2, #63	@ 0x3f
 800218e:	409a      	lsls	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021ae:	b480      	push	{r7}
 80021b0:	b083      	sub	sp, #12
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d004      	beq.n	80021cc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2280      	movs	r2, #128	@ 0x80
 80021c6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e00c      	b.n	80021e6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2205      	movs	r2, #5
 80021d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f022 0201 	bic.w	r2, r2, #1
 80021e2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
	...

080021f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b089      	sub	sp, #36	@ 0x24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021fe:	2300      	movs	r3, #0
 8002200:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002202:	2300      	movs	r3, #0
 8002204:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002206:	2300      	movs	r3, #0
 8002208:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800220a:	2300      	movs	r3, #0
 800220c:	61fb      	str	r3, [r7, #28]
 800220e:	e159      	b.n	80024c4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002210:	2201      	movs	r2, #1
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	697a      	ldr	r2, [r7, #20]
 8002220:	4013      	ands	r3, r2
 8002222:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002224:	693a      	ldr	r2, [r7, #16]
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	429a      	cmp	r2, r3
 800222a:	f040 8148 	bne.w	80024be <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f003 0303 	and.w	r3, r3, #3
 8002236:	2b01      	cmp	r3, #1
 8002238:	d005      	beq.n	8002246 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002242:	2b02      	cmp	r3, #2
 8002244:	d130      	bne.n	80022a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	2203      	movs	r2, #3
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43db      	mvns	r3, r3
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	4013      	ands	r3, r2
 800225c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	68da      	ldr	r2, [r3, #12]
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	4313      	orrs	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	69ba      	ldr	r2, [r7, #24]
 8002274:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800227c:	2201      	movs	r2, #1
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	43db      	mvns	r3, r3
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	4013      	ands	r3, r2
 800228a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	091b      	lsrs	r3, r3, #4
 8002292:	f003 0201 	and.w	r2, r3, #1
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	4313      	orrs	r3, r2
 80022a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f003 0303 	and.w	r3, r3, #3
 80022b0:	2b03      	cmp	r3, #3
 80022b2:	d017      	beq.n	80022e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	2203      	movs	r2, #3
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	4013      	ands	r3, r2
 80022ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	69ba      	ldr	r2, [r7, #24]
 80022da:	4313      	orrs	r3, r2
 80022dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f003 0303 	and.w	r3, r3, #3
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d123      	bne.n	8002338 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	08da      	lsrs	r2, r3, #3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3208      	adds	r2, #8
 80022f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	f003 0307 	and.w	r3, r3, #7
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	220f      	movs	r2, #15
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	4013      	ands	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	691a      	ldr	r2, [r3, #16]
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	f003 0307 	and.w	r3, r3, #7
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	4313      	orrs	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	08da      	lsrs	r2, r3, #3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	3208      	adds	r2, #8
 8002332:	69b9      	ldr	r1, [r7, #24]
 8002334:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	2203      	movs	r2, #3
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	43db      	mvns	r3, r3
 800234a:	69ba      	ldr	r2, [r7, #24]
 800234c:	4013      	ands	r3, r2
 800234e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 0203 	and.w	r2, r3, #3
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	4313      	orrs	r3, r2
 8002364:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002374:	2b00      	cmp	r3, #0
 8002376:	f000 80a2 	beq.w	80024be <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	4b57      	ldr	r3, [pc, #348]	@ (80024dc <HAL_GPIO_Init+0x2e8>)
 8002380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002382:	4a56      	ldr	r2, [pc, #344]	@ (80024dc <HAL_GPIO_Init+0x2e8>)
 8002384:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002388:	6453      	str	r3, [r2, #68]	@ 0x44
 800238a:	4b54      	ldr	r3, [pc, #336]	@ (80024dc <HAL_GPIO_Init+0x2e8>)
 800238c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800238e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002392:	60fb      	str	r3, [r7, #12]
 8002394:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002396:	4a52      	ldr	r2, [pc, #328]	@ (80024e0 <HAL_GPIO_Init+0x2ec>)
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	089b      	lsrs	r3, r3, #2
 800239c:	3302      	adds	r3, #2
 800239e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	f003 0303 	and.w	r3, r3, #3
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	220f      	movs	r2, #15
 80023ae:	fa02 f303 	lsl.w	r3, r2, r3
 80023b2:	43db      	mvns	r3, r3
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	4013      	ands	r3, r2
 80023b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a49      	ldr	r2, [pc, #292]	@ (80024e4 <HAL_GPIO_Init+0x2f0>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d019      	beq.n	80023f6 <HAL_GPIO_Init+0x202>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a48      	ldr	r2, [pc, #288]	@ (80024e8 <HAL_GPIO_Init+0x2f4>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d013      	beq.n	80023f2 <HAL_GPIO_Init+0x1fe>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a47      	ldr	r2, [pc, #284]	@ (80024ec <HAL_GPIO_Init+0x2f8>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d00d      	beq.n	80023ee <HAL_GPIO_Init+0x1fa>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a46      	ldr	r2, [pc, #280]	@ (80024f0 <HAL_GPIO_Init+0x2fc>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d007      	beq.n	80023ea <HAL_GPIO_Init+0x1f6>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a45      	ldr	r2, [pc, #276]	@ (80024f4 <HAL_GPIO_Init+0x300>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d101      	bne.n	80023e6 <HAL_GPIO_Init+0x1f2>
 80023e2:	2304      	movs	r3, #4
 80023e4:	e008      	b.n	80023f8 <HAL_GPIO_Init+0x204>
 80023e6:	2307      	movs	r3, #7
 80023e8:	e006      	b.n	80023f8 <HAL_GPIO_Init+0x204>
 80023ea:	2303      	movs	r3, #3
 80023ec:	e004      	b.n	80023f8 <HAL_GPIO_Init+0x204>
 80023ee:	2302      	movs	r3, #2
 80023f0:	e002      	b.n	80023f8 <HAL_GPIO_Init+0x204>
 80023f2:	2301      	movs	r3, #1
 80023f4:	e000      	b.n	80023f8 <HAL_GPIO_Init+0x204>
 80023f6:	2300      	movs	r3, #0
 80023f8:	69fa      	ldr	r2, [r7, #28]
 80023fa:	f002 0203 	and.w	r2, r2, #3
 80023fe:	0092      	lsls	r2, r2, #2
 8002400:	4093      	lsls	r3, r2
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	4313      	orrs	r3, r2
 8002406:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002408:	4935      	ldr	r1, [pc, #212]	@ (80024e0 <HAL_GPIO_Init+0x2ec>)
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	089b      	lsrs	r3, r3, #2
 800240e:	3302      	adds	r3, #2
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002416:	4b38      	ldr	r3, [pc, #224]	@ (80024f8 <HAL_GPIO_Init+0x304>)
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	43db      	mvns	r3, r3
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	4013      	ands	r3, r2
 8002424:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d003      	beq.n	800243a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	4313      	orrs	r3, r2
 8002438:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800243a:	4a2f      	ldr	r2, [pc, #188]	@ (80024f8 <HAL_GPIO_Init+0x304>)
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002440:	4b2d      	ldr	r3, [pc, #180]	@ (80024f8 <HAL_GPIO_Init+0x304>)
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	43db      	mvns	r3, r3
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	4013      	ands	r3, r2
 800244e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d003      	beq.n	8002464 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	4313      	orrs	r3, r2
 8002462:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002464:	4a24      	ldr	r2, [pc, #144]	@ (80024f8 <HAL_GPIO_Init+0x304>)
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800246a:	4b23      	ldr	r3, [pc, #140]	@ (80024f8 <HAL_GPIO_Init+0x304>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	43db      	mvns	r3, r3
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	4013      	ands	r3, r2
 8002478:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d003      	beq.n	800248e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	4313      	orrs	r3, r2
 800248c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800248e:	4a1a      	ldr	r2, [pc, #104]	@ (80024f8 <HAL_GPIO_Init+0x304>)
 8002490:	69bb      	ldr	r3, [r7, #24]
 8002492:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002494:	4b18      	ldr	r3, [pc, #96]	@ (80024f8 <HAL_GPIO_Init+0x304>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	43db      	mvns	r3, r3
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4013      	ands	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d003      	beq.n	80024b8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024b8:	4a0f      	ldr	r2, [pc, #60]	@ (80024f8 <HAL_GPIO_Init+0x304>)
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	3301      	adds	r3, #1
 80024c2:	61fb      	str	r3, [r7, #28]
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	2b0f      	cmp	r3, #15
 80024c8:	f67f aea2 	bls.w	8002210 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024cc:	bf00      	nop
 80024ce:	bf00      	nop
 80024d0:	3724      	adds	r7, #36	@ 0x24
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	40023800 	.word	0x40023800
 80024e0:	40013800 	.word	0x40013800
 80024e4:	40020000 	.word	0x40020000
 80024e8:	40020400 	.word	0x40020400
 80024ec:	40020800 	.word	0x40020800
 80024f0:	40020c00 	.word	0x40020c00
 80024f4:	40021000 	.word	0x40021000
 80024f8:	40013c00 	.word	0x40013c00

080024fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	460b      	mov	r3, r1
 8002506:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	691a      	ldr	r2, [r3, #16]
 800250c:	887b      	ldrh	r3, [r7, #2]
 800250e:	4013      	ands	r3, r2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d002      	beq.n	800251a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002514:	2301      	movs	r3, #1
 8002516:	73fb      	strb	r3, [r7, #15]
 8002518:	e001      	b.n	800251e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800251a:	2300      	movs	r3, #0
 800251c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800251e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002520:	4618      	mov	r0, r3
 8002522:	3714      	adds	r7, #20
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	460b      	mov	r3, r1
 8002536:	807b      	strh	r3, [r7, #2]
 8002538:	4613      	mov	r3, r2
 800253a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800253c:	787b      	ldrb	r3, [r7, #1]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002542:	887a      	ldrh	r2, [r7, #2]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002548:	e003      	b.n	8002552 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800254a:	887b      	ldrh	r3, [r7, #2]
 800254c:	041a      	lsls	r2, r3, #16
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	619a      	str	r2, [r3, #24]
}
 8002552:	bf00      	nop
 8002554:	370c      	adds	r7, #12
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
	...

08002560 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e12b      	b.n	80027ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d106      	bne.n	800258c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f7fe f8ee 	bl	8000768 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2224      	movs	r2, #36	@ 0x24
 8002590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f022 0201 	bic.w	r2, r2, #1
 80025a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80025b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025c4:	f001 f8da 	bl	800377c <HAL_RCC_GetPCLK1Freq>
 80025c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	4a81      	ldr	r2, [pc, #516]	@ (80027d4 <HAL_I2C_Init+0x274>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d807      	bhi.n	80025e4 <HAL_I2C_Init+0x84>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4a80      	ldr	r2, [pc, #512]	@ (80027d8 <HAL_I2C_Init+0x278>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	bf94      	ite	ls
 80025dc:	2301      	movls	r3, #1
 80025de:	2300      	movhi	r3, #0
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	e006      	b.n	80025f2 <HAL_I2C_Init+0x92>
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	4a7d      	ldr	r2, [pc, #500]	@ (80027dc <HAL_I2C_Init+0x27c>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	bf94      	ite	ls
 80025ec:	2301      	movls	r3, #1
 80025ee:	2300      	movhi	r3, #0
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e0e7      	b.n	80027ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	4a78      	ldr	r2, [pc, #480]	@ (80027e0 <HAL_I2C_Init+0x280>)
 80025fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002602:	0c9b      	lsrs	r3, r3, #18
 8002604:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68ba      	ldr	r2, [r7, #8]
 8002616:	430a      	orrs	r2, r1
 8002618:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	6a1b      	ldr	r3, [r3, #32]
 8002620:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	4a6a      	ldr	r2, [pc, #424]	@ (80027d4 <HAL_I2C_Init+0x274>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d802      	bhi.n	8002634 <HAL_I2C_Init+0xd4>
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	3301      	adds	r3, #1
 8002632:	e009      	b.n	8002648 <HAL_I2C_Init+0xe8>
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800263a:	fb02 f303 	mul.w	r3, r2, r3
 800263e:	4a69      	ldr	r2, [pc, #420]	@ (80027e4 <HAL_I2C_Init+0x284>)
 8002640:	fba2 2303 	umull	r2, r3, r2, r3
 8002644:	099b      	lsrs	r3, r3, #6
 8002646:	3301      	adds	r3, #1
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	6812      	ldr	r2, [r2, #0]
 800264c:	430b      	orrs	r3, r1
 800264e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	69db      	ldr	r3, [r3, #28]
 8002656:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800265a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	495c      	ldr	r1, [pc, #368]	@ (80027d4 <HAL_I2C_Init+0x274>)
 8002664:	428b      	cmp	r3, r1
 8002666:	d819      	bhi.n	800269c <HAL_I2C_Init+0x13c>
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	1e59      	subs	r1, r3, #1
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	fbb1 f3f3 	udiv	r3, r1, r3
 8002676:	1c59      	adds	r1, r3, #1
 8002678:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800267c:	400b      	ands	r3, r1
 800267e:	2b00      	cmp	r3, #0
 8002680:	d00a      	beq.n	8002698 <HAL_I2C_Init+0x138>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	1e59      	subs	r1, r3, #1
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002690:	3301      	adds	r3, #1
 8002692:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002696:	e051      	b.n	800273c <HAL_I2C_Init+0x1dc>
 8002698:	2304      	movs	r3, #4
 800269a:	e04f      	b.n	800273c <HAL_I2C_Init+0x1dc>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d111      	bne.n	80026c8 <HAL_I2C_Init+0x168>
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	1e58      	subs	r0, r3, #1
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6859      	ldr	r1, [r3, #4]
 80026ac:	460b      	mov	r3, r1
 80026ae:	005b      	lsls	r3, r3, #1
 80026b0:	440b      	add	r3, r1
 80026b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80026b6:	3301      	adds	r3, #1
 80026b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026bc:	2b00      	cmp	r3, #0
 80026be:	bf0c      	ite	eq
 80026c0:	2301      	moveq	r3, #1
 80026c2:	2300      	movne	r3, #0
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	e012      	b.n	80026ee <HAL_I2C_Init+0x18e>
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	1e58      	subs	r0, r3, #1
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6859      	ldr	r1, [r3, #4]
 80026d0:	460b      	mov	r3, r1
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	440b      	add	r3, r1
 80026d6:	0099      	lsls	r1, r3, #2
 80026d8:	440b      	add	r3, r1
 80026da:	fbb0 f3f3 	udiv	r3, r0, r3
 80026de:	3301      	adds	r3, #1
 80026e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	bf0c      	ite	eq
 80026e8:	2301      	moveq	r3, #1
 80026ea:	2300      	movne	r3, #0
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <HAL_I2C_Init+0x196>
 80026f2:	2301      	movs	r3, #1
 80026f4:	e022      	b.n	800273c <HAL_I2C_Init+0x1dc>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d10e      	bne.n	800271c <HAL_I2C_Init+0x1bc>
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	1e58      	subs	r0, r3, #1
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6859      	ldr	r1, [r3, #4]
 8002706:	460b      	mov	r3, r1
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	440b      	add	r3, r1
 800270c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002710:	3301      	adds	r3, #1
 8002712:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002716:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800271a:	e00f      	b.n	800273c <HAL_I2C_Init+0x1dc>
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	1e58      	subs	r0, r3, #1
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6859      	ldr	r1, [r3, #4]
 8002724:	460b      	mov	r3, r1
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	0099      	lsls	r1, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002732:	3301      	adds	r3, #1
 8002734:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002738:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800273c:	6879      	ldr	r1, [r7, #4]
 800273e:	6809      	ldr	r1, [r1, #0]
 8002740:	4313      	orrs	r3, r2
 8002742:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	69da      	ldr	r2, [r3, #28]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a1b      	ldr	r3, [r3, #32]
 8002756:	431a      	orrs	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	430a      	orrs	r2, r1
 800275e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800276a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	6911      	ldr	r1, [r2, #16]
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	68d2      	ldr	r2, [r2, #12]
 8002776:	4311      	orrs	r1, r2
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	6812      	ldr	r2, [r2, #0]
 800277c:	430b      	orrs	r3, r1
 800277e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	695a      	ldr	r2, [r3, #20]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	431a      	orrs	r2, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	430a      	orrs	r2, r1
 800279a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f042 0201 	orr.w	r2, r2, #1
 80027aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2220      	movs	r2, #32
 80027b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3710      	adds	r7, #16
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	000186a0 	.word	0x000186a0
 80027d8:	001e847f 	.word	0x001e847f
 80027dc:	003d08ff 	.word	0x003d08ff
 80027e0:	431bde83 	.word	0x431bde83
 80027e4:	10624dd3 	.word	0x10624dd3

080027e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b088      	sub	sp, #32
 80027ec:	af02      	add	r7, sp, #8
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	607a      	str	r2, [r7, #4]
 80027f2:	461a      	mov	r2, r3
 80027f4:	460b      	mov	r3, r1
 80027f6:	817b      	strh	r3, [r7, #10]
 80027f8:	4613      	mov	r3, r2
 80027fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027fc:	f7ff fb26 	bl	8001e4c <HAL_GetTick>
 8002800:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002808:	b2db      	uxtb	r3, r3
 800280a:	2b20      	cmp	r3, #32
 800280c:	f040 80e0 	bne.w	80029d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	9300      	str	r3, [sp, #0]
 8002814:	2319      	movs	r3, #25
 8002816:	2201      	movs	r2, #1
 8002818:	4970      	ldr	r1, [pc, #448]	@ (80029dc <HAL_I2C_Master_Transmit+0x1f4>)
 800281a:	68f8      	ldr	r0, [r7, #12]
 800281c:	f000 f964 	bl	8002ae8 <I2C_WaitOnFlagUntilTimeout>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002826:	2302      	movs	r3, #2
 8002828:	e0d3      	b.n	80029d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002830:	2b01      	cmp	r3, #1
 8002832:	d101      	bne.n	8002838 <HAL_I2C_Master_Transmit+0x50>
 8002834:	2302      	movs	r3, #2
 8002836:	e0cc      	b.n	80029d2 <HAL_I2C_Master_Transmit+0x1ea>
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	2b01      	cmp	r3, #1
 800284c:	d007      	beq.n	800285e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f042 0201 	orr.w	r2, r2, #1
 800285c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800286c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2221      	movs	r2, #33	@ 0x21
 8002872:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2210      	movs	r2, #16
 800287a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2200      	movs	r2, #0
 8002882:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	893a      	ldrh	r2, [r7, #8]
 800288e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002894:	b29a      	uxth	r2, r3
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	4a50      	ldr	r2, [pc, #320]	@ (80029e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800289e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80028a0:	8979      	ldrh	r1, [r7, #10]
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	6a3a      	ldr	r2, [r7, #32]
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 f89c 	bl	80029e4 <I2C_MasterRequestWrite>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e08d      	b.n	80029d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028b6:	2300      	movs	r3, #0
 80028b8:	613b      	str	r3, [r7, #16]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	695b      	ldr	r3, [r3, #20]
 80028c0:	613b      	str	r3, [r7, #16]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	613b      	str	r3, [r7, #16]
 80028ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80028cc:	e066      	b.n	800299c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ce:	697a      	ldr	r2, [r7, #20]
 80028d0:	6a39      	ldr	r1, [r7, #32]
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 fa22 	bl	8002d1c <I2C_WaitOnTXEFlagUntilTimeout>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00d      	beq.n	80028fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e2:	2b04      	cmp	r3, #4
 80028e4:	d107      	bne.n	80028f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e06b      	b.n	80029d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fe:	781a      	ldrb	r2, [r3, #0]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800290a:	1c5a      	adds	r2, r3, #1
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002914:	b29b      	uxth	r3, r3
 8002916:	3b01      	subs	r3, #1
 8002918:	b29a      	uxth	r2, r3
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002922:	3b01      	subs	r3, #1
 8002924:	b29a      	uxth	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	f003 0304 	and.w	r3, r3, #4
 8002934:	2b04      	cmp	r3, #4
 8002936:	d11b      	bne.n	8002970 <HAL_I2C_Master_Transmit+0x188>
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800293c:	2b00      	cmp	r3, #0
 800293e:	d017      	beq.n	8002970 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002944:	781a      	ldrb	r2, [r3, #0]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002950:	1c5a      	adds	r2, r3, #1
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800295a:	b29b      	uxth	r3, r3
 800295c:	3b01      	subs	r3, #1
 800295e:	b29a      	uxth	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002968:	3b01      	subs	r3, #1
 800296a:	b29a      	uxth	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002970:	697a      	ldr	r2, [r7, #20]
 8002972:	6a39      	ldr	r1, [r7, #32]
 8002974:	68f8      	ldr	r0, [r7, #12]
 8002976:	f000 fa19 	bl	8002dac <I2C_WaitOnBTFFlagUntilTimeout>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d00d      	beq.n	800299c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002984:	2b04      	cmp	r3, #4
 8002986:	d107      	bne.n	8002998 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002996:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e01a      	b.n	80029d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d194      	bne.n	80028ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2220      	movs	r2, #32
 80029b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80029cc:	2300      	movs	r3, #0
 80029ce:	e000      	b.n	80029d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80029d0:	2302      	movs	r3, #2
  }
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	00100002 	.word	0x00100002
 80029e0:	ffff0000 	.word	0xffff0000

080029e4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b088      	sub	sp, #32
 80029e8:	af02      	add	r7, sp, #8
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	607a      	str	r2, [r7, #4]
 80029ee:	603b      	str	r3, [r7, #0]
 80029f0:	460b      	mov	r3, r1
 80029f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	2b08      	cmp	r3, #8
 80029fe:	d006      	beq.n	8002a0e <I2C_MasterRequestWrite+0x2a>
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d003      	beq.n	8002a0e <I2C_MasterRequestWrite+0x2a>
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002a0c:	d108      	bne.n	8002a20 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	e00b      	b.n	8002a38 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a24:	2b12      	cmp	r3, #18
 8002a26:	d107      	bne.n	8002a38 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a36:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	9300      	str	r3, [sp, #0]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f000 f84f 	bl	8002ae8 <I2C_WaitOnFlagUntilTimeout>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d00d      	beq.n	8002a6c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a5e:	d103      	bne.n	8002a68 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a66:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e035      	b.n	8002ad8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a74:	d108      	bne.n	8002a88 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a76:	897b      	ldrh	r3, [r7, #10]
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002a84:	611a      	str	r2, [r3, #16]
 8002a86:	e01b      	b.n	8002ac0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002a88:	897b      	ldrh	r3, [r7, #10]
 8002a8a:	11db      	asrs	r3, r3, #7
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	f003 0306 	and.w	r3, r3, #6
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	f063 030f 	orn	r3, r3, #15
 8002a98:	b2da      	uxtb	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	490e      	ldr	r1, [pc, #56]	@ (8002ae0 <I2C_MasterRequestWrite+0xfc>)
 8002aa6:	68f8      	ldr	r0, [r7, #12]
 8002aa8:	f000 f898 	bl	8002bdc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e010      	b.n	8002ad8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002ab6:	897b      	ldrh	r3, [r7, #10]
 8002ab8:	b2da      	uxtb	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	4907      	ldr	r1, [pc, #28]	@ (8002ae4 <I2C_MasterRequestWrite+0x100>)
 8002ac6:	68f8      	ldr	r0, [r7, #12]
 8002ac8:	f000 f888 	bl	8002bdc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e000      	b.n	8002ad8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	00010008 	.word	0x00010008
 8002ae4:	00010002 	.word	0x00010002

08002ae8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	603b      	str	r3, [r7, #0]
 8002af4:	4613      	mov	r3, r2
 8002af6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002af8:	e048      	b.n	8002b8c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b00:	d044      	beq.n	8002b8c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b02:	f7ff f9a3 	bl	8001e4c <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	683a      	ldr	r2, [r7, #0]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d302      	bcc.n	8002b18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d139      	bne.n	8002b8c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	0c1b      	lsrs	r3, r3, #16
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d10d      	bne.n	8002b3e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	695b      	ldr	r3, [r3, #20]
 8002b28:	43da      	mvns	r2, r3
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	bf0c      	ite	eq
 8002b34:	2301      	moveq	r3, #1
 8002b36:	2300      	movne	r3, #0
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	e00c      	b.n	8002b58 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	43da      	mvns	r2, r3
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	bf0c      	ite	eq
 8002b50:	2301      	moveq	r3, #1
 8002b52:	2300      	movne	r3, #0
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	461a      	mov	r2, r3
 8002b58:	79fb      	ldrb	r3, [r7, #7]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d116      	bne.n	8002b8c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2220      	movs	r2, #32
 8002b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b78:	f043 0220 	orr.w	r2, r3, #32
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e023      	b.n	8002bd4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	0c1b      	lsrs	r3, r3, #16
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d10d      	bne.n	8002bb2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	695b      	ldr	r3, [r3, #20]
 8002b9c:	43da      	mvns	r2, r3
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	bf0c      	ite	eq
 8002ba8:	2301      	moveq	r3, #1
 8002baa:	2300      	movne	r3, #0
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	461a      	mov	r2, r3
 8002bb0:	e00c      	b.n	8002bcc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	43da      	mvns	r2, r3
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	bf0c      	ite	eq
 8002bc4:	2301      	moveq	r3, #1
 8002bc6:	2300      	movne	r3, #0
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	461a      	mov	r2, r3
 8002bcc:	79fb      	ldrb	r3, [r7, #7]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d093      	beq.n	8002afa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3710      	adds	r7, #16
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
 8002be8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002bea:	e071      	b.n	8002cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	695b      	ldr	r3, [r3, #20]
 8002bf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bfa:	d123      	bne.n	8002c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c0a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2220      	movs	r2, #32
 8002c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2200      	movs	r2, #0
 8002c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c30:	f043 0204 	orr.w	r2, r3, #4
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e067      	b.n	8002d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c4a:	d041      	beq.n	8002cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c4c:	f7ff f8fe 	bl	8001e4c <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d302      	bcc.n	8002c62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d136      	bne.n	8002cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	0c1b      	lsrs	r3, r3, #16
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d10c      	bne.n	8002c86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	695b      	ldr	r3, [r3, #20]
 8002c72:	43da      	mvns	r2, r3
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	4013      	ands	r3, r2
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	bf14      	ite	ne
 8002c7e:	2301      	movne	r3, #1
 8002c80:	2300      	moveq	r3, #0
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	e00b      	b.n	8002c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	699b      	ldr	r3, [r3, #24]
 8002c8c:	43da      	mvns	r2, r3
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	4013      	ands	r3, r2
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	bf14      	ite	ne
 8002c98:	2301      	movne	r3, #1
 8002c9a:	2300      	moveq	r3, #0
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d016      	beq.n	8002cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2220      	movs	r2, #32
 8002cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbc:	f043 0220 	orr.w	r2, r3, #32
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e021      	b.n	8002d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	0c1b      	lsrs	r3, r3, #16
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d10c      	bne.n	8002cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	695b      	ldr	r3, [r3, #20]
 8002ce0:	43da      	mvns	r2, r3
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	bf14      	ite	ne
 8002cec:	2301      	movne	r3, #1
 8002cee:	2300      	moveq	r3, #0
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	e00b      	b.n	8002d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	43da      	mvns	r2, r3
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	bf14      	ite	ne
 8002d06:	2301      	movne	r3, #1
 8002d08:	2300      	moveq	r3, #0
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	f47f af6d 	bne.w	8002bec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002d12:	2300      	movs	r3, #0
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3710      	adds	r7, #16
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d28:	e034      	b.n	8002d94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d2a:	68f8      	ldr	r0, [r7, #12]
 8002d2c:	f000 f886 	bl	8002e3c <I2C_IsAcknowledgeFailed>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e034      	b.n	8002da4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d40:	d028      	beq.n	8002d94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d42:	f7ff f883 	bl	8001e4c <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	68ba      	ldr	r2, [r7, #8]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d302      	bcc.n	8002d58 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d11d      	bne.n	8002d94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	695b      	ldr	r3, [r3, #20]
 8002d5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d62:	2b80      	cmp	r3, #128	@ 0x80
 8002d64:	d016      	beq.n	8002d94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2220      	movs	r2, #32
 8002d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d80:	f043 0220 	orr.w	r2, r3, #32
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e007      	b.n	8002da4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	695b      	ldr	r3, [r3, #20]
 8002d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d9e:	2b80      	cmp	r3, #128	@ 0x80
 8002da0:	d1c3      	bne.n	8002d2a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002da2:	2300      	movs	r3, #0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3710      	adds	r7, #16
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002db8:	e034      	b.n	8002e24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002dba:	68f8      	ldr	r0, [r7, #12]
 8002dbc:	f000 f83e 	bl	8002e3c <I2C_IsAcknowledgeFailed>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e034      	b.n	8002e34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd0:	d028      	beq.n	8002e24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dd2:	f7ff f83b 	bl	8001e4c <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	68ba      	ldr	r2, [r7, #8]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d302      	bcc.n	8002de8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d11d      	bne.n	8002e24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	f003 0304 	and.w	r3, r3, #4
 8002df2:	2b04      	cmp	r3, #4
 8002df4:	d016      	beq.n	8002e24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2220      	movs	r2, #32
 8002e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e10:	f043 0220 	orr.w	r2, r3, #32
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e007      	b.n	8002e34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	695b      	ldr	r3, [r3, #20]
 8002e2a:	f003 0304 	and.w	r3, r3, #4
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	d1c3      	bne.n	8002dba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e32:	2300      	movs	r3, #0
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3710      	adds	r7, #16
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e52:	d11b      	bne.n	8002e8c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e5c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2220      	movs	r2, #32
 8002e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e78:	f043 0204 	orr.w	r2, r3, #4
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e000      	b.n	8002e8e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
	...

08002e9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b086      	sub	sp, #24
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d101      	bne.n	8002eae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e267      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d075      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002eba:	4b88      	ldr	r3, [pc, #544]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f003 030c 	and.w	r3, r3, #12
 8002ec2:	2b04      	cmp	r3, #4
 8002ec4:	d00c      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ec6:	4b85      	ldr	r3, [pc, #532]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ece:	2b08      	cmp	r3, #8
 8002ed0:	d112      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ed2:	4b82      	ldr	r3, [pc, #520]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002eda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ede:	d10b      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ee0:	4b7e      	ldr	r3, [pc, #504]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d05b      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x108>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d157      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e242      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f00:	d106      	bne.n	8002f10 <HAL_RCC_OscConfig+0x74>
 8002f02:	4b76      	ldr	r3, [pc, #472]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a75      	ldr	r2, [pc, #468]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f0c:	6013      	str	r3, [r2, #0]
 8002f0e:	e01d      	b.n	8002f4c <HAL_RCC_OscConfig+0xb0>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f18:	d10c      	bne.n	8002f34 <HAL_RCC_OscConfig+0x98>
 8002f1a:	4b70      	ldr	r3, [pc, #448]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a6f      	ldr	r2, [pc, #444]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f24:	6013      	str	r3, [r2, #0]
 8002f26:	4b6d      	ldr	r3, [pc, #436]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a6c      	ldr	r2, [pc, #432]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f30:	6013      	str	r3, [r2, #0]
 8002f32:	e00b      	b.n	8002f4c <HAL_RCC_OscConfig+0xb0>
 8002f34:	4b69      	ldr	r3, [pc, #420]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a68      	ldr	r2, [pc, #416]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f3e:	6013      	str	r3, [r2, #0]
 8002f40:	4b66      	ldr	r3, [pc, #408]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a65      	ldr	r2, [pc, #404]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d013      	beq.n	8002f7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f54:	f7fe ff7a 	bl	8001e4c <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f5c:	f7fe ff76 	bl	8001e4c <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b64      	cmp	r3, #100	@ 0x64
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e207      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f6e:	4b5b      	ldr	r3, [pc, #364]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0f0      	beq.n	8002f5c <HAL_RCC_OscConfig+0xc0>
 8002f7a:	e014      	b.n	8002fa6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7c:	f7fe ff66 	bl	8001e4c <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f84:	f7fe ff62 	bl	8001e4c <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b64      	cmp	r3, #100	@ 0x64
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e1f3      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f96:	4b51      	ldr	r3, [pc, #324]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1f0      	bne.n	8002f84 <HAL_RCC_OscConfig+0xe8>
 8002fa2:	e000      	b.n	8002fa6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d063      	beq.n	800307a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002fb2:	4b4a      	ldr	r3, [pc, #296]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f003 030c 	and.w	r3, r3, #12
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00b      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fbe:	4b47      	ldr	r3, [pc, #284]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002fc6:	2b08      	cmp	r3, #8
 8002fc8:	d11c      	bne.n	8003004 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fca:	4b44      	ldr	r3, [pc, #272]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d116      	bne.n	8003004 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fd6:	4b41      	ldr	r3, [pc, #260]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d005      	beq.n	8002fee <HAL_RCC_OscConfig+0x152>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d001      	beq.n	8002fee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e1c7      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fee:	4b3b      	ldr	r3, [pc, #236]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	691b      	ldr	r3, [r3, #16]
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	4937      	ldr	r1, [pc, #220]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003002:	e03a      	b.n	800307a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d020      	beq.n	800304e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800300c:	4b34      	ldr	r3, [pc, #208]	@ (80030e0 <HAL_RCC_OscConfig+0x244>)
 800300e:	2201      	movs	r2, #1
 8003010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003012:	f7fe ff1b 	bl	8001e4c <HAL_GetTick>
 8003016:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003018:	e008      	b.n	800302c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800301a:	f7fe ff17 	bl	8001e4c <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	2b02      	cmp	r3, #2
 8003026:	d901      	bls.n	800302c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003028:	2303      	movs	r3, #3
 800302a:	e1a8      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800302c:	4b2b      	ldr	r3, [pc, #172]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d0f0      	beq.n	800301a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003038:	4b28      	ldr	r3, [pc, #160]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	691b      	ldr	r3, [r3, #16]
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	4925      	ldr	r1, [pc, #148]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8003048:	4313      	orrs	r3, r2
 800304a:	600b      	str	r3, [r1, #0]
 800304c:	e015      	b.n	800307a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800304e:	4b24      	ldr	r3, [pc, #144]	@ (80030e0 <HAL_RCC_OscConfig+0x244>)
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003054:	f7fe fefa 	bl	8001e4c <HAL_GetTick>
 8003058:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800305a:	e008      	b.n	800306e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800305c:	f7fe fef6 	bl	8001e4c <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b02      	cmp	r3, #2
 8003068:	d901      	bls.n	800306e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e187      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800306e:	4b1b      	ldr	r3, [pc, #108]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1f0      	bne.n	800305c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0308 	and.w	r3, r3, #8
 8003082:	2b00      	cmp	r3, #0
 8003084:	d036      	beq.n	80030f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d016      	beq.n	80030bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800308e:	4b15      	ldr	r3, [pc, #84]	@ (80030e4 <HAL_RCC_OscConfig+0x248>)
 8003090:	2201      	movs	r2, #1
 8003092:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003094:	f7fe feda 	bl	8001e4c <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800309a:	e008      	b.n	80030ae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800309c:	f7fe fed6 	bl	8001e4c <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e167      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ae:	4b0b      	ldr	r3, [pc, #44]	@ (80030dc <HAL_RCC_OscConfig+0x240>)
 80030b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d0f0      	beq.n	800309c <HAL_RCC_OscConfig+0x200>
 80030ba:	e01b      	b.n	80030f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030bc:	4b09      	ldr	r3, [pc, #36]	@ (80030e4 <HAL_RCC_OscConfig+0x248>)
 80030be:	2200      	movs	r2, #0
 80030c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030c2:	f7fe fec3 	bl	8001e4c <HAL_GetTick>
 80030c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030c8:	e00e      	b.n	80030e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030ca:	f7fe febf 	bl	8001e4c <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d907      	bls.n	80030e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e150      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
 80030dc:	40023800 	.word	0x40023800
 80030e0:	42470000 	.word	0x42470000
 80030e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030e8:	4b88      	ldr	r3, [pc, #544]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 80030ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d1ea      	bne.n	80030ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f000 8097 	beq.w	8003230 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003102:	2300      	movs	r3, #0
 8003104:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003106:	4b81      	ldr	r3, [pc, #516]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10f      	bne.n	8003132 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003112:	2300      	movs	r3, #0
 8003114:	60bb      	str	r3, [r7, #8]
 8003116:	4b7d      	ldr	r3, [pc, #500]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 8003118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311a:	4a7c      	ldr	r2, [pc, #496]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 800311c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003120:	6413      	str	r3, [r2, #64]	@ 0x40
 8003122:	4b7a      	ldr	r3, [pc, #488]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 8003124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003126:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800312a:	60bb      	str	r3, [r7, #8]
 800312c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800312e:	2301      	movs	r3, #1
 8003130:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003132:	4b77      	ldr	r3, [pc, #476]	@ (8003310 <HAL_RCC_OscConfig+0x474>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800313a:	2b00      	cmp	r3, #0
 800313c:	d118      	bne.n	8003170 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800313e:	4b74      	ldr	r3, [pc, #464]	@ (8003310 <HAL_RCC_OscConfig+0x474>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a73      	ldr	r2, [pc, #460]	@ (8003310 <HAL_RCC_OscConfig+0x474>)
 8003144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003148:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800314a:	f7fe fe7f 	bl	8001e4c <HAL_GetTick>
 800314e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003150:	e008      	b.n	8003164 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003152:	f7fe fe7b 	bl	8001e4c <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d901      	bls.n	8003164 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e10c      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003164:	4b6a      	ldr	r3, [pc, #424]	@ (8003310 <HAL_RCC_OscConfig+0x474>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800316c:	2b00      	cmp	r3, #0
 800316e:	d0f0      	beq.n	8003152 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d106      	bne.n	8003186 <HAL_RCC_OscConfig+0x2ea>
 8003178:	4b64      	ldr	r3, [pc, #400]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 800317a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800317c:	4a63      	ldr	r2, [pc, #396]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 800317e:	f043 0301 	orr.w	r3, r3, #1
 8003182:	6713      	str	r3, [r2, #112]	@ 0x70
 8003184:	e01c      	b.n	80031c0 <HAL_RCC_OscConfig+0x324>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	2b05      	cmp	r3, #5
 800318c:	d10c      	bne.n	80031a8 <HAL_RCC_OscConfig+0x30c>
 800318e:	4b5f      	ldr	r3, [pc, #380]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 8003190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003192:	4a5e      	ldr	r2, [pc, #376]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 8003194:	f043 0304 	orr.w	r3, r3, #4
 8003198:	6713      	str	r3, [r2, #112]	@ 0x70
 800319a:	4b5c      	ldr	r3, [pc, #368]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 800319c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800319e:	4a5b      	ldr	r2, [pc, #364]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 80031a0:	f043 0301 	orr.w	r3, r3, #1
 80031a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80031a6:	e00b      	b.n	80031c0 <HAL_RCC_OscConfig+0x324>
 80031a8:	4b58      	ldr	r3, [pc, #352]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 80031aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ac:	4a57      	ldr	r2, [pc, #348]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 80031ae:	f023 0301 	bic.w	r3, r3, #1
 80031b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80031b4:	4b55      	ldr	r3, [pc, #340]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 80031b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031b8:	4a54      	ldr	r2, [pc, #336]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 80031ba:	f023 0304 	bic.w	r3, r3, #4
 80031be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d015      	beq.n	80031f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031c8:	f7fe fe40 	bl	8001e4c <HAL_GetTick>
 80031cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ce:	e00a      	b.n	80031e6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031d0:	f7fe fe3c 	bl	8001e4c <HAL_GetTick>
 80031d4:	4602      	mov	r2, r0
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031de:	4293      	cmp	r3, r2
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e0cb      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031e6:	4b49      	ldr	r3, [pc, #292]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 80031e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ea:	f003 0302 	and.w	r3, r3, #2
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d0ee      	beq.n	80031d0 <HAL_RCC_OscConfig+0x334>
 80031f2:	e014      	b.n	800321e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f4:	f7fe fe2a 	bl	8001e4c <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031fa:	e00a      	b.n	8003212 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031fc:	f7fe fe26 	bl	8001e4c <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	f241 3288 	movw	r2, #5000	@ 0x1388
 800320a:	4293      	cmp	r3, r2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e0b5      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003212:	4b3e      	ldr	r3, [pc, #248]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 8003214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1ee      	bne.n	80031fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800321e:	7dfb      	ldrb	r3, [r7, #23]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d105      	bne.n	8003230 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003224:	4b39      	ldr	r3, [pc, #228]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 8003226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003228:	4a38      	ldr	r2, [pc, #224]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 800322a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800322e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	2b00      	cmp	r3, #0
 8003236:	f000 80a1 	beq.w	800337c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800323a:	4b34      	ldr	r3, [pc, #208]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f003 030c 	and.w	r3, r3, #12
 8003242:	2b08      	cmp	r3, #8
 8003244:	d05c      	beq.n	8003300 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	2b02      	cmp	r3, #2
 800324c:	d141      	bne.n	80032d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800324e:	4b31      	ldr	r3, [pc, #196]	@ (8003314 <HAL_RCC_OscConfig+0x478>)
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003254:	f7fe fdfa 	bl	8001e4c <HAL_GetTick>
 8003258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800325a:	e008      	b.n	800326e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800325c:	f7fe fdf6 	bl	8001e4c <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b02      	cmp	r3, #2
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e087      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800326e:	4b27      	ldr	r3, [pc, #156]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d1f0      	bne.n	800325c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	69da      	ldr	r2, [r3, #28]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	431a      	orrs	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003288:	019b      	lsls	r3, r3, #6
 800328a:	431a      	orrs	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003290:	085b      	lsrs	r3, r3, #1
 8003292:	3b01      	subs	r3, #1
 8003294:	041b      	lsls	r3, r3, #16
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329c:	061b      	lsls	r3, r3, #24
 800329e:	491b      	ldr	r1, [pc, #108]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032a4:	4b1b      	ldr	r3, [pc, #108]	@ (8003314 <HAL_RCC_OscConfig+0x478>)
 80032a6:	2201      	movs	r2, #1
 80032a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032aa:	f7fe fdcf 	bl	8001e4c <HAL_GetTick>
 80032ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032b0:	e008      	b.n	80032c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b2:	f7fe fdcb 	bl	8001e4c <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d901      	bls.n	80032c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e05c      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032c4:	4b11      	ldr	r3, [pc, #68]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d0f0      	beq.n	80032b2 <HAL_RCC_OscConfig+0x416>
 80032d0:	e054      	b.n	800337c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032d2:	4b10      	ldr	r3, [pc, #64]	@ (8003314 <HAL_RCC_OscConfig+0x478>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d8:	f7fe fdb8 	bl	8001e4c <HAL_GetTick>
 80032dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032de:	e008      	b.n	80032f2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032e0:	f7fe fdb4 	bl	8001e4c <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e045      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032f2:	4b06      	ldr	r3, [pc, #24]	@ (800330c <HAL_RCC_OscConfig+0x470>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1f0      	bne.n	80032e0 <HAL_RCC_OscConfig+0x444>
 80032fe:	e03d      	b.n	800337c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d107      	bne.n	8003318 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e038      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
 800330c:	40023800 	.word	0x40023800
 8003310:	40007000 	.word	0x40007000
 8003314:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003318:	4b1b      	ldr	r3, [pc, #108]	@ (8003388 <HAL_RCC_OscConfig+0x4ec>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	2b01      	cmp	r3, #1
 8003324:	d028      	beq.n	8003378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003330:	429a      	cmp	r2, r3
 8003332:	d121      	bne.n	8003378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800333e:	429a      	cmp	r2, r3
 8003340:	d11a      	bne.n	8003378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003342:	68fa      	ldr	r2, [r7, #12]
 8003344:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003348:	4013      	ands	r3, r2
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800334e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003350:	4293      	cmp	r3, r2
 8003352:	d111      	bne.n	8003378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800335e:	085b      	lsrs	r3, r3, #1
 8003360:	3b01      	subs	r3, #1
 8003362:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003364:	429a      	cmp	r2, r3
 8003366:	d107      	bne.n	8003378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003372:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003374:	429a      	cmp	r2, r3
 8003376:	d001      	beq.n	800337c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e000      	b.n	800337e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3718      	adds	r7, #24
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	40023800 	.word	0x40023800

0800338c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d101      	bne.n	80033a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e0cc      	b.n	800353a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033a0:	4b68      	ldr	r3, [pc, #416]	@ (8003544 <HAL_RCC_ClockConfig+0x1b8>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0307 	and.w	r3, r3, #7
 80033a8:	683a      	ldr	r2, [r7, #0]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d90c      	bls.n	80033c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ae:	4b65      	ldr	r3, [pc, #404]	@ (8003544 <HAL_RCC_ClockConfig+0x1b8>)
 80033b0:	683a      	ldr	r2, [r7, #0]
 80033b2:	b2d2      	uxtb	r2, r2
 80033b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033b6:	4b63      	ldr	r3, [pc, #396]	@ (8003544 <HAL_RCC_ClockConfig+0x1b8>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0307 	and.w	r3, r3, #7
 80033be:	683a      	ldr	r2, [r7, #0]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d001      	beq.n	80033c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e0b8      	b.n	800353a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d020      	beq.n	8003416 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0304 	and.w	r3, r3, #4
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d005      	beq.n	80033ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033e0:	4b59      	ldr	r3, [pc, #356]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	4a58      	ldr	r2, [pc, #352]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 80033e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80033ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0308 	and.w	r3, r3, #8
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d005      	beq.n	8003404 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033f8:	4b53      	ldr	r3, [pc, #332]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	4a52      	ldr	r2, [pc, #328]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 80033fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003402:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003404:	4b50      	ldr	r3, [pc, #320]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	494d      	ldr	r1, [pc, #308]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 8003412:	4313      	orrs	r3, r2
 8003414:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b00      	cmp	r3, #0
 8003420:	d044      	beq.n	80034ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	2b01      	cmp	r3, #1
 8003428:	d107      	bne.n	800343a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800342a:	4b47      	ldr	r3, [pc, #284]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d119      	bne.n	800346a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e07f      	b.n	800353a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2b02      	cmp	r3, #2
 8003440:	d003      	beq.n	800344a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003446:	2b03      	cmp	r3, #3
 8003448:	d107      	bne.n	800345a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800344a:	4b3f      	ldr	r3, [pc, #252]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d109      	bne.n	800346a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e06f      	b.n	800353a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800345a:	4b3b      	ldr	r3, [pc, #236]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0302 	and.w	r3, r3, #2
 8003462:	2b00      	cmp	r3, #0
 8003464:	d101      	bne.n	800346a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e067      	b.n	800353a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800346a:	4b37      	ldr	r3, [pc, #220]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f023 0203 	bic.w	r2, r3, #3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	4934      	ldr	r1, [pc, #208]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 8003478:	4313      	orrs	r3, r2
 800347a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800347c:	f7fe fce6 	bl	8001e4c <HAL_GetTick>
 8003480:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003482:	e00a      	b.n	800349a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003484:	f7fe fce2 	bl	8001e4c <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003492:	4293      	cmp	r3, r2
 8003494:	d901      	bls.n	800349a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e04f      	b.n	800353a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800349a:	4b2b      	ldr	r3, [pc, #172]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f003 020c 	and.w	r2, r3, #12
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d1eb      	bne.n	8003484 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034ac:	4b25      	ldr	r3, [pc, #148]	@ (8003544 <HAL_RCC_ClockConfig+0x1b8>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0307 	and.w	r3, r3, #7
 80034b4:	683a      	ldr	r2, [r7, #0]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d20c      	bcs.n	80034d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ba:	4b22      	ldr	r3, [pc, #136]	@ (8003544 <HAL_RCC_ClockConfig+0x1b8>)
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	b2d2      	uxtb	r2, r2
 80034c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034c2:	4b20      	ldr	r3, [pc, #128]	@ (8003544 <HAL_RCC_ClockConfig+0x1b8>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0307 	and.w	r3, r3, #7
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d001      	beq.n	80034d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e032      	b.n	800353a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d008      	beq.n	80034f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034e0:	4b19      	ldr	r3, [pc, #100]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	4916      	ldr	r1, [pc, #88]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0308 	and.w	r3, r3, #8
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d009      	beq.n	8003512 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034fe:	4b12      	ldr	r3, [pc, #72]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	490e      	ldr	r1, [pc, #56]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 800350e:	4313      	orrs	r3, r2
 8003510:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003512:	f000 f821 	bl	8003558 <HAL_RCC_GetSysClockFreq>
 8003516:	4602      	mov	r2, r0
 8003518:	4b0b      	ldr	r3, [pc, #44]	@ (8003548 <HAL_RCC_ClockConfig+0x1bc>)
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	091b      	lsrs	r3, r3, #4
 800351e:	f003 030f 	and.w	r3, r3, #15
 8003522:	490a      	ldr	r1, [pc, #40]	@ (800354c <HAL_RCC_ClockConfig+0x1c0>)
 8003524:	5ccb      	ldrb	r3, [r1, r3]
 8003526:	fa22 f303 	lsr.w	r3, r2, r3
 800352a:	4a09      	ldr	r2, [pc, #36]	@ (8003550 <HAL_RCC_ClockConfig+0x1c4>)
 800352c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800352e:	4b09      	ldr	r3, [pc, #36]	@ (8003554 <HAL_RCC_ClockConfig+0x1c8>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4618      	mov	r0, r3
 8003534:	f7fe fc46 	bl	8001dc4 <HAL_InitTick>

  return HAL_OK;
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3710      	adds	r7, #16
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	40023c00 	.word	0x40023c00
 8003548:	40023800 	.word	0x40023800
 800354c:	08005bec 	.word	0x08005bec
 8003550:	20000000 	.word	0x20000000
 8003554:	2000007c 	.word	0x2000007c

08003558 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003558:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800355c:	b094      	sub	sp, #80	@ 0x50
 800355e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003560:	2300      	movs	r3, #0
 8003562:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003564:	2300      	movs	r3, #0
 8003566:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003568:	2300      	movs	r3, #0
 800356a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800356c:	2300      	movs	r3, #0
 800356e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003570:	4b79      	ldr	r3, [pc, #484]	@ (8003758 <HAL_RCC_GetSysClockFreq+0x200>)
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f003 030c 	and.w	r3, r3, #12
 8003578:	2b08      	cmp	r3, #8
 800357a:	d00d      	beq.n	8003598 <HAL_RCC_GetSysClockFreq+0x40>
 800357c:	2b08      	cmp	r3, #8
 800357e:	f200 80e1 	bhi.w	8003744 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003582:	2b00      	cmp	r3, #0
 8003584:	d002      	beq.n	800358c <HAL_RCC_GetSysClockFreq+0x34>
 8003586:	2b04      	cmp	r3, #4
 8003588:	d003      	beq.n	8003592 <HAL_RCC_GetSysClockFreq+0x3a>
 800358a:	e0db      	b.n	8003744 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800358c:	4b73      	ldr	r3, [pc, #460]	@ (800375c <HAL_RCC_GetSysClockFreq+0x204>)
 800358e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003590:	e0db      	b.n	800374a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003592:	4b73      	ldr	r3, [pc, #460]	@ (8003760 <HAL_RCC_GetSysClockFreq+0x208>)
 8003594:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003596:	e0d8      	b.n	800374a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003598:	4b6f      	ldr	r3, [pc, #444]	@ (8003758 <HAL_RCC_GetSysClockFreq+0x200>)
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80035a0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035a2:	4b6d      	ldr	r3, [pc, #436]	@ (8003758 <HAL_RCC_GetSysClockFreq+0x200>)
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d063      	beq.n	8003676 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035ae:	4b6a      	ldr	r3, [pc, #424]	@ (8003758 <HAL_RCC_GetSysClockFreq+0x200>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	099b      	lsrs	r3, r3, #6
 80035b4:	2200      	movs	r2, #0
 80035b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80035b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80035ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80035c2:	2300      	movs	r3, #0
 80035c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80035c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80035ca:	4622      	mov	r2, r4
 80035cc:	462b      	mov	r3, r5
 80035ce:	f04f 0000 	mov.w	r0, #0
 80035d2:	f04f 0100 	mov.w	r1, #0
 80035d6:	0159      	lsls	r1, r3, #5
 80035d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035dc:	0150      	lsls	r0, r2, #5
 80035de:	4602      	mov	r2, r0
 80035e0:	460b      	mov	r3, r1
 80035e2:	4621      	mov	r1, r4
 80035e4:	1a51      	subs	r1, r2, r1
 80035e6:	6139      	str	r1, [r7, #16]
 80035e8:	4629      	mov	r1, r5
 80035ea:	eb63 0301 	sbc.w	r3, r3, r1
 80035ee:	617b      	str	r3, [r7, #20]
 80035f0:	f04f 0200 	mov.w	r2, #0
 80035f4:	f04f 0300 	mov.w	r3, #0
 80035f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80035fc:	4659      	mov	r1, fp
 80035fe:	018b      	lsls	r3, r1, #6
 8003600:	4651      	mov	r1, sl
 8003602:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003606:	4651      	mov	r1, sl
 8003608:	018a      	lsls	r2, r1, #6
 800360a:	4651      	mov	r1, sl
 800360c:	ebb2 0801 	subs.w	r8, r2, r1
 8003610:	4659      	mov	r1, fp
 8003612:	eb63 0901 	sbc.w	r9, r3, r1
 8003616:	f04f 0200 	mov.w	r2, #0
 800361a:	f04f 0300 	mov.w	r3, #0
 800361e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003622:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003626:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800362a:	4690      	mov	r8, r2
 800362c:	4699      	mov	r9, r3
 800362e:	4623      	mov	r3, r4
 8003630:	eb18 0303 	adds.w	r3, r8, r3
 8003634:	60bb      	str	r3, [r7, #8]
 8003636:	462b      	mov	r3, r5
 8003638:	eb49 0303 	adc.w	r3, r9, r3
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	f04f 0200 	mov.w	r2, #0
 8003642:	f04f 0300 	mov.w	r3, #0
 8003646:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800364a:	4629      	mov	r1, r5
 800364c:	024b      	lsls	r3, r1, #9
 800364e:	4621      	mov	r1, r4
 8003650:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003654:	4621      	mov	r1, r4
 8003656:	024a      	lsls	r2, r1, #9
 8003658:	4610      	mov	r0, r2
 800365a:	4619      	mov	r1, r3
 800365c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800365e:	2200      	movs	r2, #0
 8003660:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003662:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003664:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003668:	f7fc fe12 	bl	8000290 <__aeabi_uldivmod>
 800366c:	4602      	mov	r2, r0
 800366e:	460b      	mov	r3, r1
 8003670:	4613      	mov	r3, r2
 8003672:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003674:	e058      	b.n	8003728 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003676:	4b38      	ldr	r3, [pc, #224]	@ (8003758 <HAL_RCC_GetSysClockFreq+0x200>)
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	099b      	lsrs	r3, r3, #6
 800367c:	2200      	movs	r2, #0
 800367e:	4618      	mov	r0, r3
 8003680:	4611      	mov	r1, r2
 8003682:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003686:	623b      	str	r3, [r7, #32]
 8003688:	2300      	movs	r3, #0
 800368a:	627b      	str	r3, [r7, #36]	@ 0x24
 800368c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003690:	4642      	mov	r2, r8
 8003692:	464b      	mov	r3, r9
 8003694:	f04f 0000 	mov.w	r0, #0
 8003698:	f04f 0100 	mov.w	r1, #0
 800369c:	0159      	lsls	r1, r3, #5
 800369e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036a2:	0150      	lsls	r0, r2, #5
 80036a4:	4602      	mov	r2, r0
 80036a6:	460b      	mov	r3, r1
 80036a8:	4641      	mov	r1, r8
 80036aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80036ae:	4649      	mov	r1, r9
 80036b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80036b4:	f04f 0200 	mov.w	r2, #0
 80036b8:	f04f 0300 	mov.w	r3, #0
 80036bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80036c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80036c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80036c8:	ebb2 040a 	subs.w	r4, r2, sl
 80036cc:	eb63 050b 	sbc.w	r5, r3, fp
 80036d0:	f04f 0200 	mov.w	r2, #0
 80036d4:	f04f 0300 	mov.w	r3, #0
 80036d8:	00eb      	lsls	r3, r5, #3
 80036da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036de:	00e2      	lsls	r2, r4, #3
 80036e0:	4614      	mov	r4, r2
 80036e2:	461d      	mov	r5, r3
 80036e4:	4643      	mov	r3, r8
 80036e6:	18e3      	adds	r3, r4, r3
 80036e8:	603b      	str	r3, [r7, #0]
 80036ea:	464b      	mov	r3, r9
 80036ec:	eb45 0303 	adc.w	r3, r5, r3
 80036f0:	607b      	str	r3, [r7, #4]
 80036f2:	f04f 0200 	mov.w	r2, #0
 80036f6:	f04f 0300 	mov.w	r3, #0
 80036fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036fe:	4629      	mov	r1, r5
 8003700:	028b      	lsls	r3, r1, #10
 8003702:	4621      	mov	r1, r4
 8003704:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003708:	4621      	mov	r1, r4
 800370a:	028a      	lsls	r2, r1, #10
 800370c:	4610      	mov	r0, r2
 800370e:	4619      	mov	r1, r3
 8003710:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003712:	2200      	movs	r2, #0
 8003714:	61bb      	str	r3, [r7, #24]
 8003716:	61fa      	str	r2, [r7, #28]
 8003718:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800371c:	f7fc fdb8 	bl	8000290 <__aeabi_uldivmod>
 8003720:	4602      	mov	r2, r0
 8003722:	460b      	mov	r3, r1
 8003724:	4613      	mov	r3, r2
 8003726:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003728:	4b0b      	ldr	r3, [pc, #44]	@ (8003758 <HAL_RCC_GetSysClockFreq+0x200>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	0c1b      	lsrs	r3, r3, #16
 800372e:	f003 0303 	and.w	r3, r3, #3
 8003732:	3301      	adds	r3, #1
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003738:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800373a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800373c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003740:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003742:	e002      	b.n	800374a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003744:	4b05      	ldr	r3, [pc, #20]	@ (800375c <HAL_RCC_GetSysClockFreq+0x204>)
 8003746:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003748:	bf00      	nop
    }
  }
  return sysclockfreq;
 800374a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800374c:	4618      	mov	r0, r3
 800374e:	3750      	adds	r7, #80	@ 0x50
 8003750:	46bd      	mov	sp, r7
 8003752:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003756:	bf00      	nop
 8003758:	40023800 	.word	0x40023800
 800375c:	00f42400 	.word	0x00f42400
 8003760:	007a1200 	.word	0x007a1200

08003764 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003768:	4b03      	ldr	r3, [pc, #12]	@ (8003778 <HAL_RCC_GetHCLKFreq+0x14>)
 800376a:	681b      	ldr	r3, [r3, #0]
}
 800376c:	4618      	mov	r0, r3
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	20000000 	.word	0x20000000

0800377c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003780:	f7ff fff0 	bl	8003764 <HAL_RCC_GetHCLKFreq>
 8003784:	4602      	mov	r2, r0
 8003786:	4b05      	ldr	r3, [pc, #20]	@ (800379c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	0a9b      	lsrs	r3, r3, #10
 800378c:	f003 0307 	and.w	r3, r3, #7
 8003790:	4903      	ldr	r1, [pc, #12]	@ (80037a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003792:	5ccb      	ldrb	r3, [r1, r3]
 8003794:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003798:	4618      	mov	r0, r3
 800379a:	bd80      	pop	{r7, pc}
 800379c:	40023800 	.word	0x40023800
 80037a0:	08005bfc 	.word	0x08005bfc

080037a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037a8:	f7ff ffdc 	bl	8003764 <HAL_RCC_GetHCLKFreq>
 80037ac:	4602      	mov	r2, r0
 80037ae:	4b05      	ldr	r3, [pc, #20]	@ (80037c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	0b5b      	lsrs	r3, r3, #13
 80037b4:	f003 0307 	and.w	r3, r3, #7
 80037b8:	4903      	ldr	r1, [pc, #12]	@ (80037c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037ba:	5ccb      	ldrb	r3, [r1, r3]
 80037bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40023800 	.word	0x40023800
 80037c8:	08005bfc 	.word	0x08005bfc

080037cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b082      	sub	sp, #8
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d101      	bne.n	80037de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e041      	b.n	8003862 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d106      	bne.n	80037f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f7fd f9d2 	bl	8000b9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2202      	movs	r2, #2
 80037fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	3304      	adds	r3, #4
 8003808:	4619      	mov	r1, r3
 800380a:	4610      	mov	r0, r2
 800380c:	f000 fa70 	bl	8003cf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3708      	adds	r7, #8
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
	...

0800386c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800387a:	b2db      	uxtb	r3, r3
 800387c:	2b01      	cmp	r3, #1
 800387e:	d001      	beq.n	8003884 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e044      	b.n	800390e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2202      	movs	r2, #2
 8003888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68da      	ldr	r2, [r3, #12]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f042 0201 	orr.w	r2, r2, #1
 800389a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a1e      	ldr	r2, [pc, #120]	@ (800391c <HAL_TIM_Base_Start_IT+0xb0>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d018      	beq.n	80038d8 <HAL_TIM_Base_Start_IT+0x6c>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038ae:	d013      	beq.n	80038d8 <HAL_TIM_Base_Start_IT+0x6c>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a1a      	ldr	r2, [pc, #104]	@ (8003920 <HAL_TIM_Base_Start_IT+0xb4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d00e      	beq.n	80038d8 <HAL_TIM_Base_Start_IT+0x6c>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a19      	ldr	r2, [pc, #100]	@ (8003924 <HAL_TIM_Base_Start_IT+0xb8>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d009      	beq.n	80038d8 <HAL_TIM_Base_Start_IT+0x6c>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a17      	ldr	r2, [pc, #92]	@ (8003928 <HAL_TIM_Base_Start_IT+0xbc>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d004      	beq.n	80038d8 <HAL_TIM_Base_Start_IT+0x6c>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a16      	ldr	r2, [pc, #88]	@ (800392c <HAL_TIM_Base_Start_IT+0xc0>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d111      	bne.n	80038fc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	f003 0307 	and.w	r3, r3, #7
 80038e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2b06      	cmp	r3, #6
 80038e8:	d010      	beq.n	800390c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f042 0201 	orr.w	r2, r2, #1
 80038f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038fa:	e007      	b.n	800390c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f042 0201 	orr.w	r2, r2, #1
 800390a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3714      	adds	r7, #20
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	40010000 	.word	0x40010000
 8003920:	40000400 	.word	0x40000400
 8003924:	40000800 	.word	0x40000800
 8003928:	40000c00 	.word	0x40000c00
 800392c:	40014000 	.word	0x40014000

08003930 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	691b      	ldr	r3, [r3, #16]
 8003946:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	f003 0302 	and.w	r3, r3, #2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d020      	beq.n	8003994 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f003 0302 	and.w	r3, r3, #2
 8003958:	2b00      	cmp	r3, #0
 800395a:	d01b      	beq.n	8003994 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f06f 0202 	mvn.w	r2, #2
 8003964:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2201      	movs	r2, #1
 800396a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	f003 0303 	and.w	r3, r3, #3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d003      	beq.n	8003982 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 f999 	bl	8003cb2 <HAL_TIM_IC_CaptureCallback>
 8003980:	e005      	b.n	800398e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f98b 	bl	8003c9e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 f99c 	bl	8003cc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	f003 0304 	and.w	r3, r3, #4
 800399a:	2b00      	cmp	r3, #0
 800399c:	d020      	beq.n	80039e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f003 0304 	and.w	r3, r3, #4
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d01b      	beq.n	80039e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f06f 0204 	mvn.w	r2, #4
 80039b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2202      	movs	r2, #2
 80039b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d003      	beq.n	80039ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 f973 	bl	8003cb2 <HAL_TIM_IC_CaptureCallback>
 80039cc:	e005      	b.n	80039da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 f965 	bl	8003c9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f000 f976 	bl	8003cc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	f003 0308 	and.w	r3, r3, #8
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d020      	beq.n	8003a2c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f003 0308 	and.w	r3, r3, #8
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d01b      	beq.n	8003a2c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f06f 0208 	mvn.w	r2, #8
 80039fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2204      	movs	r2, #4
 8003a02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	69db      	ldr	r3, [r3, #28]
 8003a0a:	f003 0303 	and.w	r3, r3, #3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d003      	beq.n	8003a1a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f000 f94d 	bl	8003cb2 <HAL_TIM_IC_CaptureCallback>
 8003a18:	e005      	b.n	8003a26 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f000 f93f 	bl	8003c9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 f950 	bl	8003cc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	f003 0310 	and.w	r3, r3, #16
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d020      	beq.n	8003a78 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f003 0310 	and.w	r3, r3, #16
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d01b      	beq.n	8003a78 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f06f 0210 	mvn.w	r2, #16
 8003a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2208      	movs	r2, #8
 8003a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	69db      	ldr	r3, [r3, #28]
 8003a56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f000 f927 	bl	8003cb2 <HAL_TIM_IC_CaptureCallback>
 8003a64:	e005      	b.n	8003a72 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 f919 	bl	8003c9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 f92a 	bl	8003cc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00c      	beq.n	8003a9c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d007      	beq.n	8003a9c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f06f 0201 	mvn.w	r2, #1
 8003a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7fd fc84 	bl	80013a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d00c      	beq.n	8003ac0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d007      	beq.n	8003ac0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003ab8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 fab0 	bl	8004020 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00c      	beq.n	8003ae4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d007      	beq.n	8003ae4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f8fb 	bl	8003cda <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	f003 0320 	and.w	r3, r3, #32
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d00c      	beq.n	8003b08 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f003 0320 	and.w	r3, r3, #32
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d007      	beq.n	8003b08 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f06f 0220 	mvn.w	r2, #32
 8003b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 fa82 	bl	800400c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b08:	bf00      	nop
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d101      	bne.n	8003b2c <HAL_TIM_ConfigClockSource+0x1c>
 8003b28:	2302      	movs	r3, #2
 8003b2a:	e0b4      	b.n	8003c96 <HAL_TIM_ConfigClockSource+0x186>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2202      	movs	r2, #2
 8003b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003b4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68ba      	ldr	r2, [r7, #8]
 8003b5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b64:	d03e      	beq.n	8003be4 <HAL_TIM_ConfigClockSource+0xd4>
 8003b66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b6a:	f200 8087 	bhi.w	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b72:	f000 8086 	beq.w	8003c82 <HAL_TIM_ConfigClockSource+0x172>
 8003b76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b7a:	d87f      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b7c:	2b70      	cmp	r3, #112	@ 0x70
 8003b7e:	d01a      	beq.n	8003bb6 <HAL_TIM_ConfigClockSource+0xa6>
 8003b80:	2b70      	cmp	r3, #112	@ 0x70
 8003b82:	d87b      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b84:	2b60      	cmp	r3, #96	@ 0x60
 8003b86:	d050      	beq.n	8003c2a <HAL_TIM_ConfigClockSource+0x11a>
 8003b88:	2b60      	cmp	r3, #96	@ 0x60
 8003b8a:	d877      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b8c:	2b50      	cmp	r3, #80	@ 0x50
 8003b8e:	d03c      	beq.n	8003c0a <HAL_TIM_ConfigClockSource+0xfa>
 8003b90:	2b50      	cmp	r3, #80	@ 0x50
 8003b92:	d873      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b94:	2b40      	cmp	r3, #64	@ 0x40
 8003b96:	d058      	beq.n	8003c4a <HAL_TIM_ConfigClockSource+0x13a>
 8003b98:	2b40      	cmp	r3, #64	@ 0x40
 8003b9a:	d86f      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003b9c:	2b30      	cmp	r3, #48	@ 0x30
 8003b9e:	d064      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x15a>
 8003ba0:	2b30      	cmp	r3, #48	@ 0x30
 8003ba2:	d86b      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003ba4:	2b20      	cmp	r3, #32
 8003ba6:	d060      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x15a>
 8003ba8:	2b20      	cmp	r3, #32
 8003baa:	d867      	bhi.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d05c      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x15a>
 8003bb0:	2b10      	cmp	r3, #16
 8003bb2:	d05a      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x15a>
 8003bb4:	e062      	b.n	8003c7c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bc6:	f000 f993 	bl	8003ef0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003bd8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68ba      	ldr	r2, [r7, #8]
 8003be0:	609a      	str	r2, [r3, #8]
      break;
 8003be2:	e04f      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bf4:	f000 f97c 	bl	8003ef0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	689a      	ldr	r2, [r3, #8]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c06:	609a      	str	r2, [r3, #8]
      break;
 8003c08:	e03c      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c16:	461a      	mov	r2, r3
 8003c18:	f000 f8f0 	bl	8003dfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	2150      	movs	r1, #80	@ 0x50
 8003c22:	4618      	mov	r0, r3
 8003c24:	f000 f949 	bl	8003eba <TIM_ITRx_SetConfig>
      break;
 8003c28:	e02c      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c36:	461a      	mov	r2, r3
 8003c38:	f000 f90f 	bl	8003e5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2160      	movs	r1, #96	@ 0x60
 8003c42:	4618      	mov	r0, r3
 8003c44:	f000 f939 	bl	8003eba <TIM_ITRx_SetConfig>
      break;
 8003c48:	e01c      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c56:	461a      	mov	r2, r3
 8003c58:	f000 f8d0 	bl	8003dfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2140      	movs	r1, #64	@ 0x40
 8003c62:	4618      	mov	r0, r3
 8003c64:	f000 f929 	bl	8003eba <TIM_ITRx_SetConfig>
      break;
 8003c68:	e00c      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4619      	mov	r1, r3
 8003c74:	4610      	mov	r0, r2
 8003c76:	f000 f920 	bl	8003eba <TIM_ITRx_SetConfig>
      break;
 8003c7a:	e003      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c80:	e000      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c9e:	b480      	push	{r7}
 8003ca0:	b083      	sub	sp, #12
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	b083      	sub	sp, #12
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cba:	bf00      	nop
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr

08003cc6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b083      	sub	sp, #12
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cce:	bf00      	nop
 8003cd0:	370c      	adds	r7, #12
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr

08003cda <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cda:	b480      	push	{r7}
 8003cdc:	b083      	sub	sp, #12
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ce2:	bf00      	nop
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
	...

08003cf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a37      	ldr	r2, [pc, #220]	@ (8003de0 <TIM_Base_SetConfig+0xf0>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d00f      	beq.n	8003d28 <TIM_Base_SetConfig+0x38>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d0e:	d00b      	beq.n	8003d28 <TIM_Base_SetConfig+0x38>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a34      	ldr	r2, [pc, #208]	@ (8003de4 <TIM_Base_SetConfig+0xf4>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d007      	beq.n	8003d28 <TIM_Base_SetConfig+0x38>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a33      	ldr	r2, [pc, #204]	@ (8003de8 <TIM_Base_SetConfig+0xf8>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d003      	beq.n	8003d28 <TIM_Base_SetConfig+0x38>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a32      	ldr	r2, [pc, #200]	@ (8003dec <TIM_Base_SetConfig+0xfc>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d108      	bne.n	8003d3a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	68fa      	ldr	r2, [r7, #12]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a28      	ldr	r2, [pc, #160]	@ (8003de0 <TIM_Base_SetConfig+0xf0>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d01b      	beq.n	8003d7a <TIM_Base_SetConfig+0x8a>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d48:	d017      	beq.n	8003d7a <TIM_Base_SetConfig+0x8a>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a25      	ldr	r2, [pc, #148]	@ (8003de4 <TIM_Base_SetConfig+0xf4>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d013      	beq.n	8003d7a <TIM_Base_SetConfig+0x8a>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a24      	ldr	r2, [pc, #144]	@ (8003de8 <TIM_Base_SetConfig+0xf8>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d00f      	beq.n	8003d7a <TIM_Base_SetConfig+0x8a>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a23      	ldr	r2, [pc, #140]	@ (8003dec <TIM_Base_SetConfig+0xfc>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d00b      	beq.n	8003d7a <TIM_Base_SetConfig+0x8a>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a22      	ldr	r2, [pc, #136]	@ (8003df0 <TIM_Base_SetConfig+0x100>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d007      	beq.n	8003d7a <TIM_Base_SetConfig+0x8a>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a21      	ldr	r2, [pc, #132]	@ (8003df4 <TIM_Base_SetConfig+0x104>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d003      	beq.n	8003d7a <TIM_Base_SetConfig+0x8a>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a20      	ldr	r2, [pc, #128]	@ (8003df8 <TIM_Base_SetConfig+0x108>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d108      	bne.n	8003d8c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	695b      	ldr	r3, [r3, #20]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	689a      	ldr	r2, [r3, #8]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a0c      	ldr	r2, [pc, #48]	@ (8003de0 <TIM_Base_SetConfig+0xf0>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d103      	bne.n	8003dba <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	691a      	ldr	r2, [r3, #16]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f043 0204 	orr.w	r2, r3, #4
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	601a      	str	r2, [r3, #0]
}
 8003dd2:	bf00      	nop
 8003dd4:	3714      	adds	r7, #20
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	40010000 	.word	0x40010000
 8003de4:	40000400 	.word	0x40000400
 8003de8:	40000800 	.word	0x40000800
 8003dec:	40000c00 	.word	0x40000c00
 8003df0:	40014000 	.word	0x40014000
 8003df4:	40014400 	.word	0x40014400
 8003df8:	40014800 	.word	0x40014800

08003dfc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b087      	sub	sp, #28
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6a1b      	ldr	r3, [r3, #32]
 8003e0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	f023 0201 	bic.w	r2, r3, #1
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	699b      	ldr	r3, [r3, #24]
 8003e1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	011b      	lsls	r3, r3, #4
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	f023 030a 	bic.w	r3, r3, #10
 8003e38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	693a      	ldr	r2, [r7, #16]
 8003e46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	697a      	ldr	r2, [r7, #20]
 8003e4c:	621a      	str	r2, [r3, #32]
}
 8003e4e:	bf00      	nop
 8003e50:	371c      	adds	r7, #28
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr

08003e5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e5a:	b480      	push	{r7}
 8003e5c:	b087      	sub	sp, #28
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	60f8      	str	r0, [r7, #12]
 8003e62:	60b9      	str	r1, [r7, #8]
 8003e64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6a1b      	ldr	r3, [r3, #32]
 8003e70:	f023 0210 	bic.w	r2, r3, #16
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	031b      	lsls	r3, r3, #12
 8003e8a:	693a      	ldr	r2, [r7, #16]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e96:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	011b      	lsls	r3, r3, #4
 8003e9c:	697a      	ldr	r2, [r7, #20]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	621a      	str	r2, [r3, #32]
}
 8003eae:	bf00      	nop
 8003eb0:	371c      	adds	r7, #28
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr

08003eba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b085      	sub	sp, #20
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
 8003ec2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ed0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ed2:	683a      	ldr	r2, [r7, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	f043 0307 	orr.w	r3, r3, #7
 8003edc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	68fa      	ldr	r2, [r7, #12]
 8003ee2:	609a      	str	r2, [r3, #8]
}
 8003ee4:	bf00      	nop
 8003ee6:	3714      	adds	r7, #20
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b087      	sub	sp, #28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
 8003efc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	021a      	lsls	r2, r3, #8
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	431a      	orrs	r2, r3
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	697a      	ldr	r2, [r7, #20]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	609a      	str	r2, [r3, #8]
}
 8003f24:	bf00      	nop
 8003f26:	371c      	adds	r7, #28
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr

08003f30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d101      	bne.n	8003f48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e050      	b.n	8003fea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a1c      	ldr	r2, [pc, #112]	@ (8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d018      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f94:	d013      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a18      	ldr	r2, [pc, #96]	@ (8003ffc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d00e      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a16      	ldr	r2, [pc, #88]	@ (8004000 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d009      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a15      	ldr	r2, [pc, #84]	@ (8004004 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d004      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a13      	ldr	r2, [pc, #76]	@ (8004008 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d10c      	bne.n	8003fd8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	68ba      	ldr	r2, [r7, #8]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	68ba      	ldr	r2, [r7, #8]
 8003fd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3714      	adds	r7, #20
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	40010000 	.word	0x40010000
 8003ffc:	40000400 	.word	0x40000400
 8004000:	40000800 	.word	0x40000800
 8004004:	40000c00 	.word	0x40000c00
 8004008:	40014000 	.word	0x40014000

0800400c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e042      	b.n	80040cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800404c:	b2db      	uxtb	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d106      	bne.n	8004060 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7fc fe2c 	bl	8000cb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2224      	movs	r2, #36	@ 0x24
 8004064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68da      	ldr	r2, [r3, #12]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004076:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f000 fdd3 	bl	8004c24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	691a      	ldr	r2, [r3, #16]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800408c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	695a      	ldr	r2, [r3, #20]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800409c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68da      	ldr	r2, [r3, #12]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2220      	movs	r2, #32
 80040b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2220      	movs	r2, #32
 80040c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3708      	adds	r7, #8
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b08a      	sub	sp, #40	@ 0x28
 80040d8:	af02      	add	r7, sp, #8
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	60b9      	str	r1, [r7, #8]
 80040de:	603b      	str	r3, [r7, #0]
 80040e0:	4613      	mov	r3, r2
 80040e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80040e4:	2300      	movs	r3, #0
 80040e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	2b20      	cmp	r3, #32
 80040f2:	d175      	bne.n	80041e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d002      	beq.n	8004100 <HAL_UART_Transmit+0x2c>
 80040fa:	88fb      	ldrh	r3, [r7, #6]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d101      	bne.n	8004104 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	e06e      	b.n	80041e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2221      	movs	r2, #33	@ 0x21
 800410e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004112:	f7fd fe9b 	bl	8001e4c <HAL_GetTick>
 8004116:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	88fa      	ldrh	r2, [r7, #6]
 800411c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	88fa      	ldrh	r2, [r7, #6]
 8004122:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800412c:	d108      	bne.n	8004140 <HAL_UART_Transmit+0x6c>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d104      	bne.n	8004140 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004136:	2300      	movs	r3, #0
 8004138:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	61bb      	str	r3, [r7, #24]
 800413e:	e003      	b.n	8004148 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004144:	2300      	movs	r3, #0
 8004146:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004148:	e02e      	b.n	80041a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	9300      	str	r3, [sp, #0]
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	2200      	movs	r2, #0
 8004152:	2180      	movs	r1, #128	@ 0x80
 8004154:	68f8      	ldr	r0, [r7, #12]
 8004156:	f000 fb37 	bl	80047c8 <UART_WaitOnFlagUntilTimeout>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d005      	beq.n	800416c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2220      	movs	r2, #32
 8004164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e03a      	b.n	80041e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d10b      	bne.n	800418a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	881b      	ldrh	r3, [r3, #0]
 8004176:	461a      	mov	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004180:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	3302      	adds	r3, #2
 8004186:	61bb      	str	r3, [r7, #24]
 8004188:	e007      	b.n	800419a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	781a      	ldrb	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	3301      	adds	r3, #1
 8004198:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800419e:	b29b      	uxth	r3, r3
 80041a0:	3b01      	subs	r3, #1
 80041a2:	b29a      	uxth	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1cb      	bne.n	800414a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	9300      	str	r3, [sp, #0]
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	2200      	movs	r2, #0
 80041ba:	2140      	movs	r1, #64	@ 0x40
 80041bc:	68f8      	ldr	r0, [r7, #12]
 80041be:	f000 fb03 	bl	80047c8 <UART_WaitOnFlagUntilTimeout>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d005      	beq.n	80041d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2220      	movs	r2, #32
 80041cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e006      	b.n	80041e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2220      	movs	r2, #32
 80041d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80041dc:	2300      	movs	r3, #0
 80041de:	e000      	b.n	80041e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80041e0:	2302      	movs	r3, #2
  }
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3720      	adds	r7, #32
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}

080041ea <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b084      	sub	sp, #16
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	60f8      	str	r0, [r7, #12]
 80041f2:	60b9      	str	r1, [r7, #8]
 80041f4:	4613      	mov	r3, r2
 80041f6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	2b20      	cmp	r3, #32
 8004202:	d112      	bne.n	800422a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d002      	beq.n	8004210 <HAL_UART_Receive_IT+0x26>
 800420a:	88fb      	ldrh	r3, [r7, #6]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d101      	bne.n	8004214 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	e00b      	b.n	800422c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2200      	movs	r2, #0
 8004218:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800421a:	88fb      	ldrh	r3, [r7, #6]
 800421c:	461a      	mov	r2, r3
 800421e:	68b9      	ldr	r1, [r7, #8]
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f000 fb2a 	bl	800487a <UART_Start_Receive_IT>
 8004226:	4603      	mov	r3, r0
 8004228:	e000      	b.n	800422c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800422a:	2302      	movs	r3, #2
  }
}
 800422c:	4618      	mov	r0, r3
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b0ba      	sub	sp, #232	@ 0xe8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800425a:	2300      	movs	r3, #0
 800425c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004260:	2300      	movs	r3, #0
 8004262:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004266:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800426a:	f003 030f 	and.w	r3, r3, #15
 800426e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004272:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004276:	2b00      	cmp	r3, #0
 8004278:	d10f      	bne.n	800429a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800427a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800427e:	f003 0320 	and.w	r3, r3, #32
 8004282:	2b00      	cmp	r3, #0
 8004284:	d009      	beq.n	800429a <HAL_UART_IRQHandler+0x66>
 8004286:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800428a:	f003 0320 	and.w	r3, r3, #32
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 fc07 	bl	8004aa6 <UART_Receive_IT>
      return;
 8004298:	e273      	b.n	8004782 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800429a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f000 80de 	beq.w	8004460 <HAL_UART_IRQHandler+0x22c>
 80042a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042a8:	f003 0301 	and.w	r3, r3, #1
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d106      	bne.n	80042be <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042b4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f000 80d1 	beq.w	8004460 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80042be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00b      	beq.n	80042e2 <HAL_UART_IRQHandler+0xae>
 80042ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d005      	beq.n	80042e2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042da:	f043 0201 	orr.w	r2, r3, #1
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042e6:	f003 0304 	and.w	r3, r3, #4
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00b      	beq.n	8004306 <HAL_UART_IRQHandler+0xd2>
 80042ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042f2:	f003 0301 	and.w	r3, r3, #1
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d005      	beq.n	8004306 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fe:	f043 0202 	orr.w	r2, r3, #2
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800430a:	f003 0302 	and.w	r3, r3, #2
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00b      	beq.n	800432a <HAL_UART_IRQHandler+0xf6>
 8004312:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d005      	beq.n	800432a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004322:	f043 0204 	orr.w	r2, r3, #4
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800432a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800432e:	f003 0308 	and.w	r3, r3, #8
 8004332:	2b00      	cmp	r3, #0
 8004334:	d011      	beq.n	800435a <HAL_UART_IRQHandler+0x126>
 8004336:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800433a:	f003 0320 	and.w	r3, r3, #32
 800433e:	2b00      	cmp	r3, #0
 8004340:	d105      	bne.n	800434e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004342:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	2b00      	cmp	r3, #0
 800434c:	d005      	beq.n	800435a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004352:	f043 0208 	orr.w	r2, r3, #8
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800435e:	2b00      	cmp	r3, #0
 8004360:	f000 820a 	beq.w	8004778 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004368:	f003 0320 	and.w	r3, r3, #32
 800436c:	2b00      	cmp	r3, #0
 800436e:	d008      	beq.n	8004382 <HAL_UART_IRQHandler+0x14e>
 8004370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004374:	f003 0320 	and.w	r3, r3, #32
 8004378:	2b00      	cmp	r3, #0
 800437a:	d002      	beq.n	8004382 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f000 fb92 	bl	8004aa6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	695b      	ldr	r3, [r3, #20]
 8004388:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800438c:	2b40      	cmp	r3, #64	@ 0x40
 800438e:	bf0c      	ite	eq
 8004390:	2301      	moveq	r3, #1
 8004392:	2300      	movne	r3, #0
 8004394:	b2db      	uxtb	r3, r3
 8004396:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800439e:	f003 0308 	and.w	r3, r3, #8
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d103      	bne.n	80043ae <HAL_UART_IRQHandler+0x17a>
 80043a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d04f      	beq.n	800444e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f000 fa9d 	bl	80048ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	695b      	ldr	r3, [r3, #20]
 80043ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043be:	2b40      	cmp	r3, #64	@ 0x40
 80043c0:	d141      	bne.n	8004446 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	3314      	adds	r3, #20
 80043c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80043d0:	e853 3f00 	ldrex	r3, [r3]
 80043d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80043d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80043dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	3314      	adds	r3, #20
 80043ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80043ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80043f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80043fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80043fe:	e841 2300 	strex	r3, r2, [r1]
 8004402:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004406:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1d9      	bne.n	80043c2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004412:	2b00      	cmp	r3, #0
 8004414:	d013      	beq.n	800443e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800441a:	4a8a      	ldr	r2, [pc, #552]	@ (8004644 <HAL_UART_IRQHandler+0x410>)
 800441c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004422:	4618      	mov	r0, r3
 8004424:	f7fd fec3 	bl	80021ae <HAL_DMA_Abort_IT>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d016      	beq.n	800445c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004438:	4610      	mov	r0, r2
 800443a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800443c:	e00e      	b.n	800445c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f000 f9ac 	bl	800479c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004444:	e00a      	b.n	800445c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f000 f9a8 	bl	800479c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800444c:	e006      	b.n	800445c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f000 f9a4 	bl	800479c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800445a:	e18d      	b.n	8004778 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800445c:	bf00      	nop
    return;
 800445e:	e18b      	b.n	8004778 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004464:	2b01      	cmp	r3, #1
 8004466:	f040 8167 	bne.w	8004738 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800446a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800446e:	f003 0310 	and.w	r3, r3, #16
 8004472:	2b00      	cmp	r3, #0
 8004474:	f000 8160 	beq.w	8004738 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800447c:	f003 0310 	and.w	r3, r3, #16
 8004480:	2b00      	cmp	r3, #0
 8004482:	f000 8159 	beq.w	8004738 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004486:	2300      	movs	r3, #0
 8004488:	60bb      	str	r3, [r7, #8]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	60bb      	str	r3, [r7, #8]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	60bb      	str	r3, [r7, #8]
 800449a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044a6:	2b40      	cmp	r3, #64	@ 0x40
 80044a8:	f040 80ce 	bne.w	8004648 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80044b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80044bc:	2b00      	cmp	r3, #0
 80044be:	f000 80a9 	beq.w	8004614 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80044ca:	429a      	cmp	r2, r3
 80044cc:	f080 80a2 	bcs.w	8004614 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80044d6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044dc:	69db      	ldr	r3, [r3, #28]
 80044de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044e2:	f000 8088 	beq.w	80045f6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	330c      	adds	r3, #12
 80044ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80044f4:	e853 3f00 	ldrex	r3, [r3]
 80044f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80044fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004500:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004504:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	330c      	adds	r3, #12
 800450e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004512:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004516:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800451e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004522:	e841 2300 	strex	r3, r2, [r1]
 8004526:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800452a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1d9      	bne.n	80044e6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	3314      	adds	r3, #20
 8004538:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800453c:	e853 3f00 	ldrex	r3, [r3]
 8004540:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004542:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004544:	f023 0301 	bic.w	r3, r3, #1
 8004548:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	3314      	adds	r3, #20
 8004552:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004556:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800455a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800455e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004562:	e841 2300 	strex	r3, r2, [r1]
 8004566:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004568:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1e1      	bne.n	8004532 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	3314      	adds	r3, #20
 8004574:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004576:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004578:	e853 3f00 	ldrex	r3, [r3]
 800457c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800457e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004580:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004584:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	3314      	adds	r3, #20
 800458e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004592:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004594:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004596:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004598:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800459a:	e841 2300 	strex	r3, r2, [r1]
 800459e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80045a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1e3      	bne.n	800456e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2220      	movs	r2, #32
 80045aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	330c      	adds	r3, #12
 80045ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045be:	e853 3f00 	ldrex	r3, [r3]
 80045c2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80045c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045c6:	f023 0310 	bic.w	r3, r3, #16
 80045ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	330c      	adds	r3, #12
 80045d4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80045d8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80045da:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045dc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80045de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80045e0:	e841 2300 	strex	r3, r2, [r1]
 80045e4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80045e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1e3      	bne.n	80045b4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045f0:	4618      	mov	r0, r3
 80045f2:	f7fd fd6c 	bl	80020ce <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2202      	movs	r2, #2
 80045fa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004604:	b29b      	uxth	r3, r3
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	b29b      	uxth	r3, r3
 800460a:	4619      	mov	r1, r3
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f000 f8cf 	bl	80047b0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004612:	e0b3      	b.n	800477c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004618:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800461c:	429a      	cmp	r2, r3
 800461e:	f040 80ad 	bne.w	800477c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004626:	69db      	ldr	r3, [r3, #28]
 8004628:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800462c:	f040 80a6 	bne.w	800477c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2202      	movs	r2, #2
 8004634:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800463a:	4619      	mov	r1, r3
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f000 f8b7 	bl	80047b0 <HAL_UARTEx_RxEventCallback>
      return;
 8004642:	e09b      	b.n	800477c <HAL_UART_IRQHandler+0x548>
 8004644:	080049b5 	.word	0x080049b5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004650:	b29b      	uxth	r3, r3
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800465c:	b29b      	uxth	r3, r3
 800465e:	2b00      	cmp	r3, #0
 8004660:	f000 808e 	beq.w	8004780 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004664:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004668:	2b00      	cmp	r3, #0
 800466a:	f000 8089 	beq.w	8004780 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	330c      	adds	r3, #12
 8004674:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004678:	e853 3f00 	ldrex	r3, [r3]
 800467c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800467e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004680:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004684:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	330c      	adds	r3, #12
 800468e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004692:	647a      	str	r2, [r7, #68]	@ 0x44
 8004694:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004696:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004698:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800469a:	e841 2300 	strex	r3, r2, [r1]
 800469e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80046a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d1e3      	bne.n	800466e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	3314      	adds	r3, #20
 80046ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b0:	e853 3f00 	ldrex	r3, [r3]
 80046b4:	623b      	str	r3, [r7, #32]
   return(result);
 80046b6:	6a3b      	ldr	r3, [r7, #32]
 80046b8:	f023 0301 	bic.w	r3, r3, #1
 80046bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	3314      	adds	r3, #20
 80046c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80046ca:	633a      	str	r2, [r7, #48]	@ 0x30
 80046cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80046d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046d2:	e841 2300 	strex	r3, r2, [r1]
 80046d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80046d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1e3      	bne.n	80046a6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2220      	movs	r2, #32
 80046e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	330c      	adds	r3, #12
 80046f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	e853 3f00 	ldrex	r3, [r3]
 80046fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f023 0310 	bic.w	r3, r3, #16
 8004702:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	330c      	adds	r3, #12
 800470c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004710:	61fa      	str	r2, [r7, #28]
 8004712:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004714:	69b9      	ldr	r1, [r7, #24]
 8004716:	69fa      	ldr	r2, [r7, #28]
 8004718:	e841 2300 	strex	r3, r2, [r1]
 800471c:	617b      	str	r3, [r7, #20]
   return(result);
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d1e3      	bne.n	80046ec <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2202      	movs	r2, #2
 8004728:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800472a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800472e:	4619      	mov	r1, r3
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f000 f83d 	bl	80047b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004736:	e023      	b.n	8004780 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004738:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800473c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004740:	2b00      	cmp	r3, #0
 8004742:	d009      	beq.n	8004758 <HAL_UART_IRQHandler+0x524>
 8004744:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004748:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800474c:	2b00      	cmp	r3, #0
 800474e:	d003      	beq.n	8004758 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f000 f940 	bl	80049d6 <UART_Transmit_IT>
    return;
 8004756:	e014      	b.n	8004782 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800475c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004760:	2b00      	cmp	r3, #0
 8004762:	d00e      	beq.n	8004782 <HAL_UART_IRQHandler+0x54e>
 8004764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800476c:	2b00      	cmp	r3, #0
 800476e:	d008      	beq.n	8004782 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f000 f980 	bl	8004a76 <UART_EndTransmit_IT>
    return;
 8004776:	e004      	b.n	8004782 <HAL_UART_IRQHandler+0x54e>
    return;
 8004778:	bf00      	nop
 800477a:	e002      	b.n	8004782 <HAL_UART_IRQHandler+0x54e>
      return;
 800477c:	bf00      	nop
 800477e:	e000      	b.n	8004782 <HAL_UART_IRQHandler+0x54e>
      return;
 8004780:	bf00      	nop
  }
}
 8004782:	37e8      	adds	r7, #232	@ 0xe8
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	460b      	mov	r3, r1
 80047ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80047bc:	bf00      	nop
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b086      	sub	sp, #24
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	603b      	str	r3, [r7, #0]
 80047d4:	4613      	mov	r3, r2
 80047d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047d8:	e03b      	b.n	8004852 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047da:	6a3b      	ldr	r3, [r7, #32]
 80047dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e0:	d037      	beq.n	8004852 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047e2:	f7fd fb33 	bl	8001e4c <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	6a3a      	ldr	r2, [r7, #32]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d302      	bcc.n	80047f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80047f2:	6a3b      	ldr	r3, [r7, #32]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d101      	bne.n	80047fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e03a      	b.n	8004872 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	f003 0304 	and.w	r3, r3, #4
 8004806:	2b00      	cmp	r3, #0
 8004808:	d023      	beq.n	8004852 <UART_WaitOnFlagUntilTimeout+0x8a>
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	2b80      	cmp	r3, #128	@ 0x80
 800480e:	d020      	beq.n	8004852 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	2b40      	cmp	r3, #64	@ 0x40
 8004814:	d01d      	beq.n	8004852 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0308 	and.w	r3, r3, #8
 8004820:	2b08      	cmp	r3, #8
 8004822:	d116      	bne.n	8004852 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004824:	2300      	movs	r3, #0
 8004826:	617b      	str	r3, [r7, #20]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	617b      	str	r3, [r7, #20]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	617b      	str	r3, [r7, #20]
 8004838:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800483a:	68f8      	ldr	r0, [r7, #12]
 800483c:	f000 f857 	bl	80048ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2208      	movs	r2, #8
 8004844:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e00f      	b.n	8004872 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	4013      	ands	r3, r2
 800485c:	68ba      	ldr	r2, [r7, #8]
 800485e:	429a      	cmp	r2, r3
 8004860:	bf0c      	ite	eq
 8004862:	2301      	moveq	r3, #1
 8004864:	2300      	movne	r3, #0
 8004866:	b2db      	uxtb	r3, r3
 8004868:	461a      	mov	r2, r3
 800486a:	79fb      	ldrb	r3, [r7, #7]
 800486c:	429a      	cmp	r2, r3
 800486e:	d0b4      	beq.n	80047da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3718      	adds	r7, #24
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800487a:	b480      	push	{r7}
 800487c:	b085      	sub	sp, #20
 800487e:	af00      	add	r7, sp, #0
 8004880:	60f8      	str	r0, [r7, #12]
 8004882:	60b9      	str	r1, [r7, #8]
 8004884:	4613      	mov	r3, r2
 8004886:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	68ba      	ldr	r2, [r7, #8]
 800488c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	88fa      	ldrh	r2, [r7, #6]
 8004892:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	88fa      	ldrh	r2, [r7, #6]
 8004898:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2222      	movs	r2, #34	@ 0x22
 80048a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	691b      	ldr	r3, [r3, #16]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d007      	beq.n	80048c0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68da      	ldr	r2, [r3, #12]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048be:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	695a      	ldr	r2, [r3, #20]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0201 	orr.w	r2, r2, #1
 80048ce:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68da      	ldr	r2, [r3, #12]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f042 0220 	orr.w	r2, r2, #32
 80048de:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3714      	adds	r7, #20
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr

080048ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b095      	sub	sp, #84	@ 0x54
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	330c      	adds	r3, #12
 80048fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004900:	e853 3f00 	ldrex	r3, [r3]
 8004904:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004908:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800490c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	330c      	adds	r3, #12
 8004914:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004916:	643a      	str	r2, [r7, #64]	@ 0x40
 8004918:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800491a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800491c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800491e:	e841 2300 	strex	r3, r2, [r1]
 8004922:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004926:	2b00      	cmp	r3, #0
 8004928:	d1e5      	bne.n	80048f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	3314      	adds	r3, #20
 8004930:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004932:	6a3b      	ldr	r3, [r7, #32]
 8004934:	e853 3f00 	ldrex	r3, [r3]
 8004938:	61fb      	str	r3, [r7, #28]
   return(result);
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	f023 0301 	bic.w	r3, r3, #1
 8004940:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	3314      	adds	r3, #20
 8004948:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800494a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800494c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800494e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004950:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004952:	e841 2300 	strex	r3, r2, [r1]
 8004956:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1e5      	bne.n	800492a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004962:	2b01      	cmp	r3, #1
 8004964:	d119      	bne.n	800499a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	330c      	adds	r3, #12
 800496c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	e853 3f00 	ldrex	r3, [r3]
 8004974:	60bb      	str	r3, [r7, #8]
   return(result);
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	f023 0310 	bic.w	r3, r3, #16
 800497c:	647b      	str	r3, [r7, #68]	@ 0x44
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	330c      	adds	r3, #12
 8004984:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004986:	61ba      	str	r2, [r7, #24]
 8004988:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800498a:	6979      	ldr	r1, [r7, #20]
 800498c:	69ba      	ldr	r2, [r7, #24]
 800498e:	e841 2300 	strex	r3, r2, [r1]
 8004992:	613b      	str	r3, [r7, #16]
   return(result);
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1e5      	bne.n	8004966 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2220      	movs	r2, #32
 800499e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80049a8:	bf00      	nop
 80049aa:	3754      	adds	r7, #84	@ 0x54
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f7ff fee7 	bl	800479c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049ce:	bf00      	nop
 80049d0:	3710      	adds	r7, #16
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}

080049d6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80049d6:	b480      	push	{r7}
 80049d8:	b085      	sub	sp, #20
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b21      	cmp	r3, #33	@ 0x21
 80049e8:	d13e      	bne.n	8004a68 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049f2:	d114      	bne.n	8004a1e <UART_Transmit_IT+0x48>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d110      	bne.n	8004a1e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a1b      	ldr	r3, [r3, #32]
 8004a00:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	881b      	ldrh	r3, [r3, #0]
 8004a06:	461a      	mov	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a10:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a1b      	ldr	r3, [r3, #32]
 8004a16:	1c9a      	adds	r2, r3, #2
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	621a      	str	r2, [r3, #32]
 8004a1c:	e008      	b.n	8004a30 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	1c59      	adds	r1, r3, #1
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	6211      	str	r1, [r2, #32]
 8004a28:	781a      	ldrb	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	3b01      	subs	r3, #1
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10f      	bne.n	8004a64 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68da      	ldr	r2, [r3, #12]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a52:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68da      	ldr	r2, [r3, #12]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a62:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a64:	2300      	movs	r3, #0
 8004a66:	e000      	b.n	8004a6a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004a68:	2302      	movs	r3, #2
  }
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3714      	adds	r7, #20
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr

08004a76 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b082      	sub	sp, #8
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68da      	ldr	r2, [r3, #12]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a8c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2220      	movs	r2, #32
 8004a92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f7ff fe76 	bl	8004788 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a9c:	2300      	movs	r3, #0
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3708      	adds	r7, #8
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}

08004aa6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004aa6:	b580      	push	{r7, lr}
 8004aa8:	b08c      	sub	sp, #48	@ 0x30
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b22      	cmp	r3, #34	@ 0x22
 8004ac0:	f040 80aa 	bne.w	8004c18 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004acc:	d115      	bne.n	8004afa <UART_Receive_IT+0x54>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d111      	bne.n	8004afa <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ada:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ae8:	b29a      	uxth	r2, r3
 8004aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af2:	1c9a      	adds	r2, r3, #2
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	629a      	str	r2, [r3, #40]	@ 0x28
 8004af8:	e024      	b.n	8004b44 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b08:	d007      	beq.n	8004b1a <UART_Receive_IT+0x74>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d10a      	bne.n	8004b28 <UART_Receive_IT+0x82>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d106      	bne.n	8004b28 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	b2da      	uxtb	r2, r3
 8004b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b24:	701a      	strb	r2, [r3, #0]
 8004b26:	e008      	b.n	8004b3a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b34:	b2da      	uxtb	r2, r3
 8004b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b38:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b3e:	1c5a      	adds	r2, r3, #1
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	4619      	mov	r1, r3
 8004b52:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d15d      	bne.n	8004c14 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68da      	ldr	r2, [r3, #12]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f022 0220 	bic.w	r2, r2, #32
 8004b66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68da      	ldr	r2, [r3, #12]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	695a      	ldr	r2, [r3, #20]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f022 0201 	bic.w	r2, r2, #1
 8004b86:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2220      	movs	r2, #32
 8004b8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d135      	bne.n	8004c0a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	330c      	adds	r3, #12
 8004baa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	e853 3f00 	ldrex	r3, [r3]
 8004bb2:	613b      	str	r3, [r7, #16]
   return(result);
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	f023 0310 	bic.w	r3, r3, #16
 8004bba:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	330c      	adds	r3, #12
 8004bc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bc4:	623a      	str	r2, [r7, #32]
 8004bc6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc8:	69f9      	ldr	r1, [r7, #28]
 8004bca:	6a3a      	ldr	r2, [r7, #32]
 8004bcc:	e841 2300 	strex	r3, r2, [r1]
 8004bd0:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d1e5      	bne.n	8004ba4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 0310 	and.w	r3, r3, #16
 8004be2:	2b10      	cmp	r3, #16
 8004be4:	d10a      	bne.n	8004bfc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004be6:	2300      	movs	r3, #0
 8004be8:	60fb      	str	r3, [r7, #12]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	60fb      	str	r3, [r7, #12]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	60fb      	str	r3, [r7, #12]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c00:	4619      	mov	r1, r3
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f7ff fdd4 	bl	80047b0 <HAL_UARTEx_RxEventCallback>
 8004c08:	e002      	b.n	8004c10 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f7fc fbde 	bl	80013cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004c10:	2300      	movs	r3, #0
 8004c12:	e002      	b.n	8004c1a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004c14:	2300      	movs	r3, #0
 8004c16:	e000      	b.n	8004c1a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004c18:	2302      	movs	r3, #2
  }
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3730      	adds	r7, #48	@ 0x30
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
	...

08004c24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c28:	b0c0      	sub	sp, #256	@ 0x100
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c40:	68d9      	ldr	r1, [r3, #12]
 8004c42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	ea40 0301 	orr.w	r3, r0, r1
 8004c4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c52:	689a      	ldr	r2, [r3, #8]
 8004c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	431a      	orrs	r2, r3
 8004c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	431a      	orrs	r2, r3
 8004c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004c7c:	f021 010c 	bic.w	r1, r1, #12
 8004c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004c8a:	430b      	orrs	r3, r1
 8004c8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c9e:	6999      	ldr	r1, [r3, #24]
 8004ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	ea40 0301 	orr.w	r3, r0, r1
 8004caa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	4b8f      	ldr	r3, [pc, #572]	@ (8004ef0 <UART_SetConfig+0x2cc>)
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d005      	beq.n	8004cc4 <UART_SetConfig+0xa0>
 8004cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	4b8d      	ldr	r3, [pc, #564]	@ (8004ef4 <UART_SetConfig+0x2d0>)
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d104      	bne.n	8004cce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004cc4:	f7fe fd6e 	bl	80037a4 <HAL_RCC_GetPCLK2Freq>
 8004cc8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004ccc:	e003      	b.n	8004cd6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004cce:	f7fe fd55 	bl	800377c <HAL_RCC_GetPCLK1Freq>
 8004cd2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cda:	69db      	ldr	r3, [r3, #28]
 8004cdc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ce0:	f040 810c 	bne.w	8004efc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ce4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004cee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004cf2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004cf6:	4622      	mov	r2, r4
 8004cf8:	462b      	mov	r3, r5
 8004cfa:	1891      	adds	r1, r2, r2
 8004cfc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004cfe:	415b      	adcs	r3, r3
 8004d00:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d02:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004d06:	4621      	mov	r1, r4
 8004d08:	eb12 0801 	adds.w	r8, r2, r1
 8004d0c:	4629      	mov	r1, r5
 8004d0e:	eb43 0901 	adc.w	r9, r3, r1
 8004d12:	f04f 0200 	mov.w	r2, #0
 8004d16:	f04f 0300 	mov.w	r3, #0
 8004d1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d26:	4690      	mov	r8, r2
 8004d28:	4699      	mov	r9, r3
 8004d2a:	4623      	mov	r3, r4
 8004d2c:	eb18 0303 	adds.w	r3, r8, r3
 8004d30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004d34:	462b      	mov	r3, r5
 8004d36:	eb49 0303 	adc.w	r3, r9, r3
 8004d3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004d4a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004d4e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004d52:	460b      	mov	r3, r1
 8004d54:	18db      	adds	r3, r3, r3
 8004d56:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d58:	4613      	mov	r3, r2
 8004d5a:	eb42 0303 	adc.w	r3, r2, r3
 8004d5e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004d64:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004d68:	f7fb fa92 	bl	8000290 <__aeabi_uldivmod>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	460b      	mov	r3, r1
 8004d70:	4b61      	ldr	r3, [pc, #388]	@ (8004ef8 <UART_SetConfig+0x2d4>)
 8004d72:	fba3 2302 	umull	r2, r3, r3, r2
 8004d76:	095b      	lsrs	r3, r3, #5
 8004d78:	011c      	lsls	r4, r3, #4
 8004d7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d84:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004d88:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004d8c:	4642      	mov	r2, r8
 8004d8e:	464b      	mov	r3, r9
 8004d90:	1891      	adds	r1, r2, r2
 8004d92:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004d94:	415b      	adcs	r3, r3
 8004d96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004d9c:	4641      	mov	r1, r8
 8004d9e:	eb12 0a01 	adds.w	sl, r2, r1
 8004da2:	4649      	mov	r1, r9
 8004da4:	eb43 0b01 	adc.w	fp, r3, r1
 8004da8:	f04f 0200 	mov.w	r2, #0
 8004dac:	f04f 0300 	mov.w	r3, #0
 8004db0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004db4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004db8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004dbc:	4692      	mov	sl, r2
 8004dbe:	469b      	mov	fp, r3
 8004dc0:	4643      	mov	r3, r8
 8004dc2:	eb1a 0303 	adds.w	r3, sl, r3
 8004dc6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004dca:	464b      	mov	r3, r9
 8004dcc:	eb4b 0303 	adc.w	r3, fp, r3
 8004dd0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004de0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004de4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004de8:	460b      	mov	r3, r1
 8004dea:	18db      	adds	r3, r3, r3
 8004dec:	643b      	str	r3, [r7, #64]	@ 0x40
 8004dee:	4613      	mov	r3, r2
 8004df0:	eb42 0303 	adc.w	r3, r2, r3
 8004df4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004df6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004dfa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004dfe:	f7fb fa47 	bl	8000290 <__aeabi_uldivmod>
 8004e02:	4602      	mov	r2, r0
 8004e04:	460b      	mov	r3, r1
 8004e06:	4611      	mov	r1, r2
 8004e08:	4b3b      	ldr	r3, [pc, #236]	@ (8004ef8 <UART_SetConfig+0x2d4>)
 8004e0a:	fba3 2301 	umull	r2, r3, r3, r1
 8004e0e:	095b      	lsrs	r3, r3, #5
 8004e10:	2264      	movs	r2, #100	@ 0x64
 8004e12:	fb02 f303 	mul.w	r3, r2, r3
 8004e16:	1acb      	subs	r3, r1, r3
 8004e18:	00db      	lsls	r3, r3, #3
 8004e1a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004e1e:	4b36      	ldr	r3, [pc, #216]	@ (8004ef8 <UART_SetConfig+0x2d4>)
 8004e20:	fba3 2302 	umull	r2, r3, r3, r2
 8004e24:	095b      	lsrs	r3, r3, #5
 8004e26:	005b      	lsls	r3, r3, #1
 8004e28:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004e2c:	441c      	add	r4, r3
 8004e2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e32:	2200      	movs	r2, #0
 8004e34:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004e38:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004e3c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004e40:	4642      	mov	r2, r8
 8004e42:	464b      	mov	r3, r9
 8004e44:	1891      	adds	r1, r2, r2
 8004e46:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004e48:	415b      	adcs	r3, r3
 8004e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004e50:	4641      	mov	r1, r8
 8004e52:	1851      	adds	r1, r2, r1
 8004e54:	6339      	str	r1, [r7, #48]	@ 0x30
 8004e56:	4649      	mov	r1, r9
 8004e58:	414b      	adcs	r3, r1
 8004e5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e5c:	f04f 0200 	mov.w	r2, #0
 8004e60:	f04f 0300 	mov.w	r3, #0
 8004e64:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004e68:	4659      	mov	r1, fp
 8004e6a:	00cb      	lsls	r3, r1, #3
 8004e6c:	4651      	mov	r1, sl
 8004e6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e72:	4651      	mov	r1, sl
 8004e74:	00ca      	lsls	r2, r1, #3
 8004e76:	4610      	mov	r0, r2
 8004e78:	4619      	mov	r1, r3
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	4642      	mov	r2, r8
 8004e7e:	189b      	adds	r3, r3, r2
 8004e80:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e84:	464b      	mov	r3, r9
 8004e86:	460a      	mov	r2, r1
 8004e88:	eb42 0303 	adc.w	r3, r2, r3
 8004e8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e9c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004ea0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	18db      	adds	r3, r3, r3
 8004ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004eaa:	4613      	mov	r3, r2
 8004eac:	eb42 0303 	adc.w	r3, r2, r3
 8004eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004eb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004eb6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004eba:	f7fb f9e9 	bl	8000290 <__aeabi_uldivmod>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ef8 <UART_SetConfig+0x2d4>)
 8004ec4:	fba3 1302 	umull	r1, r3, r3, r2
 8004ec8:	095b      	lsrs	r3, r3, #5
 8004eca:	2164      	movs	r1, #100	@ 0x64
 8004ecc:	fb01 f303 	mul.w	r3, r1, r3
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	00db      	lsls	r3, r3, #3
 8004ed4:	3332      	adds	r3, #50	@ 0x32
 8004ed6:	4a08      	ldr	r2, [pc, #32]	@ (8004ef8 <UART_SetConfig+0x2d4>)
 8004ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8004edc:	095b      	lsrs	r3, r3, #5
 8004ede:	f003 0207 	and.w	r2, r3, #7
 8004ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4422      	add	r2, r4
 8004eea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004eec:	e106      	b.n	80050fc <UART_SetConfig+0x4d8>
 8004eee:	bf00      	nop
 8004ef0:	40011000 	.word	0x40011000
 8004ef4:	40011400 	.word	0x40011400
 8004ef8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004efc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f00:	2200      	movs	r2, #0
 8004f02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f06:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004f0a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004f0e:	4642      	mov	r2, r8
 8004f10:	464b      	mov	r3, r9
 8004f12:	1891      	adds	r1, r2, r2
 8004f14:	6239      	str	r1, [r7, #32]
 8004f16:	415b      	adcs	r3, r3
 8004f18:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f1a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f1e:	4641      	mov	r1, r8
 8004f20:	1854      	adds	r4, r2, r1
 8004f22:	4649      	mov	r1, r9
 8004f24:	eb43 0501 	adc.w	r5, r3, r1
 8004f28:	f04f 0200 	mov.w	r2, #0
 8004f2c:	f04f 0300 	mov.w	r3, #0
 8004f30:	00eb      	lsls	r3, r5, #3
 8004f32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f36:	00e2      	lsls	r2, r4, #3
 8004f38:	4614      	mov	r4, r2
 8004f3a:	461d      	mov	r5, r3
 8004f3c:	4643      	mov	r3, r8
 8004f3e:	18e3      	adds	r3, r4, r3
 8004f40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f44:	464b      	mov	r3, r9
 8004f46:	eb45 0303 	adc.w	r3, r5, r3
 8004f4a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004f5a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004f5e:	f04f 0200 	mov.w	r2, #0
 8004f62:	f04f 0300 	mov.w	r3, #0
 8004f66:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004f6a:	4629      	mov	r1, r5
 8004f6c:	008b      	lsls	r3, r1, #2
 8004f6e:	4621      	mov	r1, r4
 8004f70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f74:	4621      	mov	r1, r4
 8004f76:	008a      	lsls	r2, r1, #2
 8004f78:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004f7c:	f7fb f988 	bl	8000290 <__aeabi_uldivmod>
 8004f80:	4602      	mov	r2, r0
 8004f82:	460b      	mov	r3, r1
 8004f84:	4b60      	ldr	r3, [pc, #384]	@ (8005108 <UART_SetConfig+0x4e4>)
 8004f86:	fba3 2302 	umull	r2, r3, r3, r2
 8004f8a:	095b      	lsrs	r3, r3, #5
 8004f8c:	011c      	lsls	r4, r3, #4
 8004f8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f92:	2200      	movs	r2, #0
 8004f94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004f98:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004f9c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004fa0:	4642      	mov	r2, r8
 8004fa2:	464b      	mov	r3, r9
 8004fa4:	1891      	adds	r1, r2, r2
 8004fa6:	61b9      	str	r1, [r7, #24]
 8004fa8:	415b      	adcs	r3, r3
 8004faa:	61fb      	str	r3, [r7, #28]
 8004fac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fb0:	4641      	mov	r1, r8
 8004fb2:	1851      	adds	r1, r2, r1
 8004fb4:	6139      	str	r1, [r7, #16]
 8004fb6:	4649      	mov	r1, r9
 8004fb8:	414b      	adcs	r3, r1
 8004fba:	617b      	str	r3, [r7, #20]
 8004fbc:	f04f 0200 	mov.w	r2, #0
 8004fc0:	f04f 0300 	mov.w	r3, #0
 8004fc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004fc8:	4659      	mov	r1, fp
 8004fca:	00cb      	lsls	r3, r1, #3
 8004fcc:	4651      	mov	r1, sl
 8004fce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fd2:	4651      	mov	r1, sl
 8004fd4:	00ca      	lsls	r2, r1, #3
 8004fd6:	4610      	mov	r0, r2
 8004fd8:	4619      	mov	r1, r3
 8004fda:	4603      	mov	r3, r0
 8004fdc:	4642      	mov	r2, r8
 8004fde:	189b      	adds	r3, r3, r2
 8004fe0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004fe4:	464b      	mov	r3, r9
 8004fe6:	460a      	mov	r2, r1
 8004fe8:	eb42 0303 	adc.w	r3, r2, r3
 8004fec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004ffa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004ffc:	f04f 0200 	mov.w	r2, #0
 8005000:	f04f 0300 	mov.w	r3, #0
 8005004:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005008:	4649      	mov	r1, r9
 800500a:	008b      	lsls	r3, r1, #2
 800500c:	4641      	mov	r1, r8
 800500e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005012:	4641      	mov	r1, r8
 8005014:	008a      	lsls	r2, r1, #2
 8005016:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800501a:	f7fb f939 	bl	8000290 <__aeabi_uldivmod>
 800501e:	4602      	mov	r2, r0
 8005020:	460b      	mov	r3, r1
 8005022:	4611      	mov	r1, r2
 8005024:	4b38      	ldr	r3, [pc, #224]	@ (8005108 <UART_SetConfig+0x4e4>)
 8005026:	fba3 2301 	umull	r2, r3, r3, r1
 800502a:	095b      	lsrs	r3, r3, #5
 800502c:	2264      	movs	r2, #100	@ 0x64
 800502e:	fb02 f303 	mul.w	r3, r2, r3
 8005032:	1acb      	subs	r3, r1, r3
 8005034:	011b      	lsls	r3, r3, #4
 8005036:	3332      	adds	r3, #50	@ 0x32
 8005038:	4a33      	ldr	r2, [pc, #204]	@ (8005108 <UART_SetConfig+0x4e4>)
 800503a:	fba2 2303 	umull	r2, r3, r2, r3
 800503e:	095b      	lsrs	r3, r3, #5
 8005040:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005044:	441c      	add	r4, r3
 8005046:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800504a:	2200      	movs	r2, #0
 800504c:	673b      	str	r3, [r7, #112]	@ 0x70
 800504e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005050:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005054:	4642      	mov	r2, r8
 8005056:	464b      	mov	r3, r9
 8005058:	1891      	adds	r1, r2, r2
 800505a:	60b9      	str	r1, [r7, #8]
 800505c:	415b      	adcs	r3, r3
 800505e:	60fb      	str	r3, [r7, #12]
 8005060:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005064:	4641      	mov	r1, r8
 8005066:	1851      	adds	r1, r2, r1
 8005068:	6039      	str	r1, [r7, #0]
 800506a:	4649      	mov	r1, r9
 800506c:	414b      	adcs	r3, r1
 800506e:	607b      	str	r3, [r7, #4]
 8005070:	f04f 0200 	mov.w	r2, #0
 8005074:	f04f 0300 	mov.w	r3, #0
 8005078:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800507c:	4659      	mov	r1, fp
 800507e:	00cb      	lsls	r3, r1, #3
 8005080:	4651      	mov	r1, sl
 8005082:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005086:	4651      	mov	r1, sl
 8005088:	00ca      	lsls	r2, r1, #3
 800508a:	4610      	mov	r0, r2
 800508c:	4619      	mov	r1, r3
 800508e:	4603      	mov	r3, r0
 8005090:	4642      	mov	r2, r8
 8005092:	189b      	adds	r3, r3, r2
 8005094:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005096:	464b      	mov	r3, r9
 8005098:	460a      	mov	r2, r1
 800509a:	eb42 0303 	adc.w	r3, r2, r3
 800509e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80050a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80050aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80050ac:	f04f 0200 	mov.w	r2, #0
 80050b0:	f04f 0300 	mov.w	r3, #0
 80050b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80050b8:	4649      	mov	r1, r9
 80050ba:	008b      	lsls	r3, r1, #2
 80050bc:	4641      	mov	r1, r8
 80050be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050c2:	4641      	mov	r1, r8
 80050c4:	008a      	lsls	r2, r1, #2
 80050c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80050ca:	f7fb f8e1 	bl	8000290 <__aeabi_uldivmod>
 80050ce:	4602      	mov	r2, r0
 80050d0:	460b      	mov	r3, r1
 80050d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005108 <UART_SetConfig+0x4e4>)
 80050d4:	fba3 1302 	umull	r1, r3, r3, r2
 80050d8:	095b      	lsrs	r3, r3, #5
 80050da:	2164      	movs	r1, #100	@ 0x64
 80050dc:	fb01 f303 	mul.w	r3, r1, r3
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	011b      	lsls	r3, r3, #4
 80050e4:	3332      	adds	r3, #50	@ 0x32
 80050e6:	4a08      	ldr	r2, [pc, #32]	@ (8005108 <UART_SetConfig+0x4e4>)
 80050e8:	fba2 2303 	umull	r2, r3, r2, r3
 80050ec:	095b      	lsrs	r3, r3, #5
 80050ee:	f003 020f 	and.w	r2, r3, #15
 80050f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4422      	add	r2, r4
 80050fa:	609a      	str	r2, [r3, #8]
}
 80050fc:	bf00      	nop
 80050fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005102:	46bd      	mov	sp, r7
 8005104:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005108:	51eb851f 	.word	0x51eb851f

0800510c <queInit>:
 */
#include "circled_que.h"

#define QUE_IS_FULL 1

void queInit(CircleQue_tpye* que){
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
	que->top = 0;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	601a      	str	r2, [r3, #0]
	que->tail = 0;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	605a      	str	r2, [r3, #4]
}
 8005120:	bf00      	nop
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <isQueFull>:

int isQueFull(CircleQue_tpye* que) {
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
	return que->top == (que->tail + 1) % QUE_SIZE;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	3301      	adds	r3, #1
 800513e:	4259      	negs	r1, r3
 8005140:	f003 0303 	and.w	r3, r3, #3
 8005144:	f001 0103 	and.w	r1, r1, #3
 8005148:	bf58      	it	pl
 800514a:	424b      	negpl	r3, r1
 800514c:	429a      	cmp	r2, r3
 800514e:	bf0c      	ite	eq
 8005150:	2301      	moveq	r3, #1
 8005152:	2300      	movne	r3, #0
 8005154:	b2db      	uxtb	r3, r3
}
 8005156:	4618      	mov	r0, r3
 8005158:	370c      	adds	r7, #12
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr

08005162 <isQueEmpty>:

int isQueEmpty(CircleQue_tpye* que) {
 8005162:	b480      	push	{r7}
 8005164:	b083      	sub	sp, #12
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
	return que->top == que->tail;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	429a      	cmp	r2, r3
 8005174:	bf0c      	ite	eq
 8005176:	2301      	moveq	r3, #1
 8005178:	2300      	movne	r3, #0
 800517a:	b2db      	uxtb	r3, r3
}
 800517c:	4618      	mov	r0, r3
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <enQue>:

int enQue(CircleQue_tpye* que, void* data) {
 8005188:	b580      	push	{r7, lr}
 800518a:	b082      	sub	sp, #8
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
	if(isQueFull(que)) return QUE_IS_FULL;
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7ff ffca 	bl	800512c <isQueFull>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d001      	beq.n	80051a2 <enQue+0x1a>
 800519e:	2301      	movs	r3, #1
 80051a0:	e013      	b.n	80051ca <enQue+0x42>
	que->queData[que->tail] = data;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	685a      	ldr	r2, [r3, #4]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	3202      	adds	r2, #2
 80051aa:	6839      	ldr	r1, [r7, #0]
 80051ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	que->tail = (que->tail + 1) % QUE_SIZE;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	3301      	adds	r3, #1
 80051b6:	425a      	negs	r2, r3
 80051b8:	f003 0303 	and.w	r3, r3, #3
 80051bc:	f002 0203 	and.w	r2, r2, #3
 80051c0:	bf58      	it	pl
 80051c2:	4253      	negpl	r3, r2
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	6053      	str	r3, [r2, #4]
	return 0;
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3708      	adds	r7, #8
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}

080051d2 <deQue>:

void* deQue(CircleQue_tpye* que) {
 80051d2:	b580      	push	{r7, lr}
 80051d4:	b084      	sub	sp, #16
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
	if(isQueEmpty(que)) return 0;
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f7ff ffc1 	bl	8005162 <isQueEmpty>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d001      	beq.n	80051ea <deQue+0x18>
 80051e6:	2300      	movs	r3, #0
 80051e8:	e013      	b.n	8005212 <deQue+0x40>
	void* data = que->queData[que->top];
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	3202      	adds	r2, #2
 80051f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051f6:	60fb      	str	r3, [r7, #12]
	que->top = (que->top + 1) % QUE_SIZE;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	3301      	adds	r3, #1
 80051fe:	425a      	negs	r2, r3
 8005200:	f003 0303 	and.w	r3, r3, #3
 8005204:	f002 0203 	and.w	r2, r2, #3
 8005208:	bf58      	it	pl
 800520a:	4253      	negpl	r3, r2
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	6013      	str	r3, [r2, #0]
	return data;
 8005210:	68fb      	ldr	r3, [r7, #12]
}
 8005212:	4618      	mov	r0, r3
 8005214:	3710      	adds	r7, #16
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
	...

0800521c <siprintf>:
 800521c:	b40e      	push	{r1, r2, r3}
 800521e:	b510      	push	{r4, lr}
 8005220:	b09d      	sub	sp, #116	@ 0x74
 8005222:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005224:	9002      	str	r0, [sp, #8]
 8005226:	9006      	str	r0, [sp, #24]
 8005228:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800522c:	480a      	ldr	r0, [pc, #40]	@ (8005258 <siprintf+0x3c>)
 800522e:	9107      	str	r1, [sp, #28]
 8005230:	9104      	str	r1, [sp, #16]
 8005232:	490a      	ldr	r1, [pc, #40]	@ (800525c <siprintf+0x40>)
 8005234:	f853 2b04 	ldr.w	r2, [r3], #4
 8005238:	9105      	str	r1, [sp, #20]
 800523a:	2400      	movs	r4, #0
 800523c:	a902      	add	r1, sp, #8
 800523e:	6800      	ldr	r0, [r0, #0]
 8005240:	9301      	str	r3, [sp, #4]
 8005242:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005244:	f000 f994 	bl	8005570 <_svfiprintf_r>
 8005248:	9b02      	ldr	r3, [sp, #8]
 800524a:	701c      	strb	r4, [r3, #0]
 800524c:	b01d      	add	sp, #116	@ 0x74
 800524e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005252:	b003      	add	sp, #12
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	20000084 	.word	0x20000084
 800525c:	ffff0208 	.word	0xffff0208

08005260 <memset>:
 8005260:	4402      	add	r2, r0
 8005262:	4603      	mov	r3, r0
 8005264:	4293      	cmp	r3, r2
 8005266:	d100      	bne.n	800526a <memset+0xa>
 8005268:	4770      	bx	lr
 800526a:	f803 1b01 	strb.w	r1, [r3], #1
 800526e:	e7f9      	b.n	8005264 <memset+0x4>

08005270 <__errno>:
 8005270:	4b01      	ldr	r3, [pc, #4]	@ (8005278 <__errno+0x8>)
 8005272:	6818      	ldr	r0, [r3, #0]
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	20000084 	.word	0x20000084

0800527c <__libc_init_array>:
 800527c:	b570      	push	{r4, r5, r6, lr}
 800527e:	4d0d      	ldr	r5, [pc, #52]	@ (80052b4 <__libc_init_array+0x38>)
 8005280:	4c0d      	ldr	r4, [pc, #52]	@ (80052b8 <__libc_init_array+0x3c>)
 8005282:	1b64      	subs	r4, r4, r5
 8005284:	10a4      	asrs	r4, r4, #2
 8005286:	2600      	movs	r6, #0
 8005288:	42a6      	cmp	r6, r4
 800528a:	d109      	bne.n	80052a0 <__libc_init_array+0x24>
 800528c:	4d0b      	ldr	r5, [pc, #44]	@ (80052bc <__libc_init_array+0x40>)
 800528e:	4c0c      	ldr	r4, [pc, #48]	@ (80052c0 <__libc_init_array+0x44>)
 8005290:	f000 fc64 	bl	8005b5c <_init>
 8005294:	1b64      	subs	r4, r4, r5
 8005296:	10a4      	asrs	r4, r4, #2
 8005298:	2600      	movs	r6, #0
 800529a:	42a6      	cmp	r6, r4
 800529c:	d105      	bne.n	80052aa <__libc_init_array+0x2e>
 800529e:	bd70      	pop	{r4, r5, r6, pc}
 80052a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80052a4:	4798      	blx	r3
 80052a6:	3601      	adds	r6, #1
 80052a8:	e7ee      	b.n	8005288 <__libc_init_array+0xc>
 80052aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80052ae:	4798      	blx	r3
 80052b0:	3601      	adds	r6, #1
 80052b2:	e7f2      	b.n	800529a <__libc_init_array+0x1e>
 80052b4:	08005c40 	.word	0x08005c40
 80052b8:	08005c40 	.word	0x08005c40
 80052bc:	08005c40 	.word	0x08005c40
 80052c0:	08005c44 	.word	0x08005c44

080052c4 <__retarget_lock_acquire_recursive>:
 80052c4:	4770      	bx	lr

080052c6 <__retarget_lock_release_recursive>:
 80052c6:	4770      	bx	lr

080052c8 <_free_r>:
 80052c8:	b538      	push	{r3, r4, r5, lr}
 80052ca:	4605      	mov	r5, r0
 80052cc:	2900      	cmp	r1, #0
 80052ce:	d041      	beq.n	8005354 <_free_r+0x8c>
 80052d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052d4:	1f0c      	subs	r4, r1, #4
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	bfb8      	it	lt
 80052da:	18e4      	addlt	r4, r4, r3
 80052dc:	f000 f8e0 	bl	80054a0 <__malloc_lock>
 80052e0:	4a1d      	ldr	r2, [pc, #116]	@ (8005358 <_free_r+0x90>)
 80052e2:	6813      	ldr	r3, [r2, #0]
 80052e4:	b933      	cbnz	r3, 80052f4 <_free_r+0x2c>
 80052e6:	6063      	str	r3, [r4, #4]
 80052e8:	6014      	str	r4, [r2, #0]
 80052ea:	4628      	mov	r0, r5
 80052ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052f0:	f000 b8dc 	b.w	80054ac <__malloc_unlock>
 80052f4:	42a3      	cmp	r3, r4
 80052f6:	d908      	bls.n	800530a <_free_r+0x42>
 80052f8:	6820      	ldr	r0, [r4, #0]
 80052fa:	1821      	adds	r1, r4, r0
 80052fc:	428b      	cmp	r3, r1
 80052fe:	bf01      	itttt	eq
 8005300:	6819      	ldreq	r1, [r3, #0]
 8005302:	685b      	ldreq	r3, [r3, #4]
 8005304:	1809      	addeq	r1, r1, r0
 8005306:	6021      	streq	r1, [r4, #0]
 8005308:	e7ed      	b.n	80052e6 <_free_r+0x1e>
 800530a:	461a      	mov	r2, r3
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	b10b      	cbz	r3, 8005314 <_free_r+0x4c>
 8005310:	42a3      	cmp	r3, r4
 8005312:	d9fa      	bls.n	800530a <_free_r+0x42>
 8005314:	6811      	ldr	r1, [r2, #0]
 8005316:	1850      	adds	r0, r2, r1
 8005318:	42a0      	cmp	r0, r4
 800531a:	d10b      	bne.n	8005334 <_free_r+0x6c>
 800531c:	6820      	ldr	r0, [r4, #0]
 800531e:	4401      	add	r1, r0
 8005320:	1850      	adds	r0, r2, r1
 8005322:	4283      	cmp	r3, r0
 8005324:	6011      	str	r1, [r2, #0]
 8005326:	d1e0      	bne.n	80052ea <_free_r+0x22>
 8005328:	6818      	ldr	r0, [r3, #0]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	6053      	str	r3, [r2, #4]
 800532e:	4408      	add	r0, r1
 8005330:	6010      	str	r0, [r2, #0]
 8005332:	e7da      	b.n	80052ea <_free_r+0x22>
 8005334:	d902      	bls.n	800533c <_free_r+0x74>
 8005336:	230c      	movs	r3, #12
 8005338:	602b      	str	r3, [r5, #0]
 800533a:	e7d6      	b.n	80052ea <_free_r+0x22>
 800533c:	6820      	ldr	r0, [r4, #0]
 800533e:	1821      	adds	r1, r4, r0
 8005340:	428b      	cmp	r3, r1
 8005342:	bf04      	itt	eq
 8005344:	6819      	ldreq	r1, [r3, #0]
 8005346:	685b      	ldreq	r3, [r3, #4]
 8005348:	6063      	str	r3, [r4, #4]
 800534a:	bf04      	itt	eq
 800534c:	1809      	addeq	r1, r1, r0
 800534e:	6021      	streq	r1, [r4, #0]
 8005350:	6054      	str	r4, [r2, #4]
 8005352:	e7ca      	b.n	80052ea <_free_r+0x22>
 8005354:	bd38      	pop	{r3, r4, r5, pc}
 8005356:	bf00      	nop
 8005358:	200003d8 	.word	0x200003d8

0800535c <sbrk_aligned>:
 800535c:	b570      	push	{r4, r5, r6, lr}
 800535e:	4e0f      	ldr	r6, [pc, #60]	@ (800539c <sbrk_aligned+0x40>)
 8005360:	460c      	mov	r4, r1
 8005362:	6831      	ldr	r1, [r6, #0]
 8005364:	4605      	mov	r5, r0
 8005366:	b911      	cbnz	r1, 800536e <sbrk_aligned+0x12>
 8005368:	f000 fba4 	bl	8005ab4 <_sbrk_r>
 800536c:	6030      	str	r0, [r6, #0]
 800536e:	4621      	mov	r1, r4
 8005370:	4628      	mov	r0, r5
 8005372:	f000 fb9f 	bl	8005ab4 <_sbrk_r>
 8005376:	1c43      	adds	r3, r0, #1
 8005378:	d103      	bne.n	8005382 <sbrk_aligned+0x26>
 800537a:	f04f 34ff 	mov.w	r4, #4294967295
 800537e:	4620      	mov	r0, r4
 8005380:	bd70      	pop	{r4, r5, r6, pc}
 8005382:	1cc4      	adds	r4, r0, #3
 8005384:	f024 0403 	bic.w	r4, r4, #3
 8005388:	42a0      	cmp	r0, r4
 800538a:	d0f8      	beq.n	800537e <sbrk_aligned+0x22>
 800538c:	1a21      	subs	r1, r4, r0
 800538e:	4628      	mov	r0, r5
 8005390:	f000 fb90 	bl	8005ab4 <_sbrk_r>
 8005394:	3001      	adds	r0, #1
 8005396:	d1f2      	bne.n	800537e <sbrk_aligned+0x22>
 8005398:	e7ef      	b.n	800537a <sbrk_aligned+0x1e>
 800539a:	bf00      	nop
 800539c:	200003d4 	.word	0x200003d4

080053a0 <_malloc_r>:
 80053a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053a4:	1ccd      	adds	r5, r1, #3
 80053a6:	f025 0503 	bic.w	r5, r5, #3
 80053aa:	3508      	adds	r5, #8
 80053ac:	2d0c      	cmp	r5, #12
 80053ae:	bf38      	it	cc
 80053b0:	250c      	movcc	r5, #12
 80053b2:	2d00      	cmp	r5, #0
 80053b4:	4606      	mov	r6, r0
 80053b6:	db01      	blt.n	80053bc <_malloc_r+0x1c>
 80053b8:	42a9      	cmp	r1, r5
 80053ba:	d904      	bls.n	80053c6 <_malloc_r+0x26>
 80053bc:	230c      	movs	r3, #12
 80053be:	6033      	str	r3, [r6, #0]
 80053c0:	2000      	movs	r0, #0
 80053c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800549c <_malloc_r+0xfc>
 80053ca:	f000 f869 	bl	80054a0 <__malloc_lock>
 80053ce:	f8d8 3000 	ldr.w	r3, [r8]
 80053d2:	461c      	mov	r4, r3
 80053d4:	bb44      	cbnz	r4, 8005428 <_malloc_r+0x88>
 80053d6:	4629      	mov	r1, r5
 80053d8:	4630      	mov	r0, r6
 80053da:	f7ff ffbf 	bl	800535c <sbrk_aligned>
 80053de:	1c43      	adds	r3, r0, #1
 80053e0:	4604      	mov	r4, r0
 80053e2:	d158      	bne.n	8005496 <_malloc_r+0xf6>
 80053e4:	f8d8 4000 	ldr.w	r4, [r8]
 80053e8:	4627      	mov	r7, r4
 80053ea:	2f00      	cmp	r7, #0
 80053ec:	d143      	bne.n	8005476 <_malloc_r+0xd6>
 80053ee:	2c00      	cmp	r4, #0
 80053f0:	d04b      	beq.n	800548a <_malloc_r+0xea>
 80053f2:	6823      	ldr	r3, [r4, #0]
 80053f4:	4639      	mov	r1, r7
 80053f6:	4630      	mov	r0, r6
 80053f8:	eb04 0903 	add.w	r9, r4, r3
 80053fc:	f000 fb5a 	bl	8005ab4 <_sbrk_r>
 8005400:	4581      	cmp	r9, r0
 8005402:	d142      	bne.n	800548a <_malloc_r+0xea>
 8005404:	6821      	ldr	r1, [r4, #0]
 8005406:	1a6d      	subs	r5, r5, r1
 8005408:	4629      	mov	r1, r5
 800540a:	4630      	mov	r0, r6
 800540c:	f7ff ffa6 	bl	800535c <sbrk_aligned>
 8005410:	3001      	adds	r0, #1
 8005412:	d03a      	beq.n	800548a <_malloc_r+0xea>
 8005414:	6823      	ldr	r3, [r4, #0]
 8005416:	442b      	add	r3, r5
 8005418:	6023      	str	r3, [r4, #0]
 800541a:	f8d8 3000 	ldr.w	r3, [r8]
 800541e:	685a      	ldr	r2, [r3, #4]
 8005420:	bb62      	cbnz	r2, 800547c <_malloc_r+0xdc>
 8005422:	f8c8 7000 	str.w	r7, [r8]
 8005426:	e00f      	b.n	8005448 <_malloc_r+0xa8>
 8005428:	6822      	ldr	r2, [r4, #0]
 800542a:	1b52      	subs	r2, r2, r5
 800542c:	d420      	bmi.n	8005470 <_malloc_r+0xd0>
 800542e:	2a0b      	cmp	r2, #11
 8005430:	d917      	bls.n	8005462 <_malloc_r+0xc2>
 8005432:	1961      	adds	r1, r4, r5
 8005434:	42a3      	cmp	r3, r4
 8005436:	6025      	str	r5, [r4, #0]
 8005438:	bf18      	it	ne
 800543a:	6059      	strne	r1, [r3, #4]
 800543c:	6863      	ldr	r3, [r4, #4]
 800543e:	bf08      	it	eq
 8005440:	f8c8 1000 	streq.w	r1, [r8]
 8005444:	5162      	str	r2, [r4, r5]
 8005446:	604b      	str	r3, [r1, #4]
 8005448:	4630      	mov	r0, r6
 800544a:	f000 f82f 	bl	80054ac <__malloc_unlock>
 800544e:	f104 000b 	add.w	r0, r4, #11
 8005452:	1d23      	adds	r3, r4, #4
 8005454:	f020 0007 	bic.w	r0, r0, #7
 8005458:	1ac2      	subs	r2, r0, r3
 800545a:	bf1c      	itt	ne
 800545c:	1a1b      	subne	r3, r3, r0
 800545e:	50a3      	strne	r3, [r4, r2]
 8005460:	e7af      	b.n	80053c2 <_malloc_r+0x22>
 8005462:	6862      	ldr	r2, [r4, #4]
 8005464:	42a3      	cmp	r3, r4
 8005466:	bf0c      	ite	eq
 8005468:	f8c8 2000 	streq.w	r2, [r8]
 800546c:	605a      	strne	r2, [r3, #4]
 800546e:	e7eb      	b.n	8005448 <_malloc_r+0xa8>
 8005470:	4623      	mov	r3, r4
 8005472:	6864      	ldr	r4, [r4, #4]
 8005474:	e7ae      	b.n	80053d4 <_malloc_r+0x34>
 8005476:	463c      	mov	r4, r7
 8005478:	687f      	ldr	r7, [r7, #4]
 800547a:	e7b6      	b.n	80053ea <_malloc_r+0x4a>
 800547c:	461a      	mov	r2, r3
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	42a3      	cmp	r3, r4
 8005482:	d1fb      	bne.n	800547c <_malloc_r+0xdc>
 8005484:	2300      	movs	r3, #0
 8005486:	6053      	str	r3, [r2, #4]
 8005488:	e7de      	b.n	8005448 <_malloc_r+0xa8>
 800548a:	230c      	movs	r3, #12
 800548c:	6033      	str	r3, [r6, #0]
 800548e:	4630      	mov	r0, r6
 8005490:	f000 f80c 	bl	80054ac <__malloc_unlock>
 8005494:	e794      	b.n	80053c0 <_malloc_r+0x20>
 8005496:	6005      	str	r5, [r0, #0]
 8005498:	e7d6      	b.n	8005448 <_malloc_r+0xa8>
 800549a:	bf00      	nop
 800549c:	200003d8 	.word	0x200003d8

080054a0 <__malloc_lock>:
 80054a0:	4801      	ldr	r0, [pc, #4]	@ (80054a8 <__malloc_lock+0x8>)
 80054a2:	f7ff bf0f 	b.w	80052c4 <__retarget_lock_acquire_recursive>
 80054a6:	bf00      	nop
 80054a8:	200003d0 	.word	0x200003d0

080054ac <__malloc_unlock>:
 80054ac:	4801      	ldr	r0, [pc, #4]	@ (80054b4 <__malloc_unlock+0x8>)
 80054ae:	f7ff bf0a 	b.w	80052c6 <__retarget_lock_release_recursive>
 80054b2:	bf00      	nop
 80054b4:	200003d0 	.word	0x200003d0

080054b8 <__ssputs_r>:
 80054b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054bc:	688e      	ldr	r6, [r1, #8]
 80054be:	461f      	mov	r7, r3
 80054c0:	42be      	cmp	r6, r7
 80054c2:	680b      	ldr	r3, [r1, #0]
 80054c4:	4682      	mov	sl, r0
 80054c6:	460c      	mov	r4, r1
 80054c8:	4690      	mov	r8, r2
 80054ca:	d82d      	bhi.n	8005528 <__ssputs_r+0x70>
 80054cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80054d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80054d4:	d026      	beq.n	8005524 <__ssputs_r+0x6c>
 80054d6:	6965      	ldr	r5, [r4, #20]
 80054d8:	6909      	ldr	r1, [r1, #16]
 80054da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80054de:	eba3 0901 	sub.w	r9, r3, r1
 80054e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80054e6:	1c7b      	adds	r3, r7, #1
 80054e8:	444b      	add	r3, r9
 80054ea:	106d      	asrs	r5, r5, #1
 80054ec:	429d      	cmp	r5, r3
 80054ee:	bf38      	it	cc
 80054f0:	461d      	movcc	r5, r3
 80054f2:	0553      	lsls	r3, r2, #21
 80054f4:	d527      	bpl.n	8005546 <__ssputs_r+0x8e>
 80054f6:	4629      	mov	r1, r5
 80054f8:	f7ff ff52 	bl	80053a0 <_malloc_r>
 80054fc:	4606      	mov	r6, r0
 80054fe:	b360      	cbz	r0, 800555a <__ssputs_r+0xa2>
 8005500:	6921      	ldr	r1, [r4, #16]
 8005502:	464a      	mov	r2, r9
 8005504:	f000 fae6 	bl	8005ad4 <memcpy>
 8005508:	89a3      	ldrh	r3, [r4, #12]
 800550a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800550e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005512:	81a3      	strh	r3, [r4, #12]
 8005514:	6126      	str	r6, [r4, #16]
 8005516:	6165      	str	r5, [r4, #20]
 8005518:	444e      	add	r6, r9
 800551a:	eba5 0509 	sub.w	r5, r5, r9
 800551e:	6026      	str	r6, [r4, #0]
 8005520:	60a5      	str	r5, [r4, #8]
 8005522:	463e      	mov	r6, r7
 8005524:	42be      	cmp	r6, r7
 8005526:	d900      	bls.n	800552a <__ssputs_r+0x72>
 8005528:	463e      	mov	r6, r7
 800552a:	6820      	ldr	r0, [r4, #0]
 800552c:	4632      	mov	r2, r6
 800552e:	4641      	mov	r1, r8
 8005530:	f000 faa6 	bl	8005a80 <memmove>
 8005534:	68a3      	ldr	r3, [r4, #8]
 8005536:	1b9b      	subs	r3, r3, r6
 8005538:	60a3      	str	r3, [r4, #8]
 800553a:	6823      	ldr	r3, [r4, #0]
 800553c:	4433      	add	r3, r6
 800553e:	6023      	str	r3, [r4, #0]
 8005540:	2000      	movs	r0, #0
 8005542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005546:	462a      	mov	r2, r5
 8005548:	f000 fad2 	bl	8005af0 <_realloc_r>
 800554c:	4606      	mov	r6, r0
 800554e:	2800      	cmp	r0, #0
 8005550:	d1e0      	bne.n	8005514 <__ssputs_r+0x5c>
 8005552:	6921      	ldr	r1, [r4, #16]
 8005554:	4650      	mov	r0, sl
 8005556:	f7ff feb7 	bl	80052c8 <_free_r>
 800555a:	230c      	movs	r3, #12
 800555c:	f8ca 3000 	str.w	r3, [sl]
 8005560:	89a3      	ldrh	r3, [r4, #12]
 8005562:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005566:	81a3      	strh	r3, [r4, #12]
 8005568:	f04f 30ff 	mov.w	r0, #4294967295
 800556c:	e7e9      	b.n	8005542 <__ssputs_r+0x8a>
	...

08005570 <_svfiprintf_r>:
 8005570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005574:	4698      	mov	r8, r3
 8005576:	898b      	ldrh	r3, [r1, #12]
 8005578:	061b      	lsls	r3, r3, #24
 800557a:	b09d      	sub	sp, #116	@ 0x74
 800557c:	4607      	mov	r7, r0
 800557e:	460d      	mov	r5, r1
 8005580:	4614      	mov	r4, r2
 8005582:	d510      	bpl.n	80055a6 <_svfiprintf_r+0x36>
 8005584:	690b      	ldr	r3, [r1, #16]
 8005586:	b973      	cbnz	r3, 80055a6 <_svfiprintf_r+0x36>
 8005588:	2140      	movs	r1, #64	@ 0x40
 800558a:	f7ff ff09 	bl	80053a0 <_malloc_r>
 800558e:	6028      	str	r0, [r5, #0]
 8005590:	6128      	str	r0, [r5, #16]
 8005592:	b930      	cbnz	r0, 80055a2 <_svfiprintf_r+0x32>
 8005594:	230c      	movs	r3, #12
 8005596:	603b      	str	r3, [r7, #0]
 8005598:	f04f 30ff 	mov.w	r0, #4294967295
 800559c:	b01d      	add	sp, #116	@ 0x74
 800559e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055a2:	2340      	movs	r3, #64	@ 0x40
 80055a4:	616b      	str	r3, [r5, #20]
 80055a6:	2300      	movs	r3, #0
 80055a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80055aa:	2320      	movs	r3, #32
 80055ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80055b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80055b4:	2330      	movs	r3, #48	@ 0x30
 80055b6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005754 <_svfiprintf_r+0x1e4>
 80055ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80055be:	f04f 0901 	mov.w	r9, #1
 80055c2:	4623      	mov	r3, r4
 80055c4:	469a      	mov	sl, r3
 80055c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80055ca:	b10a      	cbz	r2, 80055d0 <_svfiprintf_r+0x60>
 80055cc:	2a25      	cmp	r2, #37	@ 0x25
 80055ce:	d1f9      	bne.n	80055c4 <_svfiprintf_r+0x54>
 80055d0:	ebba 0b04 	subs.w	fp, sl, r4
 80055d4:	d00b      	beq.n	80055ee <_svfiprintf_r+0x7e>
 80055d6:	465b      	mov	r3, fp
 80055d8:	4622      	mov	r2, r4
 80055da:	4629      	mov	r1, r5
 80055dc:	4638      	mov	r0, r7
 80055de:	f7ff ff6b 	bl	80054b8 <__ssputs_r>
 80055e2:	3001      	adds	r0, #1
 80055e4:	f000 80a7 	beq.w	8005736 <_svfiprintf_r+0x1c6>
 80055e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80055ea:	445a      	add	r2, fp
 80055ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80055ee:	f89a 3000 	ldrb.w	r3, [sl]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	f000 809f 	beq.w	8005736 <_svfiprintf_r+0x1c6>
 80055f8:	2300      	movs	r3, #0
 80055fa:	f04f 32ff 	mov.w	r2, #4294967295
 80055fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005602:	f10a 0a01 	add.w	sl, sl, #1
 8005606:	9304      	str	r3, [sp, #16]
 8005608:	9307      	str	r3, [sp, #28]
 800560a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800560e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005610:	4654      	mov	r4, sl
 8005612:	2205      	movs	r2, #5
 8005614:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005618:	484e      	ldr	r0, [pc, #312]	@ (8005754 <_svfiprintf_r+0x1e4>)
 800561a:	f7fa fde9 	bl	80001f0 <memchr>
 800561e:	9a04      	ldr	r2, [sp, #16]
 8005620:	b9d8      	cbnz	r0, 800565a <_svfiprintf_r+0xea>
 8005622:	06d0      	lsls	r0, r2, #27
 8005624:	bf44      	itt	mi
 8005626:	2320      	movmi	r3, #32
 8005628:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800562c:	0711      	lsls	r1, r2, #28
 800562e:	bf44      	itt	mi
 8005630:	232b      	movmi	r3, #43	@ 0x2b
 8005632:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005636:	f89a 3000 	ldrb.w	r3, [sl]
 800563a:	2b2a      	cmp	r3, #42	@ 0x2a
 800563c:	d015      	beq.n	800566a <_svfiprintf_r+0xfa>
 800563e:	9a07      	ldr	r2, [sp, #28]
 8005640:	4654      	mov	r4, sl
 8005642:	2000      	movs	r0, #0
 8005644:	f04f 0c0a 	mov.w	ip, #10
 8005648:	4621      	mov	r1, r4
 800564a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800564e:	3b30      	subs	r3, #48	@ 0x30
 8005650:	2b09      	cmp	r3, #9
 8005652:	d94b      	bls.n	80056ec <_svfiprintf_r+0x17c>
 8005654:	b1b0      	cbz	r0, 8005684 <_svfiprintf_r+0x114>
 8005656:	9207      	str	r2, [sp, #28]
 8005658:	e014      	b.n	8005684 <_svfiprintf_r+0x114>
 800565a:	eba0 0308 	sub.w	r3, r0, r8
 800565e:	fa09 f303 	lsl.w	r3, r9, r3
 8005662:	4313      	orrs	r3, r2
 8005664:	9304      	str	r3, [sp, #16]
 8005666:	46a2      	mov	sl, r4
 8005668:	e7d2      	b.n	8005610 <_svfiprintf_r+0xa0>
 800566a:	9b03      	ldr	r3, [sp, #12]
 800566c:	1d19      	adds	r1, r3, #4
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	9103      	str	r1, [sp, #12]
 8005672:	2b00      	cmp	r3, #0
 8005674:	bfbb      	ittet	lt
 8005676:	425b      	neglt	r3, r3
 8005678:	f042 0202 	orrlt.w	r2, r2, #2
 800567c:	9307      	strge	r3, [sp, #28]
 800567e:	9307      	strlt	r3, [sp, #28]
 8005680:	bfb8      	it	lt
 8005682:	9204      	strlt	r2, [sp, #16]
 8005684:	7823      	ldrb	r3, [r4, #0]
 8005686:	2b2e      	cmp	r3, #46	@ 0x2e
 8005688:	d10a      	bne.n	80056a0 <_svfiprintf_r+0x130>
 800568a:	7863      	ldrb	r3, [r4, #1]
 800568c:	2b2a      	cmp	r3, #42	@ 0x2a
 800568e:	d132      	bne.n	80056f6 <_svfiprintf_r+0x186>
 8005690:	9b03      	ldr	r3, [sp, #12]
 8005692:	1d1a      	adds	r2, r3, #4
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	9203      	str	r2, [sp, #12]
 8005698:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800569c:	3402      	adds	r4, #2
 800569e:	9305      	str	r3, [sp, #20]
 80056a0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005764 <_svfiprintf_r+0x1f4>
 80056a4:	7821      	ldrb	r1, [r4, #0]
 80056a6:	2203      	movs	r2, #3
 80056a8:	4650      	mov	r0, sl
 80056aa:	f7fa fda1 	bl	80001f0 <memchr>
 80056ae:	b138      	cbz	r0, 80056c0 <_svfiprintf_r+0x150>
 80056b0:	9b04      	ldr	r3, [sp, #16]
 80056b2:	eba0 000a 	sub.w	r0, r0, sl
 80056b6:	2240      	movs	r2, #64	@ 0x40
 80056b8:	4082      	lsls	r2, r0
 80056ba:	4313      	orrs	r3, r2
 80056bc:	3401      	adds	r4, #1
 80056be:	9304      	str	r3, [sp, #16]
 80056c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056c4:	4824      	ldr	r0, [pc, #144]	@ (8005758 <_svfiprintf_r+0x1e8>)
 80056c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80056ca:	2206      	movs	r2, #6
 80056cc:	f7fa fd90 	bl	80001f0 <memchr>
 80056d0:	2800      	cmp	r0, #0
 80056d2:	d036      	beq.n	8005742 <_svfiprintf_r+0x1d2>
 80056d4:	4b21      	ldr	r3, [pc, #132]	@ (800575c <_svfiprintf_r+0x1ec>)
 80056d6:	bb1b      	cbnz	r3, 8005720 <_svfiprintf_r+0x1b0>
 80056d8:	9b03      	ldr	r3, [sp, #12]
 80056da:	3307      	adds	r3, #7
 80056dc:	f023 0307 	bic.w	r3, r3, #7
 80056e0:	3308      	adds	r3, #8
 80056e2:	9303      	str	r3, [sp, #12]
 80056e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056e6:	4433      	add	r3, r6
 80056e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80056ea:	e76a      	b.n	80055c2 <_svfiprintf_r+0x52>
 80056ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80056f0:	460c      	mov	r4, r1
 80056f2:	2001      	movs	r0, #1
 80056f4:	e7a8      	b.n	8005648 <_svfiprintf_r+0xd8>
 80056f6:	2300      	movs	r3, #0
 80056f8:	3401      	adds	r4, #1
 80056fa:	9305      	str	r3, [sp, #20]
 80056fc:	4619      	mov	r1, r3
 80056fe:	f04f 0c0a 	mov.w	ip, #10
 8005702:	4620      	mov	r0, r4
 8005704:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005708:	3a30      	subs	r2, #48	@ 0x30
 800570a:	2a09      	cmp	r2, #9
 800570c:	d903      	bls.n	8005716 <_svfiprintf_r+0x1a6>
 800570e:	2b00      	cmp	r3, #0
 8005710:	d0c6      	beq.n	80056a0 <_svfiprintf_r+0x130>
 8005712:	9105      	str	r1, [sp, #20]
 8005714:	e7c4      	b.n	80056a0 <_svfiprintf_r+0x130>
 8005716:	fb0c 2101 	mla	r1, ip, r1, r2
 800571a:	4604      	mov	r4, r0
 800571c:	2301      	movs	r3, #1
 800571e:	e7f0      	b.n	8005702 <_svfiprintf_r+0x192>
 8005720:	ab03      	add	r3, sp, #12
 8005722:	9300      	str	r3, [sp, #0]
 8005724:	462a      	mov	r2, r5
 8005726:	4b0e      	ldr	r3, [pc, #56]	@ (8005760 <_svfiprintf_r+0x1f0>)
 8005728:	a904      	add	r1, sp, #16
 800572a:	4638      	mov	r0, r7
 800572c:	f3af 8000 	nop.w
 8005730:	1c42      	adds	r2, r0, #1
 8005732:	4606      	mov	r6, r0
 8005734:	d1d6      	bne.n	80056e4 <_svfiprintf_r+0x174>
 8005736:	89ab      	ldrh	r3, [r5, #12]
 8005738:	065b      	lsls	r3, r3, #25
 800573a:	f53f af2d 	bmi.w	8005598 <_svfiprintf_r+0x28>
 800573e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005740:	e72c      	b.n	800559c <_svfiprintf_r+0x2c>
 8005742:	ab03      	add	r3, sp, #12
 8005744:	9300      	str	r3, [sp, #0]
 8005746:	462a      	mov	r2, r5
 8005748:	4b05      	ldr	r3, [pc, #20]	@ (8005760 <_svfiprintf_r+0x1f0>)
 800574a:	a904      	add	r1, sp, #16
 800574c:	4638      	mov	r0, r7
 800574e:	f000 f879 	bl	8005844 <_printf_i>
 8005752:	e7ed      	b.n	8005730 <_svfiprintf_r+0x1c0>
 8005754:	08005c04 	.word	0x08005c04
 8005758:	08005c0e 	.word	0x08005c0e
 800575c:	00000000 	.word	0x00000000
 8005760:	080054b9 	.word	0x080054b9
 8005764:	08005c0a 	.word	0x08005c0a

08005768 <_printf_common>:
 8005768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800576c:	4616      	mov	r6, r2
 800576e:	4698      	mov	r8, r3
 8005770:	688a      	ldr	r2, [r1, #8]
 8005772:	690b      	ldr	r3, [r1, #16]
 8005774:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005778:	4293      	cmp	r3, r2
 800577a:	bfb8      	it	lt
 800577c:	4613      	movlt	r3, r2
 800577e:	6033      	str	r3, [r6, #0]
 8005780:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005784:	4607      	mov	r7, r0
 8005786:	460c      	mov	r4, r1
 8005788:	b10a      	cbz	r2, 800578e <_printf_common+0x26>
 800578a:	3301      	adds	r3, #1
 800578c:	6033      	str	r3, [r6, #0]
 800578e:	6823      	ldr	r3, [r4, #0]
 8005790:	0699      	lsls	r1, r3, #26
 8005792:	bf42      	ittt	mi
 8005794:	6833      	ldrmi	r3, [r6, #0]
 8005796:	3302      	addmi	r3, #2
 8005798:	6033      	strmi	r3, [r6, #0]
 800579a:	6825      	ldr	r5, [r4, #0]
 800579c:	f015 0506 	ands.w	r5, r5, #6
 80057a0:	d106      	bne.n	80057b0 <_printf_common+0x48>
 80057a2:	f104 0a19 	add.w	sl, r4, #25
 80057a6:	68e3      	ldr	r3, [r4, #12]
 80057a8:	6832      	ldr	r2, [r6, #0]
 80057aa:	1a9b      	subs	r3, r3, r2
 80057ac:	42ab      	cmp	r3, r5
 80057ae:	dc26      	bgt.n	80057fe <_printf_common+0x96>
 80057b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80057b4:	6822      	ldr	r2, [r4, #0]
 80057b6:	3b00      	subs	r3, #0
 80057b8:	bf18      	it	ne
 80057ba:	2301      	movne	r3, #1
 80057bc:	0692      	lsls	r2, r2, #26
 80057be:	d42b      	bmi.n	8005818 <_printf_common+0xb0>
 80057c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80057c4:	4641      	mov	r1, r8
 80057c6:	4638      	mov	r0, r7
 80057c8:	47c8      	blx	r9
 80057ca:	3001      	adds	r0, #1
 80057cc:	d01e      	beq.n	800580c <_printf_common+0xa4>
 80057ce:	6823      	ldr	r3, [r4, #0]
 80057d0:	6922      	ldr	r2, [r4, #16]
 80057d2:	f003 0306 	and.w	r3, r3, #6
 80057d6:	2b04      	cmp	r3, #4
 80057d8:	bf02      	ittt	eq
 80057da:	68e5      	ldreq	r5, [r4, #12]
 80057dc:	6833      	ldreq	r3, [r6, #0]
 80057de:	1aed      	subeq	r5, r5, r3
 80057e0:	68a3      	ldr	r3, [r4, #8]
 80057e2:	bf0c      	ite	eq
 80057e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057e8:	2500      	movne	r5, #0
 80057ea:	4293      	cmp	r3, r2
 80057ec:	bfc4      	itt	gt
 80057ee:	1a9b      	subgt	r3, r3, r2
 80057f0:	18ed      	addgt	r5, r5, r3
 80057f2:	2600      	movs	r6, #0
 80057f4:	341a      	adds	r4, #26
 80057f6:	42b5      	cmp	r5, r6
 80057f8:	d11a      	bne.n	8005830 <_printf_common+0xc8>
 80057fa:	2000      	movs	r0, #0
 80057fc:	e008      	b.n	8005810 <_printf_common+0xa8>
 80057fe:	2301      	movs	r3, #1
 8005800:	4652      	mov	r2, sl
 8005802:	4641      	mov	r1, r8
 8005804:	4638      	mov	r0, r7
 8005806:	47c8      	blx	r9
 8005808:	3001      	adds	r0, #1
 800580a:	d103      	bne.n	8005814 <_printf_common+0xac>
 800580c:	f04f 30ff 	mov.w	r0, #4294967295
 8005810:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005814:	3501      	adds	r5, #1
 8005816:	e7c6      	b.n	80057a6 <_printf_common+0x3e>
 8005818:	18e1      	adds	r1, r4, r3
 800581a:	1c5a      	adds	r2, r3, #1
 800581c:	2030      	movs	r0, #48	@ 0x30
 800581e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005822:	4422      	add	r2, r4
 8005824:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005828:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800582c:	3302      	adds	r3, #2
 800582e:	e7c7      	b.n	80057c0 <_printf_common+0x58>
 8005830:	2301      	movs	r3, #1
 8005832:	4622      	mov	r2, r4
 8005834:	4641      	mov	r1, r8
 8005836:	4638      	mov	r0, r7
 8005838:	47c8      	blx	r9
 800583a:	3001      	adds	r0, #1
 800583c:	d0e6      	beq.n	800580c <_printf_common+0xa4>
 800583e:	3601      	adds	r6, #1
 8005840:	e7d9      	b.n	80057f6 <_printf_common+0x8e>
	...

08005844 <_printf_i>:
 8005844:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005848:	7e0f      	ldrb	r7, [r1, #24]
 800584a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800584c:	2f78      	cmp	r7, #120	@ 0x78
 800584e:	4691      	mov	r9, r2
 8005850:	4680      	mov	r8, r0
 8005852:	460c      	mov	r4, r1
 8005854:	469a      	mov	sl, r3
 8005856:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800585a:	d807      	bhi.n	800586c <_printf_i+0x28>
 800585c:	2f62      	cmp	r7, #98	@ 0x62
 800585e:	d80a      	bhi.n	8005876 <_printf_i+0x32>
 8005860:	2f00      	cmp	r7, #0
 8005862:	f000 80d1 	beq.w	8005a08 <_printf_i+0x1c4>
 8005866:	2f58      	cmp	r7, #88	@ 0x58
 8005868:	f000 80b8 	beq.w	80059dc <_printf_i+0x198>
 800586c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005870:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005874:	e03a      	b.n	80058ec <_printf_i+0xa8>
 8005876:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800587a:	2b15      	cmp	r3, #21
 800587c:	d8f6      	bhi.n	800586c <_printf_i+0x28>
 800587e:	a101      	add	r1, pc, #4	@ (adr r1, 8005884 <_printf_i+0x40>)
 8005880:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005884:	080058dd 	.word	0x080058dd
 8005888:	080058f1 	.word	0x080058f1
 800588c:	0800586d 	.word	0x0800586d
 8005890:	0800586d 	.word	0x0800586d
 8005894:	0800586d 	.word	0x0800586d
 8005898:	0800586d 	.word	0x0800586d
 800589c:	080058f1 	.word	0x080058f1
 80058a0:	0800586d 	.word	0x0800586d
 80058a4:	0800586d 	.word	0x0800586d
 80058a8:	0800586d 	.word	0x0800586d
 80058ac:	0800586d 	.word	0x0800586d
 80058b0:	080059ef 	.word	0x080059ef
 80058b4:	0800591b 	.word	0x0800591b
 80058b8:	080059a9 	.word	0x080059a9
 80058bc:	0800586d 	.word	0x0800586d
 80058c0:	0800586d 	.word	0x0800586d
 80058c4:	08005a11 	.word	0x08005a11
 80058c8:	0800586d 	.word	0x0800586d
 80058cc:	0800591b 	.word	0x0800591b
 80058d0:	0800586d 	.word	0x0800586d
 80058d4:	0800586d 	.word	0x0800586d
 80058d8:	080059b1 	.word	0x080059b1
 80058dc:	6833      	ldr	r3, [r6, #0]
 80058de:	1d1a      	adds	r2, r3, #4
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	6032      	str	r2, [r6, #0]
 80058e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80058ec:	2301      	movs	r3, #1
 80058ee:	e09c      	b.n	8005a2a <_printf_i+0x1e6>
 80058f0:	6833      	ldr	r3, [r6, #0]
 80058f2:	6820      	ldr	r0, [r4, #0]
 80058f4:	1d19      	adds	r1, r3, #4
 80058f6:	6031      	str	r1, [r6, #0]
 80058f8:	0606      	lsls	r6, r0, #24
 80058fa:	d501      	bpl.n	8005900 <_printf_i+0xbc>
 80058fc:	681d      	ldr	r5, [r3, #0]
 80058fe:	e003      	b.n	8005908 <_printf_i+0xc4>
 8005900:	0645      	lsls	r5, r0, #25
 8005902:	d5fb      	bpl.n	80058fc <_printf_i+0xb8>
 8005904:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005908:	2d00      	cmp	r5, #0
 800590a:	da03      	bge.n	8005914 <_printf_i+0xd0>
 800590c:	232d      	movs	r3, #45	@ 0x2d
 800590e:	426d      	negs	r5, r5
 8005910:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005914:	4858      	ldr	r0, [pc, #352]	@ (8005a78 <_printf_i+0x234>)
 8005916:	230a      	movs	r3, #10
 8005918:	e011      	b.n	800593e <_printf_i+0xfa>
 800591a:	6821      	ldr	r1, [r4, #0]
 800591c:	6833      	ldr	r3, [r6, #0]
 800591e:	0608      	lsls	r0, r1, #24
 8005920:	f853 5b04 	ldr.w	r5, [r3], #4
 8005924:	d402      	bmi.n	800592c <_printf_i+0xe8>
 8005926:	0649      	lsls	r1, r1, #25
 8005928:	bf48      	it	mi
 800592a:	b2ad      	uxthmi	r5, r5
 800592c:	2f6f      	cmp	r7, #111	@ 0x6f
 800592e:	4852      	ldr	r0, [pc, #328]	@ (8005a78 <_printf_i+0x234>)
 8005930:	6033      	str	r3, [r6, #0]
 8005932:	bf14      	ite	ne
 8005934:	230a      	movne	r3, #10
 8005936:	2308      	moveq	r3, #8
 8005938:	2100      	movs	r1, #0
 800593a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800593e:	6866      	ldr	r6, [r4, #4]
 8005940:	60a6      	str	r6, [r4, #8]
 8005942:	2e00      	cmp	r6, #0
 8005944:	db05      	blt.n	8005952 <_printf_i+0x10e>
 8005946:	6821      	ldr	r1, [r4, #0]
 8005948:	432e      	orrs	r6, r5
 800594a:	f021 0104 	bic.w	r1, r1, #4
 800594e:	6021      	str	r1, [r4, #0]
 8005950:	d04b      	beq.n	80059ea <_printf_i+0x1a6>
 8005952:	4616      	mov	r6, r2
 8005954:	fbb5 f1f3 	udiv	r1, r5, r3
 8005958:	fb03 5711 	mls	r7, r3, r1, r5
 800595c:	5dc7      	ldrb	r7, [r0, r7]
 800595e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005962:	462f      	mov	r7, r5
 8005964:	42bb      	cmp	r3, r7
 8005966:	460d      	mov	r5, r1
 8005968:	d9f4      	bls.n	8005954 <_printf_i+0x110>
 800596a:	2b08      	cmp	r3, #8
 800596c:	d10b      	bne.n	8005986 <_printf_i+0x142>
 800596e:	6823      	ldr	r3, [r4, #0]
 8005970:	07df      	lsls	r7, r3, #31
 8005972:	d508      	bpl.n	8005986 <_printf_i+0x142>
 8005974:	6923      	ldr	r3, [r4, #16]
 8005976:	6861      	ldr	r1, [r4, #4]
 8005978:	4299      	cmp	r1, r3
 800597a:	bfde      	ittt	le
 800597c:	2330      	movle	r3, #48	@ 0x30
 800597e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005982:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005986:	1b92      	subs	r2, r2, r6
 8005988:	6122      	str	r2, [r4, #16]
 800598a:	f8cd a000 	str.w	sl, [sp]
 800598e:	464b      	mov	r3, r9
 8005990:	aa03      	add	r2, sp, #12
 8005992:	4621      	mov	r1, r4
 8005994:	4640      	mov	r0, r8
 8005996:	f7ff fee7 	bl	8005768 <_printf_common>
 800599a:	3001      	adds	r0, #1
 800599c:	d14a      	bne.n	8005a34 <_printf_i+0x1f0>
 800599e:	f04f 30ff 	mov.w	r0, #4294967295
 80059a2:	b004      	add	sp, #16
 80059a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059a8:	6823      	ldr	r3, [r4, #0]
 80059aa:	f043 0320 	orr.w	r3, r3, #32
 80059ae:	6023      	str	r3, [r4, #0]
 80059b0:	4832      	ldr	r0, [pc, #200]	@ (8005a7c <_printf_i+0x238>)
 80059b2:	2778      	movs	r7, #120	@ 0x78
 80059b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80059b8:	6823      	ldr	r3, [r4, #0]
 80059ba:	6831      	ldr	r1, [r6, #0]
 80059bc:	061f      	lsls	r7, r3, #24
 80059be:	f851 5b04 	ldr.w	r5, [r1], #4
 80059c2:	d402      	bmi.n	80059ca <_printf_i+0x186>
 80059c4:	065f      	lsls	r7, r3, #25
 80059c6:	bf48      	it	mi
 80059c8:	b2ad      	uxthmi	r5, r5
 80059ca:	6031      	str	r1, [r6, #0]
 80059cc:	07d9      	lsls	r1, r3, #31
 80059ce:	bf44      	itt	mi
 80059d0:	f043 0320 	orrmi.w	r3, r3, #32
 80059d4:	6023      	strmi	r3, [r4, #0]
 80059d6:	b11d      	cbz	r5, 80059e0 <_printf_i+0x19c>
 80059d8:	2310      	movs	r3, #16
 80059da:	e7ad      	b.n	8005938 <_printf_i+0xf4>
 80059dc:	4826      	ldr	r0, [pc, #152]	@ (8005a78 <_printf_i+0x234>)
 80059de:	e7e9      	b.n	80059b4 <_printf_i+0x170>
 80059e0:	6823      	ldr	r3, [r4, #0]
 80059e2:	f023 0320 	bic.w	r3, r3, #32
 80059e6:	6023      	str	r3, [r4, #0]
 80059e8:	e7f6      	b.n	80059d8 <_printf_i+0x194>
 80059ea:	4616      	mov	r6, r2
 80059ec:	e7bd      	b.n	800596a <_printf_i+0x126>
 80059ee:	6833      	ldr	r3, [r6, #0]
 80059f0:	6825      	ldr	r5, [r4, #0]
 80059f2:	6961      	ldr	r1, [r4, #20]
 80059f4:	1d18      	adds	r0, r3, #4
 80059f6:	6030      	str	r0, [r6, #0]
 80059f8:	062e      	lsls	r6, r5, #24
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	d501      	bpl.n	8005a02 <_printf_i+0x1be>
 80059fe:	6019      	str	r1, [r3, #0]
 8005a00:	e002      	b.n	8005a08 <_printf_i+0x1c4>
 8005a02:	0668      	lsls	r0, r5, #25
 8005a04:	d5fb      	bpl.n	80059fe <_printf_i+0x1ba>
 8005a06:	8019      	strh	r1, [r3, #0]
 8005a08:	2300      	movs	r3, #0
 8005a0a:	6123      	str	r3, [r4, #16]
 8005a0c:	4616      	mov	r6, r2
 8005a0e:	e7bc      	b.n	800598a <_printf_i+0x146>
 8005a10:	6833      	ldr	r3, [r6, #0]
 8005a12:	1d1a      	adds	r2, r3, #4
 8005a14:	6032      	str	r2, [r6, #0]
 8005a16:	681e      	ldr	r6, [r3, #0]
 8005a18:	6862      	ldr	r2, [r4, #4]
 8005a1a:	2100      	movs	r1, #0
 8005a1c:	4630      	mov	r0, r6
 8005a1e:	f7fa fbe7 	bl	80001f0 <memchr>
 8005a22:	b108      	cbz	r0, 8005a28 <_printf_i+0x1e4>
 8005a24:	1b80      	subs	r0, r0, r6
 8005a26:	6060      	str	r0, [r4, #4]
 8005a28:	6863      	ldr	r3, [r4, #4]
 8005a2a:	6123      	str	r3, [r4, #16]
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a32:	e7aa      	b.n	800598a <_printf_i+0x146>
 8005a34:	6923      	ldr	r3, [r4, #16]
 8005a36:	4632      	mov	r2, r6
 8005a38:	4649      	mov	r1, r9
 8005a3a:	4640      	mov	r0, r8
 8005a3c:	47d0      	blx	sl
 8005a3e:	3001      	adds	r0, #1
 8005a40:	d0ad      	beq.n	800599e <_printf_i+0x15a>
 8005a42:	6823      	ldr	r3, [r4, #0]
 8005a44:	079b      	lsls	r3, r3, #30
 8005a46:	d413      	bmi.n	8005a70 <_printf_i+0x22c>
 8005a48:	68e0      	ldr	r0, [r4, #12]
 8005a4a:	9b03      	ldr	r3, [sp, #12]
 8005a4c:	4298      	cmp	r0, r3
 8005a4e:	bfb8      	it	lt
 8005a50:	4618      	movlt	r0, r3
 8005a52:	e7a6      	b.n	80059a2 <_printf_i+0x15e>
 8005a54:	2301      	movs	r3, #1
 8005a56:	4632      	mov	r2, r6
 8005a58:	4649      	mov	r1, r9
 8005a5a:	4640      	mov	r0, r8
 8005a5c:	47d0      	blx	sl
 8005a5e:	3001      	adds	r0, #1
 8005a60:	d09d      	beq.n	800599e <_printf_i+0x15a>
 8005a62:	3501      	adds	r5, #1
 8005a64:	68e3      	ldr	r3, [r4, #12]
 8005a66:	9903      	ldr	r1, [sp, #12]
 8005a68:	1a5b      	subs	r3, r3, r1
 8005a6a:	42ab      	cmp	r3, r5
 8005a6c:	dcf2      	bgt.n	8005a54 <_printf_i+0x210>
 8005a6e:	e7eb      	b.n	8005a48 <_printf_i+0x204>
 8005a70:	2500      	movs	r5, #0
 8005a72:	f104 0619 	add.w	r6, r4, #25
 8005a76:	e7f5      	b.n	8005a64 <_printf_i+0x220>
 8005a78:	08005c15 	.word	0x08005c15
 8005a7c:	08005c26 	.word	0x08005c26

08005a80 <memmove>:
 8005a80:	4288      	cmp	r0, r1
 8005a82:	b510      	push	{r4, lr}
 8005a84:	eb01 0402 	add.w	r4, r1, r2
 8005a88:	d902      	bls.n	8005a90 <memmove+0x10>
 8005a8a:	4284      	cmp	r4, r0
 8005a8c:	4623      	mov	r3, r4
 8005a8e:	d807      	bhi.n	8005aa0 <memmove+0x20>
 8005a90:	1e43      	subs	r3, r0, #1
 8005a92:	42a1      	cmp	r1, r4
 8005a94:	d008      	beq.n	8005aa8 <memmove+0x28>
 8005a96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a9e:	e7f8      	b.n	8005a92 <memmove+0x12>
 8005aa0:	4402      	add	r2, r0
 8005aa2:	4601      	mov	r1, r0
 8005aa4:	428a      	cmp	r2, r1
 8005aa6:	d100      	bne.n	8005aaa <memmove+0x2a>
 8005aa8:	bd10      	pop	{r4, pc}
 8005aaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005aae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ab2:	e7f7      	b.n	8005aa4 <memmove+0x24>

08005ab4 <_sbrk_r>:
 8005ab4:	b538      	push	{r3, r4, r5, lr}
 8005ab6:	4d06      	ldr	r5, [pc, #24]	@ (8005ad0 <_sbrk_r+0x1c>)
 8005ab8:	2300      	movs	r3, #0
 8005aba:	4604      	mov	r4, r0
 8005abc:	4608      	mov	r0, r1
 8005abe:	602b      	str	r3, [r5, #0]
 8005ac0:	f7fa ff8a 	bl	80009d8 <_sbrk>
 8005ac4:	1c43      	adds	r3, r0, #1
 8005ac6:	d102      	bne.n	8005ace <_sbrk_r+0x1a>
 8005ac8:	682b      	ldr	r3, [r5, #0]
 8005aca:	b103      	cbz	r3, 8005ace <_sbrk_r+0x1a>
 8005acc:	6023      	str	r3, [r4, #0]
 8005ace:	bd38      	pop	{r3, r4, r5, pc}
 8005ad0:	200003cc 	.word	0x200003cc

08005ad4 <memcpy>:
 8005ad4:	440a      	add	r2, r1
 8005ad6:	4291      	cmp	r1, r2
 8005ad8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005adc:	d100      	bne.n	8005ae0 <memcpy+0xc>
 8005ade:	4770      	bx	lr
 8005ae0:	b510      	push	{r4, lr}
 8005ae2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ae6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005aea:	4291      	cmp	r1, r2
 8005aec:	d1f9      	bne.n	8005ae2 <memcpy+0xe>
 8005aee:	bd10      	pop	{r4, pc}

08005af0 <_realloc_r>:
 8005af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005af4:	4607      	mov	r7, r0
 8005af6:	4614      	mov	r4, r2
 8005af8:	460d      	mov	r5, r1
 8005afa:	b921      	cbnz	r1, 8005b06 <_realloc_r+0x16>
 8005afc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b00:	4611      	mov	r1, r2
 8005b02:	f7ff bc4d 	b.w	80053a0 <_malloc_r>
 8005b06:	b92a      	cbnz	r2, 8005b14 <_realloc_r+0x24>
 8005b08:	f7ff fbde 	bl	80052c8 <_free_r>
 8005b0c:	4625      	mov	r5, r4
 8005b0e:	4628      	mov	r0, r5
 8005b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b14:	f000 f81a 	bl	8005b4c <_malloc_usable_size_r>
 8005b18:	4284      	cmp	r4, r0
 8005b1a:	4606      	mov	r6, r0
 8005b1c:	d802      	bhi.n	8005b24 <_realloc_r+0x34>
 8005b1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005b22:	d8f4      	bhi.n	8005b0e <_realloc_r+0x1e>
 8005b24:	4621      	mov	r1, r4
 8005b26:	4638      	mov	r0, r7
 8005b28:	f7ff fc3a 	bl	80053a0 <_malloc_r>
 8005b2c:	4680      	mov	r8, r0
 8005b2e:	b908      	cbnz	r0, 8005b34 <_realloc_r+0x44>
 8005b30:	4645      	mov	r5, r8
 8005b32:	e7ec      	b.n	8005b0e <_realloc_r+0x1e>
 8005b34:	42b4      	cmp	r4, r6
 8005b36:	4622      	mov	r2, r4
 8005b38:	4629      	mov	r1, r5
 8005b3a:	bf28      	it	cs
 8005b3c:	4632      	movcs	r2, r6
 8005b3e:	f7ff ffc9 	bl	8005ad4 <memcpy>
 8005b42:	4629      	mov	r1, r5
 8005b44:	4638      	mov	r0, r7
 8005b46:	f7ff fbbf 	bl	80052c8 <_free_r>
 8005b4a:	e7f1      	b.n	8005b30 <_realloc_r+0x40>

08005b4c <_malloc_usable_size_r>:
 8005b4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b50:	1f18      	subs	r0, r3, #4
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	bfbc      	itt	lt
 8005b56:	580b      	ldrlt	r3, [r1, r0]
 8005b58:	18c0      	addlt	r0, r0, r3
 8005b5a:	4770      	bx	lr

08005b5c <_init>:
 8005b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b5e:	bf00      	nop
 8005b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b62:	bc08      	pop	{r3}
 8005b64:	469e      	mov	lr, r3
 8005b66:	4770      	bx	lr

08005b68 <_fini>:
 8005b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b6a:	bf00      	nop
 8005b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b6e:	bc08      	pop	{r3}
 8005b70:	469e      	mov	lr, r3
 8005b72:	4770      	bx	lr
