platform=xilinx_u280_gen3x16_xdma_1_202211_1
kernel_frequency=0:500
debug=1
save-temps=1

[connectivity]
nk=ydma:1:ydma_1
sp=ydma_1.input1:DDR[0]
sp=ydma_1.input2:DDR[1]
sp=ydma_1.output1:DDR[0]
sp=ydma_1.output2:DDR[1]

[profile]
data=all:all:all
