Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 19 15:37:51 2024
| Host         : pablo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.649        0.000                      0                  192        0.132        0.000                      0                  192        4.500        0.000                       0                   193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in              7.649        0.000                      0                  192        0.132        0.000                      0                  192        4.500        0.000                       0                   193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack        7.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 d2/r_reg_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.609ns (25.476%)  route 1.782ns (74.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.623     5.169    d2/CLK
    SLICE_X4Y19          FDCE                                         r  d2/r_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  d2/r_reg_reg[52]/Q
                         net (fo=2, routed)           1.782     7.407    d2/r_reg[52]
    SLICE_X4Y19          LUT3 (Prop_lut3_I2_O)        0.153     7.560 r  d2/r_reg[51]_i_1/O
                         net (fo=1, routed)           0.000     7.560    d2/p_1_in[51]
    SLICE_X4Y19          FDCE                                         r  d2/r_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.506    14.873    d2/CLK
    SLICE_X4Y19          FDCE                                         r  d2/r_reg_reg[51]/C
                         clock pessimism              0.296    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.075    15.209    d2/r_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 d2/r_reg_reg[79]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.718ns (35.719%)  route 1.292ns (64.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.621     5.167    d2/CLK
    SLICE_X0Y22          FDCE                                         r  d2/r_reg_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419     5.586 r  d2/r_reg_reg[79]/Q
                         net (fo=2, routed)           1.292     6.878    d2/r_reg[79]
    SLICE_X0Y22          LUT3 (Prop_lut3_I2_O)        0.299     7.177 r  d2/r_reg[78]_i_1/O
                         net (fo=1, routed)           0.000     7.177    d2/p_1_in[78]
    SLICE_X0Y22          FDCE                                         r  d2/r_reg_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.505    14.872    d2/CLK
    SLICE_X0Y22          FDCE                                         r  d2/r_reg_reg[78]/C
                         clock pessimism              0.295    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.029    15.161    d2/r_reg_reg[78]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.984    

Slack (MET) :             8.012ns  (required time - arrival time)
  Source:                 d2/r_reg_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.773ns (38.092%)  route 1.256ns (61.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.170    d2/CLK
    SLICE_X2Y21          FDCE                                         r  d2/r_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     5.648 r  d2/r_reg_reg[69]/Q
                         net (fo=2, routed)           1.256     6.905    d2/r_reg[69]
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.295     7.200 r  d2/r_reg[68]_i_1/O
                         net (fo=1, routed)           0.000     7.200    d2/p_1_in[68]
    SLICE_X2Y21          FDCE                                         r  d2/r_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.507    14.874    d2/CLK
    SLICE_X2Y21          FDCE                                         r  d2/r_reg_reg[68]/C
                         clock pessimism              0.296    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X2Y21          FDCE (Setup_fdce_C_D)        0.077    15.212    d2/r_reg_reg[68]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                  8.012    

Slack (MET) :             8.126ns  (required time - arrival time)
  Source:                 d2/r_reg_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.718ns (38.443%)  route 1.150ns (61.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.170    d2/CLK
    SLICE_X4Y18          FDCE                                         r  d2/r_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.589 r  d2/r_reg_reg[63]/Q
                         net (fo=2, routed)           1.150     6.739    d2/r_reg[63]
    SLICE_X4Y18          LUT3 (Prop_lut3_I2_O)        0.299     7.038 r  d2/r_reg[62]_i_1/O
                         net (fo=1, routed)           0.000     7.038    d2/p_1_in[62]
    SLICE_X4Y18          FDCE                                         r  d2/r_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.507    14.874    d2/CLK
    SLICE_X4Y18          FDCE                                         r  d2/r_reg_reg[62]/C
                         clock pessimism              0.296    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.029    15.164    d2/r_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  8.126    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 d2/r_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.718ns (38.589%)  route 1.143ns (61.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.618     5.164    d2/CLK
    SLICE_X1Y25          FDCE                                         r  d2/r_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.419     5.583 r  d2/r_reg_reg[13]/Q
                         net (fo=2, routed)           1.143     6.726    d2/r_reg[13]
    SLICE_X1Y25          LUT3 (Prop_lut3_I2_O)        0.299     7.025 r  d2/r_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     7.025    d2/p_1_in[12]
    SLICE_X1Y25          FDCE                                         r  d2/r_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.502    14.869    d2/CLK
    SLICE_X1Y25          FDCE                                         r  d2/r_reg_reg[12]/C
                         clock pessimism              0.295    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)        0.029    15.158    d2/r_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.135ns  (required time - arrival time)
  Source:                 d2/r_reg_reg[77]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[76]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.718ns (38.633%)  route 1.141ns (61.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.170    d2/CLK
    SLICE_X0Y21          FDCE                                         r  d2/r_reg_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.419     5.589 r  d2/r_reg_reg[77]/Q
                         net (fo=2, routed)           1.141     6.730    d2/r_reg[77]
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.299     7.029 r  d2/r_reg[76]_i_1/O
                         net (fo=1, routed)           0.000     7.029    d2/p_1_in[76]
    SLICE_X0Y21          FDCE                                         r  d2/r_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.507    14.874    d2/CLK
    SLICE_X0Y21          FDCE                                         r  d2/r_reg_reg[76]/C
                         clock pessimism              0.296    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)        0.029    15.164    d2/r_reg_reg[76]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  8.135    

Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 d2/r_reg_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.718ns (39.641%)  route 1.093ns (60.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.618     5.164    d2/CLK
    SLICE_X4Y22          FDCE                                         r  d2/r_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.419     5.583 r  d2/r_reg_reg[41]/Q
                         net (fo=2, routed)           1.093     6.677    d2/r_reg[41]
    SLICE_X4Y22          LUT3 (Prop_lut3_I2_O)        0.299     6.976 r  d2/r_reg[40]_i_1/O
                         net (fo=1, routed)           0.000     6.976    d2/p_1_in[40]
    SLICE_X4Y22          FDCE                                         r  d2/r_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.503    14.870    d2/CLK
    SLICE_X4Y22          FDCE                                         r  d2/r_reg_reg[40]/C
                         clock pessimism              0.294    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y22          FDCE (Setup_fdce_C_D)        0.029    15.158    d2/r_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  8.182    

Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 d2/r_reg_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.716ns (39.732%)  route 1.086ns (60.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.618     5.164    d2/CLK
    SLICE_X4Y22          FDCE                                         r  d2/r_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.419     5.583 r  d2/r_reg_reg[45]/Q
                         net (fo=2, routed)           1.086     6.669    d2/r_reg[45]
    SLICE_X4Y22          LUT3 (Prop_lut3_I2_O)        0.297     6.966 r  d2/r_reg[44]_i_1/O
                         net (fo=1, routed)           0.000     6.966    d2/p_1_in[44]
    SLICE_X4Y22          FDCE                                         r  d2/r_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.503    14.870    d2/CLK
    SLICE_X4Y22          FDCE                                         r  d2/r_reg_reg[44]/C
                         clock pessimism              0.294    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y22          FDCE (Setup_fdce_C_D)        0.031    15.160    d2/r_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             8.199ns  (required time - arrival time)
  Source:                 d2/t_load_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.715ns (39.230%)  route 1.108ns (60.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.170    d2/CLK
    SLICE_X3Y21          FDCE                                         r  d2/t_load_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.419     5.589 r  d2/t_load_reg[74]/Q
                         net (fo=1, routed)           1.108     6.697    d2/t_load_reg_n_0_[74]
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.296     6.993 r  d2/r_reg[74]_i_1/O
                         net (fo=1, routed)           0.000     6.993    d2/p_1_in[74]
    SLICE_X2Y21          FDCE                                         r  d2/r_reg_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.507    14.874    d2/CLK
    SLICE_X2Y21          FDCE                                         r  d2/r_reg_reg[74]/C
                         clock pessimism              0.274    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y21          FDCE (Setup_fdce_C_D)        0.079    15.192    d2/r_reg_reg[74]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  8.199    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 d2/t_load_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.580ns (33.989%)  route 1.126ns (66.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.621     5.167    d2/CLK
    SLICE_X1Y27          FDCE                                         r  d2/t_load_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  d2/t_load_reg[2]/Q
                         net (fo=1, routed)           1.126     6.750    d2/t_load_reg_n_0_[2]
    SLICE_X0Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.874 r  d2/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.874    d2/p_1_in[2]
    SLICE_X0Y27          FDCE                                         r  d2/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.505    14.872    d2/CLK
    SLICE_X0Y27          FDCE                                         r  d2/r_reg_reg[2]/C
                         clock pessimism              0.273    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.031    15.141    d2/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  8.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 d2/t_load_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.491    d2/CLK
    SLICE_X3Y21          FDCE                                         r  d2/t_load_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.632 r  d2/t_load_reg[69]/Q
                         net (fo=1, routed)           0.087     1.719    d2/t_load_reg_n_0_[69]
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.048     1.767 r  d2/r_reg[69]_i_1/O
                         net (fo=1, routed)           0.000     1.767    d2/p_1_in[69]
    SLICE_X2Y21          FDCE                                         r  d2/r_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.854     2.005    d2/CLK
    SLICE_X2Y21          FDCE                                         r  d2/r_reg_reg[69]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.131     1.635    d2/r_reg_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 d2/t_load_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.491    d2/CLK
    SLICE_X3Y27          FDCE                                         r  d2/t_load_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.632 r  d2/t_load_reg[5]/Q
                         net (fo=1, routed)           0.087     1.719    d2/t_load_reg_n_0_[5]
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.048     1.767 r  d2/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.767    d2/p_1_in[5]
    SLICE_X2Y27          FDCE                                         r  d2/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.853     2.004    d2/CLK
    SLICE_X2Y27          FDCE                                         r  d2/r_reg_reg[5]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.131     1.635    d2/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 d2/t_load_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.583     1.489    d2/CLK
    SLICE_X3Y23          FDCE                                         r  d2/t_load_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     1.630 r  d2/t_load_reg[24]/Q
                         net (fo=1, routed)           0.087     1.717    d2/upper_bound[4]
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.045     1.762 r  d2/r_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.762    d2/p_1_in[24]
    SLICE_X2Y23          FDCE                                         r  d2/r_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.851     2.002    d2/CLK
    SLICE_X2Y23          FDCE                                         r  d2/r_reg_reg[24]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.120     1.622    d2/r_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 d2/t_load_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.491    d2/CLK
    SLICE_X3Y21          FDCE                                         r  d2/t_load_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.632 r  d2/t_load_reg[72]/Q
                         net (fo=1, routed)           0.089     1.721    d2/t_load_reg_n_0_[72]
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.045     1.766 r  d2/r_reg[72]_i_1/O
                         net (fo=1, routed)           0.000     1.766    d2/p_1_in[72]
    SLICE_X2Y21          FDCE                                         r  d2/r_reg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.854     2.005    d2/CLK
    SLICE_X2Y21          FDCE                                         r  d2/r_reg_reg[72]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.121     1.625    d2/r_reg_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 d2/r_reg_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/t_load_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.447%)  route 0.062ns (30.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.491    d2/CLK
    SLICE_X0Y22          FDCE                                         r  d2/r_reg_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.632 r  d2/r_reg_reg[80]/Q
                         net (fo=2, routed)           0.062     1.694    d2/r_reg[80]
    SLICE_X1Y22          FDCE                                         r  d2/t_load_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.853     2.004    d2/CLK
    SLICE_X1Y22          FDCE                                         r  d2/t_load_reg[80]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.047     1.551    d2/t_load_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 d2/r_reg_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/t_load_reg[86]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.074%)  route 0.066ns (31.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.491    d2/CLK
    SLICE_X0Y21          FDCE                                         r  d2/r_reg_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.632 r  d2/r_reg_reg[86]/Q
                         net (fo=2, routed)           0.066     1.698    d2/r_reg[86]
    SLICE_X1Y21          FDCE                                         r  d2/t_load_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.854     2.005    d2/CLK
    SLICE_X1Y21          FDCE                                         r  d2/t_load_reg[86]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.047     1.551    d2/t_load_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 d2/r_reg_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/t_load_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.581     1.487    d2/CLK
    SLICE_X4Y23          FDCE                                         r  d2/r_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.128     1.615 r  d2/r_reg_reg[37]/Q
                         net (fo=2, routed)           0.062     1.676    d2/r_reg[37]
    SLICE_X5Y23          FDCE                                         r  d2/t_load_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.849     2.000    d2/CLK
    SLICE_X5Y23          FDCE                                         r  d2/t_load_reg[37]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X5Y23          FDCE (Hold_fdce_C_D)         0.018     1.518    d2/t_load_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 d2/r_reg_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/t_load_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.164%)  route 0.129ns (47.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.492    d2/CLK
    SLICE_X4Y18          FDCE                                         r  d2/r_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.633 r  d2/r_reg_reg[64]/Q
                         net (fo=2, routed)           0.129     1.762    d2/r_reg[64]
    SLICE_X3Y18          FDCE                                         r  d2/t_load_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.857     2.008    d2/CLK
    SLICE_X3Y18          FDCE                                         r  d2/t_load_reg[64]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.070     1.599    d2/t_load_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 d2/r_reg_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/t_load_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.164%)  route 0.129ns (47.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.491    d2/CLK
    SLICE_X4Y19          FDCE                                         r  d2/r_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     1.632 r  d2/r_reg_reg[48]/Q
                         net (fo=2, routed)           0.129     1.761    d2/r_reg[48]
    SLICE_X3Y19          FDCE                                         r  d2/t_load_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.856     2.007    d2/CLK
    SLICE_X3Y19          FDCE                                         r  d2/t_load_reg[48]/C
                         clock pessimism             -0.479     1.528    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.066     1.594    d2/t_load_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 d2/t_load_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/r_reg_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.587     1.493    d2/CLK
    SLICE_X0Y19          FDCE                                         r  d2/t_load_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  d2/t_load_reg[88]/Q
                         net (fo=1, routed)           0.086     1.720    d2/t_load_reg_n_0_[88]
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.045     1.765 r  d2/r_reg[88]_i_1/O
                         net (fo=1, routed)           0.000     1.765    d2/p_1_in[88]
    SLICE_X1Y19          FDCE                                         r  d2/r_reg_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.856     2.007    d2/CLK
    SLICE_X1Y19          FDCE                                         r  d2/r_reg_reg[88]/C
                         clock pessimism             -0.501     1.506    
    SLICE_X1Y19          FDCE (Hold_fdce_C_D)         0.091     1.597    d2/r_reg_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    d2/r_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25    d2/r_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25    d2/r_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25    d2/r_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25    d2/r_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25    d2/r_reg_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y24    d2/r_reg_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y24    d2/r_reg_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    d2/r_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    d2/r_reg_reg[62]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    d2/r_reg_reg[63]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    d2/r_reg_reg[64]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    d2/r_reg_reg[65]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    d2/r_reg_reg[66]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    d2/r_reg_reg[67]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    d2/r_reg_reg[88]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    d2/r_reg_reg[89]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    d2/r_reg_reg[92]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    d2/r_reg_reg[93]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    d2/r_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    d2/r_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    d2/r_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    d2/r_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    d2/r_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    d2/r_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    d2/r_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    d2/r_reg_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    d2/r_reg_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    d2/r_reg_reg[22]/C



