ISim log file
Running: /home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/tb_hravframework_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/tb_hravframework_isim_beh.wdb 
ISim O.87xd (signature 0x8ddf5b5d)
This is a Full version of ISim.
WARNING: File "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/hravframework.v" Line 201.  For instance uut/awrapper/, width 32 of formal port dpt_id_scn is not equal to width 24 of actual signal dpt_id_scn.
WARNING: File "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/hravframework.v" Line 210.  For instance uut/awrapper/, width 32 of formal port scn_id_clt is not equal to width 24 of actual signal scn_id_clt.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# restart
# run 6000ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
