createdesign sum_top D:/DE2/sum/simulation/activehdl
# Design sum_top created
opendesign -a sum_top.adf
# Design: Creating new workspace file: "D:\DE2\sum\simulation\activehdl\sum_top\sum_top.aws"
# Design: 13:57, 20 ������� 2021 �.
# Design: Opening design "D:\DE2\sum\simulation\activehdl\sum_top\sum_top.adf"
waveformmode ASDB
alib  vhdl_libs/cycloneii_vhdl
# Library Manager: Library "cycloneii_vhdl" attached.
amap cycloneii vhdl_libs/cycloneii_vhdl
# Library Manager: Library "cycloneii" attached.
acom -strict93 -dbg -work cycloneii c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd
# File: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd
# Compile Package "cycloneii_atom_pack"
# Compile Package Body "cycloneii_atom_pack"
# Compile Package "cycloneii_pllpack"
# Compile Package Body "cycloneii_pllpack"
# Compile Entity "cycloneii_dffe"
# Compile Architecture "behave" of Entity "cycloneii_dffe"
# Compile Entity "cycloneii_mux21"
# Compile Architecture "AltVITAL" of Entity "cycloneii_mux21"
# Compile Entity "cycloneii_mux41"
# Compile Architecture "AltVITAL" of Entity "cycloneii_mux41"
# Compile Entity "cycloneii_and1"
# Compile Architecture "AltVITAL" of Entity "cycloneii_and1"
# Compile Entity "cycloneii_ram_register"
# Compile Architecture "reg_arch" of Entity "cycloneii_ram_register"
# Compile Entity "cycloneii_ram_pulse_generator"
# Compile Architecture "pgen_arch" of Entity "cycloneii_ram_pulse_generator"
# Compile Entity "cycloneii_ram_block"
# Compile Architecture "block_arch" of Entity "cycloneii_ram_block"
# Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2544, 0): Non resolved signal "mem_invalidate" may have multiple sources.
# Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2546, 0): Non resolved signal "read_latch_invalidate" may have multiple sources.
# Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2552, 0): Non resolved signal "mem_invalidate_loc" may have multiple sources.
# Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2553, 0): Non resolved signal "read_latch_invalidate" may have multiple sources.
# Compile Entity "cycloneii_jtag"
# Compile Architecture "architecture_jtag" of Entity "cycloneii_jtag"
# Compile Entity "cycloneii_crcblock"
# Compile Architecture "architecture_crcblock" of Entity "cycloneii_crcblock"
# Compile Entity "cycloneii_asmiblock"
# Compile Architecture "architecture_asmiblock" of Entity "cycloneii_asmiblock"
# Warning: DAGGEN_0002: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2701, 0): Process has no effect - no sequential statements.
# Compile Entity "cycloneii_m_cntr"
# Compile Architecture "behave" of Entity "cycloneii_m_cntr"
# Compile Entity "cycloneii_n_cntr"
# Compile Architecture "behave" of Entity "cycloneii_n_cntr"
# Compile Entity "cycloneii_scale_cntr"
# Compile Architecture "behave" of Entity "cycloneii_scale_cntr"
# Compile Entity "cycloneii_pll_reg"
# Compile Architecture "behave" of Entity "cycloneii_pll_reg"
# Compile Entity "cycloneii_pll"
# Compile Architecture "vital_pll" of Entity "cycloneii_pll"
# Compile Entity "cycloneii_routing_wire"
# Compile Architecture "behave" of Entity "cycloneii_routing_wire"
# Compile Entity "cycloneii_lcell_ff"
# Compile Architecture "vital_lcell_ff" of Entity "cycloneii_lcell_ff"
# Compile Entity "cycloneii_lcell_comb"
# Compile Architecture "vital_lcell_comb" of Entity "cycloneii_lcell_comb"
# Compile Entity "cycloneii_asynch_io"
# Compile Architecture "behave" of Entity "cycloneii_asynch_io"
# Compile Entity "cycloneii_io"
# Compile Architecture "structure" of Entity "cycloneii_io"
# Compile Entity "cycloneii_clk_delay_ctrl"
# Compile Architecture "vital_clk_delay_ctrl" of Entity "cycloneii_clk_delay_ctrl"
# Compile Entity "cycloneii_clk_delay_cal_ctrl"
# Compile Architecture "vital_clk_delay_cal_ctrl" of Entity "cycloneii_clk_delay_cal_ctrl"
# Compile Entity "cycloneii_mac_data_reg"
# Compile Architecture "vital_cycloneii_mac_data_reg" of Entity "cycloneii_mac_data_reg"
# Compile Entity "cycloneii_mac_sign_reg"
# Compile Architecture "cycloneii_mac_sign_reg" of Entity "cycloneii_mac_sign_reg"
# Compile Entity "cycloneii_mac_mult_internal"
# Compile Architecture "vital_cycloneii_mac_mult_internal" of Entity "cycloneii_mac_mult_internal"
# Compile Entity "cycloneii_mac_mult"
# Compile Architecture "vital_cycloneii_mac_mult" of Entity "cycloneii_mac_mult"
# Compile Entity "cycloneii_mac_out"
# Compile Architecture "vital_cycloneii_mac_out" of Entity "cycloneii_mac_out"
# Compile Entity "cycloneii_ena_reg"
# Compile Architecture "behave" of Entity "cycloneii_ena_reg"
# Compile Entity "cycloneii_clkctrl"
# Compile Architecture "vital_clkctrl" of Entity "cycloneii_clkctrl"
# Compile success 0 Errors 5 Warnings  Analysis time :  0.7 [s]
acom -strict93 -dbg -work cycloneii c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_components.vhd
# File: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_components.vhd
# Compile Package "cycloneii_components"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
addfile -c -auto D:/DE2/sum/simulation/activehdl/sum_top.vho
# Adding file D:\DE2\sum\simulation\activehdl\sum_top.vho ... Done
addfile -c -auto D:/DE2/sum/simulation/activehdl/sum_top_vhd.sdo
# Adding file D:\DE2\sum\simulation\activehdl\sum_top_vhd.sdo ... Done
addfile -c -auto D:/DE2/sum/src/sum_top_tb.vhd
# Adding file D:\DE2\sum\src\sum_top_tb.vhd ... Done
comp -reorder
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/DE2/sum/simulation/activehdl/sum_top/src/sum_top.vho
# Compile Entity "sum_top"
# Compile Architecture "structure" of Entity "sum_top"
# File: D:/DE2/sum/simulation/activehdl/sum_top/src/sum_top_tb.vhd
# Compile Entity "sum_top_tb"
# Compile Architecture "tb" of Entity "sum_top_tb"
# Top-level unit(s) detected:
# Entity => sum_top_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim +access +r -t 1ps +transport_int_delays +transport_path_delays -sdftyp /sum_top_tb/sum1=sum_top_vhd.sdo -L sum_top -L work -L cycloneii  sum_top_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Cannot find library work.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# VHPI: Loading library 'systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# SDF: 39 generic(s) read from sum_top_vhd.sdo
# SDF: SDF load & update time: 0.0 [s].
# SDF: 39 SDF entries loaded while 39 entries read
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7715 kB (elbread=1281 elab2=5962 kernel=170 sdf=300)
# KERNEL: ASDB file was created in location D:\DE2\sum\simulation\activehdl\sum_top\src\wave.asdb
#  13:57, 20 ������� 2021 �.
#  Simulation has been initialized
wave *
# 7 signal(s) traced.
run  
# Waveform file 'untitled.awc' connected to 'D:/DE2/sum/simulation/activehdl/sum_top/src/wave.asdb'.
# EXECUTION:: NOTE   : Test Start
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /sum_top_tb,  Process: sim.
# RUNTIME: Info: RUNTIME_0142 sum_top_tb.vhd (72): finish called.
# KERNEL: Time: 1680 ns,  Iteration: 0,  Instance: /sum_top_tb,  Process: sim.
# KERNEL: stopped at time: 1680 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Cannot find library work.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# VHPI: Loading library 'systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# SDF: 39 generic(s) read from sum_top_vhd.sdo
# SDF: SDF load & update time: 0.0 [s].
# SDF: 39 SDF entries loaded while 39 entries read
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7723 kB (elbread=1281 elab2=5962 kernel=170 sdf=308)
# KERNEL: ASDB file was created in location D:\DE2\sum\simulation\activehdl\sum_top\src\wave.asdb
#  14:04, 20 ������� 2021 �.
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/DE2/sum/simulation/activehdl/sum_top/src/wave.asdb'.
run
# EXECUTION:: NOTE   : Test Start
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /sum_top_tb,  Process: sim.
# RUNTIME: Info: RUNTIME_0142 sum_top_tb.vhd (72): finish called.
# KERNEL: Time: 1680 ns,  Iteration: 0,  Instance: /sum_top_tb,  Process: sim.
# KERNEL: stopped at time: 1680 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Cannot find library work.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# VHPI: Loading library 'systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# SDF: 39 generic(s) read from sum_top_vhd.sdo
# SDF: SDF load & update time: 0.0 [s].
# SDF: 39 SDF entries loaded while 39 entries read
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7731 kB (elbread=1281 elab2=5962 kernel=170 sdf=316)
# KERNEL: ASDB file was created in location D:\DE2\sum\simulation\activehdl\sum_top\src\wave.asdb
#  14:05, 20 ������� 2021 �.
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/DE2/sum/simulation/activehdl/sum_top/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
