// Seed: 1725979973
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_7 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd13,
    parameter id_2 = 32'd67,
    parameter id_3 = 32'd18
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  output wire _id_1;
  logic [id_1 : -1] _id_3 = ~id_3 >= 1'b0;
  wire id_4;
  wire [id_2  ==  -1 : id_3] id_5;
  wire [id_2 : -1] id_6;
  tri0 id_7 = 1'b0;
  wire id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_5
  );
  assign id_7 = -1'b0;
endmodule
