
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001250                       # Number of seconds simulated
sim_ticks                                  1250085000                       # Number of ticks simulated
final_tick                               4803297393500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               66901175                       # Simulator instruction rate (inst/s)
host_op_rate                                156411185                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               57174224                       # Simulator tick rate (ticks/s)
host_mem_usage                                1546872                       # Number of bytes of host memory used
host_seconds                                    21.86                       # Real time elapsed on the host
sim_insts                                  1462756949                       # Number of instructions simulated
sim_ops                                    3419846986                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        17360                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          456                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           32512                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           43200                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              93528                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        32512                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         32512                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        36736                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           36736                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2170                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           57                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              508                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              675                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3410                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           574                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                574                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13887056                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       364775                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           26007831                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           34557650                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              74817312                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      26007831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         26007831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        29386802                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             29386802                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        29386802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13887056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       364775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          26007831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          34557650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total            104204114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3410                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        574                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3410                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      574                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 217984                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   36864                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   93528                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                36736                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                50                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                49                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                20                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                19                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               284                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               349                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               878                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               161                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               792                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               165                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              144                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11               51                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               63                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               63                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              195                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              123                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                27                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                23                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                54                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                65                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                82                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               16                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               68                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               70                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1250147000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2227                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1183                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  574                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    3187                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     197                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1183                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    215.371090                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   133.869993                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   259.056175                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          575     48.61%     48.61% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          306     25.87%     74.47% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          108      9.13%     83.60% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           53      4.48%     88.08% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           26      2.20%     90.28% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           17      1.44%     91.72% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           19      1.61%     93.32% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           15      1.27%     94.59% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           64      5.41%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1183                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     100.628571                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     66.481977                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    104.147544                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             7     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             8     22.86%     42.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             6     17.14%     60.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3      8.57%     68.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            1      2.86%     71.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      2.86%     74.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      2.86%     77.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            1      2.86%     80.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-207            3      8.57%     88.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      2.86%     91.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::304-319            1      2.86%     94.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      2.86%     97.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::400-415            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.457143                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.436600                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.852086                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               27     77.14%     77.14% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                8     22.86%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     67124750                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               130987250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   17030000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     19707.80                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                38457.80                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       174.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        29.49                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     74.82                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     29.39                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.59                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      23.67                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2524                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     275                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.10                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                47.91                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     313791.92                       # Average gap between requests
system.mem_cntrl.pageHitRate                    70.33                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4269720                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2258025                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                12937680                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 929160                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         92196000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             56983470                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              2983680                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       300712620                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       112621440                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         46676880                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              632660025                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            506.093606                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1117031750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3936000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      39084000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    166670500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    293261000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      89876750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    659419750                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4205460                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2231460                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                11424000                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                2077560                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         91581360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             50144040                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3538560                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       293186910                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       111524640                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         56861700                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              626775690                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            501.386458                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1131034750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      4746000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      38830000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    202406750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    289778000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      75476500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    639109000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  447561                       # Number of BP lookups
system.cpu.branchPred.condPredicted            447561                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             52568                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               375469                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   44549                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10787                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.254562                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          375469                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             101615                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           273854                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        37075                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      358924                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      226491                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8900                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2045                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      282137                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1430                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2516333500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2500170                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             579211                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2034976                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      447561                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             146164                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1622303                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  114454                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      49130                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1782                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         40100                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    276039                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20696                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     723                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2349779                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.706185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.074450                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1709017     72.73%     72.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57702      2.46%     75.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30727      1.31%     76.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    37295      1.59%     78.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36825      1.57%     79.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    32985      1.40%     81.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    32673      1.39%     82.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30587      1.30%     83.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   381968     16.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2349779                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.179012                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.813935                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   544926                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1221070                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    459087                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 67469                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  57227                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3591083                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  57227                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   588351                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  567913                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         356919                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    478812                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                300557                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3361407                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4278                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  26216                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  18801                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 235864                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3694284                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8425120                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5188594                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11786                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1967230                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1727076                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14313                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14350                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    282632                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               439319                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              277679                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             34262                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            32515                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2975744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16847                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2565988                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             20492                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1230433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1800361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5176                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2349779                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.092012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.977925                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1591407     67.73%     67.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              195652      8.33%     76.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              128946      5.49%     81.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              103936      4.42%     85.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               94860      4.04%     90.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               86105      3.66%     93.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               77221      3.29%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               45871      1.95%     98.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25781      1.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2349779                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25685     67.10%     67.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    43      0.11%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8915     23.29%     90.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3602      9.41%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                15      0.04%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               18      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35004      1.36%      1.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1906961     74.32%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1489      0.06%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1786      0.07%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3027      0.12%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               378604     14.75%     90.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              237639      9.26%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1378      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             96      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2565988                       # Type of FU issued
system.cpu.iq.rate                           1.026325                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       38278                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014917                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7530883                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4213376                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2397676                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9642                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10842                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4083                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2564517                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4745                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            31530                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       181195                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          658                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1227                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        87519                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1349                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2200                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  57227                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  296832                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                155556                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2992594                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5098                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                439319                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               277679                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15329                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1238                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                153815                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1227                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16155                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        54393                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                70548                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2448266                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                349995                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            106883                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_refs                       574430                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   243097                       # Number of branches executed
system.cpu.iew.exec_stores                     224435                       # Number of stores executed
system.cpu.iew.exec_rate                     0.979240                       # Inst execution rate
system.cpu.iew.wb_sent                        2419697                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2401759                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1581893                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2538589                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.960638                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.623139                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1229110                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11671                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             54697                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2147036                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.820748                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.901211                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1613556     75.15%     75.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       190717      8.88%     84.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        77326      3.60%     87.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        78484      3.66%     91.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        45172      2.10%     93.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        28772      1.34%     94.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17481      0.81%     95.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12304      0.57%     96.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        83224      3.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2147036                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               940888                       # Number of instructions committed
system.cpu.commit.committedOps                1762175                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         448289                       # Number of memory references committed
system.cpu.commit.loads                        258128                       # Number of loads committed
system.cpu.commit.membars                        1114                       # Number of memory barriers committed
system.cpu.commit.branches                     188798                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1744437                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19882                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14771      0.84%      0.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1294379     73.45%     74.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1270      0.07%     74.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1644      0.09%     74.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          257674     14.62%     89.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         190161     10.79%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1762175                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 83224                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5049516                       # The number of ROB reads
system.cpu.rob.rob_writes                     6189308                       # The number of ROB writes
system.cpu.timesIdled                            7345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          150391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      940888                       # Number of Instructions Simulated
system.cpu.committedOps                       1762175                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.657245                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.657245                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.376330                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.376330                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3614148                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1916322                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6507                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3434                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1093949                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   708780                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1108668                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13123                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21244                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              456964                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21244                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.510262                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          727                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1030518                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1030518                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       289338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          289338                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       181107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         181107                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          551                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           551                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        470445                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           470445                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       470996                       # number of overall hits
system.cpu.dcache.overall_hits::total          470996                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21700                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21700                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8997                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8997                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2944                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2944                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        30697                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30697                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        33641                       # number of overall misses
system.cpu.dcache.overall_misses::total         33641                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    280582000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    280582000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    161101487                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    161101487                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    441683487                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    441683487                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    441683487                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    441683487                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       311038                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       311038                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       190104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       190104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3495                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3495                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       501142                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       501142                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       504637                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       504637                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.069766                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069766                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047327                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.842346                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.842346                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.061254                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061254                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.066664                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066664                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12930.046083                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12930.046083                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17906.133934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17906.133934                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14388.490308                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14388.490308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13129.320977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13129.320977                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2620                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               301                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.704319                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17510                       # number of writebacks
system.cpu.dcache.writebacks::total             17510                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        11747                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11747                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        11817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        11817                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11817                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9953                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8927                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8927                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2944                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2944                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        18880                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18880                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21824                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21824                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    138376500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    138376500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    151103487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    151103487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     36997000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     36997000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    289479987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    289479987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    326476987                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    326476987                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.046959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.842346                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.842346                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037674                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037674                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043247                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13902.994072                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13902.994072                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16926.569620                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16926.569620                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12566.915761                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12566.915761                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15332.626430                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15332.626430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14959.539360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14959.539360                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             20657                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.867825                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              253271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20657                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.260783                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.867825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999742                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999742                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            572767                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           572767                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       252842                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          252842                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        252842                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           252842                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       252842                       # number of overall hits
system.cpu.icache.overall_hits::total          252842                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        23197                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         23197                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        23197                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          23197                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        23197                       # number of overall misses
system.cpu.icache.overall_misses::total         23197                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    333553000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    333553000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    333553000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    333553000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    333553000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    333553000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       276039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       276039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       276039                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       276039                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       276039                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       276039                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.084035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.084035                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.084035                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.084035                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.084035                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.084035                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14379.143855                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14379.143855                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14379.143855                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14379.143855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14379.143855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14379.143855                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          195                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          313                       # number of writebacks
system.cpu.icache.writebacks::total               313                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2509                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2509                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2509                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2509                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2509                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2509                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20688                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20688                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20688                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20688                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20688                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20688                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    287744500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    287744500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    287744500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    287744500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    287744500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    287744500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074946                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074946                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074946                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074946                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13908.763534                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13908.763534                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13908.763534                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13908.763534                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13908.763534                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13908.763534                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          84413                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        42438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          483                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            14819                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        14127                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          692                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                21888                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               38336                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18397                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24625                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               580                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              580                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8348                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8348                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          33584                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        61978                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        70248                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  132226                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1340544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2515988                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3856532                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             27122                       # Total snoops (count)
system.l2bus.snoopTraffic                       75552                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              65650                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.243610                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.453154                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    50349     76.69%     76.69% # Request fanout histogram
system.l2bus.snoop_fanout::1                    14609     22.25%     98.95% # Request fanout histogram
system.l2bus.snoop_fanout::2                      692      1.05%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                65650                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             60332000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.8                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            4404000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            31064937                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32573987                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1121                       # number of replacements
system.l2cache.tags.tagsinuse            32328.985852                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14323                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1121                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                12.776985                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9521.809791                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22797.176062                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.290583                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.695715                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.986602                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32341                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          683                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6884                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24763                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.986969                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               675647                       # Number of tag accesses
system.l2cache.tags.data_accesses              675647                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17823                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17823                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           35                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              35                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7766                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7766                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        20124                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12717                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32841                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            20124                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20483                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               40607                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           20124                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20483                       # number of overall hits
system.l2cache.overall_hits::total              40607                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          545                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           545                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          582                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            582                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          508                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          179                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          687                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            508                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            761                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1269                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           508                       # number of overall misses
system.l2cache.overall_misses::cpu.data           761                       # number of overall misses
system.l2cache.overall_misses::total             1269                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13365500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13365500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     42188500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     42188500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     44876000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     20796000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     65672000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     44876000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     62984500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    107860500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     44876000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     62984500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    107860500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17823                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17823                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          580                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          580                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8348                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8348                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        20632                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12896                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        33528                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        20632                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21244                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41876                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        20632                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21244                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41876                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.939655                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.939655                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.069717                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.069717                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.024622                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.013880                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.020490                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.024622                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.035822                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.030304                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.024622                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.035822                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.030304                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24523.853211                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24523.853211                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 72488.831615                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 72488.831615                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 88338.582677                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 116178.770950                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 95592.430859                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 88338.582677                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 82765.440210                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84996.453901                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 88338.582677                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 82765.440210                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84996.453901                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             574                       # number of writebacks
system.l2cache.writebacks::total                  574                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          545                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          545                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          582                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          582                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          508                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          179                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          687                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          508                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          761                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1269                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          508                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          761                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1269                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7915499                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7915499                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     36368500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     36368500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     39796000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     19006000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     58802000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     39796000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     55374500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     95170500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     39796000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     55374500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     95170500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.939655                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.939655                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.069717                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.069717                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.024622                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.013880                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020490                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.024622                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.035822                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.030304                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.024622                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.035822                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.030304                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14523.851376                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14523.851376                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62488.831615                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62488.831615                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 78338.582677                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 106178.770950                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85592.430859                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 78338.582677                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 72765.440210                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74996.453901                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 78338.582677                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 72765.440210                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74996.453901                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         24476                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        23293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               24083                       # Transaction distribution
system.membus.trans_dist::ReadResp              24770                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          574                       # Transaction distribution
system.membus.trans_dist::CleanEvict              547                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              631                       # Transaction distribution
system.membus.trans_dist::ReadExReq               496                       # Transaction distribution
system.membus.trans_dist::ReadExResp              496                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           687                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        20476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        20476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  31267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       112448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       112948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        17360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        17360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  131232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            21509                       # Total snoops (count)
system.membus.snoopTraffic                     172072                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26143                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.823968                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.380855                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4602     17.60%     17.60% # Request fanout histogram
system.membus.snoop_fanout::1                   21541     82.40%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               26143                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14484498                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3588499                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5510357                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           18783702                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4803297393500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001887                       # Number of seconds simulated
sim_ticks                                  1887216500                       # Number of ticks simulated
final_tick                               4803934525000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               44412883                       # Simulator instruction rate (inst/s)
host_op_rate                                103826678                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               57278743                       # Simulator tick rate (ticks/s)
host_mem_usage                                1568376                       # Number of bytes of host memory used
host_seconds                                    32.95                       # Real time elapsed on the host
sim_insts                                  1463311129                       # Number of instructions simulated
sim_ops                                    3420872894                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        26728                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          600                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           34112                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           55488                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             116928                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        34112                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         34112                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        41664                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           41664                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3341                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           75                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              533                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              867                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4816                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           651                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                651                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     14162657                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       317929                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           18075298                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           29402032                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              61957915                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      18075298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         18075298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        22076958                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             22076958                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        22076958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     14162657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       317929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          18075298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          29402032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             84034874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4816                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        651                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      651                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 307904                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   42112                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  116928                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                41664                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                51                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                55                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                22                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                23                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               418                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               577                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1309                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               289                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8              1149                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               167                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              147                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11               54                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               67                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               68                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              281                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              134                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                27                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                26                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                56                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                57                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                20                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                74                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                82                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               16                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               93                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               77                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1885435500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3416                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1400                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  651                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4558                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     228                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     42                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     41                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1547                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    226.337427                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   138.998409                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   269.583661                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          727     46.99%     46.99% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          405     26.18%     73.17% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          141      9.11%     82.29% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           71      4.59%     86.88% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           33      2.13%     89.01% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           27      1.75%     90.76% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           29      1.87%     92.63% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           19      1.23%     93.86% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           95      6.14%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1547                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           40                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     123.500000                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     75.880918                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    132.937811                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             7     17.50%     17.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             9     22.50%     40.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             6     15.00%     55.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3      7.50%     62.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             1      2.50%     65.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            1      2.50%     67.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      2.50%     70.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      2.50%     72.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            1      2.50%     75.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-207            3      7.50%     82.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      2.50%     85.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::304-319            1      2.50%     87.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::352-367            1      2.50%     90.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      2.50%     92.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::400-415            1      2.50%     95.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::448-463            1      2.50%     97.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::480-495            1      2.50%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            40                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           40                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.450000                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.429687                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.845804                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               31     77.50%     77.50% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                9     22.50%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            40                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     98745500                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               188951750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   24055000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20524.94                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39274.94                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       163.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        22.31                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     61.96                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     22.08                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.27                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      23.88                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3610                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     313                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 75.04                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                48.08                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     344875.71                       # Average gap between requests
system.mem_cntrl.pageHitRate                    71.82                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  5933340                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3146055                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                19606440                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1111860                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         142596480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             81378900                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4716480                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       466183620                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       173000160                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         65256900                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              963094125                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            510.325193                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1693932250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      6456000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      60452000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    225516000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    450484250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     124191250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1022280000                       # Time in different power states
system.mem_cntrl_1.actEnergy                  5133660                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2724810                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                14786940                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                2322900                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         139523280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             67245180                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              5874720                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       435423570                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       170320320                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         95435160                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              938790540                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            497.447187                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1720904500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      8772000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      59194000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    330918000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    442895500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      94634000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    951064250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  712309                       # Number of BP lookups
system.cpu.branchPred.condPredicted            712309                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83456                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               597711                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   69934                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              17092                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.283736                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          597711                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             161602                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           436109                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        58904                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      568180                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      358009                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14306                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3388                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      446594                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2105                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3153465000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3774433                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             917065                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3239899                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      712309                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             231536                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2416981                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  181436                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      74147                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2883                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         59922                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           48                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    437306                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 32937                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                    1060                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3561764                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.789158                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.126932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2546103     71.48%     71.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89908      2.52%     74.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    49053      1.38%     75.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    57569      1.62%     77.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    58429      1.64%     78.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    52035      1.46%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    51776      1.45%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    47837      1.34%     82.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   609054     17.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3561764                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.188719                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.858380                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   862221                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1772767                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    727397                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                108661                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  90718                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5710758                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  90718                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   931291                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  821446                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         482942                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    760065                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                475302                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5344547                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6200                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  44089                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  35643                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 365698                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5890103                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13439968                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8272415                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             15666                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3126661                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2763454                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21843                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21917                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    452150                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               700074                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              439658                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50807                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            47041                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4729151                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24975                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4065470                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             32837                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1966053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2905158                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7923                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3561764                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.141420                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.007115                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2359082     66.23%     66.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              310300      8.71%     74.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              205120      5.76%     80.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              165056      4.63%     85.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              150743      4.23%     89.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              136117      3.82%     93.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              122107      3.43%     96.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               72349      2.03%     98.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               40890      1.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3561764                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   40462     67.99%     67.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    60      0.10%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13534     22.74%     90.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5406      9.08%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                21      0.04%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               26      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             56555      1.39%      1.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3021559     74.32%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2400      0.06%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3248      0.08%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3983      0.10%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               599934     14.76%     90.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              375839      9.24%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1820      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            128      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4065470                       # Type of FU issued
system.cpu.iq.rate                           1.077107                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       59509                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014638                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11772339                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6707460                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3798417                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12711                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              14445                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5355                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4062169                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6255                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49165                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       292376                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1001                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1784                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       139387                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2037                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3217                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  90718                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  405130                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                233618                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4754129                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7911                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                700074                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               439658                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23168                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1992                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                230898                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1784                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          25672                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        86564                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               112236                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3877493                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                553678                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            170476                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_refs                       908221                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   385328                       # Number of branches executed
system.cpu.iew.exec_stores                     354543                       # Number of stores executed
system.cpu.iew.exec_rate                     1.027305                       # Inst execution rate
system.cpu.iew.wb_sent                        3832142                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3803772                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2511800                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4041736                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.007773                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621466                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1964399                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17052                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             86897                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3238634                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.860882                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.935487                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2391236     73.83%     73.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       305035      9.42%     83.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       122779      3.79%     87.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       124237      3.84%     90.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        71240      2.20%     93.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        46001      1.42%     94.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27533      0.85%     95.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19968      0.62%     95.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       130605      4.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3238634                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1495068                       # Number of instructions committed
system.cpu.commit.committedOps                2788083                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         707971                       # Number of memory references committed
system.cpu.commit.loads                        407700                       # Number of loads committed
system.cpu.commit.membars                        1214                       # Number of memory barriers committed
system.cpu.commit.branches                     299751                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2759810                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30544                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24585      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2048135     73.46%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2051      0.07%     74.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3007      0.11%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          407118     14.60%     89.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         300271     10.77%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2788083                       # Class of committed instruction
system.cpu.commit.bw_lim_events                130605                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7851893                       # The number of ROB reads
system.cpu.rob.rob_writes                     9834369                       # The number of ROB writes
system.cpu.timesIdled                           11539                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          212669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1495068                       # Number of Instructions Simulated
system.cpu.committedOps                       2788083                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.524590                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.524590                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.396104                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.396104                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5733327                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3038213                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8528                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4525                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1752207                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1135895                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1753852                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20050                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             33878                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              808821                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34902                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.174059                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          762                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1632084                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1632084                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       457003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          457003                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       285866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         285866                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          846                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           846                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        742869                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           742869                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       743715                       # number of overall hits
system.cpu.dcache.overall_hits::total          743715                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        36523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36523                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14392                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4473                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        50915                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50915                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        55388                       # number of overall misses
system.cpu.dcache.overall_misses::total         55388                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    454516500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    454516500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    246865983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    246865983                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    701382483                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    701382483                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    701382483                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    701382483                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       493526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       493526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       300258                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       300258                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5319                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5319                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       793784                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       793784                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       799103                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       799103                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.074004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074004                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047932                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047932                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.840948                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.840948                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064142                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064142                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069313                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069313                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12444.665006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12444.665006                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17153.000486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17153.000486                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13775.556967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13775.556967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12663.076533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12663.076533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3996                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               447                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.939597                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27328                       # number of writebacks
system.cpu.dcache.writebacks::total             27328                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        20474                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20474                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        20595                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20595                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        20595                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20595                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        16049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16049                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14271                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14271                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34793                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34793                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    216460500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    216460500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    229977483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    229977483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     57032000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     57032000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    446437983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    446437983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    503469983                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    503469983                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.840948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.840948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038197                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038197                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043540                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043540                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13487.475855                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13487.475855                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16115.022283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16115.022283                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12750.279455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12750.279455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14724.207883                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14724.207883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14470.438968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14470.438968                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32758                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.816225                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              410246                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.331921                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.816225                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999641                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999641                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            907426                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           907426                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       400512                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          400512                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        400512                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           400512                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       400512                       # number of overall hits
system.cpu.icache.overall_hits::total          400512                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        36794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36794                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        36794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36794                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        36794                       # number of overall misses
system.cpu.icache.overall_misses::total         36794                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    503978500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    503978500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    503978500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    503978500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    503978500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    503978500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       437306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       437306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       437306                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       437306                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       437306                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       437306                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.084138                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.084138                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.084138                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.084138                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.084138                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.084138                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13697.301190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13697.301190                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13697.301190                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13697.301190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13697.301190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13697.301190                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          207                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          519                       # number of writebacks
system.cpu.icache.writebacks::total               519                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3981                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3981                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3981                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3981                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3981                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3981                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32813                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32813                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32813                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32813                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32813                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32813                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    436481500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    436481500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    436481500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    436481500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    436481500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    436481500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.075034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.075034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.075034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.075034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.075034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.075034                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13302.090635                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13302.090635                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13302.090635                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13302.090635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13302.090635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13302.090635                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         134242                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        67481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          772                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            22806                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        22101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          705                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                33929                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               61403                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28498                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             39429                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               915                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              915                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13358                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13358                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          53333                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        98295                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       112136                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  210431                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2127552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3979396                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6106948                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             42687                       # Total snoops (count)
system.l2bus.snoopTraffic                      109264                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             102955                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.235870                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.440378                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    79376     77.10%     77.10% # Request fanout histogram
system.l2bus.snoop_fanout::1                    22874     22.22%     99.32% # Request fanout histogram
system.l2bus.snoop_fanout::2                      705      0.68%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               102955                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             95270500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.0                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            7722000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            49271399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            51696978                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1291                       # number of replacements
system.l2cache.tags.tagsinuse            32342.429906                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3241837                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33679                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                96.256926                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9511.825299                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22820.604606                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.290278                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.696430                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.987013                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32388                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7502                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24605                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.988403                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1073720                       # Number of tag accesses
system.l2cache.tags.data_accesses             1073720                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        27847                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        27847                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           61                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              61                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12579                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12579                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        32190                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20291                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        52481                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            32190                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            32870                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               65060                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           32190                       # number of overall hits
system.l2cache.overall_hits::cpu.data           32870                       # number of overall hits
system.l2cache.overall_hits::total              65060                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          853                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           853                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          779                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            779                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          533                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          228                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          761                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            533                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1007                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1540                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           533                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1007                       # number of overall misses
system.l2cache.overall_misses::total             1540                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     20929500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     20929500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     54542500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     54542500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     48407500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     27015500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     75423000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     48407500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     81558000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    129965500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     48407500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     81558000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    129965500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        27847                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        27847                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          914                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          914                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13358                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13358                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        32723                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20519                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        53242                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        32723                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        33877                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66600                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        32723                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        33877                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66600                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.933260                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.933260                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.058317                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.058317                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.016288                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.011112                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014293                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.016288                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.029725                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.023123                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.016288                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.029725                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.023123                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24536.342321                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24536.342321                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 70016.046213                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70016.046213                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 90820.825516                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 118489.035088                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 99110.381078                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 90820.825516                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 80991.062562                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84393.181818                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 90820.825516                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 80991.062562                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84393.181818                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             651                       # number of writebacks
system.l2cache.writebacks::total                  651                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          853                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          853                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          779                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          779                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          533                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          228                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          761                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          533                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1007                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1540                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          533                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1007                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1540                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12399498                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12399498                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     46752500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     46752500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     43077500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     24735500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     67813000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     43077500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     71488000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    114565500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     43077500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     71488000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    114565500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.933260                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.933260                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.058317                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.058317                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.016288                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.011112                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014293                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.016288                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.029725                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.023123                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.016288                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.029725                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.023123                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14536.339977                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14536.339977                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60016.046213                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60016.046213                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 80820.825516                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 108489.035088                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 89110.381078                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 80820.825516                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 70991.062562                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74393.181818                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 80820.825516                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 70991.062562                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74393.181818                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         37267                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               37296                       # Transaction distribution
system.membus.trans_dist::ReadResp              38057                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          651                       # Transaction distribution
system.membus.trans_dist::CleanEvict              640                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              994                       # Transaction distribution
system.membus.trans_dist::ReadExReq               639                       # Transaction distribution
system.membus.trans_dist::ReadExResp              639                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           761                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         5085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         6037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         8049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         8049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        32316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        32316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       131264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       131764                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        26728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        26728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  159560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            33534                       # Total snoops (count)
system.membus.snoopTraffic                     268264                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39936                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.840895                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.365778                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6354     15.91%     15.91% # Request fanout histogram
system.membus.snoop_fanout::1                   33582     84.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               39936                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21619997                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4167249                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            8108255                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           29704434                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4803934525000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
