#! /foss/tools/iverilog/cb6544f/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-529-gcb6544fa-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/cb6544f/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/cb6544f/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/cb6544f/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/cb6544f/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/cb6544f/lib/ivl/va_math.vpi";
S_0x5608277cccd0 .scope module, "i2c_slave_controller" "i2c_slave_controller" 2 3;
 .timescale -9 -12;
    .port_info 0 /INOUT 1 "sda";
    .port_info 1 /INOUT 1 "scl";
P_0x5608277cce60 .param/l "ADDRESS" 1 2 9, C4<0101010>;
P_0x5608277ccea0 .param/l "READ_ADDR" 1 2 12, +C4<00000000000000000000000000000000>;
P_0x5608277ccee0 .param/l "READ_DATA" 1 2 14, +C4<00000000000000000000000000000010>;
P_0x5608277ccf20 .param/l "SEND_ACK" 1 2 13, +C4<00000000000000000000000000000001>;
P_0x5608277ccf60 .param/l "SEND_ACK2" 1 2 16, +C4<00000000000000000000000000000100>;
P_0x5608277ccfa0 .param/l "WRITE_DATA" 1 2 15, +C4<00000000000000000000000000000011>;
L_0x560827801910 .functor BUFZ 3, v0x560827820c10_0, C4<000>, C4<000>, C4<000>;
o0x7f038f696018 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0x560827801a20_0 name=_ivl_2
v0x560827801ac0_0 .var "addr", 7 0;
v0x5608277fb010_0 .var "counter", 7 0;
v0x5608277fb0b0_0 .var "data_in", 7 0;
v0x5608277fd1f0_0 .var "data_out", 7 0;
v0x5608277fd2f0_0 .net "debug_state", 2 0, L_0x560827801910;  1 drivers
o0x7f038f696138 .functor BUFZ 1, c4<z>; HiZ drive
v0x5608277be4e0_0 .net "scl", 0 0, o0x7f038f696138;  0 drivers
v0x560827820910_0 .net "sda", 0 0, L_0x560827825480;  1 drivers
v0x5608278209d0_0 .var "sda_oe", 0 0;
v0x560827820a90_0 .var "sda_out", 0 0;
v0x560827820b50_0 .var "start", 0 0;
v0x560827820c10_0 .var "state", 2 0;
E_0x5608277d9eb0 .event posedge, v0x5608277be4e0_0;
E_0x5608277d94f0 .event posedge, v0x560827820910_0;
E_0x5608277b1f10 .event negedge, v0x560827820910_0;
L_0x560827825480 .functor MUXZ 1, o0x7f038f696018, v0x560827820a90_0, v0x5608278209d0_0, C4<>;
S_0x5608277e5430 .scope module, "i2c_top_tb" "i2c_top_tb" 3 1;
 .timescale -9 -12;
v0x560827824b20_0 .var "clk", 0 0;
v0x560827824be0_0 .net "i2c_scl", 0 0, L_0x560827825970;  1 drivers
v0x560827824cf0_0 .net "i2c_sda", 0 0, L_0x560827825880;  1 drivers
v0x560827824de0_0 .var "mem_addr", 31 0;
v0x560827824ed0_0 .net "mem_rdata", 31 0, v0x560827823030_0;  1 drivers
v0x560827825010_0 .net "mem_ready", 0 0, v0x560827823110_0;  1 drivers
v0x560827825100_0 .var "mem_valid", 0 0;
v0x5608278251f0_0 .var "mem_wdata", 31 0;
v0x560827825300_0 .var "mem_wstrb", 3 0;
v0x5608278253c0_0 .var "rst", 0 0;
S_0x560827820d50 .scope module, "uut" "i2c_top" 3 14, 4 1 0, S_0x5608277e5430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_valid";
    .port_info 3 /INPUT 32 "mem_addr";
    .port_info 4 /INPUT 32 "mem_wdata";
    .port_info 5 /INPUT 4 "mem_wstrb";
    .port_info 6 /OUTPUT 32 "mem_rdata";
    .port_info 7 /OUTPUT 1 "mem_ready";
    .port_info 8 /INOUT 1 "i2c_sda";
    .port_info 9 /INOUT 1 "i2c_scl";
v0x560827823680_0 .net "addr", 6 0, L_0x560827825520;  1 drivers
v0x560827823790_0 .net "clk", 0 0, v0x560827824b20_0;  1 drivers
v0x560827823830_0 .net "enable", 0 0, L_0x560827825790;  1 drivers
v0x560827823900_0 .net "i2c_bitrate", 31 0, v0x560827822be0_0;  1 drivers
v0x5608278239d0_0 .var "i2c_ctrl_reg", 7 0;
v0x560827823ac0_0 .net "i2c_ctrl_wire", 7 0, v0x560827822ca0_0;  1 drivers
v0x560827823b60_0 .net "i2c_data_in", 7 0, v0x560827821b80_0;  1 drivers
v0x560827823c50_0 .net "i2c_data_out", 7 0, v0x560827822e80_0;  1 drivers
v0x560827823d60_0 .net "i2c_scl", 0 0, L_0x560827825970;  alias, 1 drivers
v0x560827823e90_0 .net "i2c_sda", 0 0, L_0x560827825880;  alias, 1 drivers
v0x560827823f30_0 .net "mem_addr", 31 0, v0x560827824de0_0;  1 drivers
v0x560827824000_0 .net "mem_rdata", 31 0, v0x560827823030_0;  alias, 1 drivers
v0x5608278240d0_0 .net "mem_ready", 0 0, v0x560827823110_0;  alias, 1 drivers
v0x5608278241a0_0 .net "mem_valid", 0 0, v0x560827825100_0;  1 drivers
v0x560827824270_0 .net "mem_wdata", 31 0, v0x5608278251f0_0;  1 drivers
v0x560827824340_0 .net "mem_wstrb", 3 0, v0x560827825300_0;  1 drivers
v0x560827824410_0 .net "rst", 0 0, v0x5608278253c0_0;  1 drivers
v0x5608278245c0_0 .net "rw", 0 0, L_0x560827825610;  1 drivers
L_0x560827825520 .part v0x560827822e80_0, 1, 7;
L_0x560827825610 .part v0x560827822e80_0, 0, 1;
L_0x560827825790 .part v0x560827822ca0_0, 6, 1;
S_0x560827821030 .scope module, "u_i2c_controller" "i2c_controller" 4 47, 5 1 0, S_0x560827820d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /INPUT 1 "rw";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /INOUT 1 "i2c_sda";
    .port_info 8 /INOUT 1 "i2c_scl";
P_0x56082778fc70 .param/l "ACK" 1 5 16, +C4<00000000000000000000000000000011>;
P_0x56082778fcb0 .param/l "ADDRESS" 1 5 15, +C4<00000000000000000000000000000010>;
P_0x56082778fcf0 .param/l "DATA" 1 5 17, +C4<00000000000000000000000000000100>;
P_0x56082778fd30 .param/l "IDLE" 1 5 13, +C4<00000000000000000000000000000000>;
P_0x56082778fd70 .param/l "START" 1 5 14, +C4<00000000000000000000000000000001>;
P_0x56082778fdb0 .param/l "STOP" 1 5 19, +C4<00000000000000000000000000000110>;
P_0x56082778fdf0 .param/l "WAIT_ACK_DATA" 1 5 18, +C4<00000000000000000000000000000101>;
L_0x7f038f64d018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5608278215e0_0 .net/2u *"_ivl_0", 0 0, L_0x7f038f64d018;  1 drivers
L_0x7f038f64d060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5608278216e0_0 .net/2u *"_ivl_4", 0 0, L_0x7f038f64d060;  1 drivers
v0x5608278217c0_0 .net "addr", 6 0, L_0x560827825520;  alias, 1 drivers
v0x5608278218b0_0 .var "bit_counter", 3 0;
v0x560827821990_0 .net "clk", 0 0, v0x560827824b20_0;  alias, 1 drivers
v0x560827821aa0_0 .net "data_in", 7 0, v0x560827822e80_0;  alias, 1 drivers
v0x560827821b80_0 .var "data_out", 7 0;
v0x560827821c60_0 .net "enable", 0 0, L_0x560827825790;  alias, 1 drivers
v0x560827821d20_0 .net "i2c_scl", 0 0, L_0x560827825970;  alias, 1 drivers
v0x560827821de0_0 .net "i2c_sda", 0 0, L_0x560827825880;  alias, 1 drivers
v0x560827821ea0_0 .net "rst", 0 0, v0x5608278253c0_0;  alias, 1 drivers
v0x560827821f60_0 .net "rw", 0 0, L_0x560827825610;  alias, 1 drivers
v0x560827822020_0 .var "scl_enable", 0 0;
v0x5608278220e0_0 .var "scl_out", 0 0;
v0x5608278221a0_0 .var "sda_oe", 0 0;
v0x560827822260_0 .var "sda_out", 0 0;
v0x560827822320_0 .var "shift_reg", 7 0;
v0x560827822400_0 .var "state", 2 0;
E_0x560827803fe0 .event posedge, v0x560827821ea0_0, v0x560827821990_0;
L_0x560827825880 .functor MUXZ 1, L_0x7f038f64d018, v0x560827822260_0, v0x5608278221a0_0, C4<>;
L_0x560827825970 .functor MUXZ 1, L_0x7f038f64d060, v0x5608278220e0_0, v0x560827822020_0, C4<>;
S_0x560827822600 .scope module, "u_i2c_registers" "i2c_registers" 4 24, 6 1 0, S_0x560827820d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_valid";
    .port_info 3 /INPUT 32 "mem_addr";
    .port_info 4 /INPUT 32 "mem_wdata";
    .port_info 5 /INPUT 4 "mem_wstrb";
    .port_info 6 /OUTPUT 32 "mem_rdata";
    .port_info 7 /OUTPUT 1 "mem_ready";
    .port_info 8 /OUTPUT 32 "i2c_bitrate";
    .port_info 9 /OUTPUT 8 "i2c_data_out";
    .port_info 10 /INPUT 8 "i2c_data_in";
    .port_info 11 /OUTPUT 8 "i2c_ctrl";
P_0x5608277f7760 .param/l "ADDR_I2C_BITRATE" 1 6 18, C4<00000000000000000000000000011100>;
P_0x5608277f77a0 .param/l "ADDR_I2C_CTRL" 1 6 21, C4<00000000000000000000000000011111>;
P_0x5608277f77e0 .param/l "ADDR_I2C_DATA_IN" 1 6 20, C4<00000000000000000000000000011110>;
P_0x5608277f7820 .param/l "ADDR_I2C_DATA_OUT" 1 6 19, C4<00000000000000000000000000011101>;
v0x560827822b10_0 .net "clk", 0 0, v0x560827824b20_0;  alias, 1 drivers
v0x560827822be0_0 .var "i2c_bitrate", 31 0;
v0x560827822ca0_0 .var "i2c_ctrl", 7 0;
v0x560827822d90_0 .net "i2c_data_in", 7 0, v0x560827821b80_0;  alias, 1 drivers
v0x560827822e80_0 .var "i2c_data_out", 7 0;
v0x560827822f70_0 .net "mem_addr", 31 0, v0x560827824de0_0;  alias, 1 drivers
v0x560827823030_0 .var "mem_rdata", 31 0;
v0x560827823110_0 .var "mem_ready", 0 0;
v0x5608278231d0_0 .net "mem_valid", 0 0, v0x560827825100_0;  alias, 1 drivers
v0x560827823290_0 .net "mem_wdata", 31 0, v0x5608278251f0_0;  alias, 1 drivers
v0x560827823370_0 .net "mem_wstrb", 3 0, v0x560827825300_0;  alias, 1 drivers
v0x560827823450_0 .net "rst", 0 0, v0x5608278253c0_0;  alias, 1 drivers
S_0x560827824760 .scope task, "write_register" "write_register" 3 67, 3 67 0, S_0x5608277e5430;
 .timescale -9 -12;
v0x560827824960_0 .var "addr", 31 0;
v0x560827824a40_0 .var "data", 31 0;
TD_i2c_top_tb.write_register ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560827825100_0, 0, 1;
    %load/vec4 v0x560827824960_0;
    %store/vec4 v0x560827824de0_0, 0, 32;
    %load/vec4 v0x560827824a40_0;
    %store/vec4 v0x5608278251f0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560827825300_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560827825100_0, 0, 1;
    %end;
    .scope S_0x5608277cccd0;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560827820c10_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5608277fb0b0_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x5608277fd1f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560827820a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5608278209d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560827820b50_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5608277cccd0;
T_2 ;
    %wait E_0x5608277b1f10;
    %load/vec4 v0x560827820b50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x5608277be4e0_0;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560827820b50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560827820c10_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5608277fb010_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5608277cccd0;
T_3 ;
    %wait E_0x5608277d94f0;
    %load/vec4 v0x560827820b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x5608277be4e0_0;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560827820b50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560827820c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5608278209d0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5608277cccd0;
T_4 ;
    %wait E_0x5608277d9eb0;
    %load/vec4 v0x560827820b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x560827820c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x560827820910_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5608277fb010_0;
    %assign/vec4/off/d v0x560827801ac0_0, 4, 5;
    %load/vec4 v0x5608277fb010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560827820c10_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x5608277fb010_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5608277fb010_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x560827801ac0_0;
    %parti/s 7, 1, 2;
    %cmpi/e 42, 0, 7;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5608277fb010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5608278209d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560827820a90_0, 0;
    %load/vec4 v0x560827801ac0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560827820c10_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560827820c10_0, 0;
T_4.13 ;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560827820c10_0, 0;
T_4.11 ;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x560827820910_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5608277fb010_0;
    %assign/vec4/off/d v0x5608277fb0b0_0, 4, 5;
    %load/vec4 v0x5608277fb010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560827820c10_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x5608277fb010_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5608277fb010_0, 0;
T_4.15 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5608277fd1f0_0;
    %load/vec4 v0x5608277fb010_0;
    %part/u 1;
    %assign/vec4 v0x560827820a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5608278209d0_0, 0;
    %load/vec4 v0x5608277fb010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560827820c10_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x5608277fb010_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5608277fb010_0, 0;
T_4.17 ;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560827820a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5608278209d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560827820c10_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560827822600;
T_5 ;
    %wait E_0x560827803fe0;
    %load/vec4 v0x560827823450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560827822be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560827822e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560827822ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560827823110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560827823030_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560827823110_0, 0;
    %load/vec4 v0x5608278231d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560827823110_0, 0;
    %load/vec4 v0x560827823370_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x560827822f70_0;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 32;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 32;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x560827823370_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0x560827823290_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560827822be0_0, 4, 5;
T_5.10 ;
    %load/vec4 v0x560827823370_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x560827823290_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560827822be0_0, 4, 5;
T_5.12 ;
    %load/vec4 v0x560827823370_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0x560827823290_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560827822be0_0, 4, 5;
T_5.14 ;
    %load/vec4 v0x560827823370_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0x560827823290_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560827822be0_0, 4, 5;
T_5.16 ;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x560827823370_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %load/vec4 v0x560827823290_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x560827822e80_0, 0;
T_5.18 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x560827823370_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v0x560827823290_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x560827822ca0_0, 0;
T_5.20 ;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x560827822f70_0;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 32;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 32;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 32;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560827823030_0, 0;
    %jmp T_5.27;
T_5.22 ;
    %load/vec4 v0x560827822be0_0;
    %assign/vec4 v0x560827823030_0, 0;
    %jmp T_5.27;
T_5.23 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x560827822e80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560827823030_0, 0;
    %jmp T_5.27;
T_5.24 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x560827822d90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560827823030_0, 0;
    %jmp T_5.27;
T_5.25 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x560827822ca0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560827823030_0, 0;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560827821030;
T_6 ;
    %wait E_0x560827803fe0;
    %load/vec4 v0x560827821ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5608278220e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560827822020_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560827822400_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560827822020_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560827822020_0, 0;
T_6.3 ;
    %load/vec4 v0x5608278220e0_0;
    %inv;
    %assign/vec4 v0x5608278220e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560827821030;
T_7 ;
    %wait E_0x560827803fe0;
    %load/vec4 v0x560827821ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560827822400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560827822260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5608278221a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5608278218b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560827822400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5608278220e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560827822260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5608278221a0_0, 0;
    %load/vec4 v0x560827821c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560827822400_0, 0;
T_7.10 ;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560827822260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5608278221a0_0, 0;
    %load/vec4 v0x5608278220e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560827822400_0, 0;
    %load/vec4 v0x5608278217c0_0;
    %load/vec4 v0x560827821f60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560827822320_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5608278218b0_0, 0;
T_7.12 ;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x5608278220e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0x560827822320_0;
    %load/vec4 v0x5608278218b0_0;
    %part/u 1;
    %assign/vec4 v0x560827822260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5608278221a0_0, 0;
    %load/vec4 v0x5608278218b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560827822400_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x5608278218b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5608278218b0_0, 0;
T_7.17 ;
T_7.14 ;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5608278221a0_0, 0;
    %load/vec4 v0x560827821de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v0x560827821aa0_0;
    %assign/vec4 v0x560827822320_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5608278218b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560827822400_0, 0;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x560827822400_0, 0;
T_7.19 ;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x5608278220e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %load/vec4 v0x560827822320_0;
    %load/vec4 v0x5608278218b0_0;
    %part/u 1;
    %assign/vec4 v0x560827822260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5608278221a0_0, 0;
    %load/vec4 v0x5608278218b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x560827822400_0, 0;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x5608278218b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5608278218b0_0, 0;
T_7.23 ;
T_7.20 ;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5608278221a0_0, 0;
    %load/vec4 v0x560827821de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x560827822400_0, 0;
    %jmp T_7.25;
T_7.24 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x560827822400_0, 0;
T_7.25 ;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5608278220e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560827822260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5608278221a0_0, 0;
    %load/vec4 v0x560827821c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560827822400_0, 0;
T_7.26 ;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560827820d50;
T_8 ;
    %wait E_0x560827803fe0;
    %load/vec4 v0x560827824410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5608278239d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560827823ac0_0;
    %assign/vec4 v0x5608278239d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5608277e5430;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560827824b20_0, 0, 1;
T_9.0 ;
    %delay 10000, 0;
    %load/vec4 v0x560827824b20_0;
    %inv;
    %store/vec4 v0x560827824b20_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x5608277e5430;
T_10 ;
    %vpi_call 3 33 "$dumpfile", "i2c_top_tb.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5608277e5430 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5608278253c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560827825100_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560827824de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5608278251f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560827825300_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5608278253c0_0, 0, 1;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x560827824960_0, 0, 32;
    %pushi/vec4 500000, 0, 32;
    %store/vec4 v0x560827824a40_0, 0, 32;
    %fork TD_i2c_top_tb.write_register, S_0x560827824760;
    %join;
    %delay 20000, 0;
    %pushi/vec4 29, 0, 32;
    %store/vec4 v0x560827824960_0, 0, 32;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v0x560827824a40_0, 0, 32;
    %fork TD_i2c_top_tb.write_register, S_0x560827824760;
    %join;
    %delay 20000, 0;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x560827824960_0, 0, 32;
    %pushi/vec4 80, 0, 32;
    %store/vec4 v0x560827824a40_0, 0, 32;
    %fork TD_i2c_top_tb.write_register, S_0x560827824760;
    %join;
    %delay 200000, 0;
    %pushi/vec4 29, 0, 32;
    %store/vec4 v0x560827824960_0, 0, 32;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v0x560827824a40_0, 0, 32;
    %fork TD_i2c_top_tb.write_register, S_0x560827824760;
    %join;
    %delay 20000, 0;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x560827824960_0, 0, 32;
    %pushi/vec4 72, 0, 32;
    %store/vec4 v0x560827824a40_0, 0, 32;
    %fork TD_i2c_top_tb.write_register, S_0x560827824760;
    %join;
    %delay 200000, 0;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x560827824960_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x560827824a40_0, 0, 32;
    %fork TD_i2c_top_tb.write_register, S_0x560827824760;
    %join;
    %delay 200000, 0;
    %vpi_call 3 64 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "i2c_slave_controller.v";
    "top_tb.v";
    "top.v";
    "i2c_controller.v";
    "i2c_registers.v";
