read_verilog ../top_mem.v
proc
sim -clock clk top
