
---------- Begin Simulation Statistics ----------
final_tick                               111498418682                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 253526                       # Simulator instruction rate (inst/s)
host_mem_usage                                 673616                       # Number of bytes of host memory used
host_op_rate                                   254024                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   394.44                       # Real time elapsed on the host
host_tick_rate                              282677583                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111498                       # Number of seconds simulated
sim_ticks                                111498418682                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.671640                       # CPI: cycles per instruction
system.cpu.discardedOps                        189350                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34582969                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.598215                       # IPC: instructions per cycle
system.cpu.numCycles                        167164046                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132581077                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       270638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        550153                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       498818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        12679                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1000353                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12693                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485851                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735554                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81002                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103774                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101794                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905883                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51517376                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51517376                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51517887                       # number of overall hits
system.cpu.dcache.overall_hits::total        51517887                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       550804                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         550804                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       558712                       # number of overall misses
system.cpu.dcache.overall_misses::total        558712                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32080747691                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32080747691                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32080747691                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32080747691                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068180                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076599                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076599                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010579                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010729                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010729                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58243.490772                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58243.490772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57419.113409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57419.113409                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       147167                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3190                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.133856                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       407255                       # number of writebacks
system.cpu.dcache.writebacks::total            407255                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        57847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57847                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57847                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       492957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       492957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       500862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       500862                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29743775789                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29743775789                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30414476304                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30414476304                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009618                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009618                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60337.465112                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60337.465112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60724.263977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60724.263977                       # average overall mshr miss latency
system.cpu.dcache.replacements                 498814                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40858635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40858635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       260466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        260466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12260250395                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12260250395                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41119101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41119101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006334                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006334                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47070.444492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47070.444492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           72                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       260394                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       260394                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11910063389                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11910063389                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45738.624504                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45738.624504                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10658741                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10658741                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       290338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       290338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19820497296                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19820497296                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68266.976062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68266.976062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        57775                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        57775                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232563                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232563                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17833712400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17833712400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76683.360638                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76683.360638                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    670700515                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    670700515                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84845.099937                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84845.099937                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2017.705867                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018825                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            500862                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.858598                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2017.705867                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1576                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208807562                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208807562                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685782                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474983                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024774                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277888                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277888                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277888                       # number of overall hits
system.cpu.icache.overall_hits::total        10277888                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     58818728                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58818728                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     58818728                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58818728                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278563                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278563                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278563                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278563                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87138.856296                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87138.856296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87138.856296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87138.856296                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57918278                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57918278                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57918278                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57918278                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85804.856296                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85804.856296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85804.856296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85804.856296                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277888                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277888                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     58818728                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58818728                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87138.856296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87138.856296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57918278                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57918278                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85804.856296                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85804.856296                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           546.605635                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15227.500741                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   546.605635                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.266897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.266897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          673                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          566                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.328613                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41114927                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41114927                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 111498418682                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               221985                       # number of demand (read+write) hits
system.l2.demand_hits::total                   222000                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              221985                       # number of overall hits
system.l2.overall_hits::total                  222000                       # number of overall hits
system.l2.demand_misses::.cpu.inst                660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             278877                       # number of demand (read+write) misses
system.l2.demand_misses::total                 279537                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               660                       # number of overall misses
system.l2.overall_misses::.cpu.data            278877                       # number of overall misses
system.l2.overall_misses::total                279537                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56334153                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26300382286                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26356716439                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56334153                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26300382286                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26356716439                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           500862                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               501537                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          500862                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              501537                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.556794                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.557361                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.556794                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.557361                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85354.777273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94308.179900                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94287.040496                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85354.777273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94308.179900                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94287.040496                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              192359                       # number of writebacks
system.l2.writebacks::total                    192359                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        278872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            279532                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       278872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           279532                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47326997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22498687070                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22546014067                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47326997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22498687070                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22546014067                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.556784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.557351                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.556784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.557351                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71707.571212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80677.468767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80656.290038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71707.571212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80677.468767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80656.290038                       # average overall mshr miss latency
system.l2.replacements                         280958                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       407255                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           407255                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       407255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       407255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2356                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2356                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             62298                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 62298                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          170265                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              170265                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16494403080                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16494403080                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.732124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.732124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96874.889613                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96874.889613                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       170265                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         170265                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14171787391                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14171787391                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.732124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.732124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83233.708578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83233.708578                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56334153                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56334153                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.977778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85354.777273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85354.777273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47326997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47326997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.977778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71707.571212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71707.571212                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        159687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            159687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9805979206                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9805979206                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       268299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        268299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.404817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.404817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90284.491640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90284.491640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8326899679                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8326899679                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.404798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.404798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76670.009106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76670.009106                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8058.223979                       # Cycle average of tags in use
system.l2.tags.total_refs                      997929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    289150                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.451250                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     167.105489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        22.680630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7868.437860                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983670                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4630                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4290310                       # Number of tag accesses
system.l2.tags.data_accesses                  4290310                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    192359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    278304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014072286444                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              765016                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             181148                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      279532                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     192359                       # Number of write requests accepted
system.mem_ctrls.readBursts                    279532                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   192359                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    568                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                279532                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               192359                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  210170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.525936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.011575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.653377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11208     98.54%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          103      0.91%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      0.12%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.05%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           29      0.25%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11374                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.910322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.876595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.078495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6458     56.78%     56.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              137      1.20%     57.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4163     36.60%     94.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              579      5.09%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.30%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11374                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   36352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17890048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12310976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    160.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  111489670977                       # Total gap between requests
system.mem_ctrls.avgGap                     236261.49                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17811456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12309632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 378839.453503559984                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 159746265.557355672121                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 110401852.739345028996                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          660                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       278872                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       192359                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17671853                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9945532466                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2669201714287                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26775.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35663.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13876146.76                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17847808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17890048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12310976                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12310976                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          660                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       278872                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         279532                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       192359                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        192359                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       378839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    160072297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        160451137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       378839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       378839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    110413907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       110413907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    110413907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       378839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    160072297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       270865043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               278964                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              192338                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        16970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        18374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        17994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17713                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11379                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11939                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11474                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12243                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4732629319                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1394820000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9963204319                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16965.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35715.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              151110                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              98703                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            54.17                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.32                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       221489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   136.184316                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    90.452300                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   195.554751                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       167242     75.51%     75.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29190     13.18%     88.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4465      2.02%     90.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2879      1.30%     92.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9491      4.29%     96.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          651      0.29%     96.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          512      0.23%     96.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          536      0.24%     97.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6523      2.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       221489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17853696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12309632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              160.125105                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              110.401853                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.11                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               53.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       780116400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       414641700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      990839220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     498228120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8801030160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30996205560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16713324960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   59194386120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.898885                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43126689370                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3722940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  64648789312                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       801315060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       425909055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1000963740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     505776240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8801030160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  30499788000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17131360800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   59166143055                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   530.645580                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  44216679721                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3722940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  63558798961                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109267                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       192359                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78262                       # Transaction distribution
system.membus.trans_dist::ReadExReq            170265                       # Transaction distribution
system.membus.trans_dist::ReadExResp           170265                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109267                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       829685                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 829685                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     30201024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                30201024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            279532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  279532    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              279532                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1539232533                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1519919722                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            268974                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       599614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          180158                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232563                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232563                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       268299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1352                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1500538                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1501890                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     58119488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               58162816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          280958                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12310976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           782495                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016322                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.126852                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 769737     98.37%     98.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12744      1.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             782495                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 111498418682                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1210516289                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350675                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1002228192                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
