{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 15:30:28 2011 " "Info: Processing started: Sun Sep 11 15:30:28 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD12864_TOP -c LCD12864_TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LCD12864_TOP -c LCD12864_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD12864.v(90) " "Warning (10268): Verilog HDL information at LCD12864.v(90): Always Construct contains both blocking and non-blocking assignments" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD12864.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LCD12864.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD12864 " "Info: Found entity 1: LCD12864" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD12864_TOP.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file LCD12864_TOP.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LCD12864_TOP " "Info: Found entity 1: LCD12864_TOP" {  } { { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD12864_TOP " "Info: Elaborating entity \"LCD12864_TOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD12864 LCD12864:inst " "Info: Elaborating entity \"LCD12864\" for hierarchy \"LCD12864:inst\"" {  } { { "LCD12864_TOP.bdf" "inst" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.bdf" { { -504 360 472 -376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD12864.v(86) " "Warning (10230): Verilog HDL assignment warning at LCD12864.v(86): truncated value with size 32 to match size of target (16)" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD12864.v(161) " "Warning (10230): Verilog HDL assignment warning at LCD12864.v(161): truncated value with size 32 to match size of target (2)" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|LCD12864_TOP\|LCD12864:inst\|next 53 " "Info: State machine \"\|LCD12864_TOP\|LCD12864:inst\|next\" contains 53 states" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|LCD12864_TOP\|LCD12864:inst\|current 53 " "Info: State machine \"\|LCD12864_TOP\|LCD12864:inst\|current\" contains 53 states" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|LCD12864_TOP\|LCD12864:inst\|next " "Info: Selected Auto state machine encoding method for state machine \"\|LCD12864_TOP\|LCD12864:inst\|next\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|LCD12864_TOP\|LCD12864:inst\|next " "Info: Encoding result for state machine \"\|LCD12864_TOP\|LCD12864:inst\|next\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "53 " "Info: Completed encoding using 53 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.nul " "Info: Encoded state bit \"LCD12864:inst\|next.nul\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat44 " "Info: Encoded state bit \"LCD12864:inst\|next.dat44\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat43 " "Info: Encoded state bit \"LCD12864:inst\|next.dat43\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat42 " "Info: Encoded state bit \"LCD12864:inst\|next.dat42\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat41 " "Info: Encoded state bit \"LCD12864:inst\|next.dat41\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat40 " "Info: Encoded state bit \"LCD12864:inst\|next.dat40\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat39 " "Info: Encoded state bit \"LCD12864:inst\|next.dat39\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat38 " "Info: Encoded state bit \"LCD12864:inst\|next.dat38\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat37 " "Info: Encoded state bit \"LCD12864:inst\|next.dat37\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat36 " "Info: Encoded state bit \"LCD12864:inst\|next.dat36\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat35 " "Info: Encoded state bit \"LCD12864:inst\|next.dat35\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat34 " "Info: Encoded state bit \"LCD12864:inst\|next.dat34\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat33 " "Info: Encoded state bit \"LCD12864:inst\|next.dat33\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat32 " "Info: Encoded state bit \"LCD12864:inst\|next.dat32\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat31 " "Info: Encoded state bit \"LCD12864:inst\|next.dat31\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat30 " "Info: Encoded state bit \"LCD12864:inst\|next.dat30\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat29 " "Info: Encoded state bit \"LCD12864:inst\|next.dat29\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat28 " "Info: Encoded state bit \"LCD12864:inst\|next.dat28\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat27 " "Info: Encoded state bit \"LCD12864:inst\|next.dat27\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat26 " "Info: Encoded state bit \"LCD12864:inst\|next.dat26\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat25 " "Info: Encoded state bit \"LCD12864:inst\|next.dat25\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat24 " "Info: Encoded state bit \"LCD12864:inst\|next.dat24\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat23 " "Info: Encoded state bit \"LCD12864:inst\|next.dat23\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat22 " "Info: Encoded state bit \"LCD12864:inst\|next.dat22\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat21 " "Info: Encoded state bit \"LCD12864:inst\|next.dat21\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat20 " "Info: Encoded state bit \"LCD12864:inst\|next.dat20\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat19 " "Info: Encoded state bit \"LCD12864:inst\|next.dat19\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat18 " "Info: Encoded state bit \"LCD12864:inst\|next.dat18\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat17 " "Info: Encoded state bit \"LCD12864:inst\|next.dat17\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat16 " "Info: Encoded state bit \"LCD12864:inst\|next.dat16\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat15 " "Info: Encoded state bit \"LCD12864:inst\|next.dat15\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat14 " "Info: Encoded state bit \"LCD12864:inst\|next.dat14\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat13 " "Info: Encoded state bit \"LCD12864:inst\|next.dat13\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat12 " "Info: Encoded state bit \"LCD12864:inst\|next.dat12\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat11 " "Info: Encoded state bit \"LCD12864:inst\|next.dat11\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat10 " "Info: Encoded state bit \"LCD12864:inst\|next.dat10\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat9 " "Info: Encoded state bit \"LCD12864:inst\|next.dat9\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat8 " "Info: Encoded state bit \"LCD12864:inst\|next.dat8\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat7 " "Info: Encoded state bit \"LCD12864:inst\|next.dat7\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat6 " "Info: Encoded state bit \"LCD12864:inst\|next.dat6\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat5 " "Info: Encoded state bit \"LCD12864:inst\|next.dat5\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat4 " "Info: Encoded state bit \"LCD12864:inst\|next.dat4\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat3 " "Info: Encoded state bit \"LCD12864:inst\|next.dat3\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat2 " "Info: Encoded state bit \"LCD12864:inst\|next.dat2\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat1 " "Info: Encoded state bit \"LCD12864:inst\|next.dat1\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.dat0 " "Info: Encoded state bit \"LCD12864:inst\|next.dat0\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.set6 " "Info: Encoded state bit \"LCD12864:inst\|next.set6\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.set5 " "Info: Encoded state bit \"LCD12864:inst\|next.set5\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.set4 " "Info: Encoded state bit \"LCD12864:inst\|next.set4\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.set3 " "Info: Encoded state bit \"LCD12864:inst\|next.set3\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.set2 " "Info: Encoded state bit \"LCD12864:inst\|next.set2\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.set1 " "Info: Encoded state bit \"LCD12864:inst\|next.set1\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|next.set0 " "Info: Encoded state bit \"LCD12864:inst\|next.set0\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.set0 00000000000000000000000000000000000000000000000000000 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.set0\" uses code string \"00000000000000000000000000000000000000000000000000000\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.set1 00000000000000000000000000000000000000000000000000011 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.set1\" uses code string \"00000000000000000000000000000000000000000000000000011\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.set2 00000000000000000000000000000000000000000000000000101 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.set2\" uses code string \"00000000000000000000000000000000000000000000000000101\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.set3 00000000000000000000000000000000000000000000000001001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.set3\" uses code string \"00000000000000000000000000000000000000000000000001001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.set4 00000000000000000000000000000000000000000000000010001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.set4\" uses code string \"00000000000000000000000000000000000000000000000010001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.set5 00000000000000000000000000000000000000000000000100001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.set5\" uses code string \"00000000000000000000000000000000000000000000000100001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.set6 00000000000000000000000000000000000000000000001000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.set6\" uses code string \"00000000000000000000000000000000000000000000001000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat0 00000000000000000000000000000000000000000000010000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat0\" uses code string \"00000000000000000000000000000000000000000000010000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat1 00000000000000000000000000000000000000000000100000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat1\" uses code string \"00000000000000000000000000000000000000000000100000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat2 00000000000000000000000000000000000000000001000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat2\" uses code string \"00000000000000000000000000000000000000000001000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat3 00000000000000000000000000000000000000000010000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat3\" uses code string \"00000000000000000000000000000000000000000010000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat4 00000000000000000000000000000000000000000100000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat4\" uses code string \"00000000000000000000000000000000000000000100000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat5 00000000000000000000000000000000000000001000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat5\" uses code string \"00000000000000000000000000000000000000001000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat6 00000000000000000000000000000000000000010000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat6\" uses code string \"00000000000000000000000000000000000000010000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat7 00000000000000000000000000000000000000100000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat7\" uses code string \"00000000000000000000000000000000000000100000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat8 00000000000000000000000000000000000001000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat8\" uses code string \"00000000000000000000000000000000000001000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat9 00000000000000000000000000000000000010000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat9\" uses code string \"00000000000000000000000000000000000010000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat10 00000000000000000000000000000000000100000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat10\" uses code string \"00000000000000000000000000000000000100000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat11 00000000000000000000000000000000001000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat11\" uses code string \"00000000000000000000000000000000001000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat12 00000000000000000000000000000000010000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat12\" uses code string \"00000000000000000000000000000000010000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat13 00000000000000000000000000000000100000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat13\" uses code string \"00000000000000000000000000000000100000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat14 00000000000000000000000000000001000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat14\" uses code string \"00000000000000000000000000000001000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat15 00000000000000000000000000000010000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat15\" uses code string \"00000000000000000000000000000010000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat16 00000000000000000000000000000100000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat16\" uses code string \"00000000000000000000000000000100000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat17 00000000000000000000000000001000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat17\" uses code string \"00000000000000000000000000001000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat18 00000000000000000000000000010000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat18\" uses code string \"00000000000000000000000000010000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat19 00000000000000000000000000100000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat19\" uses code string \"00000000000000000000000000100000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat20 00000000000000000000000001000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat20\" uses code string \"00000000000000000000000001000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat21 00000000000000000000000010000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat21\" uses code string \"00000000000000000000000010000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat22 00000000000000000000000100000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat22\" uses code string \"00000000000000000000000100000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat23 00000000000000000000001000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat23\" uses code string \"00000000000000000000001000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat24 00000000000000000000010000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat24\" uses code string \"00000000000000000000010000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat25 00000000000000000000100000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat25\" uses code string \"00000000000000000000100000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat26 00000000000000000001000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat26\" uses code string \"00000000000000000001000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat27 00000000000000000010000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat27\" uses code string \"00000000000000000010000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat28 00000000000000000100000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat28\" uses code string \"00000000000000000100000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat29 00000000000000001000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat29\" uses code string \"00000000000000001000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat30 00000000000000010000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat30\" uses code string \"00000000000000010000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat31 00000000000000100000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat31\" uses code string \"00000000000000100000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat32 00000000000001000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat32\" uses code string \"00000000000001000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat33 00000000000010000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat33\" uses code string \"00000000000010000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat34 00000000000100000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat34\" uses code string \"00000000000100000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat35 00000000001000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat35\" uses code string \"00000000001000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat36 00000000010000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat36\" uses code string \"00000000010000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat37 00000000100000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat37\" uses code string \"00000000100000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat38 00000001000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat38\" uses code string \"00000001000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat39 00000010000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat39\" uses code string \"00000010000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat40 00000100000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat40\" uses code string \"00000100000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat41 00001000000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat41\" uses code string \"00001000000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat42 00010000000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat42\" uses code string \"00010000000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat43 00100000000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat43\" uses code string \"00100000000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.dat44 01000000000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.dat44\" uses code string \"01000000000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|next.nul 10000000000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|next.nul\" uses code string \"10000000000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|LCD12864_TOP\|LCD12864:inst\|current " "Info: Selected Auto state machine encoding method for state machine \"\|LCD12864_TOP\|LCD12864:inst\|current\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|LCD12864_TOP\|LCD12864:inst\|current " "Info: Encoding result for state machine \"\|LCD12864_TOP\|LCD12864:inst\|current\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "53 " "Info: Completed encoding using 53 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.nul " "Info: Encoded state bit \"LCD12864:inst\|current.nul\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat44 " "Info: Encoded state bit \"LCD12864:inst\|current.dat44\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat43 " "Info: Encoded state bit \"LCD12864:inst\|current.dat43\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat42 " "Info: Encoded state bit \"LCD12864:inst\|current.dat42\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat41 " "Info: Encoded state bit \"LCD12864:inst\|current.dat41\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat40 " "Info: Encoded state bit \"LCD12864:inst\|current.dat40\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat39 " "Info: Encoded state bit \"LCD12864:inst\|current.dat39\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat38 " "Info: Encoded state bit \"LCD12864:inst\|current.dat38\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat37 " "Info: Encoded state bit \"LCD12864:inst\|current.dat37\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat36 " "Info: Encoded state bit \"LCD12864:inst\|current.dat36\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat35 " "Info: Encoded state bit \"LCD12864:inst\|current.dat35\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat34 " "Info: Encoded state bit \"LCD12864:inst\|current.dat34\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat33 " "Info: Encoded state bit \"LCD12864:inst\|current.dat33\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat32 " "Info: Encoded state bit \"LCD12864:inst\|current.dat32\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat31 " "Info: Encoded state bit \"LCD12864:inst\|current.dat31\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat30 " "Info: Encoded state bit \"LCD12864:inst\|current.dat30\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat29 " "Info: Encoded state bit \"LCD12864:inst\|current.dat29\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat28 " "Info: Encoded state bit \"LCD12864:inst\|current.dat28\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat27 " "Info: Encoded state bit \"LCD12864:inst\|current.dat27\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat26 " "Info: Encoded state bit \"LCD12864:inst\|current.dat26\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat25 " "Info: Encoded state bit \"LCD12864:inst\|current.dat25\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat24 " "Info: Encoded state bit \"LCD12864:inst\|current.dat24\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat23 " "Info: Encoded state bit \"LCD12864:inst\|current.dat23\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat22 " "Info: Encoded state bit \"LCD12864:inst\|current.dat22\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat21 " "Info: Encoded state bit \"LCD12864:inst\|current.dat21\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat20 " "Info: Encoded state bit \"LCD12864:inst\|current.dat20\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat19 " "Info: Encoded state bit \"LCD12864:inst\|current.dat19\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat18 " "Info: Encoded state bit \"LCD12864:inst\|current.dat18\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat17 " "Info: Encoded state bit \"LCD12864:inst\|current.dat17\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat16 " "Info: Encoded state bit \"LCD12864:inst\|current.dat16\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat15 " "Info: Encoded state bit \"LCD12864:inst\|current.dat15\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat14 " "Info: Encoded state bit \"LCD12864:inst\|current.dat14\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat13 " "Info: Encoded state bit \"LCD12864:inst\|current.dat13\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat12 " "Info: Encoded state bit \"LCD12864:inst\|current.dat12\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat11 " "Info: Encoded state bit \"LCD12864:inst\|current.dat11\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat10 " "Info: Encoded state bit \"LCD12864:inst\|current.dat10\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat9 " "Info: Encoded state bit \"LCD12864:inst\|current.dat9\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat8 " "Info: Encoded state bit \"LCD12864:inst\|current.dat8\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat7 " "Info: Encoded state bit \"LCD12864:inst\|current.dat7\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat6 " "Info: Encoded state bit \"LCD12864:inst\|current.dat6\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat5 " "Info: Encoded state bit \"LCD12864:inst\|current.dat5\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat4 " "Info: Encoded state bit \"LCD12864:inst\|current.dat4\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat3 " "Info: Encoded state bit \"LCD12864:inst\|current.dat3\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat2 " "Info: Encoded state bit \"LCD12864:inst\|current.dat2\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat1 " "Info: Encoded state bit \"LCD12864:inst\|current.dat1\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.dat0 " "Info: Encoded state bit \"LCD12864:inst\|current.dat0\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.set6 " "Info: Encoded state bit \"LCD12864:inst\|current.set6\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.set5 " "Info: Encoded state bit \"LCD12864:inst\|current.set5\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.set4 " "Info: Encoded state bit \"LCD12864:inst\|current.set4\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.set3 " "Info: Encoded state bit \"LCD12864:inst\|current.set3\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.set2 " "Info: Encoded state bit \"LCD12864:inst\|current.set2\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.set1 " "Info: Encoded state bit \"LCD12864:inst\|current.set1\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD12864:inst\|current.set0 " "Info: Encoded state bit \"LCD12864:inst\|current.set0\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.set0 00000000000000000000000000000000000000000000000000000 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.set0\" uses code string \"00000000000000000000000000000000000000000000000000000\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.set1 00000000000000000000000000000000000000000000000000011 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.set1\" uses code string \"00000000000000000000000000000000000000000000000000011\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.set2 00000000000000000000000000000000000000000000000000101 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.set2\" uses code string \"00000000000000000000000000000000000000000000000000101\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.set3 00000000000000000000000000000000000000000000000001001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.set3\" uses code string \"00000000000000000000000000000000000000000000000001001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.set4 00000000000000000000000000000000000000000000000010001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.set4\" uses code string \"00000000000000000000000000000000000000000000000010001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.set5 00000000000000000000000000000000000000000000000100001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.set5\" uses code string \"00000000000000000000000000000000000000000000000100001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.set6 00000000000000000000000000000000000000000000001000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.set6\" uses code string \"00000000000000000000000000000000000000000000001000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat0 00000000000000000000000000000000000000000000010000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat0\" uses code string \"00000000000000000000000000000000000000000000010000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat1 00000000000000000000000000000000000000000000100000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat1\" uses code string \"00000000000000000000000000000000000000000000100000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat2 00000000000000000000000000000000000000000001000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat2\" uses code string \"00000000000000000000000000000000000000000001000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat3 00000000000000000000000000000000000000000010000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat3\" uses code string \"00000000000000000000000000000000000000000010000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat4 00000000000000000000000000000000000000000100000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat4\" uses code string \"00000000000000000000000000000000000000000100000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat5 00000000000000000000000000000000000000001000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat5\" uses code string \"00000000000000000000000000000000000000001000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat6 00000000000000000000000000000000000000010000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat6\" uses code string \"00000000000000000000000000000000000000010000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat7 00000000000000000000000000000000000000100000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat7\" uses code string \"00000000000000000000000000000000000000100000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat8 00000000000000000000000000000000000001000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat8\" uses code string \"00000000000000000000000000000000000001000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat9 00000000000000000000000000000000000010000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat9\" uses code string \"00000000000000000000000000000000000010000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat10 00000000000000000000000000000000000100000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat10\" uses code string \"00000000000000000000000000000000000100000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat11 00000000000000000000000000000000001000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat11\" uses code string \"00000000000000000000000000000000001000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat12 00000000000000000000000000000000010000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat12\" uses code string \"00000000000000000000000000000000010000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat13 00000000000000000000000000000000100000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat13\" uses code string \"00000000000000000000000000000000100000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat14 00000000000000000000000000000001000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat14\" uses code string \"00000000000000000000000000000001000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat15 00000000000000000000000000000010000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat15\" uses code string \"00000000000000000000000000000010000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat16 00000000000000000000000000000100000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat16\" uses code string \"00000000000000000000000000000100000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat17 00000000000000000000000000001000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat17\" uses code string \"00000000000000000000000000001000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat18 00000000000000000000000000010000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat18\" uses code string \"00000000000000000000000000010000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat19 00000000000000000000000000100000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat19\" uses code string \"00000000000000000000000000100000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat20 00000000000000000000000001000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat20\" uses code string \"00000000000000000000000001000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat21 00000000000000000000000010000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat21\" uses code string \"00000000000000000000000010000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat22 00000000000000000000000100000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat22\" uses code string \"00000000000000000000000100000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat23 00000000000000000000001000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat23\" uses code string \"00000000000000000000001000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat24 00000000000000000000010000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat24\" uses code string \"00000000000000000000010000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat25 00000000000000000000100000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat25\" uses code string \"00000000000000000000100000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat26 00000000000000000001000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat26\" uses code string \"00000000000000000001000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat27 00000000000000000010000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat27\" uses code string \"00000000000000000010000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat28 00000000000000000100000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat28\" uses code string \"00000000000000000100000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat29 00000000000000001000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat29\" uses code string \"00000000000000001000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat30 00000000000000010000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat30\" uses code string \"00000000000000010000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat31 00000000000000100000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat31\" uses code string \"00000000000000100000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat32 00000000000001000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat32\" uses code string \"00000000000001000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat33 00000000000010000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat33\" uses code string \"00000000000010000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat34 00000000000100000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat34\" uses code string \"00000000000100000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat35 00000000001000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat35\" uses code string \"00000000001000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat36 00000000010000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat36\" uses code string \"00000000010000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat37 00000000100000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat37\" uses code string \"00000000100000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat38 00000001000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat38\" uses code string \"00000001000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat39 00000010000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat39\" uses code string \"00000010000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat40 00000100000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat40\" uses code string \"00000100000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat41 00001000000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat41\" uses code string \"00001000000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat42 00010000000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat42\" uses code string \"00010000000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat43 00100000000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat43\" uses code string \"00100000000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.dat44 01000000000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.dat44\" uses code string \"01000000000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD12864_TOP\|LCD12864:inst\|current.nul 10000000000000000000000000000000000000000000000000001 " "Info: State \"\|LCD12864_TOP\|LCD12864:inst\|current.nul\" uses code string \"10000000000000000000000000000000000000000000000000001\"" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 25 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_rw GND " "Warning (13410): Pin \"lcd_rw\" stuck at GND" {  } { { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.bdf" { { -464 504 680 -448 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 65 " "Info: 65 registers lost all their fanouts during netlist optimizations. The first 65 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.set0 " "Info: Register \"LCD12864:inst\|current.set0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.set1 " "Info: Register \"LCD12864:inst\|current.set1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.set2 " "Info: Register \"LCD12864:inst\|current.set2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.set3 " "Info: Register \"LCD12864:inst\|current.set3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.set4 " "Info: Register \"LCD12864:inst\|current.set4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.set5 " "Info: Register \"LCD12864:inst\|current.set5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.set6 " "Info: Register \"LCD12864:inst\|current.set6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat0 " "Info: Register \"LCD12864:inst\|current.dat0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat1 " "Info: Register \"LCD12864:inst\|current.dat1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat2 " "Info: Register \"LCD12864:inst\|current.dat2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat3 " "Info: Register \"LCD12864:inst\|current.dat3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat4 " "Info: Register \"LCD12864:inst\|current.dat4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat5 " "Info: Register \"LCD12864:inst\|current.dat5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat6 " "Info: Register \"LCD12864:inst\|current.dat6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat7 " "Info: Register \"LCD12864:inst\|current.dat7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat8 " "Info: Register \"LCD12864:inst\|current.dat8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat9 " "Info: Register \"LCD12864:inst\|current.dat9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat10 " "Info: Register \"LCD12864:inst\|current.dat10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat11 " "Info: Register \"LCD12864:inst\|current.dat11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat12 " "Info: Register \"LCD12864:inst\|current.dat12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat13 " "Info: Register \"LCD12864:inst\|current.dat13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat14 " "Info: Register \"LCD12864:inst\|current.dat14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat15 " "Info: Register \"LCD12864:inst\|current.dat15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat16 " "Info: Register \"LCD12864:inst\|current.dat16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat17 " "Info: Register \"LCD12864:inst\|current.dat17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat18 " "Info: Register \"LCD12864:inst\|current.dat18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat19 " "Info: Register \"LCD12864:inst\|current.dat19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat20 " "Info: Register \"LCD12864:inst\|current.dat20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat21 " "Info: Register \"LCD12864:inst\|current.dat21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat22 " "Info: Register \"LCD12864:inst\|current.dat22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat23 " "Info: Register \"LCD12864:inst\|current.dat23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat24 " "Info: Register \"LCD12864:inst\|current.dat24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat25 " "Info: Register \"LCD12864:inst\|current.dat25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat26 " "Info: Register \"LCD12864:inst\|current.dat26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat27 " "Info: Register \"LCD12864:inst\|current.dat27\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat28 " "Info: Register \"LCD12864:inst\|current.dat28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat29 " "Info: Register \"LCD12864:inst\|current.dat29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat30 " "Info: Register \"LCD12864:inst\|current.dat30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat31 " "Info: Register \"LCD12864:inst\|current.dat31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat32 " "Info: Register \"LCD12864:inst\|current.dat32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat33 " "Info: Register \"LCD12864:inst\|current.dat33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat34 " "Info: Register \"LCD12864:inst\|current.dat34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat35 " "Info: Register \"LCD12864:inst\|current.dat35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat36 " "Info: Register \"LCD12864:inst\|current.dat36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat37 " "Info: Register \"LCD12864:inst\|current.dat37\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat38 " "Info: Register \"LCD12864:inst\|current.dat38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat39 " "Info: Register \"LCD12864:inst\|current.dat39\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat40 " "Info: Register \"LCD12864:inst\|current.dat40\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat41 " "Info: Register \"LCD12864:inst\|current.dat41\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat42 " "Info: Register \"LCD12864:inst\|current.dat42\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat43 " "Info: Register \"LCD12864:inst\|current.dat43\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.dat44 " "Info: Register \"LCD12864:inst\|current.dat44\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current.nul " "Info: Register \"LCD12864:inst\|current.nul\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|next~8 " "Info: Register \"LCD12864:inst\|next~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|next~9 " "Info: Register \"LCD12864:inst\|next~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|next~10 " "Info: Register \"LCD12864:inst\|next~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|next~11 " "Info: Register \"LCD12864:inst\|next~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|next~12 " "Info: Register \"LCD12864:inst\|next~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|next~13 " "Info: Register \"LCD12864:inst\|next~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current~7 " "Info: Register \"LCD12864:inst\|current~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current~8 " "Info: Register \"LCD12864:inst\|current~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current~9 " "Info: Register \"LCD12864:inst\|current~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current~10 " "Info: Register \"LCD12864:inst\|current~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current~11 " "Info: Register \"LCD12864:inst\|current~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD12864:inst\|current~12 " "Info: Register \"LCD12864:inst\|current~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Info: Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Info: Implemented 134 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.map.smsg " "Info: Generated suppressed messages file C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 15:30:31 2011 " "Info: Processing ended: Sun Sep 11 15:30:31 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 15:30:33 2011 " "Info: Processing started: Sun Sep 11 15:30:33 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD12864_TOP -c LCD12864_TOP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD12864_TOP -c LCD12864_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD12864_TOP EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"LCD12864_TOP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "LCD12864:inst\|clkr Global clock " "Info: Automatically promoted some destinations of signal \"LCD12864:inst\|clkr\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LCD12864:inst\|clkr " "Info: Destination \"LCD12864:inst\|clkr\" may be non-global or may not use global clock" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LCD12864:inst\|en " "Info: Destination \"LCD12864:inst\|en\" may be non-global or may not use global clock" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 19 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock " "Info: Automatically promoted signal \"clk\" to use Global clock" {  } { { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clk " "Info: Pin \"clk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Buzzer " "Warning: Node \"Buzzer\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buzzer" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS18B20_DAT " "Warning: Node \"DS18B20_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DS18B20_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GCLK2 " "Warning: Node \"GCLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GCLK2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GCLK3 " "Warning: Node \"GCLK3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GCLK3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_CP " "Warning: Node \"HC_CP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "HC_CP" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_SI " "Warning: Node \"HC_SI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "HC_SI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IrDA_Rx " "Warning: Node \"IrDA_Rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "IrDA_Rx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IrDA_Tx " "Warning: Node \"IrDA_Tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "IrDA_Tx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[10\] " "Warning: Node \"JP2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[11\] " "Warning: Node \"JP2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[12\] " "Warning: Node \"JP2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[13\] " "Warning: Node \"JP2\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[14\] " "Warning: Node \"JP2\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[15\] " "Warning: Node \"JP2\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[16\] " "Warning: Node \"JP2\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[17\] " "Warning: Node \"JP2\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[18\] " "Warning: Node \"JP2\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[19\] " "Warning: Node \"JP2\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[20\] " "Warning: Node \"JP2\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[21\] " "Warning: Node \"JP2\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[22\] " "Warning: Node \"JP2\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[23\] " "Warning: Node \"JP2\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[24\] " "Warning: Node \"JP2\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[25\] " "Warning: Node \"JP2\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[26\] " "Warning: Node \"JP2\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[27\] " "Warning: Node \"JP2\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[28\] " "Warning: Node \"JP2\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[29\] " "Warning: Node \"JP2\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[30\] " "Warning: Node \"JP2\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[31\] " "Warning: Node \"JP2\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[32\] " "Warning: Node \"JP2\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[33\] " "Warning: Node \"JP2\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[34\] " "Warning: Node \"JP2\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[35\] " "Warning: Node \"JP2\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[36\] " "Warning: Node \"JP2\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[36\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[37\] " "Warning: Node \"JP2\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[37\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[38\] " "Warning: Node \"JP2\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[38\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[39\] " "Warning: Node \"JP2\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[39\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[3\] " "Warning: Node \"JP2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[40\] " "Warning: Node \"JP2\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[40\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[4\] " "Warning: Node \"JP2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[5\] " "Warning: Node \"JP2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[6\] " "Warning: Node \"JP2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[7\] " "Warning: Node \"JP2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[8\] " "Warning: Node \"JP2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[9\] " "Warning: Node \"JP2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[10\] " "Warning: Node \"JP3\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[11\] " "Warning: Node \"JP3\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[12\] " "Warning: Node \"JP3\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[13\] " "Warning: Node \"JP3\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[14\] " "Warning: Node \"JP3\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[15\] " "Warning: Node \"JP3\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[16\] " "Warning: Node \"JP3\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[17\] " "Warning: Node \"JP3\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[18\] " "Warning: Node \"JP3\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[19\] " "Warning: Node \"JP3\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[1\] " "Warning: Node \"JP3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[20\] " "Warning: Node \"JP3\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[21\] " "Warning: Node \"JP3\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[22\] " "Warning: Node \"JP3\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[23\] " "Warning: Node \"JP3\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[24\] " "Warning: Node \"JP3\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[25\] " "Warning: Node \"JP3\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[26\] " "Warning: Node \"JP3\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[27\] " "Warning: Node \"JP3\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[28\] " "Warning: Node \"JP3\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[29\] " "Warning: Node \"JP3\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[2\] " "Warning: Node \"JP3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[30\] " "Warning: Node \"JP3\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[31\] " "Warning: Node \"JP3\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[32\] " "Warning: Node \"JP3\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[33\] " "Warning: Node \"JP3\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[34\] " "Warning: Node \"JP3\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[35\] " "Warning: Node \"JP3\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[36\] " "Warning: Node \"JP3\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[36\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[37\] " "Warning: Node \"JP3\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[37\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[38\] " "Warning: Node \"JP3\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[38\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[39\] " "Warning: Node \"JP3\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[39\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[3\] " "Warning: Node \"JP3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[40\] " "Warning: Node \"JP3\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[40\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[4\] " "Warning: Node \"JP3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[5\] " "Warning: Node \"JP3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[6\] " "Warning: Node \"JP3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[7\] " "Warning: Node \"JP3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[8\] " "Warning: Node \"JP3\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[9\] " "Warning: Node \"JP3\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_H\[1\] " "Warning: Node \"KEY_H\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_H\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_H\[2\] " "Warning: Node \"KEY_H\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_H\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_H\[3\] " "Warning: Node \"KEY_H\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_H\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_H\[4\] " "Warning: Node \"KEY_H\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_H\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_V\[1\] " "Warning: Node \"KEY_V\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_V\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_V\[2\] " "Warning: Node \"KEY_V\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_V\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_V\[3\] " "Warning: Node \"KEY_V\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_V\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_V\[4\] " "Warning: Node \"KEY_V\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_V\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Warning: Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Warning: Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RELAY " "Warning: Node \"RELAY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RELAY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SCL " "Warning: Node \"RTC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTC_SCL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SDA " "Warning: Node \"RTC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTC_SDA" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCL " "Warning: Node \"SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDA " "Warning: Node \"SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning: Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning: Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Uart1_R " "Warning: Node \"Uart1_R\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Uart1_R" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Uart1_T " "Warning: Node \"Uart1_T\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Uart1_T" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Uart2_R " "Warning: Node \"Uart2_R\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Uart2_R" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Uart2_T " "Warning: Node \"Uart2_T\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Uart2_T" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B " "Warning: Node \"VGA_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G " "Warning: Node \"VGA_G\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HSYNC " "Warning: Node \"VGA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HSYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R " "Warning: Node \"VGA_R\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VSYNC " "Warning: Node \"VGA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VSYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_psb " "Warning: Node \"lcd_psb\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_psb" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_ret " "Warning: Node \"lcd_ret\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_ret" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Warning: Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Warning: Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Warning: Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Warning: Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[4\] " "Warning: Node \"led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[5\] " "Warning: Node \"led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[6\] " "Warning: Node \"led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[7\] " "Warning: Node \"led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_n " "Warning: Node \"rst_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.692 ns register pin " "Info: Estimated most critical path is register to pin delay of 4.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD12864:inst\|dat\[4\] 1 REG LAB_X6_Y3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y3; Fanout = 1; REG Node = 'LCD12864:inst\|dat\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD12864:inst|dat[4] } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.370 ns) + CELL(2.322 ns) 4.692 ns lcd_data\[4\] 2 PIN PIN_35 0 " "Info: 2: + IC(2.370 ns) + CELL(2.322 ns) = 4.692 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'lcd_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { LCD12864:inst|dat[4] lcd_data[4] } "NODE_NAME" } } { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.bdf" { { -432 504 680 -416 "lcd_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 49.49 % ) " "Info: Total cell delay = 2.322 ns ( 49.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.370 ns ( 50.51 % ) " "Info: Total interconnect delay = 2.370 ns ( 50.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { LCD12864:inst|dat[4] lcd_data[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "lcd_rw GND " "Info: Pin lcd_rw has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { lcd_rw } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } } { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.bdf" { { -464 504 680 -448 "lcd_rw" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_rw } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.fit.smsg " "Info: Generated suppressed messages file C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 133 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Allocated 165 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 15:30:35 2011 " "Info: Processing ended: Sun Sep 11 15:30:35 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 15:30:36 2011 " "Info: Processing started: Sun Sep 11 15:30:36 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCD12864_TOP -c LCD12864_TOP " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LCD12864_TOP -c LCD12864_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Allocated 124 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 15:30:38 2011 " "Info: Processing ended: Sun Sep 11 15:30:38 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 15:30:39 2011 " "Info: Processing started: Sun Sep 11 15:30:39 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD12864_TOP -c LCD12864_TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD12864_TOP -c LCD12864_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD12864:inst\|clkr " "Info: Detected ripple clock \"LCD12864:inst\|clkr\" as buffer" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD12864:inst\|clkr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LCD12864:inst\|counter\[2\] register LCD12864:inst\|clkr 112.47 MHz 8.891 ns Internal " "Info: Clock \"clk\" has Internal fmax of 112.47 MHz between source register \"LCD12864:inst\|counter\[2\]\" and destination register \"LCD12864:inst\|clkr\" (period= 8.891 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.182 ns + Longest register register " "Info: + Longest register to register delay is 8.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD12864:inst\|counter\[2\] 1 REG LC_X2_Y3_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N2; Fanout = 2; REG Node = 'LCD12864:inst\|counter\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD12864:inst|counter[2] } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.954 ns) 2.249 ns LCD12864:inst\|Add0~242 2 COMB LC_X3_Y3_N4 6 " "Info: 2: + IC(1.295 ns) + CELL(0.954 ns) = 2.249 ns; Loc. = LC_X3_Y3_N4; Fanout = 6; COMB Node = 'LCD12864:inst\|Add0~242'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { LCD12864:inst|counter[2] LCD12864:inst|Add0~242 } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 3.224 ns LCD12864:inst\|Add0~243 3 COMB LC_X3_Y3_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.975 ns) = 3.224 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'LCD12864:inst\|Add0~243'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LCD12864:inst|Add0~242 LCD12864:inst|Add0~243 } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.200 ns) 4.628 ns LCD12864:inst\|Equal0~146 4 COMB LC_X2_Y3_N4 1 " "Info: 4: + IC(1.204 ns) + CELL(0.200 ns) = 4.628 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; COMB Node = 'LCD12864:inst\|Equal0~146'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { LCD12864:inst|Add0~243 LCD12864:inst|Equal0~146 } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 5.896 ns LCD12864:inst\|Equal0~148 5 COMB LC_X2_Y3_N8 1 " "Info: 5: + IC(0.757 ns) + CELL(0.511 ns) = 5.896 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; COMB Node = 'LCD12864:inst\|Equal0~148'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { LCD12864:inst|Equal0~146 LCD12864:inst|Equal0~148 } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.591 ns) 8.182 ns LCD12864:inst\|clkr 6 REG LC_X4_Y3_N8 67 " "Info: 6: + IC(1.695 ns) + CELL(0.591 ns) = 8.182 ns; Loc. = LC_X4_Y3_N8; Fanout = 67; REG Node = 'LCD12864:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { LCD12864:inst|Equal0~148 LCD12864:inst|clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.231 ns ( 39.49 % ) " "Info: Total cell delay = 3.231 ns ( 39.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.951 ns ( 60.51 % ) " "Info: Total interconnect delay = 4.951 ns ( 60.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { LCD12864:inst|counter[2] LCD12864:inst|Add0~242 LCD12864:inst|Add0~243 LCD12864:inst|Equal0~146 LCD12864:inst|Equal0~148 LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { LCD12864:inst|counter[2] {} LCD12864:inst|Add0~242 {} LCD12864:inst|Add0~243 {} LCD12864:inst|Equal0~146 {} LCD12864:inst|Equal0~148 {} LCD12864:inst|clkr {} } { 0.000ns 1.295ns 0.000ns 1.204ns 0.757ns 1.695ns } { 0.000ns 0.954ns 0.975ns 0.200ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.506 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.456 ns) + CELL(0.918 ns) 6.506 ns LCD12864:inst\|clkr 2 REG LC_X4_Y3_N8 67 " "Info: 2: + IC(4.456 ns) + CELL(0.918 ns) = 6.506 ns; Loc. = LC_X4_Y3_N8; Fanout = 67; REG Node = 'LCD12864:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.51 % ) " "Info: Total cell delay = 2.050 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.456 ns ( 68.49 % ) " "Info: Total interconnect delay = 4.456 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.506 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.456 ns) + CELL(0.918 ns) 6.506 ns LCD12864:inst\|counter\[2\] 2 REG LC_X2_Y3_N2 2 " "Info: 2: + IC(4.456 ns) + CELL(0.918 ns) = 6.506 ns; Loc. = LC_X2_Y3_N2; Fanout = 2; REG Node = 'LCD12864:inst\|counter\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { clk LCD12864:inst|counter[2] } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.51 % ) " "Info: Total cell delay = 2.050 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.456 ns ( 68.49 % ) " "Info: Total interconnect delay = 4.456 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { clk LCD12864:inst|counter[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { clk {} clk~combout {} LCD12864:inst|counter[2] {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { clk LCD12864:inst|counter[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { clk {} clk~combout {} LCD12864:inst|counter[2] {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { LCD12864:inst|counter[2] LCD12864:inst|Add0~242 LCD12864:inst|Add0~243 LCD12864:inst|Equal0~146 LCD12864:inst|Equal0~148 LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { LCD12864:inst|counter[2] {} LCD12864:inst|Add0~242 {} LCD12864:inst|Add0~243 {} LCD12864:inst|Equal0~146 {} LCD12864:inst|Equal0~148 {} LCD12864:inst|clkr {} } { 0.000ns 1.295ns 0.000ns 1.204ns 0.757ns 1.695ns } { 0.000ns 0.954ns 0.975ns 0.200ns 0.511ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { clk LCD12864:inst|counter[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { clk {} clk~combout {} LCD12864:inst|counter[2] {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lcd_data\[4\] LCD12864:inst\|dat\[4\] 16.457 ns register " "Info: tco from clock \"clk\" to destination pin \"lcd_data\[4\]\" through register \"LCD12864:inst\|dat\[4\]\" is 16.457 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.094 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.456 ns) + CELL(1.294 ns) 6.882 ns LCD12864:inst\|clkr 2 REG LC_X4_Y3_N8 67 " "Info: 2: + IC(4.456 ns) + CELL(1.294 ns) = 6.882 ns; Loc. = LC_X4_Y3_N8; Fanout = 67; REG Node = 'LCD12864:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.750 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.294 ns) + CELL(0.918 ns) 11.094 ns LCD12864:inst\|dat\[4\] 3 REG LC_X6_Y3_N4 1 " "Info: 3: + IC(3.294 ns) + CELL(0.918 ns) = 11.094 ns; Loc. = LC_X6_Y3_N4; Fanout = 1; REG Node = 'LCD12864:inst\|dat\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { LCD12864:inst|clkr LCD12864:inst|dat[4] } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.14 % ) " "Info: Total cell delay = 3.344 ns ( 30.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.750 ns ( 69.86 % ) " "Info: Total interconnect delay = 7.750 ns ( 69.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.094 ns" { clk LCD12864:inst|clkr LCD12864:inst|dat[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.094 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} LCD12864:inst|dat[4] {} } { 0.000ns 0.000ns 4.456ns 3.294ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.987 ns + Longest register pin " "Info: + Longest register to pin delay is 4.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD12864:inst\|dat\[4\] 1 REG LC_X6_Y3_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N4; Fanout = 1; REG Node = 'LCD12864:inst\|dat\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD12864:inst|dat[4] } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.665 ns) + CELL(2.322 ns) 4.987 ns lcd_data\[4\] 2 PIN PIN_35 0 " "Info: 2: + IC(2.665 ns) + CELL(2.322 ns) = 4.987 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'lcd_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { LCD12864:inst|dat[4] lcd_data[4] } "NODE_NAME" } } { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/LCD12864/LCD12864_TOP.bdf" { { -432 504 680 -416 "lcd_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 46.56 % ) " "Info: Total cell delay = 2.322 ns ( 46.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.665 ns ( 53.44 % ) " "Info: Total interconnect delay = 2.665 ns ( 53.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { LCD12864:inst|dat[4] lcd_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.987 ns" { LCD12864:inst|dat[4] {} lcd_data[4] {} } { 0.000ns 2.665ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.094 ns" { clk LCD12864:inst|clkr LCD12864:inst|dat[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.094 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} LCD12864:inst|dat[4] {} } { 0.000ns 0.000ns 4.456ns 3.294ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { LCD12864:inst|dat[4] lcd_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.987 ns" { LCD12864:inst|dat[4] {} lcd_data[4] {} } { 0.000ns 2.665ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 15:30:41 2011 " "Info: Processing ended: Sun Sep 11 15:30:41 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 139 s " "Info: Quartus II Full Compilation was successful. 0 errors, 139 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
