
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash_run 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         000127e8  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000005e4  0801a7e8  0801a7e8  0002a7e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  0801adcc  0801adcc  000301fc  2**0
                  CONTENTS
  6 .ARM          00000008  0801adcc  0801adcc  0002adcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0801add4  0801add4  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0801add4  0801add4  0002add4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0801add8  0801add8  0002add8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001fc  20000000  0801addc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000cbc  200001fc  0801afd8  000301fc  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000eb8  0801afd8  00030eb8  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 14 .debug_info   00024fec  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00004ee4  00000000  00000000  00055218  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001720  00000000  00000000  0005a100  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000014d0  00000000  00000000  0005b820  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00026ce2  00000000  00000000  0005ccf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00017483  00000000  00000000  000839d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000c9891  00000000  00000000  0009ae55  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  001646e6  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000072b4  00000000  00000000  00164764  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001fc 	.word	0x200001fc
 800801c:	00000000 	.word	0x00000000
 8008020:	0801a7d0 	.word	0x0801a7d0

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	20000200 	.word	0x20000200
 800803c:	0801a7d0 	.word	0x0801a7d0

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_uldivmod>:
 8008af8:	b953      	cbnz	r3, 8008b10 <__aeabi_uldivmod+0x18>
 8008afa:	b94a      	cbnz	r2, 8008b10 <__aeabi_uldivmod+0x18>
 8008afc:	2900      	cmp	r1, #0
 8008afe:	bf08      	it	eq
 8008b00:	2800      	cmpeq	r0, #0
 8008b02:	bf1c      	itt	ne
 8008b04:	f04f 31ff 	movne.w	r1, #4294967295
 8008b08:	f04f 30ff 	movne.w	r0, #4294967295
 8008b0c:	f000 b972 	b.w	8008df4 <__aeabi_idiv0>
 8008b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b18:	f000 f806 	bl	8008b28 <__udivmoddi4>
 8008b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b24:	b004      	add	sp, #16
 8008b26:	4770      	bx	lr

08008b28 <__udivmoddi4>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	9e08      	ldr	r6, [sp, #32]
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4688      	mov	r8, r1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d14b      	bne.n	8008bce <__udivmoddi4+0xa6>
 8008b36:	428a      	cmp	r2, r1
 8008b38:	4615      	mov	r5, r2
 8008b3a:	d967      	bls.n	8008c0c <__udivmoddi4+0xe4>
 8008b3c:	fab2 f282 	clz	r2, r2
 8008b40:	b14a      	cbz	r2, 8008b56 <__udivmoddi4+0x2e>
 8008b42:	f1c2 0720 	rsb	r7, r2, #32
 8008b46:	fa01 f302 	lsl.w	r3, r1, r2
 8008b4a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b4e:	4095      	lsls	r5, r2
 8008b50:	ea47 0803 	orr.w	r8, r7, r3
 8008b54:	4094      	lsls	r4, r2
 8008b56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b5a:	0c23      	lsrs	r3, r4, #16
 8008b5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b60:	fa1f fc85 	uxth.w	ip, r5
 8008b64:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b6c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d909      	bls.n	8008b88 <__udivmoddi4+0x60>
 8008b74:	18eb      	adds	r3, r5, r3
 8008b76:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b7a:	f080 811b 	bcs.w	8008db4 <__udivmoddi4+0x28c>
 8008b7e:	4299      	cmp	r1, r3
 8008b80:	f240 8118 	bls.w	8008db4 <__udivmoddi4+0x28c>
 8008b84:	3f02      	subs	r7, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	b2a4      	uxth	r4, r4
 8008b8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b90:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b98:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b9c:	45a4      	cmp	ip, r4
 8008b9e:	d909      	bls.n	8008bb4 <__udivmoddi4+0x8c>
 8008ba0:	192c      	adds	r4, r5, r4
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	f080 8107 	bcs.w	8008db8 <__udivmoddi4+0x290>
 8008baa:	45a4      	cmp	ip, r4
 8008bac:	f240 8104 	bls.w	8008db8 <__udivmoddi4+0x290>
 8008bb0:	3802      	subs	r0, #2
 8008bb2:	442c      	add	r4, r5
 8008bb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bb8:	eba4 040c 	sub.w	r4, r4, ip
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	b11e      	cbz	r6, 8008bc8 <__udivmoddi4+0xa0>
 8008bc0:	40d4      	lsrs	r4, r2
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e9c6 4300 	strd	r4, r3, [r6]
 8008bc8:	4639      	mov	r1, r7
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d909      	bls.n	8008be6 <__udivmoddi4+0xbe>
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	f000 80eb 	beq.w	8008dae <__udivmoddi4+0x286>
 8008bd8:	2700      	movs	r7, #0
 8008bda:	e9c6 0100 	strd	r0, r1, [r6]
 8008bde:	4638      	mov	r0, r7
 8008be0:	4639      	mov	r1, r7
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	fab3 f783 	clz	r7, r3
 8008bea:	2f00      	cmp	r7, #0
 8008bec:	d147      	bne.n	8008c7e <__udivmoddi4+0x156>
 8008bee:	428b      	cmp	r3, r1
 8008bf0:	d302      	bcc.n	8008bf8 <__udivmoddi4+0xd0>
 8008bf2:	4282      	cmp	r2, r0
 8008bf4:	f200 80fa 	bhi.w	8008dec <__udivmoddi4+0x2c4>
 8008bf8:	1a84      	subs	r4, r0, r2
 8008bfa:	eb61 0303 	sbc.w	r3, r1, r3
 8008bfe:	2001      	movs	r0, #1
 8008c00:	4698      	mov	r8, r3
 8008c02:	2e00      	cmp	r6, #0
 8008c04:	d0e0      	beq.n	8008bc8 <__udivmoddi4+0xa0>
 8008c06:	e9c6 4800 	strd	r4, r8, [r6]
 8008c0a:	e7dd      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008c0c:	b902      	cbnz	r2, 8008c10 <__udivmoddi4+0xe8>
 8008c0e:	deff      	udf	#255	; 0xff
 8008c10:	fab2 f282 	clz	r2, r2
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	f040 808f 	bne.w	8008d38 <__udivmoddi4+0x210>
 8008c1a:	1b49      	subs	r1, r1, r5
 8008c1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c20:	fa1f f885 	uxth.w	r8, r5
 8008c24:	2701      	movs	r7, #1
 8008c26:	fbb1 fcfe 	udiv	ip, r1, lr
 8008c2a:	0c23      	lsrs	r3, r4, #16
 8008c2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8008c30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c34:	fb08 f10c 	mul.w	r1, r8, ip
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d907      	bls.n	8008c4c <__udivmoddi4+0x124>
 8008c3c:	18eb      	adds	r3, r5, r3
 8008c3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c42:	d202      	bcs.n	8008c4a <__udivmoddi4+0x122>
 8008c44:	4299      	cmp	r1, r3
 8008c46:	f200 80cd 	bhi.w	8008de4 <__udivmoddi4+0x2bc>
 8008c4a:	4684      	mov	ip, r0
 8008c4c:	1a59      	subs	r1, r3, r1
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c54:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c5c:	fb08 f800 	mul.w	r8, r8, r0
 8008c60:	45a0      	cmp	r8, r4
 8008c62:	d907      	bls.n	8008c74 <__udivmoddi4+0x14c>
 8008c64:	192c      	adds	r4, r5, r4
 8008c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6a:	d202      	bcs.n	8008c72 <__udivmoddi4+0x14a>
 8008c6c:	45a0      	cmp	r8, r4
 8008c6e:	f200 80b6 	bhi.w	8008dde <__udivmoddi4+0x2b6>
 8008c72:	4618      	mov	r0, r3
 8008c74:	eba4 0408 	sub.w	r4, r4, r8
 8008c78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c7c:	e79f      	b.n	8008bbe <__udivmoddi4+0x96>
 8008c7e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c82:	40bb      	lsls	r3, r7
 8008c84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c88:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c8c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c90:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c94:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c9c:	4325      	orrs	r5, r4
 8008c9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008ca2:	0c2c      	lsrs	r4, r5, #16
 8008ca4:	fb08 3319 	mls	r3, r8, r9, r3
 8008ca8:	fa1f fa8e 	uxth.w	sl, lr
 8008cac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008cb0:	fb09 f40a 	mul.w	r4, r9, sl
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	fa02 f207 	lsl.w	r2, r2, r7
 8008cba:	fa00 f107 	lsl.w	r1, r0, r7
 8008cbe:	d90b      	bls.n	8008cd8 <__udivmoddi4+0x1b0>
 8008cc0:	eb1e 0303 	adds.w	r3, lr, r3
 8008cc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8008cc8:	f080 8087 	bcs.w	8008dda <__udivmoddi4+0x2b2>
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	f240 8084 	bls.w	8008dda <__udivmoddi4+0x2b2>
 8008cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd6:	4473      	add	r3, lr
 8008cd8:	1b1b      	subs	r3, r3, r4
 8008cda:	b2ad      	uxth	r5, r5
 8008cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ce4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ce8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cec:	45a2      	cmp	sl, r4
 8008cee:	d908      	bls.n	8008d02 <__udivmoddi4+0x1da>
 8008cf0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d26b      	bcs.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfa:	45a2      	cmp	sl, r4
 8008cfc:	d969      	bls.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfe:	3802      	subs	r0, #2
 8008d00:	4474      	add	r4, lr
 8008d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d06:	fba0 8902 	umull	r8, r9, r0, r2
 8008d0a:	eba4 040a 	sub.w	r4, r4, sl
 8008d0e:	454c      	cmp	r4, r9
 8008d10:	46c2      	mov	sl, r8
 8008d12:	464b      	mov	r3, r9
 8008d14:	d354      	bcc.n	8008dc0 <__udivmoddi4+0x298>
 8008d16:	d051      	beq.n	8008dbc <__udivmoddi4+0x294>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d069      	beq.n	8008df0 <__udivmoddi4+0x2c8>
 8008d1c:	ebb1 050a 	subs.w	r5, r1, sl
 8008d20:	eb64 0403 	sbc.w	r4, r4, r3
 8008d24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008d28:	40fd      	lsrs	r5, r7
 8008d2a:	40fc      	lsrs	r4, r7
 8008d2c:	ea4c 0505 	orr.w	r5, ip, r5
 8008d30:	e9c6 5400 	strd	r5, r4, [r6]
 8008d34:	2700      	movs	r7, #0
 8008d36:	e747      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008d38:	f1c2 0320 	rsb	r3, r2, #32
 8008d3c:	fa20 f703 	lsr.w	r7, r0, r3
 8008d40:	4095      	lsls	r5, r2
 8008d42:	fa01 f002 	lsl.w	r0, r1, r2
 8008d46:	fa21 f303 	lsr.w	r3, r1, r3
 8008d4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d4e:	4338      	orrs	r0, r7
 8008d50:	0c01      	lsrs	r1, r0, #16
 8008d52:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d56:	fa1f f885 	uxth.w	r8, r5
 8008d5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d62:	fb07 f308 	mul.w	r3, r7, r8
 8008d66:	428b      	cmp	r3, r1
 8008d68:	fa04 f402 	lsl.w	r4, r4, r2
 8008d6c:	d907      	bls.n	8008d7e <__udivmoddi4+0x256>
 8008d6e:	1869      	adds	r1, r5, r1
 8008d70:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d74:	d22f      	bcs.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d76:	428b      	cmp	r3, r1
 8008d78:	d92d      	bls.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d7a:	3f02      	subs	r7, #2
 8008d7c:	4429      	add	r1, r5
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	b281      	uxth	r1, r0
 8008d82:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d86:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d8e:	fb00 f308 	mul.w	r3, r0, r8
 8008d92:	428b      	cmp	r3, r1
 8008d94:	d907      	bls.n	8008da6 <__udivmoddi4+0x27e>
 8008d96:	1869      	adds	r1, r5, r1
 8008d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d9c:	d217      	bcs.n	8008dce <__udivmoddi4+0x2a6>
 8008d9e:	428b      	cmp	r3, r1
 8008da0:	d915      	bls.n	8008dce <__udivmoddi4+0x2a6>
 8008da2:	3802      	subs	r0, #2
 8008da4:	4429      	add	r1, r5
 8008da6:	1ac9      	subs	r1, r1, r3
 8008da8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008dac:	e73b      	b.n	8008c26 <__udivmoddi4+0xfe>
 8008dae:	4637      	mov	r7, r6
 8008db0:	4630      	mov	r0, r6
 8008db2:	e709      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008db4:	4607      	mov	r7, r0
 8008db6:	e6e7      	b.n	8008b88 <__udivmoddi4+0x60>
 8008db8:	4618      	mov	r0, r3
 8008dba:	e6fb      	b.n	8008bb4 <__udivmoddi4+0x8c>
 8008dbc:	4541      	cmp	r1, r8
 8008dbe:	d2ab      	bcs.n	8008d18 <__udivmoddi4+0x1f0>
 8008dc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8008dc4:	eb69 020e 	sbc.w	r2, r9, lr
 8008dc8:	3801      	subs	r0, #1
 8008dca:	4613      	mov	r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <__udivmoddi4+0x1f0>
 8008dce:	4660      	mov	r0, ip
 8008dd0:	e7e9      	b.n	8008da6 <__udivmoddi4+0x27e>
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	e795      	b.n	8008d02 <__udivmoddi4+0x1da>
 8008dd6:	4667      	mov	r7, ip
 8008dd8:	e7d1      	b.n	8008d7e <__udivmoddi4+0x256>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	e77c      	b.n	8008cd8 <__udivmoddi4+0x1b0>
 8008dde:	3802      	subs	r0, #2
 8008de0:	442c      	add	r4, r5
 8008de2:	e747      	b.n	8008c74 <__udivmoddi4+0x14c>
 8008de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008de8:	442b      	add	r3, r5
 8008dea:	e72f      	b.n	8008c4c <__udivmoddi4+0x124>
 8008dec:	4638      	mov	r0, r7
 8008dee:	e708      	b.n	8008c02 <__udivmoddi4+0xda>
 8008df0:	4637      	mov	r7, r6
 8008df2:	e6e9      	b.n	8008bc8 <__udivmoddi4+0xa0>

08008df4 <__aeabi_idiv0>:
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop

08008df8 <InitPosition>:
//
//
//
//}
void InitPosition()
{
 8008df8:	b480      	push	{r7}
 8008dfa:	af00      	add	r7, sp, #0
	Pos.X = 0;
 8008dfc:	4b0b      	ldr	r3, [pc, #44]	; (8008e2c <InitPosition+0x34>)
 8008dfe:	2200      	movs	r2, #0
 8008e00:	701a      	strb	r2, [r3, #0]
	Pos.Y = 0;
 8008e02:	4b0a      	ldr	r3, [pc, #40]	; (8008e2c <InitPosition+0x34>)
 8008e04:	2200      	movs	r2, #0
 8008e06:	705a      	strb	r2, [r3, #1]
	Pos.Car = north;
 8008e08:	4b08      	ldr	r3, [pc, #32]	; (8008e2c <InitPosition+0x34>)
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	715a      	strb	r2, [r3, #5]
	Pos.Dir = front;
 8008e0e:	4b07      	ldr	r3, [pc, #28]	; (8008e2c <InitPosition+0x34>)
 8008e10:	2200      	movs	r2, #0
 8008e12:	711a      	strb	r2, [r3, #4]
	Pos.Act = Wait;
 8008e14:	4b05      	ldr	r3, [pc, #20]	; (8008e2c <InitPosition+0x34>)
 8008e16:	2204      	movs	r2, #4
 8008e18:	719a      	strb	r2, [r3, #6]
	Pos.WallSaf = wall_warn;//
 8008e1a:	4b04      	ldr	r3, [pc, #16]	; (8008e2c <InitPosition+0x34>)
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	71da      	strb	r2, [r3, #7]

}
 8008e20:	bf00      	nop
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	20000000 	.word	0x20000000

08008e30 <GetWallCtrlDirection>:

int GetWallCtrlDirection()
{
 8008e30:	b480      	push	{r7}
 8008e32:	af00      	add	r7, sp, #0

	switch(Pos.Car)
 8008e34:	4ba8      	ldr	r3, [pc, #672]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008e36:	795b      	ldrb	r3, [r3, #5]
 8008e38:	2b03      	cmp	r3, #3
 8008e3a:	f200 8177 	bhi.w	800912c <GetWallCtrlDirection+0x2fc>
 8008e3e:	a201      	add	r2, pc, #4	; (adr r2, 8008e44 <GetWallCtrlDirection+0x14>)
 8008e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e44:	08008e55 	.word	0x08008e55
 8008e48:	08008f09 	.word	0x08008f09
 8008e4c:	08008fbd 	.word	0x08008fbd
 8008e50:	08009071 	.word	0x08009071
	{
	case north:
		if(Wall[Pos.X][Pos.Y].north == wall)
 8008e54:	4ba0      	ldr	r3, [pc, #640]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	4618      	mov	r0, r3
 8008e5a:	4b9f      	ldr	r3, [pc, #636]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008e5c:	785b      	ldrb	r3, [r3, #1]
 8008e5e:	4619      	mov	r1, r3
 8008e60:	4a9e      	ldr	r2, [pc, #632]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008e62:	0103      	lsls	r3, r0, #4
 8008e64:	440b      	add	r3, r1
 8008e66:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e6a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d101      	bne.n	8008e78 <GetWallCtrlDirection+0x48>
		{
			return F_WALL_PID;
 8008e74:	2308      	movs	r3, #8
 8008e76:	e15a      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008e78:	4b97      	ldr	r3, [pc, #604]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008e7a:	781b      	ldrb	r3, [r3, #0]
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	4b96      	ldr	r3, [pc, #600]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008e80:	785b      	ldrb	r3, [r3, #1]
 8008e82:	4619      	mov	r1, r3
 8008e84:	4a95      	ldr	r2, [pc, #596]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008e86:	0103      	lsls	r3, r0, #4
 8008e88:	440b      	add	r3, r1
 8008e8a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e8e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008e92:	b2db      	uxtb	r3, r3
 8008e94:	2b01      	cmp	r3, #1
 8008e96:	d111      	bne.n	8008ebc <GetWallCtrlDirection+0x8c>
 8008e98:	4b8f      	ldr	r3, [pc, #572]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	4b8e      	ldr	r3, [pc, #568]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008ea0:	785b      	ldrb	r3, [r3, #1]
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	4a8d      	ldr	r2, [pc, #564]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008ea6:	0103      	lsls	r3, r0, #4
 8008ea8:	440b      	add	r3, r1
 8008eaa:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008eae:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	2b01      	cmp	r3, #1
 8008eb6:	d101      	bne.n	8008ebc <GetWallCtrlDirection+0x8c>
		{
			return D_WALL_PID;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e138      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8008ebc:	4b86      	ldr	r3, [pc, #536]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	4b85      	ldr	r3, [pc, #532]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008ec4:	785b      	ldrb	r3, [r3, #1]
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	4a84      	ldr	r2, [pc, #528]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008eca:	0103      	lsls	r3, r0, #4
 8008ecc:	440b      	add	r3, r1
 8008ece:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ed2:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d101      	bne.n	8008ee0 <GetWallCtrlDirection+0xb0>
		{
			return R_WALL_PID;
 8008edc:	2303      	movs	r3, #3
 8008ede:	e126      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8008ee0:	4b7d      	ldr	r3, [pc, #500]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008ee2:	781b      	ldrb	r3, [r3, #0]
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	4b7c      	ldr	r3, [pc, #496]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008ee8:	785b      	ldrb	r3, [r3, #1]
 8008eea:	4619      	mov	r1, r3
 8008eec:	4a7b      	ldr	r2, [pc, #492]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008eee:	0103      	lsls	r3, r0, #4
 8008ef0:	440b      	add	r3, r1
 8008ef2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ef6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d101      	bne.n	8008f04 <GetWallCtrlDirection+0xd4>
		{
			return L_WALL_PID;
 8008f00:	2302      	movs	r3, #2
 8008f02:	e114      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else
		{
			return N_WALL_PID;
 8008f04:	2306      	movs	r3, #6
 8008f06:	e112      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		break;

	case east:
		if(Wall[Pos.X][Pos.Y].east == wall)
 8008f08:	4b73      	ldr	r3, [pc, #460]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	4b72      	ldr	r3, [pc, #456]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f10:	785b      	ldrb	r3, [r3, #1]
 8008f12:	4619      	mov	r1, r3
 8008f14:	4a71      	ldr	r2, [pc, #452]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008f16:	0103      	lsls	r3, r0, #4
 8008f18:	440b      	add	r3, r1
 8008f1a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f1e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d101      	bne.n	8008f2c <GetWallCtrlDirection+0xfc>
		{
			return F_WALL_PID;
 8008f28:	2308      	movs	r3, #8
 8008f2a:	e100      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//south)
 8008f2c:	4b6a      	ldr	r3, [pc, #424]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	4618      	mov	r0, r3
 8008f32:	4b69      	ldr	r3, [pc, #420]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f34:	785b      	ldrb	r3, [r3, #1]
 8008f36:	4619      	mov	r1, r3
 8008f38:	4a68      	ldr	r2, [pc, #416]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008f3a:	0103      	lsls	r3, r0, #4
 8008f3c:	440b      	add	r3, r1
 8008f3e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f42:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d111      	bne.n	8008f70 <GetWallCtrlDirection+0x140>
 8008f4c:	4b62      	ldr	r3, [pc, #392]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	4618      	mov	r0, r3
 8008f52:	4b61      	ldr	r3, [pc, #388]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f54:	785b      	ldrb	r3, [r3, #1]
 8008f56:	4619      	mov	r1, r3
 8008f58:	4a60      	ldr	r2, [pc, #384]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008f5a:	0103      	lsls	r3, r0, #4
 8008f5c:	440b      	add	r3, r1
 8008f5e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f62:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008f66:	b2db      	uxtb	r3, r3
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d101      	bne.n	8008f70 <GetWallCtrlDirection+0x140>
		{
			return D_WALL_PID;
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	e0de      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].north == wall)
 8008f70:	4b59      	ldr	r3, [pc, #356]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f72:	781b      	ldrb	r3, [r3, #0]
 8008f74:	4618      	mov	r0, r3
 8008f76:	4b58      	ldr	r3, [pc, #352]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f78:	785b      	ldrb	r3, [r3, #1]
 8008f7a:	4619      	mov	r1, r3
 8008f7c:	4a57      	ldr	r2, [pc, #348]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008f7e:	0103      	lsls	r3, r0, #4
 8008f80:	440b      	add	r3, r1
 8008f82:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f86:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008f8a:	b2db      	uxtb	r3, r3
 8008f8c:	2b01      	cmp	r3, #1
 8008f8e:	d101      	bne.n	8008f94 <GetWallCtrlDirection+0x164>
		{
			return L_WALL_PID;
 8008f90:	2302      	movs	r3, #2
 8008f92:	e0cc      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].south == wall)
 8008f94:	4b50      	ldr	r3, [pc, #320]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	4618      	mov	r0, r3
 8008f9a:	4b4f      	ldr	r3, [pc, #316]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008f9c:	785b      	ldrb	r3, [r3, #1]
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	4a4e      	ldr	r2, [pc, #312]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008fa2:	0103      	lsls	r3, r0, #4
 8008fa4:	440b      	add	r3, r1
 8008fa6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008faa:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d101      	bne.n	8008fb8 <GetWallCtrlDirection+0x188>
		{
			return R_WALL_PID;
 8008fb4:	2303      	movs	r3, #3
 8008fb6:	e0ba      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else
		{
			return N_WALL_PID;
 8008fb8:	2306      	movs	r3, #6
 8008fba:	e0b8      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		break;
	case south:
		if(Wall[Pos.X][Pos.Y].south == wall)
 8008fbc:	4b46      	ldr	r3, [pc, #280]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008fbe:	781b      	ldrb	r3, [r3, #0]
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	4b45      	ldr	r3, [pc, #276]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008fc4:	785b      	ldrb	r3, [r3, #1]
 8008fc6:	4619      	mov	r1, r3
 8008fc8:	4a44      	ldr	r2, [pc, #272]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008fca:	0103      	lsls	r3, r0, #4
 8008fcc:	440b      	add	r3, r1
 8008fce:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008fd2:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008fd6:	b2db      	uxtb	r3, r3
 8008fd8:	2b01      	cmp	r3, #1
 8008fda:	d101      	bne.n	8008fe0 <GetWallCtrlDirection+0x1b0>
		{
			return F_WALL_PID;
 8008fdc:	2308      	movs	r3, #8
 8008fde:	e0a6      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008fe0:	4b3d      	ldr	r3, [pc, #244]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008fe2:	781b      	ldrb	r3, [r3, #0]
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	4b3c      	ldr	r3, [pc, #240]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8008fe8:	785b      	ldrb	r3, [r3, #1]
 8008fea:	4619      	mov	r1, r3
 8008fec:	4a3b      	ldr	r2, [pc, #236]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8008fee:	0103      	lsls	r3, r0, #4
 8008ff0:	440b      	add	r3, r1
 8008ff2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ff6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008ffa:	b2db      	uxtb	r3, r3
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	d111      	bne.n	8009024 <GetWallCtrlDirection+0x1f4>
 8009000:	4b35      	ldr	r3, [pc, #212]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009002:	781b      	ldrb	r3, [r3, #0]
 8009004:	4618      	mov	r0, r3
 8009006:	4b34      	ldr	r3, [pc, #208]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009008:	785b      	ldrb	r3, [r3, #1]
 800900a:	4619      	mov	r1, r3
 800900c:	4a33      	ldr	r2, [pc, #204]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 800900e:	0103      	lsls	r3, r0, #4
 8009010:	440b      	add	r3, r1
 8009012:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8009016:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800901a:	b2db      	uxtb	r3, r3
 800901c:	2b01      	cmp	r3, #1
 800901e:	d101      	bne.n	8009024 <GetWallCtrlDirection+0x1f4>
		{
			return D_WALL_PID;
 8009020:	2301      	movs	r3, #1
 8009022:	e084      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8009024:	4b2c      	ldr	r3, [pc, #176]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009026:	781b      	ldrb	r3, [r3, #0]
 8009028:	4618      	mov	r0, r3
 800902a:	4b2b      	ldr	r3, [pc, #172]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 800902c:	785b      	ldrb	r3, [r3, #1]
 800902e:	4619      	mov	r1, r3
 8009030:	4a2a      	ldr	r2, [pc, #168]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8009032:	0103      	lsls	r3, r0, #4
 8009034:	440b      	add	r3, r1
 8009036:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800903a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b01      	cmp	r3, #1
 8009042:	d101      	bne.n	8009048 <GetWallCtrlDirection+0x218>
		{
			return L_WALL_PID;
 8009044:	2302      	movs	r3, #2
 8009046:	e072      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8009048:	4b23      	ldr	r3, [pc, #140]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	4618      	mov	r0, r3
 800904e:	4b22      	ldr	r3, [pc, #136]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009050:	785b      	ldrb	r3, [r3, #1]
 8009052:	4619      	mov	r1, r3
 8009054:	4a21      	ldr	r2, [pc, #132]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 8009056:	0103      	lsls	r3, r0, #4
 8009058:	440b      	add	r3, r1
 800905a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800905e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009062:	b2db      	uxtb	r3, r3
 8009064:	2b01      	cmp	r3, #1
 8009066:	d101      	bne.n	800906c <GetWallCtrlDirection+0x23c>
		{
			return R_WALL_PID;
 8009068:	2303      	movs	r3, #3
 800906a:	e060      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else
		{
			return N_WALL_PID;
 800906c:	2306      	movs	r3, #6
 800906e:	e05e      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		break;
	case west:
		if(Wall[Pos.X][Pos.Y].west == wall)
 8009070:	4b19      	ldr	r3, [pc, #100]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009072:	781b      	ldrb	r3, [r3, #0]
 8009074:	4618      	mov	r0, r3
 8009076:	4b18      	ldr	r3, [pc, #96]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009078:	785b      	ldrb	r3, [r3, #1]
 800907a:	4619      	mov	r1, r3
 800907c:	4a17      	ldr	r2, [pc, #92]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 800907e:	0103      	lsls	r3, r0, #4
 8009080:	440b      	add	r3, r1
 8009082:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8009086:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800908a:	b2db      	uxtb	r3, r3
 800908c:	2b01      	cmp	r3, #1
 800908e:	d101      	bne.n	8009094 <GetWallCtrlDirection+0x264>
		{
			return F_WALL_PID;
 8009090:	2308      	movs	r3, #8
 8009092:	e04c      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if ( Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//.west == south )
 8009094:	4b10      	ldr	r3, [pc, #64]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 8009096:	781b      	ldrb	r3, [r3, #0]
 8009098:	4618      	mov	r0, r3
 800909a:	4b0f      	ldr	r3, [pc, #60]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 800909c:	785b      	ldrb	r3, [r3, #1]
 800909e:	4619      	mov	r1, r3
 80090a0:	4a0e      	ldr	r2, [pc, #56]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 80090a2:	0103      	lsls	r3, r0, #4
 80090a4:	440b      	add	r3, r1
 80090a6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80090aa:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	d115      	bne.n	80090e0 <GetWallCtrlDirection+0x2b0>
 80090b4:	4b08      	ldr	r3, [pc, #32]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	4618      	mov	r0, r3
 80090ba:	4b07      	ldr	r3, [pc, #28]	; (80090d8 <GetWallCtrlDirection+0x2a8>)
 80090bc:	785b      	ldrb	r3, [r3, #1]
 80090be:	4619      	mov	r1, r3
 80090c0:	4a06      	ldr	r2, [pc, #24]	; (80090dc <GetWallCtrlDirection+0x2ac>)
 80090c2:	0103      	lsls	r3, r0, #4
 80090c4:	440b      	add	r3, r1
 80090c6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80090ca:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80090ce:	b2db      	uxtb	r3, r3
 80090d0:	2b01      	cmp	r3, #1
 80090d2:	d105      	bne.n	80090e0 <GetWallCtrlDirection+0x2b0>
		{
			return D_WALL_PID;
 80090d4:	2301      	movs	r3, #1
 80090d6:	e02a      	b.n	800912e <GetWallCtrlDirection+0x2fe>
 80090d8:	20000000 	.word	0x20000000
 80090dc:	200009a0 	.word	0x200009a0
		}
		else if ( Wall[Pos.X][Pos.Y].north == wall )
 80090e0:	4b15      	ldr	r3, [pc, #84]	; (8009138 <GetWallCtrlDirection+0x308>)
 80090e2:	781b      	ldrb	r3, [r3, #0]
 80090e4:	4618      	mov	r0, r3
 80090e6:	4b14      	ldr	r3, [pc, #80]	; (8009138 <GetWallCtrlDirection+0x308>)
 80090e8:	785b      	ldrb	r3, [r3, #1]
 80090ea:	4619      	mov	r1, r3
 80090ec:	4a13      	ldr	r2, [pc, #76]	; (800913c <GetWallCtrlDirection+0x30c>)
 80090ee:	0103      	lsls	r3, r0, #4
 80090f0:	440b      	add	r3, r1
 80090f2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80090f6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80090fa:	b2db      	uxtb	r3, r3
 80090fc:	2b01      	cmp	r3, #1
 80090fe:	d101      	bne.n	8009104 <GetWallCtrlDirection+0x2d4>
		{
			return R_WALL_PID;
 8009100:	2303      	movs	r3, #3
 8009102:	e014      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else if ( Wall[Pos.X][Pos.Y].south == wall )
 8009104:	4b0c      	ldr	r3, [pc, #48]	; (8009138 <GetWallCtrlDirection+0x308>)
 8009106:	781b      	ldrb	r3, [r3, #0]
 8009108:	4618      	mov	r0, r3
 800910a:	4b0b      	ldr	r3, [pc, #44]	; (8009138 <GetWallCtrlDirection+0x308>)
 800910c:	785b      	ldrb	r3, [r3, #1]
 800910e:	4619      	mov	r1, r3
 8009110:	4a0a      	ldr	r2, [pc, #40]	; (800913c <GetWallCtrlDirection+0x30c>)
 8009112:	0103      	lsls	r3, r0, #4
 8009114:	440b      	add	r3, r1
 8009116:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800911a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800911e:	b2db      	uxtb	r3, r3
 8009120:	2b01      	cmp	r3, #1
 8009122:	d101      	bne.n	8009128 <GetWallCtrlDirection+0x2f8>
		{
			return L_WALL_PID;
 8009124:	2302      	movs	r3, #2
 8009126:	e002      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		else
		{
			return N_WALL_PID;
 8009128:	2306      	movs	r3, #6
 800912a:	e000      	b.n	800912e <GetWallCtrlDirection+0x2fe>
		}
		break;

	default:
		//
		return N_WALL_PID;
 800912c:	2306      	movs	r3, #6
		break;
	}

}
 800912e:	4618      	mov	r0, r3
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr
 8009138:	20000000 	.word	0x20000000
 800913c:	200009a0 	.word	0x200009a0

08009140 <ChangeCardinal>:

void ChangeCardinal()
{
 8009140:	b480      	push	{r7}
 8009142:	af00      	add	r7, sp, #0
	switch(Pos.Dir)
 8009144:	4b11      	ldr	r3, [pc, #68]	; (800918c <ChangeCardinal+0x4c>)
 8009146:	791b      	ldrb	r3, [r3, #4]
 8009148:	2b02      	cmp	r3, #2
 800914a:	d012      	beq.n	8009172 <ChangeCardinal+0x32>
 800914c:	2b03      	cmp	r3, #3
 800914e:	d009      	beq.n	8009164 <ChangeCardinal+0x24>
 8009150:	2b01      	cmp	r3, #1
 8009152:	d000      	beq.n	8009156 <ChangeCardinal+0x16>
		break;
	case back:
		Pos.Car += 2;
		break;
	default:
		break;
 8009154:	e014      	b.n	8009180 <ChangeCardinal+0x40>
		Pos.Car ++;
 8009156:	4b0d      	ldr	r3, [pc, #52]	; (800918c <ChangeCardinal+0x4c>)
 8009158:	795b      	ldrb	r3, [r3, #5]
 800915a:	3301      	adds	r3, #1
 800915c:	b2da      	uxtb	r2, r3
 800915e:	4b0b      	ldr	r3, [pc, #44]	; (800918c <ChangeCardinal+0x4c>)
 8009160:	715a      	strb	r2, [r3, #5]
		break;
 8009162:	e00d      	b.n	8009180 <ChangeCardinal+0x40>
		Pos.Car --;
 8009164:	4b09      	ldr	r3, [pc, #36]	; (800918c <ChangeCardinal+0x4c>)
 8009166:	795b      	ldrb	r3, [r3, #5]
 8009168:	3b01      	subs	r3, #1
 800916a:	b2da      	uxtb	r2, r3
 800916c:	4b07      	ldr	r3, [pc, #28]	; (800918c <ChangeCardinal+0x4c>)
 800916e:	715a      	strb	r2, [r3, #5]
		break;
 8009170:	e006      	b.n	8009180 <ChangeCardinal+0x40>
		Pos.Car += 2;
 8009172:	4b06      	ldr	r3, [pc, #24]	; (800918c <ChangeCardinal+0x4c>)
 8009174:	795b      	ldrb	r3, [r3, #5]
 8009176:	3302      	adds	r3, #2
 8009178:	b2da      	uxtb	r2, r3
 800917a:	4b04      	ldr	r3, [pc, #16]	; (800918c <ChangeCardinal+0x4c>)
 800917c:	715a      	strb	r2, [r3, #5]
		break;
 800917e:	bf00      	nop
	}

}
 8009180:	bf00      	nop
 8009182:	46bd      	mov	sp, r7
 8009184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009188:	4770      	bx	lr
 800918a:	bf00      	nop
 800918c:	20000000 	.word	0x20000000

08009190 <WallSafe>:
	Pos.Car = car;
	Pos.Dir = dir;
	Pos.WallSaf = safe_or_warn;
}
void WallSafe()
{
 8009190:	b480      	push	{r7}
 8009192:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_safe;
 8009194:	4b03      	ldr	r3, [pc, #12]	; (80091a4 <WallSafe+0x14>)
 8009196:	2200      	movs	r2, #0
 8009198:	71da      	strb	r2, [r3, #7]
}
 800919a:	bf00      	nop
 800919c:	46bd      	mov	sp, r7
 800919e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a2:	4770      	bx	lr
 80091a4:	20000000 	.word	0x20000000

080091a8 <WallWarn>:
void WallWarn()
{
 80091a8:	b480      	push	{r7}
 80091aa:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_warn;
 80091ac:	4b03      	ldr	r3, [pc, #12]	; (80091bc <WallWarn+0x14>)
 80091ae:	2201      	movs	r2, #1
 80091b0:	71da      	strb	r2, [r3, #7]
}
 80091b2:	bf00      	nop
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr
 80091bc:	20000000 	.word	0x20000000

080091c0 <ControlWall>:
void ControlWall()
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b082      	sub	sp, #8
 80091c4:	af00      	add	r7, sp, #0
	//
		//
	//

	//
	int wall_ctrl_dir = GetWallCtrlDirection();	//
 80091c6:	f7ff fe33 	bl	8008e30 <GetWallCtrlDirection>
 80091ca:	6078      	str	r0, [r7, #4]
	//flag

	//PIDChangeFlagStraight(N_WALL_PID);//flag
	PIDChangeFlag(L_WALL_PID, 0);
 80091cc:	2100      	movs	r1, #0
 80091ce:	2002      	movs	r0, #2
 80091d0:	f006 ff7a 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 80091d4:	2100      	movs	r1, #0
 80091d6:	2003      	movs	r0, #3
 80091d8:	f006 ff76 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 80091dc:	2100      	movs	r1, #0
 80091de:	2001      	movs	r0, #1
 80091e0:	f006 ff72 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag( A_VELO_PID, 0);
 80091e4:	2100      	movs	r1, #0
 80091e6:	2000      	movs	r0, #0
 80091e8:	f006 ff6e 	bl	80100c8 <PIDChangeFlag>
	//

	//

	//
	if(Pos.Dir == front)		//straightwait
 80091ec:	4b7c      	ldr	r3, [pc, #496]	; (80093e0 <ControlWall+0x220>)
 80091ee:	791b      	ldrb	r3, [r3, #4]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d13f      	bne.n	8009274 <ControlWall+0xb4>
	{
		switch(Pos.Act)
 80091f4:	4b7a      	ldr	r3, [pc, #488]	; (80093e0 <ControlWall+0x220>)
 80091f6:	799b      	ldrb	r3, [r3, #6]
 80091f8:	2b05      	cmp	r3, #5
 80091fa:	f200 80ec 	bhi.w	80093d6 <ControlWall+0x216>
 80091fe:	a201      	add	r2, pc, #4	; (adr r2, 8009204 <ControlWall+0x44>)
 8009200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009204:	0800921d 	.word	0x0800921d
 8009208:	080093d7 	.word	0x080093d7
 800920c:	080093d7 	.word	0x080093d7
 8009210:	080093d7 	.word	0x080093d7
 8009214:	080093d7 	.word	0x080093d7
 8009218:	08009227 	.word	0x08009227
		{
		case accel:
			PIDChangeFlag( A_VELO_PID , 1);
 800921c:	2101      	movs	r1, #1
 800921e:	2000      	movs	r0, #0
 8009220:	f006 ff52 	bl	80100c8 <PIDChangeFlag>
			//
			break;
 8009224:	e0d8      	b.n	80093d8 <ControlWall+0x218>
		case decel:
			//
			break;
		case straight:
			//3/3
			if( (wall_ctrl_dir != N_WALL_PID)  && (AddVelocity == 0) )	//
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2b06      	cmp	r3, #6
 800922a:	d01d      	beq.n	8009268 <ControlWall+0xa8>
 800922c:	4b6d      	ldr	r3, [pc, #436]	; (80093e4 <ControlWall+0x224>)
 800922e:	edd3 7a00 	vldr	s15, [r3]
 8009232:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800923a:	d115      	bne.n	8009268 <ControlWall+0xa8>
			{
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 800923c:	4b68      	ldr	r3, [pc, #416]	; (80093e0 <ControlWall+0x220>)
 800923e:	79db      	ldrb	r3, [r3, #7]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d108      	bne.n	8009256 <ControlWall+0x96>
				{
					PIDChangeFlag(wall_ctrl_dir, 1);
 8009244:	2101      	movs	r1, #1
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f006 ff3e 	bl	80100c8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 800924c:	2100      	movs	r1, #0
 800924e:	2000      	movs	r0, #0
 8009250:	f006 ff3a 	bl	80100c8 <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 8009254:	e00d      	b.n	8009272 <ControlWall+0xb2>
				}
				else
				{
					PIDChangeFlag(wall_ctrl_dir, 0);
 8009256:	2100      	movs	r1, #0
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f006 ff35 	bl	80100c8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 800925e:	2101      	movs	r1, #1
 8009260:	2000      	movs	r0, #0
 8009262:	f006 ff31 	bl	80100c8 <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 8009266:	e004      	b.n	8009272 <ControlWall+0xb2>
				}
			}
			else
			{
				PIDChangeFlag( A_VELO_PID , 1);
 8009268:	2101      	movs	r1, #1
 800926a:	2000      	movs	r0, #0
 800926c:	f006 ff2c 	bl	80100c8 <PIDChangeFlag>
			}
			break;
 8009270:	e0b2      	b.n	80093d8 <ControlWall+0x218>
 8009272:	e0b1      	b.n	80093d8 <ControlWall+0x218>
		//NU?
		//Actstraight


	}
	else if(Pos.Dir == left)	//
 8009274:	4b5a      	ldr	r3, [pc, #360]	; (80093e0 <ControlWall+0x220>)
 8009276:	791b      	ldrb	r3, [r3, #4]
 8009278:	2b03      	cmp	r3, #3
 800927a:	d140      	bne.n	80092fe <ControlWall+0x13e>
	{
		if(Pos.Act == slalom)
 800927c:	4b58      	ldr	r3, [pc, #352]	; (80093e0 <ControlWall+0x220>)
 800927e:	799b      	ldrb	r3, [r3, #6]
 8009280:	2b02      	cmp	r3, #2
 8009282:	d108      	bne.n	8009296 <ControlWall+0xd6>
		{
//			PIDChangeFlag(L_WALL_PID, 0);
//			PIDChangeFlag(R_WALL_PID, 0);
//			PIDChangeFlag(D_WALL_PID, 0);
//			PIDChangeFlag( A_VELO_PID, 0);
			TargetAngularV = 0;
 8009284:	4b58      	ldr	r3, [pc, #352]	; (80093e8 <ControlWall+0x228>)
 8009286:	f04f 0200 	mov.w	r2, #0
 800928a:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800928c:	4b57      	ldr	r3, [pc, #348]	; (80093ec <ControlWall+0x22c>)
 800928e:	f04f 0200 	mov.w	r2, #0
 8009292:	601a      	str	r2, [r3, #0]





}
 8009294:	e0a0      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == decel)	//
 8009296:	4b52      	ldr	r3, [pc, #328]	; (80093e0 <ControlWall+0x220>)
 8009298:	799b      	ldrb	r3, [r3, #6]
 800929a:	2b01      	cmp	r3, #1
 800929c:	d11d      	bne.n	80092da <ControlWall+0x11a>
			if( wall_ctrl_dir != N_WALL_PID )	//
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2b06      	cmp	r3, #6
 80092a2:	d015      	beq.n	80092d0 <ControlWall+0x110>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 80092a4:	4b4e      	ldr	r3, [pc, #312]	; (80093e0 <ControlWall+0x220>)
 80092a6:	79db      	ldrb	r3, [r3, #7]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d108      	bne.n	80092be <ControlWall+0xfe>
					PIDChangeFlag(wall_ctrl_dir, 1);
 80092ac:	2101      	movs	r1, #1
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f006 ff0a 	bl	80100c8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 80092b4:	2100      	movs	r1, #0
 80092b6:	2000      	movs	r0, #0
 80092b8:	f006 ff06 	bl	80100c8 <PIDChangeFlag>
}
 80092bc:	e08c      	b.n	80093d8 <ControlWall+0x218>
					PIDChangeFlag(wall_ctrl_dir, 0);
 80092be:	2100      	movs	r1, #0
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f006 ff01 	bl	80100c8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 80092c6:	2101      	movs	r1, #1
 80092c8:	2000      	movs	r0, #0
 80092ca:	f006 fefd 	bl	80100c8 <PIDChangeFlag>
}
 80092ce:	e083      	b.n	80093d8 <ControlWall+0x218>
				PIDChangeFlag( A_VELO_PID , 1);
 80092d0:	2101      	movs	r1, #1
 80092d2:	2000      	movs	r0, #0
 80092d4:	f006 fef8 	bl	80100c8 <PIDChangeFlag>
}
 80092d8:	e07e      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == accel)
 80092da:	4b41      	ldr	r3, [pc, #260]	; (80093e0 <ControlWall+0x220>)
 80092dc:	799b      	ldrb	r3, [r3, #6]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d104      	bne.n	80092ec <ControlWall+0x12c>
			PIDChangeFlag( A_VELO_PID , 1);
 80092e2:	2101      	movs	r1, #1
 80092e4:	2000      	movs	r0, #0
 80092e6:	f006 feef 	bl	80100c8 <PIDChangeFlag>
}
 80092ea:	e075      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == rotate)
 80092ec:	4b3c      	ldr	r3, [pc, #240]	; (80093e0 <ControlWall+0x220>)
 80092ee:	799b      	ldrb	r3, [r3, #6]
 80092f0:	2b03      	cmp	r3, #3
 80092f2:	d171      	bne.n	80093d8 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 0);
 80092f4:	2100      	movs	r1, #0
 80092f6:	2000      	movs	r0, #0
 80092f8:	f006 fee6 	bl	80100c8 <PIDChangeFlag>
}
 80092fc:	e06c      	b.n	80093d8 <ControlWall+0x218>
	else if(Pos.Dir == right)
 80092fe:	4b38      	ldr	r3, [pc, #224]	; (80093e0 <ControlWall+0x220>)
 8009300:	791b      	ldrb	r3, [r3, #4]
 8009302:	2b01      	cmp	r3, #1
 8009304:	d140      	bne.n	8009388 <ControlWall+0x1c8>
		if(Pos.Act == slalom)
 8009306:	4b36      	ldr	r3, [pc, #216]	; (80093e0 <ControlWall+0x220>)
 8009308:	799b      	ldrb	r3, [r3, #6]
 800930a:	2b02      	cmp	r3, #2
 800930c:	d108      	bne.n	8009320 <ControlWall+0x160>
			TargetAngularV = 0;
 800930e:	4b36      	ldr	r3, [pc, #216]	; (80093e8 <ControlWall+0x228>)
 8009310:	f04f 0200 	mov.w	r2, #0
 8009314:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009316:	4b35      	ldr	r3, [pc, #212]	; (80093ec <ControlWall+0x22c>)
 8009318:	f04f 0200 	mov.w	r2, #0
 800931c:	601a      	str	r2, [r3, #0]
}
 800931e:	e05b      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == decel)	//
 8009320:	4b2f      	ldr	r3, [pc, #188]	; (80093e0 <ControlWall+0x220>)
 8009322:	799b      	ldrb	r3, [r3, #6]
 8009324:	2b01      	cmp	r3, #1
 8009326:	d11d      	bne.n	8009364 <ControlWall+0x1a4>
			if( wall_ctrl_dir != N_WALL_PID )	//
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2b06      	cmp	r3, #6
 800932c:	d015      	beq.n	800935a <ControlWall+0x19a>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 800932e:	4b2c      	ldr	r3, [pc, #176]	; (80093e0 <ControlWall+0x220>)
 8009330:	79db      	ldrb	r3, [r3, #7]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d108      	bne.n	8009348 <ControlWall+0x188>
					PIDChangeFlag(wall_ctrl_dir, 1);
 8009336:	2101      	movs	r1, #1
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f006 fec5 	bl	80100c8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 800933e:	2100      	movs	r1, #0
 8009340:	2000      	movs	r0, #0
 8009342:	f006 fec1 	bl	80100c8 <PIDChangeFlag>
}
 8009346:	e047      	b.n	80093d8 <ControlWall+0x218>
					PIDChangeFlag(wall_ctrl_dir, 0);
 8009348:	2100      	movs	r1, #0
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f006 febc 	bl	80100c8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 8009350:	2101      	movs	r1, #1
 8009352:	2000      	movs	r0, #0
 8009354:	f006 feb8 	bl	80100c8 <PIDChangeFlag>
}
 8009358:	e03e      	b.n	80093d8 <ControlWall+0x218>
				PIDChangeFlag( A_VELO_PID , 1);
 800935a:	2101      	movs	r1, #1
 800935c:	2000      	movs	r0, #0
 800935e:	f006 feb3 	bl	80100c8 <PIDChangeFlag>
}
 8009362:	e039      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == accel)
 8009364:	4b1e      	ldr	r3, [pc, #120]	; (80093e0 <ControlWall+0x220>)
 8009366:	799b      	ldrb	r3, [r3, #6]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d104      	bne.n	8009376 <ControlWall+0x1b6>
			PIDChangeFlag( A_VELO_PID , 1);
 800936c:	2101      	movs	r1, #1
 800936e:	2000      	movs	r0, #0
 8009370:	f006 feaa 	bl	80100c8 <PIDChangeFlag>
}
 8009374:	e030      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == rotate)
 8009376:	4b1a      	ldr	r3, [pc, #104]	; (80093e0 <ControlWall+0x220>)
 8009378:	799b      	ldrb	r3, [r3, #6]
 800937a:	2b03      	cmp	r3, #3
 800937c:	d12c      	bne.n	80093d8 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 0);
 800937e:	2100      	movs	r1, #0
 8009380:	2000      	movs	r0, #0
 8009382:	f006 fea1 	bl	80100c8 <PIDChangeFlag>
}
 8009386:	e027      	b.n	80093d8 <ControlWall+0x218>
	else if(Pos.Dir == back)
 8009388:	4b15      	ldr	r3, [pc, #84]	; (80093e0 <ControlWall+0x220>)
 800938a:	791b      	ldrb	r3, [r3, #4]
 800938c:	2b02      	cmp	r3, #2
 800938e:	d123      	bne.n	80093d8 <ControlWall+0x218>
		if(Pos.Act == decel)	//
 8009390:	4b13      	ldr	r3, [pc, #76]	; (80093e0 <ControlWall+0x220>)
 8009392:	799b      	ldrb	r3, [r3, #6]
 8009394:	2b01      	cmp	r3, #1
 8009396:	d115      	bne.n	80093c4 <ControlWall+0x204>
			if(Pos.WallSaf == wall_safe)	//35*0.5mm
 8009398:	4b11      	ldr	r3, [pc, #68]	; (80093e0 <ControlWall+0x220>)
 800939a:	79db      	ldrb	r3, [r3, #7]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d108      	bne.n	80093b2 <ControlWall+0x1f2>
				PIDChangeFlag(wall_ctrl_dir , 1);
 80093a0:	2101      	movs	r1, #1
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f006 fe90 	bl	80100c8 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID, 0);
 80093a8:	2100      	movs	r1, #0
 80093aa:	2000      	movs	r0, #0
 80093ac:	f006 fe8c 	bl	80100c8 <PIDChangeFlag>
}
 80093b0:	e012      	b.n	80093d8 <ControlWall+0x218>
				PIDChangeFlag(wall_ctrl_dir, 0);
 80093b2:	2100      	movs	r1, #0
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f006 fe87 	bl	80100c8 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 80093ba:	2101      	movs	r1, #1
 80093bc:	2000      	movs	r0, #0
 80093be:	f006 fe83 	bl	80100c8 <PIDChangeFlag>
}
 80093c2:	e009      	b.n	80093d8 <ControlWall+0x218>
		else if(Pos.Act == accel)
 80093c4:	4b06      	ldr	r3, [pc, #24]	; (80093e0 <ControlWall+0x220>)
 80093c6:	799b      	ldrb	r3, [r3, #6]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d105      	bne.n	80093d8 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 1);
 80093cc:	2101      	movs	r1, #1
 80093ce:	2000      	movs	r0, #0
 80093d0:	f006 fe7a 	bl	80100c8 <PIDChangeFlag>
}
 80093d4:	e000      	b.n	80093d8 <ControlWall+0x218>
			break;
 80093d6:	bf00      	nop
}
 80093d8:	bf00      	nop
 80093da:	3708      	adds	r7, #8
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	20000000 	.word	0x20000000
 80093e4:	200004f8 	.word	0x200004f8
 80093e8:	200004fc 	.word	0x200004fc
 80093ec:	20000230 	.word	0x20000230

080093f0 <WaitStopAndReset>:
//	KeepCounter[LEFT] = INITIAL_PULSE;
//	KeepCounter[RIGHT] = INITIAL_PULSE;
//}

void WaitStopAndReset()
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	af00      	add	r7, sp, #0
	Pos.Act = Wait;
 80093f4:	4b17      	ldr	r3, [pc, #92]	; (8009454 <WaitStopAndReset+0x64>)
 80093f6:	2204      	movs	r2, #4
 80093f8:	719a      	strb	r2, [r3, #6]
	ControlWall();//
 80093fa:	f7ff fee1 	bl	80091c0 <ControlWall>
	do
	{

		//
		TargetVelocity[BODY] = 0;
 80093fe:	4b16      	ldr	r3, [pc, #88]	; (8009458 <WaitStopAndReset+0x68>)
 8009400:	f04f 0200 	mov.w	r2, #0
 8009404:	609a      	str	r2, [r3, #8]
		Acceleration = 0;
 8009406:	4b15      	ldr	r3, [pc, #84]	; (800945c <WaitStopAndReset+0x6c>)
 8009408:	f04f 0200 	mov.w	r2, #0
 800940c:	601a      	str	r2, [r3, #0]
		//PIDChangeFlag( D_, 0);
		TargetAngularV = 0;
 800940e:	4b14      	ldr	r3, [pc, #80]	; (8009460 <WaitStopAndReset+0x70>)
 8009410:	f04f 0200 	mov.w	r2, #0
 8009414:	601a      	str	r2, [r3, #0]
		AngularAcceleration = 0;
 8009416:	4b13      	ldr	r3, [pc, #76]	; (8009464 <WaitStopAndReset+0x74>)
 8009418:	f04f 0200 	mov.w	r2, #0
 800941c:	601a      	str	r2, [r3, #0]
		//AngularV = 0;
		if(CurrentVelocity[LEFT] > 500)
 800941e:	4b12      	ldr	r3, [pc, #72]	; (8009468 <WaitStopAndReset+0x78>)
 8009420:	edd3 7a00 	vldr	s15, [r3]
 8009424:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800946c <WaitStopAndReset+0x7c>
 8009428:	eef4 7ac7 	vcmpe.f32	s15, s14
 800942c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009430:	dd02      	ble.n	8009438 <WaitStopAndReset+0x48>
			printf("\r\n");
 8009432:	480f      	ldr	r0, [pc, #60]	; (8009470 <WaitStopAndReset+0x80>)
 8009434:	f00d f86e 	bl	8016514 <puts>

	}while(CurrentVelocity[BODY] != 0);
 8009438:	4b0b      	ldr	r3, [pc, #44]	; (8009468 <WaitStopAndReset+0x78>)
 800943a:	edd3 7a02 	vldr	s15, [r3, #8]
 800943e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009446:	d1da      	bne.n	80093fe <WaitStopAndReset+0xe>
	HAL_Delay(100);
 8009448:	2064      	movs	r0, #100	; 0x64
 800944a:	f007 f981 	bl	8010750 <HAL_Delay>
}
 800944e:	bf00      	nop
 8009450:	bd80      	pop	{r7, pc}
 8009452:	bf00      	nop
 8009454:	20000000 	.word	0x20000000
 8009458:	200004ec 	.word	0x200004ec
 800945c:	2000022c 	.word	0x2000022c
 8009460:	200004fc 	.word	0x200004fc
 8009464:	20000230 	.word	0x20000230
 8009468:	2000052c 	.word	0x2000052c
 800946c:	43fa0000 	.word	0x43fa0000
 8009470:	0801a7e8 	.word	0x0801a7e8
 8009474:	00000000 	.word	0x00000000

08009478 <Rotate>:
	//
	ChangeCardinal();
	//printf("\r\n");
}
void Rotate(float deg, float ang_v)
{
 8009478:	b590      	push	{r4, r7, lr}
 800947a:	b08d      	sub	sp, #52	; 0x34
 800947c:	af00      	add	r7, sp, #0
 800947e:	ed87 0a01 	vstr	s0, [r7, #4]
 8009482:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = rotate;
 8009486:	4bb2      	ldr	r3, [pc, #712]	; (8009750 <Rotate+0x2d8>)
 8009488:	2203      	movs	r2, #3
 800948a:	719a      	strb	r2, [r3, #6]
	WallWarn();
 800948c:	f7ff fe8c 	bl	80091a8 <WallWarn>
	ControlWall(); //
 8009490:	f7ff fe96 	bl	80091c0 <ControlWall>
	TargetAngularV = 0;
 8009494:	4baf      	ldr	r3, [pc, #700]	; (8009754 <Rotate+0x2dc>)
 8009496:	f04f 0200 	mov.w	r2, #0
 800949a:	601a      	str	r2, [r3, #0]
	//
	//Angle = (ang_v(t))dt
	//v = v0+at	|	t=v/a	||		ang_v = ang_v0 + ang_accel *t		||	t = ang_v/ang_accel
	//x=0.5*v*v/a	|	a = 0.5*v*v*/x		||		=ang_v0*t+0.5*ang_v^2/ang_accel	||	ang_accel =
	//(mm/((ms)^2)) =  (1ms)**(((mm/s)^2)) /(2*) x = v0t + 0.5at^2 	a=2*(x-v0*t)/t^2 	a = t*vv/(2*x)
	float accel_deg = deg*30/90;
 800949c:	edd7 7a01 	vldr	s15, [r7, #4]
 80094a0:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80094a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094a8:	eddf 6aab 	vldr	s13, [pc, #684]	; 8009758 <Rotate+0x2e0>
 80094ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80094b0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float const_deg = deg*30/90;
 80094b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80094b8:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80094bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094c0:	eddf 6aa5 	vldr	s13, [pc, #660]	; 8009758 <Rotate+0x2e0>
 80094c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80094c8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	float decel_deg = deg*30/90;
 80094cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80094d0:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80094d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094d8:	eddf 6a9f 	vldr	s13, [pc, #636]	; 8009758 <Rotate+0x2e0>
 80094dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80094e0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float angular_acceleration[3] = {
			64*T1*ang_v*ang_v / (2*accel_deg),
 80094e4:	edd7 7a00 	vldr	s15, [r7]
 80094e8:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 800975c <Rotate+0x2e4>
 80094ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094f0:	edd7 7a00 	vldr	s15, [r7]
 80094f4:	ee67 6a27 	vmul.f32	s13, s14, s15
 80094f8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80094fc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009500:	eec6 7a87 	vdiv.f32	s15, s13, s14
	float angular_acceleration[3] = {
 8009504:	edc7 7a05 	vstr	s15, [r7, #20]
 8009508:	f04f 0300 	mov.w	r3, #0
 800950c:	61bb      	str	r3, [r7, #24]
			0,
			64*T1*ang_v*ang_v / (2*decel_deg)
 800950e:	edd7 7a00 	vldr	s15, [r7]
 8009512:	ed9f 7a92 	vldr	s14, [pc, #584]	; 800975c <Rotate+0x2e4>
 8009516:	ee27 7a87 	vmul.f32	s14, s15, s14
 800951a:	edd7 7a00 	vldr	s15, [r7]
 800951e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009522:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009526:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800952a:	eec6 7a87 	vdiv.f32	s15, s13, s14
	float angular_acceleration[3] = {
 800952e:	edc7 7a07 	vstr	s15, [r7, #28]
	};
	float move_angle[3] = {
			accel_deg * M_PI/ 180, //
 8009532:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009534:	f7fe ff40 	bl	80083b8 <__aeabi_f2d>
 8009538:	a383      	add	r3, pc, #524	; (adr r3, 8009748 <Rotate+0x2d0>)
 800953a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800953e:	f7fe ff93 	bl	8008468 <__aeabi_dmul>
 8009542:	4603      	mov	r3, r0
 8009544:	460c      	mov	r4, r1
 8009546:	4618      	mov	r0, r3
 8009548:	4621      	mov	r1, r4
 800954a:	f04f 0200 	mov.w	r2, #0
 800954e:	4b84      	ldr	r3, [pc, #528]	; (8009760 <Rotate+0x2e8>)
 8009550:	f7ff f8b4 	bl	80086bc <__aeabi_ddiv>
 8009554:	4603      	mov	r3, r0
 8009556:	460c      	mov	r4, r1
 8009558:	4618      	mov	r0, r3
 800955a:	4621      	mov	r1, r4
 800955c:	f7ff fa7c 	bl	8008a58 <__aeabi_d2f>
 8009560:	4603      	mov	r3, r0
	float move_angle[3] = {
 8009562:	60bb      	str	r3, [r7, #8]
			const_deg * M_PI/ 180,
 8009564:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009566:	f7fe ff27 	bl	80083b8 <__aeabi_f2d>
 800956a:	a377      	add	r3, pc, #476	; (adr r3, 8009748 <Rotate+0x2d0>)
 800956c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009570:	f7fe ff7a 	bl	8008468 <__aeabi_dmul>
 8009574:	4603      	mov	r3, r0
 8009576:	460c      	mov	r4, r1
 8009578:	4618      	mov	r0, r3
 800957a:	4621      	mov	r1, r4
 800957c:	f04f 0200 	mov.w	r2, #0
 8009580:	4b77      	ldr	r3, [pc, #476]	; (8009760 <Rotate+0x2e8>)
 8009582:	f7ff f89b 	bl	80086bc <__aeabi_ddiv>
 8009586:	4603      	mov	r3, r0
 8009588:	460c      	mov	r4, r1
 800958a:	4618      	mov	r0, r3
 800958c:	4621      	mov	r1, r4
 800958e:	f7ff fa63 	bl	8008a58 <__aeabi_d2f>
 8009592:	4603      	mov	r3, r0
	float move_angle[3] = {
 8009594:	60fb      	str	r3, [r7, #12]
			decel_deg * M_PI/ 180,
 8009596:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009598:	f7fe ff0e 	bl	80083b8 <__aeabi_f2d>
 800959c:	a36a      	add	r3, pc, #424	; (adr r3, 8009748 <Rotate+0x2d0>)
 800959e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095a2:	f7fe ff61 	bl	8008468 <__aeabi_dmul>
 80095a6:	4603      	mov	r3, r0
 80095a8:	460c      	mov	r4, r1
 80095aa:	4618      	mov	r0, r3
 80095ac:	4621      	mov	r1, r4
 80095ae:	f04f 0200 	mov.w	r2, #0
 80095b2:	4b6b      	ldr	r3, [pc, #428]	; (8009760 <Rotate+0x2e8>)
 80095b4:	f7ff f882 	bl	80086bc <__aeabi_ddiv>
 80095b8:	4603      	mov	r3, r0
 80095ba:	460c      	mov	r4, r1
 80095bc:	4618      	mov	r0, r3
 80095be:	4621      	mov	r1, r4
 80095c0:	f7ff fa4a 	bl	8008a58 <__aeabi_d2f>
 80095c4:	4603      	mov	r3, r0
	float move_angle[3] = {
 80095c6:	613b      	str	r3, [r7, #16]
		}

	}
#endif

	if( ang_v > 0)	//
 80095c8:	edd7 7a00 	vldr	s15, [r7]
 80095cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80095d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095d4:	dd57      	ble.n	8009686 <Rotate+0x20e>
	{
		TargetAngle += move_angle[0];// : + =  
 80095d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80095da:	4b62      	ldr	r3, [pc, #392]	; (8009764 <Rotate+0x2ec>)
 80095dc:	edd3 7a00 	vldr	s15, [r3]
 80095e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095e4:	4b5f      	ldr	r3, [pc, #380]	; (8009764 <Rotate+0x2ec>)
 80095e6:	edc3 7a00 	vstr	s15, [r3]

		//while
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 80095ea:	e002      	b.n	80095f2 <Rotate+0x17a>
		{
			AngularAcceleration = angular_acceleration[0]; //
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	4a5e      	ldr	r2, [pc, #376]	; (8009768 <Rotate+0x2f0>)
 80095f0:	6013      	str	r3, [r2, #0]
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 80095f2:	4b5c      	ldr	r3, [pc, #368]	; (8009764 <Rotate+0x2ec>)
 80095f4:	ed93 7a00 	vldr	s14, [r3]
 80095f8:	4b5c      	ldr	r3, [pc, #368]	; (800976c <Rotate+0x2f4>)
 80095fa:	edd3 7a00 	vldr	s15, [r3]
 80095fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009606:	dcf1      	bgt.n	80095ec <Rotate+0x174>
		}
		TargetAngle += move_angle[1];// : + =  
 8009608:	ed97 7a03 	vldr	s14, [r7, #12]
 800960c:	4b55      	ldr	r3, [pc, #340]	; (8009764 <Rotate+0x2ec>)
 800960e:	edd3 7a00 	vldr	s15, [r3]
 8009612:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009616:	4b53      	ldr	r3, [pc, #332]	; (8009764 <Rotate+0x2ec>)
 8009618:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle > Angle)
 800961c:	e002      	b.n	8009624 <Rotate+0x1ac>
		{
			AngularAcceleration = angular_acceleration[1];//0
 800961e:	69bb      	ldr	r3, [r7, #24]
 8009620:	4a51      	ldr	r2, [pc, #324]	; (8009768 <Rotate+0x2f0>)
 8009622:	6013      	str	r3, [r2, #0]
		while(TargetAngle > Angle)
 8009624:	4b4f      	ldr	r3, [pc, #316]	; (8009764 <Rotate+0x2ec>)
 8009626:	ed93 7a00 	vldr	s14, [r3]
 800962a:	4b50      	ldr	r3, [pc, #320]	; (800976c <Rotate+0x2f4>)
 800962c:	edd3 7a00 	vldr	s15, [r3]
 8009630:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009638:	dcf1      	bgt.n	800961e <Rotate+0x1a6>
		}
		TargetAngle += move_angle[2];// : + =  
 800963a:	ed97 7a04 	vldr	s14, [r7, #16]
 800963e:	4b49      	ldr	r3, [pc, #292]	; (8009764 <Rotate+0x2ec>)
 8009640:	edd3 7a00 	vldr	s15, [r3]
 8009644:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009648:	4b46      	ldr	r3, [pc, #280]	; (8009764 <Rotate+0x2ec>)
 800964a:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle > Angle)
 800964e:	e00e      	b.n	800966e <Rotate+0x1f6>
		{
			 AngularAcceleration = -angular_acceleration[2];
 8009650:	edd7 7a07 	vldr	s15, [r7, #28]
 8009654:	eef1 7a67 	vneg.f32	s15, s15
 8009658:	4b43      	ldr	r3, [pc, #268]	; (8009768 <Rotate+0x2f0>)
 800965a:	edc3 7a00 	vstr	s15, [r3]
			 if( AngularV <= 0)
 800965e:	4b44      	ldr	r3, [pc, #272]	; (8009770 <Rotate+0x2f8>)
 8009660:	edd3 7a00 	vldr	s15, [r3]
 8009664:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800966c:	d96a      	bls.n	8009744 <Rotate+0x2cc>
		while(TargetAngle > Angle)
 800966e:	4b3d      	ldr	r3, [pc, #244]	; (8009764 <Rotate+0x2ec>)
 8009670:	ed93 7a00 	vldr	s14, [r3]
 8009674:	4b3d      	ldr	r3, [pc, #244]	; (800976c <Rotate+0x2f4>)
 8009676:	edd3 7a00 	vldr	s15, [r3]
 800967a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800967e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009682:	dce5      	bgt.n	8009650 <Rotate+0x1d8>
 8009684:	e077      	b.n	8009776 <Rotate+0x2fe>
				 break;
			 }
		}

	}
	else if( ang_v < 0)
 8009686:	edd7 7a00 	vldr	s15, [r7]
 800968a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800968e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009692:	d570      	bpl.n	8009776 <Rotate+0x2fe>
	{
		TargetAngle -= move_angle[0];// : + =  
 8009694:	4b33      	ldr	r3, [pc, #204]	; (8009764 <Rotate+0x2ec>)
 8009696:	ed93 7a00 	vldr	s14, [r3]
 800969a:	edd7 7a02 	vldr	s15, [r7, #8]
 800969e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80096a2:	4b30      	ldr	r3, [pc, #192]	; (8009764 <Rotate+0x2ec>)
 80096a4:	edc3 7a00 	vstr	s15, [r3]

		//while
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 80096a8:	e006      	b.n	80096b8 <Rotate+0x240>
		{
			AngularAcceleration = -angular_acceleration[0]; //
 80096aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80096ae:	eef1 7a67 	vneg.f32	s15, s15
 80096b2:	4b2d      	ldr	r3, [pc, #180]	; (8009768 <Rotate+0x2f0>)
 80096b4:	edc3 7a00 	vstr	s15, [r3]
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 80096b8:	4b2a      	ldr	r3, [pc, #168]	; (8009764 <Rotate+0x2ec>)
 80096ba:	ed93 7a00 	vldr	s14, [r3]
 80096be:	4b2b      	ldr	r3, [pc, #172]	; (800976c <Rotate+0x2f4>)
 80096c0:	edd3 7a00 	vldr	s15, [r3]
 80096c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80096c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096cc:	d4ed      	bmi.n	80096aa <Rotate+0x232>
		}
		TargetAngle -= move_angle[1];// : + =  
 80096ce:	4b25      	ldr	r3, [pc, #148]	; (8009764 <Rotate+0x2ec>)
 80096d0:	ed93 7a00 	vldr	s14, [r3]
 80096d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80096d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80096dc:	4b21      	ldr	r3, [pc, #132]	; (8009764 <Rotate+0x2ec>)
 80096de:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle < Angle)
 80096e2:	e002      	b.n	80096ea <Rotate+0x272>
		{
			AngularAcceleration = angular_acceleration[1];//0
 80096e4:	69bb      	ldr	r3, [r7, #24]
 80096e6:	4a20      	ldr	r2, [pc, #128]	; (8009768 <Rotate+0x2f0>)
 80096e8:	6013      	str	r3, [r2, #0]
		while(TargetAngle < Angle)
 80096ea:	4b1e      	ldr	r3, [pc, #120]	; (8009764 <Rotate+0x2ec>)
 80096ec:	ed93 7a00 	vldr	s14, [r3]
 80096f0:	4b1e      	ldr	r3, [pc, #120]	; (800976c <Rotate+0x2f4>)
 80096f2:	edd3 7a00 	vldr	s15, [r3]
 80096f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80096fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096fe:	d4f1      	bmi.n	80096e4 <Rotate+0x26c>
		}
		TargetAngle -= move_angle[2];// : + =  
 8009700:	4b18      	ldr	r3, [pc, #96]	; (8009764 <Rotate+0x2ec>)
 8009702:	ed93 7a00 	vldr	s14, [r3]
 8009706:	edd7 7a04 	vldr	s15, [r7, #16]
 800970a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800970e:	4b15      	ldr	r3, [pc, #84]	; (8009764 <Rotate+0x2ec>)
 8009710:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle < Angle)
 8009714:	e00a      	b.n	800972c <Rotate+0x2b4>
		{
			 AngularAcceleration = angular_acceleration[2];
 8009716:	69fb      	ldr	r3, [r7, #28]
 8009718:	4a13      	ldr	r2, [pc, #76]	; (8009768 <Rotate+0x2f0>)
 800971a:	6013      	str	r3, [r2, #0]
			 if( AngularV >= 0)
 800971c:	4b14      	ldr	r3, [pc, #80]	; (8009770 <Rotate+0x2f8>)
 800971e:	edd3 7a00 	vldr	s15, [r3]
 8009722:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800972a:	da23      	bge.n	8009774 <Rotate+0x2fc>
		while(TargetAngle < Angle)
 800972c:	4b0d      	ldr	r3, [pc, #52]	; (8009764 <Rotate+0x2ec>)
 800972e:	ed93 7a00 	vldr	s14, [r3]
 8009732:	4b0e      	ldr	r3, [pc, #56]	; (800976c <Rotate+0x2f4>)
 8009734:	edd3 7a00 	vldr	s15, [r3]
 8009738:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800973c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009740:	d4e9      	bmi.n	8009716 <Rotate+0x29e>
 8009742:	e018      	b.n	8009776 <Rotate+0x2fe>
				 break;
 8009744:	bf00      	nop
 8009746:	e016      	b.n	8009776 <Rotate+0x2fe>
 8009748:	54442d18 	.word	0x54442d18
 800974c:	400921fb 	.word	0x400921fb
 8009750:	20000000 	.word	0x20000000
 8009754:	200004fc 	.word	0x200004fc
 8009758:	42b40000 	.word	0x42b40000
 800975c:	3d83126f 	.word	0x3d83126f
 8009760:	40668000 	.word	0x40668000
 8009764:	20000518 	.word	0x20000518
 8009768:	20000230 	.word	0x20000230
 800976c:	20000228 	.word	0x20000228
 8009770:	20000224 	.word	0x20000224
			 {
			 		break;
 8009774:	bf00      	nop
			 }
		}

	}
	AngularAcceleration = 0;
 8009776:	4b32      	ldr	r3, [pc, #200]	; (8009840 <Rotate+0x3c8>)
 8009778:	f04f 0200 	mov.w	r2, #0
 800977c:	601a      	str	r2, [r3, #0]
	//TargetAngularV = 0;
	//printf(" : %f\r\n",AngularV);//1.74
	//printf(" : %f\r\n",AngularAcceleration);

	WaitStopAndReset();
 800977e:	f7ff fe37 	bl	80093f0 <WaitStopAndReset>
	ControlWall();
 8009782:	f7ff fd1d 	bl	80091c0 <ControlWall>
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 8009786:	edd7 7a01 	vldr	s15, [r7, #4]
 800978a:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8009844 <Rotate+0x3cc>
 800978e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009792:	ee16 0a90 	vmov	r0, s13
 8009796:	f7fe fe0f 	bl	80083b8 <__aeabi_f2d>
 800979a:	a327      	add	r3, pc, #156	; (adr r3, 8009838 <Rotate+0x3c0>)
 800979c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a0:	f7fe fe62 	bl	8008468 <__aeabi_dmul>
 80097a4:	4603      	mov	r3, r0
 80097a6:	460c      	mov	r4, r1
 80097a8:	4618      	mov	r0, r3
 80097aa:	4621      	mov	r1, r4
 80097ac:	f7ff f90c 	bl	80089c8 <__aeabi_d2iz>
 80097b0:	4603      	mov	r3, r0
 80097b2:	623b      	str	r3, [r7, #32]
	if(ang_v < 0)
 80097b4:	edd7 7a00 	vldr	s15, [r7]
 80097b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80097bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097c0:	d513      	bpl.n	80097ea <Rotate+0x372>
	{
		KeepPulse[LEFT] -= target_pulse/2;
 80097c2:	4b21      	ldr	r3, [pc, #132]	; (8009848 <Rotate+0x3d0>)
 80097c4:	681a      	ldr	r2, [r3, #0]
 80097c6:	6a3b      	ldr	r3, [r7, #32]
 80097c8:	0fd9      	lsrs	r1, r3, #31
 80097ca:	440b      	add	r3, r1
 80097cc:	105b      	asrs	r3, r3, #1
 80097ce:	425b      	negs	r3, r3
 80097d0:	4413      	add	r3, r2
 80097d2:	4a1d      	ldr	r2, [pc, #116]	; (8009848 <Rotate+0x3d0>)
 80097d4:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] += target_pulse/2;
 80097d6:	4b1c      	ldr	r3, [pc, #112]	; (8009848 <Rotate+0x3d0>)
 80097d8:	685a      	ldr	r2, [r3, #4]
 80097da:	6a3b      	ldr	r3, [r7, #32]
 80097dc:	0fd9      	lsrs	r1, r3, #31
 80097de:	440b      	add	r3, r1
 80097e0:	105b      	asrs	r3, r3, #1
 80097e2:	4413      	add	r3, r2
 80097e4:	4a18      	ldr	r2, [pc, #96]	; (8009848 <Rotate+0x3d0>)
 80097e6:	6053      	str	r3, [r2, #4]
 80097e8:	e019      	b.n	800981e <Rotate+0x3a6>
	}
	else 	if(ang_v > 0)
 80097ea:	edd7 7a00 	vldr	s15, [r7]
 80097ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80097f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097f6:	dd12      	ble.n	800981e <Rotate+0x3a6>
	{
		KeepPulse[LEFT] += target_pulse/2;
 80097f8:	4b13      	ldr	r3, [pc, #76]	; (8009848 <Rotate+0x3d0>)
 80097fa:	681a      	ldr	r2, [r3, #0]
 80097fc:	6a3b      	ldr	r3, [r7, #32]
 80097fe:	0fd9      	lsrs	r1, r3, #31
 8009800:	440b      	add	r3, r1
 8009802:	105b      	asrs	r3, r3, #1
 8009804:	4413      	add	r3, r2
 8009806:	4a10      	ldr	r2, [pc, #64]	; (8009848 <Rotate+0x3d0>)
 8009808:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] -= target_pulse/2;
 800980a:	4b0f      	ldr	r3, [pc, #60]	; (8009848 <Rotate+0x3d0>)
 800980c:	685a      	ldr	r2, [r3, #4]
 800980e:	6a3b      	ldr	r3, [r7, #32]
 8009810:	0fd9      	lsrs	r1, r3, #31
 8009812:	440b      	add	r3, r1
 8009814:	105b      	asrs	r3, r3, #1
 8009816:	425b      	negs	r3, r3
 8009818:	4413      	add	r3, r2
 800981a:	4a0b      	ldr	r2, [pc, #44]	; (8009848 <Rotate+0x3d0>)
 800981c:	6053      	str	r3, [r2, #4]
	}
	KeepPulse[BODY] = KeepPulse[BODY];
 800981e:	4b0a      	ldr	r3, [pc, #40]	; (8009848 <Rotate+0x3d0>)
 8009820:	689b      	ldr	r3, [r3, #8]
 8009822:	4a09      	ldr	r2, [pc, #36]	; (8009848 <Rotate+0x3d0>)
 8009824:	6093      	str	r3, [r2, #8]

	//
	ChangeCardinal();
 8009826:	f7ff fc8b 	bl	8009140 <ChangeCardinal>
	//printf("\r\n");
}
 800982a:	bf00      	nop
 800982c:	3734      	adds	r7, #52	; 0x34
 800982e:	46bd      	mov	sp, r7
 8009830:	bd90      	pop	{r4, r7, pc}
 8009832:	bf00      	nop
 8009834:	f3af 8000 	nop.w
 8009838:	cb326649 	.word	0xcb326649
 800983c:	40fa15d6 	.word	0x40fa15d6
 8009840:	20000230 	.word	0x20000230
 8009844:	43b40000 	.word	0x43b40000
 8009848:	20000554 	.word	0x20000554

0800984c <getFrontWall>:
{

}

int getFrontWall()
{
 800984c:	b480      	push	{r7}
 800984e:	af00      	add	r7, sp, #0

	switch(Pos.Car)//
 8009850:	4b29      	ldr	r3, [pc, #164]	; (80098f8 <getFrontWall+0xac>)
 8009852:	795b      	ldrb	r3, [r3, #5]
 8009854:	2b03      	cmp	r3, #3
 8009856:	d847      	bhi.n	80098e8 <getFrontWall+0x9c>
 8009858:	a201      	add	r2, pc, #4	; (adr r2, 8009860 <getFrontWall+0x14>)
 800985a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800985e:	bf00      	nop
 8009860:	08009871 	.word	0x08009871
 8009864:	0800988f 	.word	0x0800988f
 8009868:	080098ad 	.word	0x080098ad
 800986c:	080098cb 	.word	0x080098cb
	{

	case north:

	return Wall[Pos.X][Pos.Y].north;
 8009870:	4b21      	ldr	r3, [pc, #132]	; (80098f8 <getFrontWall+0xac>)
 8009872:	781b      	ldrb	r3, [r3, #0]
 8009874:	4618      	mov	r0, r3
 8009876:	4b20      	ldr	r3, [pc, #128]	; (80098f8 <getFrontWall+0xac>)
 8009878:	785b      	ldrb	r3, [r3, #1]
 800987a:	4619      	mov	r1, r3
 800987c:	4a1f      	ldr	r2, [pc, #124]	; (80098fc <getFrontWall+0xb0>)
 800987e:	0103      	lsls	r3, r0, #4
 8009880:	440b      	add	r3, r1
 8009882:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8009886:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800988a:	b2db      	uxtb	r3, r3
 800988c:	e02e      	b.n	80098ec <getFrontWall+0xa0>

	break;

	case east:

	return Wall[Pos.X][Pos.Y].east;
 800988e:	4b1a      	ldr	r3, [pc, #104]	; (80098f8 <getFrontWall+0xac>)
 8009890:	781b      	ldrb	r3, [r3, #0]
 8009892:	4618      	mov	r0, r3
 8009894:	4b18      	ldr	r3, [pc, #96]	; (80098f8 <getFrontWall+0xac>)
 8009896:	785b      	ldrb	r3, [r3, #1]
 8009898:	4619      	mov	r1, r3
 800989a:	4a18      	ldr	r2, [pc, #96]	; (80098fc <getFrontWall+0xb0>)
 800989c:	0103      	lsls	r3, r0, #4
 800989e:	440b      	add	r3, r1
 80098a0:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80098a4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80098a8:	b2db      	uxtb	r3, r3
 80098aa:	e01f      	b.n	80098ec <getFrontWall+0xa0>

	break;

	case south:

	return Wall[Pos.X][Pos.Y].south;
 80098ac:	4b12      	ldr	r3, [pc, #72]	; (80098f8 <getFrontWall+0xac>)
 80098ae:	781b      	ldrb	r3, [r3, #0]
 80098b0:	4618      	mov	r0, r3
 80098b2:	4b11      	ldr	r3, [pc, #68]	; (80098f8 <getFrontWall+0xac>)
 80098b4:	785b      	ldrb	r3, [r3, #1]
 80098b6:	4619      	mov	r1, r3
 80098b8:	4a10      	ldr	r2, [pc, #64]	; (80098fc <getFrontWall+0xb0>)
 80098ba:	0103      	lsls	r3, r0, #4
 80098bc:	440b      	add	r3, r1
 80098be:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80098c2:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80098c6:	b2db      	uxtb	r3, r3
 80098c8:	e010      	b.n	80098ec <getFrontWall+0xa0>

	break;

	case west:

	return Wall[Pos.X][Pos.Y].west;
 80098ca:	4b0b      	ldr	r3, [pc, #44]	; (80098f8 <getFrontWall+0xac>)
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	4618      	mov	r0, r3
 80098d0:	4b09      	ldr	r3, [pc, #36]	; (80098f8 <getFrontWall+0xac>)
 80098d2:	785b      	ldrb	r3, [r3, #1]
 80098d4:	4619      	mov	r1, r3
 80098d6:	4a09      	ldr	r2, [pc, #36]	; (80098fc <getFrontWall+0xb0>)
 80098d8:	0103      	lsls	r3, r0, #4
 80098da:	440b      	add	r3, r1
 80098dc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80098e0:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80098e4:	b2db      	uxtb	r3, r3
 80098e6:	e001      	b.n	80098ec <getFrontWall+0xa0>

	break;

	default:
		return 999;
 80098e8:	f240 33e7 	movw	r3, #999	; 0x3e7
	break;

	}

}
 80098ec:	4618      	mov	r0, r3
 80098ee:	46bd      	mov	sp, r7
 80098f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f4:	4770      	bx	lr
 80098f6:	bf00      	nop
 80098f8:	20000000 	.word	0x20000000
 80098fc:	200009a0 	.word	0x200009a0

08009900 <SlalomRight>:
//}

//1
//2
void SlalomRight()	//
{
 8009900:	b5b0      	push	{r4, r5, r7, lr}
 8009902:	b08a      	sub	sp, #40	; 0x28
 8009904:	af00      	add	r7, sp, #0
	//
	//keep
	Pos.Act = slalom;
 8009906:	4baa      	ldr	r3, [pc, #680]	; (8009bb0 <SlalomRight+0x2b0>)
 8009908:	2202      	movs	r2, #2
 800990a:	719a      	strb	r2, [r3, #6]
	ControlWall();
 800990c:	f7ff fc58 	bl	80091c0 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009910:	4ba8      	ldr	r3, [pc, #672]	; (8009bb4 <SlalomRight+0x2b4>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = Sla.Pre;         //
 8009916:	4ba8      	ldr	r3, [pc, #672]	; (8009bb8 <SlalomRight+0x2b8>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	623b      	str	r3, [r7, #32]
	float fol = Sla.Fol;         //
 800991c:	4ba6      	ldr	r3, [pc, #664]	; (8009bb8 <SlalomRight+0x2b8>)
 800991e:	685b      	ldr	r3, [r3, #4]
 8009920:	61fb      	str	r3, [r7, #28]
	float alpha_turn = Sla.Alpha;//046;//125;//16;//0.015*13;  //
 8009922:	4ba5      	ldr	r3, [pc, #660]	; (8009bb8 <SlalomRight+0x2b8>)
 8009924:	689b      	ldr	r3, [r3, #8]
 8009926:	61bb      	str	r3, [r7, #24]
	//float alalpha_turn = Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009928:	4ba3      	ldr	r3, [pc, #652]	; (8009bb8 <SlalomRight+0x2b8>)
 800992a:	691b      	ldr	r3, [r3, #16]
 800992c:	4618      	mov	r0, r3
 800992e:	f7fe fd43 	bl	80083b8 <__aeabi_f2d>
 8009932:	a39b      	add	r3, pc, #620	; (adr r3, 8009ba0 <SlalomRight+0x2a0>)
 8009934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009938:	f7fe fd96 	bl	8008468 <__aeabi_dmul>
 800993c:	4603      	mov	r3, r0
 800993e:	460c      	mov	r4, r1
 8009940:	4618      	mov	r0, r3
 8009942:	4621      	mov	r1, r4
 8009944:	f04f 0200 	mov.w	r2, #0
 8009948:	4b9c      	ldr	r3, [pc, #624]	; (8009bbc <SlalomRight+0x2bc>)
 800994a:	f7fe feb7 	bl	80086bc <__aeabi_ddiv>
 800994e:	4603      	mov	r3, r0
 8009950:	460c      	mov	r4, r1
 8009952:	4618      	mov	r0, r3
 8009954:	4621      	mov	r1, r4
 8009956:	f7ff f87f 	bl	8008a58 <__aeabi_d2f>
 800995a:	4603      	mov	r3, r0
 800995c:	617b      	str	r3, [r7, #20]
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 800995e:	4b96      	ldr	r3, [pc, #600]	; (8009bb8 <SlalomRight+0x2b8>)
 8009960:	695b      	ldr	r3, [r3, #20]
 8009962:	4618      	mov	r0, r3
 8009964:	f7fe fd28 	bl	80083b8 <__aeabi_f2d>
 8009968:	a38d      	add	r3, pc, #564	; (adr r3, 8009ba0 <SlalomRight+0x2a0>)
 800996a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996e:	f7fe fd7b 	bl	8008468 <__aeabi_dmul>
 8009972:	4603      	mov	r3, r0
 8009974:	460c      	mov	r4, r1
 8009976:	4618      	mov	r0, r3
 8009978:	4621      	mov	r1, r4
 800997a:	f04f 0200 	mov.w	r2, #0
 800997e:	4b8f      	ldr	r3, [pc, #572]	; (8009bbc <SlalomRight+0x2bc>)
 8009980:	f7fe fe9c 	bl	80086bc <__aeabi_ddiv>
 8009984:	4603      	mov	r3, r0
 8009986:	460c      	mov	r4, r1
 8009988:	4618      	mov	r0, r3
 800998a:	4621      	mov	r1, r4
 800998c:	f7ff f864 	bl	8008a58 <__aeabi_d2f>
 8009990:	4603      	mov	r3, r0
 8009992:	613b      	str	r3, [r7, #16]
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 8009994:	4b88      	ldr	r3, [pc, #544]	; (8009bb8 <SlalomRight+0x2b8>)
 8009996:	699b      	ldr	r3, [r3, #24]
 8009998:	4618      	mov	r0, r3
 800999a:	f7fe fd0d 	bl	80083b8 <__aeabi_f2d>
 800999e:	a380      	add	r3, pc, #512	; (adr r3, 8009ba0 <SlalomRight+0x2a0>)
 80099a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a4:	f7fe fd60 	bl	8008468 <__aeabi_dmul>
 80099a8:	4603      	mov	r3, r0
 80099aa:	460c      	mov	r4, r1
 80099ac:	4618      	mov	r0, r3
 80099ae:	4621      	mov	r1, r4
 80099b0:	f04f 0200 	mov.w	r2, #0
 80099b4:	4b81      	ldr	r3, [pc, #516]	; (8009bbc <SlalomRight+0x2bc>)
 80099b6:	f7fe fe81 	bl	80086bc <__aeabi_ddiv>
 80099ba:	4603      	mov	r3, r0
 80099bc:	460c      	mov	r4, r1
 80099be:	4618      	mov	r0, r3
 80099c0:	4621      	mov	r1, r4
 80099c2:	f7ff f849 	bl	8008a58 <__aeabi_d2f>
 80099c6:	4603      	mov	r3, r0
 80099c8:	60fb      	str	r3, [r7, #12]
	//
	float now_angv = AngularV;
 80099ca:	4b7d      	ldr	r3, [pc, #500]	; (8009bc0 <SlalomRight+0x2c0>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	60bb      	str	r3, [r7, #8]
	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 80099d0:	4b7c      	ldr	r3, [pc, #496]	; (8009bc4 <SlalomRight+0x2c4>)
 80099d2:	681a      	ldr	r2, [r3, #0]
 80099d4:	4b7b      	ldr	r3, [pc, #492]	; (8009bc4 <SlalomRight+0x2c4>)
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	4413      	add	r3, r2
 80099da:	607b      	str	r3, [r7, #4]
	if (getFrontWall() == WALL/**/)
 80099dc:	f7ff ff36 	bl	800984c <getFrontWall>
 80099e0:	4603      	mov	r3, r0
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	d133      	bne.n	8009a4e <SlalomRight+0x14e>
	{
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80099e6:	e00e      	b.n	8009a06 <SlalomRight+0x106>
		{
			TargetAngularV = 0;
 80099e8:	4b77      	ldr	r3, [pc, #476]	; (8009bc8 <SlalomRight+0x2c8>)
 80099ea:	f04f 0200 	mov.w	r2, #0
 80099ee:	601a      	str	r2, [r3, #0]
			AngularLeapsity = 0;
 80099f0:	4b76      	ldr	r3, [pc, #472]	; (8009bcc <SlalomRight+0x2cc>)
 80099f2:	f04f 0200 	mov.w	r2, #0
 80099f6:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 80099f8:	4b75      	ldr	r3, [pc, #468]	; (8009bd0 <SlalomRight+0x2d0>)
 80099fa:	f04f 0200 	mov.w	r2, #0
 80099fe:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009a00:	4a74      	ldr	r2, [pc, #464]	; (8009bd4 <SlalomRight+0x2d4>)
 8009a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a04:	6093      	str	r3, [r2, #8]
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 8009a06:	4b74      	ldr	r3, [pc, #464]	; (8009bd8 <SlalomRight+0x2d8>)
 8009a08:	edd3 7a00 	vldr	s15, [r3]
 8009a0c:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8009bdc <SlalomRight+0x2dc>
 8009a10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a18:	d4e6      	bmi.n	80099e8 <SlalomRight+0xe8>
 8009a1a:	4b6f      	ldr	r3, [pc, #444]	; (8009bd8 <SlalomRight+0x2d8>)
 8009a1c:	edd3 7a03 	vldr	s15, [r3, #12]
 8009a20:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8009be0 <SlalomRight+0x2e0>
 8009a24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009a28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a2c:	d4dc      	bmi.n	80099e8 <SlalomRight+0xe8>
 8009a2e:	e03b      	b.n	8009aa8 <SlalomRight+0x1a8>
	else//
	{
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 8009a30:	4b65      	ldr	r3, [pc, #404]	; (8009bc8 <SlalomRight+0x2c8>)
 8009a32:	f04f 0200 	mov.w	r2, #0
 8009a36:	601a      	str	r2, [r3, #0]
				AngularLeapsity = 0;
 8009a38:	4b64      	ldr	r3, [pc, #400]	; (8009bcc <SlalomRight+0x2cc>)
 8009a3a:	f04f 0200 	mov.w	r2, #0
 8009a3e:	601a      	str	r2, [r3, #0]
				AngularAcceleration = 0;
 8009a40:	4b63      	ldr	r3, [pc, #396]	; (8009bd0 <SlalomRight+0x2d0>)
 8009a42:	f04f 0200 	mov.w	r2, #0
 8009a46:	601a      	str	r2, [r3, #0]
				TargetVelocity[BODY] = v_turn;
 8009a48:	4a62      	ldr	r2, [pc, #392]	; (8009bd4 <SlalomRight+0x2d4>)
 8009a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4c:	6093      	str	r3, [r2, #8]
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f7fe fca0 	bl	8008394 <__aeabi_i2d>
 8009a54:	4604      	mov	r4, r0
 8009a56:	460d      	mov	r5, r1
 8009a58:	edd7 7a08 	vldr	s15, [r7, #32]
 8009a5c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009a60:	ee17 0a90 	vmov	r0, s15
 8009a64:	f7fe fca8 	bl	80083b8 <__aeabi_f2d>
 8009a68:	a34f      	add	r3, pc, #316	; (adr r3, 8009ba8 <SlalomRight+0x2a8>)
 8009a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6e:	f7fe fe25 	bl	80086bc <__aeabi_ddiv>
 8009a72:	4602      	mov	r2, r0
 8009a74:	460b      	mov	r3, r1
 8009a76:	4620      	mov	r0, r4
 8009a78:	4629      	mov	r1, r5
 8009a7a:	f7fe fb3f 	bl	80080fc <__adddf3>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	460c      	mov	r4, r1
 8009a82:	4625      	mov	r5, r4
 8009a84:	461c      	mov	r4, r3
 8009a86:	4b4f      	ldr	r3, [pc, #316]	; (8009bc4 <SlalomRight+0x2c4>)
 8009a88:	681a      	ldr	r2, [r3, #0]
 8009a8a:	4b4e      	ldr	r3, [pc, #312]	; (8009bc4 <SlalomRight+0x2c4>)
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	4413      	add	r3, r2
 8009a90:	4618      	mov	r0, r3
 8009a92:	f7fe fc7f 	bl	8008394 <__aeabi_i2d>
 8009a96:	4602      	mov	r2, r0
 8009a98:	460b      	mov	r3, r1
 8009a9a:	4620      	mov	r0, r4
 8009a9c:	4629      	mov	r1, r5
 8009a9e:	f7fe ff73 	bl	8008988 <__aeabi_dcmpgt>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d1c3      	bne.n	8009a30 <SlalomRight+0x130>

				////printf("1\r\n");
		}
	}
	now_angv = AngularV;
 8009aa8:	4b45      	ldr	r3, [pc, #276]	; (8009bc0 <SlalomRight+0x2c0>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	60bb      	str	r3, [r7, #8]

	float start_angle = Angle;
 8009aae:	4b4d      	ldr	r3, [pc, #308]	; (8009be4 <SlalomRight+0x2e4>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	603b      	str	r3, [r7, #0]

	while(start_angle + ang1 > Angle)
 8009ab4:	e005      	b.n	8009ac2 <SlalomRight+0x1c2>

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
		//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 8009ab6:	4a46      	ldr	r2, [pc, #280]	; (8009bd0 <SlalomRight+0x2d0>)
 8009ab8:	69bb      	ldr	r3, [r7, #24]
 8009aba:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009abc:	4a45      	ldr	r2, [pc, #276]	; (8009bd4 <SlalomRight+0x2d4>)
 8009abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac0:	6093      	str	r3, [r2, #8]
	while(start_angle + ang1 > Angle)
 8009ac2:	ed97 7a00 	vldr	s14, [r7]
 8009ac6:	edd7 7a05 	vldr	s15, [r7, #20]
 8009aca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009ace:	4b45      	ldr	r3, [pc, #276]	; (8009be4 <SlalomRight+0x2e4>)
 8009ad0:	edd3 7a00 	vldr	s15, [r3]
 8009ad4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009adc:	dceb      	bgt.n	8009ab6 <SlalomRight+0x1b6>
			}
#endif

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009ade:	4b3c      	ldr	r3, [pc, #240]	; (8009bd0 <SlalomRight+0x2d0>)
 8009ae0:	f04f 0200 	mov.w	r2, #0
 8009ae4:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009ae6:	4b39      	ldr	r3, [pc, #228]	; (8009bcc <SlalomRight+0x2cc>)
 8009ae8:	f04f 0200 	mov.w	r2, #0
 8009aec:	601a      	str	r2, [r3, #0]
	now_angv = AngularV;
 8009aee:	4b34      	ldr	r3, [pc, #208]	; (8009bc0 <SlalomRight+0x2c0>)
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	60bb      	str	r3, [r7, #8]
	//alpha_flag = 0;

	while(start_angle + ang2 > Angle)
 8009af4:	e006      	b.n	8009b04 <SlalomRight+0x204>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009af6:	4b34      	ldr	r3, [pc, #208]	; (8009bc8 <SlalomRight+0x2c8>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	4a33      	ldr	r2, [pc, #204]	; (8009bc8 <SlalomRight+0x2c8>)
 8009afc:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009afe:	4a35      	ldr	r2, [pc, #212]	; (8009bd4 <SlalomRight+0x2d4>)
 8009b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b02:	6093      	str	r3, [r2, #8]
	while(start_angle + ang2 > Angle)
 8009b04:	ed97 7a00 	vldr	s14, [r7]
 8009b08:	edd7 7a04 	vldr	s15, [r7, #16]
 8009b0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009b10:	4b34      	ldr	r3, [pc, #208]	; (8009be4 <SlalomRight+0x2e4>)
 8009b12:	edd3 7a00 	vldr	s15, [r3]
 8009b16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b1e:	dcea      	bgt.n	8009af6 <SlalomRight+0x1f6>

			}
#endif
	}

	now_angv = AngularV;
 8009b20:	4b27      	ldr	r3, [pc, #156]	; (8009bc0 <SlalomRight+0x2c0>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	60bb      	str	r3, [r7, #8]
	while( start_angle + ang3 > Angle)
 8009b26:	e016      	b.n	8009b56 <SlalomRight+0x256>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 8009b28:	edd7 7a06 	vldr	s15, [r7, #24]
 8009b2c:	eef1 7a67 	vneg.f32	s15, s15
 8009b30:	4b27      	ldr	r3, [pc, #156]	; (8009bd0 <SlalomRight+0x2d0>)
 8009b32:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV < 0)
 8009b36:	4b24      	ldr	r3, [pc, #144]	; (8009bc8 <SlalomRight+0x2c8>)
 8009b38:	edd3 7a00 	vldr	s15, [r3]
 8009b3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009b40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b44:	d504      	bpl.n	8009b50 <SlalomRight+0x250>
			{
				TargetAngularV = 0;
 8009b46:	4b20      	ldr	r3, [pc, #128]	; (8009bc8 <SlalomRight+0x2c8>)
 8009b48:	f04f 0200 	mov.w	r2, #0
 8009b4c:	601a      	str	r2, [r3, #0]
				break;
 8009b4e:	e010      	b.n	8009b72 <SlalomRight+0x272>
			}
			TargetVelocity[BODY] = v_turn;
 8009b50:	4a20      	ldr	r2, [pc, #128]	; (8009bd4 <SlalomRight+0x2d4>)
 8009b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b54:	6093      	str	r3, [r2, #8]
	while( start_angle + ang3 > Angle)
 8009b56:	ed97 7a00 	vldr	s14, [r7]
 8009b5a:	edd7 7a03 	vldr	s15, [r7, #12]
 8009b5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009b62:	4b20      	ldr	r3, [pc, #128]	; (8009be4 <SlalomRight+0x2e4>)
 8009b64:	edd3 7a00 	vldr	s15, [r3]
 8009b68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b70:	dcda      	bgt.n	8009b28 <SlalomRight+0x228>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 8009b72:	4b17      	ldr	r3, [pc, #92]	; (8009bd0 <SlalomRight+0x2d0>)
 8009b74:	f04f 0200 	mov.w	r2, #0
 8009b78:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009b7a:	4b14      	ldr	r3, [pc, #80]	; (8009bcc <SlalomRight+0x2cc>)
 8009b7c:	f04f 0200 	mov.w	r2, #0
 8009b80:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 8009b82:	4b11      	ldr	r3, [pc, #68]	; (8009bc8 <SlalomRight+0x2c8>)
 8009b84:	f04f 0200 	mov.w	r2, #0
 8009b88:	601a      	str	r2, [r3, #0]
	Calc = SearchOrFast;
 8009b8a:	4b17      	ldr	r3, [pc, #92]	; (8009be8 <SlalomRight+0x2e8>)
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	4a17      	ldr	r2, [pc, #92]	; (8009bec <SlalomRight+0x2ec>)
 8009b90:	6013      	str	r3, [r2, #0]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009b92:	4b0c      	ldr	r3, [pc, #48]	; (8009bc4 <SlalomRight+0x2c4>)
 8009b94:	681a      	ldr	r2, [r3, #0]
 8009b96:	4b0b      	ldr	r3, [pc, #44]	; (8009bc4 <SlalomRight+0x2c4>)
 8009b98:	685b      	ldr	r3, [r3, #4]
 8009b9a:	4413      	add	r3, r2
 8009b9c:	607b      	str	r3, [r7, #4]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009b9e:	e03c      	b.n	8009c1a <SlalomRight+0x31a>
 8009ba0:	54442d18 	.word	0x54442d18
 8009ba4:	400921fb 	.word	0x400921fb
 8009ba8:	23ca2666 	.word	0x23ca2666
 8009bac:	3f509268 	.word	0x3f509268
 8009bb0:	20000000 	.word	0x20000000
 8009bb4:	20000770 	.word	0x20000770
 8009bb8:	20000538 	.word	0x20000538
 8009bbc:	40668000 	.word	0x40668000
 8009bc0:	20000224 	.word	0x20000224
 8009bc4:	20000520 	.word	0x20000520
 8009bc8:	200004fc 	.word	0x200004fc
 8009bcc:	20000234 	.word	0x20000234
 8009bd0:	20000230 	.word	0x20000230
 8009bd4:	200004ec 	.word	0x200004ec
 8009bd8:	20000560 	.word	0x20000560
 8009bdc:	43480000 	.word	0x43480000
 8009be0:	437a0000 	.word	0x437a0000
 8009be4:	20000228 	.word	0x20000228
 8009be8:	20000ba0 	.word	0x20000ba0
 8009bec:	20000ba4 	.word	0x20000ba4
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009bf0:	4b33      	ldr	r3, [pc, #204]	; (8009cc0 <SlalomRight+0x3c0>)
 8009bf2:	f04f 0200 	mov.w	r2, #0
 8009bf6:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009bf8:	4a32      	ldr	r2, [pc, #200]	; (8009cc4 <SlalomRight+0x3c4>)
 8009bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfc:	6093      	str	r3, [r2, #8]
			//printf("2\r\n");

			//
			if(Calc == 0)
 8009bfe:	4b32      	ldr	r3, [pc, #200]	; (8009cc8 <SlalomRight+0x3c8>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d109      	bne.n	8009c1a <SlalomRight+0x31a>
			{
				wall_set();//
 8009c06:	f001 ff55 	bl	800bab4 <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009c0a:	2201      	movs	r2, #1
 8009c0c:	2109      	movs	r1, #9
 8009c0e:	2006      	movs	r0, #6
 8009c10:	f002 f8be 	bl	800bd90 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 8009c14:	4b2c      	ldr	r3, [pc, #176]	; (8009cc8 <SlalomRight+0x3c8>)
 8009c16:	2201      	movs	r2, #1
 8009c18:	601a      	str	r2, [r3, #0]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f7fe fbba 	bl	8008394 <__aeabi_i2d>
 8009c20:	4604      	mov	r4, r0
 8009c22:	460d      	mov	r5, r1
 8009c24:	edd7 7a07 	vldr	s15, [r7, #28]
 8009c28:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009c2c:	ee17 0a90 	vmov	r0, s15
 8009c30:	f7fe fbc2 	bl	80083b8 <__aeabi_f2d>
 8009c34:	a31e      	add	r3, pc, #120	; (adr r3, 8009cb0 <SlalomRight+0x3b0>)
 8009c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c3a:	f7fe fd3f 	bl	80086bc <__aeabi_ddiv>
 8009c3e:	4602      	mov	r2, r0
 8009c40:	460b      	mov	r3, r1
 8009c42:	4620      	mov	r0, r4
 8009c44:	4629      	mov	r1, r5
 8009c46:	f7fe fa59 	bl	80080fc <__adddf3>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	460c      	mov	r4, r1
 8009c4e:	4625      	mov	r5, r4
 8009c50:	461c      	mov	r4, r3
 8009c52:	4b1e      	ldr	r3, [pc, #120]	; (8009ccc <SlalomRight+0x3cc>)
 8009c54:	681a      	ldr	r2, [r3, #0]
 8009c56:	4b1d      	ldr	r3, [pc, #116]	; (8009ccc <SlalomRight+0x3cc>)
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	4413      	add	r3, r2
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	f7fe fb99 	bl	8008394 <__aeabi_i2d>
 8009c62:	4602      	mov	r2, r0
 8009c64:	460b      	mov	r3, r1
 8009c66:	4620      	mov	r0, r4
 8009c68:	4629      	mov	r1, r5
 8009c6a:	f7fe fe8d 	bl	8008988 <__aeabi_dcmpgt>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d1bd      	bne.n	8009bf0 <SlalomRight+0x2f0>
			}
	}
	TargetAngle += 90*M_PI/180;
 8009c74:	4b16      	ldr	r3, [pc, #88]	; (8009cd0 <SlalomRight+0x3d0>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7fe fb9d 	bl	80083b8 <__aeabi_f2d>
 8009c7e:	a30e      	add	r3, pc, #56	; (adr r3, 8009cb8 <SlalomRight+0x3b8>)
 8009c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c84:	f7fe fa3a 	bl	80080fc <__adddf3>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	460c      	mov	r4, r1
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	4621      	mov	r1, r4
 8009c90:	f7fe fee2 	bl	8008a58 <__aeabi_d2f>
 8009c94:	4602      	mov	r2, r0
 8009c96:	4b0e      	ldr	r3, [pc, #56]	; (8009cd0 <SlalomRight+0x3d0>)
 8009c98:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009c9a:	4b0c      	ldr	r3, [pc, #48]	; (8009ccc <SlalomRight+0x3cc>)
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	4a0d      	ldr	r2, [pc, #52]	; (8009cd4 <SlalomRight+0x3d4>)
 8009ca0:	6093      	str	r3, [r2, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 8009ca2:	bf00      	nop
 8009ca4:	3728      	adds	r7, #40	; 0x28
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bdb0      	pop	{r4, r5, r7, pc}
 8009caa:	bf00      	nop
 8009cac:	f3af 8000 	nop.w
 8009cb0:	23ca2666 	.word	0x23ca2666
 8009cb4:	3f509268 	.word	0x3f509268
 8009cb8:	54442d18 	.word	0x54442d18
 8009cbc:	3ff921fb 	.word	0x3ff921fb
 8009cc0:	200004fc 	.word	0x200004fc
 8009cc4:	200004ec 	.word	0x200004ec
 8009cc8:	20000ba4 	.word	0x20000ba4
 8009ccc:	20000520 	.word	0x20000520
 8009cd0:	20000518 	.word	0x20000518
 8009cd4:	20000554 	.word	0x20000554

08009cd8 <SlalomLeft>:
void SlalomLeft()	//
{
 8009cd8:	b5b0      	push	{r4, r5, r7, lr}
 8009cda:	b08a      	sub	sp, #40	; 0x28
 8009cdc:	af00      	add	r7, sp, #0
	//
	//keep
	Pos.Act = slalom;
 8009cde:	4ba4      	ldr	r3, [pc, #656]	; (8009f70 <SlalomLeft+0x298>)
 8009ce0:	2202      	movs	r2, #2
 8009ce2:	719a      	strb	r2, [r3, #6]
	ControlWall();
 8009ce4:	f7ff fa6c 	bl	80091c0 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009ce8:	4ba2      	ldr	r3, [pc, #648]	; (8009f74 <SlalomLeft+0x29c>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = Sla.Pre;         //
 8009cee:	4ba2      	ldr	r3, [pc, #648]	; (8009f78 <SlalomLeft+0x2a0>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	623b      	str	r3, [r7, #32]
	float fol = Sla.Fol;         //
 8009cf4:	4ba0      	ldr	r3, [pc, #640]	; (8009f78 <SlalomLeft+0x2a0>)
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	61fb      	str	r3, [r7, #28]
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
 8009cfa:	4b9f      	ldr	r3, [pc, #636]	; (8009f78 <SlalomLeft+0x2a0>)
 8009cfc:	edd3 7a02 	vldr	s15, [r3, #8]
 8009d00:	eef1 7a67 	vneg.f32	s15, s15
 8009d04:	edc7 7a06 	vstr	s15, [r7, #24]
	//float alalpha_turn = -Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009d08:	4b9b      	ldr	r3, [pc, #620]	; (8009f78 <SlalomLeft+0x2a0>)
 8009d0a:	691b      	ldr	r3, [r3, #16]
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	f7fe fb53 	bl	80083b8 <__aeabi_f2d>
 8009d12:	a393      	add	r3, pc, #588	; (adr r3, 8009f60 <SlalomLeft+0x288>)
 8009d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d18:	f7fe fba6 	bl	8008468 <__aeabi_dmul>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	460c      	mov	r4, r1
 8009d20:	4618      	mov	r0, r3
 8009d22:	4621      	mov	r1, r4
 8009d24:	f04f 0200 	mov.w	r2, #0
 8009d28:	4b94      	ldr	r3, [pc, #592]	; (8009f7c <SlalomLeft+0x2a4>)
 8009d2a:	f7fe fcc7 	bl	80086bc <__aeabi_ddiv>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	460c      	mov	r4, r1
 8009d32:	4618      	mov	r0, r3
 8009d34:	4621      	mov	r1, r4
 8009d36:	f7fe fe8f 	bl	8008a58 <__aeabi_d2f>
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	617b      	str	r3, [r7, #20]
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 8009d3e:	4b8e      	ldr	r3, [pc, #568]	; (8009f78 <SlalomLeft+0x2a0>)
 8009d40:	695b      	ldr	r3, [r3, #20]
 8009d42:	4618      	mov	r0, r3
 8009d44:	f7fe fb38 	bl	80083b8 <__aeabi_f2d>
 8009d48:	a385      	add	r3, pc, #532	; (adr r3, 8009f60 <SlalomLeft+0x288>)
 8009d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d4e:	f7fe fb8b 	bl	8008468 <__aeabi_dmul>
 8009d52:	4603      	mov	r3, r0
 8009d54:	460c      	mov	r4, r1
 8009d56:	4618      	mov	r0, r3
 8009d58:	4621      	mov	r1, r4
 8009d5a:	f04f 0200 	mov.w	r2, #0
 8009d5e:	4b87      	ldr	r3, [pc, #540]	; (8009f7c <SlalomLeft+0x2a4>)
 8009d60:	f7fe fcac 	bl	80086bc <__aeabi_ddiv>
 8009d64:	4603      	mov	r3, r0
 8009d66:	460c      	mov	r4, r1
 8009d68:	4618      	mov	r0, r3
 8009d6a:	4621      	mov	r1, r4
 8009d6c:	f7fe fe74 	bl	8008a58 <__aeabi_d2f>
 8009d70:	4603      	mov	r3, r0
 8009d72:	613b      	str	r3, [r7, #16]
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 8009d74:	4b80      	ldr	r3, [pc, #512]	; (8009f78 <SlalomLeft+0x2a0>)
 8009d76:	699b      	ldr	r3, [r3, #24]
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f7fe fb1d 	bl	80083b8 <__aeabi_f2d>
 8009d7e:	a378      	add	r3, pc, #480	; (adr r3, 8009f60 <SlalomLeft+0x288>)
 8009d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d84:	f7fe fb70 	bl	8008468 <__aeabi_dmul>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	460c      	mov	r4, r1
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	4621      	mov	r1, r4
 8009d90:	f04f 0200 	mov.w	r2, #0
 8009d94:	4b79      	ldr	r3, [pc, #484]	; (8009f7c <SlalomLeft+0x2a4>)
 8009d96:	f7fe fc91 	bl	80086bc <__aeabi_ddiv>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	460c      	mov	r4, r1
 8009d9e:	4618      	mov	r0, r3
 8009da0:	4621      	mov	r1, r4
 8009da2:	f7fe fe59 	bl	8008a58 <__aeabi_d2f>
 8009da6:	4603      	mov	r3, r0
 8009da8:	60fb      	str	r3, [r7, #12]
	//

	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009daa:	4b75      	ldr	r3, [pc, #468]	; (8009f80 <SlalomLeft+0x2a8>)
 8009dac:	681a      	ldr	r2, [r3, #0]
 8009dae:	4b74      	ldr	r3, [pc, #464]	; (8009f80 <SlalomLeft+0x2a8>)
 8009db0:	685b      	ldr	r3, [r3, #4]
 8009db2:	4413      	add	r3, r2
 8009db4:	60bb      	str	r3, [r7, #8]
	if (getFrontWall() == WALL/**/)
 8009db6:	f7ff fd49 	bl	800984c <getFrontWall>
 8009dba:	4603      	mov	r3, r0
 8009dbc:	2b01      	cmp	r3, #1
 8009dbe:	d12f      	bne.n	8009e20 <SlalomLeft+0x148>
	{
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 8009dc0:	e00e      	b.n	8009de0 <SlalomLeft+0x108>
		{
			TargetAngularV = 0;
 8009dc2:	4b70      	ldr	r3, [pc, #448]	; (8009f84 <SlalomLeft+0x2ac>)
 8009dc4:	f04f 0200 	mov.w	r2, #0
 8009dc8:	601a      	str	r2, [r3, #0]
			AngularLeapsity = 0;
 8009dca:	4b6f      	ldr	r3, [pc, #444]	; (8009f88 <SlalomLeft+0x2b0>)
 8009dcc:	f04f 0200 	mov.w	r2, #0
 8009dd0:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009dd2:	4b6e      	ldr	r3, [pc, #440]	; (8009f8c <SlalomLeft+0x2b4>)
 8009dd4:	f04f 0200 	mov.w	r2, #0
 8009dd8:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009dda:	4a6d      	ldr	r2, [pc, #436]	; (8009f90 <SlalomLeft+0x2b8>)
 8009ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dde:	6093      	str	r3, [r2, #8]
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 8009de0:	4b6c      	ldr	r3, [pc, #432]	; (8009f94 <SlalomLeft+0x2bc>)
 8009de2:	edd3 7a00 	vldr	s15, [r3]
 8009de6:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8009f98 <SlalomLeft+0x2c0>
 8009dea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009df2:	d4e6      	bmi.n	8009dc2 <SlalomLeft+0xea>
 8009df4:	4b67      	ldr	r3, [pc, #412]	; (8009f94 <SlalomLeft+0x2bc>)
 8009df6:	edd3 7a03 	vldr	s15, [r3, #12]
 8009dfa:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8009f9c <SlalomLeft+0x2c4>
 8009dfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e06:	d4dc      	bmi.n	8009dc2 <SlalomLeft+0xea>
 8009e08:	e037      	b.n	8009e7a <SlalomLeft+0x1a2>
	else//
	{
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 8009e0a:	4b5e      	ldr	r3, [pc, #376]	; (8009f84 <SlalomLeft+0x2ac>)
 8009e0c:	f04f 0200 	mov.w	r2, #0
 8009e10:	601a      	str	r2, [r3, #0]
				AngularAcceleration = 0;
 8009e12:	4b5e      	ldr	r3, [pc, #376]	; (8009f8c <SlalomLeft+0x2b4>)
 8009e14:	f04f 0200 	mov.w	r2, #0
 8009e18:	601a      	str	r2, [r3, #0]
				TargetVelocity[BODY] = v_turn;
 8009e1a:	4a5d      	ldr	r2, [pc, #372]	; (8009f90 <SlalomLeft+0x2b8>)
 8009e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e1e:	6093      	str	r3, [r2, #8]
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009e20:	68b8      	ldr	r0, [r7, #8]
 8009e22:	f7fe fab7 	bl	8008394 <__aeabi_i2d>
 8009e26:	4604      	mov	r4, r0
 8009e28:	460d      	mov	r5, r1
 8009e2a:	edd7 7a08 	vldr	s15, [r7, #32]
 8009e2e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009e32:	ee17 0a90 	vmov	r0, s15
 8009e36:	f7fe fabf 	bl	80083b8 <__aeabi_f2d>
 8009e3a:	a34b      	add	r3, pc, #300	; (adr r3, 8009f68 <SlalomLeft+0x290>)
 8009e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e40:	f7fe fc3c 	bl	80086bc <__aeabi_ddiv>
 8009e44:	4602      	mov	r2, r0
 8009e46:	460b      	mov	r3, r1
 8009e48:	4620      	mov	r0, r4
 8009e4a:	4629      	mov	r1, r5
 8009e4c:	f7fe f956 	bl	80080fc <__adddf3>
 8009e50:	4603      	mov	r3, r0
 8009e52:	460c      	mov	r4, r1
 8009e54:	4625      	mov	r5, r4
 8009e56:	461c      	mov	r4, r3
 8009e58:	4b49      	ldr	r3, [pc, #292]	; (8009f80 <SlalomLeft+0x2a8>)
 8009e5a:	681a      	ldr	r2, [r3, #0]
 8009e5c:	4b48      	ldr	r3, [pc, #288]	; (8009f80 <SlalomLeft+0x2a8>)
 8009e5e:	685b      	ldr	r3, [r3, #4]
 8009e60:	4413      	add	r3, r2
 8009e62:	4618      	mov	r0, r3
 8009e64:	f7fe fa96 	bl	8008394 <__aeabi_i2d>
 8009e68:	4602      	mov	r2, r0
 8009e6a:	460b      	mov	r3, r1
 8009e6c:	4620      	mov	r0, r4
 8009e6e:	4629      	mov	r1, r5
 8009e70:	f7fe fd8a 	bl	8008988 <__aeabi_dcmpgt>
 8009e74:	4603      	mov	r3, r0
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d1c7      	bne.n	8009e0a <SlalomLeft+0x132>
				////printf("1\r\n");
		}
	}


	float start_angle = Angle;
 8009e7a:	4b49      	ldr	r3, [pc, #292]	; (8009fa0 <SlalomLeft+0x2c8>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	607b      	str	r3, [r7, #4]
	while(start_angle - ang1 < Angle)
 8009e80:	e005      	b.n	8009e8e <SlalomLeft+0x1b6>

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 8009e82:	4a42      	ldr	r2, [pc, #264]	; (8009f8c <SlalomLeft+0x2b4>)
 8009e84:	69bb      	ldr	r3, [r7, #24]
 8009e86:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009e88:	4a41      	ldr	r2, [pc, #260]	; (8009f90 <SlalomLeft+0x2b8>)
 8009e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e8c:	6093      	str	r3, [r2, #8]
	while(start_angle - ang1 < Angle)
 8009e8e:	ed97 7a01 	vldr	s14, [r7, #4]
 8009e92:	edd7 7a05 	vldr	s15, [r7, #20]
 8009e96:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009e9a:	4b41      	ldr	r3, [pc, #260]	; (8009fa0 <SlalomLeft+0x2c8>)
 8009e9c:	edd3 7a00 	vldr	s15, [r3]
 8009ea0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ea8:	d4eb      	bmi.n	8009e82 <SlalomLeft+0x1aa>

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009eaa:	4b38      	ldr	r3, [pc, #224]	; (8009f8c <SlalomLeft+0x2b4>)
 8009eac:	f04f 0200 	mov.w	r2, #0
 8009eb0:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009eb2:	4b35      	ldr	r3, [pc, #212]	; (8009f88 <SlalomLeft+0x2b0>)
 8009eb4:	f04f 0200 	mov.w	r2, #0
 8009eb8:	601a      	str	r2, [r3, #0]
	//alpha_flag = 0;

	while(start_angle - ang2 < Angle)
 8009eba:	e006      	b.n	8009eca <SlalomLeft+0x1f2>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009ebc:	4b31      	ldr	r3, [pc, #196]	; (8009f84 <SlalomLeft+0x2ac>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4a30      	ldr	r2, [pc, #192]	; (8009f84 <SlalomLeft+0x2ac>)
 8009ec2:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009ec4:	4a32      	ldr	r2, [pc, #200]	; (8009f90 <SlalomLeft+0x2b8>)
 8009ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ec8:	6093      	str	r3, [r2, #8]
	while(start_angle - ang2 < Angle)
 8009eca:	ed97 7a01 	vldr	s14, [r7, #4]
 8009ece:	edd7 7a04 	vldr	s15, [r7, #16]
 8009ed2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009ed6:	4b32      	ldr	r3, [pc, #200]	; (8009fa0 <SlalomLeft+0x2c8>)
 8009ed8:	edd3 7a00 	vldr	s15, [r3]
 8009edc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ee4:	d4ea      	bmi.n	8009ebc <SlalomLeft+0x1e4>
			////printf("\r\n");
	}

	while( start_angle - ang3 < Angle)
 8009ee6:	e016      	b.n	8009f16 <SlalomLeft+0x23e>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 8009ee8:	edd7 7a06 	vldr	s15, [r7, #24]
 8009eec:	eef1 7a67 	vneg.f32	s15, s15
 8009ef0:	4b26      	ldr	r3, [pc, #152]	; (8009f8c <SlalomLeft+0x2b4>)
 8009ef2:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV > 0)
 8009ef6:	4b23      	ldr	r3, [pc, #140]	; (8009f84 <SlalomLeft+0x2ac>)
 8009ef8:	edd3 7a00 	vldr	s15, [r3]
 8009efc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009f00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f04:	dd04      	ble.n	8009f10 <SlalomLeft+0x238>
			{
				TargetAngularV = 0;
 8009f06:	4b1f      	ldr	r3, [pc, #124]	; (8009f84 <SlalomLeft+0x2ac>)
 8009f08:	f04f 0200 	mov.w	r2, #0
 8009f0c:	601a      	str	r2, [r3, #0]
				break;
 8009f0e:	e010      	b.n	8009f32 <SlalomLeft+0x25a>
			}
			TargetVelocity[BODY] = v_turn;
 8009f10:	4a1f      	ldr	r2, [pc, #124]	; (8009f90 <SlalomLeft+0x2b8>)
 8009f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f14:	6093      	str	r3, [r2, #8]
	while( start_angle - ang3 < Angle)
 8009f16:	ed97 7a01 	vldr	s14, [r7, #4]
 8009f1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8009f1e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009f22:	4b1f      	ldr	r3, [pc, #124]	; (8009fa0 <SlalomLeft+0x2c8>)
 8009f24:	edd3 7a00 	vldr	s15, [r3]
 8009f28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f30:	d4da      	bmi.n	8009ee8 <SlalomLeft+0x210>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 8009f32:	4b16      	ldr	r3, [pc, #88]	; (8009f8c <SlalomLeft+0x2b4>)
 8009f34:	f04f 0200 	mov.w	r2, #0
 8009f38:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009f3a:	4b13      	ldr	r3, [pc, #76]	; (8009f88 <SlalomLeft+0x2b0>)
 8009f3c:	f04f 0200 	mov.w	r2, #0
 8009f40:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 8009f42:	4b10      	ldr	r3, [pc, #64]	; (8009f84 <SlalomLeft+0x2ac>)
 8009f44:	f04f 0200 	mov.w	r2, #0
 8009f48:	601a      	str	r2, [r3, #0]
	Calc = SearchOrFast;
 8009f4a:	4b16      	ldr	r3, [pc, #88]	; (8009fa4 <SlalomLeft+0x2cc>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a16      	ldr	r2, [pc, #88]	; (8009fa8 <SlalomLeft+0x2d0>)
 8009f50:	6013      	str	r3, [r2, #0]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009f52:	4b0b      	ldr	r3, [pc, #44]	; (8009f80 <SlalomLeft+0x2a8>)
 8009f54:	681a      	ldr	r2, [r3, #0]
 8009f56:	4b0a      	ldr	r3, [pc, #40]	; (8009f80 <SlalomLeft+0x2a8>)
 8009f58:	685b      	ldr	r3, [r3, #4]
 8009f5a:	4413      	add	r3, r2
 8009f5c:	60bb      	str	r3, [r7, #8]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009f5e:	e03a      	b.n	8009fd6 <SlalomLeft+0x2fe>
 8009f60:	54442d18 	.word	0x54442d18
 8009f64:	400921fb 	.word	0x400921fb
 8009f68:	23ca2666 	.word	0x23ca2666
 8009f6c:	3f509268 	.word	0x3f509268
 8009f70:	20000000 	.word	0x20000000
 8009f74:	20000770 	.word	0x20000770
 8009f78:	20000538 	.word	0x20000538
 8009f7c:	40668000 	.word	0x40668000
 8009f80:	20000520 	.word	0x20000520
 8009f84:	200004fc 	.word	0x200004fc
 8009f88:	20000234 	.word	0x20000234
 8009f8c:	20000230 	.word	0x20000230
 8009f90:	200004ec 	.word	0x200004ec
 8009f94:	20000560 	.word	0x20000560
 8009f98:	43480000 	.word	0x43480000
 8009f9c:	437a0000 	.word	0x437a0000
 8009fa0:	20000228 	.word	0x20000228
 8009fa4:	20000ba0 	.word	0x20000ba0
 8009fa8:	20000ba4 	.word	0x20000ba4
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009fac:	4b32      	ldr	r3, [pc, #200]	; (800a078 <SlalomLeft+0x3a0>)
 8009fae:	f04f 0200 	mov.w	r2, #0
 8009fb2:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009fb4:	4a31      	ldr	r2, [pc, #196]	; (800a07c <SlalomLeft+0x3a4>)
 8009fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb8:	6093      	str	r3, [r2, #8]
			//printf("2\r\n");
			if(Calc == 0)
 8009fba:	4b31      	ldr	r3, [pc, #196]	; (800a080 <SlalomLeft+0x3a8>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d109      	bne.n	8009fd6 <SlalomLeft+0x2fe>
			{
				wall_set();//
 8009fc2:	f001 fd77 	bl	800bab4 <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	2109      	movs	r1, #9
 8009fca:	2006      	movs	r0, #6
 8009fcc:	f001 fee0 	bl	800bd90 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 8009fd0:	4b2b      	ldr	r3, [pc, #172]	; (800a080 <SlalomLeft+0x3a8>)
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	601a      	str	r2, [r3, #0]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009fd6:	68b8      	ldr	r0, [r7, #8]
 8009fd8:	f7fe f9dc 	bl	8008394 <__aeabi_i2d>
 8009fdc:	4604      	mov	r4, r0
 8009fde:	460d      	mov	r5, r1
 8009fe0:	edd7 7a07 	vldr	s15, [r7, #28]
 8009fe4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009fe8:	ee17 0a90 	vmov	r0, s15
 8009fec:	f7fe f9e4 	bl	80083b8 <__aeabi_f2d>
 8009ff0:	a31d      	add	r3, pc, #116	; (adr r3, 800a068 <SlalomLeft+0x390>)
 8009ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff6:	f7fe fb61 	bl	80086bc <__aeabi_ddiv>
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	460b      	mov	r3, r1
 8009ffe:	4620      	mov	r0, r4
 800a000:	4629      	mov	r1, r5
 800a002:	f7fe f87b 	bl	80080fc <__adddf3>
 800a006:	4603      	mov	r3, r0
 800a008:	460c      	mov	r4, r1
 800a00a:	4625      	mov	r5, r4
 800a00c:	461c      	mov	r4, r3
 800a00e:	4b1d      	ldr	r3, [pc, #116]	; (800a084 <SlalomLeft+0x3ac>)
 800a010:	681a      	ldr	r2, [r3, #0]
 800a012:	4b1c      	ldr	r3, [pc, #112]	; (800a084 <SlalomLeft+0x3ac>)
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	4413      	add	r3, r2
 800a018:	4618      	mov	r0, r3
 800a01a:	f7fe f9bb 	bl	8008394 <__aeabi_i2d>
 800a01e:	4602      	mov	r2, r0
 800a020:	460b      	mov	r3, r1
 800a022:	4620      	mov	r0, r4
 800a024:	4629      	mov	r1, r5
 800a026:	f7fe fcaf 	bl	8008988 <__aeabi_dcmpgt>
 800a02a:	4603      	mov	r3, r0
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d1bd      	bne.n	8009fac <SlalomLeft+0x2d4>
			}
	}
	TargetAngle += -90*M_PI/180;
 800a030:	4b15      	ldr	r3, [pc, #84]	; (800a088 <SlalomLeft+0x3b0>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	4618      	mov	r0, r3
 800a036:	f7fe f9bf 	bl	80083b8 <__aeabi_f2d>
 800a03a:	a30d      	add	r3, pc, #52	; (adr r3, 800a070 <SlalomLeft+0x398>)
 800a03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a040:	f7fe f85a 	bl	80080f8 <__aeabi_dsub>
 800a044:	4603      	mov	r3, r0
 800a046:	460c      	mov	r4, r1
 800a048:	4618      	mov	r0, r3
 800a04a:	4621      	mov	r1, r4
 800a04c:	f7fe fd04 	bl	8008a58 <__aeabi_d2f>
 800a050:	4602      	mov	r2, r0
 800a052:	4b0d      	ldr	r3, [pc, #52]	; (800a088 <SlalomLeft+0x3b0>)
 800a054:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 800a056:	4b0b      	ldr	r3, [pc, #44]	; (800a084 <SlalomLeft+0x3ac>)
 800a058:	689b      	ldr	r3, [r3, #8]
 800a05a:	4a0c      	ldr	r2, [pc, #48]	; (800a08c <SlalomLeft+0x3b4>)
 800a05c:	6093      	str	r3, [r2, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 800a05e:	bf00      	nop
 800a060:	3728      	adds	r7, #40	; 0x28
 800a062:	46bd      	mov	sp, r7
 800a064:	bdb0      	pop	{r4, r5, r7, pc}
 800a066:	bf00      	nop
 800a068:	23ca2666 	.word	0x23ca2666
 800a06c:	3f509268 	.word	0x3f509268
 800a070:	54442d18 	.word	0x54442d18
 800a074:	3ff921fb 	.word	0x3ff921fb
 800a078:	200004fc 	.word	0x200004fc
 800a07c:	200004ec 	.word	0x200004ec
 800a080:	20000ba4 	.word	0x20000ba4
 800a084:	20000520 	.word	0x20000520
 800a088:	20000518 	.word	0x20000518
 800a08c:	20000554 	.word	0x20000554

0800a090 <Accel>:
//
void Accel(float add_distance, float explore_speed)
{
 800a090:	b5b0      	push	{r4, r5, r7, lr}
 800a092:	b086      	sub	sp, #24
 800a094:	af00      	add	r7, sp, #0
 800a096:	ed87 0a01 	vstr	s0, [r7, #4]
 800a09a:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = accel;
 800a09e:	4b74      	ldr	r3, [pc, #464]	; (800a270 <Accel+0x1e0>)
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	719a      	strb	r2, [r3, #6]
	ControlWall();
 800a0a4:	f7ff f88c 	bl	80091c0 <ControlWall>
	TargetAngularV = 0;
 800a0a8:	4b72      	ldr	r3, [pc, #456]	; (800a274 <Accel+0x1e4>)
 800a0aa:	f04f 0200 	mov.w	r2, #0
 800a0ae:	601a      	str	r2, [r3, #0]
	float additional_speed=0;
 800a0b0:	f04f 0300 	mov.w	r3, #0
 800a0b4:	613b      	str	r3, [r7, #16]
	additional_speed = explore_speed - CurrentVelocity[BODY];
 800a0b6:	4b70      	ldr	r3, [pc, #448]	; (800a278 <Accel+0x1e8>)
 800a0b8:	edd3 7a02 	vldr	s15, [r3, #8]
 800a0bc:	ed97 7a00 	vldr	s14, [r7]
 800a0c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a0c4:	edc7 7a04 	vstr	s15, [r7, #16]
	//printf("%f,%f,%f\r\n",additional_speed,explore_speed,CurrentVelocity[BODY]);
	// =  - 
	//0
	 //TotalPulse[BODY];
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 800a0c8:	edd7 7a04 	vldr	s15, [r7, #16]
 800a0cc:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 800a27c <Accel+0x1ec>
 800a0d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a0d4:	edd7 7a04 	vldr	s15, [r7, #16]
 800a0d8:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a0dc:	edd7 7a01 	vldr	s15, [r7, #4]
 800a0e0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800a0e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a0e8:	4b65      	ldr	r3, [pc, #404]	; (800a280 <Accel+0x1f0>)
 800a0ea:	edc3 7a00 	vstr	s15, [r3]
	WallWarn();
 800a0ee:	f7ff f85b 	bl	80091a8 <WallWarn>
	//printf("%d, %d\r\n",VelocityLeftOut,VelocityRightOut);
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 800a0f2:	edd7 7a01 	vldr	s15, [r7, #4]
 800a0f6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a0fa:	ee17 0a90 	vmov	r0, s15
 800a0fe:	f7fe f95b 	bl	80083b8 <__aeabi_f2d>
 800a102:	a357      	add	r3, pc, #348	; (adr r3, 800a260 <Accel+0x1d0>)
 800a104:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a108:	f7fe fad8 	bl	80086bc <__aeabi_ddiv>
 800a10c:	4603      	mov	r3, r0
 800a10e:	460c      	mov	r4, r1
 800a110:	4618      	mov	r0, r3
 800a112:	4621      	mov	r1, r4
 800a114:	f7fe fc58 	bl	80089c8 <__aeabi_d2iz>
 800a118:	4603      	mov	r3, r0
 800a11a:	60fb      	str	r3, [r7, #12]
	//printf("target_pulse : %d",target_pulse);
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	Calc = SearchOrFast;//Fast1
 800a11c:	4b59      	ldr	r3, [pc, #356]	; (800a284 <Accel+0x1f4>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4a59      	ldr	r2, [pc, #356]	; (800a288 <Accel+0x1f8>)
 800a122:	6013      	str	r3, [r2, #0]
	_Bool wall_cut = false;
 800a124:	2300      	movs	r3, #0
 800a126:	75fb      	strb	r3, [r7, #23]
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 800a128:	e06b      	b.n	800a202 <Accel+0x172>
	{
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 800a12a:	4b58      	ldr	r3, [pc, #352]	; (800a28c <Accel+0x1fc>)
 800a12c:	689b      	ldr	r3, [r3, #8]
 800a12e:	4618      	mov	r0, r3
 800a130:	f7fe f930 	bl	8008394 <__aeabi_i2d>
 800a134:	4604      	mov	r4, r0
 800a136:	460d      	mov	r5, r1
 800a138:	68f8      	ldr	r0, [r7, #12]
 800a13a:	f7fe f92b 	bl	8008394 <__aeabi_i2d>
 800a13e:	a34a      	add	r3, pc, #296	; (adr r3, 800a268 <Accel+0x1d8>)
 800a140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a144:	f7fe f990 	bl	8008468 <__aeabi_dmul>
 800a148:	4602      	mov	r2, r0
 800a14a:	460b      	mov	r3, r1
 800a14c:	4620      	mov	r0, r4
 800a14e:	4629      	mov	r1, r5
 800a150:	f7fd ffd4 	bl	80080fc <__adddf3>
 800a154:	4603      	mov	r3, r0
 800a156:	460c      	mov	r4, r1
 800a158:	4625      	mov	r5, r4
 800a15a:	461c      	mov	r4, r3
 800a15c:	4b4c      	ldr	r3, [pc, #304]	; (800a290 <Accel+0x200>)
 800a15e:	689b      	ldr	r3, [r3, #8]
 800a160:	4618      	mov	r0, r3
 800a162:	f7fe f917 	bl	8008394 <__aeabi_i2d>
 800a166:	4602      	mov	r2, r0
 800a168:	460b      	mov	r3, r1
 800a16a:	4620      	mov	r0, r4
 800a16c:	4629      	mov	r1, r5
 800a16e:	f7fe fbed 	bl	800894c <__aeabi_dcmplt>
 800a172:	4603      	mov	r3, r0
 800a174:	2b00      	cmp	r3, #0
 800a176:	d00d      	beq.n	800a194 <Accel+0x104>
 800a178:	4b43      	ldr	r3, [pc, #268]	; (800a288 <Accel+0x1f8>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d109      	bne.n	800a194 <Accel+0x104>
		{
			wall_set();//
 800a180:	f001 fc98 	bl	800bab4 <wall_set>
			//
			make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 800a184:	2201      	movs	r2, #1
 800a186:	2109      	movs	r1, #9
 800a188:	2006      	movs	r0, #6
 800a18a:	f001 fe01 	bl	800bd90 <make_map>
			//UpdateWalkMap();
			//
			Calc = 1;
 800a18e:	4b3e      	ldr	r3, [pc, #248]	; (800a288 <Accel+0x1f8>)
 800a190:	2201      	movs	r2, #1
 800a192:	601a      	str	r2, [r3, #0]
		}
		if(wall_cut == false && ((50/*LEFT_WALL*0.5f*/ > Photo[SL]) || (50/*RIGHT_WALL*0.5f*/ > Photo[SR])) )
 800a194:	7dfb      	ldrb	r3, [r7, #23]
 800a196:	f083 0301 	eor.w	r3, r3, #1
 800a19a:	b2db      	uxtb	r3, r3
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d030      	beq.n	800a202 <Accel+0x172>
 800a1a0:	4b3c      	ldr	r3, [pc, #240]	; (800a294 <Accel+0x204>)
 800a1a2:	edd3 7a02 	vldr	s15, [r3, #8]
 800a1a6:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800a298 <Accel+0x208>
 800a1aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a1ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1b2:	d40a      	bmi.n	800a1ca <Accel+0x13a>
 800a1b4:	4b37      	ldr	r3, [pc, #220]	; (800a294 <Accel+0x204>)
 800a1b6:	edd3 7a01 	vldr	s15, [r3, #4]
 800a1ba:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800a298 <Accel+0x208>
 800a1be:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a1c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1c6:	d400      	bmi.n	800a1ca <Accel+0x13a>
 800a1c8:	e01b      	b.n	800a202 <Accel+0x172>
		{
			TotalPulse[BODY] = KeepPulse[BODY] + (target_pulse-Wall_Cut_Val);
 800a1ca:	4b30      	ldr	r3, [pc, #192]	; (800a28c <Accel+0x1fc>)
 800a1cc:	689b      	ldr	r3, [r3, #8]
 800a1ce:	ee07 3a90 	vmov	s15, r3
 800a1d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	ee07 3a90 	vmov	s15, r3
 800a1dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a1e0:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800a29c <Accel+0x20c>
 800a1e4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a1e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a1ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a1f0:	ee17 2a90 	vmov	r2, s15
 800a1f4:	4b26      	ldr	r3, [pc, #152]	; (800a290 <Accel+0x200>)
 800a1f6:	609a      	str	r2, [r3, #8]
			//target_pulse = TotalPulse[BODY] -KeepPulse[BODY] + Wall_Cut_Val;
			wall_cut = true;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	75fb      	strb	r3, [r7, #23]
			ChangeLED(3);
 800a1fc:	2003      	movs	r0, #3
 800a1fe:	f005 f9cd 	bl	800f59c <ChangeLED>
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 800a202:	4b22      	ldr	r3, [pc, #136]	; (800a28c <Accel+0x1fc>)
 800a204:	689a      	ldr	r2, [r3, #8]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	441a      	add	r2, r3
 800a20a:	4b21      	ldr	r3, [pc, #132]	; (800a290 <Accel+0x200>)
 800a20c:	689b      	ldr	r3, [r3, #8]
 800a20e:	429a      	cmp	r2, r3
 800a210:	dc8b      	bgt.n	800a12a <Accel+0x9a>
			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
			KeepCounter[RIGHT] = INITIAL_PULSE;
		}
#endif
	}
	Acceleration = 0;
 800a212:	4b1b      	ldr	r3, [pc, #108]	; (800a280 <Accel+0x1f0>)
 800a214:	f04f 0200 	mov.w	r2, #0
 800a218:	601a      	str	r2, [r3, #0]
	//
	wall_cut = false;
 800a21a:	2300      	movs	r3, #0
 800a21c:	75fb      	strb	r3, [r7, #23]
	ChangeLED(0);
 800a21e:	2000      	movs	r0, #0
 800a220:	f005 f9bc 	bl	800f59c <ChangeLED>
	KeepPulse[BODY] += target_pulse;
 800a224:	4b19      	ldr	r3, [pc, #100]	; (800a28c <Accel+0x1fc>)
 800a226:	689a      	ldr	r2, [r3, #8]
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	4413      	add	r3, r2
 800a22c:	4a17      	ldr	r2, [pc, #92]	; (800a28c <Accel+0x1fc>)
 800a22e:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a230:	4b16      	ldr	r3, [pc, #88]	; (800a28c <Accel+0x1fc>)
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	0fd9      	lsrs	r1, r3, #31
 800a238:	440b      	add	r3, r1
 800a23a:	105b      	asrs	r3, r3, #1
 800a23c:	4413      	add	r3, r2
 800a23e:	4a13      	ldr	r2, [pc, #76]	; (800a28c <Accel+0x1fc>)
 800a240:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a242:	4b12      	ldr	r3, [pc, #72]	; (800a28c <Accel+0x1fc>)
 800a244:	685a      	ldr	r2, [r3, #4]
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	0fd9      	lsrs	r1, r3, #31
 800a24a:	440b      	add	r3, r1
 800a24c:	105b      	asrs	r3, r3, #1
 800a24e:	4413      	add	r3, r2
 800a250:	4a0e      	ldr	r2, [pc, #56]	; (800a28c <Accel+0x1fc>)
 800a252:	6053      	str	r3, [r2, #4]
	//
	//
//	float a_start = T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * START_ACCEL_DISTANCE);
//	float a= T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * ACCE_DECE_DISTANCE);
//	float a_curve = T1 * SEARCH_SPEED * SEARCH_SPEED * (90+TREAD_WIDTH)*(90+TREAD_WIDTH) /(2 * 2 * CURVE_DISTANCE*90*90);
}
 800a254:	bf00      	nop
 800a256:	3718      	adds	r7, #24
 800a258:	46bd      	mov	sp, r7
 800a25a:	bdb0      	pop	{r4, r5, r7, pc}
 800a25c:	f3af 8000 	nop.w
 800a260:	23ca2666 	.word	0x23ca2666
 800a264:	3f509268 	.word	0x3f509268
 800a268:	9999999a 	.word	0x9999999a
 800a26c:	3fe99999 	.word	0x3fe99999
 800a270:	20000000 	.word	0x20000000
 800a274:	200004fc 	.word	0x200004fc
 800a278:	2000052c 	.word	0x2000052c
 800a27c:	3a83126f 	.word	0x3a83126f
 800a280:	2000022c 	.word	0x2000022c
 800a284:	20000ba0 	.word	0x20000ba0
 800a288:	20000ba4 	.word	0x20000ba4
 800a28c:	20000554 	.word	0x20000554
 800a290:	20000520 	.word	0x20000520
 800a294:	20000560 	.word	0x20000560
 800a298:	42480000 	.word	0x42480000
 800a29c:	4792c122 	.word	0x4792c122

0800a2a0 <Decel>:
void Decel(float dec_distance, float end_speed)
{
 800a2a0:	b5b0      	push	{r4, r5, r7, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	ed87 0a01 	vstr	s0, [r7, #4]
 800a2aa:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = decel;
 800a2ae:	4b68      	ldr	r3, [pc, #416]	; (800a450 <Decel+0x1b0>)
 800a2b0:	2201      	movs	r2, #1
 800a2b2:	719a      	strb	r2, [r3, #6]
	//int keep_pulse = TotalPulse[BODY];
	float down_speed=0;
 800a2b4:	f04f 0300 	mov.w	r3, #0
 800a2b8:	60fb      	str	r3, [r7, #12]
	down_speed = CurrentVelocity[BODY] - end_speed;
 800a2ba:	4b66      	ldr	r3, [pc, #408]	; (800a454 <Decel+0x1b4>)
 800a2bc:	ed93 7a02 	vldr	s14, [r3, #8]
 800a2c0:	edd7 7a00 	vldr	s15, [r7]
 800a2c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a2c8:	edc7 7a03 	vstr	s15, [r7, #12]
	// =  - 
	//0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 800a2cc:	edd7 7a03 	vldr	s15, [r7, #12]
 800a2d0:	ed9f 7a61 	vldr	s14, [pc, #388]	; 800a458 <Decel+0x1b8>
 800a2d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a2d8:	edd7 7a03 	vldr	s15, [r7, #12]
 800a2dc:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a2e0:	edd7 7a01 	vldr	s15, [r7, #4]
 800a2e4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800a2e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a2ec:	eef1 7a67 	vneg.f32	s15, s15
 800a2f0:	4b5a      	ldr	r3, [pc, #360]	; (800a45c <Decel+0x1bc>)
 800a2f2:	edc3 7a00 	vstr	s15, [r3]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	WallSafe();
 800a2f6:	f7fe ff4b 	bl	8009190 <WallSafe>
	ControlWall();
 800a2fa:	f7fe ff61 	bl	80091c0 <ControlWall>
	//
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 800a2fe:	edd7 7a01 	vldr	s15, [r7, #4]
 800a302:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a306:	ee17 0a90 	vmov	r0, s15
 800a30a:	f7fe f855 	bl	80083b8 <__aeabi_f2d>
 800a30e:	a34c      	add	r3, pc, #304	; (adr r3, 800a440 <Decel+0x1a0>)
 800a310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a314:	f7fe f9d2 	bl	80086bc <__aeabi_ddiv>
 800a318:	4603      	mov	r3, r0
 800a31a:	460c      	mov	r4, r1
 800a31c:	4618      	mov	r0, r3
 800a31e:	4621      	mov	r1, r4
 800a320:	f7fe fb52 	bl	80089c8 <__aeabi_d2iz>
 800a324:	4603      	mov	r3, r0
 800a326:	60bb      	str	r3, [r7, #8]
	//
		//while
		//
		//
	//KeepPulse[BODY]
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800a328:	e052      	b.n	800a3d0 <Decel+0x130>
//			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//			KeepCounter[RIGHT] = INITIAL_PULSE;
//		}
		//
		//ControlWall();
		if(TargetVelocity[BODY] <= 0)
 800a32a:	4b4d      	ldr	r3, [pc, #308]	; (800a460 <Decel+0x1c0>)
 800a32c:	edd3 7a02 	vldr	s15, [r3, #8]
 800a330:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a338:	d810      	bhi.n	800a35c <Decel+0xbc>
		{
			TargetVelocity[BODY] = 0;
 800a33a:	4b49      	ldr	r3, [pc, #292]	; (800a460 <Decel+0x1c0>)
 800a33c:	f04f 0200 	mov.w	r2, #0
 800a340:	609a      	str	r2, [r3, #8]
			Acceleration = 0;
 800a342:	4b46      	ldr	r3, [pc, #280]	; (800a45c <Decel+0x1bc>)
 800a344:	f04f 0200 	mov.w	r2, #0
 800a348:	601a      	str	r2, [r3, #0]
			TargetAngularV = 0;
 800a34a:	4b46      	ldr	r3, [pc, #280]	; (800a464 <Decel+0x1c4>)
 800a34c:	f04f 0200 	mov.w	r2, #0
 800a350:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800a352:	4b45      	ldr	r3, [pc, #276]	; (800a468 <Decel+0x1c8>)
 800a354:	f04f 0200 	mov.w	r2, #0
 800a358:	601a      	str	r2, [r3, #0]
			break;
 800a35a:	e050      	b.n	800a3fe <Decel+0x15e>
		}
		if(KeepPulse[BODY] + (target_pulse*0.65) < TotalPulse[BODY] )
 800a35c:	4b43      	ldr	r3, [pc, #268]	; (800a46c <Decel+0x1cc>)
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	4618      	mov	r0, r3
 800a362:	f7fe f817 	bl	8008394 <__aeabi_i2d>
 800a366:	4604      	mov	r4, r0
 800a368:	460d      	mov	r5, r1
 800a36a:	68b8      	ldr	r0, [r7, #8]
 800a36c:	f7fe f812 	bl	8008394 <__aeabi_i2d>
 800a370:	a335      	add	r3, pc, #212	; (adr r3, 800a448 <Decel+0x1a8>)
 800a372:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a376:	f7fe f877 	bl	8008468 <__aeabi_dmul>
 800a37a:	4602      	mov	r2, r0
 800a37c:	460b      	mov	r3, r1
 800a37e:	4620      	mov	r0, r4
 800a380:	4629      	mov	r1, r5
 800a382:	f7fd febb 	bl	80080fc <__adddf3>
 800a386:	4603      	mov	r3, r0
 800a388:	460c      	mov	r4, r1
 800a38a:	4625      	mov	r5, r4
 800a38c:	461c      	mov	r4, r3
 800a38e:	4b38      	ldr	r3, [pc, #224]	; (800a470 <Decel+0x1d0>)
 800a390:	689b      	ldr	r3, [r3, #8]
 800a392:	4618      	mov	r0, r3
 800a394:	f7fd fffe 	bl	8008394 <__aeabi_i2d>
 800a398:	4602      	mov	r2, r0
 800a39a:	460b      	mov	r3, r1
 800a39c:	4620      	mov	r0, r4
 800a39e:	4629      	mov	r1, r5
 800a3a0:	f7fe fad4 	bl	800894c <__aeabi_dcmplt>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d100      	bne.n	800a3ac <Decel+0x10c>
 800a3aa:	e011      	b.n	800a3d0 <Decel+0x130>
		{
			WallWarn();
 800a3ac:	f7fe fefc 	bl	80091a8 <WallWarn>
			//ControlWall();
			PIDChangeFlag(L_WALL_PID, 0);
 800a3b0:	2100      	movs	r1, #0
 800a3b2:	2002      	movs	r0, #2
 800a3b4:	f005 fe88 	bl	80100c8 <PIDChangeFlag>
			PIDChangeFlag(R_WALL_PID, 0);
 800a3b8:	2100      	movs	r1, #0
 800a3ba:	2003      	movs	r0, #3
 800a3bc:	f005 fe84 	bl	80100c8 <PIDChangeFlag>
			PIDChangeFlag(D_WALL_PID, 0);
 800a3c0:	2100      	movs	r1, #0
 800a3c2:	2001      	movs	r0, #1
 800a3c4:	f005 fe80 	bl	80100c8 <PIDChangeFlag>
			PIDChangeFlag( A_VELO_PID , 1);
 800a3c8:	2101      	movs	r1, #1
 800a3ca:	2000      	movs	r0, #0
 800a3cc:	f005 fe7c 	bl	80100c8 <PIDChangeFlag>
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800a3d0:	4b28      	ldr	r3, [pc, #160]	; (800a474 <Decel+0x1d4>)
 800a3d2:	ed93 7a03 	vldr	s14, [r3, #12]
 800a3d6:	4b27      	ldr	r3, [pc, #156]	; (800a474 <Decel+0x1d4>)
 800a3d8:	edd3 7a00 	vldr	s15, [r3]
 800a3dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a3e0:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800a478 <Decel+0x1d8>
 800a3e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a3e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3ec:	d507      	bpl.n	800a3fe <Decel+0x15e>
 800a3ee:	4b1f      	ldr	r3, [pc, #124]	; (800a46c <Decel+0x1cc>)
 800a3f0:	689a      	ldr	r2, [r3, #8]
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	441a      	add	r2, r3
 800a3f6:	4b1e      	ldr	r3, [pc, #120]	; (800a470 <Decel+0x1d0>)
 800a3f8:	689b      	ldr	r3, [r3, #8]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	dc95      	bgt.n	800a32a <Decel+0x8a>

		}


	}
	WaitStopAndReset();
 800a3fe:	f7fe fff7 	bl	80093f0 <WaitStopAndReset>
	KeepPulse[BODY] += target_pulse;
 800a402:	4b1a      	ldr	r3, [pc, #104]	; (800a46c <Decel+0x1cc>)
 800a404:	689a      	ldr	r2, [r3, #8]
 800a406:	68bb      	ldr	r3, [r7, #8]
 800a408:	4413      	add	r3, r2
 800a40a:	4a18      	ldr	r2, [pc, #96]	; (800a46c <Decel+0x1cc>)
 800a40c:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a40e:	4b17      	ldr	r3, [pc, #92]	; (800a46c <Decel+0x1cc>)
 800a410:	681a      	ldr	r2, [r3, #0]
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	0fd9      	lsrs	r1, r3, #31
 800a416:	440b      	add	r3, r1
 800a418:	105b      	asrs	r3, r3, #1
 800a41a:	4413      	add	r3, r2
 800a41c:	4a13      	ldr	r2, [pc, #76]	; (800a46c <Decel+0x1cc>)
 800a41e:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a420:	4b12      	ldr	r3, [pc, #72]	; (800a46c <Decel+0x1cc>)
 800a422:	685a      	ldr	r2, [r3, #4]
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	0fd9      	lsrs	r1, r3, #31
 800a428:	440b      	add	r3, r1
 800a42a:	105b      	asrs	r3, r3, #1
 800a42c:	4413      	add	r3, r2
 800a42e:	4a0f      	ldr	r2, [pc, #60]	; (800a46c <Decel+0x1cc>)
 800a430:	6053      	str	r3, [r2, #4]


}
 800a432:	bf00      	nop
 800a434:	3710      	adds	r7, #16
 800a436:	46bd      	mov	sp, r7
 800a438:	bdb0      	pop	{r4, r5, r7, pc}
 800a43a:	bf00      	nop
 800a43c:	f3af 8000 	nop.w
 800a440:	23ca2666 	.word	0x23ca2666
 800a444:	3f509268 	.word	0x3f509268
 800a448:	cccccccd 	.word	0xcccccccd
 800a44c:	3fe4cccc 	.word	0x3fe4cccc
 800a450:	20000000 	.word	0x20000000
 800a454:	2000052c 	.word	0x2000052c
 800a458:	3a83126f 	.word	0x3a83126f
 800a45c:	2000022c 	.word	0x2000022c
 800a460:	200004ec 	.word	0x200004ec
 800a464:	200004fc 	.word	0x200004fc
 800a468:	20000230 	.word	0x20000230
 800a46c:	20000554 	.word	0x20000554
 800a470:	20000520 	.word	0x20000520
 800a474:	20000560 	.word	0x20000560
 800a478:	456d8000 	.word	0x456d8000
 800a47c:	00000000 	.word	0x00000000

0800a480 <Calib>:
//
//
void Calib(int distance)
{
 800a480:	b590      	push	{r4, r7, lr}
 800a482:	b085      	sub	sp, #20
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
	//Pos.
	int target_pulse = (int)(2*distance/MM_PER_PULSE);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	005b      	lsls	r3, r3, #1
 800a48c:	4618      	mov	r0, r3
 800a48e:	f7fd ff81 	bl	8008394 <__aeabi_i2d>
 800a492:	a32b      	add	r3, pc, #172	; (adr r3, 800a540 <Calib+0xc0>)
 800a494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a498:	f7fe f910 	bl	80086bc <__aeabi_ddiv>
 800a49c:	4603      	mov	r3, r0
 800a49e:	460c      	mov	r4, r1
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	4621      	mov	r1, r4
 800a4a4:	f7fe fa90 	bl	80089c8 <__aeabi_d2iz>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	60fb      	str	r3, [r7, #12]
	//int keep_pulse = TotalPulse[BODY]+target_pulse;
	if(target_pulse > 0)
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	dd15      	ble.n	800a4de <Calib+0x5e>
	{
		while( KeepPulse[BODY] + target_pulse > TotalPulse[BODY] )
 800a4b2:	e006      	b.n	800a4c2 <Calib+0x42>
		{
			Acceleration = 0;
 800a4b4:	4b1c      	ldr	r3, [pc, #112]	; (800a528 <Calib+0xa8>)
 800a4b6:	f04f 0200 	mov.w	r2, #0
 800a4ba:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = 70;
 800a4bc:	4b1b      	ldr	r3, [pc, #108]	; (800a52c <Calib+0xac>)
 800a4be:	4a1c      	ldr	r2, [pc, #112]	; (800a530 <Calib+0xb0>)
 800a4c0:	609a      	str	r2, [r3, #8]
		while( KeepPulse[BODY] + target_pulse > TotalPulse[BODY] )
 800a4c2:	4b1c      	ldr	r3, [pc, #112]	; (800a534 <Calib+0xb4>)
 800a4c4:	689a      	ldr	r2, [r3, #8]
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	441a      	add	r2, r3
 800a4ca:	4b1b      	ldr	r3, [pc, #108]	; (800a538 <Calib+0xb8>)
 800a4cc:	689b      	ldr	r3, [r3, #8]
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	dcf0      	bgt.n	800a4b4 <Calib+0x34>
		}
		KeepPulse[BODY] += target_pulse;
 800a4d2:	4b18      	ldr	r3, [pc, #96]	; (800a534 <Calib+0xb4>)
 800a4d4:	689a      	ldr	r2, [r3, #8]
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	4413      	add	r3, r2
 800a4da:	4a16      	ldr	r2, [pc, #88]	; (800a534 <Calib+0xb4>)
 800a4dc:	6093      	str	r3, [r2, #8]

	}
	if(target_pulse < 0 )
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	da15      	bge.n	800a510 <Calib+0x90>
	{
		while( KeepPulse[BODY] + target_pulse < TotalPulse[BODY] )
 800a4e4:	e006      	b.n	800a4f4 <Calib+0x74>
		{
			Acceleration = 0;
 800a4e6:	4b10      	ldr	r3, [pc, #64]	; (800a528 <Calib+0xa8>)
 800a4e8:	f04f 0200 	mov.w	r2, #0
 800a4ec:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = -100;
 800a4ee:	4b0f      	ldr	r3, [pc, #60]	; (800a52c <Calib+0xac>)
 800a4f0:	4a12      	ldr	r2, [pc, #72]	; (800a53c <Calib+0xbc>)
 800a4f2:	609a      	str	r2, [r3, #8]
		while( KeepPulse[BODY] + target_pulse < TotalPulse[BODY] )
 800a4f4:	4b0f      	ldr	r3, [pc, #60]	; (800a534 <Calib+0xb4>)
 800a4f6:	689a      	ldr	r2, [r3, #8]
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	441a      	add	r2, r3
 800a4fc:	4b0e      	ldr	r3, [pc, #56]	; (800a538 <Calib+0xb8>)
 800a4fe:	689b      	ldr	r3, [r3, #8]
 800a500:	429a      	cmp	r2, r3
 800a502:	dbf0      	blt.n	800a4e6 <Calib+0x66>
		}
		KeepPulse[BODY] += target_pulse;
 800a504:	4b0b      	ldr	r3, [pc, #44]	; (800a534 <Calib+0xb4>)
 800a506:	689a      	ldr	r2, [r3, #8]
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	4413      	add	r3, r2
 800a50c:	4a09      	ldr	r2, [pc, #36]	; (800a534 <Calib+0xb4>)
 800a50e:	6093      	str	r3, [r2, #8]
	}
	TargetVelocity[BODY] = 0;
 800a510:	4b06      	ldr	r3, [pc, #24]	; (800a52c <Calib+0xac>)
 800a512:	f04f 0200 	mov.w	r2, #0
 800a516:	609a      	str	r2, [r3, #8]
	Acceleration = 0;
 800a518:	4b03      	ldr	r3, [pc, #12]	; (800a528 <Calib+0xa8>)
 800a51a:	f04f 0200 	mov.w	r2, #0
 800a51e:	601a      	str	r2, [r3, #0]
}
 800a520:	bf00      	nop
 800a522:	3714      	adds	r7, #20
 800a524:	46bd      	mov	sp, r7
 800a526:	bd90      	pop	{r4, r7, pc}
 800a528:	2000022c 	.word	0x2000022c
 800a52c:	200004ec 	.word	0x200004ec
 800a530:	428c0000 	.word	0x428c0000
 800a534:	20000554 	.word	0x20000554
 800a538:	20000520 	.word	0x20000520
 800a53c:	c2c80000 	.word	0xc2c80000
 800a540:	23ca2666 	.word	0x23ca2666
 800a544:	3f509268 	.word	0x3f509268

0800a548 <Compensate>:
void Compensate()
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	af00      	add	r7, sp, #0
	//
	//Pos.
	Pos.Act = compensate;
 800a54c:	4b04      	ldr	r3, [pc, #16]	; (800a560 <Compensate+0x18>)
 800a54e:	2206      	movs	r2, #6
 800a550:	719a      	strb	r2, [r3, #6]
	TargetPhoto[FL];

#else
	//
	//ControlWall();
	Calib(-50);
 800a552:	f06f 0031 	mvn.w	r0, #49	; 0x31
 800a556:	f7ff ff93 	bl	800a480 <Calib>

//	Accel(7,-70);
//	Decel(7,0);
#endif

}
 800a55a:	bf00      	nop
 800a55c:	bd80      	pop	{r7, pc}
 800a55e:	bf00      	nop
 800a560:	20000000 	.word	0x20000000

0800a564 <AjustCenter>:
float AjustCenter(){
 800a564:	b580      	push	{r7, lr}
 800a566:	b082      	sub	sp, #8
 800a568:	af00      	add	r7, sp, #0
	//x,y,lrfb
	PIDChangeFlag(L_WALL_PID, 0);
 800a56a:	2100      	movs	r1, #0
 800a56c:	2002      	movs	r0, #2
 800a56e:	f005 fdab 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800a572:	2100      	movs	r1, #0
 800a574:	2003      	movs	r0, #3
 800a576:	f005 fda7 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800a57a:	2100      	movs	r1, #0
 800a57c:	2001      	movs	r0, #1
 800a57e:	f005 fda3 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag( A_VELO_PID, 0);
 800a582:	2100      	movs	r1, #0
 800a584:	2000      	movs	r0, #0
 800a586:	f005 fd9f 	bl	80100c8 <PIDChangeFlag>
	Pos.Act = compensate;
 800a58a:	4ba4      	ldr	r3, [pc, #656]	; (800a81c <AjustCenter+0x2b8>)
 800a58c:	2206      	movs	r2, #6
 800a58e:	719a      	strb	r2, [r3, #6]
	int wall_ctrl = GetWallCtrlDirection();
 800a590:	f7fe fc4e 	bl	8008e30 <GetWallCtrlDirection>
 800a594:	6078      	str	r0, [r7, #4]
	PIDChangeFlag(wall_ctrl, 1);
 800a596:	2101      	movs	r1, #1
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f005 fd95 	bl	80100c8 <PIDChangeFlag>

	switch(Pos.Car%4)
 800a59e:	4b9f      	ldr	r3, [pc, #636]	; (800a81c <AjustCenter+0x2b8>)
 800a5a0:	795b      	ldrb	r3, [r3, #5]
 800a5a2:	f003 0303 	and.w	r3, r3, #3
 800a5a6:	2b03      	cmp	r3, #3
 800a5a8:	f200 8251 	bhi.w	800aa4e <AjustCenter+0x4ea>
 800a5ac:	a201      	add	r2, pc, #4	; (adr r2, 800a5b4 <AjustCenter+0x50>)
 800a5ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5b2:	bf00      	nop
 800a5b4:	0800a5c5 	.word	0x0800a5c5
 800a5b8:	0800a6df 	.word	0x0800a6df
 800a5bc:	0800a7f9 	.word	0x0800a7f9
 800a5c0:	0800a939 	.word	0x0800a939
	{
	case north: //use west or north wall
			if (Wall[Pos.X][Pos.Y].north == wall) //
 800a5c4:	4b95      	ldr	r3, [pc, #596]	; (800a81c <AjustCenter+0x2b8>)
 800a5c6:	781b      	ldrb	r3, [r3, #0]
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	4b94      	ldr	r3, [pc, #592]	; (800a81c <AjustCenter+0x2b8>)
 800a5cc:	785b      	ldrb	r3, [r3, #1]
 800a5ce:	4619      	mov	r1, r3
 800a5d0:	4a93      	ldr	r2, [pc, #588]	; (800a820 <AjustCenter+0x2bc>)
 800a5d2:	0103      	lsls	r3, r0, #4
 800a5d4:	440b      	add	r3, r1
 800a5d6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a5da:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800a5de:	b2db      	uxtb	r3, r3
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d15a      	bne.n	800a69a <AjustCenter+0x136>
			{
				//
				while( !( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))&& !(-2< CurrentVelocity[BODY] && CurrentVelocity[BODY] <  2))//(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) )
 800a5e4:	e005      	b.n	800a5f2 <AjustCenter+0x8e>
				{
					ChangeLED(Pid[F_WALL_PID].flag);
 800a5e6:	4b8f      	ldr	r3, [pc, #572]	; (800a824 <AjustCenter+0x2c0>)
 800a5e8:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	f004 ffd5 	bl	800f59c <ChangeLED>
				while( !( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))&& !(-2< CurrentVelocity[BODY] && CurrentVelocity[BODY] <  2))//(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) )
 800a5f2:	4b8d      	ldr	r3, [pc, #564]	; (800a828 <AjustCenter+0x2c4>)
 800a5f4:	ed93 7a00 	vldr	s14, [r3]
 800a5f8:	4b8b      	ldr	r3, [pc, #556]	; (800a828 <AjustCenter+0x2c4>)
 800a5fa:	edd3 7a03 	vldr	s15, [r3, #12]
 800a5fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a602:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800a82c <AjustCenter+0x2c8>
 800a606:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a60a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a60e:	bfcc      	ite	gt
 800a610:	2301      	movgt	r3, #1
 800a612:	2300      	movle	r3, #0
 800a614:	b2db      	uxtb	r3, r3
 800a616:	f083 0301 	eor.w	r3, r3, #1
 800a61a:	b2db      	uxtb	r3, r3
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d117      	bne.n	800a650 <AjustCenter+0xec>
 800a620:	4b81      	ldr	r3, [pc, #516]	; (800a828 <AjustCenter+0x2c4>)
 800a622:	ed93 7a00 	vldr	s14, [r3]
 800a626:	4b80      	ldr	r3, [pc, #512]	; (800a828 <AjustCenter+0x2c4>)
 800a628:	edd3 7a03 	vldr	s15, [r3, #12]
 800a62c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a630:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 800a830 <AjustCenter+0x2cc>
 800a634:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a63c:	bf4c      	ite	mi
 800a63e:	2301      	movmi	r3, #1
 800a640:	2300      	movpl	r3, #0
 800a642:	b2db      	uxtb	r3, r3
 800a644:	f083 0301 	eor.w	r3, r3, #1
 800a648:	b2db      	uxtb	r3, r3
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	f000 8201 	beq.w	800aa52 <AjustCenter+0x4ee>
 800a650:	4b78      	ldr	r3, [pc, #480]	; (800a834 <AjustCenter+0x2d0>)
 800a652:	edd3 7a02 	vldr	s15, [r3, #8]
 800a656:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800a65a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a65e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a662:	bfcc      	ite	gt
 800a664:	2301      	movgt	r3, #1
 800a666:	2300      	movle	r3, #0
 800a668:	b2db      	uxtb	r3, r3
 800a66a:	f083 0301 	eor.w	r3, r3, #1
 800a66e:	b2db      	uxtb	r3, r3
 800a670:	2b00      	cmp	r3, #0
 800a672:	d1b8      	bne.n	800a5e6 <AjustCenter+0x82>
 800a674:	4b6f      	ldr	r3, [pc, #444]	; (800a834 <AjustCenter+0x2d0>)
 800a676:	edd3 7a02 	vldr	s15, [r3, #8]
 800a67a:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a67e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a686:	bf4c      	ite	mi
 800a688:	2301      	movmi	r3, #1
 800a68a:	2300      	movpl	r3, #0
 800a68c:	b2db      	uxtb	r3, r3
 800a68e:	f083 0301 	eor.w	r3, r3, #1
 800a692:	b2db      	uxtb	r3, r3
 800a694:	2b00      	cmp	r3, #0
 800a696:	d1a6      	bne.n	800a5e6 <AjustCenter+0x82>

				Pid[wall_ctrl].flag = 0;
				TargetAngularV = 0;
				return 61.5;
			}
		break;
 800a698:	e1db      	b.n	800aa52 <AjustCenter+0x4ee>
			else if (Wall[Pos.X][Pos.Y].south == wall) //
 800a69a:	4b60      	ldr	r3, [pc, #384]	; (800a81c <AjustCenter+0x2b8>)
 800a69c:	781b      	ldrb	r3, [r3, #0]
 800a69e:	4618      	mov	r0, r3
 800a6a0:	4b5e      	ldr	r3, [pc, #376]	; (800a81c <AjustCenter+0x2b8>)
 800a6a2:	785b      	ldrb	r3, [r3, #1]
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	4a5e      	ldr	r2, [pc, #376]	; (800a820 <AjustCenter+0x2bc>)
 800a6a8:	0103      	lsls	r3, r0, #4
 800a6aa:	440b      	add	r3, r1
 800a6ac:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a6b0:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800a6b4:	b2db      	uxtb	r3, r3
 800a6b6:	2b01      	cmp	r3, #1
 800a6b8:	f040 81cb 	bne.w	800aa52 <AjustCenter+0x4ee>
				Compensate();	//
 800a6bc:	f7ff ff44 	bl	800a548 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800a6c0:	4a58      	ldr	r2, [pc, #352]	; (800a824 <AjustCenter+0x2c0>)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	212c      	movs	r1, #44	; 0x2c
 800a6c6:	fb01 f303 	mul.w	r3, r1, r3
 800a6ca:	4413      	add	r3, r2
 800a6cc:	3328      	adds	r3, #40	; 0x28
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a6d2:	4b59      	ldr	r3, [pc, #356]	; (800a838 <AjustCenter+0x2d4>)
 800a6d4:	f04f 0200 	mov.w	r2, #0
 800a6d8:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a6da:	4b58      	ldr	r3, [pc, #352]	; (800a83c <AjustCenter+0x2d8>)
 800a6dc:	e1cc      	b.n	800aa78 <AjustCenter+0x514>
	case east:
			if (Wall[Pos.X][Pos.Y].east == wall) //
 800a6de:	4b4f      	ldr	r3, [pc, #316]	; (800a81c <AjustCenter+0x2b8>)
 800a6e0:	781b      	ldrb	r3, [r3, #0]
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	4b4d      	ldr	r3, [pc, #308]	; (800a81c <AjustCenter+0x2b8>)
 800a6e6:	785b      	ldrb	r3, [r3, #1]
 800a6e8:	4619      	mov	r1, r3
 800a6ea:	4a4d      	ldr	r2, [pc, #308]	; (800a820 <AjustCenter+0x2bc>)
 800a6ec:	0103      	lsls	r3, r0, #4
 800a6ee:	440b      	add	r3, r1
 800a6f0:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a6f4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800a6f8:	b2db      	uxtb	r3, r3
 800a6fa:	2b01      	cmp	r3, #1
 800a6fc:	d15a      	bne.n	800a7b4 <AjustCenter+0x250>
			{
				//
				while( !(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) && !(-2< CurrentVelocity[BODY] && CurrentVelocity[BODY] <  2))
 800a6fe:	e005      	b.n	800a70c <AjustCenter+0x1a8>
					{
					ChangeLED(Pid[F_WALL_PID].flag);
 800a700:	4b48      	ldr	r3, [pc, #288]	; (800a824 <AjustCenter+0x2c0>)
 800a702:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800a706:	4618      	mov	r0, r3
 800a708:	f004 ff48 	bl	800f59c <ChangeLED>
				while( !(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) && !(-2< CurrentVelocity[BODY] && CurrentVelocity[BODY] <  2))
 800a70c:	4b46      	ldr	r3, [pc, #280]	; (800a828 <AjustCenter+0x2c4>)
 800a70e:	ed93 7a00 	vldr	s14, [r3]
 800a712:	4b45      	ldr	r3, [pc, #276]	; (800a828 <AjustCenter+0x2c4>)
 800a714:	edd3 7a03 	vldr	s15, [r3, #12]
 800a718:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a71c:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800a82c <AjustCenter+0x2c8>
 800a720:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a728:	bfcc      	ite	gt
 800a72a:	2301      	movgt	r3, #1
 800a72c:	2300      	movle	r3, #0
 800a72e:	b2db      	uxtb	r3, r3
 800a730:	f083 0301 	eor.w	r3, r3, #1
 800a734:	b2db      	uxtb	r3, r3
 800a736:	2b00      	cmp	r3, #0
 800a738:	d117      	bne.n	800a76a <AjustCenter+0x206>
 800a73a:	4b3b      	ldr	r3, [pc, #236]	; (800a828 <AjustCenter+0x2c4>)
 800a73c:	ed93 7a00 	vldr	s14, [r3]
 800a740:	4b39      	ldr	r3, [pc, #228]	; (800a828 <AjustCenter+0x2c4>)
 800a742:	edd3 7a03 	vldr	s15, [r3, #12]
 800a746:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a74a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800a830 <AjustCenter+0x2cc>
 800a74e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a756:	bf4c      	ite	mi
 800a758:	2301      	movmi	r3, #1
 800a75a:	2300      	movpl	r3, #0
 800a75c:	b2db      	uxtb	r3, r3
 800a75e:	f083 0301 	eor.w	r3, r3, #1
 800a762:	b2db      	uxtb	r3, r3
 800a764:	2b00      	cmp	r3, #0
 800a766:	f000 8176 	beq.w	800aa56 <AjustCenter+0x4f2>
 800a76a:	4b32      	ldr	r3, [pc, #200]	; (800a834 <AjustCenter+0x2d0>)
 800a76c:	edd3 7a02 	vldr	s15, [r3, #8]
 800a770:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800a774:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a77c:	bfcc      	ite	gt
 800a77e:	2301      	movgt	r3, #1
 800a780:	2300      	movle	r3, #0
 800a782:	b2db      	uxtb	r3, r3
 800a784:	f083 0301 	eor.w	r3, r3, #1
 800a788:	b2db      	uxtb	r3, r3
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d1b8      	bne.n	800a700 <AjustCenter+0x19c>
 800a78e:	4b29      	ldr	r3, [pc, #164]	; (800a834 <AjustCenter+0x2d0>)
 800a790:	edd3 7a02 	vldr	s15, [r3, #8]
 800a794:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a798:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a79c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7a0:	bf4c      	ite	mi
 800a7a2:	2301      	movmi	r3, #1
 800a7a4:	2300      	movpl	r3, #0
 800a7a6:	b2db      	uxtb	r3, r3
 800a7a8:	f083 0301 	eor.w	r3, r3, #1
 800a7ac:	b2db      	uxtb	r3, r3
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d1a6      	bne.n	800a700 <AjustCenter+0x19c>
				Compensate();//
				Pid[wall_ctrl].flag = 0;
				TargetAngularV = 0;
				return 61.5;
			}
		break;
 800a7b2:	e150      	b.n	800aa56 <AjustCenter+0x4f2>
			else if (Wall[Pos.X][Pos.Y].west == wall) //
 800a7b4:	4b19      	ldr	r3, [pc, #100]	; (800a81c <AjustCenter+0x2b8>)
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	4b18      	ldr	r3, [pc, #96]	; (800a81c <AjustCenter+0x2b8>)
 800a7bc:	785b      	ldrb	r3, [r3, #1]
 800a7be:	4619      	mov	r1, r3
 800a7c0:	4a17      	ldr	r2, [pc, #92]	; (800a820 <AjustCenter+0x2bc>)
 800a7c2:	0103      	lsls	r3, r0, #4
 800a7c4:	440b      	add	r3, r1
 800a7c6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a7ca:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800a7ce:	b2db      	uxtb	r3, r3
 800a7d0:	2b01      	cmp	r3, #1
 800a7d2:	f040 8140 	bne.w	800aa56 <AjustCenter+0x4f2>
				Compensate();//
 800a7d6:	f7ff feb7 	bl	800a548 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800a7da:	4a12      	ldr	r2, [pc, #72]	; (800a824 <AjustCenter+0x2c0>)
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	212c      	movs	r1, #44	; 0x2c
 800a7e0:	fb01 f303 	mul.w	r3, r1, r3
 800a7e4:	4413      	add	r3, r2
 800a7e6:	3328      	adds	r3, #40	; 0x28
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a7ec:	4b12      	ldr	r3, [pc, #72]	; (800a838 <AjustCenter+0x2d4>)
 800a7ee:	f04f 0200 	mov.w	r2, #0
 800a7f2:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a7f4:	4b11      	ldr	r3, [pc, #68]	; (800a83c <AjustCenter+0x2d8>)
 800a7f6:	e13f      	b.n	800aa78 <AjustCenter+0x514>
	case south:
			if (Wall[Pos.X][Pos.Y].south == wall) //
 800a7f8:	4b08      	ldr	r3, [pc, #32]	; (800a81c <AjustCenter+0x2b8>)
 800a7fa:	781b      	ldrb	r3, [r3, #0]
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	4b07      	ldr	r3, [pc, #28]	; (800a81c <AjustCenter+0x2b8>)
 800a800:	785b      	ldrb	r3, [r3, #1]
 800a802:	4619      	mov	r1, r3
 800a804:	4a06      	ldr	r2, [pc, #24]	; (800a820 <AjustCenter+0x2bc>)
 800a806:	0103      	lsls	r3, r0, #4
 800a808:	440b      	add	r3, r1
 800a80a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a80e:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800a812:	b2db      	uxtb	r3, r3
 800a814:	2b01      	cmp	r3, #1
 800a816:	d16d      	bne.n	800a8f4 <AjustCenter+0x390>
			{
				//
				while( !(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) && !(-2< CurrentVelocity[BODY] && CurrentVelocity[BODY] <  2))
 800a818:	e018      	b.n	800a84c <AjustCenter+0x2e8>
 800a81a:	bf00      	nop
 800a81c:	20000000 	.word	0x20000000
 800a820:	200009a0 	.word	0x200009a0
 800a824:	20000318 	.word	0x20000318
 800a828:	20000560 	.word	0x20000560
 800a82c:	4573c000 	.word	0x4573c000
 800a830:	45802000 	.word	0x45802000
 800a834:	2000052c 	.word	0x2000052c
 800a838:	200004fc 	.word	0x200004fc
 800a83c:	42760000 	.word	0x42760000
					{
						ChangeLED(Pid[F_WALL_PID].flag);
 800a840:	4b91      	ldr	r3, [pc, #580]	; (800aa88 <AjustCenter+0x524>)
 800a842:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800a846:	4618      	mov	r0, r3
 800a848:	f004 fea8 	bl	800f59c <ChangeLED>
				while( !(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) && !(-2< CurrentVelocity[BODY] && CurrentVelocity[BODY] <  2))
 800a84c:	4b8f      	ldr	r3, [pc, #572]	; (800aa8c <AjustCenter+0x528>)
 800a84e:	ed93 7a00 	vldr	s14, [r3]
 800a852:	4b8e      	ldr	r3, [pc, #568]	; (800aa8c <AjustCenter+0x528>)
 800a854:	edd3 7a03 	vldr	s15, [r3, #12]
 800a858:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a85c:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 800aa90 <AjustCenter+0x52c>
 800a860:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a868:	bfcc      	ite	gt
 800a86a:	2301      	movgt	r3, #1
 800a86c:	2300      	movle	r3, #0
 800a86e:	b2db      	uxtb	r3, r3
 800a870:	f083 0301 	eor.w	r3, r3, #1
 800a874:	b2db      	uxtb	r3, r3
 800a876:	2b00      	cmp	r3, #0
 800a878:	d117      	bne.n	800a8aa <AjustCenter+0x346>
 800a87a:	4b84      	ldr	r3, [pc, #528]	; (800aa8c <AjustCenter+0x528>)
 800a87c:	ed93 7a00 	vldr	s14, [r3]
 800a880:	4b82      	ldr	r3, [pc, #520]	; (800aa8c <AjustCenter+0x528>)
 800a882:	edd3 7a03 	vldr	s15, [r3, #12]
 800a886:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a88a:	ed9f 7a82 	vldr	s14, [pc, #520]	; 800aa94 <AjustCenter+0x530>
 800a88e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a896:	bf4c      	ite	mi
 800a898:	2301      	movmi	r3, #1
 800a89a:	2300      	movpl	r3, #0
 800a89c:	b2db      	uxtb	r3, r3
 800a89e:	f083 0301 	eor.w	r3, r3, #1
 800a8a2:	b2db      	uxtb	r3, r3
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	f000 80d8 	beq.w	800aa5a <AjustCenter+0x4f6>
 800a8aa:	4b7b      	ldr	r3, [pc, #492]	; (800aa98 <AjustCenter+0x534>)
 800a8ac:	edd3 7a02 	vldr	s15, [r3, #8]
 800a8b0:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800a8b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a8b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8bc:	bfcc      	ite	gt
 800a8be:	2301      	movgt	r3, #1
 800a8c0:	2300      	movle	r3, #0
 800a8c2:	b2db      	uxtb	r3, r3
 800a8c4:	f083 0301 	eor.w	r3, r3, #1
 800a8c8:	b2db      	uxtb	r3, r3
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d1b8      	bne.n	800a840 <AjustCenter+0x2dc>
 800a8ce:	4b72      	ldr	r3, [pc, #456]	; (800aa98 <AjustCenter+0x534>)
 800a8d0:	edd3 7a02 	vldr	s15, [r3, #8]
 800a8d4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a8d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a8dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8e0:	bf4c      	ite	mi
 800a8e2:	2301      	movmi	r3, #1
 800a8e4:	2300      	movpl	r3, #0
 800a8e6:	b2db      	uxtb	r3, r3
 800a8e8:	f083 0301 	eor.w	r3, r3, #1
 800a8ec:	b2db      	uxtb	r3, r3
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d1a6      	bne.n	800a840 <AjustCenter+0x2dc>
				Compensate();//
				Pid[wall_ctrl].flag = 0;
				TargetAngularV = 0;
				return 61.5;
			}
		break;
 800a8f2:	e0b2      	b.n	800aa5a <AjustCenter+0x4f6>
			else if (Wall[Pos.X][Pos.Y].north == wall) //
 800a8f4:	4b69      	ldr	r3, [pc, #420]	; (800aa9c <AjustCenter+0x538>)
 800a8f6:	781b      	ldrb	r3, [r3, #0]
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	4b68      	ldr	r3, [pc, #416]	; (800aa9c <AjustCenter+0x538>)
 800a8fc:	785b      	ldrb	r3, [r3, #1]
 800a8fe:	4619      	mov	r1, r3
 800a900:	4a67      	ldr	r2, [pc, #412]	; (800aaa0 <AjustCenter+0x53c>)
 800a902:	0103      	lsls	r3, r0, #4
 800a904:	440b      	add	r3, r1
 800a906:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a90a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800a90e:	b2db      	uxtb	r3, r3
 800a910:	2b01      	cmp	r3, #1
 800a912:	f040 80a2 	bne.w	800aa5a <AjustCenter+0x4f6>
				Compensate();//
 800a916:	f7ff fe17 	bl	800a548 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800a91a:	4a5b      	ldr	r2, [pc, #364]	; (800aa88 <AjustCenter+0x524>)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	212c      	movs	r1, #44	; 0x2c
 800a920:	fb01 f303 	mul.w	r3, r1, r3
 800a924:	4413      	add	r3, r2
 800a926:	3328      	adds	r3, #40	; 0x28
 800a928:	2200      	movs	r2, #0
 800a92a:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a92c:	4b5d      	ldr	r3, [pc, #372]	; (800aaa4 <AjustCenter+0x540>)
 800a92e:	f04f 0200 	mov.w	r2, #0
 800a932:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a934:	4b5c      	ldr	r3, [pc, #368]	; (800aaa8 <AjustCenter+0x544>)
 800a936:	e09f      	b.n	800aa78 <AjustCenter+0x514>
	case west:
			if (Wall[Pos.X][Pos.Y].west == wall) //
 800a938:	4b58      	ldr	r3, [pc, #352]	; (800aa9c <AjustCenter+0x538>)
 800a93a:	781b      	ldrb	r3, [r3, #0]
 800a93c:	4618      	mov	r0, r3
 800a93e:	4b57      	ldr	r3, [pc, #348]	; (800aa9c <AjustCenter+0x538>)
 800a940:	785b      	ldrb	r3, [r3, #1]
 800a942:	4619      	mov	r1, r3
 800a944:	4a56      	ldr	r2, [pc, #344]	; (800aaa0 <AjustCenter+0x53c>)
 800a946:	0103      	lsls	r3, r0, #4
 800a948:	440b      	add	r3, r1
 800a94a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a94e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800a952:	b2db      	uxtb	r3, r3
 800a954:	2b01      	cmp	r3, #1
 800a956:	d159      	bne.n	800aa0c <AjustCenter+0x4a8>
			{
				//
				while( !(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) && !(-2< CurrentVelocity[BODY] && CurrentVelocity[BODY] <  2))
 800a958:	e005      	b.n	800a966 <AjustCenter+0x402>
					{
					ChangeLED(Pid[F_WALL_PID].flag);
 800a95a:	4b4b      	ldr	r3, [pc, #300]	; (800aa88 <AjustCenter+0x524>)
 800a95c:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800a960:	4618      	mov	r0, r3
 800a962:	f004 fe1b 	bl	800f59c <ChangeLED>
				while( !(( (3900 < Photo[FL] + Photo[FR]) && (Photo[FL] + Photo[FR] < 4100))) && !(-2< CurrentVelocity[BODY] && CurrentVelocity[BODY] <  2))
 800a966:	4b49      	ldr	r3, [pc, #292]	; (800aa8c <AjustCenter+0x528>)
 800a968:	ed93 7a00 	vldr	s14, [r3]
 800a96c:	4b47      	ldr	r3, [pc, #284]	; (800aa8c <AjustCenter+0x528>)
 800a96e:	edd3 7a03 	vldr	s15, [r3, #12]
 800a972:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a976:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800aa90 <AjustCenter+0x52c>
 800a97a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a97e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a982:	bfcc      	ite	gt
 800a984:	2301      	movgt	r3, #1
 800a986:	2300      	movle	r3, #0
 800a988:	b2db      	uxtb	r3, r3
 800a98a:	f083 0301 	eor.w	r3, r3, #1
 800a98e:	b2db      	uxtb	r3, r3
 800a990:	2b00      	cmp	r3, #0
 800a992:	d116      	bne.n	800a9c2 <AjustCenter+0x45e>
 800a994:	4b3d      	ldr	r3, [pc, #244]	; (800aa8c <AjustCenter+0x528>)
 800a996:	ed93 7a00 	vldr	s14, [r3]
 800a99a:	4b3c      	ldr	r3, [pc, #240]	; (800aa8c <AjustCenter+0x528>)
 800a99c:	edd3 7a03 	vldr	s15, [r3, #12]
 800a9a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a9a4:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800aa94 <AjustCenter+0x530>
 800a9a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9b0:	bf4c      	ite	mi
 800a9b2:	2301      	movmi	r3, #1
 800a9b4:	2300      	movpl	r3, #0
 800a9b6:	b2db      	uxtb	r3, r3
 800a9b8:	f083 0301 	eor.w	r3, r3, #1
 800a9bc:	b2db      	uxtb	r3, r3
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d045      	beq.n	800aa4e <AjustCenter+0x4ea>
 800a9c2:	4b35      	ldr	r3, [pc, #212]	; (800aa98 <AjustCenter+0x534>)
 800a9c4:	edd3 7a02 	vldr	s15, [r3, #8]
 800a9c8:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800a9cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9d4:	bfcc      	ite	gt
 800a9d6:	2301      	movgt	r3, #1
 800a9d8:	2300      	movle	r3, #0
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	f083 0301 	eor.w	r3, r3, #1
 800a9e0:	b2db      	uxtb	r3, r3
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d1b9      	bne.n	800a95a <AjustCenter+0x3f6>
 800a9e6:	4b2c      	ldr	r3, [pc, #176]	; (800aa98 <AjustCenter+0x534>)
 800a9e8:	edd3 7a02 	vldr	s15, [r3, #8]
 800a9ec:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a9f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9f8:	bf4c      	ite	mi
 800a9fa:	2301      	movmi	r3, #1
 800a9fc:	2300      	movpl	r3, #0
 800a9fe:	b2db      	uxtb	r3, r3
 800aa00:	f083 0301 	eor.w	r3, r3, #1
 800aa04:	b2db      	uxtb	r3, r3
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d1a7      	bne.n	800a95a <AjustCenter+0x3f6>
				Pid[wall_ctrl].flag = 0;
				TargetAngularV = 0;
				return 61.5;
			}
	default:
		break;
 800aa0a:	e020      	b.n	800aa4e <AjustCenter+0x4ea>
			else if (Wall[Pos.X][Pos.Y].east == wall) //
 800aa0c:	4b23      	ldr	r3, [pc, #140]	; (800aa9c <AjustCenter+0x538>)
 800aa0e:	781b      	ldrb	r3, [r3, #0]
 800aa10:	4618      	mov	r0, r3
 800aa12:	4b22      	ldr	r3, [pc, #136]	; (800aa9c <AjustCenter+0x538>)
 800aa14:	785b      	ldrb	r3, [r3, #1]
 800aa16:	4619      	mov	r1, r3
 800aa18:	4a21      	ldr	r2, [pc, #132]	; (800aaa0 <AjustCenter+0x53c>)
 800aa1a:	0103      	lsls	r3, r0, #4
 800aa1c:	440b      	add	r3, r1
 800aa1e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800aa22:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800aa26:	b2db      	uxtb	r3, r3
 800aa28:	2b01      	cmp	r3, #1
 800aa2a:	d110      	bne.n	800aa4e <AjustCenter+0x4ea>
				Compensate();//
 800aa2c:	f7ff fd8c 	bl	800a548 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800aa30:	4a15      	ldr	r2, [pc, #84]	; (800aa88 <AjustCenter+0x524>)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	212c      	movs	r1, #44	; 0x2c
 800aa36:	fb01 f303 	mul.w	r3, r1, r3
 800aa3a:	4413      	add	r3, r2
 800aa3c:	3328      	adds	r3, #40	; 0x28
 800aa3e:	2200      	movs	r2, #0
 800aa40:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800aa42:	4b18      	ldr	r3, [pc, #96]	; (800aaa4 <AjustCenter+0x540>)
 800aa44:	f04f 0200 	mov.w	r2, #0
 800aa48:	601a      	str	r2, [r3, #0]
				return 61.5;
 800aa4a:	4b17      	ldr	r3, [pc, #92]	; (800aaa8 <AjustCenter+0x544>)
 800aa4c:	e014      	b.n	800aa78 <AjustCenter+0x514>
		break;
 800aa4e:	bf00      	nop
 800aa50:	e004      	b.n	800aa5c <AjustCenter+0x4f8>
		break;
 800aa52:	bf00      	nop
 800aa54:	e002      	b.n	800aa5c <AjustCenter+0x4f8>
		break;
 800aa56:	bf00      	nop
 800aa58:	e000      	b.n	800aa5c <AjustCenter+0x4f8>
		break;
 800aa5a:	bf00      	nop
	}
	Pid[wall_ctrl].flag = 0;
 800aa5c:	4a0a      	ldr	r2, [pc, #40]	; (800aa88 <AjustCenter+0x524>)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	212c      	movs	r1, #44	; 0x2c
 800aa62:	fb01 f303 	mul.w	r3, r1, r3
 800aa66:	4413      	add	r3, r2
 800aa68:	3328      	adds	r3, #40	; 0x28
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 800aa6e:	4b0d      	ldr	r3, [pc, #52]	; (800aaa4 <AjustCenter+0x540>)
 800aa70:	f04f 0200 	mov.w	r2, #0
 800aa74:	601a      	str	r2, [r3, #0]
	return 45;
 800aa76:	4b0d      	ldr	r3, [pc, #52]	; (800aaac <AjustCenter+0x548>)
 800aa78:	ee07 3a90 	vmov	s15, r3
}
 800aa7c:	eeb0 0a67 	vmov.f32	s0, s15
 800aa80:	3708      	adds	r7, #8
 800aa82:	46bd      	mov	sp, r7
 800aa84:	bd80      	pop	{r7, pc}
 800aa86:	bf00      	nop
 800aa88:	20000318 	.word	0x20000318
 800aa8c:	20000560 	.word	0x20000560
 800aa90:	4573c000 	.word	0x4573c000
 800aa94:	45802000 	.word	0x45802000
 800aa98:	2000052c 	.word	0x2000052c
 800aa9c:	20000000 	.word	0x20000000
 800aaa0:	200009a0 	.word	0x200009a0
 800aaa4:	200004fc 	.word	0x200004fc
 800aaa8:	42760000 	.word	0x42760000
 800aaac:	42340000 	.word	0x42340000

0800aab0 <GoStraight>:
void GoStraight(float move_distance,  float explore_speed, float accel)
{
 800aab0:	b5b0      	push	{r4, r5, r7, lr}
 800aab2:	b086      	sub	sp, #24
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	ed87 0a03 	vstr	s0, [r7, #12]
 800aaba:	edc7 0a02 	vstr	s1, [r7, #8]
 800aabe:	ed87 1a01 	vstr	s2, [r7, #4]
	//explore_speed += accel;

	//
	//90
	//int keep_pulse = TotalPulse[BODY];
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 800aac2:	edd7 7a03 	vldr	s15, [r7, #12]
 800aac6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800aaca:	ee17 0a90 	vmov	r0, s15
 800aace:	f7fd fc73 	bl	80083b8 <__aeabi_f2d>
 800aad2:	a39a      	add	r3, pc, #616	; (adr r3, 800ad3c <GoStraight+0x28c>)
 800aad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad8:	f7fd fdf0 	bl	80086bc <__aeabi_ddiv>
 800aadc:	4603      	mov	r3, r0
 800aade:	460c      	mov	r4, r1
 800aae0:	4618      	mov	r0, r3
 800aae2:	4621      	mov	r1, r4
 800aae4:	f7fd ff70 	bl	80089c8 <__aeabi_d2iz>
 800aae8:	4603      	mov	r3, r0
 800aaea:	613b      	str	r3, [r7, #16]

	if(accel != 0) //
 800aaec:	edd7 7a01 	vldr	s15, [r7, #4]
 800aaf0:	eef5 7a40 	vcmp.f32	s15, #0.0
 800aaf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aaf8:	d022      	beq.n	800ab40 <GoStraight+0x90>
	{
		//
		WallWarn();
 800aafa:	f7fe fb55 	bl	80091a8 <WallWarn>
		ControlWall();
 800aafe:	f7fe fb5f 	bl	80091c0 <ControlWall>
		Accel( move_distance/2 , explore_speed+accel);	//	//explore
 800ab02:	edd7 7a03 	vldr	s15, [r7, #12]
 800ab06:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800ab0a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800ab0e:	ed97 7a02 	vldr	s14, [r7, #8]
 800ab12:	edd7 7a01 	vldr	s15, [r7, #4]
 800ab16:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ab1a:	eef0 0a67 	vmov.f32	s1, s15
 800ab1e:	eeb0 0a66 	vmov.f32	s0, s13
 800ab22:	f7ff fab5 	bl	800a090 <Accel>
		while( ( KeepPulse[BODY] + (target_pulse/2)) > ( TotalPulse[BODY]) )
 800ab26:	bf00      	nop
 800ab28:	4b7b      	ldr	r3, [pc, #492]	; (800ad18 <GoStraight+0x268>)
 800ab2a:	689a      	ldr	r2, [r3, #8]
 800ab2c:	693b      	ldr	r3, [r7, #16]
 800ab2e:	0fd9      	lsrs	r1, r3, #31
 800ab30:	440b      	add	r3, r1
 800ab32:	105b      	asrs	r3, r3, #1
 800ab34:	441a      	add	r2, r3
 800ab36:	4b79      	ldr	r3, [pc, #484]	; (800ad1c <GoStraight+0x26c>)
 800ab38:	689b      	ldr	r3, [r3, #8]
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	dcf4      	bgt.n	800ab28 <GoStraight+0x78>
 800ab3e:	e0bd      	b.n	800acbc <GoStraight+0x20c>
	//		}
		}
	}
	else
	{
		Pos.Act = straight;
 800ab40:	4b77      	ldr	r3, [pc, #476]	; (800ad20 <GoStraight+0x270>)
 800ab42:	2205      	movs	r2, #5
 800ab44:	719a      	strb	r2, [r3, #6]
		WallSafe();
 800ab46:	f7fe fb23 	bl	8009190 <WallSafe>
		ControlWall();
 800ab4a:	f7fe fb39 	bl	80091c0 <ControlWall>
		Calc = SearchOrFast;
 800ab4e:	4b75      	ldr	r3, [pc, #468]	; (800ad24 <GoStraight+0x274>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	4a75      	ldr	r2, [pc, #468]	; (800ad28 <GoStraight+0x278>)
 800ab54:	6013      	str	r3, [r2, #0]
		_Bool wall_cut=false;
 800ab56:	2300      	movs	r3, #0
 800ab58:	75fb      	strb	r3, [r7, #23]
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 800ab5a:	e0a4      	b.n	800aca6 <GoStraight+0x1f6>
		{
			//45mm
			//ControlWall();
			// <=   
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 800ab5c:	4b6e      	ldr	r3, [pc, #440]	; (800ad18 <GoStraight+0x268>)
 800ab5e:	689b      	ldr	r3, [r3, #8]
 800ab60:	4618      	mov	r0, r3
 800ab62:	f7fd fc17 	bl	8008394 <__aeabi_i2d>
 800ab66:	4604      	mov	r4, r0
 800ab68:	460d      	mov	r5, r1
 800ab6a:	6938      	ldr	r0, [r7, #16]
 800ab6c:	f7fd fc12 	bl	8008394 <__aeabi_i2d>
 800ab70:	a365      	add	r3, pc, #404	; (adr r3, 800ad08 <GoStraight+0x258>)
 800ab72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab76:	f7fd fc77 	bl	8008468 <__aeabi_dmul>
 800ab7a:	4602      	mov	r2, r0
 800ab7c:	460b      	mov	r3, r1
 800ab7e:	4620      	mov	r0, r4
 800ab80:	4629      	mov	r1, r5
 800ab82:	f7fd fabb 	bl	80080fc <__adddf3>
 800ab86:	4603      	mov	r3, r0
 800ab88:	460c      	mov	r4, r1
 800ab8a:	4625      	mov	r5, r4
 800ab8c:	461c      	mov	r4, r3
 800ab8e:	4b63      	ldr	r3, [pc, #396]	; (800ad1c <GoStraight+0x26c>)
 800ab90:	689b      	ldr	r3, [r3, #8]
 800ab92:	4618      	mov	r0, r3
 800ab94:	f7fd fbfe 	bl	8008394 <__aeabi_i2d>
 800ab98:	4602      	mov	r2, r0
 800ab9a:	460b      	mov	r3, r1
 800ab9c:	4620      	mov	r0, r4
 800ab9e:	4629      	mov	r1, r5
 800aba0:	f7fd fed4 	bl	800894c <__aeabi_dcmplt>
 800aba4:	4603      	mov	r3, r0
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d011      	beq.n	800abce <GoStraight+0x11e>
			{
				WallWarn();
 800abaa:	f7fe fafd 	bl	80091a8 <WallWarn>
				PIDChangeFlag(L_WALL_PID, 0);
 800abae:	2100      	movs	r1, #0
 800abb0:	2002      	movs	r0, #2
 800abb2:	f005 fa89 	bl	80100c8 <PIDChangeFlag>
				PIDChangeFlag(R_WALL_PID, 0);
 800abb6:	2100      	movs	r1, #0
 800abb8:	2003      	movs	r0, #3
 800abba:	f005 fa85 	bl	80100c8 <PIDChangeFlag>
				PIDChangeFlag(D_WALL_PID, 0);
 800abbe:	2100      	movs	r1, #0
 800abc0:	2001      	movs	r0, #1
 800abc2:	f005 fa81 	bl	80100c8 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 800abc6:	2101      	movs	r1, #1
 800abc8:	2000      	movs	r0, #0
 800abca:	f005 fa7d 	bl	80100c8 <PIDChangeFlag>
				//TotalPulseKeepPulse
			}

			if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 800abce:	4b52      	ldr	r3, [pc, #328]	; (800ad18 <GoStraight+0x268>)
 800abd0:	689b      	ldr	r3, [r3, #8]
 800abd2:	4618      	mov	r0, r3
 800abd4:	f7fd fbde 	bl	8008394 <__aeabi_i2d>
 800abd8:	4604      	mov	r4, r0
 800abda:	460d      	mov	r5, r1
 800abdc:	6938      	ldr	r0, [r7, #16]
 800abde:	f7fd fbd9 	bl	8008394 <__aeabi_i2d>
 800abe2:	a34b      	add	r3, pc, #300	; (adr r3, 800ad10 <GoStraight+0x260>)
 800abe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abe8:	f7fd fc3e 	bl	8008468 <__aeabi_dmul>
 800abec:	4602      	mov	r2, r0
 800abee:	460b      	mov	r3, r1
 800abf0:	4620      	mov	r0, r4
 800abf2:	4629      	mov	r1, r5
 800abf4:	f7fd fa82 	bl	80080fc <__adddf3>
 800abf8:	4603      	mov	r3, r0
 800abfa:	460c      	mov	r4, r1
 800abfc:	4625      	mov	r5, r4
 800abfe:	461c      	mov	r4, r3
 800ac00:	4b46      	ldr	r3, [pc, #280]	; (800ad1c <GoStraight+0x26c>)
 800ac02:	689b      	ldr	r3, [r3, #8]
 800ac04:	4618      	mov	r0, r3
 800ac06:	f7fd fbc5 	bl	8008394 <__aeabi_i2d>
 800ac0a:	4602      	mov	r2, r0
 800ac0c:	460b      	mov	r3, r1
 800ac0e:	4620      	mov	r0, r4
 800ac10:	4629      	mov	r1, r5
 800ac12:	f7fd fe9b 	bl	800894c <__aeabi_dcmplt>
 800ac16:	4603      	mov	r3, r0
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d00d      	beq.n	800ac38 <GoStraight+0x188>
 800ac1c:	4b42      	ldr	r3, [pc, #264]	; (800ad28 <GoStraight+0x278>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d109      	bne.n	800ac38 <GoStraight+0x188>
			{
				wall_set();//
 800ac24:	f000 ff46 	bl	800bab4 <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 800ac28:	2201      	movs	r2, #1
 800ac2a:	2109      	movs	r1, #9
 800ac2c:	2006      	movs	r0, #6
 800ac2e:	f001 f8af 	bl	800bd90 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 800ac32:	4b3d      	ldr	r3, [pc, #244]	; (800ad28 <GoStraight+0x278>)
 800ac34:	2201      	movs	r2, #1
 800ac36:	601a      	str	r2, [r3, #0]
			}
			if(wall_cut == false && ((50/*LEFT_WALL*0.7f*/ > Photo[SL]) || (50/*RIGHT_WALL*0.7f*/ > Photo[SR])) )
 800ac38:	7dfb      	ldrb	r3, [r7, #23]
 800ac3a:	f083 0301 	eor.w	r3, r3, #1
 800ac3e:	b2db      	uxtb	r3, r3
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d030      	beq.n	800aca6 <GoStraight+0x1f6>
 800ac44:	4b39      	ldr	r3, [pc, #228]	; (800ad2c <GoStraight+0x27c>)
 800ac46:	edd3 7a02 	vldr	s15, [r3, #8]
 800ac4a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800ad30 <GoStraight+0x280>
 800ac4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac56:	d40a      	bmi.n	800ac6e <GoStraight+0x1be>
 800ac58:	4b34      	ldr	r3, [pc, #208]	; (800ad2c <GoStraight+0x27c>)
 800ac5a:	edd3 7a01 	vldr	s15, [r3, #4]
 800ac5e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800ad30 <GoStraight+0x280>
 800ac62:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac6a:	d400      	bmi.n	800ac6e <GoStraight+0x1be>
 800ac6c:	e01b      	b.n	800aca6 <GoStraight+0x1f6>
			{//
				TotalPulse[BODY] = KeepPulse[BODY] + (target_pulse-Wall_Cut_Val);
 800ac6e:	4b2a      	ldr	r3, [pc, #168]	; (800ad18 <GoStraight+0x268>)
 800ac70:	689b      	ldr	r3, [r3, #8]
 800ac72:	ee07 3a90 	vmov	s15, r3
 800ac76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	ee07 3a90 	vmov	s15, r3
 800ac80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac84:	eddf 6a2b 	vldr	s13, [pc, #172]	; 800ad34 <GoStraight+0x284>
 800ac88:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ac8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ac90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ac94:	ee17 2a90 	vmov	r2, s15
 800ac98:	4b20      	ldr	r3, [pc, #128]	; (800ad1c <GoStraight+0x26c>)
 800ac9a:	609a      	str	r2, [r3, #8]
				//target_pulse = TotalPulse[BODY] -KeepPulse[BODY] + Wall_Cut_Val;
				wall_cut = true;
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	75fb      	strb	r3, [r7, #23]
				ChangeLED(3);
 800aca0:	2003      	movs	r0, #3
 800aca2:	f004 fc7b 	bl	800f59c <ChangeLED>
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 800aca6:	4b1c      	ldr	r3, [pc, #112]	; (800ad18 <GoStraight+0x268>)
 800aca8:	689a      	ldr	r2, [r3, #8]
 800acaa:	693b      	ldr	r3, [r7, #16]
 800acac:	441a      	add	r2, r3
 800acae:	4b1b      	ldr	r3, [pc, #108]	; (800ad1c <GoStraight+0x26c>)
 800acb0:	689b      	ldr	r3, [r3, #8]
 800acb2:	429a      	cmp	r2, r3
 800acb4:	f73f af52 	bgt.w	800ab5c <GoStraight+0xac>
	//		if( ( keep_pulse + (target_pulse/2) )  <= ( TotalPulse[BODY]) )	//
	//		{
	//			Acceleration = 0;
	//		}
		}
		wall_cut = false;
 800acb8:	2300      	movs	r3, #0
 800acba:	75fb      	strb	r3, [r7, #23]

	}
	ChangeLED(0);
 800acbc:	2000      	movs	r0, #0
 800acbe:	f004 fc6d 	bl	800f59c <ChangeLED>
	//
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
//	int target_pulse = (int)(2*(move_distance/2)/MM_PER_PULSE);
//	int keep_pulse = TotalPulse[BODY];
	//WallWarn();
	Acceleration = 0;
 800acc2:	4b1d      	ldr	r3, [pc, #116]	; (800ad38 <GoStraight+0x288>)
 800acc4:	f04f 0200 	mov.w	r2, #0
 800acc8:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += target_pulse;
 800acca:	4b13      	ldr	r3, [pc, #76]	; (800ad18 <GoStraight+0x268>)
 800accc:	689a      	ldr	r2, [r3, #8]
 800acce:	693b      	ldr	r3, [r7, #16]
 800acd0:	4413      	add	r3, r2
 800acd2:	4a11      	ldr	r2, [pc, #68]	; (800ad18 <GoStraight+0x268>)
 800acd4:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800acd6:	4b10      	ldr	r3, [pc, #64]	; (800ad18 <GoStraight+0x268>)
 800acd8:	681a      	ldr	r2, [r3, #0]
 800acda:	693b      	ldr	r3, [r7, #16]
 800acdc:	0fd9      	lsrs	r1, r3, #31
 800acde:	440b      	add	r3, r1
 800ace0:	105b      	asrs	r3, r3, #1
 800ace2:	4413      	add	r3, r2
 800ace4:	4a0c      	ldr	r2, [pc, #48]	; (800ad18 <GoStraight+0x268>)
 800ace6:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800ace8:	4b0b      	ldr	r3, [pc, #44]	; (800ad18 <GoStraight+0x268>)
 800acea:	685a      	ldr	r2, [r3, #4]
 800acec:	693b      	ldr	r3, [r7, #16]
 800acee:	0fd9      	lsrs	r1, r3, #31
 800acf0:	440b      	add	r3, r1
 800acf2:	105b      	asrs	r3, r3, #1
 800acf4:	4413      	add	r3, r2
 800acf6:	4a08      	ldr	r2, [pc, #32]	; (800ad18 <GoStraight+0x268>)
 800acf8:	6053      	str	r3, [r2, #4]

	//U

	//

}
 800acfa:	bf00      	nop
 800acfc:	3718      	adds	r7, #24
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bdb0      	pop	{r4, r5, r7, pc}
 800ad02:	bf00      	nop
 800ad04:	f3af 8000 	nop.w
 800ad08:	9999999a 	.word	0x9999999a
 800ad0c:	3fd99999 	.word	0x3fd99999
 800ad10:	9999999a 	.word	0x9999999a
 800ad14:	3fe99999 	.word	0x3fe99999
 800ad18:	20000554 	.word	0x20000554
 800ad1c:	20000520 	.word	0x20000520
 800ad20:	20000000 	.word	0x20000000
 800ad24:	20000ba0 	.word	0x20000ba0
 800ad28:	20000ba4 	.word	0x20000ba4
 800ad2c:	20000560 	.word	0x20000560
 800ad30:	42480000 	.word	0x42480000
 800ad34:	4792c122 	.word	0x4792c122
 800ad38:	2000022c 	.word	0x2000022c
 800ad3c:	23ca2666 	.word	0x23ca2666
 800ad40:	3f509268 	.word	0x3f509268

0800ad44 <TurnRight>:
void TurnRight(char mode)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b084      	sub	sp, #16
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	71fb      	strb	r3, [r7, #7]
	//

	switch( mode )
 800ad4e:	79fb      	ldrb	r3, [r7, #7]
 800ad50:	2b53      	cmp	r3, #83	; 0x53
 800ad52:	d027      	beq.n	800ada4 <TurnRight+0x60>
 800ad54:	2b54      	cmp	r3, #84	; 0x54
 800ad56:	d000      	beq.n	800ad5a <TurnRight+0x16>
	case 'S':
		//
		SlalomRight();
		break;
	default :
		break;
 800ad58:	e027      	b.n	800adaa <TurnRight+0x66>
		Decel(45, 0);
 800ad5a:	eddf 0a16 	vldr	s1, [pc, #88]	; 800adb4 <TurnRight+0x70>
 800ad5e:	ed9f 0a16 	vldr	s0, [pc, #88]	; 800adb8 <TurnRight+0x74>
 800ad62:	f7ff fa9d 	bl	800a2a0 <Decel>
		EmitterOFF();
 800ad66:	f004 fc0b 	bl	800f580 <EmitterOFF>
		Rotate( 90 , 2*M_PI);//1.5
 800ad6a:	eddf 0a14 	vldr	s1, [pc, #80]	; 800adbc <TurnRight+0x78>
 800ad6e:	ed9f 0a14 	vldr	s0, [pc, #80]	; 800adc0 <TurnRight+0x7c>
 800ad72:	f7fe fb81 	bl	8009478 <Rotate>
		float acc = AjustCenter();
 800ad76:	f7ff fbf5 	bl	800a564 <AjustCenter>
 800ad7a:	ed87 0a03 	vstr	s0, [r7, #12]
		EmitterON();
 800ad7e:	f004 fbf1 	bl	800f564 <EmitterON>
		HAL_Delay(100);
 800ad82:	2064      	movs	r0, #100	; 0x64
 800ad84:	f005 fce4 	bl	8010750 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800ad88:	2101      	movs	r1, #1
 800ad8a:	2000      	movs	r0, #0
 800ad8c:	f005 f99c 	bl	80100c8 <PIDChangeFlag>
		Accel(acc, ExploreVelocity);
 800ad90:	4b0c      	ldr	r3, [pc, #48]	; (800adc4 <TurnRight+0x80>)
 800ad92:	edd3 7a00 	vldr	s15, [r3]
 800ad96:	eef0 0a67 	vmov.f32	s1, s15
 800ad9a:	ed97 0a03 	vldr	s0, [r7, #12]
 800ad9e:	f7ff f977 	bl	800a090 <Accel>
		break;
 800ada2:	e002      	b.n	800adaa <TurnRight+0x66>
		SlalomRight();
 800ada4:	f7fe fdac 	bl	8009900 <SlalomRight>
		break;
 800ada8:	bf00      	nop
	}


}
 800adaa:	bf00      	nop
 800adac:	3710      	adds	r7, #16
 800adae:	46bd      	mov	sp, r7
 800adb0:	bd80      	pop	{r7, pc}
 800adb2:	bf00      	nop
 800adb4:	00000000 	.word	0x00000000
 800adb8:	42340000 	.word	0x42340000
 800adbc:	40c90fdb 	.word	0x40c90fdb
 800adc0:	42b40000 	.word	0x42b40000
 800adc4:	20000770 	.word	0x20000770

0800adc8 <TurnLeft>:
void TurnLeft(char mode)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b084      	sub	sp, #16
 800adcc:	af00      	add	r7, sp, #0
 800adce:	4603      	mov	r3, r0
 800add0:	71fb      	strb	r3, [r7, #7]
	//
	//
	//
	//

	switch( mode )
 800add2:	79fb      	ldrb	r3, [r7, #7]
 800add4:	2b53      	cmp	r3, #83	; 0x53
 800add6:	d02a      	beq.n	800ae2e <TurnLeft+0x66>
 800add8:	2b54      	cmp	r3, #84	; 0x54
 800adda:	d000      	beq.n	800adde <TurnLeft+0x16>
	case 'S':
		//
		SlalomLeft();
		break;
	default :
		break;
 800addc:	e02a      	b.n	800ae34 <TurnLeft+0x6c>
		Decel(45, 0);
 800adde:	eddf 0a17 	vldr	s1, [pc, #92]	; 800ae3c <TurnLeft+0x74>
 800ade2:	ed9f 0a17 	vldr	s0, [pc, #92]	; 800ae40 <TurnLeft+0x78>
 800ade6:	f7ff fa5b 	bl	800a2a0 <Decel>
		EmitterOFF();
 800adea:	f004 fbc9 	bl	800f580 <EmitterOFF>
		Rotate( 90 , -2*M_PI);//-1.5
 800adee:	eddf 0a15 	vldr	s1, [pc, #84]	; 800ae44 <TurnLeft+0x7c>
 800adf2:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800ae48 <TurnLeft+0x80>
 800adf6:	f7fe fb3f 	bl	8009478 <Rotate>
		EmitterON();
 800adfa:	f004 fbb3 	bl	800f564 <EmitterON>
		HAL_Delay(100);
 800adfe:	2064      	movs	r0, #100	; 0x64
 800ae00:	f005 fca6 	bl	8010750 <HAL_Delay>
		float acc = AjustCenter();
 800ae04:	f7ff fbae 	bl	800a564 <AjustCenter>
 800ae08:	ed87 0a03 	vstr	s0, [r7, #12]
		HAL_Delay(100);
 800ae0c:	2064      	movs	r0, #100	; 0x64
 800ae0e:	f005 fc9f 	bl	8010750 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800ae12:	2101      	movs	r1, #1
 800ae14:	2000      	movs	r0, #0
 800ae16:	f005 f957 	bl	80100c8 <PIDChangeFlag>
		Accel(acc, ExploreVelocity);
 800ae1a:	4b0c      	ldr	r3, [pc, #48]	; (800ae4c <TurnLeft+0x84>)
 800ae1c:	edd3 7a00 	vldr	s15, [r3]
 800ae20:	eef0 0a67 	vmov.f32	s1, s15
 800ae24:	ed97 0a03 	vldr	s0, [r7, #12]
 800ae28:	f7ff f932 	bl	800a090 <Accel>
		break;
 800ae2c:	e002      	b.n	800ae34 <TurnLeft+0x6c>
		SlalomLeft();
 800ae2e:	f7fe ff53 	bl	8009cd8 <SlalomLeft>
		break;
 800ae32:	bf00      	nop
	}

}
 800ae34:	bf00      	nop
 800ae36:	3710      	adds	r7, #16
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	bd80      	pop	{r7, pc}
 800ae3c:	00000000 	.word	0x00000000
 800ae40:	42340000 	.word	0x42340000
 800ae44:	c0c90fdb 	.word	0xc0c90fdb
 800ae48:	42b40000 	.word	0x42b40000
 800ae4c:	20000770 	.word	0x20000770

0800ae50 <GoBack>:
void GoBack()
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b082      	sub	sp, #8
 800ae54:	af00      	add	r7, sp, #0
	//
	Decel(45, 0);
 800ae56:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800aecc <GoBack+0x7c>
 800ae5a:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800aed0 <GoBack+0x80>
 800ae5e:	f7ff fa1f 	bl	800a2a0 <Decel>
	float acc = AjustCenter();
 800ae62:	f7ff fb7f 	bl	800a564 <AjustCenter>
 800ae66:	ed87 0a01 	vstr	s0, [r7, #4]

	Rotate(180, 2*M_PI);// //
	EmitterON();

#else
	Pos.Dir = right;
 800ae6a:	4b1a      	ldr	r3, [pc, #104]	; (800aed4 <GoBack+0x84>)
 800ae6c:	2201      	movs	r2, #1
 800ae6e:	711a      	strb	r2, [r3, #4]
	Rotate(90, 2*M_PI);// //
 800ae70:	eddf 0a19 	vldr	s1, [pc, #100]	; 800aed8 <GoBack+0x88>
 800ae74:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800aedc <GoBack+0x8c>
 800ae78:	f7fe fafe 	bl	8009478 <Rotate>
	acc = AjustCenter();
 800ae7c:	f7ff fb72 	bl	800a564 <AjustCenter>
 800ae80:	ed87 0a01 	vstr	s0, [r7, #4]
	Pos.Dir = right;
 800ae84:	4b13      	ldr	r3, [pc, #76]	; (800aed4 <GoBack+0x84>)
 800ae86:	2201      	movs	r2, #1
 800ae88:	711a      	strb	r2, [r3, #4]
	Rotate(90, 2*M_PI);
 800ae8a:	eddf 0a13 	vldr	s1, [pc, #76]	; 800aed8 <GoBack+0x88>
 800ae8e:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800aedc <GoBack+0x8c>
 800ae92:	f7fe faf1 	bl	8009478 <Rotate>
	Pos.Dir = back;
 800ae96:	4b0f      	ldr	r3, [pc, #60]	; (800aed4 <GoBack+0x84>)
 800ae98:	2202      	movs	r2, #2
 800ae9a:	711a      	strb	r2, [r3, #4]

#endif

	acc = AjustCenter();
 800ae9c:	f7ff fb62 	bl	800a564 <AjustCenter>
 800aea0:	ed87 0a01 	vstr	s0, [r7, #4]
	Angle = TargetAngle;
 800aea4:	4b0e      	ldr	r3, [pc, #56]	; (800aee0 <GoBack+0x90>)
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	4a0e      	ldr	r2, [pc, #56]	; (800aee4 <GoBack+0x94>)
 800aeaa:	6013      	str	r3, [r2, #0]

	HAL_Delay(200);
 800aeac:	20c8      	movs	r0, #200	; 0xc8
 800aeae:	f005 fc4f 	bl	8010750 <HAL_Delay>

	Accel(acc, ExploreVelocity);
 800aeb2:	4b0d      	ldr	r3, [pc, #52]	; (800aee8 <GoBack+0x98>)
 800aeb4:	edd3 7a00 	vldr	s15, [r3]
 800aeb8:	eef0 0a67 	vmov.f32	s1, s15
 800aebc:	ed97 0a01 	vldr	s0, [r7, #4]
 800aec0:	f7ff f8e6 	bl	800a090 <Accel>
	//

}
 800aec4:	bf00      	nop
 800aec6:	3708      	adds	r7, #8
 800aec8:	46bd      	mov	sp, r7
 800aeca:	bd80      	pop	{r7, pc}
 800aecc:	00000000 	.word	0x00000000
 800aed0:	42340000 	.word	0x42340000
 800aed4:	20000000 	.word	0x20000000
 800aed8:	40c90fdb 	.word	0x40c90fdb
 800aedc:	42b40000 	.word	0x42b40000
 800aee0:	20000518 	.word	0x20000518
 800aee4:	20000228 	.word	0x20000228
 800aee8:	20000770 	.word	0x20000770

0800aeec <changeDirection>:

void changeDirection()
{
 800aeec:	b480      	push	{r7}
 800aeee:	af00      	add	r7, sp, #0
	//
	//
		//xy1

	if(Pos.X + 1 == Pos.NextX)
 800aef0:	4b17      	ldr	r3, [pc, #92]	; (800af50 <changeDirection+0x64>)
 800aef2:	781b      	ldrb	r3, [r3, #0]
 800aef4:	3301      	adds	r3, #1
 800aef6:	4a16      	ldr	r2, [pc, #88]	; (800af50 <changeDirection+0x64>)
 800aef8:	7a12      	ldrb	r2, [r2, #8]
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d103      	bne.n	800af06 <changeDirection+0x1a>
	{
		Pos.NextCar = east;
 800aefe:	4b14      	ldr	r3, [pc, #80]	; (800af50 <changeDirection+0x64>)
 800af00:	2201      	movs	r2, #1
 800af02:	72da      	strb	r2, [r3, #11]
	else if(Pos.Y - 1 == Pos.NextY)
	{
		Pos.NextCar = south;
	}

}
 800af04:	e01f      	b.n	800af46 <changeDirection+0x5a>
	else if(Pos.X - 1 == Pos.NextX)
 800af06:	4b12      	ldr	r3, [pc, #72]	; (800af50 <changeDirection+0x64>)
 800af08:	781b      	ldrb	r3, [r3, #0]
 800af0a:	3b01      	subs	r3, #1
 800af0c:	4a10      	ldr	r2, [pc, #64]	; (800af50 <changeDirection+0x64>)
 800af0e:	7a12      	ldrb	r2, [r2, #8]
 800af10:	4293      	cmp	r3, r2
 800af12:	d103      	bne.n	800af1c <changeDirection+0x30>
		Pos.NextCar = west;
 800af14:	4b0e      	ldr	r3, [pc, #56]	; (800af50 <changeDirection+0x64>)
 800af16:	2203      	movs	r2, #3
 800af18:	72da      	strb	r2, [r3, #11]
}
 800af1a:	e014      	b.n	800af46 <changeDirection+0x5a>
	else if(Pos.Y + 1 == Pos.NextY)
 800af1c:	4b0c      	ldr	r3, [pc, #48]	; (800af50 <changeDirection+0x64>)
 800af1e:	785b      	ldrb	r3, [r3, #1]
 800af20:	3301      	adds	r3, #1
 800af22:	4a0b      	ldr	r2, [pc, #44]	; (800af50 <changeDirection+0x64>)
 800af24:	7a52      	ldrb	r2, [r2, #9]
 800af26:	4293      	cmp	r3, r2
 800af28:	d103      	bne.n	800af32 <changeDirection+0x46>
		Pos.NextCar = north;
 800af2a:	4b09      	ldr	r3, [pc, #36]	; (800af50 <changeDirection+0x64>)
 800af2c:	2200      	movs	r2, #0
 800af2e:	72da      	strb	r2, [r3, #11]
}
 800af30:	e009      	b.n	800af46 <changeDirection+0x5a>
	else if(Pos.Y - 1 == Pos.NextY)
 800af32:	4b07      	ldr	r3, [pc, #28]	; (800af50 <changeDirection+0x64>)
 800af34:	785b      	ldrb	r3, [r3, #1]
 800af36:	3b01      	subs	r3, #1
 800af38:	4a05      	ldr	r2, [pc, #20]	; (800af50 <changeDirection+0x64>)
 800af3a:	7a52      	ldrb	r2, [r2, #9]
 800af3c:	4293      	cmp	r3, r2
 800af3e:	d102      	bne.n	800af46 <changeDirection+0x5a>
		Pos.NextCar = south;
 800af40:	4b03      	ldr	r3, [pc, #12]	; (800af50 <changeDirection+0x64>)
 800af42:	2202      	movs	r2, #2
 800af44:	72da      	strb	r2, [r3, #11]
}
 800af46:	bf00      	nop
 800af48:	46bd      	mov	sp, r7
 800af4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4e:	4770      	bx	lr
 800af50:	20000000 	.word	0x20000000

0800af54 <Aim>:
void Aim()
{	//
 800af54:	b580      	push	{r7, lr}
 800af56:	b082      	sub	sp, #8
 800af58:	af00      	add	r7, sp, #0

	//
	changeDirection();
 800af5a:	f7ff ffc7 	bl	800aeec <changeDirection>

	//
	int now = Pos.Car % 4;
 800af5e:	4b27      	ldr	r3, [pc, #156]	; (800affc <Aim+0xa8>)
 800af60:	795b      	ldrb	r3, [r3, #5]
 800af62:	f003 0303 	and.w	r3, r3, #3
 800af66:	607b      	str	r3, [r7, #4]
	int next = Pos.NextCar % 4;
 800af68:	4b24      	ldr	r3, [pc, #144]	; (800affc <Aim+0xa8>)
 800af6a:	7adb      	ldrb	r3, [r3, #11]
 800af6c:	f003 0303 	and.w	r3, r3, #3
 800af70:	603b      	str	r3, [r7, #0]

	//
	switch(next-now)
 800af72:	683a      	ldr	r2, [r7, #0]
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	1ad3      	subs	r3, r2, r3
 800af78:	3302      	adds	r3, #2
 800af7a:	2b04      	cmp	r3, #4
 800af7c:	d834      	bhi.n	800afe8 <Aim+0x94>
 800af7e:	a201      	add	r2, pc, #4	; (adr r2, 800af84 <Aim+0x30>)
 800af80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af84:	0800afd5 	.word	0x0800afd5
 800af88:	0800afad 	.word	0x0800afad
 800af8c:	0800afe9 	.word	0x0800afe9
 800af90:	0800af99 	.word	0x0800af99
 800af94:	0800afc1 	.word	0x0800afc1
	{
	case 0:
		break;
	case 1:
		Pos.Dir = right;
 800af98:	4b18      	ldr	r3, [pc, #96]	; (800affc <Aim+0xa8>)
 800af9a:	2201      	movs	r2, #1
 800af9c:	711a      	strb	r2, [r3, #4]
		Rotate( 90 , 2*M_PI);
 800af9e:	eddf 0a18 	vldr	s1, [pc, #96]	; 800b000 <Aim+0xac>
 800afa2:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800b004 <Aim+0xb0>
 800afa6:	f7fe fa67 	bl	8009478 <Rotate>
		break;
 800afaa:	e01e      	b.n	800afea <Aim+0x96>
	case -1:
		Pos.Dir = left;
 800afac:	4b13      	ldr	r3, [pc, #76]	; (800affc <Aim+0xa8>)
 800afae:	2203      	movs	r2, #3
 800afb0:	711a      	strb	r2, [r3, #4]
		Rotate( 90 , -2*M_PI);
 800afb2:	eddf 0a15 	vldr	s1, [pc, #84]	; 800b008 <Aim+0xb4>
 800afb6:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800b004 <Aim+0xb0>
 800afba:	f7fe fa5d 	bl	8009478 <Rotate>
		break;
 800afbe:	e014      	b.n	800afea <Aim+0x96>
	case 2:
		Pos.Dir = back;
 800afc0:	4b0e      	ldr	r3, [pc, #56]	; (800affc <Aim+0xa8>)
 800afc2:	2202      	movs	r2, #2
 800afc4:	711a      	strb	r2, [r3, #4]
		Rotate( 180 , 2*M_PI);
 800afc6:	eddf 0a0e 	vldr	s1, [pc, #56]	; 800b000 <Aim+0xac>
 800afca:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800b00c <Aim+0xb8>
 800afce:	f7fe fa53 	bl	8009478 <Rotate>
		break;
 800afd2:	e00a      	b.n	800afea <Aim+0x96>
	case -2:
		Pos.Dir = back;
 800afd4:	4b09      	ldr	r3, [pc, #36]	; (800affc <Aim+0xa8>)
 800afd6:	2202      	movs	r2, #2
 800afd8:	711a      	strb	r2, [r3, #4]
		Rotate( 180 , -2*M_PI);
 800afda:	eddf 0a0b 	vldr	s1, [pc, #44]	; 800b008 <Aim+0xb4>
 800afde:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 800b00c <Aim+0xb8>
 800afe2:	f7fe fa49 	bl	8009478 <Rotate>
		break;
 800afe6:	e000      	b.n	800afea <Aim+0x96>
	default:
		break;
 800afe8:	bf00      	nop
	}
	Pos.Car = Pos.NextCar;
 800afea:	4b04      	ldr	r3, [pc, #16]	; (800affc <Aim+0xa8>)
 800afec:	7ada      	ldrb	r2, [r3, #11]
 800afee:	4b03      	ldr	r3, [pc, #12]	; (800affc <Aim+0xa8>)
 800aff0:	715a      	strb	r2, [r3, #5]
}
 800aff2:	bf00      	nop
 800aff4:	3708      	adds	r7, #8
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}
 800affa:	bf00      	nop
 800affc:	20000000 	.word	0x20000000
 800b000:	40c90fdb 	.word	0x40c90fdb
 800b004:	42b40000 	.word	0x42b40000
 800b008:	c0c90fdb 	.word	0xc0c90fdb
 800b00c:	43340000 	.word	0x43340000

0800b010 <SelectAction>:
//{
//
//}
//
 void SelectAction(char turn_mode)	//
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b082      	sub	sp, #8
 800b014:	af00      	add	r7, sp, #0
 800b016:	4603      	mov	r3, r0
 800b018:	71fb      	strb	r3, [r7, #7]
	//
	switch(Pos.Dir%4) //
 800b01a:	4b1b      	ldr	r3, [pc, #108]	; (800b088 <SelectAction+0x78>)
 800b01c:	791b      	ldrb	r3, [r3, #4]
 800b01e:	f003 0303 	and.w	r3, r3, #3
 800b022:	2b03      	cmp	r3, #3
 800b024:	d82a      	bhi.n	800b07c <SelectAction+0x6c>
 800b026:	a201      	add	r2, pc, #4	; (adr r2, 800b02c <SelectAction+0x1c>)
 800b028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b02c:	0800b03d 	.word	0x0800b03d
 800b030:	0800b063 	.word	0x0800b063
 800b034:	0800b077 	.word	0x0800b077
 800b038:	0800b06d 	.word	0x0800b06d
	{
	//
	case front:
		//flag
		//PIDChangeFlag( A_VELO_PID, 1);
		AddVelocity = 0;
 800b03c:	4b13      	ldr	r3, [pc, #76]	; (800b08c <SelectAction+0x7c>)
 800b03e:	f04f 0200 	mov.w	r2, #0
 800b042:	601a      	str	r2, [r3, #0]
		GoStraight(90, ExploreVelocity, AddVelocity);
 800b044:	4b12      	ldr	r3, [pc, #72]	; (800b090 <SelectAction+0x80>)
 800b046:	edd3 7a00 	vldr	s15, [r3]
 800b04a:	4b10      	ldr	r3, [pc, #64]	; (800b08c <SelectAction+0x7c>)
 800b04c:	ed93 7a00 	vldr	s14, [r3]
 800b050:	eeb0 1a47 	vmov.f32	s2, s14
 800b054:	eef0 0a67 	vmov.f32	s1, s15
 800b058:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800b094 <SelectAction+0x84>
 800b05c:	f7ff fd28 	bl	800aab0 <GoStraight>

		break;
 800b060:	e00d      	b.n	800b07e <SelectAction+0x6e>
	//
	case right:	//
		//etc
		TurnRight(turn_mode);
 800b062:	79fb      	ldrb	r3, [r7, #7]
 800b064:	4618      	mov	r0, r3
 800b066:	f7ff fe6d 	bl	800ad44 <TurnRight>
		break;
 800b06a:	e008      	b.n	800b07e <SelectAction+0x6e>
	//
	case left:
		TurnLeft(turn_mode);
 800b06c:	79fb      	ldrb	r3, [r7, #7]
 800b06e:	4618      	mov	r0, r3
 800b070:	f7ff feaa 	bl	800adc8 <TurnLeft>
		break;
 800b074:	e003      	b.n	800b07e <SelectAction+0x6e>
	case back:
		GoBack();	//U
 800b076:	f7ff feeb 	bl	800ae50 <GoBack>
		break;
 800b07a:	e000      	b.n	800b07e <SelectAction+0x6e>


	default :
		break;
 800b07c:	bf00      	nop

	}
}
 800b07e:	bf00      	nop
 800b080:	3708      	adds	r7, #8
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}
 800b086:	bf00      	nop
 800b088:	20000000 	.word	0x20000000
 800b08c:	200004f8 	.word	0x200004f8
 800b090:	20000770 	.word	0x20000770
 800b094:	42b40000 	.word	0x42b40000

0800b098 <Explore_IT>:
	//40.5ms
}


void Explore_IT()
{
 800b098:	b5b0      	push	{r4, r5, r7, lr}
 800b09a:	b086      	sub	sp, #24
 800b09c:	af00      	add	r7, sp, #0

//*-----------------*/

	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800b09e:	4bb6      	ldr	r3, [pc, #728]	; (800b378 <Explore_IT+0x2e0>)
 800b0a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0a2:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800b0a6:	332f      	adds	r3, #47	; 0x2f
 800b0a8:	461a      	mov	r2, r3
 800b0aa:	4bb4      	ldr	r3, [pc, #720]	; (800b37c <Explore_IT+0x2e4>)
 800b0ac:	601a      	str	r2, [r3, #0]
	TIM3->CNT = INITIAL_PULSE;
 800b0ae:	4bb2      	ldr	r3, [pc, #712]	; (800b378 <Explore_IT+0x2e0>)
 800b0b0:	f247 522f 	movw	r2, #29999	; 0x752f
 800b0b4:	625a      	str	r2, [r3, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800b0b6:	4bb2      	ldr	r3, [pc, #712]	; (800b380 <Explore_IT+0x2e8>)
 800b0b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0ba:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800b0be:	332f      	adds	r3, #47	; 0x2f
 800b0c0:	461a      	mov	r2, r3
 800b0c2:	4bae      	ldr	r3, [pc, #696]	; (800b37c <Explore_IT+0x2e4>)
 800b0c4:	605a      	str	r2, [r3, #4]
	TIM4->CNT = INITIAL_PULSE;
 800b0c6:	4bae      	ldr	r3, [pc, #696]	; (800b380 <Explore_IT+0x2e8>)
 800b0c8:	f247 522f 	movw	r2, #29999	; 0x752f
 800b0cc:	625a      	str	r2, [r3, #36]	; 0x24

	// mm/s
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800b0ce:	4bab      	ldr	r3, [pc, #684]	; (800b37c <Explore_IT+0x2e4>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	ee07 3a90 	vmov	s15, r3
 800b0d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b0da:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 800b384 <Explore_IT+0x2ec>
 800b0de:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b0e2:	4ba9      	ldr	r3, [pc, #676]	; (800b388 <Explore_IT+0x2f0>)
 800b0e4:	edc3 7a00 	vstr	s15, [r3]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800b0e8:	4ba4      	ldr	r3, [pc, #656]	; (800b37c <Explore_IT+0x2e4>)
 800b0ea:	685b      	ldr	r3, [r3, #4]
 800b0ec:	ee07 3a90 	vmov	s15, r3
 800b0f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b0f4:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 800b384 <Explore_IT+0x2ec>
 800b0f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b0fc:	4ba2      	ldr	r3, [pc, #648]	; (800b388 <Explore_IT+0x2f0>)
 800b0fe:	edc3 7a01 	vstr	s15, [r3, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800b102:	4ba1      	ldr	r3, [pc, #644]	; (800b388 <Explore_IT+0x2f0>)
 800b104:	ed93 7a00 	vldr	s14, [r3]
 800b108:	4b9f      	ldr	r3, [pc, #636]	; (800b388 <Explore_IT+0x2f0>)
 800b10a:	edd3 7a01 	vldr	s15, [r3, #4]
 800b10e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b112:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800b116:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b11a:	4b9b      	ldr	r3, [pc, #620]	; (800b388 <Explore_IT+0x2f0>)
 800b11c:	edc3 7a02 	vstr	s15, [r3, #8]
//	}


	// mm/ms

	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800b120:	4b9a      	ldr	r3, [pc, #616]	; (800b38c <Explore_IT+0x2f4>)
 800b122:	681a      	ldr	r2, [r3, #0]
 800b124:	4b95      	ldr	r3, [pc, #596]	; (800b37c <Explore_IT+0x2e4>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	4413      	add	r3, r2
 800b12a:	4a98      	ldr	r2, [pc, #608]	; (800b38c <Explore_IT+0x2f4>)
 800b12c:	6013      	str	r3, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800b12e:	4b97      	ldr	r3, [pc, #604]	; (800b38c <Explore_IT+0x2f4>)
 800b130:	685a      	ldr	r2, [r3, #4]
 800b132:	4b92      	ldr	r3, [pc, #584]	; (800b37c <Explore_IT+0x2e4>)
 800b134:	685b      	ldr	r3, [r3, #4]
 800b136:	4413      	add	r3, r2
 800b138:	4a94      	ldr	r2, [pc, #592]	; (800b38c <Explore_IT+0x2f4>)
 800b13a:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800b13c:	4b93      	ldr	r3, [pc, #588]	; (800b38c <Explore_IT+0x2f4>)
 800b13e:	681a      	ldr	r2, [r3, #0]
 800b140:	4b92      	ldr	r3, [pc, #584]	; (800b38c <Explore_IT+0x2f4>)
 800b142:	685b      	ldr	r3, [r3, #4]
 800b144:	4413      	add	r3, r2
 800b146:	4a91      	ldr	r2, [pc, #580]	; (800b38c <Explore_IT+0x2f4>)
 800b148:	6093      	str	r3, [r2, #8]
#if 1
	//static float angle=0;
	static float zg_last=0;
	float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
 800b14a:	2138      	movs	r1, #56	; 0x38
 800b14c:	2037      	movs	r0, #55	; 0x37
 800b14e:	f004 f8bf 	bl	800f2d0 <ReadIMU>
 800b152:	eef0 7a40 	vmov.f32	s15, s0
 800b156:	4b8e      	ldr	r3, [pc, #568]	; (800b390 <Explore_IT+0x2f8>)
 800b158:	edc3 7a00 	vstr	s15, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800b15c:	4b8c      	ldr	r3, [pc, #560]	; (800b390 <Explore_IT+0x2f8>)
 800b15e:	ed93 7a00 	vldr	s14, [r3]
 800b162:	4b8c      	ldr	r3, [pc, #560]	; (800b394 <Explore_IT+0x2fc>)
 800b164:	edd3 7a00 	vldr	s15, [r3]
 800b168:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b16c:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800b398 <Explore_IT+0x300>
 800b170:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b174:	edc7 7a05 	vstr	s15, [r7, #20]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800b178:	6978      	ldr	r0, [r7, #20]
 800b17a:	f7fd f91d 	bl	80083b8 <__aeabi_f2d>
 800b17e:	a378      	add	r3, pc, #480	; (adr r3, 800b360 <Explore_IT+0x2c8>)
 800b180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b184:	f7fd f970 	bl	8008468 <__aeabi_dmul>
 800b188:	4603      	mov	r3, r0
 800b18a:	460c      	mov	r4, r1
 800b18c:	4625      	mov	r5, r4
 800b18e:	461c      	mov	r4, r3
 800b190:	4b82      	ldr	r3, [pc, #520]	; (800b39c <Explore_IT+0x304>)
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	4618      	mov	r0, r3
 800b196:	f7fd f90f 	bl	80083b8 <__aeabi_f2d>
 800b19a:	a373      	add	r3, pc, #460	; (adr r3, 800b368 <Explore_IT+0x2d0>)
 800b19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a0:	f7fd f962 	bl	8008468 <__aeabi_dmul>
 800b1a4:	4602      	mov	r2, r0
 800b1a6:	460b      	mov	r3, r1
 800b1a8:	4620      	mov	r0, r4
 800b1aa:	4629      	mov	r1, r5
 800b1ac:	f7fc ffa6 	bl	80080fc <__adddf3>
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	460c      	mov	r4, r1
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	4621      	mov	r1, r4
 800b1b8:	f7fd fc4e 	bl	8008a58 <__aeabi_d2f>
 800b1bc:	4603      	mov	r3, r0
 800b1be:	ee07 3a90 	vmov	s15, r3
 800b1c2:	eef1 7a67 	vneg.f32	s15, s15
 800b1c6:	4b76      	ldr	r3, [pc, #472]	; (800b3a0 <Explore_IT+0x308>)
 800b1c8:	edc3 7a00 	vstr	s15, [r3]
    zg_last = zg_law;
 800b1cc:	4a73      	ldr	r2, [pc, #460]	; (800b39c <Explore_IT+0x304>)
 800b1ce:	697b      	ldr	r3, [r7, #20]
 800b1d0:	6013      	str	r3, [r2, #0]
	Angle += AngularV * T1;
 800b1d2:	4b73      	ldr	r3, [pc, #460]	; (800b3a0 <Explore_IT+0x308>)
 800b1d4:	edd3 7a00 	vldr	s15, [r3]
 800b1d8:	ed9f 7a72 	vldr	s14, [pc, #456]	; 800b3a4 <Explore_IT+0x30c>
 800b1dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b1e0:	4b71      	ldr	r3, [pc, #452]	; (800b3a8 <Explore_IT+0x310>)
 800b1e2:	edd3 7a00 	vldr	s15, [r3]
 800b1e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b1ea:	4b6f      	ldr	r3, [pc, #444]	; (800b3a8 <Explore_IT+0x310>)
 800b1ec:	edc3 7a00 	vstr	s15, [r3]
	AngularV = ( CurrentVelocity[LEFT] - CurrentVelocity[RIGHT] ) *convert_to_angularv;
	Angle += AngularV * T1;

#endif

	int wall_d =0,wall_l =0,wall_r =0,wall_f=0;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	613b      	str	r3, [r7, #16]
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	60fb      	str	r3, [r7, #12]
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	60bb      	str	r3, [r7, #8]
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	607b      	str	r3, [r7, #4]
		int ang_out=0;
 800b200:	2300      	movs	r3, #0
 800b202:	603b      	str	r3, [r7, #0]

		if( Pos.Dir == front || Pos.Act == compensate || Pos.Act == rotate)
 800b204:	4b69      	ldr	r3, [pc, #420]	; (800b3ac <Explore_IT+0x314>)
 800b206:	791b      	ldrb	r3, [r3, #4]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d008      	beq.n	800b21e <Explore_IT+0x186>
 800b20c:	4b67      	ldr	r3, [pc, #412]	; (800b3ac <Explore_IT+0x314>)
 800b20e:	799b      	ldrb	r3, [r3, #6]
 800b210:	2b06      	cmp	r3, #6
 800b212:	d004      	beq.n	800b21e <Explore_IT+0x186>
 800b214:	4b65      	ldr	r3, [pc, #404]	; (800b3ac <Explore_IT+0x314>)
 800b216:	799b      	ldrb	r3, [r3, #6]
 800b218:	2b03      	cmp	r3, #3
 800b21a:	f040 8117 	bne.w	800b44c <Explore_IT+0x3b4>
		{
			if( Pid[A_VELO_PID].flag == 1 )
 800b21e:	4b64      	ldr	r3, [pc, #400]	; (800b3b0 <Explore_IT+0x318>)
 800b220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b222:	2b01      	cmp	r3, #1
 800b224:	d116      	bne.n	800b254 <Explore_IT+0x1bc>
			{
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 800b226:	4b63      	ldr	r3, [pc, #396]	; (800b3b4 <Explore_IT+0x31c>)
 800b228:	edd3 7a00 	vldr	s15, [r3]
 800b22c:	4b5e      	ldr	r3, [pc, #376]	; (800b3a8 <Explore_IT+0x310>)
 800b22e:	ed93 7a00 	vldr	s14, [r3]
 800b232:	eef0 0a47 	vmov.f32	s1, s14
 800b236:	eeb0 0a67 	vmov.f32	s0, s15
 800b23a:	2000      	movs	r0, #0
 800b23c:	f004 ff98 	bl	8010170 <PIDControl>
 800b240:	6038      	str	r0, [r7, #0]
				TargetAngularV = (float)ang_out;	//
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	ee07 3a90 	vmov	s15, r3
 800b248:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b24c:	4b5a      	ldr	r3, [pc, #360]	; (800b3b8 <Explore_IT+0x320>)
 800b24e:	edc3 7a00 	vstr	s15, [r3]
 800b252:	e0fb      	b.n	800b44c <Explore_IT+0x3b4>
			}
			else if( Pid[D_WALL_PID].flag == 1 )
 800b254:	4b56      	ldr	r3, [pc, #344]	; (800b3b0 <Explore_IT+0x318>)
 800b256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b258:	2b01      	cmp	r3, #1
 800b25a:	d12a      	bne.n	800b2b2 <Explore_IT+0x21a>
			{
				wall_d = PIDControl( D_WALL_PID, Photo[SL], Photo[SR]+PhotoDiff);	//++
 800b25c:	4b57      	ldr	r3, [pc, #348]	; (800b3bc <Explore_IT+0x324>)
 800b25e:	edd3 6a02 	vldr	s13, [r3, #8]
 800b262:	4b56      	ldr	r3, [pc, #344]	; (800b3bc <Explore_IT+0x324>)
 800b264:	ed93 7a01 	vldr	s14, [r3, #4]
 800b268:	4b55      	ldr	r3, [pc, #340]	; (800b3c0 <Explore_IT+0x328>)
 800b26a:	edd3 7a00 	vldr	s15, [r3]
 800b26e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b272:	eef0 0a67 	vmov.f32	s1, s15
 800b276:	eeb0 0a66 	vmov.f32	s0, s13
 800b27a:	2001      	movs	r0, #1
 800b27c:	f004 ff78 	bl	8010170 <PIDControl>
 800b280:	6138      	str	r0, [r7, #16]
				TargetAngularV = (float)wall_d*0.001;//0.002 
 800b282:	693b      	ldr	r3, [r7, #16]
 800b284:	ee07 3a90 	vmov	s15, r3
 800b288:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b28c:	ee17 0a90 	vmov	r0, s15
 800b290:	f7fd f892 	bl	80083b8 <__aeabi_f2d>
 800b294:	a336      	add	r3, pc, #216	; (adr r3, 800b370 <Explore_IT+0x2d8>)
 800b296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b29a:	f7fd f8e5 	bl	8008468 <__aeabi_dmul>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	460c      	mov	r4, r1
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	4621      	mov	r1, r4
 800b2a6:	f7fd fbd7 	bl	8008a58 <__aeabi_d2f>
 800b2aa:	4602      	mov	r2, r0
 800b2ac:	4b42      	ldr	r3, [pc, #264]	; (800b3b8 <Explore_IT+0x320>)
 800b2ae:	601a      	str	r2, [r3, #0]
 800b2b0:	e0cc      	b.n	800b44c <Explore_IT+0x3b4>
			}
			else if( Pid[L_WALL_PID].flag == 1 )
 800b2b2:	4b3f      	ldr	r3, [pc, #252]	; (800b3b0 <Explore_IT+0x318>)
 800b2b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b2b8:	2b01      	cmp	r3, #1
 800b2ba:	d125      	bne.n	800b308 <Explore_IT+0x270>
			{
				wall_l = PIDControl( L_WALL_PID,  Photo[SL], TargetPhoto[SL]);
 800b2bc:	4b3f      	ldr	r3, [pc, #252]	; (800b3bc <Explore_IT+0x324>)
 800b2be:	edd3 7a02 	vldr	s15, [r3, #8]
 800b2c2:	4b40      	ldr	r3, [pc, #256]	; (800b3c4 <Explore_IT+0x32c>)
 800b2c4:	ed93 7a02 	vldr	s14, [r3, #8]
 800b2c8:	eef0 0a47 	vmov.f32	s1, s14
 800b2cc:	eeb0 0a67 	vmov.f32	s0, s15
 800b2d0:	2002      	movs	r0, #2
 800b2d2:	f004 ff4d 	bl	8010170 <PIDControl>
 800b2d6:	60f8      	str	r0, [r7, #12]
				TargetAngularV = (float)wall_l*0.001;//0.002 
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	ee07 3a90 	vmov	s15, r3
 800b2de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b2e2:	ee17 0a90 	vmov	r0, s15
 800b2e6:	f7fd f867 	bl	80083b8 <__aeabi_f2d>
 800b2ea:	a321      	add	r3, pc, #132	; (adr r3, 800b370 <Explore_IT+0x2d8>)
 800b2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f0:	f7fd f8ba 	bl	8008468 <__aeabi_dmul>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	460c      	mov	r4, r1
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	4621      	mov	r1, r4
 800b2fc:	f7fd fbac 	bl	8008a58 <__aeabi_d2f>
 800b300:	4602      	mov	r2, r0
 800b302:	4b2d      	ldr	r3, [pc, #180]	; (800b3b8 <Explore_IT+0x320>)
 800b304:	601a      	str	r2, [r3, #0]
 800b306:	e0a1      	b.n	800b44c <Explore_IT+0x3b4>

			}
			else if( Pid[R_WALL_PID].flag == 1 )
 800b308:	4b29      	ldr	r3, [pc, #164]	; (800b3b0 <Explore_IT+0x318>)
 800b30a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b30e:	2b01      	cmp	r3, #1
 800b310:	d15a      	bne.n	800b3c8 <Explore_IT+0x330>
			{
				wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
 800b312:	4b2c      	ldr	r3, [pc, #176]	; (800b3c4 <Explore_IT+0x32c>)
 800b314:	edd3 7a01 	vldr	s15, [r3, #4]
 800b318:	4b28      	ldr	r3, [pc, #160]	; (800b3bc <Explore_IT+0x324>)
 800b31a:	ed93 7a01 	vldr	s14, [r3, #4]
 800b31e:	eef0 0a47 	vmov.f32	s1, s14
 800b322:	eeb0 0a67 	vmov.f32	s0, s15
 800b326:	2003      	movs	r0, #3
 800b328:	f004 ff22 	bl	8010170 <PIDControl>
 800b32c:	60b8      	str	r0, [r7, #8]
				TargetAngularV = (float)wall_r*0.001;//0.002 
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	ee07 3a90 	vmov	s15, r3
 800b334:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b338:	ee17 0a90 	vmov	r0, s15
 800b33c:	f7fd f83c 	bl	80083b8 <__aeabi_f2d>
 800b340:	a30b      	add	r3, pc, #44	; (adr r3, 800b370 <Explore_IT+0x2d8>)
 800b342:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b346:	f7fd f88f 	bl	8008468 <__aeabi_dmul>
 800b34a:	4603      	mov	r3, r0
 800b34c:	460c      	mov	r4, r1
 800b34e:	4618      	mov	r0, r3
 800b350:	4621      	mov	r1, r4
 800b352:	f7fd fb81 	bl	8008a58 <__aeabi_d2f>
 800b356:	4602      	mov	r2, r0
 800b358:	4b17      	ldr	r3, [pc, #92]	; (800b3b8 <Explore_IT+0x320>)
 800b35a:	601a      	str	r2, [r3, #0]
 800b35c:	e076      	b.n	800b44c <Explore_IT+0x3b4>
 800b35e:	bf00      	nop
 800b360:	47ae147b 	.word	0x47ae147b
 800b364:	3f847ae1 	.word	0x3f847ae1
 800b368:	7ae147ae 	.word	0x7ae147ae
 800b36c:	3fefae14 	.word	0x3fefae14
 800b370:	d2f1a9fc 	.word	0xd2f1a9fc
 800b374:	3f50624d 	.word	0x3f50624d
 800b378:	40000400 	.word	0x40000400
 800b37c:	20000994 	.word	0x20000994
 800b380:	40000800 	.word	0x40000800
 800b384:	3f8177cd 	.word	0x3f8177cd
 800b388:	2000052c 	.word	0x2000052c
 800b38c:	20000520 	.word	0x20000520
 800b390:	200002d4 	.word	0x200002d4
 800b394:	200002d0 	.word	0x200002d0
 800b398:	3a8b7d78 	.word	0x3a8b7d78
 800b39c:	2000021c 	.word	0x2000021c
 800b3a0:	20000224 	.word	0x20000224
 800b3a4:	3a83126f 	.word	0x3a83126f
 800b3a8:	20000228 	.word	0x20000228
 800b3ac:	20000000 	.word	0x20000000
 800b3b0:	20000318 	.word	0x20000318
 800b3b4:	20000518 	.word	0x20000518
 800b3b8:	200004fc 	.word	0x200004fc
 800b3bc:	20000560 	.word	0x20000560
 800b3c0:	20000510 	.word	0x20000510
 800b3c4:	2000077c 	.word	0x2000077c
			}
			else if( Pid[F_WALL_PID].flag == 1)
 800b3c8:	4b5b      	ldr	r3, [pc, #364]	; (800b538 <Explore_IT+0x4a0>)
 800b3ca:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800b3ce:	2b01      	cmp	r3, #1
 800b3d0:	d13c      	bne.n	800b44c <Explore_IT+0x3b4>
			{
				wall_f = PIDControl( F_WALL_PID,   4000, (	(Photo[FR]+Photo[FL])));
 800b3d2:	4b5a      	ldr	r3, [pc, #360]	; (800b53c <Explore_IT+0x4a4>)
 800b3d4:	ed93 7a03 	vldr	s14, [r3, #12]
 800b3d8:	4b58      	ldr	r3, [pc, #352]	; (800b53c <Explore_IT+0x4a4>)
 800b3da:	edd3 7a00 	vldr	s15, [r3]
 800b3de:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b3e2:	eef0 0a67 	vmov.f32	s1, s15
 800b3e6:	ed9f 0a56 	vldr	s0, [pc, #344]	; 800b540 <Explore_IT+0x4a8>
 800b3ea:	2008      	movs	r0, #8
 800b3ec:	f004 fec0 	bl	8010170 <PIDControl>
 800b3f0:	6078      	str	r0, [r7, #4]
				TargetVelocity[BODY] = (float)wall_f*0.001;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	ee07 3a90 	vmov	s15, r3
 800b3f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b3fc:	ee17 0a90 	vmov	r0, s15
 800b400:	f7fc ffda 	bl	80083b8 <__aeabi_f2d>
 800b404:	a34a      	add	r3, pc, #296	; (adr r3, 800b530 <Explore_IT+0x498>)
 800b406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b40a:	f7fd f82d 	bl	8008468 <__aeabi_dmul>
 800b40e:	4603      	mov	r3, r0
 800b410:	460c      	mov	r4, r1
 800b412:	4618      	mov	r0, r3
 800b414:	4621      	mov	r1, r4
 800b416:	f7fd fb1f 	bl	8008a58 <__aeabi_d2f>
 800b41a:	4602      	mov	r2, r0
 800b41c:	4b49      	ldr	r3, [pc, #292]	; (800b544 <Explore_IT+0x4ac>)
 800b41e:	609a      	str	r2, [r3, #8]
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 800b420:	4b49      	ldr	r3, [pc, #292]	; (800b548 <Explore_IT+0x4b0>)
 800b422:	edd3 7a00 	vldr	s15, [r3]
 800b426:	4b49      	ldr	r3, [pc, #292]	; (800b54c <Explore_IT+0x4b4>)
 800b428:	ed93 7a00 	vldr	s14, [r3]
 800b42c:	eef0 0a47 	vmov.f32	s1, s14
 800b430:	eeb0 0a67 	vmov.f32	s0, s15
 800b434:	2000      	movs	r0, #0
 800b436:	f004 fe9b 	bl	8010170 <PIDControl>
 800b43a:	6038      	str	r0, [r7, #0]
				TargetAngularV = (float)ang_out;
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	ee07 3a90 	vmov	s15, r3
 800b442:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b446:	4b42      	ldr	r3, [pc, #264]	; (800b550 <Explore_IT+0x4b8>)
 800b448:	edc3 7a00 	vstr	s15, [r3]

				//TargetVelocity[BODY] = 0.1*PIDControl( FD_WALL_PID,   Photo[FR]+Photo[FL],4000);
			}
		}

	TargetVelocity[BODY] += Acceleration;
 800b44c:	4b3d      	ldr	r3, [pc, #244]	; (800b544 <Explore_IT+0x4ac>)
 800b44e:	ed93 7a02 	vldr	s14, [r3, #8]
 800b452:	4b40      	ldr	r3, [pc, #256]	; (800b554 <Explore_IT+0x4bc>)
 800b454:	edd3 7a00 	vldr	s15, [r3]
 800b458:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b45c:	4b39      	ldr	r3, [pc, #228]	; (800b544 <Explore_IT+0x4ac>)
 800b45e:	edc3 7a02 	vstr	s15, [r3, #8]
	AngularAcceleration += AngularLeapsity;
 800b462:	4b3d      	ldr	r3, [pc, #244]	; (800b558 <Explore_IT+0x4c0>)
 800b464:	ed93 7a00 	vldr	s14, [r3]
 800b468:	4b3c      	ldr	r3, [pc, #240]	; (800b55c <Explore_IT+0x4c4>)
 800b46a:	edd3 7a00 	vldr	s15, [r3]
 800b46e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b472:	4b39      	ldr	r3, [pc, #228]	; (800b558 <Explore_IT+0x4c0>)
 800b474:	edc3 7a00 	vstr	s15, [r3]
	TargetAngularV += AngularAcceleration;
 800b478:	4b35      	ldr	r3, [pc, #212]	; (800b550 <Explore_IT+0x4b8>)
 800b47a:	ed93 7a00 	vldr	s14, [r3]
 800b47e:	4b36      	ldr	r3, [pc, #216]	; (800b558 <Explore_IT+0x4c0>)
 800b480:	edd3 7a00 	vldr	s15, [r3]
 800b484:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b488:	4b31      	ldr	r3, [pc, #196]	; (800b550 <Explore_IT+0x4b8>)
 800b48a:	edc3 7a00 	vstr	s15, [r3]
	//TargetAngularV += AngularAcceleration;
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800b48e:	4b2d      	ldr	r3, [pc, #180]	; (800b544 <Explore_IT+0x4ac>)
 800b490:	ed93 7a02 	vldr	s14, [r3, #8]
 800b494:	4b2e      	ldr	r3, [pc, #184]	; (800b550 <Explore_IT+0x4b8>)
 800b496:	edd3 7a00 	vldr	s15, [r3]
 800b49a:	eddf 6a31 	vldr	s13, [pc, #196]	; 800b560 <Explore_IT+0x4c8>
 800b49e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b4a2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800b4a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b4aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b4ae:	4b25      	ldr	r3, [pc, #148]	; (800b544 <Explore_IT+0x4ac>)
 800b4b0:	edc3 7a01 	vstr	s15, [r3, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800b4b4:	4b26      	ldr	r3, [pc, #152]	; (800b550 <Explore_IT+0x4b8>)
 800b4b6:	edd3 7a00 	vldr	s15, [r3]
 800b4ba:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800b560 <Explore_IT+0x4c8>
 800b4be:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b4c2:	4b20      	ldr	r3, [pc, #128]	; (800b544 <Explore_IT+0x4ac>)
 800b4c4:	edd3 7a01 	vldr	s15, [r3, #4]
 800b4c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b4cc:	4b1d      	ldr	r3, [pc, #116]	; (800b544 <Explore_IT+0x4ac>)
 800b4ce:	edc3 7a00 	vstr	s15, [r3]

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800b4d2:	4b1c      	ldr	r3, [pc, #112]	; (800b544 <Explore_IT+0x4ac>)
 800b4d4:	edd3 7a00 	vldr	s15, [r3]
 800b4d8:	4b22      	ldr	r3, [pc, #136]	; (800b564 <Explore_IT+0x4cc>)
 800b4da:	ed93 7a00 	vldr	s14, [r3]
 800b4de:	eef0 0a47 	vmov.f32	s1, s14
 800b4e2:	eeb0 0a67 	vmov.f32	s0, s15
 800b4e6:	2004      	movs	r0, #4
 800b4e8:	f004 fe42 	bl	8010170 <PIDControl>
 800b4ec:	4602      	mov	r2, r0
 800b4ee:	4b1e      	ldr	r3, [pc, #120]	; (800b568 <Explore_IT+0x4d0>)
 800b4f0:	601a      	str	r2, [r3, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800b4f2:	4b14      	ldr	r3, [pc, #80]	; (800b544 <Explore_IT+0x4ac>)
 800b4f4:	edd3 7a01 	vldr	s15, [r3, #4]
 800b4f8:	4b1a      	ldr	r3, [pc, #104]	; (800b564 <Explore_IT+0x4cc>)
 800b4fa:	ed93 7a01 	vldr	s14, [r3, #4]
 800b4fe:	eef0 0a47 	vmov.f32	s1, s14
 800b502:	eeb0 0a67 	vmov.f32	s0, s15
 800b506:	2005      	movs	r0, #5
 800b508:	f004 fe32 	bl	8010170 <PIDControl>
 800b50c:	4602      	mov	r2, r0
 800b50e:	4b17      	ldr	r3, [pc, #92]	; (800b56c <Explore_IT+0x4d4>)
 800b510:	601a      	str	r2, [r3, #0]

	//
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800b512:	4b15      	ldr	r3, [pc, #84]	; (800b568 <Explore_IT+0x4d0>)
 800b514:	681a      	ldr	r2, [r3, #0]
 800b516:	4b15      	ldr	r3, [pc, #84]	; (800b56c <Explore_IT+0x4d4>)
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	4619      	mov	r1, r3
 800b51c:	4610      	mov	r0, r2
 800b51e:	f004 f92f 	bl	800f780 <Motor_Switch>

}
 800b522:	bf00      	nop
 800b524:	3718      	adds	r7, #24
 800b526:	46bd      	mov	sp, r7
 800b528:	bdb0      	pop	{r4, r5, r7, pc}
 800b52a:	bf00      	nop
 800b52c:	f3af 8000 	nop.w
 800b530:	d2f1a9fc 	.word	0xd2f1a9fc
 800b534:	3f50624d 	.word	0x3f50624d
 800b538:	20000318 	.word	0x20000318
 800b53c:	20000560 	.word	0x20000560
 800b540:	457a0000 	.word	0x457a0000
 800b544:	200004ec 	.word	0x200004ec
 800b548:	20000518 	.word	0x20000518
 800b54c:	20000228 	.word	0x20000228
 800b550:	200004fc 	.word	0x200004fc
 800b554:	2000022c 	.word	0x2000022c
 800b558:	20000230 	.word	0x20000230
 800b55c:	20000234 	.word	0x20000234
 800b560:	4209999a 	.word	0x4209999a
 800b564:	2000052c 	.word	0x2000052c
 800b568:	20000774 	.word	0x20000774
 800b56c:	20000790 	.word	0x20000790

0800b570 <WritingFree_IT>:
void WritingFree_IT()
{
 800b570:	b5b0      	push	{r4, r5, r7, lr}
 800b572:	b082      	sub	sp, #8
 800b574:	af00      	add	r7, sp, #0
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800b576:	4b90      	ldr	r3, [pc, #576]	; (800b7b8 <WritingFree_IT+0x248>)
 800b578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b57a:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800b57e:	332f      	adds	r3, #47	; 0x2f
 800b580:	461a      	mov	r2, r3
 800b582:	4b8e      	ldr	r3, [pc, #568]	; (800b7bc <WritingFree_IT+0x24c>)
 800b584:	601a      	str	r2, [r3, #0]
	TIM3->CNT = INITIAL_PULSE;
 800b586:	4b8c      	ldr	r3, [pc, #560]	; (800b7b8 <WritingFree_IT+0x248>)
 800b588:	f247 522f 	movw	r2, #29999	; 0x752f
 800b58c:	625a      	str	r2, [r3, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800b58e:	4b8c      	ldr	r3, [pc, #560]	; (800b7c0 <WritingFree_IT+0x250>)
 800b590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b592:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800b596:	332f      	adds	r3, #47	; 0x2f
 800b598:	461a      	mov	r2, r3
 800b59a:	4b88      	ldr	r3, [pc, #544]	; (800b7bc <WritingFree_IT+0x24c>)
 800b59c:	605a      	str	r2, [r3, #4]
	TIM4->CNT = INITIAL_PULSE;
 800b59e:	4b88      	ldr	r3, [pc, #544]	; (800b7c0 <WritingFree_IT+0x250>)
 800b5a0:	f247 522f 	movw	r2, #29999	; 0x752f
 800b5a4:	625a      	str	r2, [r3, #36]	; 0x24

	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800b5a6:	4b85      	ldr	r3, [pc, #532]	; (800b7bc <WritingFree_IT+0x24c>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	ee07 3a90 	vmov	s15, r3
 800b5ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b5b2:	ed9f 7a84 	vldr	s14, [pc, #528]	; 800b7c4 <WritingFree_IT+0x254>
 800b5b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b5ba:	4b83      	ldr	r3, [pc, #524]	; (800b7c8 <WritingFree_IT+0x258>)
 800b5bc:	edc3 7a00 	vstr	s15, [r3]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800b5c0:	4b7e      	ldr	r3, [pc, #504]	; (800b7bc <WritingFree_IT+0x24c>)
 800b5c2:	685b      	ldr	r3, [r3, #4]
 800b5c4:	ee07 3a90 	vmov	s15, r3
 800b5c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b5cc:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800b7c4 <WritingFree_IT+0x254>
 800b5d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b5d4:	4b7c      	ldr	r3, [pc, #496]	; (800b7c8 <WritingFree_IT+0x258>)
 800b5d6:	edc3 7a01 	vstr	s15, [r3, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800b5da:	4b7b      	ldr	r3, [pc, #492]	; (800b7c8 <WritingFree_IT+0x258>)
 800b5dc:	ed93 7a00 	vldr	s14, [r3]
 800b5e0:	4b79      	ldr	r3, [pc, #484]	; (800b7c8 <WritingFree_IT+0x258>)
 800b5e2:	edd3 7a01 	vldr	s15, [r3, #4]
 800b5e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b5ea:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800b5ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b5f2:	4b75      	ldr	r3, [pc, #468]	; (800b7c8 <WritingFree_IT+0x258>)
 800b5f4:	edc3 7a02 	vstr	s15, [r3, #8]
//			velodebug_flag = 0;
//		}
//
//	}
	// mm/ms
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800b5f8:	4b74      	ldr	r3, [pc, #464]	; (800b7cc <WritingFree_IT+0x25c>)
 800b5fa:	681a      	ldr	r2, [r3, #0]
 800b5fc:	4b6f      	ldr	r3, [pc, #444]	; (800b7bc <WritingFree_IT+0x24c>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	4413      	add	r3, r2
 800b602:	4a72      	ldr	r2, [pc, #456]	; (800b7cc <WritingFree_IT+0x25c>)
 800b604:	6013      	str	r3, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800b606:	4b71      	ldr	r3, [pc, #452]	; (800b7cc <WritingFree_IT+0x25c>)
 800b608:	685a      	ldr	r2, [r3, #4]
 800b60a:	4b6c      	ldr	r3, [pc, #432]	; (800b7bc <WritingFree_IT+0x24c>)
 800b60c:	685b      	ldr	r3, [r3, #4]
 800b60e:	4413      	add	r3, r2
 800b610:	4a6e      	ldr	r2, [pc, #440]	; (800b7cc <WritingFree_IT+0x25c>)
 800b612:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800b614:	4b6d      	ldr	r3, [pc, #436]	; (800b7cc <WritingFree_IT+0x25c>)
 800b616:	681a      	ldr	r2, [r3, #0]
 800b618:	4b6c      	ldr	r3, [pc, #432]	; (800b7cc <WritingFree_IT+0x25c>)
 800b61a:	685b      	ldr	r3, [r3, #4]
 800b61c:	4413      	add	r3, r2
 800b61e:	4a6b      	ldr	r2, [pc, #428]	; (800b7cc <WritingFree_IT+0x25c>)
 800b620:	6093      	str	r3, [r2, #8]
#if 1

	static float zg_last=0;
	float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
 800b622:	2138      	movs	r1, #56	; 0x38
 800b624:	2037      	movs	r0, #55	; 0x37
 800b626:	f003 fe53 	bl	800f2d0 <ReadIMU>
 800b62a:	eef0 7a40 	vmov.f32	s15, s0
 800b62e:	4b68      	ldr	r3, [pc, #416]	; (800b7d0 <WritingFree_IT+0x260>)
 800b630:	edc3 7a00 	vstr	s15, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800b634:	4b66      	ldr	r3, [pc, #408]	; (800b7d0 <WritingFree_IT+0x260>)
 800b636:	ed93 7a00 	vldr	s14, [r3]
 800b63a:	4b66      	ldr	r3, [pc, #408]	; (800b7d4 <WritingFree_IT+0x264>)
 800b63c:	edd3 7a00 	vldr	s15, [r3]
 800b640:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b644:	ed9f 7a64 	vldr	s14, [pc, #400]	; 800b7d8 <WritingFree_IT+0x268>
 800b648:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b64c:	edc7 7a01 	vstr	s15, [r7, #4]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800b650:	6878      	ldr	r0, [r7, #4]
 800b652:	f7fc feb1 	bl	80083b8 <__aeabi_f2d>
 800b656:	a354      	add	r3, pc, #336	; (adr r3, 800b7a8 <WritingFree_IT+0x238>)
 800b658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b65c:	f7fc ff04 	bl	8008468 <__aeabi_dmul>
 800b660:	4603      	mov	r3, r0
 800b662:	460c      	mov	r4, r1
 800b664:	4625      	mov	r5, r4
 800b666:	461c      	mov	r4, r3
 800b668:	4b5c      	ldr	r3, [pc, #368]	; (800b7dc <WritingFree_IT+0x26c>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	4618      	mov	r0, r3
 800b66e:	f7fc fea3 	bl	80083b8 <__aeabi_f2d>
 800b672:	a34f      	add	r3, pc, #316	; (adr r3, 800b7b0 <WritingFree_IT+0x240>)
 800b674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b678:	f7fc fef6 	bl	8008468 <__aeabi_dmul>
 800b67c:	4602      	mov	r2, r0
 800b67e:	460b      	mov	r3, r1
 800b680:	4620      	mov	r0, r4
 800b682:	4629      	mov	r1, r5
 800b684:	f7fc fd3a 	bl	80080fc <__adddf3>
 800b688:	4603      	mov	r3, r0
 800b68a:	460c      	mov	r4, r1
 800b68c:	4618      	mov	r0, r3
 800b68e:	4621      	mov	r1, r4
 800b690:	f7fd f9e2 	bl	8008a58 <__aeabi_d2f>
 800b694:	4603      	mov	r3, r0
 800b696:	ee07 3a90 	vmov	s15, r3
 800b69a:	eef1 7a67 	vneg.f32	s15, s15
 800b69e:	4b50      	ldr	r3, [pc, #320]	; (800b7e0 <WritingFree_IT+0x270>)
 800b6a0:	edc3 7a00 	vstr	s15, [r3]
    zg_last = zg_law;
 800b6a4:	4a4d      	ldr	r2, [pc, #308]	; (800b7dc <WritingFree_IT+0x26c>)
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	6013      	str	r3, [r2, #0]
	Angle += AngularV * T1;
 800b6aa:	4b4d      	ldr	r3, [pc, #308]	; (800b7e0 <WritingFree_IT+0x270>)
 800b6ac:	edd3 7a00 	vldr	s15, [r3]
 800b6b0:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800b7e4 <WritingFree_IT+0x274>
 800b6b4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b6b8:	4b4b      	ldr	r3, [pc, #300]	; (800b7e8 <WritingFree_IT+0x278>)
 800b6ba:	edd3 7a00 	vldr	s15, [r3]
 800b6be:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b6c2:	4b49      	ldr	r3, [pc, #292]	; (800b7e8 <WritingFree_IT+0x278>)
 800b6c4:	edc3 7a00 	vstr	s15, [r3]
				TargetAngularV = (float)wall_r*0.001;//0.002 
			}
		}
#endif

	AngularAcceleration += AngularLeapsity;
 800b6c8:	4b48      	ldr	r3, [pc, #288]	; (800b7ec <WritingFree_IT+0x27c>)
 800b6ca:	ed93 7a00 	vldr	s14, [r3]
 800b6ce:	4b48      	ldr	r3, [pc, #288]	; (800b7f0 <WritingFree_IT+0x280>)
 800b6d0:	edd3 7a00 	vldr	s15, [r3]
 800b6d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b6d8:	4b44      	ldr	r3, [pc, #272]	; (800b7ec <WritingFree_IT+0x27c>)
 800b6da:	edc3 7a00 	vstr	s15, [r3]
	TargetVelocity[BODY] += Acceleration;
 800b6de:	4b45      	ldr	r3, [pc, #276]	; (800b7f4 <WritingFree_IT+0x284>)
 800b6e0:	ed93 7a02 	vldr	s14, [r3, #8]
 800b6e4:	4b44      	ldr	r3, [pc, #272]	; (800b7f8 <WritingFree_IT+0x288>)
 800b6e6:	edd3 7a00 	vldr	s15, [r3]
 800b6ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b6ee:	4b41      	ldr	r3, [pc, #260]	; (800b7f4 <WritingFree_IT+0x284>)
 800b6f0:	edc3 7a02 	vstr	s15, [r3, #8]
	TargetAngularV += AngularAcceleration;
 800b6f4:	4b41      	ldr	r3, [pc, #260]	; (800b7fc <WritingFree_IT+0x28c>)
 800b6f6:	ed93 7a00 	vldr	s14, [r3]
 800b6fa:	4b3c      	ldr	r3, [pc, #240]	; (800b7ec <WritingFree_IT+0x27c>)
 800b6fc:	edd3 7a00 	vldr	s15, [r3]
 800b700:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b704:	4b3d      	ldr	r3, [pc, #244]	; (800b7fc <WritingFree_IT+0x28c>)
 800b706:	edc3 7a00 	vstr	s15, [r3]

	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800b70a:	4b3a      	ldr	r3, [pc, #232]	; (800b7f4 <WritingFree_IT+0x284>)
 800b70c:	ed93 7a02 	vldr	s14, [r3, #8]
 800b710:	4b3a      	ldr	r3, [pc, #232]	; (800b7fc <WritingFree_IT+0x28c>)
 800b712:	edd3 7a00 	vldr	s15, [r3]
 800b716:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800b800 <WritingFree_IT+0x290>
 800b71a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b71e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800b722:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b726:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b72a:	4b32      	ldr	r3, [pc, #200]	; (800b7f4 <WritingFree_IT+0x284>)
 800b72c:	edc3 7a01 	vstr	s15, [r3, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800b730:	4b32      	ldr	r3, [pc, #200]	; (800b7fc <WritingFree_IT+0x28c>)
 800b732:	edd3 7a00 	vldr	s15, [r3]
 800b736:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800b800 <WritingFree_IT+0x290>
 800b73a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b73e:	4b2d      	ldr	r3, [pc, #180]	; (800b7f4 <WritingFree_IT+0x284>)
 800b740:	edd3 7a01 	vldr	s15, [r3, #4]
 800b744:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b748:	4b2a      	ldr	r3, [pc, #168]	; (800b7f4 <WritingFree_IT+0x284>)
 800b74a:	edc3 7a00 	vstr	s15, [r3]

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800b74e:	4b29      	ldr	r3, [pc, #164]	; (800b7f4 <WritingFree_IT+0x284>)
 800b750:	edd3 7a00 	vldr	s15, [r3]
 800b754:	4b1c      	ldr	r3, [pc, #112]	; (800b7c8 <WritingFree_IT+0x258>)
 800b756:	ed93 7a00 	vldr	s14, [r3]
 800b75a:	eef0 0a47 	vmov.f32	s1, s14
 800b75e:	eeb0 0a67 	vmov.f32	s0, s15
 800b762:	2004      	movs	r0, #4
 800b764:	f004 fd04 	bl	8010170 <PIDControl>
 800b768:	4602      	mov	r2, r0
 800b76a:	4b26      	ldr	r3, [pc, #152]	; (800b804 <WritingFree_IT+0x294>)
 800b76c:	601a      	str	r2, [r3, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800b76e:	4b21      	ldr	r3, [pc, #132]	; (800b7f4 <WritingFree_IT+0x284>)
 800b770:	edd3 7a01 	vldr	s15, [r3, #4]
 800b774:	4b14      	ldr	r3, [pc, #80]	; (800b7c8 <WritingFree_IT+0x258>)
 800b776:	ed93 7a01 	vldr	s14, [r3, #4]
 800b77a:	eef0 0a47 	vmov.f32	s1, s14
 800b77e:	eeb0 0a67 	vmov.f32	s0, s15
 800b782:	2005      	movs	r0, #5
 800b784:	f004 fcf4 	bl	8010170 <PIDControl>
 800b788:	4602      	mov	r2, r0
 800b78a:	4b1f      	ldr	r3, [pc, #124]	; (800b808 <WritingFree_IT+0x298>)
 800b78c:	601a      	str	r2, [r3, #0]

	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800b78e:	4b1d      	ldr	r3, [pc, #116]	; (800b804 <WritingFree_IT+0x294>)
 800b790:	681a      	ldr	r2, [r3, #0]
 800b792:	4b1d      	ldr	r3, [pc, #116]	; (800b808 <WritingFree_IT+0x298>)
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	4619      	mov	r1, r3
 800b798:	4610      	mov	r0, r2
 800b79a:	f003 fff1 	bl	800f780 <Motor_Switch>


}
 800b79e:	bf00      	nop
 800b7a0:	3708      	adds	r7, #8
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	bdb0      	pop	{r4, r5, r7, pc}
 800b7a6:	bf00      	nop
 800b7a8:	47ae147b 	.word	0x47ae147b
 800b7ac:	3f847ae1 	.word	0x3f847ae1
 800b7b0:	7ae147ae 	.word	0x7ae147ae
 800b7b4:	3fefae14 	.word	0x3fefae14
 800b7b8:	40000400 	.word	0x40000400
 800b7bc:	20000994 	.word	0x20000994
 800b7c0:	40000800 	.word	0x40000800
 800b7c4:	3f8177cd 	.word	0x3f8177cd
 800b7c8:	2000052c 	.word	0x2000052c
 800b7cc:	20000520 	.word	0x20000520
 800b7d0:	200002d4 	.word	0x200002d4
 800b7d4:	200002d0 	.word	0x200002d0
 800b7d8:	3a8b7d78 	.word	0x3a8b7d78
 800b7dc:	20000220 	.word	0x20000220
 800b7e0:	20000224 	.word	0x20000224
 800b7e4:	3a83126f 	.word	0x3a83126f
 800b7e8:	20000228 	.word	0x20000228
 800b7ec:	20000230 	.word	0x20000230
 800b7f0:	20000234 	.word	0x20000234
 800b7f4:	200004ec 	.word	0x200004ec
 800b7f8:	2000022c 	.word	0x2000022c
 800b7fc:	200004fc 	.word	0x200004fc
 800b800:	4209999a 	.word	0x4209999a
 800b804:	20000774 	.word	0x20000774
 800b808:	20000790 	.word	0x20000790

0800b80c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b082      	sub	sp, #8
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
	if( htim == &htim1)
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	4a26      	ldr	r2, [pc, #152]	; (800b8b0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800b818:	4293      	cmp	r3, r2
 800b81a:	d10e      	bne.n	800b83a <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		switch(IT_mode){
 800b81c:	4b25      	ldr	r3, [pc, #148]	; (800b8b4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	2b06      	cmp	r3, #6
 800b822:	d004      	beq.n	800b82e <HAL_TIM_PeriodElapsedCallback+0x22>
 800b824:	2b07      	cmp	r3, #7
 800b826:	d005      	beq.n	800b834 <HAL_TIM_PeriodElapsedCallback+0x28>
 800b828:	2b02      	cmp	r3, #2
 800b82a:	d008      	beq.n	800b83e <HAL_TIM_PeriodElapsedCallback+0x32>
			break;
		case 2:

			break;
		default :
			break;
 800b82c:	e008      	b.n	800b840 <HAL_TIM_PeriodElapsedCallback+0x34>
			Explore_IT();
 800b82e:	f7ff fc33 	bl	800b098 <Explore_IT>
			break;
 800b832:	e005      	b.n	800b840 <HAL_TIM_PeriodElapsedCallback+0x34>
			WritingFree_IT();
 800b834:	f7ff fe9c 	bl	800b570 <WritingFree_IT>
			break;
 800b838:	e002      	b.n	800b840 <HAL_TIM_PeriodElapsedCallback+0x34>
		}
	}
 800b83a:	bf00      	nop
 800b83c:	e000      	b.n	800b840 <HAL_TIM_PeriodElapsedCallback+0x34>
			break;
 800b83e:	bf00      	nop

	if( htim == &htim8)
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	4a1d      	ldr	r2, [pc, #116]	; (800b8b8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800b844:	4293      	cmp	r3, r2
 800b846:	d12f      	bne.n	800b8a8 <HAL_TIM_PeriodElapsedCallback+0x9c>
	{
		//timer8 += t;

		//
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800b848:	4b1c      	ldr	r3, [pc, #112]	; (800b8bc <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	2200      	movs	r2, #0
 800b84e:	4619      	mov	r1, r3
 800b850:	200a      	movs	r0, #10
 800b852:	f004 f805 	bl	800f860 <GetWallDataAverage>
 800b856:	eef0 7a40 	vmov.f32	s15, s0
 800b85a:	4b19      	ldr	r3, [pc, #100]	; (800b8c0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b85c:	edc3 7a00 	vstr	s15, [r3]
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800b860:	4b16      	ldr	r3, [pc, #88]	; (800b8bc <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800b862:	685b      	ldr	r3, [r3, #4]
 800b864:	2201      	movs	r2, #1
 800b866:	4619      	mov	r1, r3
 800b868:	200a      	movs	r0, #10
 800b86a:	f003 fff9 	bl	800f860 <GetWallDataAverage>
 800b86e:	eef0 7a40 	vmov.f32	s15, s0
 800b872:	4b13      	ldr	r3, [pc, #76]	; (800b8c0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b874:	edc3 7a01 	vstr	s15, [r3, #4]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800b878:	4b12      	ldr	r3, [pc, #72]	; (800b8c4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	2202      	movs	r2, #2
 800b87e:	4619      	mov	r1, r3
 800b880:	200a      	movs	r0, #10
 800b882:	f003 ffed 	bl	800f860 <GetWallDataAverage>
 800b886:	eef0 7a40 	vmov.f32	s15, s0
 800b88a:	4b0d      	ldr	r3, [pc, #52]	; (800b8c0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b88c:	edc3 7a02 	vstr	s15, [r3, #8]
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
 800b890:	4b0c      	ldr	r3, [pc, #48]	; (800b8c4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800b892:	685b      	ldr	r3, [r3, #4]
 800b894:	2203      	movs	r2, #3
 800b896:	4619      	mov	r1, r3
 800b898:	200a      	movs	r0, #10
 800b89a:	f003 ffe1 	bl	800f860 <GetWallDataAverage>
 800b89e:	eef0 7a40 	vmov.f32	s15, s0
 800b8a2:	4b07      	ldr	r3, [pc, #28]	; (800b8c0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b8a4:	edc3 7a03 	vstr	s15, [r3, #12]
	}
}
 800b8a8:	bf00      	nop
 800b8aa:	3708      	adds	r7, #8
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	bd80      	pop	{r7, pc}
 800b8b0:	20000df0 	.word	0x20000df0
 800b8b4:	200004e0 	.word	0x200004e0
 800b8b8:	20000ba8 	.word	0x20000ba8
 800b8bc:	200002bc 	.word	0x200002bc
 800b8c0:	20000560 	.word	0x20000560
 800b8c4:	200002c8 	.word	0x200002c8

0800b8c8 <flash_store_init>:
//{
//
//}
//
void flash_store_init()
{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b084      	sub	sp, #16
 800b8cc:	af00      	add	r7, sp, #0
	uint32_t address=start_adress_sector1;
 800b8ce:	4b2c      	ldr	r3, [pc, #176]	; (800b980 <flash_store_init+0xb8>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	60fb      	str	r3, [r7, #12]

	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	60bb      	str	r3, [r7, #8]
 800b8d8:	e04b      	b.n	800b972 <flash_store_init+0xaa>
	{
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800b8da:	2300      	movs	r3, #0
 800b8dc:	607b      	str	r3, [r7, #4]
 800b8de:	e042      	b.n	800b966 <flash_store_init+0x9e>
			{
				FLASH_Write_Word(address+0, Wall[i][j].north);
 800b8e0:	4928      	ldr	r1, [pc, #160]	; (800b984 <flash_store_init+0xbc>)
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	011a      	lsls	r2, r3, #4
 800b8e6:	68bb      	ldr	r3, [r7, #8]
 800b8e8:	4413      	add	r3, r2
 800b8ea:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b8ee:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b8f2:	b2db      	uxtb	r3, r3
 800b8f4:	4619      	mov	r1, r3
 800b8f6:	68f8      	ldr	r0, [r7, #12]
 800b8f8:	f003 fbc6 	bl	800f088 <FLASH_Write_Word>
				FLASH_Write_Word(address+4, Wall[i][j].east);
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	1d18      	adds	r0, r3, #4
 800b900:	4920      	ldr	r1, [pc, #128]	; (800b984 <flash_store_init+0xbc>)
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	011a      	lsls	r2, r3, #4
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	4413      	add	r3, r2
 800b90a:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b90e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800b912:	b2db      	uxtb	r3, r3
 800b914:	4619      	mov	r1, r3
 800b916:	f003 fbb7 	bl	800f088 <FLASH_Write_Word>
				FLASH_Write_Word(address+8, Wall[i][j].south);
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	f103 0008 	add.w	r0, r3, #8
 800b920:	4918      	ldr	r1, [pc, #96]	; (800b984 <flash_store_init+0xbc>)
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	011a      	lsls	r2, r3, #4
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	4413      	add	r3, r2
 800b92a:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b92e:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800b932:	b2db      	uxtb	r3, r3
 800b934:	4619      	mov	r1, r3
 800b936:	f003 fba7 	bl	800f088 <FLASH_Write_Word>
				FLASH_Write_Word(address+12, Wall[i][j].west);
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	f103 000c 	add.w	r0, r3, #12
 800b940:	4910      	ldr	r1, [pc, #64]	; (800b984 <flash_store_init+0xbc>)
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	011a      	lsls	r2, r3, #4
 800b946:	68bb      	ldr	r3, [r7, #8]
 800b948:	4413      	add	r3, r2
 800b94a:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b94e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800b952:	b2db      	uxtb	r3, r3
 800b954:	4619      	mov	r1, r3
 800b956:	f003 fb97 	bl	800f088 <FLASH_Write_Word>
				address += 16;
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	3310      	adds	r3, #16
 800b95e:	60fb      	str	r3, [r7, #12]
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	3301      	adds	r3, #1
 800b964:	607b      	str	r3, [r7, #4]
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	2b0f      	cmp	r3, #15
 800b96a:	ddb9      	ble.n	800b8e0 <flash_store_init+0x18>
	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	3301      	adds	r3, #1
 800b970:	60bb      	str	r3, [r7, #8]
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	2b0f      	cmp	r3, #15
 800b976:	ddb0      	ble.n	800b8da <flash_store_init+0x12>
			}
	}
}
 800b978:	bf00      	nop
 800b97a:	3710      	adds	r7, #16
 800b97c:	46bd      	mov	sp, r7
 800b97e:	bd80      	pop	{r7, pc}
 800b980:	0801aa80 	.word	0x0801aa80
 800b984:	200009a0 	.word	0x200009a0

0800b988 <wall_init>:
void wall_init(){
 800b988:	b480      	push	{r7}
 800b98a:	b085      	sub	sp, #20
 800b98c:	af00      	add	r7, sp, #0

	//
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b98e:	2300      	movs	r3, #0
 800b990:	60fb      	str	r3, [r7, #12]
 800b992:	e03b      	b.n	800ba0c <wall_init+0x84>
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b994:	2300      	movs	r3, #0
 800b996:	60bb      	str	r3, [r7, #8]
 800b998:	e032      	b.n	800ba00 <wall_init+0x78>
				Wall[i][j].north = UNKNOWN;
 800b99a:	4945      	ldr	r1, [pc, #276]	; (800bab0 <wall_init+0x128>)
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	011a      	lsls	r2, r3, #4
 800b9a0:	68bb      	ldr	r3, [r7, #8]
 800b9a2:	441a      	add	r2, r3
 800b9a4:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b9a8:	2002      	movs	r0, #2
 800b9aa:	f360 0301 	bfi	r3, r0, #0, #2
 800b9ae:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].east = UNKNOWN;
 800b9b2:	493f      	ldr	r1, [pc, #252]	; (800bab0 <wall_init+0x128>)
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	011a      	lsls	r2, r3, #4
 800b9b8:	68bb      	ldr	r3, [r7, #8]
 800b9ba:	441a      	add	r2, r3
 800b9bc:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b9c0:	2002      	movs	r0, #2
 800b9c2:	f360 0383 	bfi	r3, r0, #2, #2
 800b9c6:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].south = UNKNOWN;
 800b9ca:	4939      	ldr	r1, [pc, #228]	; (800bab0 <wall_init+0x128>)
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	011a      	lsls	r2, r3, #4
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	441a      	add	r2, r3
 800b9d4:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b9d8:	2002      	movs	r0, #2
 800b9da:	f360 1305 	bfi	r3, r0, #4, #2
 800b9de:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].west = UNKNOWN;
 800b9e2:	4933      	ldr	r1, [pc, #204]	; (800bab0 <wall_init+0x128>)
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	011a      	lsls	r2, r3, #4
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	441a      	add	r2, r3
 800b9ec:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b9f0:	2002      	movs	r0, #2
 800b9f2:	f360 1387 	bfi	r3, r0, #6, #2
 800b9f6:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b9fa:	68bb      	ldr	r3, [r7, #8]
 800b9fc:	3301      	adds	r3, #1
 800b9fe:	60bb      	str	r3, [r7, #8]
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	2b0f      	cmp	r3, #15
 800ba04:	ddc9      	ble.n	800b99a <wall_init+0x12>
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	3301      	adds	r3, #1
 800ba0a:	60fb      	str	r3, [r7, #12]
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	2b0f      	cmp	r3, #15
 800ba10:	ddc0      	ble.n	800b994 <wall_init+0xc>

			}
	}

	//
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800ba12:	2300      	movs	r3, #0
 800ba14:	607b      	str	r3, [r7, #4]
 800ba16:	e02a      	b.n	800ba6e <wall_init+0xe6>
	{
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800ba18:	4a25      	ldr	r2, [pc, #148]	; (800bab0 <wall_init+0x128>)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	015b      	lsls	r3, r3, #5
 800ba1e:	4413      	add	r3, r2
 800ba20:	f103 021e 	add.w	r2, r3, #30
 800ba24:	7813      	ldrb	r3, [r2, #0]
 800ba26:	2101      	movs	r1, #1
 800ba28:	f361 0301 	bfi	r3, r1, #0, #2
 800ba2c:	7013      	strb	r3, [r2, #0]
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800ba2e:	4920      	ldr	r1, [pc, #128]	; (800bab0 <wall_init+0x128>)
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 800ba36:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800ba3a:	2001      	movs	r0, #1
 800ba3c:	f360 0383 	bfi	r3, r0, #2, #2
 800ba40:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		Wall[n][0].south = WALL;
 800ba44:	4a1a      	ldr	r2, [pc, #104]	; (800bab0 <wall_init+0x128>)
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	015b      	lsls	r3, r3, #5
 800ba4a:	441a      	add	r2, r3
 800ba4c:	7813      	ldrb	r3, [r2, #0]
 800ba4e:	2101      	movs	r1, #1
 800ba50:	f361 1305 	bfi	r3, r1, #4, #2
 800ba54:	7013      	strb	r3, [r2, #0]
		Wall[0][n].west = WALL;
 800ba56:	4916      	ldr	r1, [pc, #88]	; (800bab0 <wall_init+0x128>)
 800ba58:	687a      	ldr	r2, [r7, #4]
 800ba5a:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800ba5e:	2001      	movs	r0, #1
 800ba60:	f360 1387 	bfi	r3, r0, #6, #2
 800ba64:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	3301      	adds	r3, #1
 800ba6c:	607b      	str	r3, [r7, #4]
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	2b0f      	cmp	r3, #15
 800ba72:	ddd1      	ble.n	800ba18 <wall_init+0x90>
	}

	//
	Wall[0][0].east = WALL;
 800ba74:	4a0e      	ldr	r2, [pc, #56]	; (800bab0 <wall_init+0x128>)
 800ba76:	7813      	ldrb	r3, [r2, #0]
 800ba78:	2101      	movs	r1, #1
 800ba7a:	f361 0383 	bfi	r3, r1, #2, #2
 800ba7e:	7013      	strb	r3, [r2, #0]
	Wall[0][0].north = NOWALL;
 800ba80:	4a0b      	ldr	r2, [pc, #44]	; (800bab0 <wall_init+0x128>)
 800ba82:	7813      	ldrb	r3, [r2, #0]
 800ba84:	f36f 0301 	bfc	r3, #0, #2
 800ba88:	7013      	strb	r3, [r2, #0]
	Wall[1][0].west = WALL;
 800ba8a:	4a09      	ldr	r2, [pc, #36]	; (800bab0 <wall_init+0x128>)
 800ba8c:	f892 3020 	ldrb.w	r3, [r2, #32]
 800ba90:	2101      	movs	r1, #1
 800ba92:	f361 1387 	bfi	r3, r1, #6, #2
 800ba96:	f882 3020 	strb.w	r3, [r2, #32]
	Wall[0][1].south = NOWALL;
 800ba9a:	4a05      	ldr	r2, [pc, #20]	; (800bab0 <wall_init+0x128>)
 800ba9c:	7893      	ldrb	r3, [r2, #2]
 800ba9e:	f36f 1305 	bfc	r3, #4, #2
 800baa2:	7093      	strb	r3, [r2, #2]
//	Flash_clear_sector1();

	//
	//flash_store_init();

}
 800baa4:	bf00      	nop
 800baa6:	3714      	adds	r7, #20
 800baa8:	46bd      	mov	sp, r7
 800baaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baae:	4770      	bx	lr
 800bab0:	200009a0 	.word	0x200009a0

0800bab4 <wall_set>:
	FLASH_Write_Word(address+8, Wall[x][y].south);
	FLASH_Write_Word(address+12, Wall[x][y].west);

}
//xy
void wall_set(){
 800bab4:	b490      	push	{r4, r7}
 800bab6:	b082      	sub	sp, #8
 800bab8:	af00      	add	r7, sp, #0
	uint8_t wall_dir[4];
	//
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800baba:	4b8b      	ldr	r3, [pc, #556]	; (800bce8 <wall_set+0x234>)
 800babc:	ed93 7a00 	vldr	s14, [r3]
 800bac0:	4b89      	ldr	r3, [pc, #548]	; (800bce8 <wall_set+0x234>)
 800bac2:	edd3 7a03 	vldr	s15, [r3, #12]
 800bac6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800baca:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800bace:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bad2:	ed9f 7a86 	vldr	s14, [pc, #536]	; 800bcec <wall_set+0x238>
 800bad6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bade:	bfcc      	ite	gt
 800bae0:	2301      	movgt	r3, #1
 800bae2:	2300      	movle	r3, #0
 800bae4:	b2da      	uxtb	r2, r3
 800bae6:	4b82      	ldr	r3, [pc, #520]	; (800bcf0 <wall_set+0x23c>)
 800bae8:	7adb      	ldrb	r3, [r3, #11]
 800baea:	f107 0108 	add.w	r1, r7, #8
 800baee:	440b      	add	r3, r1
 800baf0:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800baf4:	4b7c      	ldr	r3, [pc, #496]	; (800bce8 <wall_set+0x234>)
 800baf6:	edd3 7a01 	vldr	s15, [r3, #4]
 800bafa:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800bcf4 <wall_set+0x240>
 800bafe:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb06:	bfcc      	ite	gt
 800bb08:	2301      	movgt	r3, #1
 800bb0a:	2300      	movle	r3, #0
 800bb0c:	b2d9      	uxtb	r1, r3
 800bb0e:	4b78      	ldr	r3, [pc, #480]	; (800bcf0 <wall_set+0x23c>)
 800bb10:	7adb      	ldrb	r3, [r3, #11]
 800bb12:	3301      	adds	r3, #1
 800bb14:	425a      	negs	r2, r3
 800bb16:	f003 0303 	and.w	r3, r3, #3
 800bb1a:	f002 0203 	and.w	r2, r2, #3
 800bb1e:	bf58      	it	pl
 800bb20:	4253      	negpl	r3, r2
 800bb22:	460a      	mov	r2, r1
 800bb24:	f107 0108 	add.w	r1, r7, #8
 800bb28:	440b      	add	r3, r1
 800bb2a:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800bb2e:	4b70      	ldr	r3, [pc, #448]	; (800bcf0 <wall_set+0x23c>)
 800bb30:	7adb      	ldrb	r3, [r3, #11]
 800bb32:	3302      	adds	r3, #2
 800bb34:	425a      	negs	r2, r3
 800bb36:	f003 0303 	and.w	r3, r3, #3
 800bb3a:	f002 0203 	and.w	r2, r2, #3
 800bb3e:	bf58      	it	pl
 800bb40:	4253      	negpl	r3, r2
 800bb42:	f107 0208 	add.w	r2, r7, #8
 800bb46:	4413      	add	r3, r2
 800bb48:	2200      	movs	r2, #0
 800bb4a:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800bb4e:	4b66      	ldr	r3, [pc, #408]	; (800bce8 <wall_set+0x234>)
 800bb50:	edd3 7a02 	vldr	s15, [r3, #8]
 800bb54:	ed9f 7a68 	vldr	s14, [pc, #416]	; 800bcf8 <wall_set+0x244>
 800bb58:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb60:	bfcc      	ite	gt
 800bb62:	2301      	movgt	r3, #1
 800bb64:	2300      	movle	r3, #0
 800bb66:	b2d9      	uxtb	r1, r3
 800bb68:	4b61      	ldr	r3, [pc, #388]	; (800bcf0 <wall_set+0x23c>)
 800bb6a:	7adb      	ldrb	r3, [r3, #11]
 800bb6c:	3303      	adds	r3, #3
 800bb6e:	425a      	negs	r2, r3
 800bb70:	f003 0303 	and.w	r3, r3, #3
 800bb74:	f002 0203 	and.w	r2, r2, #3
 800bb78:	bf58      	it	pl
 800bb7a:	4253      	negpl	r3, r2
 800bb7c:	460a      	mov	r2, r1
 800bb7e:	f107 0108 	add.w	r1, r7, #8
 800bb82:	440b      	add	r3, r1
 800bb84:	f803 2c04 	strb.w	r2, [r3, #-4]

	  //
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800bb88:	7939      	ldrb	r1, [r7, #4]
 800bb8a:	4b59      	ldr	r3, [pc, #356]	; (800bcf0 <wall_set+0x23c>)
 800bb8c:	7a1b      	ldrb	r3, [r3, #8]
 800bb8e:	461c      	mov	r4, r3
 800bb90:	4b57      	ldr	r3, [pc, #348]	; (800bcf0 <wall_set+0x23c>)
 800bb92:	7a5b      	ldrb	r3, [r3, #9]
 800bb94:	461a      	mov	r2, r3
 800bb96:	460b      	mov	r3, r1
 800bb98:	f003 0303 	and.w	r3, r3, #3
 800bb9c:	b2d8      	uxtb	r0, r3
 800bb9e:	4957      	ldr	r1, [pc, #348]	; (800bcfc <wall_set+0x248>)
 800bba0:	0123      	lsls	r3, r4, #4
 800bba2:	441a      	add	r2, r3
 800bba4:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bba8:	f360 0301 	bfi	r3, r0, #0, #2
 800bbac:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
 800bbb0:	7979      	ldrb	r1, [r7, #5]
 800bbb2:	4b4f      	ldr	r3, [pc, #316]	; (800bcf0 <wall_set+0x23c>)
 800bbb4:	7a1b      	ldrb	r3, [r3, #8]
 800bbb6:	461c      	mov	r4, r3
 800bbb8:	4b4d      	ldr	r3, [pc, #308]	; (800bcf0 <wall_set+0x23c>)
 800bbba:	7a5b      	ldrb	r3, [r3, #9]
 800bbbc:	461a      	mov	r2, r3
 800bbbe:	460b      	mov	r3, r1
 800bbc0:	f003 0303 	and.w	r3, r3, #3
 800bbc4:	b2d8      	uxtb	r0, r3
 800bbc6:	494d      	ldr	r1, [pc, #308]	; (800bcfc <wall_set+0x248>)
 800bbc8:	0123      	lsls	r3, r4, #4
 800bbca:	441a      	add	r2, r3
 800bbcc:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bbd0:	f360 0383 	bfi	r3, r0, #2, #2
 800bbd4:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
 800bbd8:	79b9      	ldrb	r1, [r7, #6]
 800bbda:	4b45      	ldr	r3, [pc, #276]	; (800bcf0 <wall_set+0x23c>)
 800bbdc:	7a1b      	ldrb	r3, [r3, #8]
 800bbde:	461c      	mov	r4, r3
 800bbe0:	4b43      	ldr	r3, [pc, #268]	; (800bcf0 <wall_set+0x23c>)
 800bbe2:	7a5b      	ldrb	r3, [r3, #9]
 800bbe4:	461a      	mov	r2, r3
 800bbe6:	460b      	mov	r3, r1
 800bbe8:	f003 0303 	and.w	r3, r3, #3
 800bbec:	b2d8      	uxtb	r0, r3
 800bbee:	4943      	ldr	r1, [pc, #268]	; (800bcfc <wall_set+0x248>)
 800bbf0:	0123      	lsls	r3, r4, #4
 800bbf2:	441a      	add	r2, r3
 800bbf4:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bbf8:	f360 1305 	bfi	r3, r0, #4, #2
 800bbfc:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800bc00:	79f9      	ldrb	r1, [r7, #7]
 800bc02:	4b3b      	ldr	r3, [pc, #236]	; (800bcf0 <wall_set+0x23c>)
 800bc04:	7a1b      	ldrb	r3, [r3, #8]
 800bc06:	461c      	mov	r4, r3
 800bc08:	4b39      	ldr	r3, [pc, #228]	; (800bcf0 <wall_set+0x23c>)
 800bc0a:	7a5b      	ldrb	r3, [r3, #9]
 800bc0c:	461a      	mov	r2, r3
 800bc0e:	460b      	mov	r3, r1
 800bc10:	f003 0303 	and.w	r3, r3, #3
 800bc14:	b2d8      	uxtb	r0, r3
 800bc16:	4939      	ldr	r1, [pc, #228]	; (800bcfc <wall_set+0x248>)
 800bc18:	0123      	lsls	r3, r4, #4
 800bc1a:	441a      	add	r2, r3
 800bc1c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bc20:	f360 1387 	bfi	r3, r0, #6, #2
 800bc24:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	  //
	  //uint32_t address;
	  if(Pos.NextY < (NUMBER_OF_SQUARES-1) )
 800bc28:	4b31      	ldr	r3, [pc, #196]	; (800bcf0 <wall_set+0x23c>)
 800bc2a:	7a5b      	ldrb	r3, [r3, #9]
 800bc2c:	2b0e      	cmp	r3, #14
 800bc2e:	d812      	bhi.n	800bc56 <wall_set+0x1a2>
	  {
		  Wall[Pos.NextX][Pos.NextY+1].south = wall_dir[0];//
 800bc30:	7939      	ldrb	r1, [r7, #4]
 800bc32:	4b2f      	ldr	r3, [pc, #188]	; (800bcf0 <wall_set+0x23c>)
 800bc34:	7a1b      	ldrb	r3, [r3, #8]
 800bc36:	461a      	mov	r2, r3
 800bc38:	4b2d      	ldr	r3, [pc, #180]	; (800bcf0 <wall_set+0x23c>)
 800bc3a:	7a5b      	ldrb	r3, [r3, #9]
 800bc3c:	3301      	adds	r3, #1
 800bc3e:	f001 0103 	and.w	r1, r1, #3
 800bc42:	b2c8      	uxtb	r0, r1
 800bc44:	492d      	ldr	r1, [pc, #180]	; (800bcfc <wall_set+0x248>)
 800bc46:	0112      	lsls	r2, r2, #4
 800bc48:	441a      	add	r2, r3
 800bc4a:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bc4e:	f360 1305 	bfi	r3, r0, #4, #2
 800bc52:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		  //address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY+1)*16*(NUMBER_OF_SQUARES) );
		  //FLASH_Write_Word(address+8, Wall[Pos.NextX][Pos.NextY+1].south);
	  }
	  if(Pos.NextX < (NUMBER_OF_SQUARES-1) )
 800bc56:	4b26      	ldr	r3, [pc, #152]	; (800bcf0 <wall_set+0x23c>)
 800bc58:	7a1b      	ldrb	r3, [r3, #8]
 800bc5a:	2b0e      	cmp	r3, #14
 800bc5c:	d811      	bhi.n	800bc82 <wall_set+0x1ce>
	  {
		  Wall[Pos.NextX+1][Pos.NextY].west = wall_dir[1];//
 800bc5e:	7979      	ldrb	r1, [r7, #5]
 800bc60:	4b23      	ldr	r3, [pc, #140]	; (800bcf0 <wall_set+0x23c>)
 800bc62:	7a1b      	ldrb	r3, [r3, #8]
 800bc64:	3301      	adds	r3, #1
 800bc66:	4a22      	ldr	r2, [pc, #136]	; (800bcf0 <wall_set+0x23c>)
 800bc68:	7a52      	ldrb	r2, [r2, #9]
 800bc6a:	f001 0103 	and.w	r1, r1, #3
 800bc6e:	b2c8      	uxtb	r0, r1
 800bc70:	4922      	ldr	r1, [pc, #136]	; (800bcfc <wall_set+0x248>)
 800bc72:	011b      	lsls	r3, r3, #4
 800bc74:	441a      	add	r2, r3
 800bc76:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bc7a:	f360 1387 	bfi	r3, r0, #6, #2
 800bc7e:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( (Pos.NextX+1)*16) + ( (Pos.NextY)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+12, Wall[Pos.NextX+1][Pos.NextY].west);
	  }
	  if(Pos.NextY > 0 )
 800bc82:	4b1b      	ldr	r3, [pc, #108]	; (800bcf0 <wall_set+0x23c>)
 800bc84:	7a5b      	ldrb	r3, [r3, #9]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d012      	beq.n	800bcb0 <wall_set+0x1fc>
	  {
		  Wall[Pos.NextX][Pos.NextY-1].north = wall_dir[2];//
 800bc8a:	79b9      	ldrb	r1, [r7, #6]
 800bc8c:	4b18      	ldr	r3, [pc, #96]	; (800bcf0 <wall_set+0x23c>)
 800bc8e:	7a1b      	ldrb	r3, [r3, #8]
 800bc90:	461a      	mov	r2, r3
 800bc92:	4b17      	ldr	r3, [pc, #92]	; (800bcf0 <wall_set+0x23c>)
 800bc94:	7a5b      	ldrb	r3, [r3, #9]
 800bc96:	3b01      	subs	r3, #1
 800bc98:	f001 0103 	and.w	r1, r1, #3
 800bc9c:	b2c8      	uxtb	r0, r1
 800bc9e:	4917      	ldr	r1, [pc, #92]	; (800bcfc <wall_set+0x248>)
 800bca0:	0112      	lsls	r2, r2, #4
 800bca2:	441a      	add	r2, r3
 800bca4:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bca8:	f360 0301 	bfi	r3, r0, #0, #2
 800bcac:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY-1)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+0, Wall[Pos.NextX][Pos.NextY-1].north);
	  }
	  if(Pos.NextX > 0 )
 800bcb0:	4b0f      	ldr	r3, [pc, #60]	; (800bcf0 <wall_set+0x23c>)
 800bcb2:	7a1b      	ldrb	r3, [r3, #8]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d011      	beq.n	800bcdc <wall_set+0x228>
	  {
		  Wall[Pos.NextX-1][Pos.NextY].east = wall_dir[3];//
 800bcb8:	79f9      	ldrb	r1, [r7, #7]
 800bcba:	4b0d      	ldr	r3, [pc, #52]	; (800bcf0 <wall_set+0x23c>)
 800bcbc:	7a1b      	ldrb	r3, [r3, #8]
 800bcbe:	3b01      	subs	r3, #1
 800bcc0:	4a0b      	ldr	r2, [pc, #44]	; (800bcf0 <wall_set+0x23c>)
 800bcc2:	7a52      	ldrb	r2, [r2, #9]
 800bcc4:	f001 0103 	and.w	r1, r1, #3
 800bcc8:	b2c8      	uxtb	r0, r1
 800bcca:	490c      	ldr	r1, [pc, #48]	; (800bcfc <wall_set+0x248>)
 800bccc:	011b      	lsls	r3, r3, #4
 800bcce:	441a      	add	r2, r3
 800bcd0:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bcd4:	f360 0383 	bfi	r3, r0, #2, #2
 800bcd8:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]


	  //flash
	  //flash
//	  wall_store_running(Pos.X,Pos.Y);
}
 800bcdc:	bf00      	nop
 800bcde:	3708      	adds	r7, #8
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bc90      	pop	{r4, r7}
 800bce4:	4770      	bx	lr
 800bce6:	bf00      	nop
 800bce8:	20000560 	.word	0x20000560
 800bcec:	42340000 	.word	0x42340000
 800bcf0:	20000000 	.word	0x20000000
 800bcf4:	42b40000 	.word	0x42b40000
 800bcf8:	42c80000 	.word	0x42c80000
 800bcfc:	200009a0 	.word	0x200009a0

0800bd00 <init_map>:

void init_map(int goal_x, int goal_y)
{
 800bd00:	b480      	push	{r7}
 800bd02:	b085      	sub	sp, #20
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
 800bd08:	6039      	str	r1, [r7, #0]
//Map0xffx,y0

	int i,j;

	for(i = 0; i < NUMBER_OF_SQUARES; i++)		//(x)
 800bd0a:	2300      	movs	r3, #0
 800bd0c:	60fb      	str	r3, [r7, #12]
 800bd0e:	e013      	b.n	800bd38 <init_map+0x38>
	{
		for(j = 0; j < NUMBER_OF_SQUARES; j++)	//(y)
 800bd10:	2300      	movs	r3, #0
 800bd12:	60bb      	str	r3, [r7, #8]
 800bd14:	e00a      	b.n	800bd2c <init_map+0x2c>
		{
			walk_map[i][j] = 255;	//255
 800bd16:	491c      	ldr	r1, [pc, #112]	; (800bd88 <init_map+0x88>)
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	011a      	lsls	r2, r3, #4
 800bd1c:	68bb      	ldr	r3, [r7, #8]
 800bd1e:	4413      	add	r3, r2
 800bd20:	22ff      	movs	r2, #255	; 0xff
 800bd22:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(j = 0; j < NUMBER_OF_SQUARES; j++)	//(y)
 800bd26:	68bb      	ldr	r3, [r7, #8]
 800bd28:	3301      	adds	r3, #1
 800bd2a:	60bb      	str	r3, [r7, #8]
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	2b0f      	cmp	r3, #15
 800bd30:	ddf1      	ble.n	800bd16 <init_map+0x16>
	for(i = 0; i < NUMBER_OF_SQUARES; i++)		//(x)
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	3301      	adds	r3, #1
 800bd36:	60fb      	str	r3, [r7, #12]
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	2b0f      	cmp	r3, #15
 800bd3c:	dde8      	ble.n	800bd10 <init_map+0x10>
		}
	}
	for(; goal_x < goal_x + goal_edge_num; goal_x++)
 800bd3e:	e015      	b.n	800bd6c <init_map+0x6c>
	{
		for(; goal_y < goal_y + goal_edge_num; goal_y++)
		{
			walk_map[goal_x][goal_y] = 0;
 800bd40:	4911      	ldr	r1, [pc, #68]	; (800bd88 <init_map+0x88>)
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	011a      	lsls	r2, r3, #4
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	4413      	add	r3, r2
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(; goal_y < goal_y + goal_edge_num; goal_y++)
 800bd50:	683b      	ldr	r3, [r7, #0]
 800bd52:	3301      	adds	r3, #1
 800bd54:	603b      	str	r3, [r7, #0]
 800bd56:	4b0d      	ldr	r3, [pc, #52]	; (800bd8c <init_map+0x8c>)
 800bd58:	781b      	ldrb	r3, [r3, #0]
 800bd5a:	461a      	mov	r2, r3
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	4413      	add	r3, r2
 800bd60:	683a      	ldr	r2, [r7, #0]
 800bd62:	429a      	cmp	r2, r3
 800bd64:	dbec      	blt.n	800bd40 <init_map+0x40>
	for(; goal_x < goal_x + goal_edge_num; goal_x++)
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	3301      	adds	r3, #1
 800bd6a:	607b      	str	r3, [r7, #4]
 800bd6c:	4b07      	ldr	r3, [pc, #28]	; (800bd8c <init_map+0x8c>)
 800bd6e:	781b      	ldrb	r3, [r3, #0]
 800bd70:	461a      	mov	r2, r3
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	4413      	add	r3, r2
 800bd76:	687a      	ldr	r2, [r7, #4]
 800bd78:	429a      	cmp	r2, r3
 800bd7a:	dbec      	blt.n	800bd56 <init_map+0x56>
		}
	}
	//set_walk_val_goal(x, y,2);			//
}
 800bd7c:	bf00      	nop
 800bd7e:	3714      	adds	r7, #20
 800bd80:	46bd      	mov	sp, r7
 800bd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd86:	4770      	bx	lr
 800bd88:	20000570 	.word	0x20000570
 800bd8c:	2000051c 	.word	0x2000051c

0800bd90 <make_map>:


void make_map(int x, int y, int mask)	//
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b088      	sub	sp, #32
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	60f8      	str	r0, [r7, #12]
 800bd98:	60b9      	str	r1, [r7, #8]
 800bd9a:	607a      	str	r2, [r7, #4]
//mask(MASK_SEARCH or MASK_SECOND)
//MapMap
	int i,j;
	_Bool change_flag;			//Map

	init_map(x,y);				//Map
 800bd9c:	68b9      	ldr	r1, [r7, #8]
 800bd9e:	68f8      	ldr	r0, [r7, #12]
 800bda0:	f7ff ffae 	bl	800bd00 <init_map>

	do //(6,9)(7,10)7,11
	{
		change_flag = false;				//
 800bda4:	2300      	movs	r3, #0
 800bda6:	75fb      	strb	r3, [r7, #23]
		for(i = 0; i < NUMBER_OF_SQUARES; i++)			//(x)
 800bda8:	2300      	movs	r3, #0
 800bdaa:	61fb      	str	r3, [r7, #28]
 800bdac:	e0d8      	b.n	800bf60 <make_map+0x1d0>
		{
			for(j = 0; j < NUMBER_OF_SQUARES; j++)		//(y)
 800bdae:	2300      	movs	r3, #0
 800bdb0:	61bb      	str	r3, [r7, #24]
 800bdb2:	e0ce      	b.n	800bf52 <make_map+0x1c2>
			{
				if(walk_map[i][j] == 255)		//255
 800bdb4:	4970      	ldr	r1, [pc, #448]	; (800bf78 <make_map+0x1e8>)
 800bdb6:	69fb      	ldr	r3, [r7, #28]
 800bdb8:	011a      	lsls	r2, r3, #4
 800bdba:	69bb      	ldr	r3, [r7, #24]
 800bdbc:	4413      	add	r3, r2
 800bdbe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bdc2:	2bff      	cmp	r3, #255	; 0xff
 800bdc4:	f000 80c1 	beq.w	800bf4a <make_map+0x1ba>
				{
					continue;
				}

				if(j < NUMBER_OF_SQUARES-1)					//
 800bdc8:	69bb      	ldr	r3, [r7, #24]
 800bdca:	2b0e      	cmp	r3, #14
 800bdcc:	dc2c      	bgt.n	800be28 <make_map+0x98>
				{
					if( (Wall[i][j].north & mask) == NOWALL)	//(maskstatic_parameters)
 800bdce:	496b      	ldr	r1, [pc, #428]	; (800bf7c <make_map+0x1ec>)
 800bdd0:	69fb      	ldr	r3, [r7, #28]
 800bdd2:	011a      	lsls	r2, r3, #4
 800bdd4:	69bb      	ldr	r3, [r7, #24]
 800bdd6:	4413      	add	r3, r2
 800bdd8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bddc:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800bde0:	b2db      	uxtb	r3, r3
 800bde2:	461a      	mov	r2, r3
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	4013      	ands	r3, r2
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d11d      	bne.n	800be28 <make_map+0x98>
					{
						if(walk_map[i][j+1] == 255)			//
 800bdec:	69bb      	ldr	r3, [r7, #24]
 800bdee:	3301      	adds	r3, #1
 800bdf0:	4961      	ldr	r1, [pc, #388]	; (800bf78 <make_map+0x1e8>)
 800bdf2:	69fa      	ldr	r2, [r7, #28]
 800bdf4:	0112      	lsls	r2, r2, #4
 800bdf6:	4413      	add	r3, r2
 800bdf8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bdfc:	2bff      	cmp	r3, #255	; 0xff
 800bdfe:	d113      	bne.n	800be28 <make_map+0x98>
						{
							walk_map[i][j+1] = walk_map[i][j] + 1;	//
 800be00:	495d      	ldr	r1, [pc, #372]	; (800bf78 <make_map+0x1e8>)
 800be02:	69fb      	ldr	r3, [r7, #28]
 800be04:	011a      	lsls	r2, r3, #4
 800be06:	69bb      	ldr	r3, [r7, #24]
 800be08:	4413      	add	r3, r2
 800be0a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800be0e:	69bb      	ldr	r3, [r7, #24]
 800be10:	3301      	adds	r3, #1
 800be12:	3201      	adds	r2, #1
 800be14:	b290      	uxth	r0, r2
 800be16:	4958      	ldr	r1, [pc, #352]	; (800bf78 <make_map+0x1e8>)
 800be18:	69fa      	ldr	r2, [r7, #28]
 800be1a:	0112      	lsls	r2, r2, #4
 800be1c:	4413      	add	r3, r2
 800be1e:	4602      	mov	r2, r0
 800be20:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800be24:	2301      	movs	r3, #1
 800be26:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(i < NUMBER_OF_SQUARES-1)					//
 800be28:	69fb      	ldr	r3, [r7, #28]
 800be2a:	2b0e      	cmp	r3, #14
 800be2c:	dc2c      	bgt.n	800be88 <make_map+0xf8>
				{
					if( (Wall[i][j].east & mask) == NOWALL)		//
 800be2e:	4953      	ldr	r1, [pc, #332]	; (800bf7c <make_map+0x1ec>)
 800be30:	69fb      	ldr	r3, [r7, #28]
 800be32:	011a      	lsls	r2, r3, #4
 800be34:	69bb      	ldr	r3, [r7, #24]
 800be36:	4413      	add	r3, r2
 800be38:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800be3c:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800be40:	b2db      	uxtb	r3, r3
 800be42:	461a      	mov	r2, r3
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	4013      	ands	r3, r2
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d11d      	bne.n	800be88 <make_map+0xf8>
					{
						if(walk_map[i+1][j] == 255)			//
 800be4c:	69fb      	ldr	r3, [r7, #28]
 800be4e:	3301      	adds	r3, #1
 800be50:	4949      	ldr	r1, [pc, #292]	; (800bf78 <make_map+0x1e8>)
 800be52:	011a      	lsls	r2, r3, #4
 800be54:	69bb      	ldr	r3, [r7, #24]
 800be56:	4413      	add	r3, r2
 800be58:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800be5c:	2bff      	cmp	r3, #255	; 0xff
 800be5e:	d113      	bne.n	800be88 <make_map+0xf8>
						{
							walk_map[i+1][j] = walk_map[i][j] + 1;	//
 800be60:	4945      	ldr	r1, [pc, #276]	; (800bf78 <make_map+0x1e8>)
 800be62:	69fb      	ldr	r3, [r7, #28]
 800be64:	011a      	lsls	r2, r3, #4
 800be66:	69bb      	ldr	r3, [r7, #24]
 800be68:	4413      	add	r3, r2
 800be6a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800be6e:	69fb      	ldr	r3, [r7, #28]
 800be70:	3301      	adds	r3, #1
 800be72:	3201      	adds	r2, #1
 800be74:	b290      	uxth	r0, r2
 800be76:	4940      	ldr	r1, [pc, #256]	; (800bf78 <make_map+0x1e8>)
 800be78:	011a      	lsls	r2, r3, #4
 800be7a:	69bb      	ldr	r3, [r7, #24]
 800be7c:	4413      	add	r3, r2
 800be7e:	4602      	mov	r2, r0
 800be80:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800be84:	2301      	movs	r3, #1
 800be86:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(j > 0)						//
 800be88:	69bb      	ldr	r3, [r7, #24]
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	dd2c      	ble.n	800bee8 <make_map+0x158>
				{
					if( (Wall[i][j].south & mask) == NOWALL)	//
 800be8e:	493b      	ldr	r1, [pc, #236]	; (800bf7c <make_map+0x1ec>)
 800be90:	69fb      	ldr	r3, [r7, #28]
 800be92:	011a      	lsls	r2, r3, #4
 800be94:	69bb      	ldr	r3, [r7, #24]
 800be96:	4413      	add	r3, r2
 800be98:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800be9c:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800bea0:	b2db      	uxtb	r3, r3
 800bea2:	461a      	mov	r2, r3
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	4013      	ands	r3, r2
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d11d      	bne.n	800bee8 <make_map+0x158>
					{
						if(walk_map[i][j-1] == 255)			//
 800beac:	69bb      	ldr	r3, [r7, #24]
 800beae:	3b01      	subs	r3, #1
 800beb0:	4931      	ldr	r1, [pc, #196]	; (800bf78 <make_map+0x1e8>)
 800beb2:	69fa      	ldr	r2, [r7, #28]
 800beb4:	0112      	lsls	r2, r2, #4
 800beb6:	4413      	add	r3, r2
 800beb8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bebc:	2bff      	cmp	r3, #255	; 0xff
 800bebe:	d113      	bne.n	800bee8 <make_map+0x158>
						{
							walk_map[i][j-1] = walk_map[i][j] + 1;	//
 800bec0:	492d      	ldr	r1, [pc, #180]	; (800bf78 <make_map+0x1e8>)
 800bec2:	69fb      	ldr	r3, [r7, #28]
 800bec4:	011a      	lsls	r2, r3, #4
 800bec6:	69bb      	ldr	r3, [r7, #24]
 800bec8:	4413      	add	r3, r2
 800beca:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800bece:	69bb      	ldr	r3, [r7, #24]
 800bed0:	3b01      	subs	r3, #1
 800bed2:	3201      	adds	r2, #1
 800bed4:	b290      	uxth	r0, r2
 800bed6:	4928      	ldr	r1, [pc, #160]	; (800bf78 <make_map+0x1e8>)
 800bed8:	69fa      	ldr	r2, [r7, #28]
 800beda:	0112      	lsls	r2, r2, #4
 800bedc:	4413      	add	r3, r2
 800bede:	4602      	mov	r2, r0
 800bee0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800bee4:	2301      	movs	r3, #1
 800bee6:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(i > 0)						//
 800bee8:	69fb      	ldr	r3, [r7, #28]
 800beea:	2b00      	cmp	r3, #0
 800beec:	dd2e      	ble.n	800bf4c <make_map+0x1bc>
				{
					if( (Wall[i][j].west & mask) == NOWALL)		//
 800beee:	4923      	ldr	r1, [pc, #140]	; (800bf7c <make_map+0x1ec>)
 800bef0:	69fb      	ldr	r3, [r7, #28]
 800bef2:	011a      	lsls	r2, r3, #4
 800bef4:	69bb      	ldr	r3, [r7, #24]
 800bef6:	4413      	add	r3, r2
 800bef8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800befc:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800bf00:	b2db      	uxtb	r3, r3
 800bf02:	461a      	mov	r2, r3
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	4013      	ands	r3, r2
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d11f      	bne.n	800bf4c <make_map+0x1bc>
					{
						if(walk_map[i-1][j] == 255)			//
 800bf0c:	69fb      	ldr	r3, [r7, #28]
 800bf0e:	3b01      	subs	r3, #1
 800bf10:	4919      	ldr	r1, [pc, #100]	; (800bf78 <make_map+0x1e8>)
 800bf12:	011a      	lsls	r2, r3, #4
 800bf14:	69bb      	ldr	r3, [r7, #24]
 800bf16:	4413      	add	r3, r2
 800bf18:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bf1c:	2bff      	cmp	r3, #255	; 0xff
 800bf1e:	d115      	bne.n	800bf4c <make_map+0x1bc>
						{
							walk_map[i-1][j] = walk_map[i][j] + 1;	//
 800bf20:	4915      	ldr	r1, [pc, #84]	; (800bf78 <make_map+0x1e8>)
 800bf22:	69fb      	ldr	r3, [r7, #28]
 800bf24:	011a      	lsls	r2, r3, #4
 800bf26:	69bb      	ldr	r3, [r7, #24]
 800bf28:	4413      	add	r3, r2
 800bf2a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800bf2e:	69fb      	ldr	r3, [r7, #28]
 800bf30:	3b01      	subs	r3, #1
 800bf32:	3201      	adds	r2, #1
 800bf34:	b290      	uxth	r0, r2
 800bf36:	4910      	ldr	r1, [pc, #64]	; (800bf78 <make_map+0x1e8>)
 800bf38:	011a      	lsls	r2, r3, #4
 800bf3a:	69bb      	ldr	r3, [r7, #24]
 800bf3c:	4413      	add	r3, r2
 800bf3e:	4602      	mov	r2, r0
 800bf40:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800bf44:	2301      	movs	r3, #1
 800bf46:	75fb      	strb	r3, [r7, #23]
 800bf48:	e000      	b.n	800bf4c <make_map+0x1bc>
					continue;
 800bf4a:	bf00      	nop
			for(j = 0; j < NUMBER_OF_SQUARES; j++)		//(y)
 800bf4c:	69bb      	ldr	r3, [r7, #24]
 800bf4e:	3301      	adds	r3, #1
 800bf50:	61bb      	str	r3, [r7, #24]
 800bf52:	69bb      	ldr	r3, [r7, #24]
 800bf54:	2b0f      	cmp	r3, #15
 800bf56:	f77f af2d 	ble.w	800bdb4 <make_map+0x24>
		for(i = 0; i < NUMBER_OF_SQUARES; i++)			//(x)
 800bf5a:	69fb      	ldr	r3, [r7, #28]
 800bf5c:	3301      	adds	r3, #1
 800bf5e:	61fb      	str	r3, [r7, #28]
 800bf60:	69fb      	ldr	r3, [r7, #28]
 800bf62:	2b0f      	cmp	r3, #15
 800bf64:	f77f af23 	ble.w	800bdae <make_map+0x1e>

			}

		}

	}while(change_flag == true);	//
 800bf68:	7dfb      	ldrb	r3, [r7, #23]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	f47f af1a 	bne.w	800bda4 <make_map+0x14>

}
 800bf70:	bf00      	nop
 800bf72:	3720      	adds	r7, #32
 800bf74:	46bd      	mov	sp, r7
 800bf76:	bd80      	pop	{r7, pc}
 800bf78:	20000570 	.word	0x20000570
 800bf7c:	200009a0 	.word	0x200009a0

0800bf80 <map_print>:
//		GoalAreaFlag = (Wall[ X_GOAL_LESSER+i][Y_GOAL_LESSER].west == UNKNOWN) ? 0 : 1;
//	}

}
void map_print()
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b082      	sub	sp, #8
 800bf84:	af00      	add	r7, sp, #0
	int i,j;
	for(j = NUMBER_OF_SQUARES-1; 0 <= j  ; j--)
 800bf86:	230f      	movs	r3, #15
 800bf88:	603b      	str	r3, [r7, #0]
 800bf8a:	e019      	b.n	800bfc0 <map_print+0x40>
	{
		for(i = 0; i < NUMBER_OF_SQUARES ; i++)
 800bf8c:	2300      	movs	r3, #0
 800bf8e:	607b      	str	r3, [r7, #4]
 800bf90:	e00d      	b.n	800bfae <map_print+0x2e>
		{
			printf("%d ",walk_map[i][j]);
 800bf92:	490f      	ldr	r1, [pc, #60]	; (800bfd0 <map_print+0x50>)
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	011a      	lsls	r2, r3, #4
 800bf98:	683b      	ldr	r3, [r7, #0]
 800bf9a:	4413      	add	r3, r2
 800bf9c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bfa0:	4619      	mov	r1, r3
 800bfa2:	480c      	ldr	r0, [pc, #48]	; (800bfd4 <map_print+0x54>)
 800bfa4:	f00a fa42 	bl	801642c <iprintf>
		for(i = 0; i < NUMBER_OF_SQUARES ; i++)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	3301      	adds	r3, #1
 800bfac:	607b      	str	r3, [r7, #4]
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	2b0f      	cmp	r3, #15
 800bfb2:	ddee      	ble.n	800bf92 <map_print+0x12>
//			if(j == NUMBER_OF_SQUARES)
//			{
//				printf("\r\n");
//			}
		}
		printf("\r\n");
 800bfb4:	4808      	ldr	r0, [pc, #32]	; (800bfd8 <map_print+0x58>)
 800bfb6:	f00a faad 	bl	8016514 <puts>
	for(j = NUMBER_OF_SQUARES-1; 0 <= j  ; j--)
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	3b01      	subs	r3, #1
 800bfbe:	603b      	str	r3, [r7, #0]
 800bfc0:	683b      	ldr	r3, [r7, #0]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	dae2      	bge.n	800bf8c <map_print+0xc>
	}
}
 800bfc6:	bf00      	nop
 800bfc8:	3708      	adds	r7, #8
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	bd80      	pop	{r7, pc}
 800bfce:	bf00      	nop
 800bfd0:	20000570 	.word	0x20000570
 800bfd4:	0801a7fc 	.word	0x0801a7fc
 800bfd8:	0801a800 	.word	0x0801a800

0800bfdc <wall_ram_print>:
	flash_store_init();

}
//
//
void wall_ram_print(){
 800bfdc:	b5b0      	push	{r4, r5, r7, lr}
 800bfde:	b084      	sub	sp, #16
 800bfe0:	af02      	add	r7, sp, #8

	//
	for(int j=NUMBER_OF_SQUARES-1; j >= 0 ; j--){
 800bfe2:	230f      	movs	r3, #15
 800bfe4:	607b      	str	r3, [r7, #4]
 800bfe6:	e040      	b.n	800c06a <wall_ram_print+0x8e>
		for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800bfe8:	2300      	movs	r3, #0
 800bfea:	603b      	str	r3, [r7, #0]
 800bfec:	e034      	b.n	800c058 <wall_ram_print+0x7c>
			//
			//
			//  ...
			//4
		    printf("%d%d%d%d ",Wall[i][j].north, Wall[i][j].east, Wall[i][j].south, Wall[i][j].west);
 800bfee:	4925      	ldr	r1, [pc, #148]	; (800c084 <wall_ram_print+0xa8>)
 800bff0:	683b      	ldr	r3, [r7, #0]
 800bff2:	011a      	lsls	r2, r3, #4
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	4413      	add	r3, r2
 800bff8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bffc:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c000:	b2db      	uxtb	r3, r3
 800c002:	4618      	mov	r0, r3
 800c004:	491f      	ldr	r1, [pc, #124]	; (800c084 <wall_ram_print+0xa8>)
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	011a      	lsls	r2, r3, #4
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	4413      	add	r3, r2
 800c00e:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800c012:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c016:	b2db      	uxtb	r3, r3
 800c018:	461c      	mov	r4, r3
 800c01a:	491a      	ldr	r1, [pc, #104]	; (800c084 <wall_ram_print+0xa8>)
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	011a      	lsls	r2, r3, #4
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	4413      	add	r3, r2
 800c024:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800c028:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800c02c:	b2db      	uxtb	r3, r3
 800c02e:	461d      	mov	r5, r3
 800c030:	4914      	ldr	r1, [pc, #80]	; (800c084 <wall_ram_print+0xa8>)
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	011a      	lsls	r2, r3, #4
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	4413      	add	r3, r2
 800c03a:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800c03e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c042:	b2db      	uxtb	r3, r3
 800c044:	9300      	str	r3, [sp, #0]
 800c046:	462b      	mov	r3, r5
 800c048:	4622      	mov	r2, r4
 800c04a:	4601      	mov	r1, r0
 800c04c:	480e      	ldr	r0, [pc, #56]	; (800c088 <wall_ram_print+0xac>)
 800c04e:	f00a f9ed 	bl	801642c <iprintf>
		for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	3301      	adds	r3, #1
 800c056:	603b      	str	r3, [r7, #0]
 800c058:	683b      	ldr	r3, [r7, #0]
 800c05a:	2b0f      	cmp	r3, #15
 800c05c:	ddc7      	ble.n	800bfee <wall_ram_print+0x12>

		}
		printf("\r\n");
 800c05e:	480b      	ldr	r0, [pc, #44]	; (800c08c <wall_ram_print+0xb0>)
 800c060:	f00a fa58 	bl	8016514 <puts>
	for(int j=NUMBER_OF_SQUARES-1; j >= 0 ; j--){
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	3b01      	subs	r3, #1
 800c068:	607b      	str	r3, [r7, #4]
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	dabb      	bge.n	800bfe8 <wall_ram_print+0xc>
	}

	printf("\r\n");
 800c070:	4806      	ldr	r0, [pc, #24]	; (800c08c <wall_ram_print+0xb0>)
 800c072:	f00a fa4f 	bl	8016514 <puts>
	printf("\r\n");
 800c076:	4805      	ldr	r0, [pc, #20]	; (800c08c <wall_ram_print+0xb0>)
 800c078:	f00a fa4c 	bl	8016514 <puts>
}
 800c07c:	bf00      	nop
 800c07e:	3708      	adds	r7, #8
 800c080:	46bd      	mov	sp, r7
 800c082:	bdb0      	pop	{r4, r5, r7, pc}
 800c084:	200009a0 	.word	0x200009a0
 800c088:	0801a814 	.word	0x0801a814
 800c08c:	0801a800 	.word	0x0801a800

0800c090 <flash_copy_to_ram>:
//	}

}

void flash_copy_to_ram()
{
 800c090:	b580      	push	{r7, lr}
 800c092:	b088      	sub	sp, #32
 800c094:	af00      	add	r7, sp, #0
	uint32_t address=start_adress_sector1;
 800c096:	4b3e      	ldr	r3, [pc, #248]	; (800c190 <flash_copy_to_ram+0x100>)
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	61fb      	str	r3, [r7, #28]

	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800c09c:	2300      	movs	r3, #0
 800c09e:	61bb      	str	r3, [r7, #24]
 800c0a0:	e06f      	b.n	800c182 <flash_copy_to_ram+0xf2>
	{
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	617b      	str	r3, [r7, #20]
 800c0a6:	e066      	b.n	800c176 <flash_copy_to_ram+0xe6>
			{
				uint32_t wall_data[4]={0};
 800c0a8:	1d3b      	adds	r3, r7, #4
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	601a      	str	r2, [r3, #0]
 800c0ae:	605a      	str	r2, [r3, #4]
 800c0b0:	609a      	str	r2, [r3, #8]
 800c0b2:	60da      	str	r2, [r3, #12]
				FLASH_Read_Word(address+0, &wall_data[0]);
 800c0b4:	1d3b      	adds	r3, r7, #4
 800c0b6:	4619      	mov	r1, r3
 800c0b8:	69f8      	ldr	r0, [r7, #28]
 800c0ba:	f003 f80d 	bl	800f0d8 <FLASH_Read_Word>
				FLASH_Read_Word(address+4, &wall_data[1]);
 800c0be:	69fb      	ldr	r3, [r7, #28]
 800c0c0:	1d1a      	adds	r2, r3, #4
 800c0c2:	1d3b      	adds	r3, r7, #4
 800c0c4:	3304      	adds	r3, #4
 800c0c6:	4619      	mov	r1, r3
 800c0c8:	4610      	mov	r0, r2
 800c0ca:	f003 f805 	bl	800f0d8 <FLASH_Read_Word>
				FLASH_Read_Word(address+8, &wall_data[2]);
 800c0ce:	69fb      	ldr	r3, [r7, #28]
 800c0d0:	f103 0208 	add.w	r2, r3, #8
 800c0d4:	1d3b      	adds	r3, r7, #4
 800c0d6:	3308      	adds	r3, #8
 800c0d8:	4619      	mov	r1, r3
 800c0da:	4610      	mov	r0, r2
 800c0dc:	f002 fffc 	bl	800f0d8 <FLASH_Read_Word>
				FLASH_Read_Word(address+12, &wall_data[3]);
 800c0e0:	69fb      	ldr	r3, [r7, #28]
 800c0e2:	f103 020c 	add.w	r2, r3, #12
 800c0e6:	1d3b      	adds	r3, r7, #4
 800c0e8:	330c      	adds	r3, #12
 800c0ea:	4619      	mov	r1, r3
 800c0ec:	4610      	mov	r0, r2
 800c0ee:	f002 fff3 	bl	800f0d8 <FLASH_Read_Word>
				Wall[i][j].north = wall_data[0];
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	f003 0303 	and.w	r3, r3, #3
 800c0f8:	b2d8      	uxtb	r0, r3
 800c0fa:	4926      	ldr	r1, [pc, #152]	; (800c194 <flash_copy_to_ram+0x104>)
 800c0fc:	697b      	ldr	r3, [r7, #20]
 800c0fe:	011a      	lsls	r2, r3, #4
 800c100:	69bb      	ldr	r3, [r7, #24]
 800c102:	441a      	add	r2, r3
 800c104:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c108:	f360 0301 	bfi	r3, r0, #0, #2
 800c10c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].east = wall_data[1];
 800c110:	68bb      	ldr	r3, [r7, #8]
 800c112:	f003 0303 	and.w	r3, r3, #3
 800c116:	b2d8      	uxtb	r0, r3
 800c118:	491e      	ldr	r1, [pc, #120]	; (800c194 <flash_copy_to_ram+0x104>)
 800c11a:	697b      	ldr	r3, [r7, #20]
 800c11c:	011a      	lsls	r2, r3, #4
 800c11e:	69bb      	ldr	r3, [r7, #24]
 800c120:	441a      	add	r2, r3
 800c122:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c126:	f360 0383 	bfi	r3, r0, #2, #2
 800c12a:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].south = wall_data[2];
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	f003 0303 	and.w	r3, r3, #3
 800c134:	b2d8      	uxtb	r0, r3
 800c136:	4917      	ldr	r1, [pc, #92]	; (800c194 <flash_copy_to_ram+0x104>)
 800c138:	697b      	ldr	r3, [r7, #20]
 800c13a:	011a      	lsls	r2, r3, #4
 800c13c:	69bb      	ldr	r3, [r7, #24]
 800c13e:	441a      	add	r2, r3
 800c140:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c144:	f360 1305 	bfi	r3, r0, #4, #2
 800c148:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].west = wall_data[3];
 800c14c:	693b      	ldr	r3, [r7, #16]
 800c14e:	f003 0303 	and.w	r3, r3, #3
 800c152:	b2d8      	uxtb	r0, r3
 800c154:	490f      	ldr	r1, [pc, #60]	; (800c194 <flash_copy_to_ram+0x104>)
 800c156:	697b      	ldr	r3, [r7, #20]
 800c158:	011a      	lsls	r2, r3, #4
 800c15a:	69bb      	ldr	r3, [r7, #24]
 800c15c:	441a      	add	r2, r3
 800c15e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c162:	f360 1387 	bfi	r3, r0, #6, #2
 800c166:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				address += 16;
 800c16a:	69fb      	ldr	r3, [r7, #28]
 800c16c:	3310      	adds	r3, #16
 800c16e:	61fb      	str	r3, [r7, #28]
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800c170:	697b      	ldr	r3, [r7, #20]
 800c172:	3301      	adds	r3, #1
 800c174:	617b      	str	r3, [r7, #20]
 800c176:	697b      	ldr	r3, [r7, #20]
 800c178:	2b0f      	cmp	r3, #15
 800c17a:	dd95      	ble.n	800c0a8 <flash_copy_to_ram+0x18>
	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800c17c:	69bb      	ldr	r3, [r7, #24]
 800c17e:	3301      	adds	r3, #1
 800c180:	61bb      	str	r3, [r7, #24]
 800c182:	69bb      	ldr	r3, [r7, #24]
 800c184:	2b0f      	cmp	r3, #15
 800c186:	dd8c      	ble.n	800c0a2 <flash_copy_to_ram+0x12>
			}
	}

}
 800c188:	bf00      	nop
 800c18a:	3720      	adds	r7, #32
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bd80      	pop	{r7, pc}
 800c190:	0801aa80 	.word	0x0801aa80
 800c194:	200009a0 	.word	0x200009a0

0800c198 <InitExplore>:
#include "Interrupt.h"
#include "Debug.h"

#include <main.h>
void InitExplore()
{
 800c198:	b590      	push	{r4, r7, lr}
 800c19a:	b083      	sub	sp, #12
 800c19c:	af00      	add	r7, sp, #0
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800c19e:	2100      	movs	r1, #0
 800c1a0:	2004      	movs	r0, #4
 800c1a2:	f003 ff91 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800c1a6:	2100      	movs	r1, #0
 800c1a8:	2005      	movs	r0, #5
 800c1aa:	f003 ff8d 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c1ae:	2100      	movs	r1, #0
 800c1b0:	2002      	movs	r0, #2
 800c1b2:	f003 ff89 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c1b6:	2100      	movs	r1, #0
 800c1b8:	2003      	movs	r0, #3
 800c1ba:	f003 ff85 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800c1be:	2100      	movs	r1, #0
 800c1c0:	2001      	movs	r0, #1
 800c1c2:	f003 ff81 	bl	80100c8 <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800c1c6:	2100      	movs	r1, #0
 800c1c8:	2000      	movs	r0, #0
 800c1ca:	f003 ff7d 	bl	80100c8 <PIDChangeFlag>


	Load_Gain();
 800c1ce:	f003 fcbf 	bl	800fb50 <Load_Gain>
	uint8_t imu_check;
	imu_check = IMU_init();
 800c1d2:	f003 f90b 	bl	800f3ec <IMU_init>
 800c1d6:	4603      	mov	r3, r0
 800c1d8:	71fb      	strb	r3, [r7, #7]
	printf("imu_check 1OK: %d\r\n",imu_check);
 800c1da:	79fb      	ldrb	r3, [r7, #7]
 800c1dc:	4619      	mov	r1, r3
 800c1de:	4840      	ldr	r0, [pc, #256]	; (800c2e0 <InitExplore+0x148>)
 800c1e0:	f00a f924 	bl	801642c <iprintf>
#if 1 //IMU
	imu_check =IMU_init();
 800c1e4:	f003 f902 	bl	800f3ec <IMU_init>
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	71fb      	strb	r3, [r7, #7]
	printf("imu_check 1OK: %d\r\n",imu_check);
 800c1ec:	79fb      	ldrb	r3, [r7, #7]
 800c1ee:	4619      	mov	r1, r3
 800c1f0:	483b      	ldr	r0, [pc, #236]	; (800c2e0 <InitExplore+0x148>)
 800c1f2:	f00a f91b 	bl	801642c <iprintf>
#endif
	HAL_Delay(100);
 800c1f6:	2064      	movs	r0, #100	; 0x64
 800c1f8:	f004 faaa 	bl	8010750 <HAL_Delay>

	ZGyro = ReadIMU(0x37, 0x38);
 800c1fc:	2138      	movs	r1, #56	; 0x38
 800c1fe:	2037      	movs	r0, #55	; 0x37
 800c200:	f003 f866 	bl	800f2d0 <ReadIMU>
 800c204:	eef0 7a40 	vmov.f32	s15, s0
 800c208:	4b36      	ldr	r3, [pc, #216]	; (800c2e4 <InitExplore+0x14c>)
 800c20a:	edc3 7a00 	vstr	s15, [r3]
	printf("gyro : %f\r\n",ZGyro);
 800c20e:	4b35      	ldr	r3, [pc, #212]	; (800c2e4 <InitExplore+0x14c>)
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	4618      	mov	r0, r3
 800c214:	f7fc f8d0 	bl	80083b8 <__aeabi_f2d>
 800c218:	4603      	mov	r3, r0
 800c21a:	460c      	mov	r4, r1
 800c21c:	461a      	mov	r2, r3
 800c21e:	4623      	mov	r3, r4
 800c220:	4831      	ldr	r0, [pc, #196]	; (800c2e8 <InitExplore+0x150>)
 800c222:	f00a f903 	bl	801642c <iprintf>
//	  }

  }
#endif
	//
	Motor_PWM_Start();
 800c226:	f003 fa77 	bl	800f718 <Motor_PWM_Start>
	EncoderStart(); //
 800c22a:	f003 f98b 	bl	800f544 <EncoderStart>
	EmitterON();
 800c22e:	f003 f999 	bl	800f564 <EmitterON>
	ADCStart();
 800c232:	f002 fea9 	bl	800ef88 <ADCStart>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800c236:	f247 512f 	movw	r1, #29999	; 0x752f
 800c23a:	482c      	ldr	r0, [pc, #176]	; (800c2ec <InitExplore+0x154>)
 800c23c:	f003 fb02 	bl	800f844 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800c240:	f247 512f 	movw	r1, #29999	; 0x752f
 800c244:	482a      	ldr	r0, [pc, #168]	; (800c2f0 <InitExplore+0x158>)
 800c246:	f003 fafd 	bl	800f844 <InitPulse>
	//
	HAL_TIM_Base_Start_IT(&htim1);
 800c24a:	482a      	ldr	r0, [pc, #168]	; (800c2f4 <InitExplore+0x15c>)
 800c24c:	f007 f967 	bl	801351e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800c250:	4829      	ldr	r0, [pc, #164]	; (800c2f8 <InitExplore+0x160>)
 800c252:	f007 f964 	bl	801351e <HAL_TIM_Base_Start_IT>
		printf("%f, %f ang/s, %f rad/s\r\n",ZGyro,ZGyro/16.4f, AngularV);
	}

#endif

	TargetVelocity[BODY] = 0;
 800c256:	4b29      	ldr	r3, [pc, #164]	; (800c2fc <InitExplore+0x164>)
 800c258:	f04f 0200 	mov.w	r2, #0
 800c25c:	609a      	str	r2, [r3, #8]
	TargetAngularV = 0;
 800c25e:	4b28      	ldr	r3, [pc, #160]	; (800c300 <InitExplore+0x168>)
 800c260:	f04f 0200 	mov.w	r2, #0
 800c264:	601a      	str	r2, [r3, #0]
	Acceleration = 0;
 800c266:	4b27      	ldr	r3, [pc, #156]	; (800c304 <InitExplore+0x16c>)
 800c268:	f04f 0200 	mov.w	r2, #0
 800c26c:	601a      	str	r2, [r3, #0]
	AngularAcceleration = 0;
 800c26e:	4b26      	ldr	r3, [pc, #152]	; (800c308 <InitExplore+0x170>)
 800c270:	f04f 0200 	mov.w	r2, #0
 800c274:	601a      	str	r2, [r3, #0]
	TotalPulse[LEFT] = 0;
 800c276:	4b25      	ldr	r3, [pc, #148]	; (800c30c <InitExplore+0x174>)
 800c278:	2200      	movs	r2, #0
 800c27a:	601a      	str	r2, [r3, #0]
	TotalPulse[RIGHT] = 0;
 800c27c:	4b23      	ldr	r3, [pc, #140]	; (800c30c <InitExplore+0x174>)
 800c27e:	2200      	movs	r2, #0
 800c280:	605a      	str	r2, [r3, #4]
	TotalPulse[BODY] = 0;
 800c282:	4b22      	ldr	r3, [pc, #136]	; (800c30c <InitExplore+0x174>)
 800c284:	2200      	movs	r2, #0
 800c286:	609a      	str	r2, [r3, #8]

	//
	IMU_Calib();	//HAL_Delay
 800c288:	f003 f8da 	bl	800f440 <IMU_Calib>
	TargetPhoto[SR] = Photo[SR];
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
#else


	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800c28c:	4b20      	ldr	r3, [pc, #128]	; (800c310 <InitExplore+0x178>)
 800c28e:	689b      	ldr	r3, [r3, #8]
 800c290:	4a20      	ldr	r2, [pc, #128]	; (800c314 <InitExplore+0x17c>)
 800c292:	6093      	str	r3, [r2, #8]
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
 800c294:	4b1e      	ldr	r3, [pc, #120]	; (800c310 <InitExplore+0x178>)
 800c296:	685b      	ldr	r3, [r3, #4]
 800c298:	4a1e      	ldr	r2, [pc, #120]	; (800c314 <InitExplore+0x17c>)
 800c29a:	6053      	str	r3, [r2, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800c29c:	4b1d      	ldr	r3, [pc, #116]	; (800c314 <InitExplore+0x17c>)
 800c29e:	ed93 7a02 	vldr	s14, [r3, #8]
 800c2a2:	4b1c      	ldr	r3, [pc, #112]	; (800c314 <InitExplore+0x17c>)
 800c2a4:	edd3 7a01 	vldr	s15, [r3, #4]
 800c2a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c2ac:	4b1a      	ldr	r3, [pc, #104]	; (800c318 <InitExplore+0x180>)
 800c2ae:	edc3 7a00 	vstr	s15, [r3]

#endif
	PIDReset(L_VELO_PID);
 800c2b2:	2004      	movs	r0, #4
 800c2b4:	f003 ff1e 	bl	80100f4 <PIDReset>
	PIDReset(R_VELO_PID);
 800c2b8:	2005      	movs	r0, #5
 800c2ba:	f003 ff1b 	bl	80100f4 <PIDReset>

	PIDReset(A_VELO_PID);
 800c2be:	2000      	movs	r0, #0
 800c2c0:	f003 ff18 	bl	80100f4 <PIDReset>
	PIDReset(L_WALL_PID);
 800c2c4:	2002      	movs	r0, #2
 800c2c6:	f003 ff15 	bl	80100f4 <PIDReset>
	PIDReset(R_WALL_PID);
 800c2ca:	2003      	movs	r0, #3
 800c2cc:	f003 ff12 	bl	80100f4 <PIDReset>
	PIDReset(D_WALL_PID);
 800c2d0:	2001      	movs	r0, #1
 800c2d2:	f003 ff0f 	bl	80100f4 <PIDReset>

#endif
}
 800c2d6:	bf00      	nop
 800c2d8:	370c      	adds	r7, #12
 800c2da:	46bd      	mov	sp, r7
 800c2dc:	bd90      	pop	{r4, r7, pc}
 800c2de:	bf00      	nop
 800c2e0:	0801a824 	.word	0x0801a824
 800c2e4:	200002d4 	.word	0x200002d4
 800c2e8:	0801a840 	.word	0x0801a840
 800c2ec:	40000424 	.word	0x40000424
 800c2f0:	40000824 	.word	0x40000824
 800c2f4:	20000df0 	.word	0x20000df0
 800c2f8:	20000ba8 	.word	0x20000ba8
 800c2fc:	200004ec 	.word	0x200004ec
 800c300:	200004fc 	.word	0x200004fc
 800c304:	2000022c 	.word	0x2000022c
 800c308:	20000230 	.word	0x20000230
 800c30c:	20000520 	.word	0x20000520
 800c310:	20000560 	.word	0x20000560
 800c314:	2000077c 	.word	0x2000077c
 800c318:	20000510 	.word	0x20000510

0800c31c <InitFastest>:

void InitFastest()
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b082      	sub	sp, #8
 800c320:	af00      	add	r7, sp, #0
	Motor_PWM_Start();
 800c322:	f003 f9f9 	bl	800f718 <Motor_PWM_Start>
	EncoderStart(); //
 800c326:	f003 f90d 	bl	800f544 <EncoderStart>
	EmitterON();
 800c32a:	f003 f91b 	bl	800f564 <EmitterON>
	ADCStart();
 800c32e:	f002 fe2b 	bl	800ef88 <ADCStart>

	uint8_t imu_check;
	imu_check =IMU_init();
 800c332:	f003 f85b 	bl	800f3ec <IMU_init>
 800c336:	4603      	mov	r3, r0
 800c338:	71fb      	strb	r3, [r7, #7]

	printf("imu_check 1OK: %d\r\n",imu_check);
 800c33a:	79fb      	ldrb	r3, [r7, #7]
 800c33c:	4619      	mov	r1, r3
 800c33e:	4838      	ldr	r0, [pc, #224]	; (800c420 <InitFastest+0x104>)
 800c340:	f00a f874 	bl	801642c <iprintf>
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800c344:	2100      	movs	r1, #0
 800c346:	2004      	movs	r0, #4
 800c348:	f003 febe 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800c34c:	2100      	movs	r1, #0
 800c34e:	2005      	movs	r0, #5
 800c350:	f003 feba 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c354:	2100      	movs	r1, #0
 800c356:	2002      	movs	r0, #2
 800c358:	f003 feb6 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c35c:	2100      	movs	r1, #0
 800c35e:	2003      	movs	r0, #3
 800c360:	f003 feb2 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800c364:	2100      	movs	r1, #0
 800c366:	2001      	movs	r0, #1
 800c368:	f003 feae 	bl	80100c8 <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800c36c:	2100      	movs	r1, #0
 800c36e:	2000      	movs	r0, #0
 800c370:	f003 feaa 	bl	80100c8 <PIDChangeFlag>


	Load_Gain();
 800c374:	f003 fbec 	bl	800fb50 <Load_Gain>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800c378:	f247 512f 	movw	r1, #29999	; 0x752f
 800c37c:	4829      	ldr	r0, [pc, #164]	; (800c424 <InitFastest+0x108>)
 800c37e:	f003 fa61 	bl	800f844 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800c382:	f247 512f 	movw	r1, #29999	; 0x752f
 800c386:	4828      	ldr	r0, [pc, #160]	; (800c428 <InitFastest+0x10c>)
 800c388:	f003 fa5c 	bl	800f844 <InitPulse>
//	  }

  }
#endif
	//
	HAL_TIM_Base_Start_IT(&htim1);
 800c38c:	4827      	ldr	r0, [pc, #156]	; (800c42c <InitFastest+0x110>)
 800c38e:	f007 f8c6 	bl	801351e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800c392:	4827      	ldr	r0, [pc, #156]	; (800c430 <InitFastest+0x114>)
 800c394:	f007 f8c3 	bl	801351e <HAL_TIM_Base_Start_IT>


	//
	//

	TargetVelocity[BODY] = 0;
 800c398:	4b26      	ldr	r3, [pc, #152]	; (800c434 <InitFastest+0x118>)
 800c39a:	f04f 0200 	mov.w	r2, #0
 800c39e:	609a      	str	r2, [r3, #8]
	TargetAngularV = 0;
 800c3a0:	4b25      	ldr	r3, [pc, #148]	; (800c438 <InitFastest+0x11c>)
 800c3a2:	f04f 0200 	mov.w	r2, #0
 800c3a6:	601a      	str	r2, [r3, #0]
	Acceleration = 0;
 800c3a8:	4b24      	ldr	r3, [pc, #144]	; (800c43c <InitFastest+0x120>)
 800c3aa:	f04f 0200 	mov.w	r2, #0
 800c3ae:	601a      	str	r2, [r3, #0]
	AngularAcceleration = 0;
 800c3b0:	4b23      	ldr	r3, [pc, #140]	; (800c440 <InitFastest+0x124>)
 800c3b2:	f04f 0200 	mov.w	r2, #0
 800c3b6:	601a      	str	r2, [r3, #0]
	TotalPulse[LEFT] = 0;
 800c3b8:	4b22      	ldr	r3, [pc, #136]	; (800c444 <InitFastest+0x128>)
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	601a      	str	r2, [r3, #0]
	TotalPulse[RIGHT] = 0;
 800c3be:	4b21      	ldr	r3, [pc, #132]	; (800c444 <InitFastest+0x128>)
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	605a      	str	r2, [r3, #4]
	TotalPulse[BODY] = 0;
 800c3c4:	4b1f      	ldr	r3, [pc, #124]	; (800c444 <InitFastest+0x128>)
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	609a      	str	r2, [r3, #8]

	//
	IMU_Calib();	//HAL_Delay
 800c3ca:	f003 f839 	bl	800f440 <IMU_Calib>
	//zg_offset = 0;
	TargetPhoto[SL] = Photo[SL];
 800c3ce:	4b1e      	ldr	r3, [pc, #120]	; (800c448 <InitFastest+0x12c>)
 800c3d0:	689b      	ldr	r3, [r3, #8]
 800c3d2:	4a1e      	ldr	r2, [pc, #120]	; (800c44c <InitFastest+0x130>)
 800c3d4:	6093      	str	r3, [r2, #8]
	TargetPhoto[SR] = Photo[SR];
 800c3d6:	4b1c      	ldr	r3, [pc, #112]	; (800c448 <InitFastest+0x12c>)
 800c3d8:	685b      	ldr	r3, [r3, #4]
 800c3da:	4a1c      	ldr	r2, [pc, #112]	; (800c44c <InitFastest+0x130>)
 800c3dc:	6053      	str	r3, [r2, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800c3de:	4b1b      	ldr	r3, [pc, #108]	; (800c44c <InitFastest+0x130>)
 800c3e0:	ed93 7a02 	vldr	s14, [r3, #8]
 800c3e4:	4b19      	ldr	r3, [pc, #100]	; (800c44c <InitFastest+0x130>)
 800c3e6:	edd3 7a01 	vldr	s15, [r3, #4]
 800c3ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c3ee:	4b18      	ldr	r3, [pc, #96]	; (800c450 <InitFastest+0x134>)
 800c3f0:	edc3 7a00 	vstr	s15, [r3]

	PIDReset(L_VELO_PID);
 800c3f4:	2004      	movs	r0, #4
 800c3f6:	f003 fe7d 	bl	80100f4 <PIDReset>
	PIDReset(R_VELO_PID);
 800c3fa:	2005      	movs	r0, #5
 800c3fc:	f003 fe7a 	bl	80100f4 <PIDReset>
	PIDReset(A_VELO_PID);
 800c400:	2000      	movs	r0, #0
 800c402:	f003 fe77 	bl	80100f4 <PIDReset>
	PIDReset(L_WALL_PID);
 800c406:	2002      	movs	r0, #2
 800c408:	f003 fe74 	bl	80100f4 <PIDReset>
	PIDReset(R_WALL_PID);
 800c40c:	2003      	movs	r0, #3
 800c40e:	f003 fe71 	bl	80100f4 <PIDReset>
	PIDReset(D_WALL_PID);
 800c412:	2001      	movs	r0, #1
 800c414:	f003 fe6e 	bl	80100f4 <PIDReset>


}
 800c418:	bf00      	nop
 800c41a:	3708      	adds	r7, #8
 800c41c:	46bd      	mov	sp, r7
 800c41e:	bd80      	pop	{r7, pc}
 800c420:	0801a824 	.word	0x0801a824
 800c424:	40000424 	.word	0x40000424
 800c428:	40000824 	.word	0x40000824
 800c42c:	20000df0 	.word	0x20000df0
 800c430:	20000ba8 	.word	0x20000ba8
 800c434:	200004ec 	.word	0x200004ec
 800c438:	200004fc 	.word	0x200004fc
 800c43c:	2000022c 	.word	0x2000022c
 800c440:	20000230 	.word	0x20000230
 800c444:	20000520 	.word	0x20000520
 800c448:	20000560 	.word	0x20000560
 800c44c:	2000077c 	.word	0x2000077c
 800c450:	20000510 	.word	0x20000510

0800c454 <Debug>:
void Debug()
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b082      	sub	sp, #8
 800c458:	af00      	add	r7, sp, #0
//	while(1)
//	{
//
//	}
#if 1
	InitExplore();
 800c45a:	f7ff fe9d 	bl	800c198 <InitExplore>
	InitPosition();
 800c45e:	f7fc fccb 	bl	8008df8 <InitPosition>
	wall_init();
 800c462:	f7ff fa91 	bl	800b988 <wall_init>

	TotalPulse[RIGHT] = 0;
 800c466:	4b37      	ldr	r3, [pc, #220]	; (800c544 <Debug+0xf0>)
 800c468:	2200      	movs	r2, #0
 800c46a:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c46c:	4b35      	ldr	r3, [pc, #212]	; (800c544 <Debug+0xf0>)
 800c46e:	2200      	movs	r2, #0
 800c470:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c472:	4b34      	ldr	r3, [pc, #208]	; (800c544 <Debug+0xf0>)
 800c474:	2200      	movs	r2, #0
 800c476:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c478:	2101      	movs	r1, #1
 800c47a:	2004      	movs	r0, #4
 800c47c:	f003 fe24 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c480:	2101      	movs	r1, #1
 800c482:	2005      	movs	r0, #5
 800c484:	f003 fe20 	bl	80100c8 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800c488:	4b2e      	ldr	r3, [pc, #184]	; (800c544 <Debug+0xf0>)
 800c48a:	6899      	ldr	r1, [r3, #8]
 800c48c:	4b2d      	ldr	r3, [pc, #180]	; (800c544 <Debug+0xf0>)
 800c48e:	681a      	ldr	r2, [r3, #0]
 800c490:	4b2c      	ldr	r3, [pc, #176]	; (800c544 <Debug+0xf0>)
 800c492:	685b      	ldr	r3, [r3, #4]
 800c494:	482c      	ldr	r0, [pc, #176]	; (800c548 <Debug+0xf4>)
 800c496:	f009 ffc9 	bl	801642c <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c49a:	2100      	movs	r1, #0
 800c49c:	2001      	movs	r0, #1
 800c49e:	f003 fe13 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c4a2:	2100      	movs	r1, #0
 800c4a4:	2002      	movs	r0, #2
 800c4a6:	f003 fe0f 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c4aa:	2100      	movs	r1, #0
 800c4ac:	2003      	movs	r0, #3
 800c4ae:	f003 fe0b 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 1);
 800c4b2:	2101      	movs	r1, #1
 800c4b4:	2000      	movs	r0, #0
 800c4b6:	f003 fe07 	bl	80100c8 <PIDChangeFlag>
	ExploreVelocity=0;
 800c4ba:	4b24      	ldr	r3, [pc, #144]	; (800c54c <Debug+0xf8>)
 800c4bc:	f04f 0200 	mov.w	r2, #0
 800c4c0:	601a      	str	r2, [r3, #0]
	ChangeLED(3);
 800c4c2:	2003      	movs	r0, #3
 800c4c4:	f003 f86a 	bl	800f59c <ChangeLED>
	//HAL_Delay(500);

	//IT_mode = WRITINGFREE;
	IT_mode = EXPLORE;
 800c4c8:	4b21      	ldr	r3, [pc, #132]	; (800c550 <Debug+0xfc>)
 800c4ca:	2206      	movs	r2, #6
 800c4cc:	601a      	str	r2, [r3, #0]
		printf("%f, %f, %f, %f\r\n", Photo[FL], Photo[FR], Photo[FL] - Photo[FR],Photo[FL] + Photo[FR] );
	}
	PIDChangeFlag(F_WALL_PID, 0);
#endif
#if 1 //
	ExploreVelocity = 135;
 800c4ce:	4b1f      	ldr	r3, [pc, #124]	; (800c54c <Debug+0xf8>)
 800c4d0:	4a20      	ldr	r2, [pc, #128]	; (800c554 <Debug+0x100>)
 800c4d2:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800c4d4:	4b20      	ldr	r3, [pc, #128]	; (800c558 <Debug+0x104>)
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	711a      	strb	r2, [r3, #4]
	Accel(61.75,ExploreVelocity);
 800c4da:	4b1c      	ldr	r3, [pc, #112]	; (800c54c <Debug+0xf8>)
 800c4dc:	edd3 7a00 	vldr	s15, [r3]
 800c4e0:	eef0 0a67 	vmov.f32	s1, s15
 800c4e4:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800c55c <Debug+0x108>
 800c4e8:	f7fd fdd2 	bl	800a090 <Accel>
	for(int i=0; i < 1; i++)
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	607b      	str	r3, [r7, #4]
 800c4f0:	e015      	b.n	800c51e <Debug+0xca>
	{
		Pos.Dir = front;
 800c4f2:	4b19      	ldr	r3, [pc, #100]	; (800c558 <Debug+0x104>)
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	711a      	strb	r2, [r3, #4]
		GoStraight(90, ExploreVelocity, AddVelocity);
 800c4f8:	4b14      	ldr	r3, [pc, #80]	; (800c54c <Debug+0xf8>)
 800c4fa:	edd3 7a00 	vldr	s15, [r3]
 800c4fe:	4b18      	ldr	r3, [pc, #96]	; (800c560 <Debug+0x10c>)
 800c500:	ed93 7a00 	vldr	s14, [r3]
 800c504:	eeb0 1a47 	vmov.f32	s2, s14
 800c508:	eef0 0a67 	vmov.f32	s1, s15
 800c50c:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800c564 <Debug+0x110>
 800c510:	f7fe face 	bl	800aab0 <GoStraight>
		//Pos.Dir = right;
		SlalomRight();
 800c514:	f7fd f9f4 	bl	8009900 <SlalomRight>
	for(int i=0; i < 1; i++)
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	3301      	adds	r3, #1
 800c51c:	607b      	str	r3, [r7, #4]
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	2b00      	cmp	r3, #0
 800c522:	dde6      	ble.n	800c4f2 <Debug+0x9e>

	}
	Pos.Dir = front;
 800c524:	4b0c      	ldr	r3, [pc, #48]	; (800c558 <Debug+0x104>)
 800c526:	2200      	movs	r2, #0
 800c528:	711a      	strb	r2, [r3, #4]
	//Decel(45,0);
	TargetVelocity[BODY] = 0;
 800c52a:	4b0f      	ldr	r3, [pc, #60]	; (800c568 <Debug+0x114>)
 800c52c:	f04f 0200 	mov.w	r2, #0
 800c530:	609a      	str	r2, [r3, #8]
	HAL_Delay(1000);
 800c532:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800c536:	f004 f90b 	bl	8010750 <HAL_Delay>
	while(1)
	{
		printf("SL:%f, SR:%f, FL:%f, FR:%f\r\n",Photo[SL],Photo[SR],Photo[FL],Photo[FR]);
	}
#endif
}
 800c53a:	bf00      	nop
 800c53c:	3708      	adds	r7, #8
 800c53e:	46bd      	mov	sp, r7
 800c540:	bd80      	pop	{r7, pc}
 800c542:	bf00      	nop
 800c544:	20000520 	.word	0x20000520
 800c548:	0801a84c 	.word	0x0801a84c
 800c54c:	20000770 	.word	0x20000770
 800c550:	200004e0 	.word	0x200004e0
 800c554:	43070000 	.word	0x43070000
 800c558:	20000000 	.word	0x20000000
 800c55c:	42770000 	.word	0x42770000
 800c560:	200004f8 	.word	0x200004f8
 800c564:	42b40000 	.word	0x42b40000
 800c568:	200004ec 	.word	0x200004ec

0800c56c <ParameterSetting>:
void ParameterSetting()
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	af00      	add	r7, sp, #0
	Load_Gain();
 800c570:	f003 faee 	bl	800fb50 <Load_Gain>
	Change_Gain();
 800c574:	f003 fba8 	bl	800fcc8 <Change_Gain>

}
 800c578:	bf00      	nop
 800c57a:	bd80      	pop	{r7, pc}

0800c57c <GainTestRWall>:
	{
		TargetVelocity[BODY] = 300;
	}
}
void GainTestRWall()
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	af00      	add	r7, sp, #0
	IT_mode = EXPLORE;
 800c580:	4b18      	ldr	r3, [pc, #96]	; (800c5e4 <GainTestRWall+0x68>)
 800c582:	2206      	movs	r2, #6
 800c584:	601a      	str	r2, [r3, #0]
	InitExplore();
 800c586:	f7ff fe07 	bl	800c198 <InitExplore>
	InitPosition();
 800c58a:	f7fc fc35 	bl	8008df8 <InitPosition>
	wall_init();
 800c58e:	f7ff f9fb 	bl	800b988 <wall_init>
	TotalPulse[RIGHT] = 0;
 800c592:	4b15      	ldr	r3, [pc, #84]	; (800c5e8 <GainTestRWall+0x6c>)
 800c594:	2200      	movs	r2, #0
 800c596:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c598:	4b13      	ldr	r3, [pc, #76]	; (800c5e8 <GainTestRWall+0x6c>)
 800c59a:	2200      	movs	r2, #0
 800c59c:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c59e:	4b12      	ldr	r3, [pc, #72]	; (800c5e8 <GainTestRWall+0x6c>)
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c5a4:	2101      	movs	r1, #1
 800c5a6:	2004      	movs	r0, #4
 800c5a8:	f003 fd8e 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c5ac:	2101      	movs	r1, #1
 800c5ae:	2005      	movs	r0, #5
 800c5b0:	f003 fd8a 	bl	80100c8 <PIDChangeFlag>
	//PIDChangeFlagStraight(R_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c5b4:	2100      	movs	r1, #0
 800c5b6:	2001      	movs	r0, #1
 800c5b8:	f003 fd86 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c5bc:	2100      	movs	r1, #0
 800c5be:	2002      	movs	r0, #2
 800c5c0:	f003 fd82 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 1);
 800c5c4:	2101      	movs	r1, #1
 800c5c6:	2003      	movs	r0, #3
 800c5c8:	f003 fd7e 	bl	80100c8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c5cc:	4b07      	ldr	r3, [pc, #28]	; (800c5ec <GainTestRWall+0x70>)
 800c5ce:	f04f 0200 	mov.w	r2, #0
 800c5d2:	601a      	str	r2, [r3, #0]
	ChangeLED(1);
 800c5d4:	2001      	movs	r0, #1
 800c5d6:	f002 ffe1 	bl	800f59c <ChangeLED>
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800c5da:	4b05      	ldr	r3, [pc, #20]	; (800c5f0 <GainTestRWall+0x74>)
 800c5dc:	f04f 0200 	mov.w	r2, #0
 800c5e0:	609a      	str	r2, [r3, #8]
 800c5e2:	e7fa      	b.n	800c5da <GainTestRWall+0x5e>
 800c5e4:	200004e0 	.word	0x200004e0
 800c5e8:	20000520 	.word	0x20000520
 800c5ec:	20000770 	.word	0x20000770
 800c5f0:	200004ec 	.word	0x200004ec

0800c5f4 <GainTestDWall>:

	}
}
void GainTestDWall()
{
 800c5f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c5f8:	b086      	sub	sp, #24
 800c5fa:	af06      	add	r7, sp, #24
	IT_mode = EXPLORE;
 800c5fc:	4b2c      	ldr	r3, [pc, #176]	; (800c6b0 <GainTestDWall+0xbc>)
 800c5fe:	2206      	movs	r2, #6
 800c600:	601a      	str	r2, [r3, #0]
	InitExplore();
 800c602:	f7ff fdc9 	bl	800c198 <InitExplore>
	InitPosition();
 800c606:	f7fc fbf7 	bl	8008df8 <InitPosition>
	wall_init();
 800c60a:	f7ff f9bd 	bl	800b988 <wall_init>
	TotalPulse[RIGHT] = 0;
 800c60e:	4b29      	ldr	r3, [pc, #164]	; (800c6b4 <GainTestDWall+0xc0>)
 800c610:	2200      	movs	r2, #0
 800c612:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c614:	4b27      	ldr	r3, [pc, #156]	; (800c6b4 <GainTestDWall+0xc0>)
 800c616:	2200      	movs	r2, #0
 800c618:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c61a:	4b26      	ldr	r3, [pc, #152]	; (800c6b4 <GainTestDWall+0xc0>)
 800c61c:	2200      	movs	r2, #0
 800c61e:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c620:	2101      	movs	r1, #1
 800c622:	2004      	movs	r0, #4
 800c624:	f003 fd50 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c628:	2101      	movs	r1, #1
 800c62a:	2005      	movs	r0, #5
 800c62c:	f003 fd4c 	bl	80100c8 <PIDChangeFlag>
	//PIDChangeFlagStraight(D_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 1);
 800c630:	2101      	movs	r1, #1
 800c632:	2001      	movs	r0, #1
 800c634:	f003 fd48 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c638:	2100      	movs	r1, #0
 800c63a:	2002      	movs	r0, #2
 800c63c:	f003 fd44 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c640:	2100      	movs	r1, #0
 800c642:	2003      	movs	r0, #3
 800c644:	f003 fd40 	bl	80100c8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c648:	4b1b      	ldr	r3, [pc, #108]	; (800c6b8 <GainTestDWall+0xc4>)
 800c64a:	f04f 0200 	mov.w	r2, #0
 800c64e:	601a      	str	r2, [r3, #0]
	ChangeLED(2);
 800c650:	2002      	movs	r0, #2
 800c652:	f002 ffa3 	bl	800f59c <ChangeLED>
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800c656:	4b19      	ldr	r3, [pc, #100]	; (800c6bc <GainTestDWall+0xc8>)
 800c658:	f04f 0200 	mov.w	r2, #0
 800c65c:	609a      	str	r2, [r3, #8]
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800c65e:	4b18      	ldr	r3, [pc, #96]	; (800c6c0 <GainTestDWall+0xcc>)
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	4618      	mov	r0, r3
 800c664:	f7fb fea8 	bl	80083b8 <__aeabi_f2d>
 800c668:	4682      	mov	sl, r0
 800c66a:	468b      	mov	fp, r1
 800c66c:	4b14      	ldr	r3, [pc, #80]	; (800c6c0 <GainTestDWall+0xcc>)
 800c66e:	68db      	ldr	r3, [r3, #12]
 800c670:	4618      	mov	r0, r3
 800c672:	f7fb fea1 	bl	80083b8 <__aeabi_f2d>
 800c676:	4604      	mov	r4, r0
 800c678:	460d      	mov	r5, r1
 800c67a:	4b11      	ldr	r3, [pc, #68]	; (800c6c0 <GainTestDWall+0xcc>)
 800c67c:	689b      	ldr	r3, [r3, #8]
 800c67e:	4618      	mov	r0, r3
 800c680:	f7fb fe9a 	bl	80083b8 <__aeabi_f2d>
 800c684:	4680      	mov	r8, r0
 800c686:	4689      	mov	r9, r1
 800c688:	4b0d      	ldr	r3, [pc, #52]	; (800c6c0 <GainTestDWall+0xcc>)
 800c68a:	685b      	ldr	r3, [r3, #4]
 800c68c:	4618      	mov	r0, r3
 800c68e:	f7fb fe93 	bl	80083b8 <__aeabi_f2d>
 800c692:	4602      	mov	r2, r0
 800c694:	460b      	mov	r3, r1
 800c696:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c69a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c69e:	e9cd 4500 	strd	r4, r5, [sp]
 800c6a2:	4652      	mov	r2, sl
 800c6a4:	465b      	mov	r3, fp
 800c6a6:	4807      	ldr	r0, [pc, #28]	; (800c6c4 <GainTestDWall+0xd0>)
 800c6a8:	f009 fec0 	bl	801642c <iprintf>
		TargetVelocity[BODY] = 0;
 800c6ac:	e7d3      	b.n	800c656 <GainTestDWall+0x62>
 800c6ae:	bf00      	nop
 800c6b0:	200004e0 	.word	0x200004e0
 800c6b4:	20000520 	.word	0x20000520
 800c6b8:	20000770 	.word	0x20000770
 800c6bc:	200004ec 	.word	0x200004ec
 800c6c0:	20000560 	.word	0x20000560
 800c6c4:	0801a880 	.word	0x0801a880

0800c6c8 <GainTestAVelo>:
	}
}

void GainTestAVelo()
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	af00      	add	r7, sp, #0
	IT_mode = EXPLORE;
 800c6cc:	4b1a      	ldr	r3, [pc, #104]	; (800c738 <GainTestAVelo+0x70>)
 800c6ce:	2206      	movs	r2, #6
 800c6d0:	601a      	str	r2, [r3, #0]
	InitExplore();
 800c6d2:	f7ff fd61 	bl	800c198 <InitExplore>
	InitPosition();
 800c6d6:	f7fc fb8f 	bl	8008df8 <InitPosition>
	wall_init();
 800c6da:	f7ff f955 	bl	800b988 <wall_init>
	TotalPulse[RIGHT] = 0;
 800c6de:	4b17      	ldr	r3, [pc, #92]	; (800c73c <GainTestAVelo+0x74>)
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c6e4:	4b15      	ldr	r3, [pc, #84]	; (800c73c <GainTestAVelo+0x74>)
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c6ea:	4b14      	ldr	r3, [pc, #80]	; (800c73c <GainTestAVelo+0x74>)
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c6f0:	2101      	movs	r1, #1
 800c6f2:	2004      	movs	r0, #4
 800c6f4:	f003 fce8 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c6f8:	2101      	movs	r1, #1
 800c6fa:	2005      	movs	r0, #5
 800c6fc:	f003 fce4 	bl	80100c8 <PIDChangeFlag>
	//PIDChangeFlagStraight(A_VELO_PID);
	PIDChangeFlag(A_VELO_PID, 1);
 800c700:	2101      	movs	r1, #1
 800c702:	2000      	movs	r0, #0
 800c704:	f003 fce0 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800c708:	2100      	movs	r1, #0
 800c70a:	2001      	movs	r0, #1
 800c70c:	f003 fcdc 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c710:	2100      	movs	r1, #0
 800c712:	2002      	movs	r0, #2
 800c714:	f003 fcd8 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c718:	2100      	movs	r1, #0
 800c71a:	2003      	movs	r0, #3
 800c71c:	f003 fcd4 	bl	80100c8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c720:	4b07      	ldr	r3, [pc, #28]	; (800c740 <GainTestAVelo+0x78>)
 800c722:	f04f 0200 	mov.w	r2, #0
 800c726:	601a      	str	r2, [r3, #0]
	ChangeLED(5);
 800c728:	2005      	movs	r0, #5
 800c72a:	f002 ff37 	bl	800f59c <ChangeLED>
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800c72e:	4b05      	ldr	r3, [pc, #20]	; (800c744 <GainTestAVelo+0x7c>)
 800c730:	f04f 0200 	mov.w	r2, #0
 800c734:	609a      	str	r2, [r3, #8]
 800c736:	e7fa      	b.n	800c72e <GainTestAVelo+0x66>
 800c738:	200004e0 	.word	0x200004e0
 800c73c:	20000520 	.word	0x20000520
 800c740:	20000770 	.word	0x20000770
 800c744:	200004ec 	.word	0x200004ec

0800c748 <WritingFree>:
		//printf("%f, %f\r\n", AngularV, Angle);

	}
}
void WritingFree()
{
 800c748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c74c:	b08a      	sub	sp, #40	; 0x28
 800c74e:	af08      	add	r7, sp, #32
	IT_mode = WRITINGFREE;
 800c750:	4b3d      	ldr	r3, [pc, #244]	; (800c848 <WritingFree+0x100>)
 800c752:	2207      	movs	r2, #7
 800c754:	601a      	str	r2, [r3, #0]

	InitExplore();
 800c756:	f7ff fd1f 	bl	800c198 <InitExplore>

	printf("3\r\n");
 800c75a:	483c      	ldr	r0, [pc, #240]	; (800c84c <WritingFree+0x104>)
 800c75c:	f009 feda 	bl	8016514 <puts>

	InitPosition();
 800c760:	f7fc fb4a 	bl	8008df8 <InitPosition>

	wall_init();
 800c764:	f7ff f910 	bl	800b988 <wall_init>
	printf("4\r\n");
 800c768:	4839      	ldr	r0, [pc, #228]	; (800c850 <WritingFree+0x108>)
 800c76a:	f009 fed3 	bl	8016514 <puts>

	TotalPulse[RIGHT] = 0;
 800c76e:	4b39      	ldr	r3, [pc, #228]	; (800c854 <WritingFree+0x10c>)
 800c770:	2200      	movs	r2, #0
 800c772:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c774:	4b37      	ldr	r3, [pc, #220]	; (800c854 <WritingFree+0x10c>)
 800c776:	2200      	movs	r2, #0
 800c778:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c77a:	4b36      	ldr	r3, [pc, #216]	; (800c854 <WritingFree+0x10c>)
 800c77c:	2200      	movs	r2, #0
 800c77e:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c780:	2101      	movs	r1, #1
 800c782:	2004      	movs	r0, #4
 800c784:	f003 fca0 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c788:	2101      	movs	r1, #1
 800c78a:	2005      	movs	r0, #5
 800c78c:	f003 fc9c 	bl	80100c8 <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c790:	2100      	movs	r1, #0
 800c792:	2001      	movs	r0, #1
 800c794:	f003 fc98 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c798:	2100      	movs	r1, #0
 800c79a:	2002      	movs	r0, #2
 800c79c:	f003 fc94 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c7a0:	2100      	movs	r1, #0
 800c7a2:	2003      	movs	r0, #3
 800c7a4:	f003 fc90 	bl	80100c8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c7a8:	4b2b      	ldr	r3, [pc, #172]	; (800c858 <WritingFree+0x110>)
 800c7aa:	f04f 0200 	mov.w	r2, #0
 800c7ae:	601a      	str	r2, [r3, #0]
	ChangeLED(7);
 800c7b0:	2007      	movs	r0, #7
 800c7b2:	f002 fef3 	bl	800f59c <ChangeLED>


#else

	//
	Aim();
 800c7b6:	f7fe fbcd 	bl	800af54 <Aim>
	//shiftPos();
	while(1)
	{
//		ExploreVelocity=300;
//		GoStraight(9000, ExploreVelocity, 0);
		TargetVelocity[BODY] = 0;
 800c7ba:	4b28      	ldr	r3, [pc, #160]	; (800c85c <WritingFree+0x114>)
 800c7bc:	f04f 0200 	mov.w	r2, #0
 800c7c0:	609a      	str	r2, [r3, #8]


		printf("%f, %f, %f, %f, %f\r\n",ZGyro, Photo[FL],Photo[FR],Photo[FL]+Photo[FR],(Photo[FL]+Photo[FR])/2);//
 800c7c2:	4b27      	ldr	r3, [pc, #156]	; (800c860 <WritingFree+0x118>)
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	f7fb fdf6 	bl	80083b8 <__aeabi_f2d>
 800c7cc:	e9c7 0100 	strd	r0, r1, [r7]
 800c7d0:	4b24      	ldr	r3, [pc, #144]	; (800c864 <WritingFree+0x11c>)
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	f7fb fdef 	bl	80083b8 <__aeabi_f2d>
 800c7da:	4604      	mov	r4, r0
 800c7dc:	460d      	mov	r5, r1
 800c7de:	4b21      	ldr	r3, [pc, #132]	; (800c864 <WritingFree+0x11c>)
 800c7e0:	68db      	ldr	r3, [r3, #12]
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	f7fb fde8 	bl	80083b8 <__aeabi_f2d>
 800c7e8:	4680      	mov	r8, r0
 800c7ea:	4689      	mov	r9, r1
 800c7ec:	4b1d      	ldr	r3, [pc, #116]	; (800c864 <WritingFree+0x11c>)
 800c7ee:	ed93 7a00 	vldr	s14, [r3]
 800c7f2:	4b1c      	ldr	r3, [pc, #112]	; (800c864 <WritingFree+0x11c>)
 800c7f4:	edd3 7a03 	vldr	s15, [r3, #12]
 800c7f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c7fc:	ee17 0a90 	vmov	r0, s15
 800c800:	f7fb fdda 	bl	80083b8 <__aeabi_f2d>
 800c804:	4682      	mov	sl, r0
 800c806:	468b      	mov	fp, r1
 800c808:	4b16      	ldr	r3, [pc, #88]	; (800c864 <WritingFree+0x11c>)
 800c80a:	ed93 7a00 	vldr	s14, [r3]
 800c80e:	4b15      	ldr	r3, [pc, #84]	; (800c864 <WritingFree+0x11c>)
 800c810:	edd3 7a03 	vldr	s15, [r3, #12]
 800c814:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c818:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800c81c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800c820:	ee16 0a90 	vmov	r0, s13
 800c824:	f7fb fdc8 	bl	80083b8 <__aeabi_f2d>
 800c828:	4602      	mov	r2, r0
 800c82a:	460b      	mov	r3, r1
 800c82c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c830:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800c834:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c838:	e9cd 4500 	strd	r4, r5, [sp]
 800c83c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c840:	4809      	ldr	r0, [pc, #36]	; (800c868 <WritingFree+0x120>)
 800c842:	f009 fdf3 	bl	801642c <iprintf>
		TargetVelocity[BODY] = 0;
 800c846:	e7b8      	b.n	800c7ba <WritingFree+0x72>
 800c848:	200004e0 	.word	0x200004e0
 800c84c:	0801a8b0 	.word	0x0801a8b0
 800c850:	0801a8b4 	.word	0x0801a8b4
 800c854:	20000520 	.word	0x20000520
 800c858:	20000770 	.word	0x20000770
 800c85c:	200004ec 	.word	0x200004ec
 800c860:	200002d4 	.word	0x200002d4
 800c864:	20000560 	.word	0x20000560
 800c868:	0801a8b8 	.word	0x0801a8b8

0800c86c <FastestRun>:
	}
	//
}

void FastestRun()
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b084      	sub	sp, #16
 800c870:	af02      	add	r7, sp, #8
	IT_mode = EXPLORE;
 800c872:	4b8c      	ldr	r3, [pc, #560]	; (800caa4 <FastestRun+0x238>)
 800c874:	2206      	movs	r2, #6
 800c876:	601a      	str	r2, [r3, #0]
	//IT_mode = WRITINGFREE;
	//
	HAL_Delay(100);
 800c878:	2064      	movs	r0, #100	; 0x64
 800c87a:	f003 ff69 	bl	8010750 <HAL_Delay>
	int8_t mode=1;
 800c87e:	2301      	movs	r3, #1
 800c880:	71bb      	strb	r3, [r7, #6]
	  ModeSelect( 1, 2, &mode);
 800c882:	1dbb      	adds	r3, r7, #6
 800c884:	461a      	mov	r2, r3
 800c886:	2102      	movs	r1, #2
 800c888:	2001      	movs	r0, #1
 800c88a:	f003 fe37 	bl	80104fc <ModeSelect>
	  Signal( mode );
 800c88e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c892:	4618      	mov	r0, r3
 800c894:	f003 fdba 	bl	801040c <Signal>

		HAL_Delay(100);
 800c898:	2064      	movs	r0, #100	; 0x64
 800c89a:	f003 ff59 	bl	8010750 <HAL_Delay>
		  int8_t mode2=1;
 800c89e:	2301      	movs	r3, #1
 800c8a0:	717b      	strb	r3, [r7, #5]
		  ModeSelect( 1, 4, &mode2);
 800c8a2:	1d7b      	adds	r3, r7, #5
 800c8a4:	461a      	mov	r2, r3
 800c8a6:	2104      	movs	r1, #4
 800c8a8:	2001      	movs	r0, #1
 800c8aa:	f003 fe27 	bl	80104fc <ModeSelect>
		  Signal( mode2 );
 800c8ae:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f003 fdaa 	bl	801040c <Signal>

		  PhotoSwitch();
 800c8b8:	f003 fdfe 	bl	80104b8 <PhotoSwitch>
	InitFastest();
 800c8bc:	f7ff fd2e 	bl	800c31c <InitFastest>
	InitPosition();
 800c8c0:	f7fc fa9a 	bl	8008df8 <InitPosition>


	wall_init();
 800c8c4:	f7ff f860 	bl	800b988 <wall_init>

	TotalPulse[RIGHT] = 0;
 800c8c8:	4b77      	ldr	r3, [pc, #476]	; (800caa8 <FastestRun+0x23c>)
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c8ce:	4b76      	ldr	r3, [pc, #472]	; (800caa8 <FastestRun+0x23c>)
 800c8d0:	2200      	movs	r2, #0
 800c8d2:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c8d4:	4b74      	ldr	r3, [pc, #464]	; (800caa8 <FastestRun+0x23c>)
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c8da:	2101      	movs	r1, #1
 800c8dc:	2004      	movs	r0, #4
 800c8de:	f003 fbf3 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c8e2:	2101      	movs	r1, #1
 800c8e4:	2005      	movs	r0, #5
 800c8e6:	f003 fbef 	bl	80100c8 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800c8ea:	4b6f      	ldr	r3, [pc, #444]	; (800caa8 <FastestRun+0x23c>)
 800c8ec:	6899      	ldr	r1, [r3, #8]
 800c8ee:	4b6e      	ldr	r3, [pc, #440]	; (800caa8 <FastestRun+0x23c>)
 800c8f0:	681a      	ldr	r2, [r3, #0]
 800c8f2:	4b6d      	ldr	r3, [pc, #436]	; (800caa8 <FastestRun+0x23c>)
 800c8f4:	685b      	ldr	r3, [r3, #4]
 800c8f6:	486d      	ldr	r0, [pc, #436]	; (800caac <FastestRun+0x240>)
 800c8f8:	f009 fd98 	bl	801642c <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c8fc:	2100      	movs	r1, #0
 800c8fe:	2001      	movs	r0, #1
 800c900:	f003 fbe2 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c904:	2100      	movs	r1, #0
 800c906:	2002      	movs	r0, #2
 800c908:	f003 fbde 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c90c:	2100      	movs	r1, #0
 800c90e:	2003      	movs	r0, #3
 800c910:	f003 fbda 	bl	80100c8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	char turn_mode;
	if(mode == 1)
 800c914:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c918:	2b01      	cmp	r3, #1
 800c91a:	d105      	bne.n	800c928 <FastestRun+0xbc>
	{
		ExploreVelocity = 400;
 800c91c:	4b64      	ldr	r3, [pc, #400]	; (800cab0 <FastestRun+0x244>)
 800c91e:	4a65      	ldr	r2, [pc, #404]	; (800cab4 <FastestRun+0x248>)
 800c920:	601a      	str	r2, [r3, #0]
		turn_mode = 'T';
 800c922:	2354      	movs	r3, #84	; 0x54
 800c924:	71fb      	strb	r3, [r7, #7]
 800c926:	e005      	b.n	800c934 <FastestRun+0xc8>
	}
	else if(mode == 2)
 800c928:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c92c:	2b02      	cmp	r3, #2
 800c92e:	d101      	bne.n	800c934 <FastestRun+0xc8>
	{
		turn_mode = 'S';
 800c930:	2353      	movs	r3, #83	; 0x53
 800c932:	71fb      	strb	r3, [r7, #7]
	}

	switch(mode2)
 800c934:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c938:	3b01      	subs	r3, #1
 800c93a:	2b03      	cmp	r3, #3
 800c93c:	d863      	bhi.n	800ca06 <FastestRun+0x19a>
 800c93e:	a201      	add	r2, pc, #4	; (adr r2, 800c944 <FastestRun+0xd8>)
 800c940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c944:	0800c955 	.word	0x0800c955
 800c948:	0800c981 	.word	0x0800c981
 800c94c:	0800c9ad 	.word	0x0800c9ad
 800c950:	0800c9db 	.word	0x0800c9db
	{
	case 1:
		ExploreVelocity=90;
 800c954:	4b56      	ldr	r3, [pc, #344]	; (800cab0 <FastestRun+0x244>)
 800c956:	4a58      	ldr	r2, [pc, #352]	; (800cab8 <FastestRun+0x24c>)
 800c958:	601a      	str	r2, [r3, #0]
		//
		Sla.Pre = 9;
 800c95a:	4b58      	ldr	r3, [pc, #352]	; (800cabc <FastestRun+0x250>)
 800c95c:	4a58      	ldr	r2, [pc, #352]	; (800cac0 <FastestRun+0x254>)
 800c95e:	601a      	str	r2, [r3, #0]
		Sla.Fol = 13;
 800c960:	4b56      	ldr	r3, [pc, #344]	; (800cabc <FastestRun+0x250>)
 800c962:	4a58      	ldr	r2, [pc, #352]	; (800cac4 <FastestRun+0x258>)
 800c964:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.014;
 800c966:	4b55      	ldr	r3, [pc, #340]	; (800cabc <FastestRun+0x250>)
 800c968:	4a57      	ldr	r2, [pc, #348]	; (800cac8 <FastestRun+0x25c>)
 800c96a:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c96c:	4b53      	ldr	r3, [pc, #332]	; (800cabc <FastestRun+0x250>)
 800c96e:	4a57      	ldr	r2, [pc, #348]	; (800cacc <FastestRun+0x260>)
 800c970:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c972:	4b52      	ldr	r3, [pc, #328]	; (800cabc <FastestRun+0x250>)
 800c974:	4a56      	ldr	r2, [pc, #344]	; (800cad0 <FastestRun+0x264>)
 800c976:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c978:	4b50      	ldr	r3, [pc, #320]	; (800cabc <FastestRun+0x250>)
 800c97a:	4a4f      	ldr	r2, [pc, #316]	; (800cab8 <FastestRun+0x24c>)
 800c97c:	619a      	str	r2, [r3, #24]
		break;
 800c97e:	e042      	b.n	800ca06 <FastestRun+0x19a>
	case 2:
		//
		ExploreVelocity=135;
 800c980:	4b4b      	ldr	r3, [pc, #300]	; (800cab0 <FastestRun+0x244>)
 800c982:	4a54      	ldr	r2, [pc, #336]	; (800cad4 <FastestRun+0x268>)
 800c984:	601a      	str	r2, [r3, #0]
		Sla.Pre = 5;
 800c986:	4b4d      	ldr	r3, [pc, #308]	; (800cabc <FastestRun+0x250>)
 800c988:	4a53      	ldr	r2, [pc, #332]	; (800cad8 <FastestRun+0x26c>)
 800c98a:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
 800c98c:	4b4b      	ldr	r3, [pc, #300]	; (800cabc <FastestRun+0x250>)
 800c98e:	4a52      	ldr	r2, [pc, #328]	; (800cad8 <FastestRun+0x26c>)
 800c990:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.0273;
 800c992:	4b4a      	ldr	r3, [pc, #296]	; (800cabc <FastestRun+0x250>)
 800c994:	4a51      	ldr	r2, [pc, #324]	; (800cadc <FastestRun+0x270>)
 800c996:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c998:	4b48      	ldr	r3, [pc, #288]	; (800cabc <FastestRun+0x250>)
 800c99a:	4a4c      	ldr	r2, [pc, #304]	; (800cacc <FastestRun+0x260>)
 800c99c:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c99e:	4b47      	ldr	r3, [pc, #284]	; (800cabc <FastestRun+0x250>)
 800c9a0:	4a4b      	ldr	r2, [pc, #300]	; (800cad0 <FastestRun+0x264>)
 800c9a2:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c9a4:	4b45      	ldr	r3, [pc, #276]	; (800cabc <FastestRun+0x250>)
 800c9a6:	4a44      	ldr	r2, [pc, #272]	; (800cab8 <FastestRun+0x24c>)
 800c9a8:	619a      	str	r2, [r3, #24]
		break;
 800c9aa:	e02c      	b.n	800ca06 <FastestRun+0x19a>
//		Sla.Fol = 10;
//		Sla.Alpha = 0.04478;
//		Sla.Theta1 = 30;
//		Sla.Theta2 = 60;
//		Sla.Theta3 = 90;
		ExploreVelocity=180;
 800c9ac:	4b40      	ldr	r3, [pc, #256]	; (800cab0 <FastestRun+0x244>)
 800c9ae:	4a4c      	ldr	r2, [pc, #304]	; (800cae0 <FastestRun+0x274>)
 800c9b0:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800c9b2:	4b42      	ldr	r3, [pc, #264]	; (800cabc <FastestRun+0x250>)
 800c9b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c9b8:	601a      	str	r2, [r3, #0]
		Sla.Fol = 3.5;
 800c9ba:	4b40      	ldr	r3, [pc, #256]	; (800cabc <FastestRun+0x250>)
 800c9bc:	4a49      	ldr	r2, [pc, #292]	; (800cae4 <FastestRun+0x278>)
 800c9be:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.04;
 800c9c0:	4b3e      	ldr	r3, [pc, #248]	; (800cabc <FastestRun+0x250>)
 800c9c2:	4a49      	ldr	r2, [pc, #292]	; (800cae8 <FastestRun+0x27c>)
 800c9c4:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c9c6:	4b3d      	ldr	r3, [pc, #244]	; (800cabc <FastestRun+0x250>)
 800c9c8:	4a40      	ldr	r2, [pc, #256]	; (800cacc <FastestRun+0x260>)
 800c9ca:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c9cc:	4b3b      	ldr	r3, [pc, #236]	; (800cabc <FastestRun+0x250>)
 800c9ce:	4a40      	ldr	r2, [pc, #256]	; (800cad0 <FastestRun+0x264>)
 800c9d0:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c9d2:	4b3a      	ldr	r3, [pc, #232]	; (800cabc <FastestRun+0x250>)
 800c9d4:	4a38      	ldr	r2, [pc, #224]	; (800cab8 <FastestRun+0x24c>)
 800c9d6:	619a      	str	r2, [r3, #24]
		break;
 800c9d8:	e015      	b.n	800ca06 <FastestRun+0x19a>
	case 4:
		ExploreVelocity=300;
 800c9da:	4b35      	ldr	r3, [pc, #212]	; (800cab0 <FastestRun+0x244>)
 800c9dc:	4a43      	ldr	r2, [pc, #268]	; (800caec <FastestRun+0x280>)
 800c9de:	601a      	str	r2, [r3, #0]
		Sla.Pre = 3;
 800c9e0:	4b36      	ldr	r3, [pc, #216]	; (800cabc <FastestRun+0x250>)
 800c9e2:	4a43      	ldr	r2, [pc, #268]	; (800caf0 <FastestRun+0x284>)
 800c9e4:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
 800c9e6:	4b35      	ldr	r3, [pc, #212]	; (800cabc <FastestRun+0x250>)
 800c9e8:	4a3b      	ldr	r2, [pc, #236]	; (800cad8 <FastestRun+0x26c>)
 800c9ea:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.117;
 800c9ec:	4b33      	ldr	r3, [pc, #204]	; (800cabc <FastestRun+0x250>)
 800c9ee:	4a41      	ldr	r2, [pc, #260]	; (800caf4 <FastestRun+0x288>)
 800c9f0:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c9f2:	4b32      	ldr	r3, [pc, #200]	; (800cabc <FastestRun+0x250>)
 800c9f4:	4a35      	ldr	r2, [pc, #212]	; (800cacc <FastestRun+0x260>)
 800c9f6:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c9f8:	4b30      	ldr	r3, [pc, #192]	; (800cabc <FastestRun+0x250>)
 800c9fa:	4a35      	ldr	r2, [pc, #212]	; (800cad0 <FastestRun+0x264>)
 800c9fc:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c9fe:	4b2f      	ldr	r3, [pc, #188]	; (800cabc <FastestRun+0x250>)
 800ca00:	4a2d      	ldr	r2, [pc, #180]	; (800cab8 <FastestRun+0x24c>)
 800ca02:	619a      	str	r2, [r3, #24]
		break;
 800ca04:	bf00      	nop

	}

	ChangeLED(4);
 800ca06:	2004      	movs	r0, #4
 800ca08:	f002 fdc8 	bl	800f59c <ChangeLED>

	//flash
	flash_copy_to_ram();
 800ca0c:	f7ff fb40 	bl	800c090 <flash_copy_to_ram>
	printf("\r\n");
 800ca10:	4839      	ldr	r0, [pc, #228]	; (800caf8 <FastestRun+0x28c>)
 800ca12:	f009 fd7f 	bl	8016514 <puts>
	//()
	SearchOrFast = 1;
 800ca16:	4b39      	ldr	r3, [pc, #228]	; (800cafc <FastestRun+0x290>)
 800ca18:	2201      	movs	r2, #1
 800ca1a:	601a      	str	r2, [r3, #0]
		Pos.Dir = front;
 800ca1c:	4b38      	ldr	r3, [pc, #224]	; (800cb00 <FastestRun+0x294>)
 800ca1e:	2200      	movs	r2, #0
 800ca20:	711a      	strb	r2, [r3, #4]
		Pos.Car = north;
 800ca22:	4b37      	ldr	r3, [pc, #220]	; (800cb00 <FastestRun+0x294>)
 800ca24:	2200      	movs	r2, #0
 800ca26:	715a      	strb	r2, [r3, #5]
		Pos.NextX = Pos.X;
 800ca28:	4b35      	ldr	r3, [pc, #212]	; (800cb00 <FastestRun+0x294>)
 800ca2a:	781a      	ldrb	r2, [r3, #0]
 800ca2c:	4b34      	ldr	r3, [pc, #208]	; (800cb00 <FastestRun+0x294>)
 800ca2e:	721a      	strb	r2, [r3, #8]
		Pos.NextY = Pos.Y + 1;
 800ca30:	4b33      	ldr	r3, [pc, #204]	; (800cb00 <FastestRun+0x294>)
 800ca32:	785b      	ldrb	r3, [r3, #1]
 800ca34:	3301      	adds	r3, #1
 800ca36:	b2da      	uxtb	r2, r3
 800ca38:	4b31      	ldr	r3, [pc, #196]	; (800cb00 <FastestRun+0x294>)
 800ca3a:	725a      	strb	r2, [r3, #9]
		Pos.NextCar = north;
 800ca3c:	4b30      	ldr	r3, [pc, #192]	; (800cb00 <FastestRun+0x294>)
 800ca3e:	2200      	movs	r2, #0
 800ca40:	72da      	strb	r2, [r3, #11]
		//printf(" : %f\r\n",ExploreVelocity);
		Accel(61.75, ExploreVelocity);
 800ca42:	4b1b      	ldr	r3, [pc, #108]	; (800cab0 <FastestRun+0x244>)
 800ca44:	edd3 7a00 	vldr	s15, [r3]
 800ca48:	eef0 0a67 	vmov.f32	s1, s15
 800ca4c:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 800cb04 <FastestRun+0x298>
 800ca50:	f7fd fb1e 	bl	800a090 <Accel>

	 	Pos.X = Pos.NextX;
 800ca54:	4b2a      	ldr	r3, [pc, #168]	; (800cb00 <FastestRun+0x294>)
 800ca56:	7a1a      	ldrb	r2, [r3, #8]
 800ca58:	4b29      	ldr	r3, [pc, #164]	; (800cb00 <FastestRun+0x294>)
 800ca5a:	701a      	strb	r2, [r3, #0]
	    Pos.Y = Pos.NextY;
 800ca5c:	4b28      	ldr	r3, [pc, #160]	; (800cb00 <FastestRun+0x294>)
 800ca5e:	7a5a      	ldrb	r2, [r3, #9]
 800ca60:	4b27      	ldr	r3, [pc, #156]	; (800cb00 <FastestRun+0x294>)
 800ca62:	705a      	strb	r2, [r3, #1]
		Pos.Car = Pos.NextCar;	//
 800ca64:	4b26      	ldr	r3, [pc, #152]	; (800cb00 <FastestRun+0x294>)
 800ca66:	7ada      	ldrb	r2, [r3, #11]
 800ca68:	4b25      	ldr	r3, [pc, #148]	; (800cb00 <FastestRun+0x294>)
 800ca6a:	715a      	strb	r2, [r3, #5]
	//
	fast_run( X_GOAL_LESSER, Y_GOAL_LESSER,X_GOAL_LARGER,Y_GOAL_LARGER, turn_mode,0x03);
 800ca6c:	2303      	movs	r3, #3
 800ca6e:	9301      	str	r3, [sp, #4]
 800ca70:	79fb      	ldrb	r3, [r7, #7]
 800ca72:	9300      	str	r3, [sp, #0]
 800ca74:	230a      	movs	r3, #10
 800ca76:	2207      	movs	r2, #7
 800ca78:	2109      	movs	r1, #9
 800ca7a:	2006      	movs	r0, #6
 800ca7c:	f000 ff2a 	bl	800d8d4 <fast_run>

	//
	Decel(45,0);
 800ca80:	eddf 0a21 	vldr	s1, [pc, #132]	; 800cb08 <FastestRun+0x29c>
 800ca84:	ed9f 0a21 	vldr	s0, [pc, #132]	; 800cb0c <FastestRun+0x2a0>
 800ca88:	f7fd fc0a 	bl	800a2a0 <Decel>
	//
	Signal(7);
 800ca8c:	2007      	movs	r0, #7
 800ca8e:	f003 fcbd 	bl	801040c <Signal>

	while(1)
	{
		HAL_Delay(10*1000);
 800ca92:	f242 7010 	movw	r0, #10000	; 0x2710
 800ca96:	f003 fe5b 	bl	8010750 <HAL_Delay>
		printf("\r\n");
 800ca9a:	481d      	ldr	r0, [pc, #116]	; (800cb10 <FastestRun+0x2a4>)
 800ca9c:	f009 fd3a 	bl	8016514 <puts>
		HAL_Delay(10*1000);
 800caa0:	e7f7      	b.n	800ca92 <FastestRun+0x226>
 800caa2:	bf00      	nop
 800caa4:	200004e0 	.word	0x200004e0
 800caa8:	20000520 	.word	0x20000520
 800caac:	0801a84c 	.word	0x0801a84c
 800cab0:	20000770 	.word	0x20000770
 800cab4:	43c80000 	.word	0x43c80000
 800cab8:	42b40000 	.word	0x42b40000
 800cabc:	20000538 	.word	0x20000538
 800cac0:	41100000 	.word	0x41100000
 800cac4:	41500000 	.word	0x41500000
 800cac8:	3c656042 	.word	0x3c656042
 800cacc:	41f00000 	.word	0x41f00000
 800cad0:	42700000 	.word	0x42700000
 800cad4:	43070000 	.word	0x43070000
 800cad8:	40a00000 	.word	0x40a00000
 800cadc:	3cdfa440 	.word	0x3cdfa440
 800cae0:	43340000 	.word	0x43340000
 800cae4:	40600000 	.word	0x40600000
 800cae8:	3d23d70a 	.word	0x3d23d70a
 800caec:	43960000 	.word	0x43960000
 800caf0:	40400000 	.word	0x40400000
 800caf4:	3def9db2 	.word	0x3def9db2
 800caf8:	0801a8d0 	.word	0x0801a8d0
 800cafc:	20000ba0 	.word	0x20000ba0
 800cb00:	20000000 	.word	0x20000000
 800cb04:	42770000 	.word	0x42770000
 800cb08:	00000000 	.word	0x00000000
 800cb0c:	42340000 	.word	0x42340000
 800cb10:	0801a8d8 	.word	0x0801a8d8

0800cb14 <Explore>:
	}
}
void Explore()
{
 800cb14:	b590      	push	{r4, r7, lr}
 800cb16:	b085      	sub	sp, #20
 800cb18:	af02      	add	r7, sp, #8
	IT_mode = EXPLORE;
 800cb1a:	4ba6      	ldr	r3, [pc, #664]	; (800cdb4 <Explore+0x2a0>)
 800cb1c:	2206      	movs	r2, #6
 800cb1e:	601a      	str	r2, [r3, #0]
	//IT_mode = WRITINGFREE;
	//70~6RAM
	//flashram
	//flashram

	HAL_Delay(100);
 800cb20:	2064      	movs	r0, #100	; 0x64
 800cb22:	f003 fe15 	bl	8010750 <HAL_Delay>
	int8_t mode=1;
 800cb26:	2301      	movs	r3, #1
 800cb28:	71bb      	strb	r3, [r7, #6]
	ModeSelect( 1, 2, &mode);
 800cb2a:	1dbb      	adds	r3, r7, #6
 800cb2c:	461a      	mov	r2, r3
 800cb2e:	2102      	movs	r1, #2
 800cb30:	2001      	movs	r0, #1
 800cb32:	f003 fce3 	bl	80104fc <ModeSelect>
	Signal( mode );
 800cb36:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	f003 fc66 	bl	801040c <Signal>
	HAL_Delay(100);
 800cb40:	2064      	movs	r0, #100	; 0x64
 800cb42:	f003 fe05 	bl	8010750 <HAL_Delay>

	int8_t mode2=1;
 800cb46:	2301      	movs	r3, #1
 800cb48:	717b      	strb	r3, [r7, #5]
	ModeSelect( 1, 4, &mode2);
 800cb4a:	1d7b      	adds	r3, r7, #5
 800cb4c:	461a      	mov	r2, r3
 800cb4e:	2104      	movs	r1, #4
 800cb50:	2001      	movs	r0, #1
 800cb52:	f003 fcd3 	bl	80104fc <ModeSelect>
	Signal( mode2 );
 800cb56:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	f003 fc56 	bl	801040c <Signal>
	PhotoSwitch();
 800cb60:	f003 fcaa 	bl	80104b8 <PhotoSwitch>
	InitExplore();
 800cb64:	f7ff fb18 	bl	800c198 <InitExplore>
	InitPosition();
 800cb68:	f7fc f946 	bl	8008df8 <InitPosition>
	wall_init();
 800cb6c:	f7fe ff0c 	bl	800b988 <wall_init>

	TotalPulse[RIGHT] = 0;
 800cb70:	4b91      	ldr	r3, [pc, #580]	; (800cdb8 <Explore+0x2a4>)
 800cb72:	2200      	movs	r2, #0
 800cb74:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800cb76:	4b90      	ldr	r3, [pc, #576]	; (800cdb8 <Explore+0x2a4>)
 800cb78:	2200      	movs	r2, #0
 800cb7a:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800cb7c:	4b8e      	ldr	r3, [pc, #568]	; (800cdb8 <Explore+0x2a4>)
 800cb7e:	2200      	movs	r2, #0
 800cb80:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800cb82:	2101      	movs	r1, #1
 800cb84:	2004      	movs	r0, #4
 800cb86:	f003 fa9f 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800cb8a:	2101      	movs	r1, #1
 800cb8c:	2005      	movs	r0, #5
 800cb8e:	f003 fa9b 	bl	80100c8 <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800cb92:	2100      	movs	r1, #0
 800cb94:	2001      	movs	r0, #1
 800cb96:	f003 fa97 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800cb9a:	2100      	movs	r1, #0
 800cb9c:	2002      	movs	r0, #2
 800cb9e:	f003 fa93 	bl	80100c8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800cba2:	2100      	movs	r1, #0
 800cba4:	2003      	movs	r0, #3
 800cba6:	f003 fa8f 	bl	80100c8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	ChangeLED(2);
 800cbaa:	2002      	movs	r0, #2
 800cbac:	f002 fcf6 	bl	800f59c <ChangeLED>

	//
	char turn_mode;
	if(mode == 1)
 800cbb0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800cbb4:	2b01      	cmp	r3, #1
 800cbb6:	d105      	bne.n	800cbc4 <Explore+0xb0>
	{
		turn_mode = 'T';
 800cbb8:	2354      	movs	r3, #84	; 0x54
 800cbba:	71fb      	strb	r3, [r7, #7]
		ExploreVelocity=300;
 800cbbc:	4b7f      	ldr	r3, [pc, #508]	; (800cdbc <Explore+0x2a8>)
 800cbbe:	4a80      	ldr	r2, [pc, #512]	; (800cdc0 <Explore+0x2ac>)
 800cbc0:	601a      	str	r2, [r3, #0]
 800cbc2:	e005      	b.n	800cbd0 <Explore+0xbc>
	}
	else if(mode == 2)
 800cbc4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800cbc8:	2b02      	cmp	r3, #2
 800cbca:	d101      	bne.n	800cbd0 <Explore+0xbc>
	{
		turn_mode = 'S';
 800cbcc:	2353      	movs	r3, #83	; 0x53
 800cbce:	71fb      	strb	r3, [r7, #7]
	}

	switch(mode2)
 800cbd0:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800cbd4:	3b01      	subs	r3, #1
 800cbd6:	2b03      	cmp	r3, #3
 800cbd8:	d865      	bhi.n	800cca6 <Explore+0x192>
 800cbda:	a201      	add	r2, pc, #4	; (adr r2, 800cbe0 <Explore+0xcc>)
 800cbdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbe0:	0800cbf1 	.word	0x0800cbf1
 800cbe4:	0800cc1d 	.word	0x0800cc1d
 800cbe8:	0800cc4b 	.word	0x0800cc4b
 800cbec:	0800cc7b 	.word	0x0800cc7b
	{
	case 1:
		ExploreVelocity=90;
 800cbf0:	4b72      	ldr	r3, [pc, #456]	; (800cdbc <Explore+0x2a8>)
 800cbf2:	4a74      	ldr	r2, [pc, #464]	; (800cdc4 <Explore+0x2b0>)
 800cbf4:	601a      	str	r2, [r3, #0]
		//
		Sla.Pre = 9;
 800cbf6:	4b74      	ldr	r3, [pc, #464]	; (800cdc8 <Explore+0x2b4>)
 800cbf8:	4a74      	ldr	r2, [pc, #464]	; (800cdcc <Explore+0x2b8>)
 800cbfa:	601a      	str	r2, [r3, #0]
		Sla.Fol = 20;
 800cbfc:	4b72      	ldr	r3, [pc, #456]	; (800cdc8 <Explore+0x2b4>)
 800cbfe:	4a74      	ldr	r2, [pc, #464]	; (800cdd0 <Explore+0x2bc>)
 800cc00:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.014;
 800cc02:	4b71      	ldr	r3, [pc, #452]	; (800cdc8 <Explore+0x2b4>)
 800cc04:	4a73      	ldr	r2, [pc, #460]	; (800cdd4 <Explore+0x2c0>)
 800cc06:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800cc08:	4b6f      	ldr	r3, [pc, #444]	; (800cdc8 <Explore+0x2b4>)
 800cc0a:	4a73      	ldr	r2, [pc, #460]	; (800cdd8 <Explore+0x2c4>)
 800cc0c:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800cc0e:	4b6e      	ldr	r3, [pc, #440]	; (800cdc8 <Explore+0x2b4>)
 800cc10:	4a72      	ldr	r2, [pc, #456]	; (800cddc <Explore+0x2c8>)
 800cc12:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800cc14:	4b6c      	ldr	r3, [pc, #432]	; (800cdc8 <Explore+0x2b4>)
 800cc16:	4a6b      	ldr	r2, [pc, #428]	; (800cdc4 <Explore+0x2b0>)
 800cc18:	619a      	str	r2, [r3, #24]
//		Sla.Fol = 12;
//		Sla.Alalpha = 0.0007;
//		Sla.Theta1 = 30;
//		Sla.Theta2 = 60;
//		Sla.Theta3 = 90;
		break;
 800cc1a:	e044      	b.n	800cca6 <Explore+0x192>
//		Sla.Theta2 = 60;
//		Sla.Theta3 = 90;



		ExploreVelocity=180;
 800cc1c:	4b67      	ldr	r3, [pc, #412]	; (800cdbc <Explore+0x2a8>)
 800cc1e:	4a70      	ldr	r2, [pc, #448]	; (800cde0 <Explore+0x2cc>)
 800cc20:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800cc22:	4b69      	ldr	r3, [pc, #420]	; (800cdc8 <Explore+0x2b4>)
 800cc24:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800cc28:	601a      	str	r2, [r3, #0]
		Sla.Fol = 16.5;
 800cc2a:	4b67      	ldr	r3, [pc, #412]	; (800cdc8 <Explore+0x2b4>)
 800cc2c:	4a6d      	ldr	r2, [pc, #436]	; (800cde4 <Explore+0x2d0>)
 800cc2e:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.043;
 800cc30:	4b65      	ldr	r3, [pc, #404]	; (800cdc8 <Explore+0x2b4>)
 800cc32:	4a6d      	ldr	r2, [pc, #436]	; (800cde8 <Explore+0x2d4>)
 800cc34:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800cc36:	4b64      	ldr	r3, [pc, #400]	; (800cdc8 <Explore+0x2b4>)
 800cc38:	4a67      	ldr	r2, [pc, #412]	; (800cdd8 <Explore+0x2c4>)
 800cc3a:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800cc3c:	4b62      	ldr	r3, [pc, #392]	; (800cdc8 <Explore+0x2b4>)
 800cc3e:	4a67      	ldr	r2, [pc, #412]	; (800cddc <Explore+0x2c8>)
 800cc40:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800cc42:	4b61      	ldr	r3, [pc, #388]	; (800cdc8 <Explore+0x2b4>)
 800cc44:	4a5f      	ldr	r2, [pc, #380]	; (800cdc4 <Explore+0x2b0>)
 800cc46:	619a      	str	r2, [r3, #24]
		break;
 800cc48:	e02d      	b.n	800cca6 <Explore+0x192>
	case 3:
		ExploreVelocity=240;
 800cc4a:	4b5c      	ldr	r3, [pc, #368]	; (800cdbc <Explore+0x2a8>)
 800cc4c:	4a67      	ldr	r2, [pc, #412]	; (800cdec <Explore+0x2d8>)
 800cc4e:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800cc50:	4b5d      	ldr	r3, [pc, #372]	; (800cdc8 <Explore+0x2b4>)
 800cc52:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800cc56:	601a      	str	r2, [r3, #0]
		Sla.Fol = 16;
 800cc58:	4b5b      	ldr	r3, [pc, #364]	; (800cdc8 <Explore+0x2b4>)
 800cc5a:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 800cc5e:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.078;
 800cc60:	4b59      	ldr	r3, [pc, #356]	; (800cdc8 <Explore+0x2b4>)
 800cc62:	4a63      	ldr	r2, [pc, #396]	; (800cdf0 <Explore+0x2dc>)
 800cc64:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800cc66:	4b58      	ldr	r3, [pc, #352]	; (800cdc8 <Explore+0x2b4>)
 800cc68:	4a5b      	ldr	r2, [pc, #364]	; (800cdd8 <Explore+0x2c4>)
 800cc6a:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800cc6c:	4b56      	ldr	r3, [pc, #344]	; (800cdc8 <Explore+0x2b4>)
 800cc6e:	4a5b      	ldr	r2, [pc, #364]	; (800cddc <Explore+0x2c8>)
 800cc70:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800cc72:	4b55      	ldr	r3, [pc, #340]	; (800cdc8 <Explore+0x2b4>)
 800cc74:	4a53      	ldr	r2, [pc, #332]	; (800cdc4 <Explore+0x2b0>)
 800cc76:	619a      	str	r2, [r3, #24]
		break;
 800cc78:	e015      	b.n	800cca6 <Explore+0x192>
	case 4:
		ExploreVelocity=300;
 800cc7a:	4b50      	ldr	r3, [pc, #320]	; (800cdbc <Explore+0x2a8>)
 800cc7c:	4a50      	ldr	r2, [pc, #320]	; (800cdc0 <Explore+0x2ac>)
 800cc7e:	601a      	str	r2, [r3, #0]
		Sla.Pre = 3;
 800cc80:	4b51      	ldr	r3, [pc, #324]	; (800cdc8 <Explore+0x2b4>)
 800cc82:	4a5c      	ldr	r2, [pc, #368]	; (800cdf4 <Explore+0x2e0>)
 800cc84:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
 800cc86:	4b50      	ldr	r3, [pc, #320]	; (800cdc8 <Explore+0x2b4>)
 800cc88:	4a5b      	ldr	r2, [pc, #364]	; (800cdf8 <Explore+0x2e4>)
 800cc8a:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.117;
 800cc8c:	4b4e      	ldr	r3, [pc, #312]	; (800cdc8 <Explore+0x2b4>)
 800cc8e:	4a5b      	ldr	r2, [pc, #364]	; (800cdfc <Explore+0x2e8>)
 800cc90:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800cc92:	4b4d      	ldr	r3, [pc, #308]	; (800cdc8 <Explore+0x2b4>)
 800cc94:	4a50      	ldr	r2, [pc, #320]	; (800cdd8 <Explore+0x2c4>)
 800cc96:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800cc98:	4b4b      	ldr	r3, [pc, #300]	; (800cdc8 <Explore+0x2b4>)
 800cc9a:	4a50      	ldr	r2, [pc, #320]	; (800cddc <Explore+0x2c8>)
 800cc9c:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800cc9e:	4b4a      	ldr	r3, [pc, #296]	; (800cdc8 <Explore+0x2b4>)
 800cca0:	4a48      	ldr	r2, [pc, #288]	; (800cdc4 <Explore+0x2b0>)
 800cca2:	619a      	str	r2, [r3, #24]
		//		//

		break;
 800cca4:	bf00      	nop

	}
	goal_edge_num = two;
 800cca6:	4b56      	ldr	r3, [pc, #344]	; (800ce00 <Explore+0x2ec>)
 800cca8:	2202      	movs	r2, #2
 800ccaa:	701a      	strb	r2, [r3, #0]
	SearchOrFast = 0;
 800ccac:	4b55      	ldr	r3, [pc, #340]	; (800ce04 <Explore+0x2f0>)
 800ccae:	2200      	movs	r2, #0
 800ccb0:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800ccb2:	4b55      	ldr	r3, [pc, #340]	; (800ce08 <Explore+0x2f4>)
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	711a      	strb	r2, [r3, #4]
	Pos.Car = north;
 800ccb8:	4b53      	ldr	r3, [pc, #332]	; (800ce08 <Explore+0x2f4>)
 800ccba:	2200      	movs	r2, #0
 800ccbc:	715a      	strb	r2, [r3, #5]
	Pos.NextX = Pos.X;
 800ccbe:	4b52      	ldr	r3, [pc, #328]	; (800ce08 <Explore+0x2f4>)
 800ccc0:	781a      	ldrb	r2, [r3, #0]
 800ccc2:	4b51      	ldr	r3, [pc, #324]	; (800ce08 <Explore+0x2f4>)
 800ccc4:	721a      	strb	r2, [r3, #8]
	Pos.NextY = Pos.Y + 1;
 800ccc6:	4b50      	ldr	r3, [pc, #320]	; (800ce08 <Explore+0x2f4>)
 800ccc8:	785b      	ldrb	r3, [r3, #1]
 800ccca:	3301      	adds	r3, #1
 800cccc:	b2da      	uxtb	r2, r3
 800ccce:	4b4e      	ldr	r3, [pc, #312]	; (800ce08 <Explore+0x2f4>)
 800ccd0:	725a      	strb	r2, [r3, #9]
	Pos.NextCar = north;
 800ccd2:	4b4d      	ldr	r3, [pc, #308]	; (800ce08 <Explore+0x2f4>)
 800ccd4:	2200      	movs	r2, #0
 800ccd6:	72da      	strb	r2, [r3, #11]
	dbc = 1;
 800ccd8:	4b4c      	ldr	r3, [pc, #304]	; (800ce0c <Explore+0x2f8>)
 800ccda:	2201      	movs	r2, #1
 800ccdc:	601a      	str	r2, [r3, #0]
	Accel(61.5, ExploreVelocity);
 800ccde:	4b37      	ldr	r3, [pc, #220]	; (800cdbc <Explore+0x2a8>)
 800cce0:	edd3 7a00 	vldr	s15, [r3]
 800cce4:	eef0 0a67 	vmov.f32	s1, s15
 800cce8:	ed9f 0a49 	vldr	s0, [pc, #292]	; 800ce10 <Explore+0x2fc>
 800ccec:	f7fd f9d0 	bl	800a090 <Accel>
 	Pos.X = Pos.NextX;
 800ccf0:	4b45      	ldr	r3, [pc, #276]	; (800ce08 <Explore+0x2f4>)
 800ccf2:	7a1a      	ldrb	r2, [r3, #8]
 800ccf4:	4b44      	ldr	r3, [pc, #272]	; (800ce08 <Explore+0x2f4>)
 800ccf6:	701a      	strb	r2, [r3, #0]
    Pos.Y = Pos.NextY;
 800ccf8:	4b43      	ldr	r3, [pc, #268]	; (800ce08 <Explore+0x2f4>)
 800ccfa:	7a5a      	ldrb	r2, [r3, #9]
 800ccfc:	4b42      	ldr	r3, [pc, #264]	; (800ce08 <Explore+0x2f4>)
 800ccfe:	705a      	strb	r2, [r3, #1]
	Pos.Car = Pos.NextCar;
 800cd00:	4b41      	ldr	r3, [pc, #260]	; (800ce08 <Explore+0x2f4>)
 800cd02:	7ada      	ldrb	r2, [r3, #11]
 800cd04:	4b40      	ldr	r3, [pc, #256]	; (800ce08 <Explore+0x2f4>)
 800cd06:	715a      	strb	r2, [r3, #5]

	while( !( (X_GOAL_LESSER <= Pos.X) && (Pos.X <= X_GOAL_LARGER) ) ||  !( ( Y_GOAL_LESSER <= Pos.Y) && (Pos.Y <= Y_GOAL_LARGER)) ) //&&  (1/*0)*/ //
 800cd08:	e007      	b.n	800cd1a <Explore+0x206>
	{

		//ChangeLED(Pos.Car);
		KyushinJudge();
 800cd0a:	f000 f89d 	bl	800ce48 <KyushinJudge>
		SelectAction(turn_mode);
 800cd0e:	79fb      	ldrb	r3, [r7, #7]
 800cd10:	4618      	mov	r0, r3
 800cd12:	f7fe f97d 	bl	800b010 <SelectAction>
		shiftPos();
 800cd16:	f000 f881 	bl	800ce1c <shiftPos>
	while( !( (X_GOAL_LESSER <= Pos.X) && (Pos.X <= X_GOAL_LARGER) ) ||  !( ( Y_GOAL_LESSER <= Pos.Y) && (Pos.Y <= Y_GOAL_LARGER)) ) //&&  (1/*0)*/ //
 800cd1a:	4b3b      	ldr	r3, [pc, #236]	; (800ce08 <Explore+0x2f4>)
 800cd1c:	781b      	ldrb	r3, [r3, #0]
 800cd1e:	2b05      	cmp	r3, #5
 800cd20:	d9f3      	bls.n	800cd0a <Explore+0x1f6>
 800cd22:	4b39      	ldr	r3, [pc, #228]	; (800ce08 <Explore+0x2f4>)
 800cd24:	781b      	ldrb	r3, [r3, #0]
 800cd26:	2b07      	cmp	r3, #7
 800cd28:	d8ef      	bhi.n	800cd0a <Explore+0x1f6>
 800cd2a:	4b37      	ldr	r3, [pc, #220]	; (800ce08 <Explore+0x2f4>)
 800cd2c:	785b      	ldrb	r3, [r3, #1]
 800cd2e:	2b08      	cmp	r3, #8
 800cd30:	d9eb      	bls.n	800cd0a <Explore+0x1f6>
 800cd32:	4b35      	ldr	r3, [pc, #212]	; (800ce08 <Explore+0x2f4>)
 800cd34:	785b      	ldrb	r3, [r3, #1]
 800cd36:	2b0a      	cmp	r3, #10
 800cd38:	d8e7      	bhi.n	800cd0a <Explore+0x1f6>
	}
//	while(1)
//	{
//		TargetVelocity[BODY] = 0;
//	}
	Decel(45, 0);
 800cd3a:	eddf 0a36 	vldr	s1, [pc, #216]	; 800ce14 <Explore+0x300>
 800cd3e:	ed9f 0a36 	vldr	s0, [pc, #216]	; 800ce18 <Explore+0x304>
 800cd42:	f7fd faad 	bl	800a2a0 <Decel>
	shiftPos();
 800cd46:	f000 f869 	bl	800ce1c <shiftPos>
//		printf("total L: %d, total R: %d\r\n",TotalPulse[LEFT],TotalPulse[RIGHT]);
//		HAL_Delay(1000);


	//flash
	Flash_clear_sector1();
 800cd4a:	f002 fa43 	bl	800f1d4 <Flash_clear_sector1>
	//
	flash_store_init();
 800cd4e:	f7fe fdbb 	bl	800b8c8 <flash_store_init>
	//
	Signal(7);
 800cd52:	2007      	movs	r0, #7
 800cd54:	f003 fb5a 	bl	801040c <Signal>
	//
	//
	//
	//

	goal_edge_num = one;
 800cd58:	4b29      	ldr	r3, [pc, #164]	; (800ce00 <Explore+0x2ec>)
 800cd5a:	2201      	movs	r2, #1
 800cd5c:	701a      	strb	r2, [r3, #0]
	SearchOrFast = 0;
 800cd5e:	4b29      	ldr	r3, [pc, #164]	; (800ce04 <Explore+0x2f0>)
 800cd60:	2200      	movs	r2, #0
 800cd62:	601a      	str	r2, [r3, #0]

	fast_run( Pos.TargetX, Pos.TargetY,Pos.TargetX,Pos.TargetY, turn_mode,0x01);
 800cd64:	4b28      	ldr	r3, [pc, #160]	; (800ce08 <Explore+0x2f4>)
 800cd66:	789b      	ldrb	r3, [r3, #2]
 800cd68:	4618      	mov	r0, r3
 800cd6a:	4b27      	ldr	r3, [pc, #156]	; (800ce08 <Explore+0x2f4>)
 800cd6c:	78db      	ldrb	r3, [r3, #3]
 800cd6e:	4619      	mov	r1, r3
 800cd70:	4b25      	ldr	r3, [pc, #148]	; (800ce08 <Explore+0x2f4>)
 800cd72:	789b      	ldrb	r3, [r3, #2]
 800cd74:	461a      	mov	r2, r3
 800cd76:	4b24      	ldr	r3, [pc, #144]	; (800ce08 <Explore+0x2f4>)
 800cd78:	78db      	ldrb	r3, [r3, #3]
 800cd7a:	461c      	mov	r4, r3
 800cd7c:	2301      	movs	r3, #1
 800cd7e:	9301      	str	r3, [sp, #4]
 800cd80:	79fb      	ldrb	r3, [r7, #7]
 800cd82:	9300      	str	r3, [sp, #0]
 800cd84:	4623      	mov	r3, r4
 800cd86:	f000 fda5 	bl	800d8d4 <fast_run>

	Decel(45,0);
 800cd8a:	eddf 0a22 	vldr	s1, [pc, #136]	; 800ce14 <Explore+0x300>
 800cd8e:	ed9f 0a22 	vldr	s0, [pc, #136]	; 800ce18 <Explore+0x304>
 800cd92:	f7fd fa85 	bl	800a2a0 <Decel>
	shiftPos();
 800cd96:	f000 f841 	bl	800ce1c <shiftPos>
	//flash
	//flash
	Flash_clear_sector1();
 800cd9a:	f002 fa1b 	bl	800f1d4 <Flash_clear_sector1>
	//
	flash_store_init();
 800cd9e:	f7fe fd93 	bl	800b8c8 <flash_store_init>
	//
	Signal(7);
 800cda2:	2007      	movs	r0, #7
 800cda4:	f003 fb32 	bl	801040c <Signal>
	while(1)
	{
		wall_ram_print();
 800cda8:	f7ff f918 	bl	800bfdc <wall_ram_print>
		map_print();
 800cdac:	f7ff f8e8 	bl	800bf80 <map_print>
		wall_ram_print();
 800cdb0:	e7fa      	b.n	800cda8 <Explore+0x294>
 800cdb2:	bf00      	nop
 800cdb4:	200004e0 	.word	0x200004e0
 800cdb8:	20000520 	.word	0x20000520
 800cdbc:	20000770 	.word	0x20000770
 800cdc0:	43960000 	.word	0x43960000
 800cdc4:	42b40000 	.word	0x42b40000
 800cdc8:	20000538 	.word	0x20000538
 800cdcc:	41100000 	.word	0x41100000
 800cdd0:	41a00000 	.word	0x41a00000
 800cdd4:	3c656042 	.word	0x3c656042
 800cdd8:	41f00000 	.word	0x41f00000
 800cddc:	42700000 	.word	0x42700000
 800cde0:	43340000 	.word	0x43340000
 800cde4:	41840000 	.word	0x41840000
 800cde8:	3d3020c5 	.word	0x3d3020c5
 800cdec:	43700000 	.word	0x43700000
 800cdf0:	3d9fbe77 	.word	0x3d9fbe77
 800cdf4:	40400000 	.word	0x40400000
 800cdf8:	40a00000 	.word	0x40a00000
 800cdfc:	3def9db2 	.word	0x3def9db2
 800ce00:	2000051c 	.word	0x2000051c
 800ce04:	20000ba0 	.word	0x20000ba0
 800ce08:	20000000 	.word	0x20000000
 800ce0c:	20000218 	.word	0x20000218
 800ce10:	42760000 	.word	0x42760000
 800ce14:	00000000 	.word	0x00000000
 800ce18:	42340000 	.word	0x42340000

0800ce1c <shiftPos>:
#include <stdbool.h>
#include "Action.h"
int Calc;
int SearchOrFast;
void shiftPos()
{
 800ce1c:	b480      	push	{r7}
 800ce1e:	af00      	add	r7, sp, #0
	Pos.Car = Pos.NextCar;
 800ce20:	4b08      	ldr	r3, [pc, #32]	; (800ce44 <shiftPos+0x28>)
 800ce22:	7ada      	ldrb	r2, [r3, #11]
 800ce24:	4b07      	ldr	r3, [pc, #28]	; (800ce44 <shiftPos+0x28>)
 800ce26:	715a      	strb	r2, [r3, #5]
	Pos.X = Pos.NextX;
 800ce28:	4b06      	ldr	r3, [pc, #24]	; (800ce44 <shiftPos+0x28>)
 800ce2a:	7a1a      	ldrb	r2, [r3, #8]
 800ce2c:	4b05      	ldr	r3, [pc, #20]	; (800ce44 <shiftPos+0x28>)
 800ce2e:	701a      	strb	r2, [r3, #0]
	Pos.Y = Pos.NextY;
 800ce30:	4b04      	ldr	r3, [pc, #16]	; (800ce44 <shiftPos+0x28>)
 800ce32:	7a5a      	ldrb	r2, [r3, #9]
 800ce34:	4b03      	ldr	r3, [pc, #12]	; (800ce44 <shiftPos+0x28>)
 800ce36:	705a      	strb	r2, [r3, #1]
}
 800ce38:	bf00      	nop
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce40:	4770      	bx	lr
 800ce42:	bf00      	nop
 800ce44:	20000000 	.word	0x20000000

0800ce48 <KyushinJudge>:
void AdachiJudge(){
}
void KyushinJudge()
{
 800ce48:	b490      	push	{r4, r7}
 800ce4a:	af00      	add	r7, sp, #0
	//
	switch(Pos.Car)
 800ce4c:	4b8a      	ldr	r3, [pc, #552]	; (800d078 <KyushinJudge+0x230>)
 800ce4e:	795b      	ldrb	r3, [r3, #5]
 800ce50:	2b03      	cmp	r3, #3
 800ce52:	f200 833c 	bhi.w	800d4ce <KyushinJudge+0x686>
 800ce56:	a201      	add	r2, pc, #4	; (adr r2, 800ce5c <KyushinJudge+0x14>)
 800ce58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce5c:	0800ce6d 	.word	0x0800ce6d
 800ce60:	0800cfff 	.word	0x0800cfff
 800ce64:	0800d19d 	.word	0x0800d19d
 800ce68:	0800d33d 	.word	0x0800d33d
	{
		  case north:
			  if(Wall[Pos.X][Pos.Y].north == NOWALL && walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800ce6c:	4b82      	ldr	r3, [pc, #520]	; (800d078 <KyushinJudge+0x230>)
 800ce6e:	781b      	ldrb	r3, [r3, #0]
 800ce70:	4618      	mov	r0, r3
 800ce72:	4b81      	ldr	r3, [pc, #516]	; (800d078 <KyushinJudge+0x230>)
 800ce74:	785b      	ldrb	r3, [r3, #1]
 800ce76:	4619      	mov	r1, r3
 800ce78:	4a80      	ldr	r2, [pc, #512]	; (800d07c <KyushinJudge+0x234>)
 800ce7a:	0103      	lsls	r3, r0, #4
 800ce7c:	440b      	add	r3, r1
 800ce7e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ce82:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800ce86:	b2db      	uxtb	r3, r3
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d12c      	bne.n	800cee6 <KyushinJudge+0x9e>
 800ce8c:	4b7a      	ldr	r3, [pc, #488]	; (800d078 <KyushinJudge+0x230>)
 800ce8e:	781b      	ldrb	r3, [r3, #0]
 800ce90:	461a      	mov	r2, r3
 800ce92:	4b79      	ldr	r3, [pc, #484]	; (800d078 <KyushinJudge+0x230>)
 800ce94:	785b      	ldrb	r3, [r3, #1]
 800ce96:	3301      	adds	r3, #1
 800ce98:	4979      	ldr	r1, [pc, #484]	; (800d080 <KyushinJudge+0x238>)
 800ce9a:	0112      	lsls	r2, r2, #4
 800ce9c:	4413      	add	r3, r2
 800ce9e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800cea2:	4b75      	ldr	r3, [pc, #468]	; (800d078 <KyushinJudge+0x230>)
 800cea4:	781b      	ldrb	r3, [r3, #0]
 800cea6:	461c      	mov	r4, r3
 800cea8:	4b73      	ldr	r3, [pc, #460]	; (800d078 <KyushinJudge+0x230>)
 800ceaa:	785b      	ldrb	r3, [r3, #1]
 800ceac:	4618      	mov	r0, r3
 800ceae:	4974      	ldr	r1, [pc, #464]	; (800d080 <KyushinJudge+0x238>)
 800ceb0:	0123      	lsls	r3, r4, #4
 800ceb2:	4403      	add	r3, r0
 800ceb4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ceb8:	429a      	cmp	r2, r3
 800ceba:	d214      	bcs.n	800cee6 <KyushinJudge+0x9e>
 800cebc:	4b6e      	ldr	r3, [pc, #440]	; (800d078 <KyushinJudge+0x230>)
 800cebe:	785b      	ldrb	r3, [r3, #1]
 800cec0:	2b0e      	cmp	r3, #14
 800cec2:	d810      	bhi.n	800cee6 <KyushinJudge+0x9e>
				  //
				  Pos.Dir = front;
 800cec4:	4b6c      	ldr	r3, [pc, #432]	; (800d078 <KyushinJudge+0x230>)
 800cec6:	2200      	movs	r2, #0
 800cec8:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X;
 800ceca:	4b6b      	ldr	r3, [pc, #428]	; (800d078 <KyushinJudge+0x230>)
 800cecc:	781a      	ldrb	r2, [r3, #0]
 800cece:	4b6a      	ldr	r3, [pc, #424]	; (800d078 <KyushinJudge+0x230>)
 800ced0:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y+1;
 800ced2:	4b69      	ldr	r3, [pc, #420]	; (800d078 <KyushinJudge+0x230>)
 800ced4:	785b      	ldrb	r3, [r3, #1]
 800ced6:	3301      	adds	r3, #1
 800ced8:	b2da      	uxtb	r2, r3
 800ceda:	4b67      	ldr	r3, [pc, #412]	; (800d078 <KyushinJudge+0x230>)
 800cedc:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = north;
 800cede:	4b66      	ldr	r3, [pc, #408]	; (800d078 <KyushinJudge+0x230>)
 800cee0:	2200      	movs	r2, #0
 800cee2:	72da      	strb	r2, [r3, #11]
 800cee4:	e08a      	b.n	800cffc <KyushinJudge+0x1b4>
			  }
			  else if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800cee6:	4b64      	ldr	r3, [pc, #400]	; (800d078 <KyushinJudge+0x230>)
 800cee8:	781b      	ldrb	r3, [r3, #0]
 800ceea:	4618      	mov	r0, r3
 800ceec:	4b62      	ldr	r3, [pc, #392]	; (800d078 <KyushinJudge+0x230>)
 800ceee:	785b      	ldrb	r3, [r3, #1]
 800cef0:	4619      	mov	r1, r3
 800cef2:	4a62      	ldr	r2, [pc, #392]	; (800d07c <KyushinJudge+0x234>)
 800cef4:	0103      	lsls	r3, r0, #4
 800cef6:	440b      	add	r3, r1
 800cef8:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cefc:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800cf00:	b2db      	uxtb	r3, r3
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d12c      	bne.n	800cf60 <KyushinJudge+0x118>
 800cf06:	4b5c      	ldr	r3, [pc, #368]	; (800d078 <KyushinJudge+0x230>)
 800cf08:	781b      	ldrb	r3, [r3, #0]
 800cf0a:	3b01      	subs	r3, #1
 800cf0c:	4a5a      	ldr	r2, [pc, #360]	; (800d078 <KyushinJudge+0x230>)
 800cf0e:	7852      	ldrb	r2, [r2, #1]
 800cf10:	4611      	mov	r1, r2
 800cf12:	4a5b      	ldr	r2, [pc, #364]	; (800d080 <KyushinJudge+0x238>)
 800cf14:	011b      	lsls	r3, r3, #4
 800cf16:	440b      	add	r3, r1
 800cf18:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800cf1c:	4b56      	ldr	r3, [pc, #344]	; (800d078 <KyushinJudge+0x230>)
 800cf1e:	781b      	ldrb	r3, [r3, #0]
 800cf20:	461c      	mov	r4, r3
 800cf22:	4b55      	ldr	r3, [pc, #340]	; (800d078 <KyushinJudge+0x230>)
 800cf24:	785b      	ldrb	r3, [r3, #1]
 800cf26:	4618      	mov	r0, r3
 800cf28:	4955      	ldr	r1, [pc, #340]	; (800d080 <KyushinJudge+0x238>)
 800cf2a:	0123      	lsls	r3, r4, #4
 800cf2c:	4403      	add	r3, r0
 800cf2e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cf32:	429a      	cmp	r2, r3
 800cf34:	d214      	bcs.n	800cf60 <KyushinJudge+0x118>
 800cf36:	4b50      	ldr	r3, [pc, #320]	; (800d078 <KyushinJudge+0x230>)
 800cf38:	781b      	ldrb	r3, [r3, #0]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d010      	beq.n	800cf60 <KyushinJudge+0x118>
				  //
    			  Pos.Dir = left;
 800cf3e:	4b4e      	ldr	r3, [pc, #312]	; (800d078 <KyushinJudge+0x230>)
 800cf40:	2203      	movs	r2, #3
 800cf42:	711a      	strb	r2, [r3, #4]
    			  Pos.NextX = Pos.X - 1;
 800cf44:	4b4c      	ldr	r3, [pc, #304]	; (800d078 <KyushinJudge+0x230>)
 800cf46:	781b      	ldrb	r3, [r3, #0]
 800cf48:	3b01      	subs	r3, #1
 800cf4a:	b2da      	uxtb	r2, r3
 800cf4c:	4b4a      	ldr	r3, [pc, #296]	; (800d078 <KyushinJudge+0x230>)
 800cf4e:	721a      	strb	r2, [r3, #8]
    			  Pos.NextY = Pos.Y;
 800cf50:	4b49      	ldr	r3, [pc, #292]	; (800d078 <KyushinJudge+0x230>)
 800cf52:	785a      	ldrb	r2, [r3, #1]
 800cf54:	4b48      	ldr	r3, [pc, #288]	; (800d078 <KyushinJudge+0x230>)
 800cf56:	725a      	strb	r2, [r3, #9]
    			  Pos.NextCar = west;
 800cf58:	4b47      	ldr	r3, [pc, #284]	; (800d078 <KyushinJudge+0x230>)
 800cf5a:	2203      	movs	r2, #3
 800cf5c:	72da      	strb	r2, [r3, #11]
 800cf5e:	e04d      	b.n	800cffc <KyushinJudge+0x1b4>
			  }
			  else if(Wall[Pos.X][Pos.Y].east == NOWALL &&walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X <  NUMBER_OF_SQUARES-1){
 800cf60:	4b45      	ldr	r3, [pc, #276]	; (800d078 <KyushinJudge+0x230>)
 800cf62:	781b      	ldrb	r3, [r3, #0]
 800cf64:	4618      	mov	r0, r3
 800cf66:	4b44      	ldr	r3, [pc, #272]	; (800d078 <KyushinJudge+0x230>)
 800cf68:	785b      	ldrb	r3, [r3, #1]
 800cf6a:	4619      	mov	r1, r3
 800cf6c:	4a43      	ldr	r2, [pc, #268]	; (800d07c <KyushinJudge+0x234>)
 800cf6e:	0103      	lsls	r3, r0, #4
 800cf70:	440b      	add	r3, r1
 800cf72:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cf76:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800cf7a:	b2db      	uxtb	r3, r3
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d12c      	bne.n	800cfda <KyushinJudge+0x192>
 800cf80:	4b3d      	ldr	r3, [pc, #244]	; (800d078 <KyushinJudge+0x230>)
 800cf82:	781b      	ldrb	r3, [r3, #0]
 800cf84:	3301      	adds	r3, #1
 800cf86:	4a3c      	ldr	r2, [pc, #240]	; (800d078 <KyushinJudge+0x230>)
 800cf88:	7852      	ldrb	r2, [r2, #1]
 800cf8a:	4611      	mov	r1, r2
 800cf8c:	4a3c      	ldr	r2, [pc, #240]	; (800d080 <KyushinJudge+0x238>)
 800cf8e:	011b      	lsls	r3, r3, #4
 800cf90:	440b      	add	r3, r1
 800cf92:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800cf96:	4b38      	ldr	r3, [pc, #224]	; (800d078 <KyushinJudge+0x230>)
 800cf98:	781b      	ldrb	r3, [r3, #0]
 800cf9a:	461c      	mov	r4, r3
 800cf9c:	4b36      	ldr	r3, [pc, #216]	; (800d078 <KyushinJudge+0x230>)
 800cf9e:	785b      	ldrb	r3, [r3, #1]
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	4937      	ldr	r1, [pc, #220]	; (800d080 <KyushinJudge+0x238>)
 800cfa4:	0123      	lsls	r3, r4, #4
 800cfa6:	4403      	add	r3, r0
 800cfa8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cfac:	429a      	cmp	r2, r3
 800cfae:	d214      	bcs.n	800cfda <KyushinJudge+0x192>
 800cfb0:	4b31      	ldr	r3, [pc, #196]	; (800d078 <KyushinJudge+0x230>)
 800cfb2:	781b      	ldrb	r3, [r3, #0]
 800cfb4:	2b0e      	cmp	r3, #14
 800cfb6:	d810      	bhi.n	800cfda <KyushinJudge+0x192>
				  //
				  Pos.Dir = right;//
 800cfb8:	4b2f      	ldr	r3, [pc, #188]	; (800d078 <KyushinJudge+0x230>)
 800cfba:	2201      	movs	r2, #1
 800cfbc:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X + 1;
 800cfbe:	4b2e      	ldr	r3, [pc, #184]	; (800d078 <KyushinJudge+0x230>)
 800cfc0:	781b      	ldrb	r3, [r3, #0]
 800cfc2:	3301      	adds	r3, #1
 800cfc4:	b2da      	uxtb	r2, r3
 800cfc6:	4b2c      	ldr	r3, [pc, #176]	; (800d078 <KyushinJudge+0x230>)
 800cfc8:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y;
 800cfca:	4b2b      	ldr	r3, [pc, #172]	; (800d078 <KyushinJudge+0x230>)
 800cfcc:	785a      	ldrb	r2, [r3, #1]
 800cfce:	4b2a      	ldr	r3, [pc, #168]	; (800d078 <KyushinJudge+0x230>)
 800cfd0:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = east;
 800cfd2:	4b29      	ldr	r3, [pc, #164]	; (800d078 <KyushinJudge+0x230>)
 800cfd4:	2201      	movs	r2, #1
 800cfd6:	72da      	strb	r2, [r3, #11]
 800cfd8:	e010      	b.n	800cffc <KyushinJudge+0x1b4>
			  }
			  else {
				  Pos.Dir = back;
 800cfda:	4b27      	ldr	r3, [pc, #156]	; (800d078 <KyushinJudge+0x230>)
 800cfdc:	2202      	movs	r2, #2
 800cfde:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X;
 800cfe0:	4b25      	ldr	r3, [pc, #148]	; (800d078 <KyushinJudge+0x230>)
 800cfe2:	781a      	ldrb	r2, [r3, #0]
 800cfe4:	4b24      	ldr	r3, [pc, #144]	; (800d078 <KyushinJudge+0x230>)
 800cfe6:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y - 1;
 800cfe8:	4b23      	ldr	r3, [pc, #140]	; (800d078 <KyushinJudge+0x230>)
 800cfea:	785b      	ldrb	r3, [r3, #1]
 800cfec:	3b01      	subs	r3, #1
 800cfee:	b2da      	uxtb	r2, r3
 800cff0:	4b21      	ldr	r3, [pc, #132]	; (800d078 <KyushinJudge+0x230>)
 800cff2:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = south;
 800cff4:	4b20      	ldr	r3, [pc, #128]	; (800d078 <KyushinJudge+0x230>)
 800cff6:	2202      	movs	r2, #2
 800cff8:	72da      	strb	r2, [r3, #11]
				  //
			  }
			  break;
 800cffa:	e269      	b.n	800d4d0 <KyushinJudge+0x688>
 800cffc:	e268      	b.n	800d4d0 <KyushinJudge+0x688>

		  case east:

			  if(Wall[Pos.X][Pos.Y].east == NOWALL && walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X < NUMBER_OF_SQUARES-1){
 800cffe:	4b1e      	ldr	r3, [pc, #120]	; (800d078 <KyushinJudge+0x230>)
 800d000:	781b      	ldrb	r3, [r3, #0]
 800d002:	4618      	mov	r0, r3
 800d004:	4b1c      	ldr	r3, [pc, #112]	; (800d078 <KyushinJudge+0x230>)
 800d006:	785b      	ldrb	r3, [r3, #1]
 800d008:	4619      	mov	r1, r3
 800d00a:	4a1c      	ldr	r2, [pc, #112]	; (800d07c <KyushinJudge+0x234>)
 800d00c:	0103      	lsls	r3, r0, #4
 800d00e:	440b      	add	r3, r1
 800d010:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d014:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800d018:	b2db      	uxtb	r3, r3
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d132      	bne.n	800d084 <KyushinJudge+0x23c>
 800d01e:	4b16      	ldr	r3, [pc, #88]	; (800d078 <KyushinJudge+0x230>)
 800d020:	781b      	ldrb	r3, [r3, #0]
 800d022:	3301      	adds	r3, #1
 800d024:	4a14      	ldr	r2, [pc, #80]	; (800d078 <KyushinJudge+0x230>)
 800d026:	7852      	ldrb	r2, [r2, #1]
 800d028:	4611      	mov	r1, r2
 800d02a:	4a15      	ldr	r2, [pc, #84]	; (800d080 <KyushinJudge+0x238>)
 800d02c:	011b      	lsls	r3, r3, #4
 800d02e:	440b      	add	r3, r1
 800d030:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800d034:	4b10      	ldr	r3, [pc, #64]	; (800d078 <KyushinJudge+0x230>)
 800d036:	781b      	ldrb	r3, [r3, #0]
 800d038:	461c      	mov	r4, r3
 800d03a:	4b0f      	ldr	r3, [pc, #60]	; (800d078 <KyushinJudge+0x230>)
 800d03c:	785b      	ldrb	r3, [r3, #1]
 800d03e:	4618      	mov	r0, r3
 800d040:	490f      	ldr	r1, [pc, #60]	; (800d080 <KyushinJudge+0x238>)
 800d042:	0123      	lsls	r3, r4, #4
 800d044:	4403      	add	r3, r0
 800d046:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d04a:	429a      	cmp	r2, r3
 800d04c:	d21a      	bcs.n	800d084 <KyushinJudge+0x23c>
 800d04e:	4b0a      	ldr	r3, [pc, #40]	; (800d078 <KyushinJudge+0x230>)
 800d050:	781b      	ldrb	r3, [r3, #0]
 800d052:	2b0e      	cmp	r3, #14
 800d054:	d816      	bhi.n	800d084 <KyushinJudge+0x23c>
				  //
				  Pos.Dir = front;
 800d056:	4b08      	ldr	r3, [pc, #32]	; (800d078 <KyushinJudge+0x230>)
 800d058:	2200      	movs	r2, #0
 800d05a:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X + 1;
 800d05c:	4b06      	ldr	r3, [pc, #24]	; (800d078 <KyushinJudge+0x230>)
 800d05e:	781b      	ldrb	r3, [r3, #0]
 800d060:	3301      	adds	r3, #1
 800d062:	b2da      	uxtb	r2, r3
 800d064:	4b04      	ldr	r3, [pc, #16]	; (800d078 <KyushinJudge+0x230>)
 800d066:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y;
 800d068:	4b03      	ldr	r3, [pc, #12]	; (800d078 <KyushinJudge+0x230>)
 800d06a:	785a      	ldrb	r2, [r3, #1]
 800d06c:	4b02      	ldr	r3, [pc, #8]	; (800d078 <KyushinJudge+0x230>)
 800d06e:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = east;
 800d070:	4b01      	ldr	r3, [pc, #4]	; (800d078 <KyushinJudge+0x230>)
 800d072:	2201      	movs	r2, #1
 800d074:	72da      	strb	r2, [r3, #11]
 800d076:	e090      	b.n	800d19a <KyushinJudge+0x352>
 800d078:	20000000 	.word	0x20000000
 800d07c:	200009a0 	.word	0x200009a0
 800d080:	20000570 	.word	0x20000570
			  }
			  else if(Wall[Pos.X][Pos.Y].north == NOWALL && walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800d084:	4ba1      	ldr	r3, [pc, #644]	; (800d30c <KyushinJudge+0x4c4>)
 800d086:	781b      	ldrb	r3, [r3, #0]
 800d088:	4618      	mov	r0, r3
 800d08a:	4ba0      	ldr	r3, [pc, #640]	; (800d30c <KyushinJudge+0x4c4>)
 800d08c:	785b      	ldrb	r3, [r3, #1]
 800d08e:	4619      	mov	r1, r3
 800d090:	4a9f      	ldr	r2, [pc, #636]	; (800d310 <KyushinJudge+0x4c8>)
 800d092:	0103      	lsls	r3, r0, #4
 800d094:	440b      	add	r3, r1
 800d096:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d09a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d09e:	b2db      	uxtb	r3, r3
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d12c      	bne.n	800d0fe <KyushinJudge+0x2b6>
 800d0a4:	4b99      	ldr	r3, [pc, #612]	; (800d30c <KyushinJudge+0x4c4>)
 800d0a6:	781b      	ldrb	r3, [r3, #0]
 800d0a8:	461a      	mov	r2, r3
 800d0aa:	4b98      	ldr	r3, [pc, #608]	; (800d30c <KyushinJudge+0x4c4>)
 800d0ac:	785b      	ldrb	r3, [r3, #1]
 800d0ae:	3301      	adds	r3, #1
 800d0b0:	4998      	ldr	r1, [pc, #608]	; (800d314 <KyushinJudge+0x4cc>)
 800d0b2:	0112      	lsls	r2, r2, #4
 800d0b4:	4413      	add	r3, r2
 800d0b6:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800d0ba:	4b94      	ldr	r3, [pc, #592]	; (800d30c <KyushinJudge+0x4c4>)
 800d0bc:	781b      	ldrb	r3, [r3, #0]
 800d0be:	461c      	mov	r4, r3
 800d0c0:	4b92      	ldr	r3, [pc, #584]	; (800d30c <KyushinJudge+0x4c4>)
 800d0c2:	785b      	ldrb	r3, [r3, #1]
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	4993      	ldr	r1, [pc, #588]	; (800d314 <KyushinJudge+0x4cc>)
 800d0c8:	0123      	lsls	r3, r4, #4
 800d0ca:	4403      	add	r3, r0
 800d0cc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d0d0:	429a      	cmp	r2, r3
 800d0d2:	d214      	bcs.n	800d0fe <KyushinJudge+0x2b6>
 800d0d4:	4b8d      	ldr	r3, [pc, #564]	; (800d30c <KyushinJudge+0x4c4>)
 800d0d6:	785b      	ldrb	r3, [r3, #1]
 800d0d8:	2b0e      	cmp	r3, #14
 800d0da:	d810      	bhi.n	800d0fe <KyushinJudge+0x2b6>
				  //??

    			  Pos.Dir = left;
 800d0dc:	4b8b      	ldr	r3, [pc, #556]	; (800d30c <KyushinJudge+0x4c4>)
 800d0de:	2203      	movs	r2, #3
 800d0e0:	711a      	strb	r2, [r3, #4]
    			  Pos.NextX = Pos.X;
 800d0e2:	4b8a      	ldr	r3, [pc, #552]	; (800d30c <KyushinJudge+0x4c4>)
 800d0e4:	781a      	ldrb	r2, [r3, #0]
 800d0e6:	4b89      	ldr	r3, [pc, #548]	; (800d30c <KyushinJudge+0x4c4>)
 800d0e8:	721a      	strb	r2, [r3, #8]
    			  Pos.NextY = Pos.Y+1;
 800d0ea:	4b88      	ldr	r3, [pc, #544]	; (800d30c <KyushinJudge+0x4c4>)
 800d0ec:	785b      	ldrb	r3, [r3, #1]
 800d0ee:	3301      	adds	r3, #1
 800d0f0:	b2da      	uxtb	r2, r3
 800d0f2:	4b86      	ldr	r3, [pc, #536]	; (800d30c <KyushinJudge+0x4c4>)
 800d0f4:	725a      	strb	r2, [r3, #9]
    			  Pos.NextCar = north;
 800d0f6:	4b85      	ldr	r3, [pc, #532]	; (800d30c <KyushinJudge+0x4c4>)
 800d0f8:	2200      	movs	r2, #0
 800d0fa:	72da      	strb	r2, [r3, #11]
 800d0fc:	e04d      	b.n	800d19a <KyushinJudge+0x352>
			  }
			  else if(Wall[Pos.X][Pos.Y].south == NOWALL && walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800d0fe:	4b83      	ldr	r3, [pc, #524]	; (800d30c <KyushinJudge+0x4c4>)
 800d100:	781b      	ldrb	r3, [r3, #0]
 800d102:	4618      	mov	r0, r3
 800d104:	4b81      	ldr	r3, [pc, #516]	; (800d30c <KyushinJudge+0x4c4>)
 800d106:	785b      	ldrb	r3, [r3, #1]
 800d108:	4619      	mov	r1, r3
 800d10a:	4a81      	ldr	r2, [pc, #516]	; (800d310 <KyushinJudge+0x4c8>)
 800d10c:	0103      	lsls	r3, r0, #4
 800d10e:	440b      	add	r3, r1
 800d110:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d114:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d118:	b2db      	uxtb	r3, r3
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d12c      	bne.n	800d178 <KyushinJudge+0x330>
 800d11e:	4b7b      	ldr	r3, [pc, #492]	; (800d30c <KyushinJudge+0x4c4>)
 800d120:	781b      	ldrb	r3, [r3, #0]
 800d122:	461a      	mov	r2, r3
 800d124:	4b79      	ldr	r3, [pc, #484]	; (800d30c <KyushinJudge+0x4c4>)
 800d126:	785b      	ldrb	r3, [r3, #1]
 800d128:	3b01      	subs	r3, #1
 800d12a:	497a      	ldr	r1, [pc, #488]	; (800d314 <KyushinJudge+0x4cc>)
 800d12c:	0112      	lsls	r2, r2, #4
 800d12e:	4413      	add	r3, r2
 800d130:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800d134:	4b75      	ldr	r3, [pc, #468]	; (800d30c <KyushinJudge+0x4c4>)
 800d136:	781b      	ldrb	r3, [r3, #0]
 800d138:	461c      	mov	r4, r3
 800d13a:	4b74      	ldr	r3, [pc, #464]	; (800d30c <KyushinJudge+0x4c4>)
 800d13c:	785b      	ldrb	r3, [r3, #1]
 800d13e:	4618      	mov	r0, r3
 800d140:	4974      	ldr	r1, [pc, #464]	; (800d314 <KyushinJudge+0x4cc>)
 800d142:	0123      	lsls	r3, r4, #4
 800d144:	4403      	add	r3, r0
 800d146:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d14a:	429a      	cmp	r2, r3
 800d14c:	d214      	bcs.n	800d178 <KyushinJudge+0x330>
 800d14e:	4b6f      	ldr	r3, [pc, #444]	; (800d30c <KyushinJudge+0x4c4>)
 800d150:	785b      	ldrb	r3, [r3, #1]
 800d152:	2b00      	cmp	r3, #0
 800d154:	d010      	beq.n	800d178 <KyushinJudge+0x330>
				  //??
				  Pos.Dir = right;
 800d156:	4b6d      	ldr	r3, [pc, #436]	; (800d30c <KyushinJudge+0x4c4>)
 800d158:	2201      	movs	r2, #1
 800d15a:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X;
 800d15c:	4b6b      	ldr	r3, [pc, #428]	; (800d30c <KyushinJudge+0x4c4>)
 800d15e:	781a      	ldrb	r2, [r3, #0]
 800d160:	4b6a      	ldr	r3, [pc, #424]	; (800d30c <KyushinJudge+0x4c4>)
 800d162:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y - 1;
 800d164:	4b69      	ldr	r3, [pc, #420]	; (800d30c <KyushinJudge+0x4c4>)
 800d166:	785b      	ldrb	r3, [r3, #1]
 800d168:	3b01      	subs	r3, #1
 800d16a:	b2da      	uxtb	r2, r3
 800d16c:	4b67      	ldr	r3, [pc, #412]	; (800d30c <KyushinJudge+0x4c4>)
 800d16e:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = south;
 800d170:	4b66      	ldr	r3, [pc, #408]	; (800d30c <KyushinJudge+0x4c4>)
 800d172:	2202      	movs	r2, #2
 800d174:	72da      	strb	r2, [r3, #11]
 800d176:	e010      	b.n	800d19a <KyushinJudge+0x352>
			  }
			  else {
				  //
				  Pos.Dir = back;
 800d178:	4b64      	ldr	r3, [pc, #400]	; (800d30c <KyushinJudge+0x4c4>)
 800d17a:	2202      	movs	r2, #2
 800d17c:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X - 1;
 800d17e:	4b63      	ldr	r3, [pc, #396]	; (800d30c <KyushinJudge+0x4c4>)
 800d180:	781b      	ldrb	r3, [r3, #0]
 800d182:	3b01      	subs	r3, #1
 800d184:	b2da      	uxtb	r2, r3
 800d186:	4b61      	ldr	r3, [pc, #388]	; (800d30c <KyushinJudge+0x4c4>)
 800d188:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y;
 800d18a:	4b60      	ldr	r3, [pc, #384]	; (800d30c <KyushinJudge+0x4c4>)
 800d18c:	785a      	ldrb	r2, [r3, #1]
 800d18e:	4b5f      	ldr	r3, [pc, #380]	; (800d30c <KyushinJudge+0x4c4>)
 800d190:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = west;
 800d192:	4b5e      	ldr	r3, [pc, #376]	; (800d30c <KyushinJudge+0x4c4>)
 800d194:	2203      	movs	r2, #3
 800d196:	72da      	strb	r2, [r3, #11]
			  }
			  break;
 800d198:	e19a      	b.n	800d4d0 <KyushinJudge+0x688>
 800d19a:	e199      	b.n	800d4d0 <KyushinJudge+0x688>

		  case south:

			  if(Wall[Pos.X][Pos.Y].south == NOWALL &&walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800d19c:	4b5b      	ldr	r3, [pc, #364]	; (800d30c <KyushinJudge+0x4c4>)
 800d19e:	781b      	ldrb	r3, [r3, #0]
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	4b5a      	ldr	r3, [pc, #360]	; (800d30c <KyushinJudge+0x4c4>)
 800d1a4:	785b      	ldrb	r3, [r3, #1]
 800d1a6:	4619      	mov	r1, r3
 800d1a8:	4a59      	ldr	r2, [pc, #356]	; (800d310 <KyushinJudge+0x4c8>)
 800d1aa:	0103      	lsls	r3, r0, #4
 800d1ac:	440b      	add	r3, r1
 800d1ae:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d1b2:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d1b6:	b2db      	uxtb	r3, r3
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d12c      	bne.n	800d216 <KyushinJudge+0x3ce>
 800d1bc:	4b53      	ldr	r3, [pc, #332]	; (800d30c <KyushinJudge+0x4c4>)
 800d1be:	781b      	ldrb	r3, [r3, #0]
 800d1c0:	461a      	mov	r2, r3
 800d1c2:	4b52      	ldr	r3, [pc, #328]	; (800d30c <KyushinJudge+0x4c4>)
 800d1c4:	785b      	ldrb	r3, [r3, #1]
 800d1c6:	3b01      	subs	r3, #1
 800d1c8:	4952      	ldr	r1, [pc, #328]	; (800d314 <KyushinJudge+0x4cc>)
 800d1ca:	0112      	lsls	r2, r2, #4
 800d1cc:	4413      	add	r3, r2
 800d1ce:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800d1d2:	4b4e      	ldr	r3, [pc, #312]	; (800d30c <KyushinJudge+0x4c4>)
 800d1d4:	781b      	ldrb	r3, [r3, #0]
 800d1d6:	461c      	mov	r4, r3
 800d1d8:	4b4c      	ldr	r3, [pc, #304]	; (800d30c <KyushinJudge+0x4c4>)
 800d1da:	785b      	ldrb	r3, [r3, #1]
 800d1dc:	4618      	mov	r0, r3
 800d1de:	494d      	ldr	r1, [pc, #308]	; (800d314 <KyushinJudge+0x4cc>)
 800d1e0:	0123      	lsls	r3, r4, #4
 800d1e2:	4403      	add	r3, r0
 800d1e4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d1e8:	429a      	cmp	r2, r3
 800d1ea:	d214      	bcs.n	800d216 <KyushinJudge+0x3ce>
 800d1ec:	4b47      	ldr	r3, [pc, #284]	; (800d30c <KyushinJudge+0x4c4>)
 800d1ee:	785b      	ldrb	r3, [r3, #1]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d010      	beq.n	800d216 <KyushinJudge+0x3ce>
				  //
				  Pos.Dir = front;
 800d1f4:	4b45      	ldr	r3, [pc, #276]	; (800d30c <KyushinJudge+0x4c4>)
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X;
 800d1fa:	4b44      	ldr	r3, [pc, #272]	; (800d30c <KyushinJudge+0x4c4>)
 800d1fc:	781a      	ldrb	r2, [r3, #0]
 800d1fe:	4b43      	ldr	r3, [pc, #268]	; (800d30c <KyushinJudge+0x4c4>)
 800d200:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y - 1;
 800d202:	4b42      	ldr	r3, [pc, #264]	; (800d30c <KyushinJudge+0x4c4>)
 800d204:	785b      	ldrb	r3, [r3, #1]
 800d206:	3b01      	subs	r3, #1
 800d208:	b2da      	uxtb	r2, r3
 800d20a:	4b40      	ldr	r3, [pc, #256]	; (800d30c <KyushinJudge+0x4c4>)
 800d20c:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = south;
 800d20e:	4b3f      	ldr	r3, [pc, #252]	; (800d30c <KyushinJudge+0x4c4>)
 800d210:	2202      	movs	r2, #2
 800d212:	72da      	strb	r2, [r3, #11]
 800d214:	e091      	b.n	800d33a <KyushinJudge+0x4f2>
			  }
			  else if(Wall[Pos.X][Pos.Y].east == NOWALL &&walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X < NUMBER_OF_SQUARES-1){
 800d216:	4b3d      	ldr	r3, [pc, #244]	; (800d30c <KyushinJudge+0x4c4>)
 800d218:	781b      	ldrb	r3, [r3, #0]
 800d21a:	4618      	mov	r0, r3
 800d21c:	4b3b      	ldr	r3, [pc, #236]	; (800d30c <KyushinJudge+0x4c4>)
 800d21e:	785b      	ldrb	r3, [r3, #1]
 800d220:	4619      	mov	r1, r3
 800d222:	4a3b      	ldr	r2, [pc, #236]	; (800d310 <KyushinJudge+0x4c8>)
 800d224:	0103      	lsls	r3, r0, #4
 800d226:	440b      	add	r3, r1
 800d228:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d22c:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800d230:	b2db      	uxtb	r3, r3
 800d232:	2b00      	cmp	r3, #0
 800d234:	d12c      	bne.n	800d290 <KyushinJudge+0x448>
 800d236:	4b35      	ldr	r3, [pc, #212]	; (800d30c <KyushinJudge+0x4c4>)
 800d238:	781b      	ldrb	r3, [r3, #0]
 800d23a:	3301      	adds	r3, #1
 800d23c:	4a33      	ldr	r2, [pc, #204]	; (800d30c <KyushinJudge+0x4c4>)
 800d23e:	7852      	ldrb	r2, [r2, #1]
 800d240:	4611      	mov	r1, r2
 800d242:	4a34      	ldr	r2, [pc, #208]	; (800d314 <KyushinJudge+0x4cc>)
 800d244:	011b      	lsls	r3, r3, #4
 800d246:	440b      	add	r3, r1
 800d248:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800d24c:	4b2f      	ldr	r3, [pc, #188]	; (800d30c <KyushinJudge+0x4c4>)
 800d24e:	781b      	ldrb	r3, [r3, #0]
 800d250:	461c      	mov	r4, r3
 800d252:	4b2e      	ldr	r3, [pc, #184]	; (800d30c <KyushinJudge+0x4c4>)
 800d254:	785b      	ldrb	r3, [r3, #1]
 800d256:	4618      	mov	r0, r3
 800d258:	492e      	ldr	r1, [pc, #184]	; (800d314 <KyushinJudge+0x4cc>)
 800d25a:	0123      	lsls	r3, r4, #4
 800d25c:	4403      	add	r3, r0
 800d25e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d262:	429a      	cmp	r2, r3
 800d264:	d214      	bcs.n	800d290 <KyushinJudge+0x448>
 800d266:	4b29      	ldr	r3, [pc, #164]	; (800d30c <KyushinJudge+0x4c4>)
 800d268:	781b      	ldrb	r3, [r3, #0]
 800d26a:	2b0e      	cmp	r3, #14
 800d26c:	d810      	bhi.n	800d290 <KyushinJudge+0x448>
				  //
    			  Pos.Dir = left;
 800d26e:	4b27      	ldr	r3, [pc, #156]	; (800d30c <KyushinJudge+0x4c4>)
 800d270:	2203      	movs	r2, #3
 800d272:	711a      	strb	r2, [r3, #4]
    			  Pos.NextX = Pos.X + 1;
 800d274:	4b25      	ldr	r3, [pc, #148]	; (800d30c <KyushinJudge+0x4c4>)
 800d276:	781b      	ldrb	r3, [r3, #0]
 800d278:	3301      	adds	r3, #1
 800d27a:	b2da      	uxtb	r2, r3
 800d27c:	4b23      	ldr	r3, [pc, #140]	; (800d30c <KyushinJudge+0x4c4>)
 800d27e:	721a      	strb	r2, [r3, #8]
    			  Pos.NextY = Pos.Y;
 800d280:	4b22      	ldr	r3, [pc, #136]	; (800d30c <KyushinJudge+0x4c4>)
 800d282:	785a      	ldrb	r2, [r3, #1]
 800d284:	4b21      	ldr	r3, [pc, #132]	; (800d30c <KyushinJudge+0x4c4>)
 800d286:	725a      	strb	r2, [r3, #9]
    			  Pos.NextCar = east;
 800d288:	4b20      	ldr	r3, [pc, #128]	; (800d30c <KyushinJudge+0x4c4>)
 800d28a:	2201      	movs	r2, #1
 800d28c:	72da      	strb	r2, [r3, #11]
 800d28e:	e054      	b.n	800d33a <KyushinJudge+0x4f2>
			  }
			  else if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800d290:	4b1e      	ldr	r3, [pc, #120]	; (800d30c <KyushinJudge+0x4c4>)
 800d292:	781b      	ldrb	r3, [r3, #0]
 800d294:	4618      	mov	r0, r3
 800d296:	4b1d      	ldr	r3, [pc, #116]	; (800d30c <KyushinJudge+0x4c4>)
 800d298:	785b      	ldrb	r3, [r3, #1]
 800d29a:	4619      	mov	r1, r3
 800d29c:	4a1c      	ldr	r2, [pc, #112]	; (800d310 <KyushinJudge+0x4c8>)
 800d29e:	0103      	lsls	r3, r0, #4
 800d2a0:	440b      	add	r3, r1
 800d2a2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d2a6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d2aa:	b2db      	uxtb	r3, r3
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d133      	bne.n	800d318 <KyushinJudge+0x4d0>
 800d2b0:	4b16      	ldr	r3, [pc, #88]	; (800d30c <KyushinJudge+0x4c4>)
 800d2b2:	781b      	ldrb	r3, [r3, #0]
 800d2b4:	3b01      	subs	r3, #1
 800d2b6:	4a15      	ldr	r2, [pc, #84]	; (800d30c <KyushinJudge+0x4c4>)
 800d2b8:	7852      	ldrb	r2, [r2, #1]
 800d2ba:	4611      	mov	r1, r2
 800d2bc:	4a15      	ldr	r2, [pc, #84]	; (800d314 <KyushinJudge+0x4cc>)
 800d2be:	011b      	lsls	r3, r3, #4
 800d2c0:	440b      	add	r3, r1
 800d2c2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800d2c6:	4b11      	ldr	r3, [pc, #68]	; (800d30c <KyushinJudge+0x4c4>)
 800d2c8:	781b      	ldrb	r3, [r3, #0]
 800d2ca:	461c      	mov	r4, r3
 800d2cc:	4b0f      	ldr	r3, [pc, #60]	; (800d30c <KyushinJudge+0x4c4>)
 800d2ce:	785b      	ldrb	r3, [r3, #1]
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	4910      	ldr	r1, [pc, #64]	; (800d314 <KyushinJudge+0x4cc>)
 800d2d4:	0123      	lsls	r3, r4, #4
 800d2d6:	4403      	add	r3, r0
 800d2d8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d2dc:	429a      	cmp	r2, r3
 800d2de:	d21b      	bcs.n	800d318 <KyushinJudge+0x4d0>
 800d2e0:	4b0a      	ldr	r3, [pc, #40]	; (800d30c <KyushinJudge+0x4c4>)
 800d2e2:	781b      	ldrb	r3, [r3, #0]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d017      	beq.n	800d318 <KyushinJudge+0x4d0>
				  //
				  Pos.Dir = right;
 800d2e8:	4b08      	ldr	r3, [pc, #32]	; (800d30c <KyushinJudge+0x4c4>)
 800d2ea:	2201      	movs	r2, #1
 800d2ec:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X - 1;
 800d2ee:	4b07      	ldr	r3, [pc, #28]	; (800d30c <KyushinJudge+0x4c4>)
 800d2f0:	781b      	ldrb	r3, [r3, #0]
 800d2f2:	3b01      	subs	r3, #1
 800d2f4:	b2da      	uxtb	r2, r3
 800d2f6:	4b05      	ldr	r3, [pc, #20]	; (800d30c <KyushinJudge+0x4c4>)
 800d2f8:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y;
 800d2fa:	4b04      	ldr	r3, [pc, #16]	; (800d30c <KyushinJudge+0x4c4>)
 800d2fc:	785a      	ldrb	r2, [r3, #1]
 800d2fe:	4b03      	ldr	r3, [pc, #12]	; (800d30c <KyushinJudge+0x4c4>)
 800d300:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = west;
 800d302:	4b02      	ldr	r3, [pc, #8]	; (800d30c <KyushinJudge+0x4c4>)
 800d304:	2203      	movs	r2, #3
 800d306:	72da      	strb	r2, [r3, #11]
 800d308:	e017      	b.n	800d33a <KyushinJudge+0x4f2>
 800d30a:	bf00      	nop
 800d30c:	20000000 	.word	0x20000000
 800d310:	200009a0 	.word	0x200009a0
 800d314:	20000570 	.word	0x20000570
			  }
			  else {
				  //
				  Pos.Dir = back;
 800d318:	4b6f      	ldr	r3, [pc, #444]	; (800d4d8 <KyushinJudge+0x690>)
 800d31a:	2202      	movs	r2, #2
 800d31c:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X;
 800d31e:	4b6e      	ldr	r3, [pc, #440]	; (800d4d8 <KyushinJudge+0x690>)
 800d320:	781a      	ldrb	r2, [r3, #0]
 800d322:	4b6d      	ldr	r3, [pc, #436]	; (800d4d8 <KyushinJudge+0x690>)
 800d324:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y+1;
 800d326:	4b6c      	ldr	r3, [pc, #432]	; (800d4d8 <KyushinJudge+0x690>)
 800d328:	785b      	ldrb	r3, [r3, #1]
 800d32a:	3301      	adds	r3, #1
 800d32c:	b2da      	uxtb	r2, r3
 800d32e:	4b6a      	ldr	r3, [pc, #424]	; (800d4d8 <KyushinJudge+0x690>)
 800d330:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = north;
 800d332:	4b69      	ldr	r3, [pc, #420]	; (800d4d8 <KyushinJudge+0x690>)
 800d334:	2200      	movs	r2, #0
 800d336:	72da      	strb	r2, [r3, #11]
			  }
			  break;
 800d338:	e0ca      	b.n	800d4d0 <KyushinJudge+0x688>
 800d33a:	e0c9      	b.n	800d4d0 <KyushinJudge+0x688>

		  case west:

			  if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800d33c:	4b66      	ldr	r3, [pc, #408]	; (800d4d8 <KyushinJudge+0x690>)
 800d33e:	781b      	ldrb	r3, [r3, #0]
 800d340:	4618      	mov	r0, r3
 800d342:	4b65      	ldr	r3, [pc, #404]	; (800d4d8 <KyushinJudge+0x690>)
 800d344:	785b      	ldrb	r3, [r3, #1]
 800d346:	4619      	mov	r1, r3
 800d348:	4a64      	ldr	r2, [pc, #400]	; (800d4dc <KyushinJudge+0x694>)
 800d34a:	0103      	lsls	r3, r0, #4
 800d34c:	440b      	add	r3, r1
 800d34e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d352:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d356:	b2db      	uxtb	r3, r3
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d12c      	bne.n	800d3b6 <KyushinJudge+0x56e>
 800d35c:	4b5e      	ldr	r3, [pc, #376]	; (800d4d8 <KyushinJudge+0x690>)
 800d35e:	781b      	ldrb	r3, [r3, #0]
 800d360:	3b01      	subs	r3, #1
 800d362:	4a5d      	ldr	r2, [pc, #372]	; (800d4d8 <KyushinJudge+0x690>)
 800d364:	7852      	ldrb	r2, [r2, #1]
 800d366:	4611      	mov	r1, r2
 800d368:	4a5d      	ldr	r2, [pc, #372]	; (800d4e0 <KyushinJudge+0x698>)
 800d36a:	011b      	lsls	r3, r3, #4
 800d36c:	440b      	add	r3, r1
 800d36e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800d372:	4b59      	ldr	r3, [pc, #356]	; (800d4d8 <KyushinJudge+0x690>)
 800d374:	781b      	ldrb	r3, [r3, #0]
 800d376:	461c      	mov	r4, r3
 800d378:	4b57      	ldr	r3, [pc, #348]	; (800d4d8 <KyushinJudge+0x690>)
 800d37a:	785b      	ldrb	r3, [r3, #1]
 800d37c:	4618      	mov	r0, r3
 800d37e:	4958      	ldr	r1, [pc, #352]	; (800d4e0 <KyushinJudge+0x698>)
 800d380:	0123      	lsls	r3, r4, #4
 800d382:	4403      	add	r3, r0
 800d384:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d388:	429a      	cmp	r2, r3
 800d38a:	d214      	bcs.n	800d3b6 <KyushinJudge+0x56e>
 800d38c:	4b52      	ldr	r3, [pc, #328]	; (800d4d8 <KyushinJudge+0x690>)
 800d38e:	781b      	ldrb	r3, [r3, #0]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d010      	beq.n	800d3b6 <KyushinJudge+0x56e>
				  //
				  Pos.Dir = front;
 800d394:	4b50      	ldr	r3, [pc, #320]	; (800d4d8 <KyushinJudge+0x690>)
 800d396:	2200      	movs	r2, #0
 800d398:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X - 1;
 800d39a:	4b4f      	ldr	r3, [pc, #316]	; (800d4d8 <KyushinJudge+0x690>)
 800d39c:	781b      	ldrb	r3, [r3, #0]
 800d39e:	3b01      	subs	r3, #1
 800d3a0:	b2da      	uxtb	r2, r3
 800d3a2:	4b4d      	ldr	r3, [pc, #308]	; (800d4d8 <KyushinJudge+0x690>)
 800d3a4:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y;
 800d3a6:	4b4c      	ldr	r3, [pc, #304]	; (800d4d8 <KyushinJudge+0x690>)
 800d3a8:	785a      	ldrb	r2, [r3, #1]
 800d3aa:	4b4b      	ldr	r3, [pc, #300]	; (800d4d8 <KyushinJudge+0x690>)
 800d3ac:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = west;
 800d3ae:	4b4a      	ldr	r3, [pc, #296]	; (800d4d8 <KyushinJudge+0x690>)
 800d3b0:	2203      	movs	r2, #3
 800d3b2:	72da      	strb	r2, [r3, #11]
 800d3b4:	e08a      	b.n	800d4cc <KyushinJudge+0x684>
			  }
			  else if(Wall[Pos.X][Pos.Y].south == NOWALL &&walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800d3b6:	4b48      	ldr	r3, [pc, #288]	; (800d4d8 <KyushinJudge+0x690>)
 800d3b8:	781b      	ldrb	r3, [r3, #0]
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	4b46      	ldr	r3, [pc, #280]	; (800d4d8 <KyushinJudge+0x690>)
 800d3be:	785b      	ldrb	r3, [r3, #1]
 800d3c0:	4619      	mov	r1, r3
 800d3c2:	4a46      	ldr	r2, [pc, #280]	; (800d4dc <KyushinJudge+0x694>)
 800d3c4:	0103      	lsls	r3, r0, #4
 800d3c6:	440b      	add	r3, r1
 800d3c8:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d3cc:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d3d0:	b2db      	uxtb	r3, r3
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d12c      	bne.n	800d430 <KyushinJudge+0x5e8>
 800d3d6:	4b40      	ldr	r3, [pc, #256]	; (800d4d8 <KyushinJudge+0x690>)
 800d3d8:	781b      	ldrb	r3, [r3, #0]
 800d3da:	461a      	mov	r2, r3
 800d3dc:	4b3e      	ldr	r3, [pc, #248]	; (800d4d8 <KyushinJudge+0x690>)
 800d3de:	785b      	ldrb	r3, [r3, #1]
 800d3e0:	3b01      	subs	r3, #1
 800d3e2:	493f      	ldr	r1, [pc, #252]	; (800d4e0 <KyushinJudge+0x698>)
 800d3e4:	0112      	lsls	r2, r2, #4
 800d3e6:	4413      	add	r3, r2
 800d3e8:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800d3ec:	4b3a      	ldr	r3, [pc, #232]	; (800d4d8 <KyushinJudge+0x690>)
 800d3ee:	781b      	ldrb	r3, [r3, #0]
 800d3f0:	461c      	mov	r4, r3
 800d3f2:	4b39      	ldr	r3, [pc, #228]	; (800d4d8 <KyushinJudge+0x690>)
 800d3f4:	785b      	ldrb	r3, [r3, #1]
 800d3f6:	4618      	mov	r0, r3
 800d3f8:	4939      	ldr	r1, [pc, #228]	; (800d4e0 <KyushinJudge+0x698>)
 800d3fa:	0123      	lsls	r3, r4, #4
 800d3fc:	4403      	add	r3, r0
 800d3fe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d402:	429a      	cmp	r2, r3
 800d404:	d214      	bcs.n	800d430 <KyushinJudge+0x5e8>
 800d406:	4b34      	ldr	r3, [pc, #208]	; (800d4d8 <KyushinJudge+0x690>)
 800d408:	785b      	ldrb	r3, [r3, #1]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d010      	beq.n	800d430 <KyushinJudge+0x5e8>
				  //??
    			  Pos.Dir = left;
 800d40e:	4b32      	ldr	r3, [pc, #200]	; (800d4d8 <KyushinJudge+0x690>)
 800d410:	2203      	movs	r2, #3
 800d412:	711a      	strb	r2, [r3, #4]
    			  Pos.NextX = Pos.X;
 800d414:	4b30      	ldr	r3, [pc, #192]	; (800d4d8 <KyushinJudge+0x690>)
 800d416:	781a      	ldrb	r2, [r3, #0]
 800d418:	4b2f      	ldr	r3, [pc, #188]	; (800d4d8 <KyushinJudge+0x690>)
 800d41a:	721a      	strb	r2, [r3, #8]
    			  Pos.NextY = Pos.Y - 1;
 800d41c:	4b2e      	ldr	r3, [pc, #184]	; (800d4d8 <KyushinJudge+0x690>)
 800d41e:	785b      	ldrb	r3, [r3, #1]
 800d420:	3b01      	subs	r3, #1
 800d422:	b2da      	uxtb	r2, r3
 800d424:	4b2c      	ldr	r3, [pc, #176]	; (800d4d8 <KyushinJudge+0x690>)
 800d426:	725a      	strb	r2, [r3, #9]
    			  Pos.NextCar = south;
 800d428:	4b2b      	ldr	r3, [pc, #172]	; (800d4d8 <KyushinJudge+0x690>)
 800d42a:	2202      	movs	r2, #2
 800d42c:	72da      	strb	r2, [r3, #11]
 800d42e:	e04d      	b.n	800d4cc <KyushinJudge+0x684>
			  }
			  else if(Wall[Pos.X][Pos.Y].north == NOWALL &&walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800d430:	4b29      	ldr	r3, [pc, #164]	; (800d4d8 <KyushinJudge+0x690>)
 800d432:	781b      	ldrb	r3, [r3, #0]
 800d434:	4618      	mov	r0, r3
 800d436:	4b28      	ldr	r3, [pc, #160]	; (800d4d8 <KyushinJudge+0x690>)
 800d438:	785b      	ldrb	r3, [r3, #1]
 800d43a:	4619      	mov	r1, r3
 800d43c:	4a27      	ldr	r2, [pc, #156]	; (800d4dc <KyushinJudge+0x694>)
 800d43e:	0103      	lsls	r3, r0, #4
 800d440:	440b      	add	r3, r1
 800d442:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d446:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d44a:	b2db      	uxtb	r3, r3
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d12c      	bne.n	800d4aa <KyushinJudge+0x662>
 800d450:	4b21      	ldr	r3, [pc, #132]	; (800d4d8 <KyushinJudge+0x690>)
 800d452:	781b      	ldrb	r3, [r3, #0]
 800d454:	461a      	mov	r2, r3
 800d456:	4b20      	ldr	r3, [pc, #128]	; (800d4d8 <KyushinJudge+0x690>)
 800d458:	785b      	ldrb	r3, [r3, #1]
 800d45a:	3301      	adds	r3, #1
 800d45c:	4920      	ldr	r1, [pc, #128]	; (800d4e0 <KyushinJudge+0x698>)
 800d45e:	0112      	lsls	r2, r2, #4
 800d460:	4413      	add	r3, r2
 800d462:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800d466:	4b1c      	ldr	r3, [pc, #112]	; (800d4d8 <KyushinJudge+0x690>)
 800d468:	781b      	ldrb	r3, [r3, #0]
 800d46a:	461c      	mov	r4, r3
 800d46c:	4b1a      	ldr	r3, [pc, #104]	; (800d4d8 <KyushinJudge+0x690>)
 800d46e:	785b      	ldrb	r3, [r3, #1]
 800d470:	4618      	mov	r0, r3
 800d472:	491b      	ldr	r1, [pc, #108]	; (800d4e0 <KyushinJudge+0x698>)
 800d474:	0123      	lsls	r3, r4, #4
 800d476:	4403      	add	r3, r0
 800d478:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d47c:	429a      	cmp	r2, r3
 800d47e:	d214      	bcs.n	800d4aa <KyushinJudge+0x662>
 800d480:	4b15      	ldr	r3, [pc, #84]	; (800d4d8 <KyushinJudge+0x690>)
 800d482:	785b      	ldrb	r3, [r3, #1]
 800d484:	2b0e      	cmp	r3, #14
 800d486:	d810      	bhi.n	800d4aa <KyushinJudge+0x662>
				  //??
				  Pos.Dir = right;
 800d488:	4b13      	ldr	r3, [pc, #76]	; (800d4d8 <KyushinJudge+0x690>)
 800d48a:	2201      	movs	r2, #1
 800d48c:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X;
 800d48e:	4b12      	ldr	r3, [pc, #72]	; (800d4d8 <KyushinJudge+0x690>)
 800d490:	781a      	ldrb	r2, [r3, #0]
 800d492:	4b11      	ldr	r3, [pc, #68]	; (800d4d8 <KyushinJudge+0x690>)
 800d494:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y+1;
 800d496:	4b10      	ldr	r3, [pc, #64]	; (800d4d8 <KyushinJudge+0x690>)
 800d498:	785b      	ldrb	r3, [r3, #1]
 800d49a:	3301      	adds	r3, #1
 800d49c:	b2da      	uxtb	r2, r3
 800d49e:	4b0e      	ldr	r3, [pc, #56]	; (800d4d8 <KyushinJudge+0x690>)
 800d4a0:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = north;
 800d4a2:	4b0d      	ldr	r3, [pc, #52]	; (800d4d8 <KyushinJudge+0x690>)
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	72da      	strb	r2, [r3, #11]
 800d4a8:	e010      	b.n	800d4cc <KyushinJudge+0x684>
			  }
			  else {
				  //
				  Pos.Dir = back;
 800d4aa:	4b0b      	ldr	r3, [pc, #44]	; (800d4d8 <KyushinJudge+0x690>)
 800d4ac:	2202      	movs	r2, #2
 800d4ae:	711a      	strb	r2, [r3, #4]
				  Pos.NextX = Pos.X + 1;
 800d4b0:	4b09      	ldr	r3, [pc, #36]	; (800d4d8 <KyushinJudge+0x690>)
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	3301      	adds	r3, #1
 800d4b6:	b2da      	uxtb	r2, r3
 800d4b8:	4b07      	ldr	r3, [pc, #28]	; (800d4d8 <KyushinJudge+0x690>)
 800d4ba:	721a      	strb	r2, [r3, #8]
				  Pos.NextY = Pos.Y;
 800d4bc:	4b06      	ldr	r3, [pc, #24]	; (800d4d8 <KyushinJudge+0x690>)
 800d4be:	785a      	ldrb	r2, [r3, #1]
 800d4c0:	4b05      	ldr	r3, [pc, #20]	; (800d4d8 <KyushinJudge+0x690>)
 800d4c2:	725a      	strb	r2, [r3, #9]
				  Pos.NextCar = east;
 800d4c4:	4b04      	ldr	r3, [pc, #16]	; (800d4d8 <KyushinJudge+0x690>)
 800d4c6:	2201      	movs	r2, #1
 800d4c8:	72da      	strb	r2, [r3, #11]
			  }
			  break;
 800d4ca:	e001      	b.n	800d4d0 <KyushinJudge+0x688>
 800d4cc:	e000      	b.n	800d4d0 <KyushinJudge+0x688>

		  default:
			  break;
 800d4ce:	bf00      	nop
		  //swtich end
	}


}
 800d4d0:	bf00      	nop
 800d4d2:	46bd      	mov	sp, r7
 800d4d4:	bc90      	pop	{r4, r7}
 800d4d6:	4770      	bx	lr
 800d4d8:	20000000 	.word	0x20000000
 800d4dc:	200009a0 	.word	0x200009a0
 800d4e0:	20000570 	.word	0x20000570

0800d4e4 <is_unknown>:
    	  default:
    		  break;
    	  }//swtich end
}
_Bool is_unknown(int x, int y)	// :true:false
{
 800d4e4:	b480      	push	{r7}
 800d4e6:	b083      	sub	sp, #12
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
 800d4ec:	6039      	str	r1, [r7, #0]
	//x,y

	if((Wall[x][y].north == UNKNOWN) || (Wall[x][y].east == UNKNOWN) || (Wall[x][y].south == UNKNOWN) || (Wall[x][y].west == UNKNOWN))
 800d4ee:	491c      	ldr	r1, [pc, #112]	; (800d560 <is_unknown+0x7c>)
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	011a      	lsls	r2, r3, #4
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	4413      	add	r3, r2
 800d4f8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800d4fc:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d500:	b2db      	uxtb	r3, r3
 800d502:	2b02      	cmp	r3, #2
 800d504:	d023      	beq.n	800d54e <is_unknown+0x6a>
 800d506:	4916      	ldr	r1, [pc, #88]	; (800d560 <is_unknown+0x7c>)
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	011a      	lsls	r2, r3, #4
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	4413      	add	r3, r2
 800d510:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800d514:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800d518:	b2db      	uxtb	r3, r3
 800d51a:	2b02      	cmp	r3, #2
 800d51c:	d017      	beq.n	800d54e <is_unknown+0x6a>
 800d51e:	4910      	ldr	r1, [pc, #64]	; (800d560 <is_unknown+0x7c>)
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	011a      	lsls	r2, r3, #4
 800d524:	683b      	ldr	r3, [r7, #0]
 800d526:	4413      	add	r3, r2
 800d528:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800d52c:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d530:	b2db      	uxtb	r3, r3
 800d532:	2b02      	cmp	r3, #2
 800d534:	d00b      	beq.n	800d54e <is_unknown+0x6a>
 800d536:	490a      	ldr	r1, [pc, #40]	; (800d560 <is_unknown+0x7c>)
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	011a      	lsls	r2, r3, #4
 800d53c:	683b      	ldr	r3, [r7, #0]
 800d53e:	4413      	add	r3, r2
 800d540:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800d544:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d548:	b2db      	uxtb	r3, r3
 800d54a:	2b02      	cmp	r3, #2
 800d54c:	d101      	bne.n	800d552 <is_unknown+0x6e>
	{			//
		return true;	//
 800d54e:	2301      	movs	r3, #1
 800d550:	e000      	b.n	800d554 <is_unknown+0x70>
	}
	else
	{
		return false;	//
 800d552:	2300      	movs	r3, #0
	}
}
 800d554:	4618      	mov	r0, r3
 800d556:	370c      	adds	r7, #12
 800d558:	46bd      	mov	sp, r7
 800d55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d55e:	4770      	bx	lr
 800d560:	200009a0 	.word	0x200009a0

0800d564 <get_priority>:
int get_priority(int x, int y, cardinal car)	//
{
 800d564:	b580      	push	{r7, lr}
 800d566:	b086      	sub	sp, #24
 800d568:	af00      	add	r7, sp, #0
 800d56a:	60f8      	str	r0, [r7, #12]
 800d56c:	60b9      	str	r1, [r7, #8]
 800d56e:	4613      	mov	r3, r2
 800d570:	71fb      	strb	r3, [r7, #7]
	//
	//(2)(1)(0)

	int priority;	//

	priority = 0;
 800d572:	2300      	movs	r3, #0
 800d574:	617b      	str	r3, [r7, #20]

	if(Pos.Car == car)				//
 800d576:	4b15      	ldr	r3, [pc, #84]	; (800d5cc <get_priority+0x68>)
 800d578:	795b      	ldrb	r3, [r3, #5]
 800d57a:	79fa      	ldrb	r2, [r7, #7]
 800d57c:	429a      	cmp	r2, r3
 800d57e:	d102      	bne.n	800d586 <get_priority+0x22>
	{
		priority = 2;
 800d580:	2302      	movs	r3, #2
 800d582:	617b      	str	r3, [r7, #20]
 800d584:	e012      	b.n	800d5ac <get_priority+0x48>
	}
	else if( ((4+Pos.Car-car)%4) == 2)		//
 800d586:	4b11      	ldr	r3, [pc, #68]	; (800d5cc <get_priority+0x68>)
 800d588:	795b      	ldrb	r3, [r3, #5]
 800d58a:	1d1a      	adds	r2, r3, #4
 800d58c:	79fb      	ldrb	r3, [r7, #7]
 800d58e:	1ad3      	subs	r3, r2, r3
 800d590:	425a      	negs	r2, r3
 800d592:	f003 0303 	and.w	r3, r3, #3
 800d596:	f002 0203 	and.w	r2, r2, #3
 800d59a:	bf58      	it	pl
 800d59c:	4253      	negpl	r3, r2
 800d59e:	2b02      	cmp	r3, #2
 800d5a0:	d102      	bne.n	800d5a8 <get_priority+0x44>
	{
		priority = 0;
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	617b      	str	r3, [r7, #20]
 800d5a6:	e001      	b.n	800d5ac <get_priority+0x48>
	}
	else						//()
	{
		priority = 1;
 800d5a8:	2301      	movs	r3, #1
 800d5aa:	617b      	str	r3, [r7, #20]
	}


	if(is_unknown(x,y) == true)
 800d5ac:	68b9      	ldr	r1, [r7, #8]
 800d5ae:	68f8      	ldr	r0, [r7, #12]
 800d5b0:	f7ff ff98 	bl	800d4e4 <is_unknown>
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d002      	beq.n	800d5c0 <get_priority+0x5c>
	{
		priority += 4;				//
 800d5ba:	697b      	ldr	r3, [r7, #20]
 800d5bc:	3304      	adds	r3, #4
 800d5be:	617b      	str	r3, [r7, #20]
	}

	return priority;				//
 800d5c0:	697b      	ldr	r3, [r7, #20]

}
 800d5c2:	4618      	mov	r0, r3
 800d5c4:	3718      	adds	r7, #24
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	bd80      	pop	{r7, pc}
 800d5ca:	bf00      	nop
 800d5cc:	20000000 	.word	0x20000000

0800d5d0 <get_nextdir>:
int get_nextdir(int x, int y, int mask)
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b088      	sub	sp, #32
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	60f8      	str	r0, [r7, #12]
 800d5d8:	60b9      	str	r1, [r7, #8]
 800d5da:	607a      	str	r2, [r7, #4]
	//x,y
	//maskdir
	int little,priority,tmp_priority;		//


	make_map(x,y,mask);				//Map
 800d5dc:	687a      	ldr	r2, [r7, #4]
 800d5de:	68b9      	ldr	r1, [r7, #8]
 800d5e0:	68f8      	ldr	r0, [r7, #12]
 800d5e2:	f7fe fbd5 	bl	800bd90 <make_map>
	little = 255;					//255(mapunsigned char)
 800d5e6:	23ff      	movs	r3, #255	; 0xff
 800d5e8:	61fb      	str	r3, [r7, #28]

	priority = 0;					//0
 800d5ea:	2300      	movs	r3, #0
 800d5ec:	61bb      	str	r3, [r7, #24]

		//maskstatic_parameter.h
	if( (Wall[Pos.X][Pos.Y].north & mask) == NOWALL)			//
 800d5ee:	4ba1      	ldr	r3, [pc, #644]	; (800d874 <get_nextdir+0x2a4>)
 800d5f0:	781b      	ldrb	r3, [r3, #0]
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	4b9f      	ldr	r3, [pc, #636]	; (800d874 <get_nextdir+0x2a4>)
 800d5f6:	785b      	ldrb	r3, [r3, #1]
 800d5f8:	4619      	mov	r1, r3
 800d5fa:	4a9f      	ldr	r2, [pc, #636]	; (800d878 <get_nextdir+0x2a8>)
 800d5fc:	0103      	lsls	r3, r0, #4
 800d5fe:	440b      	add	r3, r1
 800d600:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d604:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d608:	b2db      	uxtb	r3, r3
 800d60a:	461a      	mov	r2, r3
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	4013      	ands	r3, r2
 800d610:	2b00      	cmp	r3, #0
 800d612:	d143      	bne.n	800d69c <get_nextdir+0xcc>
	{
		tmp_priority = get_priority(Pos.X, Pos.Y + 1, north);	//
 800d614:	4b97      	ldr	r3, [pc, #604]	; (800d874 <get_nextdir+0x2a4>)
 800d616:	781b      	ldrb	r3, [r3, #0]
 800d618:	4618      	mov	r0, r3
 800d61a:	4b96      	ldr	r3, [pc, #600]	; (800d874 <get_nextdir+0x2a4>)
 800d61c:	785b      	ldrb	r3, [r3, #1]
 800d61e:	3301      	adds	r3, #1
 800d620:	2200      	movs	r2, #0
 800d622:	4619      	mov	r1, r3
 800d624:	f7ff ff9e 	bl	800d564 <get_priority>
 800d628:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X][Pos.Y+1] < little)				//
 800d62a:	4b92      	ldr	r3, [pc, #584]	; (800d874 <get_nextdir+0x2a4>)
 800d62c:	781b      	ldrb	r3, [r3, #0]
 800d62e:	461a      	mov	r2, r3
 800d630:	4b90      	ldr	r3, [pc, #576]	; (800d874 <get_nextdir+0x2a4>)
 800d632:	785b      	ldrb	r3, [r3, #1]
 800d634:	3301      	adds	r3, #1
 800d636:	4991      	ldr	r1, [pc, #580]	; (800d87c <get_nextdir+0x2ac>)
 800d638:	0112      	lsls	r2, r2, #4
 800d63a:	4413      	add	r3, r2
 800d63c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d640:	461a      	mov	r2, r3
 800d642:	69fb      	ldr	r3, [r7, #28]
 800d644:	4293      	cmp	r3, r2
 800d646:	dd11      	ble.n	800d66c <get_nextdir+0x9c>
		{
			little = walk_map[Pos.X][Pos.Y+1];			//
 800d648:	4b8a      	ldr	r3, [pc, #552]	; (800d874 <get_nextdir+0x2a4>)
 800d64a:	781b      	ldrb	r3, [r3, #0]
 800d64c:	461a      	mov	r2, r3
 800d64e:	4b89      	ldr	r3, [pc, #548]	; (800d874 <get_nextdir+0x2a4>)
 800d650:	785b      	ldrb	r3, [r3, #1]
 800d652:	3301      	adds	r3, #1
 800d654:	4989      	ldr	r1, [pc, #548]	; (800d87c <get_nextdir+0x2ac>)
 800d656:	0112      	lsls	r2, r2, #4
 800d658:	4413      	add	r3, r2
 800d65a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d65e:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = north;						//
 800d660:	4b84      	ldr	r3, [pc, #528]	; (800d874 <get_nextdir+0x2a4>)
 800d662:	2200      	movs	r2, #0
 800d664:	72da      	strb	r2, [r3, #11]
			priority = tmp_priority;				//
 800d666:	697b      	ldr	r3, [r7, #20]
 800d668:	61bb      	str	r3, [r7, #24]
 800d66a:	e017      	b.n	800d69c <get_nextdir+0xcc>
		}
		else if(walk_map[Pos.X][Pos.Y+1] == little)			//
 800d66c:	4b81      	ldr	r3, [pc, #516]	; (800d874 <get_nextdir+0x2a4>)
 800d66e:	781b      	ldrb	r3, [r3, #0]
 800d670:	461a      	mov	r2, r3
 800d672:	4b80      	ldr	r3, [pc, #512]	; (800d874 <get_nextdir+0x2a4>)
 800d674:	785b      	ldrb	r3, [r3, #1]
 800d676:	3301      	adds	r3, #1
 800d678:	4980      	ldr	r1, [pc, #512]	; (800d87c <get_nextdir+0x2ac>)
 800d67a:	0112      	lsls	r2, r2, #4
 800d67c:	4413      	add	r3, r2
 800d67e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d682:	461a      	mov	r2, r3
 800d684:	69fb      	ldr	r3, [r7, #28]
 800d686:	4293      	cmp	r3, r2
 800d688:	d108      	bne.n	800d69c <get_nextdir+0xcc>
		{
			if(priority < tmp_priority )				//
 800d68a:	69ba      	ldr	r2, [r7, #24]
 800d68c:	697b      	ldr	r3, [r7, #20]
 800d68e:	429a      	cmp	r2, r3
 800d690:	da04      	bge.n	800d69c <get_nextdir+0xcc>
			{
				Pos.NextCar = north;					//
 800d692:	4b78      	ldr	r3, [pc, #480]	; (800d874 <get_nextdir+0x2a4>)
 800d694:	2200      	movs	r2, #0
 800d696:	72da      	strb	r2, [r3, #11]
				priority = tmp_priority;			//
 800d698:	697b      	ldr	r3, [r7, #20]
 800d69a:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].east & mask) == NOWALL)			//
 800d69c:	4b75      	ldr	r3, [pc, #468]	; (800d874 <get_nextdir+0x2a4>)
 800d69e:	781b      	ldrb	r3, [r3, #0]
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	4b74      	ldr	r3, [pc, #464]	; (800d874 <get_nextdir+0x2a4>)
 800d6a4:	785b      	ldrb	r3, [r3, #1]
 800d6a6:	4619      	mov	r1, r3
 800d6a8:	4a73      	ldr	r2, [pc, #460]	; (800d878 <get_nextdir+0x2a8>)
 800d6aa:	0103      	lsls	r3, r0, #4
 800d6ac:	440b      	add	r3, r1
 800d6ae:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d6b2:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800d6b6:	b2db      	uxtb	r3, r3
 800d6b8:	461a      	mov	r2, r3
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	4013      	ands	r3, r2
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d142      	bne.n	800d748 <get_nextdir+0x178>
	{
		tmp_priority = get_priority(Pos.X + 1, Pos.Y, east);	//
 800d6c2:	4b6c      	ldr	r3, [pc, #432]	; (800d874 <get_nextdir+0x2a4>)
 800d6c4:	781b      	ldrb	r3, [r3, #0]
 800d6c6:	1c58      	adds	r0, r3, #1
 800d6c8:	4b6a      	ldr	r3, [pc, #424]	; (800d874 <get_nextdir+0x2a4>)
 800d6ca:	785b      	ldrb	r3, [r3, #1]
 800d6cc:	2201      	movs	r2, #1
 800d6ce:	4619      	mov	r1, r3
 800d6d0:	f7ff ff48 	bl	800d564 <get_priority>
 800d6d4:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X + 1][Pos.Y] < little)				//
 800d6d6:	4b67      	ldr	r3, [pc, #412]	; (800d874 <get_nextdir+0x2a4>)
 800d6d8:	781b      	ldrb	r3, [r3, #0]
 800d6da:	3301      	adds	r3, #1
 800d6dc:	4a65      	ldr	r2, [pc, #404]	; (800d874 <get_nextdir+0x2a4>)
 800d6de:	7852      	ldrb	r2, [r2, #1]
 800d6e0:	4611      	mov	r1, r2
 800d6e2:	4a66      	ldr	r2, [pc, #408]	; (800d87c <get_nextdir+0x2ac>)
 800d6e4:	011b      	lsls	r3, r3, #4
 800d6e6:	440b      	add	r3, r1
 800d6e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d6ec:	461a      	mov	r2, r3
 800d6ee:	69fb      	ldr	r3, [r7, #28]
 800d6f0:	4293      	cmp	r3, r2
 800d6f2:	dd11      	ble.n	800d718 <get_nextdir+0x148>
		{
			little = walk_map[Pos.X+1][Pos.Y];			//
 800d6f4:	4b5f      	ldr	r3, [pc, #380]	; (800d874 <get_nextdir+0x2a4>)
 800d6f6:	781b      	ldrb	r3, [r3, #0]
 800d6f8:	3301      	adds	r3, #1
 800d6fa:	4a5e      	ldr	r2, [pc, #376]	; (800d874 <get_nextdir+0x2a4>)
 800d6fc:	7852      	ldrb	r2, [r2, #1]
 800d6fe:	4611      	mov	r1, r2
 800d700:	4a5e      	ldr	r2, [pc, #376]	; (800d87c <get_nextdir+0x2ac>)
 800d702:	011b      	lsls	r3, r3, #4
 800d704:	440b      	add	r3, r1
 800d706:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d70a:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = east;						//
 800d70c:	4b59      	ldr	r3, [pc, #356]	; (800d874 <get_nextdir+0x2a4>)
 800d70e:	2201      	movs	r2, #1
 800d710:	72da      	strb	r2, [r3, #11]
			priority = tmp_priority;				//
 800d712:	697b      	ldr	r3, [r7, #20]
 800d714:	61bb      	str	r3, [r7, #24]
 800d716:	e017      	b.n	800d748 <get_nextdir+0x178>
		}
		else if(walk_map[Pos.X + 1][Pos.Y] == little)			//
 800d718:	4b56      	ldr	r3, [pc, #344]	; (800d874 <get_nextdir+0x2a4>)
 800d71a:	781b      	ldrb	r3, [r3, #0]
 800d71c:	3301      	adds	r3, #1
 800d71e:	4a55      	ldr	r2, [pc, #340]	; (800d874 <get_nextdir+0x2a4>)
 800d720:	7852      	ldrb	r2, [r2, #1]
 800d722:	4611      	mov	r1, r2
 800d724:	4a55      	ldr	r2, [pc, #340]	; (800d87c <get_nextdir+0x2ac>)
 800d726:	011b      	lsls	r3, r3, #4
 800d728:	440b      	add	r3, r1
 800d72a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d72e:	461a      	mov	r2, r3
 800d730:	69fb      	ldr	r3, [r7, #28]
 800d732:	4293      	cmp	r3, r2
 800d734:	d108      	bne.n	800d748 <get_nextdir+0x178>
		{
			if(priority < tmp_priority)				//
 800d736:	69ba      	ldr	r2, [r7, #24]
 800d738:	697b      	ldr	r3, [r7, #20]
 800d73a:	429a      	cmp	r2, r3
 800d73c:	da04      	bge.n	800d748 <get_nextdir+0x178>
			{
				Pos.NextCar = east;					//
 800d73e:	4b4d      	ldr	r3, [pc, #308]	; (800d874 <get_nextdir+0x2a4>)
 800d740:	2201      	movs	r2, #1
 800d742:	72da      	strb	r2, [r3, #11]
				priority = tmp_priority;			//
 800d744:	697b      	ldr	r3, [r7, #20]
 800d746:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].south & mask) == NOWALL)			//
 800d748:	4b4a      	ldr	r3, [pc, #296]	; (800d874 <get_nextdir+0x2a4>)
 800d74a:	781b      	ldrb	r3, [r3, #0]
 800d74c:	4618      	mov	r0, r3
 800d74e:	4b49      	ldr	r3, [pc, #292]	; (800d874 <get_nextdir+0x2a4>)
 800d750:	785b      	ldrb	r3, [r3, #1]
 800d752:	4619      	mov	r1, r3
 800d754:	4a48      	ldr	r2, [pc, #288]	; (800d878 <get_nextdir+0x2a8>)
 800d756:	0103      	lsls	r3, r0, #4
 800d758:	440b      	add	r3, r1
 800d75a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d75e:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d762:	b2db      	uxtb	r3, r3
 800d764:	461a      	mov	r2, r3
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	4013      	ands	r3, r2
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d143      	bne.n	800d7f6 <get_nextdir+0x226>
	{
		tmp_priority = get_priority(Pos.X, Pos.Y - 1, south);	//
 800d76e:	4b41      	ldr	r3, [pc, #260]	; (800d874 <get_nextdir+0x2a4>)
 800d770:	781b      	ldrb	r3, [r3, #0]
 800d772:	4618      	mov	r0, r3
 800d774:	4b3f      	ldr	r3, [pc, #252]	; (800d874 <get_nextdir+0x2a4>)
 800d776:	785b      	ldrb	r3, [r3, #1]
 800d778:	3b01      	subs	r3, #1
 800d77a:	2202      	movs	r2, #2
 800d77c:	4619      	mov	r1, r3
 800d77e:	f7ff fef1 	bl	800d564 <get_priority>
 800d782:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X][Pos.Y - 1] < little)				//
 800d784:	4b3b      	ldr	r3, [pc, #236]	; (800d874 <get_nextdir+0x2a4>)
 800d786:	781b      	ldrb	r3, [r3, #0]
 800d788:	461a      	mov	r2, r3
 800d78a:	4b3a      	ldr	r3, [pc, #232]	; (800d874 <get_nextdir+0x2a4>)
 800d78c:	785b      	ldrb	r3, [r3, #1]
 800d78e:	3b01      	subs	r3, #1
 800d790:	493a      	ldr	r1, [pc, #232]	; (800d87c <get_nextdir+0x2ac>)
 800d792:	0112      	lsls	r2, r2, #4
 800d794:	4413      	add	r3, r2
 800d796:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d79a:	461a      	mov	r2, r3
 800d79c:	69fb      	ldr	r3, [r7, #28]
 800d79e:	4293      	cmp	r3, r2
 800d7a0:	dd11      	ble.n	800d7c6 <get_nextdir+0x1f6>
		{
			little = walk_map[Pos.X][Pos.Y-1];			//
 800d7a2:	4b34      	ldr	r3, [pc, #208]	; (800d874 <get_nextdir+0x2a4>)
 800d7a4:	781b      	ldrb	r3, [r3, #0]
 800d7a6:	461a      	mov	r2, r3
 800d7a8:	4b32      	ldr	r3, [pc, #200]	; (800d874 <get_nextdir+0x2a4>)
 800d7aa:	785b      	ldrb	r3, [r3, #1]
 800d7ac:	3b01      	subs	r3, #1
 800d7ae:	4933      	ldr	r1, [pc, #204]	; (800d87c <get_nextdir+0x2ac>)
 800d7b0:	0112      	lsls	r2, r2, #4
 800d7b2:	4413      	add	r3, r2
 800d7b4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d7b8:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = south;						//
 800d7ba:	4b2e      	ldr	r3, [pc, #184]	; (800d874 <get_nextdir+0x2a4>)
 800d7bc:	2202      	movs	r2, #2
 800d7be:	72da      	strb	r2, [r3, #11]
			priority = tmp_priority;				//
 800d7c0:	697b      	ldr	r3, [r7, #20]
 800d7c2:	61bb      	str	r3, [r7, #24]
 800d7c4:	e017      	b.n	800d7f6 <get_nextdir+0x226>
		}
		else if(walk_map[Pos.X][Pos.Y - 1] == little)			//
 800d7c6:	4b2b      	ldr	r3, [pc, #172]	; (800d874 <get_nextdir+0x2a4>)
 800d7c8:	781b      	ldrb	r3, [r3, #0]
 800d7ca:	461a      	mov	r2, r3
 800d7cc:	4b29      	ldr	r3, [pc, #164]	; (800d874 <get_nextdir+0x2a4>)
 800d7ce:	785b      	ldrb	r3, [r3, #1]
 800d7d0:	3b01      	subs	r3, #1
 800d7d2:	492a      	ldr	r1, [pc, #168]	; (800d87c <get_nextdir+0x2ac>)
 800d7d4:	0112      	lsls	r2, r2, #4
 800d7d6:	4413      	add	r3, r2
 800d7d8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d7dc:	461a      	mov	r2, r3
 800d7de:	69fb      	ldr	r3, [r7, #28]
 800d7e0:	4293      	cmp	r3, r2
 800d7e2:	d108      	bne.n	800d7f6 <get_nextdir+0x226>
		{
			if(priority < tmp_priority)				//
 800d7e4:	69ba      	ldr	r2, [r7, #24]
 800d7e6:	697b      	ldr	r3, [r7, #20]
 800d7e8:	429a      	cmp	r2, r3
 800d7ea:	da04      	bge.n	800d7f6 <get_nextdir+0x226>
			{
				Pos.NextCar = south;					//
 800d7ec:	4b21      	ldr	r3, [pc, #132]	; (800d874 <get_nextdir+0x2a4>)
 800d7ee:	2202      	movs	r2, #2
 800d7f0:	72da      	strb	r2, [r3, #11]
				priority = tmp_priority;			//
 800d7f2:	697b      	ldr	r3, [r7, #20]
 800d7f4:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].west & mask) == NOWALL)			//
 800d7f6:	4b1f      	ldr	r3, [pc, #124]	; (800d874 <get_nextdir+0x2a4>)
 800d7f8:	781b      	ldrb	r3, [r3, #0]
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	4b1d      	ldr	r3, [pc, #116]	; (800d874 <get_nextdir+0x2a4>)
 800d7fe:	785b      	ldrb	r3, [r3, #1]
 800d800:	4619      	mov	r1, r3
 800d802:	4a1d      	ldr	r2, [pc, #116]	; (800d878 <get_nextdir+0x2a8>)
 800d804:	0103      	lsls	r3, r0, #4
 800d806:	440b      	add	r3, r1
 800d808:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d80c:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d810:	b2db      	uxtb	r3, r3
 800d812:	461a      	mov	r2, r3
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	4013      	ands	r3, r2
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d145      	bne.n	800d8a8 <get_nextdir+0x2d8>
	{
		tmp_priority = get_priority(Pos.X - 1, Pos.Y, west);	//
 800d81c:	4b15      	ldr	r3, [pc, #84]	; (800d874 <get_nextdir+0x2a4>)
 800d81e:	781b      	ldrb	r3, [r3, #0]
 800d820:	1e58      	subs	r0, r3, #1
 800d822:	4b14      	ldr	r3, [pc, #80]	; (800d874 <get_nextdir+0x2a4>)
 800d824:	785b      	ldrb	r3, [r3, #1]
 800d826:	2203      	movs	r2, #3
 800d828:	4619      	mov	r1, r3
 800d82a:	f7ff fe9b 	bl	800d564 <get_priority>
 800d82e:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X-1][Pos.Y] < little)				//
 800d830:	4b10      	ldr	r3, [pc, #64]	; (800d874 <get_nextdir+0x2a4>)
 800d832:	781b      	ldrb	r3, [r3, #0]
 800d834:	3b01      	subs	r3, #1
 800d836:	4a0f      	ldr	r2, [pc, #60]	; (800d874 <get_nextdir+0x2a4>)
 800d838:	7852      	ldrb	r2, [r2, #1]
 800d83a:	4611      	mov	r1, r2
 800d83c:	4a0f      	ldr	r2, [pc, #60]	; (800d87c <get_nextdir+0x2ac>)
 800d83e:	011b      	lsls	r3, r3, #4
 800d840:	440b      	add	r3, r1
 800d842:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d846:	461a      	mov	r2, r3
 800d848:	69fb      	ldr	r3, [r7, #28]
 800d84a:	4293      	cmp	r3, r2
 800d84c:	dd18      	ble.n	800d880 <get_nextdir+0x2b0>
		{
			little = walk_map[Pos.X-1][Pos.Y];			//
 800d84e:	4b09      	ldr	r3, [pc, #36]	; (800d874 <get_nextdir+0x2a4>)
 800d850:	781b      	ldrb	r3, [r3, #0]
 800d852:	3b01      	subs	r3, #1
 800d854:	4a07      	ldr	r2, [pc, #28]	; (800d874 <get_nextdir+0x2a4>)
 800d856:	7852      	ldrb	r2, [r2, #1]
 800d858:	4611      	mov	r1, r2
 800d85a:	4a08      	ldr	r2, [pc, #32]	; (800d87c <get_nextdir+0x2ac>)
 800d85c:	011b      	lsls	r3, r3, #4
 800d85e:	440b      	add	r3, r1
 800d860:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d864:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = west;						//
 800d866:	4b03      	ldr	r3, [pc, #12]	; (800d874 <get_nextdir+0x2a4>)
 800d868:	2203      	movs	r2, #3
 800d86a:	72da      	strb	r2, [r3, #11]
			priority = tmp_priority;				//
 800d86c:	697b      	ldr	r3, [r7, #20]
 800d86e:	61bb      	str	r3, [r7, #24]
 800d870:	e01a      	b.n	800d8a8 <get_nextdir+0x2d8>
 800d872:	bf00      	nop
 800d874:	20000000 	.word	0x20000000
 800d878:	200009a0 	.word	0x200009a0
 800d87c:	20000570 	.word	0x20000570
		}
		else if(walk_map[Pos.X - 1][Pos.Y] == little)			//
 800d880:	4b12      	ldr	r3, [pc, #72]	; (800d8cc <get_nextdir+0x2fc>)
 800d882:	781b      	ldrb	r3, [r3, #0]
 800d884:	3b01      	subs	r3, #1
 800d886:	4a11      	ldr	r2, [pc, #68]	; (800d8cc <get_nextdir+0x2fc>)
 800d888:	7852      	ldrb	r2, [r2, #1]
 800d88a:	4611      	mov	r1, r2
 800d88c:	4a10      	ldr	r2, [pc, #64]	; (800d8d0 <get_nextdir+0x300>)
 800d88e:	011b      	lsls	r3, r3, #4
 800d890:	440b      	add	r3, r1
 800d892:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d896:	461a      	mov	r2, r3
 800d898:	69fb      	ldr	r3, [r7, #28]
 800d89a:	4293      	cmp	r3, r2
 800d89c:	d104      	bne.n	800d8a8 <get_nextdir+0x2d8>
		{
			Pos.NextCar = west;						//
 800d89e:	4b0b      	ldr	r3, [pc, #44]	; (800d8cc <get_nextdir+0x2fc>)
 800d8a0:	2203      	movs	r2, #3
 800d8a2:	72da      	strb	r2, [r3, #11]
			priority = tmp_priority;				//
 800d8a4:	697b      	ldr	r3, [r7, #20]
 800d8a6:	61bb      	str	r3, [r7, #24]
		}
	}


	return ( (int)( ( 4 + Pos.NextCar - Pos.Car) % 4 ) );			//
 800d8a8:	4b08      	ldr	r3, [pc, #32]	; (800d8cc <get_nextdir+0x2fc>)
 800d8aa:	7adb      	ldrb	r3, [r3, #11]
 800d8ac:	3304      	adds	r3, #4
 800d8ae:	4a07      	ldr	r2, [pc, #28]	; (800d8cc <get_nextdir+0x2fc>)
 800d8b0:	7952      	ldrb	r2, [r2, #5]
 800d8b2:	1a9b      	subs	r3, r3, r2
 800d8b4:	425a      	negs	r2, r3
 800d8b6:	f003 0303 	and.w	r3, r3, #3
 800d8ba:	f002 0203 	and.w	r2, r2, #3
 800d8be:	bf58      	it	pl
 800d8c0:	4253      	negpl	r3, r2
										//mytyedef.henum

}
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	3720      	adds	r7, #32
 800d8c6:	46bd      	mov	sp, r7
 800d8c8:	bd80      	pop	{r7, pc}
 800d8ca:	bf00      	nop
 800d8cc:	20000000 	.word	0x20000000
 800d8d0:	20000570 	.word	0x20000570

0800d8d4 <fast_run>:
void fast_run(int x, int y,int x2, int y2, char turn_mode, int mask)
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b084      	sub	sp, #16
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	60f8      	str	r0, [r7, #12]
 800d8dc:	60b9      	str	r1, [r7, #8]
 800d8de:	607a      	str	r2, [r7, #4]
 800d8e0:	603b      	str	r3, [r7, #0]

	//t_direction glob_nextdir;
	//int straight_count=0;

	//
	Pos.Dir = get_nextdir(x,y,mask);
 800d8e2:	69fa      	ldr	r2, [r7, #28]
 800d8e4:	68b9      	ldr	r1, [r7, #8]
 800d8e6:	68f8      	ldr	r0, [r7, #12]
 800d8e8:	f7ff fe72 	bl	800d5d0 <get_nextdir>
 800d8ec:	4603      	mov	r3, r0
 800d8ee:	b2da      	uxtb	r2, r3
 800d8f0:	4b77      	ldr	r3, [pc, #476]	; (800dad0 <fast_run+0x1fc>)
 800d8f2:	711a      	strb	r2, [r3, #4]
	switch(Pos.Dir)	//
 800d8f4:	4b76      	ldr	r3, [pc, #472]	; (800dad0 <fast_run+0x1fc>)
 800d8f6:	791b      	ldrb	r3, [r3, #4]
 800d8f8:	2b03      	cmp	r3, #3
 800d8fa:	d820      	bhi.n	800d93e <fast_run+0x6a>
 800d8fc:	a201      	add	r2, pc, #4	; (adr r2, 800d904 <fast_run+0x30>)
 800d8fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d902:	bf00      	nop
 800d904:	0800d93f 	.word	0x0800d93f
 800d908:	0800d915 	.word	0x0800d915
 800d90c:	0800d931 	.word	0x0800d931
 800d910:	0800d923 	.word	0x0800d923
		case front:
				//
			break;

		case right:					//
			Rotate( 90 , 2*M_PI);
 800d914:	eddf 0a6f 	vldr	s1, [pc, #444]	; 800dad4 <fast_run+0x200>
 800d918:	ed9f 0a6f 	vldr	s0, [pc, #444]	; 800dad8 <fast_run+0x204>
 800d91c:	f7fb fdac 	bl	8009478 <Rotate>
			break;
 800d920:	e00d      	b.n	800d93e <fast_run+0x6a>

		case left:					//
			Rotate( 90 , -2*M_PI);			//
 800d922:	eddf 0a6e 	vldr	s1, [pc, #440]	; 800dadc <fast_run+0x208>
 800d926:	ed9f 0a6c 	vldr	s0, [pc, #432]	; 800dad8 <fast_run+0x204>
 800d92a:	f7fb fda5 	bl	8009478 <Rotate>
			break;
 800d92e:	e006      	b.n	800d93e <fast_run+0x6a>

		case back:					//
			Rotate( 180 , 2*M_PI);
 800d930:	eddf 0a68 	vldr	s1, [pc, #416]	; 800dad4 <fast_run+0x200>
 800d934:	ed9f 0a6a 	vldr	s0, [pc, #424]	; 800dae0 <fast_run+0x20c>
 800d938:	f7fb fd9e 	bl	8009478 <Rotate>
			break;
 800d93c:	bf00      	nop
	}
	//shiftPos();
	HAL_Delay(100);
 800d93e:	2064      	movs	r0, #100	; 0x64
 800d940:	f002 ff06 	bl	8010750 <HAL_Delay>
	//
	Pos.Dir = front;
 800d944:	4b62      	ldr	r3, [pc, #392]	; (800dad0 <fast_run+0x1fc>)
 800d946:	2200      	movs	r2, #0
 800d948:	711a      	strb	r2, [r3, #4]
	switch(Pos.Car)
 800d94a:	4b61      	ldr	r3, [pc, #388]	; (800dad0 <fast_run+0x1fc>)
 800d94c:	795b      	ldrb	r3, [r3, #5]
 800d94e:	2b03      	cmp	r3, #3
 800d950:	d842      	bhi.n	800d9d8 <fast_run+0x104>
 800d952:	a201      	add	r2, pc, #4	; (adr r2, 800d958 <fast_run+0x84>)
 800d954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d958:	0800d969 	.word	0x0800d969
 800d95c:	0800d985 	.word	0x0800d985
 800d960:	0800d9a1 	.word	0x0800d9a1
 800d964:	0800d9bd 	.word	0x0800d9bd
	{
	case north:
		Pos.NextX = Pos.X;
 800d968:	4b59      	ldr	r3, [pc, #356]	; (800dad0 <fast_run+0x1fc>)
 800d96a:	781a      	ldrb	r2, [r3, #0]
 800d96c:	4b58      	ldr	r3, [pc, #352]	; (800dad0 <fast_run+0x1fc>)
 800d96e:	721a      	strb	r2, [r3, #8]
		Pos.NextY = Pos.Y + 1;
 800d970:	4b57      	ldr	r3, [pc, #348]	; (800dad0 <fast_run+0x1fc>)
 800d972:	785b      	ldrb	r3, [r3, #1]
 800d974:	3301      	adds	r3, #1
 800d976:	b2da      	uxtb	r2, r3
 800d978:	4b55      	ldr	r3, [pc, #340]	; (800dad0 <fast_run+0x1fc>)
 800d97a:	725a      	strb	r2, [r3, #9]
		Pos.NextCar = north;
 800d97c:	4b54      	ldr	r3, [pc, #336]	; (800dad0 <fast_run+0x1fc>)
 800d97e:	2200      	movs	r2, #0
 800d980:	72da      	strb	r2, [r3, #11]
		break;
 800d982:	e029      	b.n	800d9d8 <fast_run+0x104>
	case east:
		Pos.NextX = Pos.X + 1;
 800d984:	4b52      	ldr	r3, [pc, #328]	; (800dad0 <fast_run+0x1fc>)
 800d986:	781b      	ldrb	r3, [r3, #0]
 800d988:	3301      	adds	r3, #1
 800d98a:	b2da      	uxtb	r2, r3
 800d98c:	4b50      	ldr	r3, [pc, #320]	; (800dad0 <fast_run+0x1fc>)
 800d98e:	721a      	strb	r2, [r3, #8]
		Pos.NextY = Pos.Y;
 800d990:	4b4f      	ldr	r3, [pc, #316]	; (800dad0 <fast_run+0x1fc>)
 800d992:	785a      	ldrb	r2, [r3, #1]
 800d994:	4b4e      	ldr	r3, [pc, #312]	; (800dad0 <fast_run+0x1fc>)
 800d996:	725a      	strb	r2, [r3, #9]
		Pos.NextCar = east;
 800d998:	4b4d      	ldr	r3, [pc, #308]	; (800dad0 <fast_run+0x1fc>)
 800d99a:	2201      	movs	r2, #1
 800d99c:	72da      	strb	r2, [r3, #11]
		break;
 800d99e:	e01b      	b.n	800d9d8 <fast_run+0x104>
	case south:
		Pos.NextX = Pos.X;
 800d9a0:	4b4b      	ldr	r3, [pc, #300]	; (800dad0 <fast_run+0x1fc>)
 800d9a2:	781a      	ldrb	r2, [r3, #0]
 800d9a4:	4b4a      	ldr	r3, [pc, #296]	; (800dad0 <fast_run+0x1fc>)
 800d9a6:	721a      	strb	r2, [r3, #8]
		Pos.NextY = Pos.Y - 1;
 800d9a8:	4b49      	ldr	r3, [pc, #292]	; (800dad0 <fast_run+0x1fc>)
 800d9aa:	785b      	ldrb	r3, [r3, #1]
 800d9ac:	3b01      	subs	r3, #1
 800d9ae:	b2da      	uxtb	r2, r3
 800d9b0:	4b47      	ldr	r3, [pc, #284]	; (800dad0 <fast_run+0x1fc>)
 800d9b2:	725a      	strb	r2, [r3, #9]
		Pos.NextCar = south;
 800d9b4:	4b46      	ldr	r3, [pc, #280]	; (800dad0 <fast_run+0x1fc>)
 800d9b6:	2202      	movs	r2, #2
 800d9b8:	72da      	strb	r2, [r3, #11]
		break;
 800d9ba:	e00d      	b.n	800d9d8 <fast_run+0x104>
	case west:
		Pos.NextX = Pos.X - 1;
 800d9bc:	4b44      	ldr	r3, [pc, #272]	; (800dad0 <fast_run+0x1fc>)
 800d9be:	781b      	ldrb	r3, [r3, #0]
 800d9c0:	3b01      	subs	r3, #1
 800d9c2:	b2da      	uxtb	r2, r3
 800d9c4:	4b42      	ldr	r3, [pc, #264]	; (800dad0 <fast_run+0x1fc>)
 800d9c6:	721a      	strb	r2, [r3, #8]
		Pos.NextY = Pos.Y;
 800d9c8:	4b41      	ldr	r3, [pc, #260]	; (800dad0 <fast_run+0x1fc>)
 800d9ca:	785a      	ldrb	r2, [r3, #1]
 800d9cc:	4b40      	ldr	r3, [pc, #256]	; (800dad0 <fast_run+0x1fc>)
 800d9ce:	725a      	strb	r2, [r3, #9]
		Pos.NextCar = west;
 800d9d0:	4b3f      	ldr	r3, [pc, #252]	; (800dad0 <fast_run+0x1fc>)
 800d9d2:	2203      	movs	r2, #3
 800d9d4:	72da      	strb	r2, [r3, #11]
		break;
 800d9d6:	bf00      	nop
	}
	Accel(45, ExploreVelocity);
 800d9d8:	4b42      	ldr	r3, [pc, #264]	; (800dae4 <fast_run+0x210>)
 800d9da:	edd3 7a00 	vldr	s15, [r3]
 800d9de:	eef0 0a67 	vmov.f32	s1, s15
 800d9e2:	ed9f 0a41 	vldr	s0, [pc, #260]	; 800dae8 <fast_run+0x214>
 800d9e6:	f7fc fb53 	bl	800a090 <Accel>
	shiftPos();
 800d9ea:	f7ff fa17 	bl	800ce1c <shiftPos>
//			Pos.X--;	//X
//			break;
//
//	}

	while( !((x <= Pos.X && Pos.X <= x2) && (y <= Pos.Y && Pos.Y <= y2)) ){			//
 800d9ee:	e053      	b.n	800da98 <fast_run+0x1c4>
		Pos.Dir = get_nextdir(x,y,mask);//
 800d9f0:	69fa      	ldr	r2, [r7, #28]
 800d9f2:	68b9      	ldr	r1, [r7, #8]
 800d9f4:	68f8      	ldr	r0, [r7, #12]
 800d9f6:	f7ff fdeb 	bl	800d5d0 <get_nextdir>
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	b2da      	uxtb	r2, r3
 800d9fe:	4b34      	ldr	r3, [pc, #208]	; (800dad0 <fast_run+0x1fc>)
 800da00:	711a      	strb	r2, [r3, #4]
		//
		//printf("%d,%d\r\n",Pos.X,Pos.Y);
		switch(Pos.NextCar)//
 800da02:	4b33      	ldr	r3, [pc, #204]	; (800dad0 <fast_run+0x1fc>)
 800da04:	7adb      	ldrb	r3, [r3, #11]
 800da06:	2b03      	cmp	r3, #3
 800da08:	d836      	bhi.n	800da78 <fast_run+0x1a4>
 800da0a:	a201      	add	r2, pc, #4	; (adr r2, 800da10 <fast_run+0x13c>)
 800da0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da10:	0800da21 	.word	0x0800da21
 800da14:	0800da37 	.word	0x0800da37
 800da18:	0800da4d 	.word	0x0800da4d
 800da1c:	0800da63 	.word	0x0800da63
		{
			case north:
				Pos.NextX = Pos.X;
 800da20:	4b2b      	ldr	r3, [pc, #172]	; (800dad0 <fast_run+0x1fc>)
 800da22:	781a      	ldrb	r2, [r3, #0]
 800da24:	4b2a      	ldr	r3, [pc, #168]	; (800dad0 <fast_run+0x1fc>)
 800da26:	721a      	strb	r2, [r3, #8]
				Pos.NextY = Pos.Y + 1;	//Y
 800da28:	4b29      	ldr	r3, [pc, #164]	; (800dad0 <fast_run+0x1fc>)
 800da2a:	785b      	ldrb	r3, [r3, #1]
 800da2c:	3301      	adds	r3, #1
 800da2e:	b2da      	uxtb	r2, r3
 800da30:	4b27      	ldr	r3, [pc, #156]	; (800dad0 <fast_run+0x1fc>)
 800da32:	725a      	strb	r2, [r3, #9]
				break;
 800da34:	e020      	b.n	800da78 <fast_run+0x1a4>

			case east:
				Pos.NextX = Pos.X + 1;	//X
 800da36:	4b26      	ldr	r3, [pc, #152]	; (800dad0 <fast_run+0x1fc>)
 800da38:	781b      	ldrb	r3, [r3, #0]
 800da3a:	3301      	adds	r3, #1
 800da3c:	b2da      	uxtb	r2, r3
 800da3e:	4b24      	ldr	r3, [pc, #144]	; (800dad0 <fast_run+0x1fc>)
 800da40:	721a      	strb	r2, [r3, #8]
				Pos.NextY = Pos.Y;
 800da42:	4b23      	ldr	r3, [pc, #140]	; (800dad0 <fast_run+0x1fc>)
 800da44:	785a      	ldrb	r2, [r3, #1]
 800da46:	4b22      	ldr	r3, [pc, #136]	; (800dad0 <fast_run+0x1fc>)
 800da48:	725a      	strb	r2, [r3, #9]
				break;
 800da4a:	e015      	b.n	800da78 <fast_run+0x1a4>

			case south:
				Pos.NextX = Pos.X;
 800da4c:	4b20      	ldr	r3, [pc, #128]	; (800dad0 <fast_run+0x1fc>)
 800da4e:	781a      	ldrb	r2, [r3, #0]
 800da50:	4b1f      	ldr	r3, [pc, #124]	; (800dad0 <fast_run+0x1fc>)
 800da52:	721a      	strb	r2, [r3, #8]
				Pos.NextY = Pos.Y - 1;	//Y
 800da54:	4b1e      	ldr	r3, [pc, #120]	; (800dad0 <fast_run+0x1fc>)
 800da56:	785b      	ldrb	r3, [r3, #1]
 800da58:	3b01      	subs	r3, #1
 800da5a:	b2da      	uxtb	r2, r3
 800da5c:	4b1c      	ldr	r3, [pc, #112]	; (800dad0 <fast_run+0x1fc>)
 800da5e:	725a      	strb	r2, [r3, #9]
				break;
 800da60:	e00a      	b.n	800da78 <fast_run+0x1a4>

			case west:
				Pos.NextX = Pos.X - 1;	//X
 800da62:	4b1b      	ldr	r3, [pc, #108]	; (800dad0 <fast_run+0x1fc>)
 800da64:	781b      	ldrb	r3, [r3, #0]
 800da66:	3b01      	subs	r3, #1
 800da68:	b2da      	uxtb	r2, r3
 800da6a:	4b19      	ldr	r3, [pc, #100]	; (800dad0 <fast_run+0x1fc>)
 800da6c:	721a      	strb	r2, [r3, #8]
				Pos.NextY = Pos.Y;
 800da6e:	4b18      	ldr	r3, [pc, #96]	; (800dad0 <fast_run+0x1fc>)
 800da70:	785a      	ldrb	r2, [r3, #1]
 800da72:	4b17      	ldr	r3, [pc, #92]	; (800dad0 <fast_run+0x1fc>)
 800da74:	725a      	strb	r2, [r3, #9]
				break;
 800da76:	bf00      	nop

		}
		SelectAction(turn_mode);
 800da78:	7e3b      	ldrb	r3, [r7, #24]
 800da7a:	4618      	mov	r0, r3
 800da7c:	f7fd fac8 	bl	800b010 <SelectAction>
	 	Pos.X = Pos.NextX;
 800da80:	4b13      	ldr	r3, [pc, #76]	; (800dad0 <fast_run+0x1fc>)
 800da82:	7a1a      	ldrb	r2, [r3, #8]
 800da84:	4b12      	ldr	r3, [pc, #72]	; (800dad0 <fast_run+0x1fc>)
 800da86:	701a      	strb	r2, [r3, #0]
	    Pos.Y = Pos.NextY;
 800da88:	4b11      	ldr	r3, [pc, #68]	; (800dad0 <fast_run+0x1fc>)
 800da8a:	7a5a      	ldrb	r2, [r3, #9]
 800da8c:	4b10      	ldr	r3, [pc, #64]	; (800dad0 <fast_run+0x1fc>)
 800da8e:	705a      	strb	r2, [r3, #1]
		Pos.Car = Pos.NextCar;	//
 800da90:	4b0f      	ldr	r3, [pc, #60]	; (800dad0 <fast_run+0x1fc>)
 800da92:	7ada      	ldrb	r2, [r3, #11]
 800da94:	4b0e      	ldr	r3, [pc, #56]	; (800dad0 <fast_run+0x1fc>)
 800da96:	715a      	strb	r2, [r3, #5]
	while( !((x <= Pos.X && Pos.X <= x2) && (y <= Pos.Y && Pos.Y <= y2)) ){			//
 800da98:	4b0d      	ldr	r3, [pc, #52]	; (800dad0 <fast_run+0x1fc>)
 800da9a:	781b      	ldrb	r3, [r3, #0]
 800da9c:	461a      	mov	r2, r3
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	4293      	cmp	r3, r2
 800daa2:	dca5      	bgt.n	800d9f0 <fast_run+0x11c>
 800daa4:	4b0a      	ldr	r3, [pc, #40]	; (800dad0 <fast_run+0x1fc>)
 800daa6:	781b      	ldrb	r3, [r3, #0]
 800daa8:	461a      	mov	r2, r3
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	4293      	cmp	r3, r2
 800daae:	db9f      	blt.n	800d9f0 <fast_run+0x11c>
 800dab0:	4b07      	ldr	r3, [pc, #28]	; (800dad0 <fast_run+0x1fc>)
 800dab2:	785b      	ldrb	r3, [r3, #1]
 800dab4:	461a      	mov	r2, r3
 800dab6:	68bb      	ldr	r3, [r7, #8]
 800dab8:	4293      	cmp	r3, r2
 800daba:	dc99      	bgt.n	800d9f0 <fast_run+0x11c>
 800dabc:	4b04      	ldr	r3, [pc, #16]	; (800dad0 <fast_run+0x1fc>)
 800dabe:	785b      	ldrb	r3, [r3, #1]
 800dac0:	461a      	mov	r2, r3
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	4293      	cmp	r3, r2
 800dac6:	db93      	blt.n	800d9f0 <fast_run+0x11c>
//		Pos.Car = Pos.NextCar;	//
//
//
	}
//	straight(SECTION*straight_count,FAST_ACCEL,FAST_SPEED,0.0);
}
 800dac8:	bf00      	nop
 800daca:	3710      	adds	r7, #16
 800dacc:	46bd      	mov	sp, r7
 800dace:	bd80      	pop	{r7, pc}
 800dad0:	20000000 	.word	0x20000000
 800dad4:	40c90fdb 	.word	0x40c90fdb
 800dad8:	42b40000 	.word	0x42b40000
 800dadc:	c0c90fdb 	.word	0xc0c90fdb
 800dae0:	43340000 	.word	0x43340000
 800dae4:	20000770 	.word	0x20000770
 800dae8:	42340000 	.word	0x42340000

0800daec <__io_putchar>:
	#define GETCHAR_PROTOTYPE int __io_getchar(void)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
	#define GETCHAR_PROTOTYPE int f getc(FILE* f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 800daec:	b580      	push	{r7, lr}
 800daee:	b082      	sub	sp, #8
 800daf0:	af00      	add	r7, sp, #0
 800daf2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800daf4:	1d39      	adds	r1, r7, #4
 800daf6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dafa:	2201      	movs	r2, #1
 800dafc:	4803      	ldr	r0, [pc, #12]	; (800db0c <__io_putchar+0x20>)
 800dafe:	f007 f8c9 	bl	8014c94 <HAL_UART_Transmit>
	return ch;
 800db02:	687b      	ldr	r3, [r7, #4]
}
 800db04:	4618      	mov	r0, r3
 800db06:	3708      	adds	r7, #8
 800db08:	46bd      	mov	sp, r7
 800db0a:	bd80      	pop	{r7, pc}
 800db0c:	20000d50 	.word	0x20000d50

0800db10 <__io_getchar>:
int __io_getchar(void) {
 800db10:	b580      	push	{r7, lr}
 800db12:	b082      	sub	sp, #8
 800db14:	af00      	add	r7, sp, #0
HAL_StatusTypeDef Status = HAL_BUSY;
 800db16:	2302      	movs	r3, #2
 800db18:	71fb      	strb	r3, [r7, #7]
uint8_t Data;

while(Status != HAL_OK)
 800db1a:	e007      	b.n	800db2c <__io_getchar+0x1c>
{
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800db1c:	1db9      	adds	r1, r7, #6
 800db1e:	230a      	movs	r3, #10
 800db20:	2201      	movs	r2, #1
 800db22:	4806      	ldr	r0, [pc, #24]	; (800db3c <__io_getchar+0x2c>)
 800db24:	f007 f94f 	bl	8014dc6 <HAL_UART_Receive>
 800db28:	4603      	mov	r3, r0
 800db2a:	71fb      	strb	r3, [r7, #7]
while(Status != HAL_OK)
 800db2c:	79fb      	ldrb	r3, [r7, #7]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d1f4      	bne.n	800db1c <__io_getchar+0xc>
//{
//	return 0;
//	break;
//}
}
return(Data);
 800db32:	79bb      	ldrb	r3, [r7, #6]
}
 800db34:	4618      	mov	r0, r3
 800db36:	3708      	adds	r7, #8
 800db38:	46bd      	mov	sp, r7
 800db3a:	bd80      	pop	{r7, pc}
 800db3c:	20000d50 	.word	0x20000d50

0800db40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800db40:	b580      	push	{r7, lr}
 800db42:	b082      	sub	sp, #8
 800db44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800db46:	f002 fd91 	bl	801066c <HAL_Init>

  /* USER CODE BEGIN Init */

  //??
  MX_GPIO_Init();
 800db4a:	f000 fcfd 	bl	800e548 <MX_GPIO_Init>
  MX_DMA_Init();
 800db4e:	f000 fcd3 	bl	800e4f8 <MX_DMA_Init>
  MX_ADC1_Init();
 800db52:	f000 f917 	bl	800dd84 <MX_ADC1_Init>
  MX_ADC2_Init();
 800db56:	f000 f983 	bl	800de60 <MX_ADC2_Init>

  ADCStart();
 800db5a:	f001 fa15 	bl	800ef88 <ADCStart>
  BatteryCheck( (int)adc1[2] );
 800db5e:	4b4f      	ldr	r3, [pc, #316]	; (800dc9c <main+0x15c>)
 800db60:	689b      	ldr	r3, [r3, #8]
 800db62:	4618      	mov	r0, r3
 800db64:	f002 fc72 	bl	801044c <BatteryCheck>
  ADCStop();
 800db68:	f001 fa2e 	bl	800efc8 <ADCStop>

  //? //????
  MX_TIM3_Init();
 800db6c:	f000 fad4 	bl	800e118 <MX_TIM3_Init>

  int8_t startup_mode;
  ModeSelect(0, 7, &startup_mode);
 800db70:	1dfb      	adds	r3, r7, #7
 800db72:	461a      	mov	r2, r3
 800db74:	2107      	movs	r1, #7
 800db76:	2000      	movs	r0, #0
 800db78:	f002 fcc0 	bl	80104fc <ModeSelect>
  Signal( startup_mode );
 800db7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800db80:	4618      	mov	r0, r3
 800db82:	f002 fc43 	bl	801040c <Signal>
  //MAX45mA

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800db86:	f000 f893 	bl	800dcb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800db8a:	f000 fcdd 	bl	800e548 <MX_GPIO_Init>
  MX_DMA_Init();
 800db8e:	f000 fcb3 	bl	800e4f8 <MX_DMA_Init>
  MX_ADC1_Init();
 800db92:	f000 f8f7 	bl	800dd84 <MX_ADC1_Init>
  MX_ADC2_Init();
 800db96:	f000 f963 	bl	800de60 <MX_ADC2_Init>
  MX_TIM3_Init();
 800db9a:	f000 fabd 	bl	800e118 <MX_TIM3_Init>
  MX_TIM2_Init();
 800db9e:	f000 fa45 	bl	800e02c <MX_TIM2_Init>
  MX_SPI3_Init();
 800dba2:	f000 f9bd 	bl	800df20 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800dba6:	f000 fc7d 	bl	800e4a4 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 800dbaa:	f000 fb5d 	bl	800e268 <MX_TIM5_Init>
  MX_TIM4_Init();
 800dbae:	f000 fb07 	bl	800e1c0 <MX_TIM4_Init>
  MX_TIM8_Init();
 800dbb2:	f000 fbcf 	bl	800e354 <MX_TIM8_Init>
  MX_TIM1_Init();
 800dbb6:	f000 f9e9 	bl	800df8c <MX_TIM1_Init>

  }

#endif

  PIDSetGain(L_VELO_PID, 14.6, 2800,0.001);//1200,0);//2430,0);//7.3,1215,0);//40kHz//14.6, 2430,0);//(20khz????);//1200,0.0);//2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);////D0.0036 //I2430 36.6*0.6=18+3.96
 800dbba:	ed9f 1a39 	vldr	s2, [pc, #228]	; 800dca0 <main+0x160>
 800dbbe:	eddf 0a39 	vldr	s1, [pc, #228]	; 800dca4 <main+0x164>
 800dbc2:	ed9f 0a39 	vldr	s0, [pc, #228]	; 800dca8 <main+0x168>
 800dbc6:	2004      	movs	r0, #4
 800dbc8:	f002 fa52 	bl	8010070 <PIDSetGain>
  PIDSetGain(R_VELO_PID, 14.6, 2800,0.001);// 1200,0);//2430,0);//7.3,1215,0);//14.6, 2430,0);//1200,0.0);//, 2430,0);//17.5//2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);//I150,
 800dbcc:	ed9f 1a34 	vldr	s2, [pc, #208]	; 800dca0 <main+0x160>
 800dbd0:	eddf 0a34 	vldr	s1, [pc, #208]	; 800dca4 <main+0x164>
 800dbd4:	ed9f 0a34 	vldr	s0, [pc, #208]	; 800dca8 <main+0x168>
 800dbd8:	2005      	movs	r0, #5
 800dbda:	f002 fa49 	bl	8010070 <PIDSetGain>
  //PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
  PIDSetGain(A_VELO_PID, 12,0,0);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800dbde:	ed9f 1a33 	vldr	s2, [pc, #204]	; 800dcac <main+0x16c>
 800dbe2:	eddf 0a32 	vldr	s1, [pc, #200]	; 800dcac <main+0x16c>
 800dbe6:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800dbea:	2000      	movs	r0, #0
 800dbec:	f002 fa40 	bl	8010070 <PIDSetGain>
  PIDSetGain(F_WALL_PID, 14.6,0,0);
 800dbf0:	ed9f 1a2e 	vldr	s2, [pc, #184]	; 800dcac <main+0x16c>
 800dbf4:	eddf 0a2d 	vldr	s1, [pc, #180]	; 800dcac <main+0x16c>
 800dbf8:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 800dca8 <main+0x168>
 800dbfc:	2008      	movs	r0, #8
 800dbfe:	f002 fa37 	bl	8010070 <PIDSetGain>
  PIDSetGain(D_WALL_PID, 6, 0, 0	);//3.2,0,0);/4.5,1.5,0.003);//3.6, 20, 0);//5.2//
 800dc02:	ed9f 1a2a 	vldr	s2, [pc, #168]	; 800dcac <main+0x16c>
 800dc06:	eddf 0a29 	vldr	s1, [pc, #164]	; 800dcac <main+0x16c>
 800dc0a:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 800dc0e:	2001      	movs	r0, #1
 800dc10:	f002 fa2e 	bl	8010070 <PIDSetGain>
  PIDSetGain(L_WALL_PID, 12,0,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800dc14:	ed9f 1a25 	vldr	s2, [pc, #148]	; 800dcac <main+0x16c>
 800dc18:	eddf 0a24 	vldr	s1, [pc, #144]	; 800dcac <main+0x16c>
 800dc1c:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800dc20:	2002      	movs	r0, #2
 800dc22:	f002 fa25 	bl	8010070 <PIDSetGain>
  PIDSetGain(R_WALL_PID, 12,0,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800dc26:	ed9f 1a21 	vldr	s2, [pc, #132]	; 800dcac <main+0x16c>
 800dc2a:	eddf 0a20 	vldr	s1, [pc, #128]	; 800dcac <main+0x16c>
 800dc2e:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800dc32:	2003      	movs	r0, #3
 800dc34:	f002 fa1c 	bl	8010070 <PIDSetGain>

  while (1)
  {
	  switch( startup_mode )
 800dc38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc3c:	2b07      	cmp	r3, #7
 800dc3e:	d82b      	bhi.n	800dc98 <main+0x158>
 800dc40:	a201      	add	r2, pc, #4	; (adr r2, 800dc48 <main+0x108>)
 800dc42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc46:	bf00      	nop
 800dc48:	0800dc69 	.word	0x0800dc69
 800dc4c:	0800dc6f 	.word	0x0800dc6f
 800dc50:	0800dc75 	.word	0x0800dc75
 800dc54:	0800dc7b 	.word	0x0800dc7b
 800dc58:	0800dc81 	.word	0x0800dc81
 800dc5c:	0800dc87 	.word	0x0800dc87
 800dc60:	0800dc8d 	.word	0x0800dc8d
 800dc64:	0800dc93 	.word	0x0800dc93
	  {
	  case PARAMETERSETTING:

		  ParameterSetting();
 800dc68:	f7fe fc80 	bl	800c56c <ParameterSetting>
		//wall_flash_print();
		  break;
 800dc6c:	e015      	b.n	800dc9a <main+0x15a>
	  case 1:
		  GainTestRWall();
 800dc6e:	f7fe fc85 	bl	800c57c <GainTestRWall>
		  break;
 800dc72:	e012      	b.n	800dc9a <main+0x15a>
	  case GAINTEST:
		  GainTestDWall();
 800dc74:	f7fe fcbe 	bl	800c5f4 <GainTestDWall>
		  break;
 800dc78:	e00f      	b.n	800dc9a <main+0x15a>
	  case DEBUGGER:
		  Debug();
 800dc7a:	f7fe fbeb 	bl	800c454 <Debug>
		  break;
 800dc7e:	e00c      	b.n	800dc9a <main+0x15a>
	  case FASTEST_RUN:
		  //GainTestLWall();
		  FastestRun();
 800dc80:	f7fe fdf4 	bl	800c86c <FastestRun>
		  break;
 800dc84:	e009      	b.n	800dc9a <main+0x15a>
	  case 5:
		  GainTestAVelo();
 800dc86:	f7fe fd1f 	bl	800c6c8 <GainTestAVelo>
		  break;
 800dc8a:	e006      	b.n	800dc9a <main+0x15a>
	  case EXPLORE:
		  Explore();
 800dc8c:	f7fe ff42 	bl	800cb14 <Explore>
		  break;
 800dc90:	e003      	b.n	800dc9a <main+0x15a>
	  case WRITINGFREE:
		  WritingFree();
 800dc92:	f7fe fd59 	bl	800c748 <WritingFree>
		  break;
 800dc96:	e000      	b.n	800dc9a <main+0x15a>
	  default :
		  break;
 800dc98:	bf00      	nop
	  switch( startup_mode )
 800dc9a:	e7cd      	b.n	800dc38 <main+0xf8>
 800dc9c:	200002bc 	.word	0x200002bc
 800dca0:	3a83126f 	.word	0x3a83126f
 800dca4:	452f0000 	.word	0x452f0000
 800dca8:	4169999a 	.word	0x4169999a
 800dcac:	00000000 	.word	0x00000000

0800dcb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b094      	sub	sp, #80	; 0x50
 800dcb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800dcb6:	f107 0320 	add.w	r3, r7, #32
 800dcba:	2230      	movs	r2, #48	; 0x30
 800dcbc:	2100      	movs	r1, #0
 800dcbe:	4618      	mov	r0, r3
 800dcc0:	f007 fd6d 	bl	801579e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800dcc4:	f107 030c 	add.w	r3, r7, #12
 800dcc8:	2200      	movs	r2, #0
 800dcca:	601a      	str	r2, [r3, #0]
 800dccc:	605a      	str	r2, [r3, #4]
 800dcce:	609a      	str	r2, [r3, #8]
 800dcd0:	60da      	str	r2, [r3, #12]
 800dcd2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	60bb      	str	r3, [r7, #8]
 800dcd8:	4b28      	ldr	r3, [pc, #160]	; (800dd7c <SystemClock_Config+0xcc>)
 800dcda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dcdc:	4a27      	ldr	r2, [pc, #156]	; (800dd7c <SystemClock_Config+0xcc>)
 800dcde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dce2:	6413      	str	r3, [r2, #64]	; 0x40
 800dce4:	4b25      	ldr	r3, [pc, #148]	; (800dd7c <SystemClock_Config+0xcc>)
 800dce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dce8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dcec:	60bb      	str	r3, [r7, #8]
 800dcee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	607b      	str	r3, [r7, #4]
 800dcf4:	4b22      	ldr	r3, [pc, #136]	; (800dd80 <SystemClock_Config+0xd0>)
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	4a21      	ldr	r2, [pc, #132]	; (800dd80 <SystemClock_Config+0xd0>)
 800dcfa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800dcfe:	6013      	str	r3, [r2, #0]
 800dd00:	4b1f      	ldr	r3, [pc, #124]	; (800dd80 <SystemClock_Config+0xd0>)
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dd08:	607b      	str	r3, [r7, #4]
 800dd0a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800dd0c:	2301      	movs	r3, #1
 800dd0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800dd10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800dd14:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800dd16:	2302      	movs	r3, #2
 800dd18:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800dd1a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800dd1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800dd20:	2304      	movs	r3, #4
 800dd22:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800dd24:	23a8      	movs	r3, #168	; 0xa8
 800dd26:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800dd28:	2302      	movs	r3, #2
 800dd2a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800dd2c:	2304      	movs	r3, #4
 800dd2e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800dd30:	f107 0320 	add.w	r3, r7, #32
 800dd34:	4618      	mov	r0, r3
 800dd36:	f004 fa11 	bl	801215c <HAL_RCC_OscConfig>
 800dd3a:	4603      	mov	r3, r0
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d001      	beq.n	800dd44 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800dd40:	f000 fcc8 	bl	800e6d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800dd44:	230f      	movs	r3, #15
 800dd46:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800dd48:	2302      	movs	r3, #2
 800dd4a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800dd50:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800dd54:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800dd56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dd5a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800dd5c:	f107 030c 	add.w	r3, r7, #12
 800dd60:	2105      	movs	r1, #5
 800dd62:	4618      	mov	r0, r3
 800dd64:	f004 fc6a 	bl	801263c <HAL_RCC_ClockConfig>
 800dd68:	4603      	mov	r3, r0
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d001      	beq.n	800dd72 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800dd6e:	f000 fcb1 	bl	800e6d4 <Error_Handler>
  }
}
 800dd72:	bf00      	nop
 800dd74:	3750      	adds	r7, #80	; 0x50
 800dd76:	46bd      	mov	sp, r7
 800dd78:	bd80      	pop	{r7, pc}
 800dd7a:	bf00      	nop
 800dd7c:	40023800 	.word	0x40023800
 800dd80:	40007000 	.word	0x40007000

0800dd84 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b084      	sub	sp, #16
 800dd88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800dd8a:	463b      	mov	r3, r7
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	601a      	str	r2, [r3, #0]
 800dd90:	605a      	str	r2, [r3, #4]
 800dd92:	609a      	str	r2, [r3, #8]
 800dd94:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800dd96:	4b2f      	ldr	r3, [pc, #188]	; (800de54 <MX_ADC1_Init+0xd0>)
 800dd98:	4a2f      	ldr	r2, [pc, #188]	; (800de58 <MX_ADC1_Init+0xd4>)
 800dd9a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800dd9c:	4b2d      	ldr	r3, [pc, #180]	; (800de54 <MX_ADC1_Init+0xd0>)
 800dd9e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800dda2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800dda4:	4b2b      	ldr	r3, [pc, #172]	; (800de54 <MX_ADC1_Init+0xd0>)
 800dda6:	2200      	movs	r2, #0
 800dda8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800ddaa:	4b2a      	ldr	r3, [pc, #168]	; (800de54 <MX_ADC1_Init+0xd0>)
 800ddac:	2201      	movs	r2, #1
 800ddae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800ddb0:	4b28      	ldr	r3, [pc, #160]	; (800de54 <MX_ADC1_Init+0xd0>)
 800ddb2:	2201      	movs	r2, #1
 800ddb4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800ddb6:	4b27      	ldr	r3, [pc, #156]	; (800de54 <MX_ADC1_Init+0xd0>)
 800ddb8:	2200      	movs	r2, #0
 800ddba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800ddbe:	4b25      	ldr	r3, [pc, #148]	; (800de54 <MX_ADC1_Init+0xd0>)
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800ddc4:	4b23      	ldr	r3, [pc, #140]	; (800de54 <MX_ADC1_Init+0xd0>)
 800ddc6:	4a25      	ldr	r2, [pc, #148]	; (800de5c <MX_ADC1_Init+0xd8>)
 800ddc8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800ddca:	4b22      	ldr	r3, [pc, #136]	; (800de54 <MX_ADC1_Init+0xd0>)
 800ddcc:	2200      	movs	r2, #0
 800ddce:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800ddd0:	4b20      	ldr	r3, [pc, #128]	; (800de54 <MX_ADC1_Init+0xd0>)
 800ddd2:	2203      	movs	r2, #3
 800ddd4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800ddd6:	4b1f      	ldr	r3, [pc, #124]	; (800de54 <MX_ADC1_Init+0xd0>)
 800ddd8:	2201      	movs	r2, #1
 800ddda:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800ddde:	4b1d      	ldr	r3, [pc, #116]	; (800de54 <MX_ADC1_Init+0xd0>)
 800dde0:	2201      	movs	r2, #1
 800dde2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800dde4:	481b      	ldr	r0, [pc, #108]	; (800de54 <MX_ADC1_Init+0xd0>)
 800dde6:	f002 fcd5 	bl	8010794 <HAL_ADC_Init>
 800ddea:	4603      	mov	r3, r0
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d001      	beq.n	800ddf4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800ddf0:	f000 fc70 	bl	800e6d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800ddf4:	230a      	movs	r3, #10
 800ddf6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800ddf8:	2301      	movs	r3, #1
 800ddfa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800ddfc:	2303      	movs	r3, #3
 800ddfe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800de00:	463b      	mov	r3, r7
 800de02:	4619      	mov	r1, r3
 800de04:	4813      	ldr	r0, [pc, #76]	; (800de54 <MX_ADC1_Init+0xd0>)
 800de06:	f002 fe63 	bl	8010ad0 <HAL_ADC_ConfigChannel>
 800de0a:	4603      	mov	r3, r0
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d001      	beq.n	800de14 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800de10:	f000 fc60 	bl	800e6d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800de14:	230e      	movs	r3, #14
 800de16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800de18:	2302      	movs	r3, #2
 800de1a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800de1c:	463b      	mov	r3, r7
 800de1e:	4619      	mov	r1, r3
 800de20:	480c      	ldr	r0, [pc, #48]	; (800de54 <MX_ADC1_Init+0xd0>)
 800de22:	f002 fe55 	bl	8010ad0 <HAL_ADC_ConfigChannel>
 800de26:	4603      	mov	r3, r0
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d001      	beq.n	800de30 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800de2c:	f000 fc52 	bl	800e6d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800de30:	2309      	movs	r3, #9
 800de32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800de34:	2303      	movs	r3, #3
 800de36:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800de38:	463b      	mov	r3, r7
 800de3a:	4619      	mov	r1, r3
 800de3c:	4805      	ldr	r0, [pc, #20]	; (800de54 <MX_ADC1_Init+0xd0>)
 800de3e:	f002 fe47 	bl	8010ad0 <HAL_ADC_ConfigChannel>
 800de42:	4603      	mov	r3, r0
 800de44:	2b00      	cmp	r3, #0
 800de46:	d001      	beq.n	800de4c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800de48:	f000 fc44 	bl	800e6d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800de4c:	bf00      	nop
 800de4e:	3710      	adds	r7, #16
 800de50:	46bd      	mov	sp, r7
 800de52:	bd80      	pop	{r7, pc}
 800de54:	20000d08 	.word	0x20000d08
 800de58:	40012000 	.word	0x40012000
 800de5c:	0f000001 	.word	0x0f000001

0800de60 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800de60:	b580      	push	{r7, lr}
 800de62:	b084      	sub	sp, #16
 800de64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800de66:	463b      	mov	r3, r7
 800de68:	2200      	movs	r2, #0
 800de6a:	601a      	str	r2, [r3, #0]
 800de6c:	605a      	str	r2, [r3, #4]
 800de6e:	609a      	str	r2, [r3, #8]
 800de70:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800de72:	4b28      	ldr	r3, [pc, #160]	; (800df14 <MX_ADC2_Init+0xb4>)
 800de74:	4a28      	ldr	r2, [pc, #160]	; (800df18 <MX_ADC2_Init+0xb8>)
 800de76:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800de78:	4b26      	ldr	r3, [pc, #152]	; (800df14 <MX_ADC2_Init+0xb4>)
 800de7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800de7e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800de80:	4b24      	ldr	r3, [pc, #144]	; (800df14 <MX_ADC2_Init+0xb4>)
 800de82:	2200      	movs	r2, #0
 800de84:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800de86:	4b23      	ldr	r3, [pc, #140]	; (800df14 <MX_ADC2_Init+0xb4>)
 800de88:	2201      	movs	r2, #1
 800de8a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800de8c:	4b21      	ldr	r3, [pc, #132]	; (800df14 <MX_ADC2_Init+0xb4>)
 800de8e:	2201      	movs	r2, #1
 800de90:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800de92:	4b20      	ldr	r3, [pc, #128]	; (800df14 <MX_ADC2_Init+0xb4>)
 800de94:	2200      	movs	r2, #0
 800de96:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800de9a:	4b1e      	ldr	r3, [pc, #120]	; (800df14 <MX_ADC2_Init+0xb4>)
 800de9c:	2200      	movs	r2, #0
 800de9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800dea0:	4b1c      	ldr	r3, [pc, #112]	; (800df14 <MX_ADC2_Init+0xb4>)
 800dea2:	4a1e      	ldr	r2, [pc, #120]	; (800df1c <MX_ADC2_Init+0xbc>)
 800dea4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800dea6:	4b1b      	ldr	r3, [pc, #108]	; (800df14 <MX_ADC2_Init+0xb4>)
 800dea8:	2200      	movs	r2, #0
 800deaa:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 800deac:	4b19      	ldr	r3, [pc, #100]	; (800df14 <MX_ADC2_Init+0xb4>)
 800deae:	2202      	movs	r2, #2
 800deb0:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800deb2:	4b18      	ldr	r3, [pc, #96]	; (800df14 <MX_ADC2_Init+0xb4>)
 800deb4:	2201      	movs	r2, #1
 800deb6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800deba:	4b16      	ldr	r3, [pc, #88]	; (800df14 <MX_ADC2_Init+0xb4>)
 800debc:	2201      	movs	r2, #1
 800debe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800dec0:	4814      	ldr	r0, [pc, #80]	; (800df14 <MX_ADC2_Init+0xb4>)
 800dec2:	f002 fc67 	bl	8010794 <HAL_ADC_Init>
 800dec6:	4603      	mov	r3, r0
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d001      	beq.n	800ded0 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800decc:	f000 fc02 	bl	800e6d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800ded0:	230b      	movs	r3, #11
 800ded2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800ded4:	2301      	movs	r3, #1
 800ded6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800ded8:	2303      	movs	r3, #3
 800deda:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800dedc:	463b      	mov	r3, r7
 800dede:	4619      	mov	r1, r3
 800dee0:	480c      	ldr	r0, [pc, #48]	; (800df14 <MX_ADC2_Init+0xb4>)
 800dee2:	f002 fdf5 	bl	8010ad0 <HAL_ADC_ConfigChannel>
 800dee6:	4603      	mov	r3, r0
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d001      	beq.n	800def0 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800deec:	f000 fbf2 	bl	800e6d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800def0:	230f      	movs	r3, #15
 800def2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800def4:	2302      	movs	r3, #2
 800def6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800def8:	463b      	mov	r3, r7
 800defa:	4619      	mov	r1, r3
 800defc:	4805      	ldr	r0, [pc, #20]	; (800df14 <MX_ADC2_Init+0xb4>)
 800defe:	f002 fde7 	bl	8010ad0 <HAL_ADC_ConfigChannel>
 800df02:	4603      	mov	r3, r0
 800df04:	2b00      	cmp	r3, #0
 800df06:	d001      	beq.n	800df0c <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800df08:	f000 fbe4 	bl	800e6d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800df0c:	bf00      	nop
 800df0e:	3710      	adds	r7, #16
 800df10:	46bd      	mov	sp, r7
 800df12:	bd80      	pop	{r7, pc}
 800df14:	20000c28 	.word	0x20000c28
 800df18:	40012100 	.word	0x40012100
 800df1c:	0f000001 	.word	0x0f000001

0800df20 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800df20:	b580      	push	{r7, lr}
 800df22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800df24:	4b17      	ldr	r3, [pc, #92]	; (800df84 <MX_SPI3_Init+0x64>)
 800df26:	4a18      	ldr	r2, [pc, #96]	; (800df88 <MX_SPI3_Init+0x68>)
 800df28:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800df2a:	4b16      	ldr	r3, [pc, #88]	; (800df84 <MX_SPI3_Init+0x64>)
 800df2c:	f44f 7282 	mov.w	r2, #260	; 0x104
 800df30:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800df32:	4b14      	ldr	r3, [pc, #80]	; (800df84 <MX_SPI3_Init+0x64>)
 800df34:	2200      	movs	r2, #0
 800df36:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800df38:	4b12      	ldr	r3, [pc, #72]	; (800df84 <MX_SPI3_Init+0x64>)
 800df3a:	2200      	movs	r2, #0
 800df3c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800df3e:	4b11      	ldr	r3, [pc, #68]	; (800df84 <MX_SPI3_Init+0x64>)
 800df40:	2202      	movs	r2, #2
 800df42:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800df44:	4b0f      	ldr	r3, [pc, #60]	; (800df84 <MX_SPI3_Init+0x64>)
 800df46:	2201      	movs	r2, #1
 800df48:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800df4a:	4b0e      	ldr	r3, [pc, #56]	; (800df84 <MX_SPI3_Init+0x64>)
 800df4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800df50:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800df52:	4b0c      	ldr	r3, [pc, #48]	; (800df84 <MX_SPI3_Init+0x64>)
 800df54:	2228      	movs	r2, #40	; 0x28
 800df56:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800df58:	4b0a      	ldr	r3, [pc, #40]	; (800df84 <MX_SPI3_Init+0x64>)
 800df5a:	2200      	movs	r2, #0
 800df5c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800df5e:	4b09      	ldr	r3, [pc, #36]	; (800df84 <MX_SPI3_Init+0x64>)
 800df60:	2200      	movs	r2, #0
 800df62:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800df64:	4b07      	ldr	r3, [pc, #28]	; (800df84 <MX_SPI3_Init+0x64>)
 800df66:	2200      	movs	r2, #0
 800df68:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800df6a:	4b06      	ldr	r3, [pc, #24]	; (800df84 <MX_SPI3_Init+0x64>)
 800df6c:	220a      	movs	r2, #10
 800df6e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800df70:	4804      	ldr	r0, [pc, #16]	; (800df84 <MX_SPI3_Init+0x64>)
 800df72:	f004 fd55 	bl	8012a20 <HAL_SPI_Init>
 800df76:	4603      	mov	r3, r0
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d001      	beq.n	800df80 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800df7c:	f000 fbaa 	bl	800e6d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800df80:	bf00      	nop
 800df82:	bd80      	pop	{r7, pc}
 800df84:	20000cb0 	.word	0x20000cb0
 800df88:	40003c00 	.word	0x40003c00

0800df8c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b086      	sub	sp, #24
 800df90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800df92:	f107 0308 	add.w	r3, r7, #8
 800df96:	2200      	movs	r2, #0
 800df98:	601a      	str	r2, [r3, #0]
 800df9a:	605a      	str	r2, [r3, #4]
 800df9c:	609a      	str	r2, [r3, #8]
 800df9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dfa0:	463b      	mov	r3, r7
 800dfa2:	2200      	movs	r2, #0
 800dfa4:	601a      	str	r2, [r3, #0]
 800dfa6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800dfa8:	4b1e      	ldr	r3, [pc, #120]	; (800e024 <MX_TIM1_Init+0x98>)
 800dfaa:	4a1f      	ldr	r2, [pc, #124]	; (800e028 <MX_TIM1_Init+0x9c>)
 800dfac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800dfae:	4b1d      	ldr	r3, [pc, #116]	; (800e024 <MX_TIM1_Init+0x98>)
 800dfb0:	22a7      	movs	r2, #167	; 0xa7
 800dfb2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dfb4:	4b1b      	ldr	r3, [pc, #108]	; (800e024 <MX_TIM1_Init+0x98>)
 800dfb6:	2200      	movs	r2, #0
 800dfb8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800dfba:	4b1a      	ldr	r3, [pc, #104]	; (800e024 <MX_TIM1_Init+0x98>)
 800dfbc:	f240 32e7 	movw	r2, #999	; 0x3e7
 800dfc0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dfc2:	4b18      	ldr	r3, [pc, #96]	; (800e024 <MX_TIM1_Init+0x98>)
 800dfc4:	2200      	movs	r2, #0
 800dfc6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800dfc8:	4b16      	ldr	r3, [pc, #88]	; (800e024 <MX_TIM1_Init+0x98>)
 800dfca:	2200      	movs	r2, #0
 800dfcc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800dfce:	4b15      	ldr	r3, [pc, #84]	; (800e024 <MX_TIM1_Init+0x98>)
 800dfd0:	2200      	movs	r2, #0
 800dfd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800dfd4:	4813      	ldr	r0, [pc, #76]	; (800e024 <MX_TIM1_Init+0x98>)
 800dfd6:	f005 fa77 	bl	80134c8 <HAL_TIM_Base_Init>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d001      	beq.n	800dfe4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800dfe0:	f000 fb78 	bl	800e6d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dfe4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dfe8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800dfea:	f107 0308 	add.w	r3, r7, #8
 800dfee:	4619      	mov	r1, r3
 800dff0:	480c      	ldr	r0, [pc, #48]	; (800e024 <MX_TIM1_Init+0x98>)
 800dff2:	f006 f841 	bl	8014078 <HAL_TIM_ConfigClockSource>
 800dff6:	4603      	mov	r3, r0
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d001      	beq.n	800e000 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800dffc:	f000 fb6a 	bl	800e6d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e000:	2300      	movs	r3, #0
 800e002:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e004:	2300      	movs	r3, #0
 800e006:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800e008:	463b      	mov	r3, r7
 800e00a:	4619      	mov	r1, r3
 800e00c:	4805      	ldr	r0, [pc, #20]	; (800e024 <MX_TIM1_Init+0x98>)
 800e00e:	f006 fced 	bl	80149ec <HAL_TIMEx_MasterConfigSynchronization>
 800e012:	4603      	mov	r3, r0
 800e014:	2b00      	cmp	r3, #0
 800e016:	d001      	beq.n	800e01c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800e018:	f000 fb5c 	bl	800e6d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800e01c:	bf00      	nop
 800e01e:	3718      	adds	r7, #24
 800e020:	46bd      	mov	sp, r7
 800e022:	bd80      	pop	{r7, pc}
 800e024:	20000df0 	.word	0x20000df0
 800e028:	40010000 	.word	0x40010000

0800e02c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800e02c:	b580      	push	{r7, lr}
 800e02e:	b08e      	sub	sp, #56	; 0x38
 800e030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800e032:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e036:	2200      	movs	r2, #0
 800e038:	601a      	str	r2, [r3, #0]
 800e03a:	605a      	str	r2, [r3, #4]
 800e03c:	609a      	str	r2, [r3, #8]
 800e03e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e040:	f107 0320 	add.w	r3, r7, #32
 800e044:	2200      	movs	r2, #0
 800e046:	601a      	str	r2, [r3, #0]
 800e048:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800e04a:	1d3b      	adds	r3, r7, #4
 800e04c:	2200      	movs	r2, #0
 800e04e:	601a      	str	r2, [r3, #0]
 800e050:	605a      	str	r2, [r3, #4]
 800e052:	609a      	str	r2, [r3, #8]
 800e054:	60da      	str	r2, [r3, #12]
 800e056:	611a      	str	r2, [r3, #16]
 800e058:	615a      	str	r2, [r3, #20]
 800e05a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800e05c:	4b2d      	ldr	r3, [pc, #180]	; (800e114 <MX_TIM2_Init+0xe8>)
 800e05e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e062:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800e064:	4b2b      	ldr	r3, [pc, #172]	; (800e114 <MX_TIM2_Init+0xe8>)
 800e066:	2200      	movs	r2, #0
 800e068:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e06a:	4b2a      	ldr	r3, [pc, #168]	; (800e114 <MX_TIM2_Init+0xe8>)
 800e06c:	2200      	movs	r2, #0
 800e06e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4200-1;
 800e070:	4b28      	ldr	r3, [pc, #160]	; (800e114 <MX_TIM2_Init+0xe8>)
 800e072:	f241 0267 	movw	r2, #4199	; 0x1067
 800e076:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e078:	4b26      	ldr	r3, [pc, #152]	; (800e114 <MX_TIM2_Init+0xe8>)
 800e07a:	2200      	movs	r2, #0
 800e07c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e07e:	4b25      	ldr	r3, [pc, #148]	; (800e114 <MX_TIM2_Init+0xe8>)
 800e080:	2200      	movs	r2, #0
 800e082:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800e084:	4823      	ldr	r0, [pc, #140]	; (800e114 <MX_TIM2_Init+0xe8>)
 800e086:	f005 fa1f 	bl	80134c8 <HAL_TIM_Base_Init>
 800e08a:	4603      	mov	r3, r0
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d001      	beq.n	800e094 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800e090:	f000 fb20 	bl	800e6d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e094:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e098:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800e09a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e09e:	4619      	mov	r1, r3
 800e0a0:	481c      	ldr	r0, [pc, #112]	; (800e114 <MX_TIM2_Init+0xe8>)
 800e0a2:	f005 ffe9 	bl	8014078 <HAL_TIM_ConfigClockSource>
 800e0a6:	4603      	mov	r3, r0
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d001      	beq.n	800e0b0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800e0ac:	f000 fb12 	bl	800e6d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800e0b0:	4818      	ldr	r0, [pc, #96]	; (800e114 <MX_TIM2_Init+0xe8>)
 800e0b2:	f005 fbd7 	bl	8013864 <HAL_TIM_PWM_Init>
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d001      	beq.n	800e0c0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800e0bc:	f000 fb0a 	bl	800e6d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800e0c8:	f107 0320 	add.w	r3, r7, #32
 800e0cc:	4619      	mov	r1, r3
 800e0ce:	4811      	ldr	r0, [pc, #68]	; (800e114 <MX_TIM2_Init+0xe8>)
 800e0d0:	f006 fc8c 	bl	80149ec <HAL_TIMEx_MasterConfigSynchronization>
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d001      	beq.n	800e0de <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800e0da:	f000 fafb 	bl	800e6d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e0de:	2360      	movs	r3, #96	; 0x60
 800e0e0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e0e6:	2300      	movs	r3, #0
 800e0e8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800e0ee:	1d3b      	adds	r3, r7, #4
 800e0f0:	220c      	movs	r2, #12
 800e0f2:	4619      	mov	r1, r3
 800e0f4:	4807      	ldr	r0, [pc, #28]	; (800e114 <MX_TIM2_Init+0xe8>)
 800e0f6:	f005 fef9 	bl	8013eec <HAL_TIM_PWM_ConfigChannel>
 800e0fa:	4603      	mov	r3, r0
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d001      	beq.n	800e104 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800e100:	f000 fae8 	bl	800e6d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800e104:	4803      	ldr	r0, [pc, #12]	; (800e114 <MX_TIM2_Init+0xe8>)
 800e106:	f000 fd3f 	bl	800eb88 <HAL_TIM_MspPostInit>

}
 800e10a:	bf00      	nop
 800e10c:	3738      	adds	r7, #56	; 0x38
 800e10e:	46bd      	mov	sp, r7
 800e110:	bd80      	pop	{r7, pc}
 800e112:	bf00      	nop
 800e114:	2000023c 	.word	0x2000023c

0800e118 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800e118:	b580      	push	{r7, lr}
 800e11a:	b08c      	sub	sp, #48	; 0x30
 800e11c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800e11e:	f107 030c 	add.w	r3, r7, #12
 800e122:	2224      	movs	r2, #36	; 0x24
 800e124:	2100      	movs	r1, #0
 800e126:	4618      	mov	r0, r3
 800e128:	f007 fb39 	bl	801579e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e12c:	1d3b      	adds	r3, r7, #4
 800e12e:	2200      	movs	r2, #0
 800e130:	601a      	str	r2, [r3, #0]
 800e132:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800e134:	4b20      	ldr	r3, [pc, #128]	; (800e1b8 <MX_TIM3_Init+0xa0>)
 800e136:	4a21      	ldr	r2, [pc, #132]	; (800e1bc <MX_TIM3_Init+0xa4>)
 800e138:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800e13a:	4b1f      	ldr	r3, [pc, #124]	; (800e1b8 <MX_TIM3_Init+0xa0>)
 800e13c:	2200      	movs	r2, #0
 800e13e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e140:	4b1d      	ldr	r3, [pc, #116]	; (800e1b8 <MX_TIM3_Init+0xa0>)
 800e142:	2200      	movs	r2, #0
 800e144:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 800e146:	4b1c      	ldr	r3, [pc, #112]	; (800e1b8 <MX_TIM3_Init+0xa0>)
 800e148:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800e14c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e14e:	4b1a      	ldr	r3, [pc, #104]	; (800e1b8 <MX_TIM3_Init+0xa0>)
 800e150:	2200      	movs	r2, #0
 800e152:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e154:	4b18      	ldr	r3, [pc, #96]	; (800e1b8 <MX_TIM3_Init+0xa0>)
 800e156:	2200      	movs	r2, #0
 800e158:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800e15a:	2303      	movs	r3, #3
 800e15c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800e15e:	2300      	movs	r3, #0
 800e160:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800e162:	2301      	movs	r3, #1
 800e164:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800e166:	2300      	movs	r3, #0
 800e168:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800e16a:	2300      	movs	r3, #0
 800e16c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800e16e:	2300      	movs	r3, #0
 800e170:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800e172:	2301      	movs	r3, #1
 800e174:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800e176:	2300      	movs	r3, #0
 800e178:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800e17a:	2300      	movs	r3, #0
 800e17c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800e17e:	f107 030c 	add.w	r3, r7, #12
 800e182:	4619      	mov	r1, r3
 800e184:	480c      	ldr	r0, [pc, #48]	; (800e1b8 <MX_TIM3_Init+0xa0>)
 800e186:	f005 fc39 	bl	80139fc <HAL_TIM_Encoder_Init>
 800e18a:	4603      	mov	r3, r0
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d001      	beq.n	800e194 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800e190:	f000 faa0 	bl	800e6d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e194:	2300      	movs	r3, #0
 800e196:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e198:	2300      	movs	r3, #0
 800e19a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800e19c:	1d3b      	adds	r3, r7, #4
 800e19e:	4619      	mov	r1, r3
 800e1a0:	4805      	ldr	r0, [pc, #20]	; (800e1b8 <MX_TIM3_Init+0xa0>)
 800e1a2:	f006 fc23 	bl	80149ec <HAL_TIMEx_MasterConfigSynchronization>
 800e1a6:	4603      	mov	r3, r0
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d001      	beq.n	800e1b0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800e1ac:	f000 fa92 	bl	800e6d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800e1b0:	bf00      	nop
 800e1b2:	3730      	adds	r7, #48	; 0x30
 800e1b4:	46bd      	mov	sp, r7
 800e1b6:	bd80      	pop	{r7, pc}
 800e1b8:	20000c70 	.word	0x20000c70
 800e1bc:	40000400 	.word	0x40000400

0800e1c0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800e1c0:	b580      	push	{r7, lr}
 800e1c2:	b08c      	sub	sp, #48	; 0x30
 800e1c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800e1c6:	f107 030c 	add.w	r3, r7, #12
 800e1ca:	2224      	movs	r2, #36	; 0x24
 800e1cc:	2100      	movs	r1, #0
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	f007 fae5 	bl	801579e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e1d4:	1d3b      	adds	r3, r7, #4
 800e1d6:	2200      	movs	r2, #0
 800e1d8:	601a      	str	r2, [r3, #0]
 800e1da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800e1dc:	4b20      	ldr	r3, [pc, #128]	; (800e260 <MX_TIM4_Init+0xa0>)
 800e1de:	4a21      	ldr	r2, [pc, #132]	; (800e264 <MX_TIM4_Init+0xa4>)
 800e1e0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800e1e2:	4b1f      	ldr	r3, [pc, #124]	; (800e260 <MX_TIM4_Init+0xa0>)
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e1e8:	4b1d      	ldr	r3, [pc, #116]	; (800e260 <MX_TIM4_Init+0xa0>)
 800e1ea:	2200      	movs	r2, #0
 800e1ec:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 800e1ee:	4b1c      	ldr	r3, [pc, #112]	; (800e260 <MX_TIM4_Init+0xa0>)
 800e1f0:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800e1f4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e1f6:	4b1a      	ldr	r3, [pc, #104]	; (800e260 <MX_TIM4_Init+0xa0>)
 800e1f8:	2200      	movs	r2, #0
 800e1fa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e1fc:	4b18      	ldr	r3, [pc, #96]	; (800e260 <MX_TIM4_Init+0xa0>)
 800e1fe:	2200      	movs	r2, #0
 800e200:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800e202:	2303      	movs	r3, #3
 800e204:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800e206:	2300      	movs	r3, #0
 800e208:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800e20a:	2301      	movs	r3, #1
 800e20c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800e20e:	2300      	movs	r3, #0
 800e210:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800e212:	2300      	movs	r3, #0
 800e214:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800e216:	2300      	movs	r3, #0
 800e218:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800e21a:	2301      	movs	r3, #1
 800e21c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800e21e:	2300      	movs	r3, #0
 800e220:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800e222:	2300      	movs	r3, #0
 800e224:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800e226:	f107 030c 	add.w	r3, r7, #12
 800e22a:	4619      	mov	r1, r3
 800e22c:	480c      	ldr	r0, [pc, #48]	; (800e260 <MX_TIM4_Init+0xa0>)
 800e22e:	f005 fbe5 	bl	80139fc <HAL_TIM_Encoder_Init>
 800e232:	4603      	mov	r3, r0
 800e234:	2b00      	cmp	r3, #0
 800e236:	d001      	beq.n	800e23c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800e238:	f000 fa4c 	bl	800e6d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e23c:	2300      	movs	r3, #0
 800e23e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e240:	2300      	movs	r3, #0
 800e242:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800e244:	1d3b      	adds	r3, r7, #4
 800e246:	4619      	mov	r1, r3
 800e248:	4805      	ldr	r0, [pc, #20]	; (800e260 <MX_TIM4_Init+0xa0>)
 800e24a:	f006 fbcf 	bl	80149ec <HAL_TIMEx_MasterConfigSynchronization>
 800e24e:	4603      	mov	r3, r0
 800e250:	2b00      	cmp	r3, #0
 800e252:	d001      	beq.n	800e258 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800e254:	f000 fa3e 	bl	800e6d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800e258:	bf00      	nop
 800e25a:	3730      	adds	r7, #48	; 0x30
 800e25c:	46bd      	mov	sp, r7
 800e25e:	bd80      	pop	{r7, pc}
 800e260:	20000be8 	.word	0x20000be8
 800e264:	40000800 	.word	0x40000800

0800e268 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b08e      	sub	sp, #56	; 0x38
 800e26c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800e26e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e272:	2200      	movs	r2, #0
 800e274:	601a      	str	r2, [r3, #0]
 800e276:	605a      	str	r2, [r3, #4]
 800e278:	609a      	str	r2, [r3, #8]
 800e27a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e27c:	f107 0320 	add.w	r3, r7, #32
 800e280:	2200      	movs	r2, #0
 800e282:	601a      	str	r2, [r3, #0]
 800e284:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800e286:	1d3b      	adds	r3, r7, #4
 800e288:	2200      	movs	r2, #0
 800e28a:	601a      	str	r2, [r3, #0]
 800e28c:	605a      	str	r2, [r3, #4]
 800e28e:	609a      	str	r2, [r3, #8]
 800e290:	60da      	str	r2, [r3, #12]
 800e292:	611a      	str	r2, [r3, #16]
 800e294:	615a      	str	r2, [r3, #20]
 800e296:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800e298:	4b2c      	ldr	r3, [pc, #176]	; (800e34c <MX_TIM5_Init+0xe4>)
 800e29a:	4a2d      	ldr	r2, [pc, #180]	; (800e350 <MX_TIM5_Init+0xe8>)
 800e29c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800e29e:	4b2b      	ldr	r3, [pc, #172]	; (800e34c <MX_TIM5_Init+0xe4>)
 800e2a0:	2200      	movs	r2, #0
 800e2a2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e2a4:	4b29      	ldr	r3, [pc, #164]	; (800e34c <MX_TIM5_Init+0xe4>)
 800e2a6:	2200      	movs	r2, #0
 800e2a8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4200-1;
 800e2aa:	4b28      	ldr	r3, [pc, #160]	; (800e34c <MX_TIM5_Init+0xe4>)
 800e2ac:	f241 0267 	movw	r2, #4199	; 0x1067
 800e2b0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e2b2:	4b26      	ldr	r3, [pc, #152]	; (800e34c <MX_TIM5_Init+0xe4>)
 800e2b4:	2200      	movs	r2, #0
 800e2b6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e2b8:	4b24      	ldr	r3, [pc, #144]	; (800e34c <MX_TIM5_Init+0xe4>)
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800e2be:	4823      	ldr	r0, [pc, #140]	; (800e34c <MX_TIM5_Init+0xe4>)
 800e2c0:	f005 f902 	bl	80134c8 <HAL_TIM_Base_Init>
 800e2c4:	4603      	mov	r3, r0
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d001      	beq.n	800e2ce <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800e2ca:	f000 fa03 	bl	800e6d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e2ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e2d2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800e2d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e2d8:	4619      	mov	r1, r3
 800e2da:	481c      	ldr	r0, [pc, #112]	; (800e34c <MX_TIM5_Init+0xe4>)
 800e2dc:	f005 fecc 	bl	8014078 <HAL_TIM_ConfigClockSource>
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d001      	beq.n	800e2ea <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800e2e6:	f000 f9f5 	bl	800e6d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800e2ea:	4818      	ldr	r0, [pc, #96]	; (800e34c <MX_TIM5_Init+0xe4>)
 800e2ec:	f005 faba 	bl	8013864 <HAL_TIM_PWM_Init>
 800e2f0:	4603      	mov	r3, r0
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d001      	beq.n	800e2fa <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800e2f6:	f000 f9ed 	bl	800e6d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e2fe:	2300      	movs	r3, #0
 800e300:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800e302:	f107 0320 	add.w	r3, r7, #32
 800e306:	4619      	mov	r1, r3
 800e308:	4810      	ldr	r0, [pc, #64]	; (800e34c <MX_TIM5_Init+0xe4>)
 800e30a:	f006 fb6f 	bl	80149ec <HAL_TIMEx_MasterConfigSynchronization>
 800e30e:	4603      	mov	r3, r0
 800e310:	2b00      	cmp	r3, #0
 800e312:	d001      	beq.n	800e318 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800e314:	f000 f9de 	bl	800e6d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e318:	2360      	movs	r3, #96	; 0x60
 800e31a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800e31c:	2300      	movs	r3, #0
 800e31e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e320:	2300      	movs	r3, #0
 800e322:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e324:	2300      	movs	r3, #0
 800e326:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800e328:	1d3b      	adds	r3, r7, #4
 800e32a:	2204      	movs	r2, #4
 800e32c:	4619      	mov	r1, r3
 800e32e:	4807      	ldr	r0, [pc, #28]	; (800e34c <MX_TIM5_Init+0xe4>)
 800e330:	f005 fddc 	bl	8013eec <HAL_TIM_PWM_ConfigChannel>
 800e334:	4603      	mov	r3, r0
 800e336:	2b00      	cmp	r3, #0
 800e338:	d001      	beq.n	800e33e <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800e33a:	f000 f9cb 	bl	800e6d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800e33e:	4803      	ldr	r0, [pc, #12]	; (800e34c <MX_TIM5_Init+0xe4>)
 800e340:	f000 fc22 	bl	800eb88 <HAL_TIM_MspPostInit>

}
 800e344:	bf00      	nop
 800e346:	3738      	adds	r7, #56	; 0x38
 800e348:	46bd      	mov	sp, r7
 800e34a:	bd80      	pop	{r7, pc}
 800e34c:	2000027c 	.word	0x2000027c
 800e350:	40000c00 	.word	0x40000c00

0800e354 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800e354:	b580      	push	{r7, lr}
 800e356:	b096      	sub	sp, #88	; 0x58
 800e358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800e35a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800e35e:	2200      	movs	r2, #0
 800e360:	601a      	str	r2, [r3, #0]
 800e362:	605a      	str	r2, [r3, #4]
 800e364:	609a      	str	r2, [r3, #8]
 800e366:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e368:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800e36c:	2200      	movs	r2, #0
 800e36e:	601a      	str	r2, [r3, #0]
 800e370:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800e372:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e376:	2200      	movs	r2, #0
 800e378:	601a      	str	r2, [r3, #0]
 800e37a:	605a      	str	r2, [r3, #4]
 800e37c:	609a      	str	r2, [r3, #8]
 800e37e:	60da      	str	r2, [r3, #12]
 800e380:	611a      	str	r2, [r3, #16]
 800e382:	615a      	str	r2, [r3, #20]
 800e384:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800e386:	1d3b      	adds	r3, r7, #4
 800e388:	2220      	movs	r2, #32
 800e38a:	2100      	movs	r1, #0
 800e38c:	4618      	mov	r0, r3
 800e38e:	f007 fa06 	bl	801579e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800e392:	4b42      	ldr	r3, [pc, #264]	; (800e49c <MX_TIM8_Init+0x148>)
 800e394:	4a42      	ldr	r2, [pc, #264]	; (800e4a0 <MX_TIM8_Init+0x14c>)
 800e396:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800e398:	4b40      	ldr	r3, [pc, #256]	; (800e49c <MX_TIM8_Init+0x148>)
 800e39a:	22a7      	movs	r2, #167	; 0xa7
 800e39c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e39e:	4b3f      	ldr	r3, [pc, #252]	; (800e49c <MX_TIM8_Init+0x148>)
 800e3a0:	2200      	movs	r2, #0
 800e3a2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 50-1;
 800e3a4:	4b3d      	ldr	r3, [pc, #244]	; (800e49c <MX_TIM8_Init+0x148>)
 800e3a6:	2231      	movs	r2, #49	; 0x31
 800e3a8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e3aa:	4b3c      	ldr	r3, [pc, #240]	; (800e49c <MX_TIM8_Init+0x148>)
 800e3ac:	2200      	movs	r2, #0
 800e3ae:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800e3b0:	4b3a      	ldr	r3, [pc, #232]	; (800e49c <MX_TIM8_Init+0x148>)
 800e3b2:	2200      	movs	r2, #0
 800e3b4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800e3b6:	4b39      	ldr	r3, [pc, #228]	; (800e49c <MX_TIM8_Init+0x148>)
 800e3b8:	2280      	movs	r2, #128	; 0x80
 800e3ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800e3bc:	4837      	ldr	r0, [pc, #220]	; (800e49c <MX_TIM8_Init+0x148>)
 800e3be:	f005 f883 	bl	80134c8 <HAL_TIM_Base_Init>
 800e3c2:	4603      	mov	r3, r0
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d001      	beq.n	800e3cc <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800e3c8:	f000 f984 	bl	800e6d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e3cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e3d0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800e3d2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800e3d6:	4619      	mov	r1, r3
 800e3d8:	4830      	ldr	r0, [pc, #192]	; (800e49c <MX_TIM8_Init+0x148>)
 800e3da:	f005 fe4d 	bl	8014078 <HAL_TIM_ConfigClockSource>
 800e3de:	4603      	mov	r3, r0
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d001      	beq.n	800e3e8 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800e3e4:	f000 f976 	bl	800e6d4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800e3e8:	482c      	ldr	r0, [pc, #176]	; (800e49c <MX_TIM8_Init+0x148>)
 800e3ea:	f005 f8e7 	bl	80135bc <HAL_TIM_OC_Init>
 800e3ee:	4603      	mov	r3, r0
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d001      	beq.n	800e3f8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800e3f4:	f000 f96e 	bl	800e6d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e3fc:	2300      	movs	r3, #0
 800e3fe:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800e400:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800e404:	4619      	mov	r1, r3
 800e406:	4825      	ldr	r0, [pc, #148]	; (800e49c <MX_TIM8_Init+0x148>)
 800e408:	f006 faf0 	bl	80149ec <HAL_TIMEx_MasterConfigSynchronization>
 800e40c:	4603      	mov	r3, r0
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d001      	beq.n	800e416 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800e412:	f000 f95f 	bl	800e6d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800e416:	2330      	movs	r3, #48	; 0x30
 800e418:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 25-1;
 800e41a:	2318      	movs	r3, #24
 800e41c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e41e:	2300      	movs	r3, #0
 800e420:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800e422:	2300      	movs	r3, #0
 800e424:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e426:	2300      	movs	r3, #0
 800e428:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800e42a:	2300      	movs	r3, #0
 800e42c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800e42e:	2300      	movs	r3, #0
 800e430:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e432:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e436:	2200      	movs	r2, #0
 800e438:	4619      	mov	r1, r3
 800e43a:	4818      	ldr	r0, [pc, #96]	; (800e49c <MX_TIM8_Init+0x148>)
 800e43c:	f005 fcf6 	bl	8013e2c <HAL_TIM_OC_ConfigChannel>
 800e440:	4603      	mov	r3, r0
 800e442:	2b00      	cmp	r3, #0
 800e444:	d001      	beq.n	800e44a <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800e446:	f000 f945 	bl	800e6d4 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800e44a:	4b14      	ldr	r3, [pc, #80]	; (800e49c <MX_TIM8_Init+0x148>)
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	699a      	ldr	r2, [r3, #24]
 800e450:	4b12      	ldr	r3, [pc, #72]	; (800e49c <MX_TIM8_Init+0x148>)
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	f042 0208 	orr.w	r2, r2, #8
 800e458:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800e45a:	2300      	movs	r3, #0
 800e45c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800e45e:	2300      	movs	r3, #0
 800e460:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800e462:	2300      	movs	r3, #0
 800e464:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800e466:	2300      	movs	r3, #0
 800e468:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800e46a:	2300      	movs	r3, #0
 800e46c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800e46e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e472:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800e474:	2300      	movs	r3, #0
 800e476:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800e478:	1d3b      	adds	r3, r7, #4
 800e47a:	4619      	mov	r1, r3
 800e47c:	4807      	ldr	r0, [pc, #28]	; (800e49c <MX_TIM8_Init+0x148>)
 800e47e:	f006 fb31 	bl	8014ae4 <HAL_TIMEx_ConfigBreakDeadTime>
 800e482:	4603      	mov	r3, r0
 800e484:	2b00      	cmp	r3, #0
 800e486:	d001      	beq.n	800e48c <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 800e488:	f000 f924 	bl	800e6d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800e48c:	4803      	ldr	r0, [pc, #12]	; (800e49c <MX_TIM8_Init+0x148>)
 800e48e:	f000 fb7b 	bl	800eb88 <HAL_TIM_MspPostInit>

}
 800e492:	bf00      	nop
 800e494:	3758      	adds	r7, #88	; 0x58
 800e496:	46bd      	mov	sp, r7
 800e498:	bd80      	pop	{r7, pc}
 800e49a:	bf00      	nop
 800e49c:	20000ba8 	.word	0x20000ba8
 800e4a0:	40010400 	.word	0x40010400

0800e4a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800e4a4:	b580      	push	{r7, lr}
 800e4a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800e4a8:	4b11      	ldr	r3, [pc, #68]	; (800e4f0 <MX_USART1_UART_Init+0x4c>)
 800e4aa:	4a12      	ldr	r2, [pc, #72]	; (800e4f4 <MX_USART1_UART_Init+0x50>)
 800e4ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800e4ae:	4b10      	ldr	r3, [pc, #64]	; (800e4f0 <MX_USART1_UART_Init+0x4c>)
 800e4b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800e4b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800e4b6:	4b0e      	ldr	r3, [pc, #56]	; (800e4f0 <MX_USART1_UART_Init+0x4c>)
 800e4b8:	2200      	movs	r2, #0
 800e4ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800e4bc:	4b0c      	ldr	r3, [pc, #48]	; (800e4f0 <MX_USART1_UART_Init+0x4c>)
 800e4be:	2200      	movs	r2, #0
 800e4c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800e4c2:	4b0b      	ldr	r3, [pc, #44]	; (800e4f0 <MX_USART1_UART_Init+0x4c>)
 800e4c4:	2200      	movs	r2, #0
 800e4c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800e4c8:	4b09      	ldr	r3, [pc, #36]	; (800e4f0 <MX_USART1_UART_Init+0x4c>)
 800e4ca:	220c      	movs	r2, #12
 800e4cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e4ce:	4b08      	ldr	r3, [pc, #32]	; (800e4f0 <MX_USART1_UART_Init+0x4c>)
 800e4d0:	2200      	movs	r2, #0
 800e4d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800e4d4:	4b06      	ldr	r3, [pc, #24]	; (800e4f0 <MX_USART1_UART_Init+0x4c>)
 800e4d6:	2200      	movs	r2, #0
 800e4d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800e4da:	4805      	ldr	r0, [pc, #20]	; (800e4f0 <MX_USART1_UART_Init+0x4c>)
 800e4dc:	f006 fb8d 	bl	8014bfa <HAL_UART_Init>
 800e4e0:	4603      	mov	r3, r0
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d001      	beq.n	800e4ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800e4e6:	f000 f8f5 	bl	800e6d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800e4ea:	bf00      	nop
 800e4ec:	bd80      	pop	{r7, pc}
 800e4ee:	bf00      	nop
 800e4f0:	20000d50 	.word	0x20000d50
 800e4f4:	40011000 	.word	0x40011000

0800e4f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b082      	sub	sp, #8
 800e4fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800e4fe:	2300      	movs	r3, #0
 800e500:	607b      	str	r3, [r7, #4]
 800e502:	4b10      	ldr	r3, [pc, #64]	; (800e544 <MX_DMA_Init+0x4c>)
 800e504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e506:	4a0f      	ldr	r2, [pc, #60]	; (800e544 <MX_DMA_Init+0x4c>)
 800e508:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e50c:	6313      	str	r3, [r2, #48]	; 0x30
 800e50e:	4b0d      	ldr	r3, [pc, #52]	; (800e544 <MX_DMA_Init+0x4c>)
 800e510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e512:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e516:	607b      	str	r3, [r7, #4]
 800e518:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800e51a:	2200      	movs	r2, #0
 800e51c:	2100      	movs	r1, #0
 800e51e:	2038      	movs	r0, #56	; 0x38
 800e520:	f002 fe51 	bl	80111c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800e524:	2038      	movs	r0, #56	; 0x38
 800e526:	f002 fe6a 	bl	80111fe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800e52a:	2200      	movs	r2, #0
 800e52c:	2100      	movs	r1, #0
 800e52e:	203a      	movs	r0, #58	; 0x3a
 800e530:	f002 fe49 	bl	80111c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800e534:	203a      	movs	r0, #58	; 0x3a
 800e536:	f002 fe62 	bl	80111fe <HAL_NVIC_EnableIRQ>

}
 800e53a:	bf00      	nop
 800e53c:	3708      	adds	r7, #8
 800e53e:	46bd      	mov	sp, r7
 800e540:	bd80      	pop	{r7, pc}
 800e542:	bf00      	nop
 800e544:	40023800 	.word	0x40023800

0800e548 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800e548:	b580      	push	{r7, lr}
 800e54a:	b08a      	sub	sp, #40	; 0x28
 800e54c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e54e:	f107 0314 	add.w	r3, r7, #20
 800e552:	2200      	movs	r2, #0
 800e554:	601a      	str	r2, [r3, #0]
 800e556:	605a      	str	r2, [r3, #4]
 800e558:	609a      	str	r2, [r3, #8]
 800e55a:	60da      	str	r2, [r3, #12]
 800e55c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800e55e:	2300      	movs	r3, #0
 800e560:	613b      	str	r3, [r7, #16]
 800e562:	4b56      	ldr	r3, [pc, #344]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e566:	4a55      	ldr	r2, [pc, #340]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e568:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e56c:	6313      	str	r3, [r2, #48]	; 0x30
 800e56e:	4b53      	ldr	r3, [pc, #332]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e576:	613b      	str	r3, [r7, #16]
 800e578:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800e57a:	2300      	movs	r3, #0
 800e57c:	60fb      	str	r3, [r7, #12]
 800e57e:	4b4f      	ldr	r3, [pc, #316]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e582:	4a4e      	ldr	r2, [pc, #312]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e584:	f043 0304 	orr.w	r3, r3, #4
 800e588:	6313      	str	r3, [r2, #48]	; 0x30
 800e58a:	4b4c      	ldr	r3, [pc, #304]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e58c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e58e:	f003 0304 	and.w	r3, r3, #4
 800e592:	60fb      	str	r3, [r7, #12]
 800e594:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800e596:	2300      	movs	r3, #0
 800e598:	60bb      	str	r3, [r7, #8]
 800e59a:	4b48      	ldr	r3, [pc, #288]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e59c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e59e:	4a47      	ldr	r2, [pc, #284]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e5a0:	f043 0301 	orr.w	r3, r3, #1
 800e5a4:	6313      	str	r3, [r2, #48]	; 0x30
 800e5a6:	4b45      	ldr	r3, [pc, #276]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e5a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5aa:	f003 0301 	and.w	r3, r3, #1
 800e5ae:	60bb      	str	r3, [r7, #8]
 800e5b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	607b      	str	r3, [r7, #4]
 800e5b6:	4b41      	ldr	r3, [pc, #260]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e5b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5ba:	4a40      	ldr	r2, [pc, #256]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e5bc:	f043 0302 	orr.w	r3, r3, #2
 800e5c0:	6313      	str	r3, [r2, #48]	; 0x30
 800e5c2:	4b3e      	ldr	r3, [pc, #248]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e5c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5c6:	f003 0302 	and.w	r3, r3, #2
 800e5ca:	607b      	str	r3, [r7, #4]
 800e5cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	603b      	str	r3, [r7, #0]
 800e5d2:	4b3a      	ldr	r3, [pc, #232]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e5d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5d6:	4a39      	ldr	r2, [pc, #228]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e5d8:	f043 0308 	orr.w	r3, r3, #8
 800e5dc:	6313      	str	r3, [r2, #48]	; 0x30
 800e5de:	4b37      	ldr	r3, [pc, #220]	; (800e6bc <MX_GPIO_Init+0x174>)
 800e5e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5e2:	f003 0308 	and.w	r3, r3, #8
 800e5e6:	603b      	str	r3, [r7, #0]
 800e5e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	2105      	movs	r1, #5
 800e5ee:	4834      	ldr	r0, [pc, #208]	; (800e6c0 <MX_GPIO_Init+0x178>)
 800e5f0:	f003 fd82 	bl	80120f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800e5f4:	2200      	movs	r2, #0
 800e5f6:	f44f 7140 	mov.w	r1, #768	; 0x300
 800e5fa:	4832      	ldr	r0, [pc, #200]	; (800e6c4 <MX_GPIO_Init+0x17c>)
 800e5fc:	f003 fd7c 	bl	80120f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800e600:	2200      	movs	r2, #0
 800e602:	2104      	movs	r1, #4
 800e604:	4830      	ldr	r0, [pc, #192]	; (800e6c8 <MX_GPIO_Init+0x180>)
 800e606:	f003 fd77 	bl	80120f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800e60a:	2200      	movs	r2, #0
 800e60c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e610:	482e      	ldr	r0, [pc, #184]	; (800e6cc <MX_GPIO_Init+0x184>)
 800e612:	f003 fd71 	bl	80120f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800e616:	2305      	movs	r3, #5
 800e618:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e61a:	2301      	movs	r3, #1
 800e61c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e61e:	2300      	movs	r3, #0
 800e620:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e622:	2300      	movs	r3, #0
 800e624:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e626:	f107 0314 	add.w	r3, r7, #20
 800e62a:	4619      	mov	r1, r3
 800e62c:	4824      	ldr	r0, [pc, #144]	; (800e6c0 <MX_GPIO_Init+0x178>)
 800e62e:	f003 fbc9 	bl	8011dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800e632:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e636:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800e638:	4b25      	ldr	r3, [pc, #148]	; (800e6d0 <MX_GPIO_Init+0x188>)
 800e63a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e63c:	2300      	movs	r3, #0
 800e63e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e640:	f107 0314 	add.w	r3, r7, #20
 800e644:	4619      	mov	r1, r3
 800e646:	4821      	ldr	r0, [pc, #132]	; (800e6cc <MX_GPIO_Init+0x184>)
 800e648:	f003 fbbc 	bl	8011dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800e64c:	f44f 7340 	mov.w	r3, #768	; 0x300
 800e650:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e652:	2301      	movs	r3, #1
 800e654:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e656:	2300      	movs	r3, #0
 800e658:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e65a:	2300      	movs	r3, #0
 800e65c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e65e:	f107 0314 	add.w	r3, r7, #20
 800e662:	4619      	mov	r1, r3
 800e664:	4817      	ldr	r0, [pc, #92]	; (800e6c4 <MX_GPIO_Init+0x17c>)
 800e666:	f003 fbad 	bl	8011dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800e66a:	2304      	movs	r3, #4
 800e66c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e66e:	2301      	movs	r3, #1
 800e670:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e672:	2300      	movs	r3, #0
 800e674:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e676:	2300      	movs	r3, #0
 800e678:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e67a:	f107 0314 	add.w	r3, r7, #20
 800e67e:	4619      	mov	r1, r3
 800e680:	4811      	ldr	r0, [pc, #68]	; (800e6c8 <MX_GPIO_Init+0x180>)
 800e682:	f003 fb9f 	bl	8011dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800e686:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e68a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e68c:	2301      	movs	r3, #1
 800e68e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e690:	2300      	movs	r3, #0
 800e692:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e694:	2300      	movs	r3, #0
 800e696:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e698:	f107 0314 	add.w	r3, r7, #20
 800e69c:	4619      	mov	r1, r3
 800e69e:	480b      	ldr	r0, [pc, #44]	; (800e6cc <MX_GPIO_Init+0x184>)
 800e6a0:	f003 fb90 	bl	8011dc4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800e6a4:	2200      	movs	r2, #0
 800e6a6:	2100      	movs	r1, #0
 800e6a8:	2028      	movs	r0, #40	; 0x28
 800e6aa:	f002 fd8c 	bl	80111c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800e6ae:	2028      	movs	r0, #40	; 0x28
 800e6b0:	f002 fda5 	bl	80111fe <HAL_NVIC_EnableIRQ>

}
 800e6b4:	bf00      	nop
 800e6b6:	3728      	adds	r7, #40	; 0x28
 800e6b8:	46bd      	mov	sp, r7
 800e6ba:	bd80      	pop	{r7, pc}
 800e6bc:	40023800 	.word	0x40023800
 800e6c0:	40020000 	.word	0x40020000
 800e6c4:	40020800 	.word	0x40020800
 800e6c8:	40020c00 	.word	0x40020c00
 800e6cc:	40020400 	.word	0x40020400
 800e6d0:	10110000 	.word	0x10110000

0800e6d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800e6d4:	b480      	push	{r7}
 800e6d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800e6d8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800e6da:	e7fe      	b.n	800e6da <Error_Handler+0x6>

0800e6dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800e6dc:	b480      	push	{r7}
 800e6de:	b083      	sub	sp, #12
 800e6e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	607b      	str	r3, [r7, #4]
 800e6e6:	4b10      	ldr	r3, [pc, #64]	; (800e728 <HAL_MspInit+0x4c>)
 800e6e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6ea:	4a0f      	ldr	r2, [pc, #60]	; (800e728 <HAL_MspInit+0x4c>)
 800e6ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e6f0:	6453      	str	r3, [r2, #68]	; 0x44
 800e6f2:	4b0d      	ldr	r3, [pc, #52]	; (800e728 <HAL_MspInit+0x4c>)
 800e6f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e6fa:	607b      	str	r3, [r7, #4]
 800e6fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800e6fe:	2300      	movs	r3, #0
 800e700:	603b      	str	r3, [r7, #0]
 800e702:	4b09      	ldr	r3, [pc, #36]	; (800e728 <HAL_MspInit+0x4c>)
 800e704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e706:	4a08      	ldr	r2, [pc, #32]	; (800e728 <HAL_MspInit+0x4c>)
 800e708:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e70c:	6413      	str	r3, [r2, #64]	; 0x40
 800e70e:	4b06      	ldr	r3, [pc, #24]	; (800e728 <HAL_MspInit+0x4c>)
 800e710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e716:	603b      	str	r3, [r7, #0]
 800e718:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800e71a:	bf00      	nop
 800e71c:	370c      	adds	r7, #12
 800e71e:	46bd      	mov	sp, r7
 800e720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e724:	4770      	bx	lr
 800e726:	bf00      	nop
 800e728:	40023800 	.word	0x40023800

0800e72c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800e72c:	b580      	push	{r7, lr}
 800e72e:	b08c      	sub	sp, #48	; 0x30
 800e730:	af00      	add	r7, sp, #0
 800e732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e734:	f107 031c 	add.w	r3, r7, #28
 800e738:	2200      	movs	r2, #0
 800e73a:	601a      	str	r2, [r3, #0]
 800e73c:	605a      	str	r2, [r3, #4]
 800e73e:	609a      	str	r2, [r3, #8]
 800e740:	60da      	str	r2, [r3, #12]
 800e742:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	4a6b      	ldr	r2, [pc, #428]	; (800e8f8 <HAL_ADC_MspInit+0x1cc>)
 800e74a:	4293      	cmp	r3, r2
 800e74c:	d172      	bne.n	800e834 <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800e74e:	2300      	movs	r3, #0
 800e750:	61bb      	str	r3, [r7, #24]
 800e752:	4b6a      	ldr	r3, [pc, #424]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e756:	4a69      	ldr	r2, [pc, #420]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e758:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e75c:	6453      	str	r3, [r2, #68]	; 0x44
 800e75e:	4b67      	ldr	r3, [pc, #412]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e766:	61bb      	str	r3, [r7, #24]
 800e768:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e76a:	2300      	movs	r3, #0
 800e76c:	617b      	str	r3, [r7, #20]
 800e76e:	4b63      	ldr	r3, [pc, #396]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e772:	4a62      	ldr	r2, [pc, #392]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e774:	f043 0304 	orr.w	r3, r3, #4
 800e778:	6313      	str	r3, [r2, #48]	; 0x30
 800e77a:	4b60      	ldr	r3, [pc, #384]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e77c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e77e:	f003 0304 	and.w	r3, r3, #4
 800e782:	617b      	str	r3, [r7, #20]
 800e784:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e786:	2300      	movs	r3, #0
 800e788:	613b      	str	r3, [r7, #16]
 800e78a:	4b5c      	ldr	r3, [pc, #368]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e78c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e78e:	4a5b      	ldr	r2, [pc, #364]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e790:	f043 0302 	orr.w	r3, r3, #2
 800e794:	6313      	str	r3, [r2, #48]	; 0x30
 800e796:	4b59      	ldr	r3, [pc, #356]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e79a:	f003 0302 	and.w	r3, r3, #2
 800e79e:	613b      	str	r3, [r7, #16]
 800e7a0:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800e7a2:	2311      	movs	r3, #17
 800e7a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e7a6:	2303      	movs	r3, #3
 800e7a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e7ae:	f107 031c 	add.w	r3, r7, #28
 800e7b2:	4619      	mov	r1, r3
 800e7b4:	4852      	ldr	r0, [pc, #328]	; (800e900 <HAL_ADC_MspInit+0x1d4>)
 800e7b6:	f003 fb05 	bl	8011dc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800e7ba:	2302      	movs	r3, #2
 800e7bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e7be:	2303      	movs	r3, #3
 800e7c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e7c6:	f107 031c 	add.w	r3, r7, #28
 800e7ca:	4619      	mov	r1, r3
 800e7cc:	484d      	ldr	r0, [pc, #308]	; (800e904 <HAL_ADC_MspInit+0x1d8>)
 800e7ce:	f003 faf9 	bl	8011dc4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800e7d2:	4b4d      	ldr	r3, [pc, #308]	; (800e908 <HAL_ADC_MspInit+0x1dc>)
 800e7d4:	4a4d      	ldr	r2, [pc, #308]	; (800e90c <HAL_ADC_MspInit+0x1e0>)
 800e7d6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800e7d8:	4b4b      	ldr	r3, [pc, #300]	; (800e908 <HAL_ADC_MspInit+0x1dc>)
 800e7da:	2200      	movs	r2, #0
 800e7dc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e7de:	4b4a      	ldr	r3, [pc, #296]	; (800e908 <HAL_ADC_MspInit+0x1dc>)
 800e7e0:	2200      	movs	r2, #0
 800e7e2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800e7e4:	4b48      	ldr	r3, [pc, #288]	; (800e908 <HAL_ADC_MspInit+0x1dc>)
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800e7ea:	4b47      	ldr	r3, [pc, #284]	; (800e908 <HAL_ADC_MspInit+0x1dc>)
 800e7ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e7f0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800e7f2:	4b45      	ldr	r3, [pc, #276]	; (800e908 <HAL_ADC_MspInit+0x1dc>)
 800e7f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e7f8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800e7fa:	4b43      	ldr	r3, [pc, #268]	; (800e908 <HAL_ADC_MspInit+0x1dc>)
 800e7fc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800e800:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800e802:	4b41      	ldr	r3, [pc, #260]	; (800e908 <HAL_ADC_MspInit+0x1dc>)
 800e804:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e808:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800e80a:	4b3f      	ldr	r3, [pc, #252]	; (800e908 <HAL_ADC_MspInit+0x1dc>)
 800e80c:	2200      	movs	r2, #0
 800e80e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e810:	4b3d      	ldr	r3, [pc, #244]	; (800e908 <HAL_ADC_MspInit+0x1dc>)
 800e812:	2200      	movs	r2, #0
 800e814:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800e816:	483c      	ldr	r0, [pc, #240]	; (800e908 <HAL_ADC_MspInit+0x1dc>)
 800e818:	f002 fd0c 	bl	8011234 <HAL_DMA_Init>
 800e81c:	4603      	mov	r3, r0
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d001      	beq.n	800e826 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800e822:	f7ff ff57 	bl	800e6d4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	4a37      	ldr	r2, [pc, #220]	; (800e908 <HAL_ADC_MspInit+0x1dc>)
 800e82a:	639a      	str	r2, [r3, #56]	; 0x38
 800e82c:	4a36      	ldr	r2, [pc, #216]	; (800e908 <HAL_ADC_MspInit+0x1dc>)
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800e832:	e05d      	b.n	800e8f0 <HAL_ADC_MspInit+0x1c4>
  else if(hadc->Instance==ADC2)
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	4a35      	ldr	r2, [pc, #212]	; (800e910 <HAL_ADC_MspInit+0x1e4>)
 800e83a:	4293      	cmp	r3, r2
 800e83c:	d158      	bne.n	800e8f0 <HAL_ADC_MspInit+0x1c4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800e83e:	2300      	movs	r3, #0
 800e840:	60fb      	str	r3, [r7, #12]
 800e842:	4b2e      	ldr	r3, [pc, #184]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e846:	4a2d      	ldr	r2, [pc, #180]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e848:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e84c:	6453      	str	r3, [r2, #68]	; 0x44
 800e84e:	4b2b      	ldr	r3, [pc, #172]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e852:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e856:	60fb      	str	r3, [r7, #12]
 800e858:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e85a:	2300      	movs	r3, #0
 800e85c:	60bb      	str	r3, [r7, #8]
 800e85e:	4b27      	ldr	r3, [pc, #156]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e862:	4a26      	ldr	r2, [pc, #152]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e864:	f043 0304 	orr.w	r3, r3, #4
 800e868:	6313      	str	r3, [r2, #48]	; 0x30
 800e86a:	4b24      	ldr	r3, [pc, #144]	; (800e8fc <HAL_ADC_MspInit+0x1d0>)
 800e86c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e86e:	f003 0304 	and.w	r3, r3, #4
 800e872:	60bb      	str	r3, [r7, #8]
 800e874:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800e876:	2322      	movs	r3, #34	; 0x22
 800e878:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e87a:	2303      	movs	r3, #3
 800e87c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e87e:	2300      	movs	r3, #0
 800e880:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e882:	f107 031c 	add.w	r3, r7, #28
 800e886:	4619      	mov	r1, r3
 800e888:	481d      	ldr	r0, [pc, #116]	; (800e900 <HAL_ADC_MspInit+0x1d4>)
 800e88a:	f003 fa9b 	bl	8011dc4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800e88e:	4b21      	ldr	r3, [pc, #132]	; (800e914 <HAL_ADC_MspInit+0x1e8>)
 800e890:	4a21      	ldr	r2, [pc, #132]	; (800e918 <HAL_ADC_MspInit+0x1ec>)
 800e892:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800e894:	4b1f      	ldr	r3, [pc, #124]	; (800e914 <HAL_ADC_MspInit+0x1e8>)
 800e896:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e89a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e89c:	4b1d      	ldr	r3, [pc, #116]	; (800e914 <HAL_ADC_MspInit+0x1e8>)
 800e89e:	2200      	movs	r2, #0
 800e8a0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800e8a2:	4b1c      	ldr	r3, [pc, #112]	; (800e914 <HAL_ADC_MspInit+0x1e8>)
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800e8a8:	4b1a      	ldr	r3, [pc, #104]	; (800e914 <HAL_ADC_MspInit+0x1e8>)
 800e8aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e8ae:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800e8b0:	4b18      	ldr	r3, [pc, #96]	; (800e914 <HAL_ADC_MspInit+0x1e8>)
 800e8b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e8b6:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800e8b8:	4b16      	ldr	r3, [pc, #88]	; (800e914 <HAL_ADC_MspInit+0x1e8>)
 800e8ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800e8be:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800e8c0:	4b14      	ldr	r3, [pc, #80]	; (800e914 <HAL_ADC_MspInit+0x1e8>)
 800e8c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e8c6:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800e8c8:	4b12      	ldr	r3, [pc, #72]	; (800e914 <HAL_ADC_MspInit+0x1e8>)
 800e8ca:	2200      	movs	r2, #0
 800e8cc:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e8ce:	4b11      	ldr	r3, [pc, #68]	; (800e914 <HAL_ADC_MspInit+0x1e8>)
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800e8d4:	480f      	ldr	r0, [pc, #60]	; (800e914 <HAL_ADC_MspInit+0x1e8>)
 800e8d6:	f002 fcad 	bl	8011234 <HAL_DMA_Init>
 800e8da:	4603      	mov	r3, r0
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d001      	beq.n	800e8e4 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 800e8e0:	f7ff fef8 	bl	800e6d4 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	4a0b      	ldr	r2, [pc, #44]	; (800e914 <HAL_ADC_MspInit+0x1e8>)
 800e8e8:	639a      	str	r2, [r3, #56]	; 0x38
 800e8ea:	4a0a      	ldr	r2, [pc, #40]	; (800e914 <HAL_ADC_MspInit+0x1e8>)
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	6393      	str	r3, [r2, #56]	; 0x38
}
 800e8f0:	bf00      	nop
 800e8f2:	3730      	adds	r7, #48	; 0x30
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	bd80      	pop	{r7, pc}
 800e8f8:	40012000 	.word	0x40012000
 800e8fc:	40023800 	.word	0x40023800
 800e900:	40020800 	.word	0x40020800
 800e904:	40020400 	.word	0x40020400
 800e908:	20000d90 	.word	0x20000d90
 800e90c:	40026410 	.word	0x40026410
 800e910:	40012100 	.word	0x40012100
 800e914:	20000e30 	.word	0x20000e30
 800e918:	40026440 	.word	0x40026440

0800e91c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800e91c:	b580      	push	{r7, lr}
 800e91e:	b08a      	sub	sp, #40	; 0x28
 800e920:	af00      	add	r7, sp, #0
 800e922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e924:	f107 0314 	add.w	r3, r7, #20
 800e928:	2200      	movs	r2, #0
 800e92a:	601a      	str	r2, [r3, #0]
 800e92c:	605a      	str	r2, [r3, #4]
 800e92e:	609a      	str	r2, [r3, #8]
 800e930:	60da      	str	r2, [r3, #12]
 800e932:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	4a19      	ldr	r2, [pc, #100]	; (800e9a0 <HAL_SPI_MspInit+0x84>)
 800e93a:	4293      	cmp	r3, r2
 800e93c:	d12c      	bne.n	800e998 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800e93e:	2300      	movs	r3, #0
 800e940:	613b      	str	r3, [r7, #16]
 800e942:	4b18      	ldr	r3, [pc, #96]	; (800e9a4 <HAL_SPI_MspInit+0x88>)
 800e944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e946:	4a17      	ldr	r2, [pc, #92]	; (800e9a4 <HAL_SPI_MspInit+0x88>)
 800e948:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e94c:	6413      	str	r3, [r2, #64]	; 0x40
 800e94e:	4b15      	ldr	r3, [pc, #84]	; (800e9a4 <HAL_SPI_MspInit+0x88>)
 800e950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e952:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e956:	613b      	str	r3, [r7, #16]
 800e958:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e95a:	2300      	movs	r3, #0
 800e95c:	60fb      	str	r3, [r7, #12]
 800e95e:	4b11      	ldr	r3, [pc, #68]	; (800e9a4 <HAL_SPI_MspInit+0x88>)
 800e960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e962:	4a10      	ldr	r2, [pc, #64]	; (800e9a4 <HAL_SPI_MspInit+0x88>)
 800e964:	f043 0304 	orr.w	r3, r3, #4
 800e968:	6313      	str	r3, [r2, #48]	; 0x30
 800e96a:	4b0e      	ldr	r3, [pc, #56]	; (800e9a4 <HAL_SPI_MspInit+0x88>)
 800e96c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e96e:	f003 0304 	and.w	r3, r3, #4
 800e972:	60fb      	str	r3, [r7, #12]
 800e974:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800e976:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800e97a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e97c:	2302      	movs	r3, #2
 800e97e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e980:	2300      	movs	r3, #0
 800e982:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e984:	2303      	movs	r3, #3
 800e986:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800e988:	2306      	movs	r3, #6
 800e98a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e98c:	f107 0314 	add.w	r3, r7, #20
 800e990:	4619      	mov	r1, r3
 800e992:	4805      	ldr	r0, [pc, #20]	; (800e9a8 <HAL_SPI_MspInit+0x8c>)
 800e994:	f003 fa16 	bl	8011dc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800e998:	bf00      	nop
 800e99a:	3728      	adds	r7, #40	; 0x28
 800e99c:	46bd      	mov	sp, r7
 800e99e:	bd80      	pop	{r7, pc}
 800e9a0:	40003c00 	.word	0x40003c00
 800e9a4:	40023800 	.word	0x40023800
 800e9a8:	40020800 	.word	0x40020800

0800e9ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800e9ac:	b580      	push	{r7, lr}
 800e9ae:	b086      	sub	sp, #24
 800e9b0:	af00      	add	r7, sp, #0
 800e9b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	4a30      	ldr	r2, [pc, #192]	; (800ea7c <HAL_TIM_Base_MspInit+0xd0>)
 800e9ba:	4293      	cmp	r3, r2
 800e9bc:	d116      	bne.n	800e9ec <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800e9be:	2300      	movs	r3, #0
 800e9c0:	617b      	str	r3, [r7, #20]
 800e9c2:	4b2f      	ldr	r3, [pc, #188]	; (800ea80 <HAL_TIM_Base_MspInit+0xd4>)
 800e9c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e9c6:	4a2e      	ldr	r2, [pc, #184]	; (800ea80 <HAL_TIM_Base_MspInit+0xd4>)
 800e9c8:	f043 0301 	orr.w	r3, r3, #1
 800e9cc:	6453      	str	r3, [r2, #68]	; 0x44
 800e9ce:	4b2c      	ldr	r3, [pc, #176]	; (800ea80 <HAL_TIM_Base_MspInit+0xd4>)
 800e9d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e9d2:	f003 0301 	and.w	r3, r3, #1
 800e9d6:	617b      	str	r3, [r7, #20]
 800e9d8:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800e9da:	2200      	movs	r2, #0
 800e9dc:	2100      	movs	r1, #0
 800e9de:	2019      	movs	r0, #25
 800e9e0:	f002 fbf1 	bl	80111c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800e9e4:	2019      	movs	r0, #25
 800e9e6:	f002 fc0a 	bl	80111fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800e9ea:	e042      	b.n	800ea72 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e9f4:	d10e      	bne.n	800ea14 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800e9f6:	2300      	movs	r3, #0
 800e9f8:	613b      	str	r3, [r7, #16]
 800e9fa:	4b21      	ldr	r3, [pc, #132]	; (800ea80 <HAL_TIM_Base_MspInit+0xd4>)
 800e9fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e9fe:	4a20      	ldr	r2, [pc, #128]	; (800ea80 <HAL_TIM_Base_MspInit+0xd4>)
 800ea00:	f043 0301 	orr.w	r3, r3, #1
 800ea04:	6413      	str	r3, [r2, #64]	; 0x40
 800ea06:	4b1e      	ldr	r3, [pc, #120]	; (800ea80 <HAL_TIM_Base_MspInit+0xd4>)
 800ea08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea0a:	f003 0301 	and.w	r3, r3, #1
 800ea0e:	613b      	str	r3, [r7, #16]
 800ea10:	693b      	ldr	r3, [r7, #16]
}
 800ea12:	e02e      	b.n	800ea72 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM5)
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	4a1a      	ldr	r2, [pc, #104]	; (800ea84 <HAL_TIM_Base_MspInit+0xd8>)
 800ea1a:	4293      	cmp	r3, r2
 800ea1c:	d10e      	bne.n	800ea3c <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800ea1e:	2300      	movs	r3, #0
 800ea20:	60fb      	str	r3, [r7, #12]
 800ea22:	4b17      	ldr	r3, [pc, #92]	; (800ea80 <HAL_TIM_Base_MspInit+0xd4>)
 800ea24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea26:	4a16      	ldr	r2, [pc, #88]	; (800ea80 <HAL_TIM_Base_MspInit+0xd4>)
 800ea28:	f043 0308 	orr.w	r3, r3, #8
 800ea2c:	6413      	str	r3, [r2, #64]	; 0x40
 800ea2e:	4b14      	ldr	r3, [pc, #80]	; (800ea80 <HAL_TIM_Base_MspInit+0xd4>)
 800ea30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea32:	f003 0308 	and.w	r3, r3, #8
 800ea36:	60fb      	str	r3, [r7, #12]
 800ea38:	68fb      	ldr	r3, [r7, #12]
}
 800ea3a:	e01a      	b.n	800ea72 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM8)
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	4a11      	ldr	r2, [pc, #68]	; (800ea88 <HAL_TIM_Base_MspInit+0xdc>)
 800ea42:	4293      	cmp	r3, r2
 800ea44:	d115      	bne.n	800ea72 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800ea46:	2300      	movs	r3, #0
 800ea48:	60bb      	str	r3, [r7, #8]
 800ea4a:	4b0d      	ldr	r3, [pc, #52]	; (800ea80 <HAL_TIM_Base_MspInit+0xd4>)
 800ea4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ea4e:	4a0c      	ldr	r2, [pc, #48]	; (800ea80 <HAL_TIM_Base_MspInit+0xd4>)
 800ea50:	f043 0302 	orr.w	r3, r3, #2
 800ea54:	6453      	str	r3, [r2, #68]	; 0x44
 800ea56:	4b0a      	ldr	r3, [pc, #40]	; (800ea80 <HAL_TIM_Base_MspInit+0xd4>)
 800ea58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ea5a:	f003 0302 	and.w	r3, r3, #2
 800ea5e:	60bb      	str	r3, [r7, #8]
 800ea60:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 800ea62:	2200      	movs	r2, #0
 800ea64:	2101      	movs	r1, #1
 800ea66:	202c      	movs	r0, #44	; 0x2c
 800ea68:	f002 fbad 	bl	80111c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800ea6c:	202c      	movs	r0, #44	; 0x2c
 800ea6e:	f002 fbc6 	bl	80111fe <HAL_NVIC_EnableIRQ>
}
 800ea72:	bf00      	nop
 800ea74:	3718      	adds	r7, #24
 800ea76:	46bd      	mov	sp, r7
 800ea78:	bd80      	pop	{r7, pc}
 800ea7a:	bf00      	nop
 800ea7c:	40010000 	.word	0x40010000
 800ea80:	40023800 	.word	0x40023800
 800ea84:	40000c00 	.word	0x40000c00
 800ea88:	40010400 	.word	0x40010400

0800ea8c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b08c      	sub	sp, #48	; 0x30
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ea94:	f107 031c 	add.w	r3, r7, #28
 800ea98:	2200      	movs	r2, #0
 800ea9a:	601a      	str	r2, [r3, #0]
 800ea9c:	605a      	str	r2, [r3, #4]
 800ea9e:	609a      	str	r2, [r3, #8]
 800eaa0:	60da      	str	r2, [r3, #12]
 800eaa2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	4a32      	ldr	r2, [pc, #200]	; (800eb74 <HAL_TIM_Encoder_MspInit+0xe8>)
 800eaaa:	4293      	cmp	r3, r2
 800eaac:	d12c      	bne.n	800eb08 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800eaae:	2300      	movs	r3, #0
 800eab0:	61bb      	str	r3, [r7, #24]
 800eab2:	4b31      	ldr	r3, [pc, #196]	; (800eb78 <HAL_TIM_Encoder_MspInit+0xec>)
 800eab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eab6:	4a30      	ldr	r2, [pc, #192]	; (800eb78 <HAL_TIM_Encoder_MspInit+0xec>)
 800eab8:	f043 0302 	orr.w	r3, r3, #2
 800eabc:	6413      	str	r3, [r2, #64]	; 0x40
 800eabe:	4b2e      	ldr	r3, [pc, #184]	; (800eb78 <HAL_TIM_Encoder_MspInit+0xec>)
 800eac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eac2:	f003 0302 	and.w	r3, r3, #2
 800eac6:	61bb      	str	r3, [r7, #24]
 800eac8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800eaca:	2300      	movs	r3, #0
 800eacc:	617b      	str	r3, [r7, #20]
 800eace:	4b2a      	ldr	r3, [pc, #168]	; (800eb78 <HAL_TIM_Encoder_MspInit+0xec>)
 800ead0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ead2:	4a29      	ldr	r2, [pc, #164]	; (800eb78 <HAL_TIM_Encoder_MspInit+0xec>)
 800ead4:	f043 0301 	orr.w	r3, r3, #1
 800ead8:	6313      	str	r3, [r2, #48]	; 0x30
 800eada:	4b27      	ldr	r3, [pc, #156]	; (800eb78 <HAL_TIM_Encoder_MspInit+0xec>)
 800eadc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eade:	f003 0301 	and.w	r3, r3, #1
 800eae2:	617b      	str	r3, [r7, #20]
 800eae4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800eae6:	23c0      	movs	r3, #192	; 0xc0
 800eae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800eaea:	2302      	movs	r3, #2
 800eaec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eaee:	2300      	movs	r3, #0
 800eaf0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800eaf6:	2302      	movs	r3, #2
 800eaf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800eafa:	f107 031c 	add.w	r3, r7, #28
 800eafe:	4619      	mov	r1, r3
 800eb00:	481e      	ldr	r0, [pc, #120]	; (800eb7c <HAL_TIM_Encoder_MspInit+0xf0>)
 800eb02:	f003 f95f 	bl	8011dc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800eb06:	e030      	b.n	800eb6a <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	4a1c      	ldr	r2, [pc, #112]	; (800eb80 <HAL_TIM_Encoder_MspInit+0xf4>)
 800eb0e:	4293      	cmp	r3, r2
 800eb10:	d12b      	bne.n	800eb6a <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800eb12:	2300      	movs	r3, #0
 800eb14:	613b      	str	r3, [r7, #16]
 800eb16:	4b18      	ldr	r3, [pc, #96]	; (800eb78 <HAL_TIM_Encoder_MspInit+0xec>)
 800eb18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb1a:	4a17      	ldr	r2, [pc, #92]	; (800eb78 <HAL_TIM_Encoder_MspInit+0xec>)
 800eb1c:	f043 0304 	orr.w	r3, r3, #4
 800eb20:	6413      	str	r3, [r2, #64]	; 0x40
 800eb22:	4b15      	ldr	r3, [pc, #84]	; (800eb78 <HAL_TIM_Encoder_MspInit+0xec>)
 800eb24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb26:	f003 0304 	and.w	r3, r3, #4
 800eb2a:	613b      	str	r3, [r7, #16]
 800eb2c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800eb2e:	2300      	movs	r3, #0
 800eb30:	60fb      	str	r3, [r7, #12]
 800eb32:	4b11      	ldr	r3, [pc, #68]	; (800eb78 <HAL_TIM_Encoder_MspInit+0xec>)
 800eb34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb36:	4a10      	ldr	r2, [pc, #64]	; (800eb78 <HAL_TIM_Encoder_MspInit+0xec>)
 800eb38:	f043 0302 	orr.w	r3, r3, #2
 800eb3c:	6313      	str	r3, [r2, #48]	; 0x30
 800eb3e:	4b0e      	ldr	r3, [pc, #56]	; (800eb78 <HAL_TIM_Encoder_MspInit+0xec>)
 800eb40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb42:	f003 0302 	and.w	r3, r3, #2
 800eb46:	60fb      	str	r3, [r7, #12]
 800eb48:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800eb4a:	23c0      	movs	r3, #192	; 0xc0
 800eb4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800eb4e:	2302      	movs	r3, #2
 800eb50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eb52:	2300      	movs	r3, #0
 800eb54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800eb56:	2300      	movs	r3, #0
 800eb58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800eb5a:	2302      	movs	r3, #2
 800eb5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800eb5e:	f107 031c 	add.w	r3, r7, #28
 800eb62:	4619      	mov	r1, r3
 800eb64:	4807      	ldr	r0, [pc, #28]	; (800eb84 <HAL_TIM_Encoder_MspInit+0xf8>)
 800eb66:	f003 f92d 	bl	8011dc4 <HAL_GPIO_Init>
}
 800eb6a:	bf00      	nop
 800eb6c:	3730      	adds	r7, #48	; 0x30
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	bd80      	pop	{r7, pc}
 800eb72:	bf00      	nop
 800eb74:	40000400 	.word	0x40000400
 800eb78:	40023800 	.word	0x40023800
 800eb7c:	40020000 	.word	0x40020000
 800eb80:	40000800 	.word	0x40000800
 800eb84:	40020400 	.word	0x40020400

0800eb88 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800eb88:	b580      	push	{r7, lr}
 800eb8a:	b08c      	sub	sp, #48	; 0x30
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800eb90:	f107 031c 	add.w	r3, r7, #28
 800eb94:	2200      	movs	r2, #0
 800eb96:	601a      	str	r2, [r3, #0]
 800eb98:	605a      	str	r2, [r3, #4]
 800eb9a:	609a      	str	r2, [r3, #8]
 800eb9c:	60da      	str	r2, [r3, #12]
 800eb9e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eba8:	d11e      	bne.n	800ebe8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ebaa:	2300      	movs	r3, #0
 800ebac:	61bb      	str	r3, [r7, #24]
 800ebae:	4b43      	ldr	r3, [pc, #268]	; (800ecbc <HAL_TIM_MspPostInit+0x134>)
 800ebb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebb2:	4a42      	ldr	r2, [pc, #264]	; (800ecbc <HAL_TIM_MspPostInit+0x134>)
 800ebb4:	f043 0301 	orr.w	r3, r3, #1
 800ebb8:	6313      	str	r3, [r2, #48]	; 0x30
 800ebba:	4b40      	ldr	r3, [pc, #256]	; (800ecbc <HAL_TIM_MspPostInit+0x134>)
 800ebbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebbe:	f003 0301 	and.w	r3, r3, #1
 800ebc2:	61bb      	str	r3, [r7, #24]
 800ebc4:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800ebc6:	2308      	movs	r3, #8
 800ebc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ebca:	2302      	movs	r3, #2
 800ebcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ebce:	2300      	movs	r3, #0
 800ebd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ebd2:	2303      	movs	r3, #3
 800ebd4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800ebd6:	2301      	movs	r3, #1
 800ebd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ebda:	f107 031c 	add.w	r3, r7, #28
 800ebde:	4619      	mov	r1, r3
 800ebe0:	4837      	ldr	r0, [pc, #220]	; (800ecc0 <HAL_TIM_MspPostInit+0x138>)
 800ebe2:	f003 f8ef 	bl	8011dc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800ebe6:	e064      	b.n	800ecb2 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM5)
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	4a35      	ldr	r2, [pc, #212]	; (800ecc4 <HAL_TIM_MspPostInit+0x13c>)
 800ebee:	4293      	cmp	r3, r2
 800ebf0:	d11e      	bne.n	800ec30 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	617b      	str	r3, [r7, #20]
 800ebf6:	4b31      	ldr	r3, [pc, #196]	; (800ecbc <HAL_TIM_MspPostInit+0x134>)
 800ebf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebfa:	4a30      	ldr	r2, [pc, #192]	; (800ecbc <HAL_TIM_MspPostInit+0x134>)
 800ebfc:	f043 0301 	orr.w	r3, r3, #1
 800ec00:	6313      	str	r3, [r2, #48]	; 0x30
 800ec02:	4b2e      	ldr	r3, [pc, #184]	; (800ecbc <HAL_TIM_MspPostInit+0x134>)
 800ec04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec06:	f003 0301 	and.w	r3, r3, #1
 800ec0a:	617b      	str	r3, [r7, #20]
 800ec0c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800ec0e:	2302      	movs	r3, #2
 800ec10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ec12:	2302      	movs	r3, #2
 800ec14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec16:	2300      	movs	r3, #0
 800ec18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800ec1e:	2302      	movs	r3, #2
 800ec20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ec22:	f107 031c 	add.w	r3, r7, #28
 800ec26:	4619      	mov	r1, r3
 800ec28:	4825      	ldr	r0, [pc, #148]	; (800ecc0 <HAL_TIM_MspPostInit+0x138>)
 800ec2a:	f003 f8cb 	bl	8011dc4 <HAL_GPIO_Init>
}
 800ec2e:	e040      	b.n	800ecb2 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	4a24      	ldr	r2, [pc, #144]	; (800ecc8 <HAL_TIM_MspPostInit+0x140>)
 800ec36:	4293      	cmp	r3, r2
 800ec38:	d13b      	bne.n	800ecb2 <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	613b      	str	r3, [r7, #16]
 800ec3e:	4b1f      	ldr	r3, [pc, #124]	; (800ecbc <HAL_TIM_MspPostInit+0x134>)
 800ec40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec42:	4a1e      	ldr	r2, [pc, #120]	; (800ecbc <HAL_TIM_MspPostInit+0x134>)
 800ec44:	f043 0301 	orr.w	r3, r3, #1
 800ec48:	6313      	str	r3, [r2, #48]	; 0x30
 800ec4a:	4b1c      	ldr	r3, [pc, #112]	; (800ecbc <HAL_TIM_MspPostInit+0x134>)
 800ec4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec4e:	f003 0301 	and.w	r3, r3, #1
 800ec52:	613b      	str	r3, [r7, #16]
 800ec54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ec56:	2300      	movs	r3, #0
 800ec58:	60fb      	str	r3, [r7, #12]
 800ec5a:	4b18      	ldr	r3, [pc, #96]	; (800ecbc <HAL_TIM_MspPostInit+0x134>)
 800ec5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec5e:	4a17      	ldr	r2, [pc, #92]	; (800ecbc <HAL_TIM_MspPostInit+0x134>)
 800ec60:	f043 0304 	orr.w	r3, r3, #4
 800ec64:	6313      	str	r3, [r2, #48]	; 0x30
 800ec66:	4b15      	ldr	r3, [pc, #84]	; (800ecbc <HAL_TIM_MspPostInit+0x134>)
 800ec68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec6a:	f003 0304 	and.w	r3, r3, #4
 800ec6e:	60fb      	str	r3, [r7, #12]
 800ec70:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800ec72:	2320      	movs	r3, #32
 800ec74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ec76:	2302      	movs	r3, #2
 800ec78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ec7e:	2300      	movs	r3, #0
 800ec80:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800ec82:	2303      	movs	r3, #3
 800ec84:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ec86:	f107 031c 	add.w	r3, r7, #28
 800ec8a:	4619      	mov	r1, r3
 800ec8c:	480c      	ldr	r0, [pc, #48]	; (800ecc0 <HAL_TIM_MspPostInit+0x138>)
 800ec8e:	f003 f899 	bl	8011dc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800ec92:	2340      	movs	r3, #64	; 0x40
 800ec94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ec96:	2302      	movs	r3, #2
 800ec98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ec9e:	2300      	movs	r3, #0
 800eca0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800eca2:	2303      	movs	r3, #3
 800eca4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800eca6:	f107 031c 	add.w	r3, r7, #28
 800ecaa:	4619      	mov	r1, r3
 800ecac:	4807      	ldr	r0, [pc, #28]	; (800eccc <HAL_TIM_MspPostInit+0x144>)
 800ecae:	f003 f889 	bl	8011dc4 <HAL_GPIO_Init>
}
 800ecb2:	bf00      	nop
 800ecb4:	3730      	adds	r7, #48	; 0x30
 800ecb6:	46bd      	mov	sp, r7
 800ecb8:	bd80      	pop	{r7, pc}
 800ecba:	bf00      	nop
 800ecbc:	40023800 	.word	0x40023800
 800ecc0:	40020000 	.word	0x40020000
 800ecc4:	40000c00 	.word	0x40000c00
 800ecc8:	40010400 	.word	0x40010400
 800eccc:	40020800 	.word	0x40020800

0800ecd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800ecd0:	b580      	push	{r7, lr}
 800ecd2:	b08a      	sub	sp, #40	; 0x28
 800ecd4:	af00      	add	r7, sp, #0
 800ecd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ecd8:	f107 0314 	add.w	r3, r7, #20
 800ecdc:	2200      	movs	r2, #0
 800ecde:	601a      	str	r2, [r3, #0]
 800ece0:	605a      	str	r2, [r3, #4]
 800ece2:	609a      	str	r2, [r3, #8]
 800ece4:	60da      	str	r2, [r3, #12]
 800ece6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	4a19      	ldr	r2, [pc, #100]	; (800ed54 <HAL_UART_MspInit+0x84>)
 800ecee:	4293      	cmp	r3, r2
 800ecf0:	d12c      	bne.n	800ed4c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	613b      	str	r3, [r7, #16]
 800ecf6:	4b18      	ldr	r3, [pc, #96]	; (800ed58 <HAL_UART_MspInit+0x88>)
 800ecf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ecfa:	4a17      	ldr	r2, [pc, #92]	; (800ed58 <HAL_UART_MspInit+0x88>)
 800ecfc:	f043 0310 	orr.w	r3, r3, #16
 800ed00:	6453      	str	r3, [r2, #68]	; 0x44
 800ed02:	4b15      	ldr	r3, [pc, #84]	; (800ed58 <HAL_UART_MspInit+0x88>)
 800ed04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ed06:	f003 0310 	and.w	r3, r3, #16
 800ed0a:	613b      	str	r3, [r7, #16]
 800ed0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ed0e:	2300      	movs	r3, #0
 800ed10:	60fb      	str	r3, [r7, #12]
 800ed12:	4b11      	ldr	r3, [pc, #68]	; (800ed58 <HAL_UART_MspInit+0x88>)
 800ed14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed16:	4a10      	ldr	r2, [pc, #64]	; (800ed58 <HAL_UART_MspInit+0x88>)
 800ed18:	f043 0301 	orr.w	r3, r3, #1
 800ed1c:	6313      	str	r3, [r2, #48]	; 0x30
 800ed1e:	4b0e      	ldr	r3, [pc, #56]	; (800ed58 <HAL_UART_MspInit+0x88>)
 800ed20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed22:	f003 0301 	and.w	r3, r3, #1
 800ed26:	60fb      	str	r3, [r7, #12]
 800ed28:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800ed2a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800ed2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ed30:	2302      	movs	r3, #2
 800ed32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ed34:	2300      	movs	r3, #0
 800ed36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ed38:	2303      	movs	r3, #3
 800ed3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800ed3c:	2307      	movs	r3, #7
 800ed3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ed40:	f107 0314 	add.w	r3, r7, #20
 800ed44:	4619      	mov	r1, r3
 800ed46:	4805      	ldr	r0, [pc, #20]	; (800ed5c <HAL_UART_MspInit+0x8c>)
 800ed48:	f003 f83c 	bl	8011dc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800ed4c:	bf00      	nop
 800ed4e:	3728      	adds	r7, #40	; 0x28
 800ed50:	46bd      	mov	sp, r7
 800ed52:	bd80      	pop	{r7, pc}
 800ed54:	40011000 	.word	0x40011000
 800ed58:	40023800 	.word	0x40023800
 800ed5c:	40020000 	.word	0x40020000

0800ed60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ed60:	b480      	push	{r7}
 800ed62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800ed64:	e7fe      	b.n	800ed64 <NMI_Handler+0x4>

0800ed66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ed66:	b480      	push	{r7}
 800ed68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800ed6a:	e7fe      	b.n	800ed6a <HardFault_Handler+0x4>

0800ed6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ed6c:	b480      	push	{r7}
 800ed6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800ed70:	e7fe      	b.n	800ed70 <MemManage_Handler+0x4>

0800ed72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ed72:	b480      	push	{r7}
 800ed74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800ed76:	e7fe      	b.n	800ed76 <BusFault_Handler+0x4>

0800ed78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ed78:	b480      	push	{r7}
 800ed7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ed7c:	e7fe      	b.n	800ed7c <UsageFault_Handler+0x4>

0800ed7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ed7e:	b480      	push	{r7}
 800ed80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800ed82:	bf00      	nop
 800ed84:	46bd      	mov	sp, r7
 800ed86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed8a:	4770      	bx	lr

0800ed8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ed8c:	b480      	push	{r7}
 800ed8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800ed90:	bf00      	nop
 800ed92:	46bd      	mov	sp, r7
 800ed94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed98:	4770      	bx	lr

0800ed9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800ed9a:	b480      	push	{r7}
 800ed9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800ed9e:	bf00      	nop
 800eda0:	46bd      	mov	sp, r7
 800eda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eda6:	4770      	bx	lr

0800eda8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800eda8:	b580      	push	{r7, lr}
 800edaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800edac:	f001 fcb0 	bl	8010710 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800edb0:	bf00      	nop
 800edb2:	bd80      	pop	{r7, pc}

0800edb4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800edb4:	b580      	push	{r7, lr}
 800edb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800edb8:	4802      	ldr	r0, [pc, #8]	; (800edc4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800edba:	f004 ff2f 	bl	8013c1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800edbe:	bf00      	nop
 800edc0:	bd80      	pop	{r7, pc}
 800edc2:	bf00      	nop
 800edc4:	20000df0 	.word	0x20000df0

0800edc8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800edc8:	b580      	push	{r7, lr}
 800edca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800edcc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800edd0:	f003 f9ac 	bl	801212c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800edd4:	bf00      	nop
 800edd6:	bd80      	pop	{r7, pc}

0800edd8 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800edd8:	b580      	push	{r7, lr}
 800edda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800eddc:	4802      	ldr	r0, [pc, #8]	; (800ede8 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800edde:	f004 ff1d 	bl	8013c1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800ede2:	bf00      	nop
 800ede4:	bd80      	pop	{r7, pc}
 800ede6:	bf00      	nop
 800ede8:	20000ba8 	.word	0x20000ba8

0800edec <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800edec:	b580      	push	{r7, lr}
 800edee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800edf0:	4802      	ldr	r0, [pc, #8]	; (800edfc <DMA2_Stream0_IRQHandler+0x10>)
 800edf2:	f002 fb95 	bl	8011520 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800edf6:	bf00      	nop
 800edf8:	bd80      	pop	{r7, pc}
 800edfa:	bf00      	nop
 800edfc:	20000d90 	.word	0x20000d90

0800ee00 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800ee04:	4802      	ldr	r0, [pc, #8]	; (800ee10 <DMA2_Stream2_IRQHandler+0x10>)
 800ee06:	f002 fb8b 	bl	8011520 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800ee0a:	bf00      	nop
 800ee0c:	bd80      	pop	{r7, pc}
 800ee0e:	bf00      	nop
 800ee10:	20000e30 	.word	0x20000e30

0800ee14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800ee14:	b480      	push	{r7}
 800ee16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800ee18:	4b08      	ldr	r3, [pc, #32]	; (800ee3c <SystemInit+0x28>)
 800ee1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ee1e:	4a07      	ldr	r2, [pc, #28]	; (800ee3c <SystemInit+0x28>)
 800ee20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ee24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800ee28:	4b04      	ldr	r3, [pc, #16]	; (800ee3c <SystemInit+0x28>)
 800ee2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800ee2e:	609a      	str	r2, [r3, #8]
#endif
}
 800ee30:	bf00      	nop
 800ee32:	46bd      	mov	sp, r7
 800ee34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee38:	4770      	bx	lr
 800ee3a:	bf00      	nop
 800ee3c:	e000ed00 	.word	0xe000ed00

0800ee40 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800ee40:	b580      	push	{r7, lr}
 800ee42:	b086      	sub	sp, #24
 800ee44:	af00      	add	r7, sp, #0
 800ee46:	60f8      	str	r0, [r7, #12]
 800ee48:	60b9      	str	r1, [r7, #8]
 800ee4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ee4c:	2300      	movs	r3, #0
 800ee4e:	617b      	str	r3, [r7, #20]
 800ee50:	e00a      	b.n	800ee68 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800ee52:	f7fe fe5d 	bl	800db10 <__io_getchar>
 800ee56:	4601      	mov	r1, r0
 800ee58:	68bb      	ldr	r3, [r7, #8]
 800ee5a:	1c5a      	adds	r2, r3, #1
 800ee5c:	60ba      	str	r2, [r7, #8]
 800ee5e:	b2ca      	uxtb	r2, r1
 800ee60:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ee62:	697b      	ldr	r3, [r7, #20]
 800ee64:	3301      	adds	r3, #1
 800ee66:	617b      	str	r3, [r7, #20]
 800ee68:	697a      	ldr	r2, [r7, #20]
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	429a      	cmp	r2, r3
 800ee6e:	dbf0      	blt.n	800ee52 <_read+0x12>
	}

return len;
 800ee70:	687b      	ldr	r3, [r7, #4]
}
 800ee72:	4618      	mov	r0, r3
 800ee74:	3718      	adds	r7, #24
 800ee76:	46bd      	mov	sp, r7
 800ee78:	bd80      	pop	{r7, pc}

0800ee7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800ee7a:	b580      	push	{r7, lr}
 800ee7c:	b086      	sub	sp, #24
 800ee7e:	af00      	add	r7, sp, #0
 800ee80:	60f8      	str	r0, [r7, #12]
 800ee82:	60b9      	str	r1, [r7, #8]
 800ee84:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ee86:	2300      	movs	r3, #0
 800ee88:	617b      	str	r3, [r7, #20]
 800ee8a:	e009      	b.n	800eea0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800ee8c:	68bb      	ldr	r3, [r7, #8]
 800ee8e:	1c5a      	adds	r2, r3, #1
 800ee90:	60ba      	str	r2, [r7, #8]
 800ee92:	781b      	ldrb	r3, [r3, #0]
 800ee94:	4618      	mov	r0, r3
 800ee96:	f7fe fe29 	bl	800daec <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ee9a:	697b      	ldr	r3, [r7, #20]
 800ee9c:	3301      	adds	r3, #1
 800ee9e:	617b      	str	r3, [r7, #20]
 800eea0:	697a      	ldr	r2, [r7, #20]
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	429a      	cmp	r2, r3
 800eea6:	dbf1      	blt.n	800ee8c <_write+0x12>
	}
	return len;
 800eea8:	687b      	ldr	r3, [r7, #4]
}
 800eeaa:	4618      	mov	r0, r3
 800eeac:	3718      	adds	r7, #24
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	bd80      	pop	{r7, pc}

0800eeb2 <_close>:

int _close(int file)
{
 800eeb2:	b480      	push	{r7}
 800eeb4:	b083      	sub	sp, #12
 800eeb6:	af00      	add	r7, sp, #0
 800eeb8:	6078      	str	r0, [r7, #4]
	return -1;
 800eeba:	f04f 33ff 	mov.w	r3, #4294967295
}
 800eebe:	4618      	mov	r0, r3
 800eec0:	370c      	adds	r7, #12
 800eec2:	46bd      	mov	sp, r7
 800eec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec8:	4770      	bx	lr

0800eeca <_fstat>:


int _fstat(int file, struct stat *st)
{
 800eeca:	b480      	push	{r7}
 800eecc:	b083      	sub	sp, #12
 800eece:	af00      	add	r7, sp, #0
 800eed0:	6078      	str	r0, [r7, #4]
 800eed2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800eed4:	683b      	ldr	r3, [r7, #0]
 800eed6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800eeda:	605a      	str	r2, [r3, #4]
	return 0;
 800eedc:	2300      	movs	r3, #0
}
 800eede:	4618      	mov	r0, r3
 800eee0:	370c      	adds	r7, #12
 800eee2:	46bd      	mov	sp, r7
 800eee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee8:	4770      	bx	lr

0800eeea <_isatty>:

int _isatty(int file)
{
 800eeea:	b480      	push	{r7}
 800eeec:	b083      	sub	sp, #12
 800eeee:	af00      	add	r7, sp, #0
 800eef0:	6078      	str	r0, [r7, #4]
	return 1;
 800eef2:	2301      	movs	r3, #1
}
 800eef4:	4618      	mov	r0, r3
 800eef6:	370c      	adds	r7, #12
 800eef8:	46bd      	mov	sp, r7
 800eefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefe:	4770      	bx	lr

0800ef00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800ef00:	b480      	push	{r7}
 800ef02:	b085      	sub	sp, #20
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	60f8      	str	r0, [r7, #12]
 800ef08:	60b9      	str	r1, [r7, #8]
 800ef0a:	607a      	str	r2, [r7, #4]
	return 0;
 800ef0c:	2300      	movs	r3, #0
}
 800ef0e:	4618      	mov	r0, r3
 800ef10:	3714      	adds	r7, #20
 800ef12:	46bd      	mov	sp, r7
 800ef14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef18:	4770      	bx	lr
	...

0800ef1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800ef1c:	b580      	push	{r7, lr}
 800ef1e:	b086      	sub	sp, #24
 800ef20:	af00      	add	r7, sp, #0
 800ef22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800ef24:	4a14      	ldr	r2, [pc, #80]	; (800ef78 <_sbrk+0x5c>)
 800ef26:	4b15      	ldr	r3, [pc, #84]	; (800ef7c <_sbrk+0x60>)
 800ef28:	1ad3      	subs	r3, r2, r3
 800ef2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800ef2c:	697b      	ldr	r3, [r7, #20]
 800ef2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800ef30:	4b13      	ldr	r3, [pc, #76]	; (800ef80 <_sbrk+0x64>)
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d102      	bne.n	800ef3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800ef38:	4b11      	ldr	r3, [pc, #68]	; (800ef80 <_sbrk+0x64>)
 800ef3a:	4a12      	ldr	r2, [pc, #72]	; (800ef84 <_sbrk+0x68>)
 800ef3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800ef3e:	4b10      	ldr	r3, [pc, #64]	; (800ef80 <_sbrk+0x64>)
 800ef40:	681a      	ldr	r2, [r3, #0]
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	4413      	add	r3, r2
 800ef46:	693a      	ldr	r2, [r7, #16]
 800ef48:	429a      	cmp	r2, r3
 800ef4a:	d207      	bcs.n	800ef5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800ef4c:	f006 fbf2 	bl	8015734 <__errno>
 800ef50:	4602      	mov	r2, r0
 800ef52:	230c      	movs	r3, #12
 800ef54:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800ef56:	f04f 33ff 	mov.w	r3, #4294967295
 800ef5a:	e009      	b.n	800ef70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800ef5c:	4b08      	ldr	r3, [pc, #32]	; (800ef80 <_sbrk+0x64>)
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800ef62:	4b07      	ldr	r3, [pc, #28]	; (800ef80 <_sbrk+0x64>)
 800ef64:	681a      	ldr	r2, [r3, #0]
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	4413      	add	r3, r2
 800ef6a:	4a05      	ldr	r2, [pc, #20]	; (800ef80 <_sbrk+0x64>)
 800ef6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800ef6e:	68fb      	ldr	r3, [r7, #12]
}
 800ef70:	4618      	mov	r0, r3
 800ef72:	3718      	adds	r7, #24
 800ef74:	46bd      	mov	sp, r7
 800ef76:	bd80      	pop	{r7, pc}
 800ef78:	20020000 	.word	0x20020000
 800ef7c:	00000400 	.word	0x00000400
 800ef80:	20000238 	.word	0x20000238
 800ef84:	20000eb8 	.word	0x20000eb8

0800ef88 <ADCStart>:
#include <stdio.h>
uint32_t adc1[3]={0};
uint32_t adc2[2]={0};

void ADCStart()
{  //ADDMA
 800ef88:	b580      	push	{r7, lr}
 800ef8a:	af00      	add	r7, sp, #0
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc1, 3) != HAL_OK)
 800ef8c:	2203      	movs	r2, #3
 800ef8e:	490a      	ldr	r1, [pc, #40]	; (800efb8 <ADCStart+0x30>)
 800ef90:	480a      	ldr	r0, [pc, #40]	; (800efbc <ADCStart+0x34>)
 800ef92:	f001 fc43 	bl	801081c <HAL_ADC_Start_DMA>
 800ef96:	4603      	mov	r3, r0
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d001      	beq.n	800efa0 <ADCStart+0x18>
	{
		Error_Handler();
 800ef9c:	f7ff fb9a 	bl	800e6d4 <Error_Handler>
	}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2) != HAL_OK)
 800efa0:	2202      	movs	r2, #2
 800efa2:	4907      	ldr	r1, [pc, #28]	; (800efc0 <ADCStart+0x38>)
 800efa4:	4807      	ldr	r0, [pc, #28]	; (800efc4 <ADCStart+0x3c>)
 800efa6:	f001 fc39 	bl	801081c <HAL_ADC_Start_DMA>
 800efaa:	4603      	mov	r3, r0
 800efac:	2b00      	cmp	r3, #0
 800efae:	d001      	beq.n	800efb4 <ADCStart+0x2c>
	{
		Error_Handler();
 800efb0:	f7ff fb90 	bl	800e6d4 <Error_Handler>
	}

}
 800efb4:	bf00      	nop
 800efb6:	bd80      	pop	{r7, pc}
 800efb8:	200002bc 	.word	0x200002bc
 800efbc:	20000d08 	.word	0x20000d08
 800efc0:	200002c8 	.word	0x200002c8
 800efc4:	20000c28 	.word	0x20000c28

0800efc8 <ADCStop>:
void ADCStop()
{
 800efc8:	b580      	push	{r7, lr}
 800efca:	af00      	add	r7, sp, #0
	if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 800efcc:	480e      	ldr	r0, [pc, #56]	; (800f008 <ADCStop+0x40>)
 800efce:	f001 fd17 	bl	8010a00 <HAL_ADC_Stop_DMA>
 800efd2:	4603      	mov	r3, r0
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d007      	beq.n	800efe8 <ADCStop+0x20>
	{
		printf("\r\n");
 800efd8:	480c      	ldr	r0, [pc, #48]	; (800f00c <ADCStop+0x44>)
 800efda:	f007 fa9b 	bl	8016514 <puts>
		Error_Handler();
 800efde:	f7ff fb79 	bl	800e6d4 <Error_Handler>
		printf("\r\n");
 800efe2:	480b      	ldr	r0, [pc, #44]	; (800f010 <ADCStop+0x48>)
 800efe4:	f007 fa96 	bl	8016514 <puts>
	}
	if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK)
 800efe8:	480a      	ldr	r0, [pc, #40]	; (800f014 <ADCStop+0x4c>)
 800efea:	f001 fd09 	bl	8010a00 <HAL_ADC_Stop_DMA>
 800efee:	4603      	mov	r3, r0
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d007      	beq.n	800f004 <ADCStop+0x3c>
	{
		printf("\r\n");
 800eff4:	4808      	ldr	r0, [pc, #32]	; (800f018 <ADCStop+0x50>)
 800eff6:	f007 fa8d 	bl	8016514 <puts>
		Error_Handler();
 800effa:	f7ff fb6b 	bl	800e6d4 <Error_Handler>
		printf("\r\n");
 800effe:	4807      	ldr	r0, [pc, #28]	; (800f01c <ADCStop+0x54>)
 800f000:	f007 fa88 	bl	8016514 <puts>
	}
}
 800f004:	bf00      	nop
 800f006:	bd80      	pop	{r7, pc}
 800f008:	20000d08 	.word	0x20000d08
 800f00c:	0801a8e8 	.word	0x0801a8e8
 800f010:	0801a8f0 	.word	0x0801a8f0
 800f014:	20000c28 	.word	0x20000c28
 800f018:	0801a8f8 	.word	0x0801a8f8
 800f01c:	0801a900 	.word	0x0801a900

0800f020 <FLASH_Unlock>:
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;
uint32_t run_log_address;


inline static void FLASH_Unlock(void)
{
 800f020:	b480      	push	{r7}
 800f022:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 800f024:	4b05      	ldr	r3, [pc, #20]	; (800f03c <FLASH_Unlock+0x1c>)
 800f026:	4a06      	ldr	r2, [pc, #24]	; (800f040 <FLASH_Unlock+0x20>)
 800f028:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800f02a:	4b04      	ldr	r3, [pc, #16]	; (800f03c <FLASH_Unlock+0x1c>)
 800f02c:	4a05      	ldr	r2, [pc, #20]	; (800f044 <FLASH_Unlock+0x24>)
 800f02e:	605a      	str	r2, [r3, #4]
}
 800f030:	bf00      	nop
 800f032:	46bd      	mov	sp, r7
 800f034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f038:	4770      	bx	lr
 800f03a:	bf00      	nop
 800f03c:	40023c00 	.word	0x40023c00
 800f040:	45670123 	.word	0x45670123
 800f044:	cdef89ab 	.word	0xcdef89ab

0800f048 <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 800f048:	b480      	push	{r7}
 800f04a:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 800f04c:	4b05      	ldr	r3, [pc, #20]	; (800f064 <FLASH_Lock+0x1c>)
 800f04e:	691b      	ldr	r3, [r3, #16]
 800f050:	4a04      	ldr	r2, [pc, #16]	; (800f064 <FLASH_Lock+0x1c>)
 800f052:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800f056:	6113      	str	r3, [r2, #16]

}
 800f058:	bf00      	nop
 800f05a:	46bd      	mov	sp, r7
 800f05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f060:	4770      	bx	lr
 800f062:	bf00      	nop
 800f064:	40023c00 	.word	0x40023c00

0800f068 <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 800f068:	b480      	push	{r7}
 800f06a:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800f06c:	bf00      	nop
 800f06e:	4b05      	ldr	r3, [pc, #20]	; (800f084 <FLASH_WaitBusy+0x1c>)
 800f070:	68db      	ldr	r3, [r3, #12]
 800f072:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f076:	2b00      	cmp	r3, #0
 800f078:	d1f9      	bne.n	800f06e <FLASH_WaitBusy+0x6>
}
 800f07a:	bf00      	nop
 800f07c:	46bd      	mov	sp, r7
 800f07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f082:	4770      	bx	lr
 800f084:	40023c00 	.word	0x40023c00

0800f088 <FLASH_Write_Word>:

	FLASH_Lock();
}

void FLASH_Write_Word(uint32_t address, uint32_t data)
{
 800f088:	b580      	push	{r7, lr}
 800f08a:	b082      	sub	sp, #8
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	6078      	str	r0, [r7, #4]
 800f090:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800f092:	f7ff ffc5 	bl	800f020 <FLASH_Unlock>

	FLASH_WaitBusy();
 800f096:	f7ff ffe7 	bl	800f068 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800f09a:	4b0e      	ldr	r3, [pc, #56]	; (800f0d4 <FLASH_Write_Word+0x4c>)
 800f09c:	691b      	ldr	r3, [r3, #16]
 800f09e:	4a0d      	ldr	r2, [pc, #52]	; (800f0d4 <FLASH_Write_Word+0x4c>)
 800f0a0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f0a4:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800f0a6:	4b0b      	ldr	r3, [pc, #44]	; (800f0d4 <FLASH_Write_Word+0x4c>)
 800f0a8:	691b      	ldr	r3, [r3, #16]
 800f0aa:	4a0a      	ldr	r2, [pc, #40]	; (800f0d4 <FLASH_Write_Word+0x4c>)
 800f0ac:	f043 0301 	orr.w	r3, r3, #1
 800f0b0:	6113      	str	r3, [r2, #16]

	*(__IO uint32_t*)address = data;
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	683a      	ldr	r2, [r7, #0]
 800f0b6:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800f0b8:	f7ff ffd6 	bl	800f068 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800f0bc:	4b05      	ldr	r3, [pc, #20]	; (800f0d4 <FLASH_Write_Word+0x4c>)
 800f0be:	691b      	ldr	r3, [r3, #16]
 800f0c0:	4a04      	ldr	r2, [pc, #16]	; (800f0d4 <FLASH_Write_Word+0x4c>)
 800f0c2:	f023 0301 	bic.w	r3, r3, #1
 800f0c6:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800f0c8:	f7ff ffbe 	bl	800f048 <FLASH_Lock>
}
 800f0cc:	bf00      	nop
 800f0ce:	3708      	adds	r7, #8
 800f0d0:	46bd      	mov	sp, r7
 800f0d2:	bd80      	pop	{r7, pc}
 800f0d4:	40023c00 	.word	0x40023c00

0800f0d8 <FLASH_Read_Word>:
void FLASH_Read_Word(uint32_t address, uint32_t * data)
{
 800f0d8:	b580      	push	{r7, lr}
 800f0da:	b082      	sub	sp, #8
 800f0dc:	af00      	add	r7, sp, #0
 800f0de:	6078      	str	r0, [r7, #4]
 800f0e0:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800f0e2:	f7ff ff9d 	bl	800f020 <FLASH_Unlock>

	FLASH_WaitBusy();
 800f0e6:	f7ff ffbf 	bl	800f068 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800f0ea:	4b0f      	ldr	r3, [pc, #60]	; (800f128 <FLASH_Read_Word+0x50>)
 800f0ec:	691b      	ldr	r3, [r3, #16]
 800f0ee:	4a0e      	ldr	r2, [pc, #56]	; (800f128 <FLASH_Read_Word+0x50>)
 800f0f0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f0f4:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800f0f6:	4b0c      	ldr	r3, [pc, #48]	; (800f128 <FLASH_Read_Word+0x50>)
 800f0f8:	691b      	ldr	r3, [r3, #16]
 800f0fa:	4a0b      	ldr	r2, [pc, #44]	; (800f128 <FLASH_Read_Word+0x50>)
 800f0fc:	f043 0301 	orr.w	r3, r3, #1
 800f100:	6113      	str	r3, [r2, #16]

	* data = *(__IO uint32_t*)address;
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	681a      	ldr	r2, [r3, #0]
 800f106:	683b      	ldr	r3, [r7, #0]
 800f108:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800f10a:	f7ff ffad 	bl	800f068 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800f10e:	4b06      	ldr	r3, [pc, #24]	; (800f128 <FLASH_Read_Word+0x50>)
 800f110:	691b      	ldr	r3, [r3, #16]
 800f112:	4a05      	ldr	r2, [pc, #20]	; (800f128 <FLASH_Read_Word+0x50>)
 800f114:	f023 0301 	bic.w	r3, r3, #1
 800f118:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800f11a:	f7ff ff95 	bl	800f048 <FLASH_Lock>
}
 800f11e:	bf00      	nop
 800f120:	3708      	adds	r7, #8
 800f122:	46bd      	mov	sp, r7
 800f124:	bd80      	pop	{r7, pc}
 800f126:	bf00      	nop
 800f128:	40023c00 	.word	0x40023c00

0800f12c <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 800f12c:	b580      	push	{r7, lr}
 800f12e:	b082      	sub	sp, #8
 800f130:	af00      	add	r7, sp, #0
 800f132:	6078      	str	r0, [r7, #4]
 800f134:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 800f138:	f7ff ff72 	bl	800f020 <FLASH_Unlock>

	FLASH_WaitBusy();
 800f13c:	f7ff ff94 	bl	800f068 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800f140:	4b0e      	ldr	r3, [pc, #56]	; (800f17c <FLASH_Write_Word_F+0x50>)
 800f142:	691b      	ldr	r3, [r3, #16]
 800f144:	4a0d      	ldr	r2, [pc, #52]	; (800f17c <FLASH_Write_Word_F+0x50>)
 800f146:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f14a:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800f14c:	4b0b      	ldr	r3, [pc, #44]	; (800f17c <FLASH_Write_Word_F+0x50>)
 800f14e:	691b      	ldr	r3, [r3, #16]
 800f150:	4a0a      	ldr	r2, [pc, #40]	; (800f17c <FLASH_Write_Word_F+0x50>)
 800f152:	f043 0301 	orr.w	r3, r3, #1
 800f156:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	683a      	ldr	r2, [r7, #0]
 800f15c:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800f15e:	f7ff ff83 	bl	800f068 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800f162:	4b06      	ldr	r3, [pc, #24]	; (800f17c <FLASH_Write_Word_F+0x50>)
 800f164:	691b      	ldr	r3, [r3, #16]
 800f166:	4a05      	ldr	r2, [pc, #20]	; (800f17c <FLASH_Write_Word_F+0x50>)
 800f168:	f023 0301 	bic.w	r3, r3, #1
 800f16c:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800f16e:	f7ff ff6b 	bl	800f048 <FLASH_Lock>
}
 800f172:	bf00      	nop
 800f174:	3708      	adds	r7, #8
 800f176:	46bd      	mov	sp, r7
 800f178:	bd80      	pop	{r7, pc}
 800f17a:	bf00      	nop
 800f17c:	40023c00 	.word	0x40023c00

0800f180 <FLASH_Read_Word_F>:
void FLASH_Read_Word_F(uint32_t address, float * data)
{
 800f180:	b580      	push	{r7, lr}
 800f182:	b082      	sub	sp, #8
 800f184:	af00      	add	r7, sp, #0
 800f186:	6078      	str	r0, [r7, #4]
 800f188:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800f18a:	f7ff ff49 	bl	800f020 <FLASH_Unlock>

	FLASH_WaitBusy();
 800f18e:	f7ff ff6b 	bl	800f068 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800f192:	4b0f      	ldr	r3, [pc, #60]	; (800f1d0 <FLASH_Read_Word_F+0x50>)
 800f194:	691b      	ldr	r3, [r3, #16]
 800f196:	4a0e      	ldr	r2, [pc, #56]	; (800f1d0 <FLASH_Read_Word_F+0x50>)
 800f198:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f19c:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800f19e:	4b0c      	ldr	r3, [pc, #48]	; (800f1d0 <FLASH_Read_Word_F+0x50>)
 800f1a0:	691b      	ldr	r3, [r3, #16]
 800f1a2:	4a0b      	ldr	r2, [pc, #44]	; (800f1d0 <FLASH_Read_Word_F+0x50>)
 800f1a4:	f043 0301 	orr.w	r3, r3, #1
 800f1a8:	6113      	str	r3, [r2, #16]

	* data = *(__IO float*)address;
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	681a      	ldr	r2, [r3, #0]
 800f1ae:	683b      	ldr	r3, [r7, #0]
 800f1b0:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800f1b2:	f7ff ff59 	bl	800f068 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800f1b6:	4b06      	ldr	r3, [pc, #24]	; (800f1d0 <FLASH_Read_Word_F+0x50>)
 800f1b8:	691b      	ldr	r3, [r3, #16]
 800f1ba:	4a05      	ldr	r2, [pc, #20]	; (800f1d0 <FLASH_Read_Word_F+0x50>)
 800f1bc:	f023 0301 	bic.w	r3, r3, #1
 800f1c0:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800f1c2:	f7ff ff41 	bl	800f048 <FLASH_Lock>
}
 800f1c6:	bf00      	nop
 800f1c8:	3708      	adds	r7, #8
 800f1ca:	46bd      	mov	sp, r7
 800f1cc:	bd80      	pop	{r7, pc}
 800f1ce:	bf00      	nop
 800f1d0:	40023c00 	.word	0x40023c00

0800f1d4 <Flash_clear_sector1>:
//char _backup_flash_start_3;
//char _backup_flash_start_11;
// 

bool Flash_clear_sector1()// Flashsectoe1
{
 800f1d4:	b580      	push	{r7, lr}
 800f1d6:	b088      	sub	sp, #32
 800f1d8:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800f1da:	f002 fc09 	bl	80119f0 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800f1de:	2300      	movs	r3, #0
 800f1e0:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_1;
 800f1e2:	2301      	movs	r3, #1
 800f1e4:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800f1e6:	2302      	movs	r3, #2
 800f1e8:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800f1ea:	2301      	movs	r3, #1
 800f1ec:	617b      	str	r3, [r7, #20]

    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800f1ee:	1d3a      	adds	r2, r7, #4
 800f1f0:	f107 0308 	add.w	r3, r7, #8
 800f1f4:	4611      	mov	r1, r2
 800f1f6:	4618      	mov	r0, r3
 800f1f8:	f002 fcc2 	bl	8011b80 <HAL_FLASHEx_Erase>
 800f1fc:	4603      	mov	r3, r0
 800f1fe:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 800f200:	f002 fc18 	bl	8011a34 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800f204:	7ffb      	ldrb	r3, [r7, #31]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d105      	bne.n	800f216 <Flash_clear_sector1+0x42>
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f210:	d101      	bne.n	800f216 <Flash_clear_sector1+0x42>
 800f212:	2301      	movs	r3, #1
 800f214:	e000      	b.n	800f218 <Flash_clear_sector1+0x44>
 800f216:	2300      	movs	r3, #0
 800f218:	f003 0301 	and.w	r3, r3, #1
 800f21c:	b2db      	uxtb	r3, r3
}
 800f21e:	4618      	mov	r0, r3
 800f220:	3720      	adds	r7, #32
 800f222:	46bd      	mov	sp, r7
 800f224:	bd80      	pop	{r7, pc}

0800f226 <Flash_clear_sector9>:
//    HAL_FLASH_Lock();
//
//    return result_3 == HAL_OK;
//}
bool Flash_clear_sector9()// Flashsectoe1
{
 800f226:	b580      	push	{r7, lr}
 800f228:	b088      	sub	sp, #32
 800f22a:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800f22c:	f002 fbe0 	bl	80119f0 <HAL_FLASH_Unlock>

    //printf("\r\n1?\r\n");
    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800f230:	2300      	movs	r3, #0
 800f232:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800f234:	2309      	movs	r3, #9
 800f236:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800f238:	2302      	movs	r3, #2
 800f23a:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800f23c:	2301      	movs	r3, #1
 800f23e:	617b      	str	r3, [r7, #20]

    //printf("\r\n12?\r\n");
    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800f240:	1d3a      	adds	r2, r7, #4
 800f242:	f107 0308 	add.w	r3, r7, #8
 800f246:	4611      	mov	r1, r2
 800f248:	4618      	mov	r0, r3
 800f24a:	f002 fc99 	bl	8011b80 <HAL_FLASHEx_Erase>
 800f24e:	4603      	mov	r3, r0
 800f250:	77fb      	strb	r3, [r7, #31]

    //printf("\r\n3?\r\n");
    HAL_FLASH_Lock();
 800f252:	f002 fbef 	bl	8011a34 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800f256:	7ffb      	ldrb	r3, [r7, #31]
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d105      	bne.n	800f268 <Flash_clear_sector9+0x42>
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f262:	d101      	bne.n	800f268 <Flash_clear_sector9+0x42>
 800f264:	2301      	movs	r3, #1
 800f266:	e000      	b.n	800f26a <Flash_clear_sector9+0x44>
 800f268:	2300      	movs	r3, #0
 800f26a:	f003 0301 	and.w	r3, r3, #1
 800f26e:	b2db      	uxtb	r3, r3
}
 800f270:	4618      	mov	r0, r3
 800f272:	3720      	adds	r7, #32
 800f274:	46bd      	mov	sp, r7
 800f276:	bd80      	pop	{r7, pc}

0800f278 <read_byte>:
//		Error_Handler();
//		printf("2\r\n");
//	}
//	printf("ok\r\n");
//}
inline uint8_t read_byte( uint8_t reg ) {
 800f278:	b580      	push	{r7, lr}
 800f27a:	b084      	sub	sp, #16
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	4603      	mov	r3, r0
 800f280:	71fb      	strb	r3, [r7, #7]

	uint8_t ret,val;

	ret = reg | 0x80;
 800f282:	79fb      	ldrb	r3, [r7, #7]
 800f284:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f288:	b2db      	uxtb	r3, r3
 800f28a:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800f28c:	2200      	movs	r2, #0
 800f28e:	2104      	movs	r1, #4
 800f290:	480d      	ldr	r0, [pc, #52]	; (800f2c8 <read_byte+0x50>)
 800f292:	f002 ff31 	bl	80120f8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800f296:	f107 010f 	add.w	r1, r7, #15
 800f29a:	2364      	movs	r3, #100	; 0x64
 800f29c:	2201      	movs	r2, #1
 800f29e:	480b      	ldr	r0, [pc, #44]	; (800f2cc <read_byte+0x54>)
 800f2a0:	f003 fc22 	bl	8012ae8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 800f2a4:	f107 010e 	add.w	r1, r7, #14
 800f2a8:	2364      	movs	r3, #100	; 0x64
 800f2aa:	2201      	movs	r2, #1
 800f2ac:	4807      	ldr	r0, [pc, #28]	; (800f2cc <read_byte+0x54>)
 800f2ae:	f003 fd4f 	bl	8012d50 <HAL_SPI_Receive>
	CS_SET;
 800f2b2:	2201      	movs	r2, #1
 800f2b4:	2104      	movs	r1, #4
 800f2b6:	4804      	ldr	r0, [pc, #16]	; (800f2c8 <read_byte+0x50>)
 800f2b8:	f002 ff1e 	bl	80120f8 <HAL_GPIO_WritePin>
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return val;
 800f2bc:	7bbb      	ldrb	r3, [r7, #14]
}
 800f2be:	4618      	mov	r0, r3
 800f2c0:	3710      	adds	r7, #16
 800f2c2:	46bd      	mov	sp, r7
 800f2c4:	bd80      	pop	{r7, pc}
 800f2c6:	bf00      	nop
 800f2c8:	40020c00 	.word	0x40020c00
 800f2cc:	20000cb0 	.word	0x20000cb0

0800f2d0 <ReadIMU>:
inline float ReadIMU(uint8_t a, uint8_t b) {
 800f2d0:	b580      	push	{r7, lr}
 800f2d2:	b086      	sub	sp, #24
 800f2d4:	af00      	add	r7, sp, #0
 800f2d6:	4603      	mov	r3, r0
 800f2d8:	460a      	mov	r2, r1
 800f2da:	71fb      	strb	r3, [r7, #7]
 800f2dc:	4613      	mov	r3, r2
 800f2de:	71bb      	strb	r3, [r7, #6]

	uint8_t ret1, ret2,val1,val2;
	uint8_t ret[2] = {
 800f2e0:	79fb      	ldrb	r3, [r7, #7]
 800f2e2:	723b      	strb	r3, [r7, #8]
 800f2e4:	79bb      	ldrb	r3, [r7, #6]
 800f2e6:	727b      	strb	r3, [r7, #9]
			a,//0x37,
			b//0x38,
	};
	int16_t law_data;
	float res;
	ret1 = ret[0] | 0x80;
 800f2e8:	7a3b      	ldrb	r3, [r7, #8]
 800f2ea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f2ee:	b2db      	uxtb	r3, r3
 800f2f0:	73fb      	strb	r3, [r7, #15]
	ret2 = ret[1] | 0x80;
 800f2f2:	7a7b      	ldrb	r3, [r7, #9]
 800f2f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f2f8:	b2db      	uxtb	r3, r3
 800f2fa:	73bb      	strb	r3, [r7, #14]
//	reg[0] = 0x37;
//	reg[1] = 0x38;
//
//	ret = reg[0] | 0x80;
	CS_RESET;
 800f2fc:	2200      	movs	r2, #0
 800f2fe:	2104      	movs	r1, #4
 800f300:	4822      	ldr	r0, [pc, #136]	; (800f38c <ReadIMU+0xbc>)
 800f302:	f002 fef9 	bl	80120f8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800f306:	f107 010f 	add.w	r1, r7, #15
 800f30a:	2364      	movs	r3, #100	; 0x64
 800f30c:	2201      	movs	r2, #1
 800f30e:	4820      	ldr	r0, [pc, #128]	; (800f390 <ReadIMU+0xc0>)
 800f310:	f003 fbea 	bl	8012ae8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val1,1,100);
 800f314:	f107 010d 	add.w	r1, r7, #13
 800f318:	2364      	movs	r3, #100	; 0x64
 800f31a:	2201      	movs	r2, #1
 800f31c:	481c      	ldr	r0, [pc, #112]	; (800f390 <ReadIMU+0xc0>)
 800f31e:	f003 fd17 	bl	8012d50 <HAL_SPI_Receive>
	CS_SET;
 800f322:	2201      	movs	r2, #1
 800f324:	2104      	movs	r1, #4
 800f326:	4819      	ldr	r0, [pc, #100]	; (800f38c <ReadIMU+0xbc>)
 800f328:	f002 fee6 	bl	80120f8 <HAL_GPIO_WritePin>

//	ret = reg[1] | 0x80;
	CS_RESET;
 800f32c:	2200      	movs	r2, #0
 800f32e:	2104      	movs	r1, #4
 800f330:	4816      	ldr	r0, [pc, #88]	; (800f38c <ReadIMU+0xbc>)
 800f332:	f002 fee1 	bl	80120f8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret2,1,100);
 800f336:	f107 010e 	add.w	r1, r7, #14
 800f33a:	2364      	movs	r3, #100	; 0x64
 800f33c:	2201      	movs	r2, #1
 800f33e:	4814      	ldr	r0, [pc, #80]	; (800f390 <ReadIMU+0xc0>)
 800f340:	f003 fbd2 	bl	8012ae8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val2,1,100);
 800f344:	f107 010c 	add.w	r1, r7, #12
 800f348:	2364      	movs	r3, #100	; 0x64
 800f34a:	2201      	movs	r2, #1
 800f34c:	4810      	ldr	r0, [pc, #64]	; (800f390 <ReadIMU+0xc0>)
 800f34e:	f003 fcff 	bl	8012d50 <HAL_SPI_Receive>
	CS_SET;
 800f352:	2201      	movs	r2, #1
 800f354:	2104      	movs	r1, #4
 800f356:	480d      	ldr	r0, [pc, #52]	; (800f38c <ReadIMU+0xbc>)
 800f358:	f002 fece 	bl	80120f8 <HAL_GPIO_WritePin>
	law_data = ( ((uint16_t)val1 << 8) | ((uint16_t)val2) );//8bit16bitADC
 800f35c:	7b7b      	ldrb	r3, [r7, #13]
 800f35e:	021b      	lsls	r3, r3, #8
 800f360:	b21a      	sxth	r2, r3
 800f362:	7b3b      	ldrb	r3, [r7, #12]
 800f364:	b21b      	sxth	r3, r3
 800f366:	4313      	orrs	r3, r2
 800f368:	82fb      	strh	r3, [r7, #22]
	res = (float)law_data;
 800f36a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800f36e:	ee07 3a90 	vmov	s15, r3
 800f372:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f376:	edc7 7a04 	vstr	s15, [r7, #16]
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return res;
 800f37a:	693b      	ldr	r3, [r7, #16]
 800f37c:	ee07 3a90 	vmov	s15, r3
}
 800f380:	eeb0 0a67 	vmov.f32	s0, s15
 800f384:	3718      	adds	r7, #24
 800f386:	46bd      	mov	sp, r7
 800f388:	bd80      	pop	{r7, pc}
 800f38a:	bf00      	nop
 800f38c:	40020c00 	.word	0x40020c00
 800f390:	20000cb0 	.word	0x20000cb0

0800f394 <write_byte>:
void write_byte( uint8_t reg, uint8_t val )  {
 800f394:	b580      	push	{r7, lr}
 800f396:	b084      	sub	sp, #16
 800f398:	af00      	add	r7, sp, #0
 800f39a:	4603      	mov	r3, r0
 800f39c:	460a      	mov	r2, r1
 800f39e:	71fb      	strb	r3, [r7, #7]
 800f3a0:	4613      	mov	r3, r2
 800f3a2:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 800f3a4:	79fb      	ldrb	r3, [r7, #7]
 800f3a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f3aa:	b2db      	uxtb	r3, r3
 800f3ac:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800f3ae:	2200      	movs	r2, #0
 800f3b0:	2104      	movs	r1, #4
 800f3b2:	480c      	ldr	r0, [pc, #48]	; (800f3e4 <write_byte+0x50>)
 800f3b4:	f002 fea0 	bl	80120f8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800f3b8:	f107 010f 	add.w	r1, r7, #15
 800f3bc:	2364      	movs	r3, #100	; 0x64
 800f3be:	2201      	movs	r2, #1
 800f3c0:	4809      	ldr	r0, [pc, #36]	; (800f3e8 <write_byte+0x54>)
 800f3c2:	f003 fb91 	bl	8012ae8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 800f3c6:	1db9      	adds	r1, r7, #6
 800f3c8:	2364      	movs	r3, #100	; 0x64
 800f3ca:	2201      	movs	r2, #1
 800f3cc:	4806      	ldr	r0, [pc, #24]	; (800f3e8 <write_byte+0x54>)
 800f3ce:	f003 fb8b 	bl	8012ae8 <HAL_SPI_Transmit>
	CS_SET;
 800f3d2:	2201      	movs	r2, #1
 800f3d4:	2104      	movs	r1, #4
 800f3d6:	4803      	ldr	r0, [pc, #12]	; (800f3e4 <write_byte+0x50>)
 800f3d8:	f002 fe8e 	bl	80120f8 <HAL_GPIO_WritePin>
}
 800f3dc:	bf00      	nop
 800f3de:	3710      	adds	r7, #16
 800f3e0:	46bd      	mov	sp, r7
 800f3e2:	bd80      	pop	{r7, pc}
 800f3e4:	40020c00 	.word	0x40020c00
 800f3e8:	20000cb0 	.word	0x20000cb0

0800f3ec <IMU_init>:

uint8_t IMU_init() {
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b082      	sub	sp, #8
 800f3f0:	af00      	add	r7, sp, #0
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
 800f3f2:	2000      	movs	r0, #0
 800f3f4:	f7ff ff40 	bl	800f278 <read_byte>
 800f3f8:	4603      	mov	r3, r0
 800f3fa:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0xE0 ) {
 800f3fc:	79bb      	ldrb	r3, [r7, #6]
 800f3fe:	2be0      	cmp	r3, #224	; 0xe0
 800f400:	d119      	bne.n	800f436 <IMU_init+0x4a>
		ret = 1;
 800f402:	2301      	movs	r3, #1
 800f404:	71fb      	strb	r3, [r7, #7]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800f406:	2101      	movs	r1, #1
 800f408:	2006      	movs	r0, #6
 800f40a:	f7ff ffc3 	bl	800f394 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800f40e:	2110      	movs	r1, #16
 800f410:	2003      	movs	r0, #3
 800f412:	f7ff ffbf 	bl	800f394 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800f416:	2120      	movs	r1, #32
 800f418:	207f      	movs	r0, #127	; 0x7f
 800f41a:	f7ff ffbb 	bl	800f394 <write_byte>

		//write_byte(0x01,0x06);	//	2000dps DLPF disable
		//write_byte(0x01,0x07);	//range2000dps DLPF enable DLPFCFG = 0
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 800f41e:	2117      	movs	r1, #23
 800f420:	2001      	movs	r0, #1
 800f422:	f7ff ffb7 	bl	800f394 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000

		write_byte(0x14,0x17);	//	16g 0x06
 800f426:	2117      	movs	r1, #23
 800f428:	2014      	movs	r0, #20
 800f42a:	f7ff ffb3 	bl	800f394 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16

		write_byte(0x7F,0x00);	//USER_BANK0
 800f42e:	2100      	movs	r1, #0
 800f430:	207f      	movs	r0, #127	; 0x7f
 800f432:	f7ff ffaf 	bl	800f394 <write_byte>
	}
	return ret;
 800f436:	79fb      	ldrb	r3, [r7, #7]
	//0x14, 0x7F : 0000 1110, 0111 1111
	//retreg
}
 800f438:	4618      	mov	r0, r3
 800f43a:	3708      	adds	r7, #8
 800f43c:	46bd      	mov	sp, r7
 800f43e:	bd80      	pop	{r7, pc}

0800f440 <IMU_Calib>:
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
}

void IMU_Calib(){
 800f440:	b580      	push	{r7, lr}
 800f442:	f5ad 5dfa 	sub.w	sp, sp, #8000	; 0x1f40
 800f446:	b084      	sub	sp, #16
 800f448:	af00      	add	r7, sp, #0


	HAL_Delay(100);
 800f44a:	2064      	movs	r0, #100	; 0x64
 800f44c:	f001 f980 	bl	8010750 <HAL_Delay>

	int num = 2000;
 800f450:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800f454:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f458:	f102 0204 	add.w	r2, r2, #4
 800f45c:	6013      	str	r3, [r2, #0]
	float zg_vals[2000]={0.0f};
 800f45e:	f107 0310 	add.w	r3, r7, #16
 800f462:	3b0c      	subs	r3, #12
 800f464:	4618      	mov	r0, r3
 800f466:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800f46a:	461a      	mov	r2, r3
 800f46c:	2100      	movs	r1, #0
 800f46e:	f006 f996 	bl	801579e <memset>
	float sum=0;
 800f472:	f04f 0300 	mov.w	r3, #0
 800f476:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f47a:	f102 020c 	add.w	r2, r2, #12
 800f47e:	6013      	str	r3, [r2, #0]
	for(int i = 0; i < num; i++){
 800f480:	2300      	movs	r3, #0
 800f482:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f486:	f102 0208 	add.w	r2, r2, #8
 800f48a:	6013      	str	r3, [r2, #0]
 800f48c:	e034      	b.n	800f4f8 <IMU_Calib+0xb8>
		zg_vals[i] = ZGyro;
 800f48e:	4b2a      	ldr	r3, [pc, #168]	; (800f538 <IMU_Calib+0xf8>)
 800f490:	681a      	ldr	r2, [r3, #0]
 800f492:	f107 0310 	add.w	r3, r7, #16
 800f496:	3b0c      	subs	r3, #12
 800f498:	f507 51fa 	add.w	r1, r7, #8000	; 0x1f40
 800f49c:	f101 0108 	add.w	r1, r1, #8
 800f4a0:	6809      	ldr	r1, [r1, #0]
 800f4a2:	0089      	lsls	r1, r1, #2
 800f4a4:	440b      	add	r3, r1
 800f4a6:	601a      	str	r2, [r3, #0]
		sum += zg_vals[i];
 800f4a8:	f107 0310 	add.w	r3, r7, #16
 800f4ac:	3b0c      	subs	r3, #12
 800f4ae:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f4b2:	f102 0208 	add.w	r2, r2, #8
 800f4b6:	6812      	ldr	r2, [r2, #0]
 800f4b8:	0092      	lsls	r2, r2, #2
 800f4ba:	4413      	add	r3, r2
 800f4bc:	edd3 7a00 	vldr	s15, [r3]
 800f4c0:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f4c4:	f103 030c 	add.w	r3, r3, #12
 800f4c8:	ed93 7a00 	vldr	s14, [r3]
 800f4cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f4d0:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f4d4:	f103 030c 	add.w	r3, r3, #12
 800f4d8:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 800f4dc:	2002      	movs	r0, #2
 800f4de:	f001 f937 	bl	8010750 <HAL_Delay>
	for(int i = 0; i < num; i++){
 800f4e2:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f4e6:	f103 0308 	add.w	r3, r3, #8
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	3301      	adds	r3, #1
 800f4ee:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f4f2:	f102 0208 	add.w	r2, r2, #8
 800f4f6:	6013      	str	r3, [r2, #0]
 800f4f8:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f4fc:	f103 0308 	add.w	r3, r3, #8
 800f500:	681a      	ldr	r2, [r3, #0]
 800f502:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f506:	f103 0304 	add.w	r3, r3, #4
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	429a      	cmp	r2, r3
 800f50e:	dbbe      	blt.n	800f48e <IMU_Calib+0x4e>
//	for(int i=0; i < num; i++)
//	{
//		printf("zg_vals[%d]: %lf\r\n",i,zg_vals[i]);
//	}
//	printf("sum:%lf",sum);
	zg_offset = sum / 2000.0f;
 800f510:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f514:	f103 030c 	add.w	r3, r3, #12
 800f518:	ed93 7a00 	vldr	s14, [r3]
 800f51c:	eddf 6a07 	vldr	s13, [pc, #28]	; 800f53c <IMU_Calib+0xfc>
 800f520:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800f524:	4b06      	ldr	r3, [pc, #24]	; (800f540 <IMU_Calib+0x100>)
 800f526:	edc3 7a00 	vstr	s15, [r3]
}
 800f52a:	bf00      	nop
 800f52c:	f507 57fa 	add.w	r7, r7, #8000	; 0x1f40
 800f530:	3710      	adds	r7, #16
 800f532:	46bd      	mov	sp, r7
 800f534:	bd80      	pop	{r7, pc}
 800f536:	bf00      	nop
 800f538:	200002d4 	.word	0x200002d4
 800f53c:	44fa0000 	.word	0x44fa0000
 800f540:	200002d0 	.word	0x200002d0

0800f544 <EncoderStart>:
#include "IEH2_4096.h"

//TIM3_Left, TIM4_Right

void EncoderStart()
{
 800f544:	b580      	push	{r7, lr}
 800f546:	af00      	add	r7, sp, #0
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800f548:	213c      	movs	r1, #60	; 0x3c
 800f54a:	4804      	ldr	r0, [pc, #16]	; (800f55c <EncoderStart+0x18>)
 800f54c:	f004 fae8 	bl	8013b20 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800f550:	213c      	movs	r1, #60	; 0x3c
 800f552:	4803      	ldr	r0, [pc, #12]	; (800f560 <EncoderStart+0x1c>)
 800f554:	f004 fae4 	bl	8013b20 <HAL_TIM_Encoder_Start>
}
 800f558:	bf00      	nop
 800f55a:	bd80      	pop	{r7, pc}
 800f55c:	20000c70 	.word	0x20000c70
 800f560:	20000be8 	.word	0x20000be8

0800f564 <EmitterON>:
 */

#include "IR_Emitter.h"

void EmitterON()
{
 800f564:	b580      	push	{r7, lr}
 800f566:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 800f568:	2100      	movs	r1, #0
 800f56a:	4804      	ldr	r0, [pc, #16]	; (800f57c <EmitterON+0x18>)
 800f56c:	f004 f85c 	bl	8013628 <HAL_TIM_OC_Start_IT>
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800f570:	2100      	movs	r1, #0
 800f572:	4802      	ldr	r0, [pc, #8]	; (800f57c <EmitterON+0x18>)
 800f574:	f005 f96f 	bl	8014856 <HAL_TIMEx_OCN_Start_IT>

}
 800f578:	bf00      	nop
 800f57a:	bd80      	pop	{r7, pc}
 800f57c:	20000ba8 	.word	0x20000ba8

0800f580 <EmitterOFF>:
void EmitterOFF()
{
 800f580:	b580      	push	{r7, lr}
 800f582:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 800f584:	2100      	movs	r1, #0
 800f586:	4804      	ldr	r0, [pc, #16]	; (800f598 <EmitterOFF+0x18>)
 800f588:	f004 f8d2 	bl	8013730 <HAL_TIM_OC_Stop_IT>
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800f58c:	2100      	movs	r1, #0
 800f58e:	4802      	ldr	r0, [pc, #8]	; (800f598 <EmitterOFF+0x18>)
 800f590:	f005 f9b6 	bl	8014900 <HAL_TIMEx_OCN_Stop_IT>

}
 800f594:	bf00      	nop
 800f596:	bd80      	pop	{r7, pc}
 800f598:	20000ba8 	.word	0x20000ba8

0800f59c <ChangeLED>:

#include "LED_Driver.h"
//
//
void ChangeLED(int mode)
{
 800f59c:	b580      	push	{r7, lr}
 800f59e:	b082      	sub	sp, #8
 800f5a0:	af00      	add	r7, sp, #0
 800f5a2:	6078      	str	r0, [r7, #4]
	//Switch
	switch(mode){
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	2b07      	cmp	r3, #7
 800f5a8:	f200 80ac 	bhi.w	800f704 <ChangeLED+0x168>
 800f5ac:	a201      	add	r2, pc, #4	; (adr r2, 800f5b4 <ChangeLED+0x18>)
 800f5ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5b2:	bf00      	nop
 800f5b4:	0800f5d5 	.word	0x0800f5d5
 800f5b8:	0800f5fb 	.word	0x0800f5fb
 800f5bc:	0800f621 	.word	0x0800f621
 800f5c0:	0800f647 	.word	0x0800f647
 800f5c4:	0800f66d 	.word	0x0800f66d
 800f5c8:	0800f693 	.word	0x0800f693
 800f5cc:	0800f6b9 	.word	0x0800f6b9
 800f5d0:	0800f6df 	.word	0x0800f6df
	//oD4,5,3. B9c9c8
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f5d4:	2200      	movs	r2, #0
 800f5d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f5da:	484d      	ldr	r0, [pc, #308]	; (800f710 <ChangeLED+0x174>)
 800f5dc:	f002 fd8c 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800f5e0:	2200      	movs	r2, #0
 800f5e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f5e6:	484a      	ldr	r0, [pc, #296]	; (800f710 <ChangeLED+0x174>)
 800f5e8:	f002 fd86 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f5ec:	2200      	movs	r2, #0
 800f5ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f5f2:	4848      	ldr	r0, [pc, #288]	; (800f714 <ChangeLED+0x178>)
 800f5f4:	f002 fd80 	bl	80120f8 <HAL_GPIO_WritePin>
		break;
 800f5f8:	e085      	b.n	800f706 <ChangeLED+0x16a>
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f5fa:	2201      	movs	r2, #1
 800f5fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f600:	4843      	ldr	r0, [pc, #268]	; (800f710 <ChangeLED+0x174>)
 800f602:	f002 fd79 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800f606:	2200      	movs	r2, #0
 800f608:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f60c:	4840      	ldr	r0, [pc, #256]	; (800f710 <ChangeLED+0x174>)
 800f60e:	f002 fd73 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f612:	2200      	movs	r2, #0
 800f614:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f618:	483e      	ldr	r0, [pc, #248]	; (800f714 <ChangeLED+0x178>)
 800f61a:	f002 fd6d 	bl	80120f8 <HAL_GPIO_WritePin>
		break;
 800f61e:	e072      	b.n	800f706 <ChangeLED+0x16a>
	case 2:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f620:	2200      	movs	r2, #0
 800f622:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f626:	483a      	ldr	r0, [pc, #232]	; (800f710 <ChangeLED+0x174>)
 800f628:	f002 fd66 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f62c:	2201      	movs	r2, #1
 800f62e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f632:	4837      	ldr	r0, [pc, #220]	; (800f710 <ChangeLED+0x174>)
 800f634:	f002 fd60 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f638:	2200      	movs	r2, #0
 800f63a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f63e:	4835      	ldr	r0, [pc, #212]	; (800f714 <ChangeLED+0x178>)
 800f640:	f002 fd5a 	bl	80120f8 <HAL_GPIO_WritePin>

		break;
 800f644:	e05f      	b.n	800f706 <ChangeLED+0x16a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f646:	2201      	movs	r2, #1
 800f648:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f64c:	4830      	ldr	r0, [pc, #192]	; (800f710 <ChangeLED+0x174>)
 800f64e:	f002 fd53 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f652:	2201      	movs	r2, #1
 800f654:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f658:	482d      	ldr	r0, [pc, #180]	; (800f710 <ChangeLED+0x174>)
 800f65a:	f002 fd4d 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f65e:	2200      	movs	r2, #0
 800f660:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f664:	482b      	ldr	r0, [pc, #172]	; (800f714 <ChangeLED+0x178>)
 800f666:	f002 fd47 	bl	80120f8 <HAL_GPIO_WritePin>
		break;
 800f66a:	e04c      	b.n	800f706 <ChangeLED+0x16a>
	case 4:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f66c:	2200      	movs	r2, #0
 800f66e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f672:	4827      	ldr	r0, [pc, #156]	; (800f710 <ChangeLED+0x174>)
 800f674:	f002 fd40 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800f678:	2200      	movs	r2, #0
 800f67a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f67e:	4824      	ldr	r0, [pc, #144]	; (800f710 <ChangeLED+0x174>)
 800f680:	f002 fd3a 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f684:	2201      	movs	r2, #1
 800f686:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f68a:	4822      	ldr	r0, [pc, #136]	; (800f714 <ChangeLED+0x178>)
 800f68c:	f002 fd34 	bl	80120f8 <HAL_GPIO_WritePin>
		break;
 800f690:	e039      	b.n	800f706 <ChangeLED+0x16a>
	case 5:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f692:	2201      	movs	r2, #1
 800f694:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f698:	481d      	ldr	r0, [pc, #116]	; (800f710 <ChangeLED+0x174>)
 800f69a:	f002 fd2d 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800f69e:	2200      	movs	r2, #0
 800f6a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f6a4:	481a      	ldr	r0, [pc, #104]	; (800f710 <ChangeLED+0x174>)
 800f6a6:	f002 fd27 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f6aa:	2201      	movs	r2, #1
 800f6ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f6b0:	4818      	ldr	r0, [pc, #96]	; (800f714 <ChangeLED+0x178>)
 800f6b2:	f002 fd21 	bl	80120f8 <HAL_GPIO_WritePin>
		break;
 800f6b6:	e026      	b.n	800f706 <ChangeLED+0x16a>
	case 6:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f6b8:	2200      	movs	r2, #0
 800f6ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f6be:	4814      	ldr	r0, [pc, #80]	; (800f710 <ChangeLED+0x174>)
 800f6c0:	f002 fd1a 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f6c4:	2201      	movs	r2, #1
 800f6c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f6ca:	4811      	ldr	r0, [pc, #68]	; (800f710 <ChangeLED+0x174>)
 800f6cc:	f002 fd14 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f6d0:	2201      	movs	r2, #1
 800f6d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f6d6:	480f      	ldr	r0, [pc, #60]	; (800f714 <ChangeLED+0x178>)
 800f6d8:	f002 fd0e 	bl	80120f8 <HAL_GPIO_WritePin>

		break;
 800f6dc:	e013      	b.n	800f706 <ChangeLED+0x16a>
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f6de:	2201      	movs	r2, #1
 800f6e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f6e4:	480a      	ldr	r0, [pc, #40]	; (800f710 <ChangeLED+0x174>)
 800f6e6:	f002 fd07 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f6ea:	2201      	movs	r2, #1
 800f6ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f6f0:	4807      	ldr	r0, [pc, #28]	; (800f710 <ChangeLED+0x174>)
 800f6f2:	f002 fd01 	bl	80120f8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f6f6:	2201      	movs	r2, #1
 800f6f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f6fc:	4805      	ldr	r0, [pc, #20]	; (800f714 <ChangeLED+0x178>)
 800f6fe:	f002 fcfb 	bl	80120f8 <HAL_GPIO_WritePin>

		break;
 800f702:	e000      	b.n	800f706 <ChangeLED+0x16a>
	default: break;
 800f704:	bf00      	nop

	}
}
 800f706:	bf00      	nop
 800f708:	3708      	adds	r7, #8
 800f70a:	46bd      	mov	sp, r7
 800f70c:	bd80      	pop	{r7, pc}
 800f70e:	bf00      	nop
 800f710:	40020800 	.word	0x40020800
 800f714:	40020400 	.word	0x40020400

0800f718 <Motor_PWM_Start>:

#include "Motor_Driver.h"


//HAL
void Motor_PWM_Start(){ // PWMCCR
 800f718:	b580      	push	{r7, lr}
 800f71a:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800f71c:	210c      	movs	r1, #12
 800f71e:	4809      	ldr	r0, [pc, #36]	; (800f744 <Motor_PWM_Start+0x2c>)
 800f720:	f004 f8d6 	bl	80138d0 <HAL_TIM_PWM_Start>
 800f724:	4603      	mov	r3, r0
 800f726:	2b00      	cmp	r3, #0
 800f728:	d001      	beq.n	800f72e <Motor_PWM_Start+0x16>
  {
	  Error_Handler();
 800f72a:	f7fe ffd3 	bl	800e6d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800f72e:	2104      	movs	r1, #4
 800f730:	4805      	ldr	r0, [pc, #20]	; (800f748 <Motor_PWM_Start+0x30>)
 800f732:	f004 f8cd 	bl	80138d0 <HAL_TIM_PWM_Start>
 800f736:	4603      	mov	r3, r0
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d001      	beq.n	800f740 <Motor_PWM_Start+0x28>
  {
	  Error_Handler();
 800f73c:	f7fe ffca 	bl	800e6d4 <Error_Handler>
  }
#endif
}
 800f740:	bf00      	nop
 800f742:	bd80      	pop	{r7, pc}
 800f744:	2000023c 	.word	0x2000023c
 800f748:	2000027c 	.word	0x2000027c

0800f74c <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 800f74c:	b580      	push	{r7, lr}
 800f74e:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800f750:	210c      	movs	r1, #12
 800f752:	4809      	ldr	r0, [pc, #36]	; (800f778 <Motor_PWM_Stop+0x2c>)
 800f754:	f004 f8fa 	bl	801394c <HAL_TIM_PWM_Stop>
 800f758:	4603      	mov	r3, r0
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d001      	beq.n	800f762 <Motor_PWM_Stop+0x16>
  {
	  Error_Handler();
 800f75e:	f7fe ffb9 	bl	800e6d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800f762:	2104      	movs	r1, #4
 800f764:	4805      	ldr	r0, [pc, #20]	; (800f77c <Motor_PWM_Stop+0x30>)
 800f766:	f004 f8f1 	bl	801394c <HAL_TIM_PWM_Stop>
 800f76a:	4603      	mov	r3, r0
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d001      	beq.n	800f774 <Motor_PWM_Stop+0x28>
  {
	  Error_Handler();
 800f770:	f7fe ffb0 	bl	800e6d4 <Error_Handler>
  }
#endif
}
 800f774:	bf00      	nop
 800f776:	bd80      	pop	{r7, pc}
 800f778:	2000023c 	.word	0x2000023c
 800f77c:	2000027c 	.word	0x2000027c

0800f780 <Motor_Switch>:
inline void Motor_Switch(int left, int right){
 800f780:	b580      	push	{r7, lr}
 800f782:	b082      	sub	sp, #8
 800f784:	af00      	add	r7, sp, #0
 800f786:	6078      	str	r0, [r7, #4]
 800f788:	6039      	str	r1, [r7, #0]
	if (left > 0 ){
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	dd05      	ble.n	800f79c <Motor_Switch+0x1c>
		//to -
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1
 800f790:	2201      	movs	r2, #1
 800f792:	2104      	movs	r1, #4
 800f794:	4828      	ldr	r0, [pc, #160]	; (800f838 <Motor_Switch+0xb8>)
 800f796:	f002 fcaf 	bl	80120f8 <HAL_GPIO_WritePin>
 800f79a:	e00a      	b.n	800f7b2 <Motor_Switch+0x32>

	}
	else  if (left < 0){
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	da07      	bge.n	800f7b2 <Motor_Switch+0x32>
		//to +
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
 800f7a2:	2200      	movs	r2, #0
 800f7a4:	2104      	movs	r1, #4
 800f7a6:	4824      	ldr	r0, [pc, #144]	; (800f838 <Motor_Switch+0xb8>)
 800f7a8:	f002 fca6 	bl	80120f8 <HAL_GPIO_WritePin>
		left = -left;
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	425b      	negs	r3, r3
 800f7b0:	607b      	str	r3, [r7, #4]
	}
	if (right > 0){
 800f7b2:	683b      	ldr	r3, [r7, #0]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	dd05      	ble.n	800f7c4 <Motor_Switch+0x44>
		//to -
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	2101      	movs	r1, #1
 800f7bc:	481e      	ldr	r0, [pc, #120]	; (800f838 <Motor_Switch+0xb8>)
 800f7be:	f002 fc9b 	bl	80120f8 <HAL_GPIO_WritePin>
 800f7c2:	e00a      	b.n	800f7da <Motor_Switch+0x5a>

	}

	else if (right < 0){
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	da07      	bge.n	800f7da <Motor_Switch+0x5a>
	  	//to +
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
 800f7ca:	2201      	movs	r2, #1
 800f7cc:	2101      	movs	r1, #1
 800f7ce:	481a      	ldr	r0, [pc, #104]	; (800f838 <Motor_Switch+0xb8>)
 800f7d0:	f002 fc92 	bl	80120f8 <HAL_GPIO_WritePin>
	  	right = -right;
 800f7d4:	683b      	ldr	r3, [r7, #0]
 800f7d6:	425b      	negs	r3, r3
 800f7d8:	603b      	str	r3, [r7, #0]
	}

	//
	if(left > 4200*0.6) left = 4200*0.6;
 800f7da:	6878      	ldr	r0, [r7, #4]
 800f7dc:	f7f8 fdda 	bl	8008394 <__aeabi_i2d>
 800f7e0:	a313      	add	r3, pc, #76	; (adr r3, 800f830 <Motor_Switch+0xb0>)
 800f7e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7e6:	f7f9 f8cf 	bl	8008988 <__aeabi_dcmpgt>
 800f7ea:	4603      	mov	r3, r0
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d002      	beq.n	800f7f6 <Motor_Switch+0x76>
 800f7f0:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800f7f4:	607b      	str	r3, [r7, #4]
	if(right > 4200*0.6) right = 4200*0.6;
 800f7f6:	6838      	ldr	r0, [r7, #0]
 800f7f8:	f7f8 fdcc 	bl	8008394 <__aeabi_i2d>
 800f7fc:	a30c      	add	r3, pc, #48	; (adr r3, 800f830 <Motor_Switch+0xb0>)
 800f7fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f802:	f7f9 f8c1 	bl	8008988 <__aeabi_dcmpgt>
 800f806:	4603      	mov	r3, r0
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d002      	beq.n	800f812 <Motor_Switch+0x92>
 800f80c:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800f810:	603b      	str	r3, [r7, #0]


	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800f812:	4b0a      	ldr	r3, [pc, #40]	; (800f83c <Motor_Switch+0xbc>)
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	683a      	ldr	r2, [r7, #0]
 800f818:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800f81a:	4b09      	ldr	r3, [pc, #36]	; (800f840 <Motor_Switch+0xc0>)
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	687a      	ldr	r2, [r7, #4]
 800f820:	641a      	str	r2, [r3, #64]	; 0x40
}
 800f822:	bf00      	nop
 800f824:	3708      	adds	r7, #8
 800f826:	46bd      	mov	sp, r7
 800f828:	bd80      	pop	{r7, pc}
 800f82a:	bf00      	nop
 800f82c:	f3af 8000 	nop.w
 800f830:	00000000 	.word	0x00000000
 800f834:	40a3b000 	.word	0x40a3b000
 800f838:	40020000 	.word	0x40020000
 800f83c:	2000027c 	.word	0x2000027c
 800f840:	2000023c 	.word	0x2000023c

0800f844 <InitPulse>:
// : ()
// : 
// : 
//-------------------------//
void InitPulse(int *timer_counter, int initial_pulse)
{
 800f844:	b480      	push	{r7}
 800f846:	b083      	sub	sp, #12
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
 800f84c:	6039      	str	r1, [r7, #0]
	* timer_counter = initial_pulse;
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	683a      	ldr	r2, [r7, #0]
 800f852:	601a      	str	r2, [r3, #0]
	//printf("timer_counter : %d\r\n", *timer_counter);
}
 800f854:	bf00      	nop
 800f856:	370c      	adds	r7, #12
 800f858:	46bd      	mov	sp, r7
 800f85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f85e:	4770      	bx	lr

0800f860 <GetWallDataAverage>:
// : 2n
// : n adc 0~
// : 
//-------------------------//
float GetWallDataAverage(int average_of_n_times, int adc_data, int receiver_num)
{
 800f860:	b480      	push	{r7}
 800f862:	b087      	sub	sp, #28
 800f864:	af00      	add	r7, sp, #0
 800f866:	60f8      	str	r0, [r7, #12]
 800f868:	60b9      	str	r1, [r7, #8]
 800f86a:	607a      	str	r2, [r7, #4]
	static int count[4] = {0}, last[4]={0}, integrate[4]={0};
	int raw, error;
	static float average[4]={0};

	raw = adc_data;
 800f86c:	68bb      	ldr	r3, [r7, #8]
 800f86e:	617b      	str	r3, [r7, #20]
	error = abs( last[receiver_num] - raw );
 800f870:	4a2c      	ldr	r2, [pc, #176]	; (800f924 <GetWallDataAverage+0xc4>)
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f878:	697b      	ldr	r3, [r7, #20]
 800f87a:	1ad3      	subs	r3, r2, r3
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	bfb8      	it	lt
 800f880:	425b      	neglt	r3, r3
 800f882:	613b      	str	r3, [r7, #16]
	last[receiver_num] = raw;
 800f884:	4927      	ldr	r1, [pc, #156]	; (800f924 <GetWallDataAverage+0xc4>)
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	697a      	ldr	r2, [r7, #20]
 800f88a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	integrate[receiver_num] += error;
 800f88e:	4a26      	ldr	r2, [pc, #152]	; (800f928 <GetWallDataAverage+0xc8>)
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f896:	693b      	ldr	r3, [r7, #16]
 800f898:	441a      	add	r2, r3
 800f89a:	4923      	ldr	r1, [pc, #140]	; (800f928 <GetWallDataAverage+0xc8>)
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	count[receiver_num]++;
 800f8a2:	4a22      	ldr	r2, [pc, #136]	; (800f92c <GetWallDataAverage+0xcc>)
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f8aa:	1c5a      	adds	r2, r3, #1
 800f8ac:	491f      	ldr	r1, [pc, #124]	; (800f92c <GetWallDataAverage+0xcc>)
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(count[receiver_num] == average_of_n_times)
 800f8b4:	4a1d      	ldr	r2, [pc, #116]	; (800f92c <GetWallDataAverage+0xcc>)
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f8bc:	68fa      	ldr	r2, [r7, #12]
 800f8be:	429a      	cmp	r2, r3
 800f8c0:	d121      	bne.n	800f906 <GetWallDataAverage+0xa6>
	{
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800f8c2:	4a19      	ldr	r2, [pc, #100]	; (800f928 <GetWallDataAverage+0xc8>)
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f8ca:	ee07 3a90 	vmov	s15, r3
 800f8ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f8d2:	4a16      	ldr	r2, [pc, #88]	; (800f92c <GetWallDataAverage+0xcc>)
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f8da:	ee07 3a90 	vmov	s15, r3
 800f8de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f8e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f8e6:	4a12      	ldr	r2, [pc, #72]	; (800f930 <GetWallDataAverage+0xd0>)
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	009b      	lsls	r3, r3, #2
 800f8ec:	4413      	add	r3, r2
 800f8ee:	edc3 7a00 	vstr	s15, [r3]
		integrate[receiver_num] = 0;
 800f8f2:	4a0d      	ldr	r2, [pc, #52]	; (800f928 <GetWallDataAverage+0xc8>)
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	2100      	movs	r1, #0
 800f8f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		count[receiver_num] = 0;
 800f8fc:	4a0b      	ldr	r2, [pc, #44]	; (800f92c <GetWallDataAverage+0xcc>)
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	2100      	movs	r1, #0
 800f902:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
	return average[receiver_num];
 800f906:	4a0a      	ldr	r2, [pc, #40]	; (800f930 <GetWallDataAverage+0xd0>)
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	009b      	lsls	r3, r3, #2
 800f90c:	4413      	add	r3, r2
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	ee07 3a90 	vmov	s15, r3
}
 800f914:	eeb0 0a67 	vmov.f32	s0, s15
 800f918:	371c      	adds	r7, #28
 800f91a:	46bd      	mov	sp, r7
 800f91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f920:	4770      	bx	lr
 800f922:	bf00      	nop
 800f924:	200002d8 	.word	0x200002d8
 800f928:	200002e8 	.word	0x200002e8
 800f92c:	200002f8 	.word	0x200002f8
 800f930:	20000308 	.word	0x20000308

0800f934 <ADCToBatteryVoltage>:
// : adc
// : adc
// : 
//-------------------------//
float ADCToBatteryVoltage(int adc_data, float split, float pin_v_max, float adc_resolution)	//adc
{
 800f934:	b480      	push	{r7}
 800f936:	b087      	sub	sp, #28
 800f938:	af00      	add	r7, sp, #0
 800f93a:	60f8      	str	r0, [r7, #12]
 800f93c:	ed87 0a02 	vstr	s0, [r7, #8]
 800f940:	edc7 0a01 	vstr	s1, [r7, #4]
 800f944:	ed87 1a00 	vstr	s2, [r7]
	float battery_voltage = 0;
 800f948:	f04f 0300 	mov.w	r3, #0
 800f94c:	617b      	str	r3, [r7, #20]
	battery_voltage =  adc_data * split* pin_v_max / adc_resolution;//V_SPLIT_NUM * PIN_V_MAX / ADC_RESOLUTION;	//
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	ee07 3a90 	vmov	s15, r3
 800f954:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f958:	edd7 7a02 	vldr	s15, [r7, #8]
 800f95c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f960:	edd7 7a01 	vldr	s15, [r7, #4]
 800f964:	ee67 6a27 	vmul.f32	s13, s14, s15
 800f968:	ed97 7a00 	vldr	s14, [r7]
 800f96c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f970:	edc7 7a05 	vstr	s15, [r7, #20]
	return battery_voltage;
 800f974:	697b      	ldr	r3, [r7, #20]
 800f976:	ee07 3a90 	vmov	s15, r3
}
 800f97a:	eeb0 0a67 	vmov.f32	s0, s15
 800f97e:	371c      	adds	r7, #28
 800f980:	46bd      	mov	sp, r7
 800f982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f986:	4770      	bx	lr

0800f988 <IntegerPower>:
// : 
// : 
//-------------------------//

int IntegerPower(int integer, int exponential)
{
 800f988:	b480      	push	{r7}
 800f98a:	b085      	sub	sp, #20
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	6078      	str	r0, [r7, #4]
 800f990:	6039      	str	r1, [r7, #0]
	int pattern_num = 1;
 800f992:	2301      	movs	r3, #1
 800f994:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800f996:	2300      	movs	r3, #0
 800f998:	60bb      	str	r3, [r7, #8]
 800f99a:	e007      	b.n	800f9ac <IntegerPower+0x24>
	{
		pattern_num *= integer;
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	687a      	ldr	r2, [r7, #4]
 800f9a0:	fb02 f303 	mul.w	r3, r2, r3
 800f9a4:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800f9a6:	68bb      	ldr	r3, [r7, #8]
 800f9a8:	3301      	adds	r3, #1
 800f9aa:	60bb      	str	r3, [r7, #8]
 800f9ac:	68ba      	ldr	r2, [r7, #8]
 800f9ae:	683b      	ldr	r3, [r7, #0]
 800f9b0:	429a      	cmp	r2, r3
 800f9b2:	dbf3      	blt.n	800f99c <IntegerPower+0x14>
	}
	return pattern_num;
 800f9b4:	68fb      	ldr	r3, [r7, #12]
}
 800f9b6:	4618      	mov	r0, r3
 800f9b8:	3714      	adds	r7, #20
 800f9ba:	46bd      	mov	sp, r7
 800f9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c0:	4770      	bx	lr

0800f9c2 <GetBatteryLevel>:
// : 
//-------------------------//

//
int GetBatteryLevel(float current_voltage, float battery_min, float battery_max, int level_num)	//
{
 800f9c2:	b480      	push	{r7}
 800f9c4:	b08b      	sub	sp, #44	; 0x2c
 800f9c6:	af00      	add	r7, sp, #0
 800f9c8:	ed87 0a03 	vstr	s0, [r7, #12]
 800f9cc:	edc7 0a02 	vstr	s1, [r7, #8]
 800f9d0:	ed87 1a01 	vstr	s2, [r7, #4]
 800f9d4:	6038      	str	r0, [r7, #0]
	float current_percentage = current_voltage / battery_max;
 800f9d6:	edd7 6a03 	vldr	s13, [r7, #12]
 800f9da:	ed97 7a01 	vldr	s14, [r7, #4]
 800f9de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f9e2:	edc7 7a07 	vstr	s15, [r7, #28]
	float lowest_percentage =  battery_min / battery_max;
 800f9e6:	edd7 6a02 	vldr	s13, [r7, #8]
 800f9ea:	ed97 7a01 	vldr	s14, [r7, #4]
 800f9ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f9f2:	edc7 7a06 	vstr	s15, [r7, #24]

	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800f9f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f9fa:	edd7 7a06 	vldr	s15, [r7, #24]
 800f9fe:	ee77 6a67 	vsub.f32	s13, s14, s15
 800fa02:	683b      	ldr	r3, [r7, #0]
 800fa04:	ee07 3a90 	vmov	s15, r3
 800fa08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fa0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fa10:	edc7 7a05 	vstr	s15, [r7, #20]

	int pattern = 0;
 800fa14:	2300      	movs	r3, #0
 800fa16:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800fa18:	2300      	movs	r3, #0
 800fa1a:	623b      	str	r3, [r7, #32]
 800fa1c:	e018      	b.n	800fa50 <GetBatteryLevel+0x8e>
	{
		if( ( lowest_percentage + (percentage_per_pattern* i) )  <= current_percentage )
 800fa1e:	6a3b      	ldr	r3, [r7, #32]
 800fa20:	ee07 3a90 	vmov	s15, r3
 800fa24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fa28:	edd7 7a05 	vldr	s15, [r7, #20]
 800fa2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fa30:	edd7 7a06 	vldr	s15, [r7, #24]
 800fa34:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa38:	ed97 7a07 	vldr	s14, [r7, #28]
 800fa3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fa40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa44:	db01      	blt.n	800fa4a <GetBatteryLevel+0x88>
		{
			pattern = i;
 800fa46:	6a3b      	ldr	r3, [r7, #32]
 800fa48:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800fa4a:	6a3b      	ldr	r3, [r7, #32]
 800fa4c:	3301      	adds	r3, #1
 800fa4e:	623b      	str	r3, [r7, #32]
 800fa50:	6a3a      	ldr	r2, [r7, #32]
 800fa52:	683b      	ldr	r3, [r7, #0]
 800fa54:	429a      	cmp	r2, r3
 800fa56:	dbe2      	blt.n	800fa1e <GetBatteryLevel+0x5c>
		}
	}
	return pattern;
 800fa58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800fa5a:	4618      	mov	r0, r3
 800fa5c:	372c      	adds	r7, #44	; 0x2c
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa64:	4770      	bx	lr
	...

0800fa68 <Buffering>:
//{
//	Photo[SL];
//	FLASH_Write_Word_F(address, data);
//}
void Buffering()
{
 800fa68:	b580      	push	{r7, lr}
 800fa6a:	af00      	add	r7, sp, #0
	  setbuf(stdout,NULL);
 800fa6c:	4b07      	ldr	r3, [pc, #28]	; (800fa8c <Buffering+0x24>)
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	689b      	ldr	r3, [r3, #8]
 800fa72:	2100      	movs	r1, #0
 800fa74:	4618      	mov	r0, r3
 800fa76:	f006 fd6d 	bl	8016554 <setbuf>
	  setbuf(stdin,NULL);
 800fa7a:	4b04      	ldr	r3, [pc, #16]	; (800fa8c <Buffering+0x24>)
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	685b      	ldr	r3, [r3, #4]
 800fa80:	2100      	movs	r1, #0
 800fa82:	4618      	mov	r0, r3
 800fa84:	f006 fd66 	bl	8016554 <setbuf>
}
 800fa88:	bf00      	nop
 800fa8a:	bd80      	pop	{r7, pc}
 800fa8c:	2000002c 	.word	0x2000002c

0800fa90 <Copy_Gain>:
void Copy_Gain()
{
 800fa90:	b580      	push	{r7, lr}
 800fa92:	b092      	sub	sp, #72	; 0x48
 800fa94:	af00      	add	r7, sp, #0
	//
	//
	//printf("\r\n\r\n");

	uint32_t address = start_adress_sector9;
 800fa96:	4b2c      	ldr	r3, [pc, #176]	; (800fb48 <Copy_Gain+0xb8>)
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	647b      	str	r3, [r7, #68]	; 0x44
	float data[16]={0};
 800fa9c:	463b      	mov	r3, r7
 800fa9e:	2240      	movs	r2, #64	; 0x40
 800faa0:	2100      	movs	r1, #0
 800faa2:	4618      	mov	r0, r3
 800faa4:	f005 fe7b 	bl	801579e <memset>
	data[0] = Pid[L_VELO_PID].KP;
 800faa8:	4b28      	ldr	r3, [pc, #160]	; (800fb4c <Copy_Gain+0xbc>)
 800faaa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800faae:	603b      	str	r3, [r7, #0]
	data[1] = Pid[L_VELO_PID].KI;
 800fab0:	4b26      	ldr	r3, [pc, #152]	; (800fb4c <Copy_Gain+0xbc>)
 800fab2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800fab6:	607b      	str	r3, [r7, #4]
	data[2] = Pid[L_VELO_PID].KD;
 800fab8:	4b24      	ldr	r3, [pc, #144]	; (800fb4c <Copy_Gain+0xbc>)
 800faba:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800fabe:	60bb      	str	r3, [r7, #8]

	data[3] = Pid[A_VELO_PID].KP;
 800fac0:	4b22      	ldr	r3, [pc, #136]	; (800fb4c <Copy_Gain+0xbc>)
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	60fb      	str	r3, [r7, #12]
	data[4] = Pid[A_VELO_PID].KI;
 800fac6:	4b21      	ldr	r3, [pc, #132]	; (800fb4c <Copy_Gain+0xbc>)
 800fac8:	685b      	ldr	r3, [r3, #4]
 800faca:	613b      	str	r3, [r7, #16]
	data[5] = Pid[A_VELO_PID].KD;
 800facc:	4b1f      	ldr	r3, [pc, #124]	; (800fb4c <Copy_Gain+0xbc>)
 800face:	689b      	ldr	r3, [r3, #8]
 800fad0:	617b      	str	r3, [r7, #20]

	data[6] = Pid[L_WALL_PID].KP;
 800fad2:	4b1e      	ldr	r3, [pc, #120]	; (800fb4c <Copy_Gain+0xbc>)
 800fad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fad6:	61bb      	str	r3, [r7, #24]
	data[7] = Pid[L_WALL_PID].KI;
 800fad8:	4b1c      	ldr	r3, [pc, #112]	; (800fb4c <Copy_Gain+0xbc>)
 800fada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fadc:	61fb      	str	r3, [r7, #28]
	data[8] = Pid[L_WALL_PID].KD;
 800fade:	4b1b      	ldr	r3, [pc, #108]	; (800fb4c <Copy_Gain+0xbc>)
 800fae0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fae2:	623b      	str	r3, [r7, #32]

	data[9] = Pid[R_WALL_PID].KP;
 800fae4:	4b19      	ldr	r3, [pc, #100]	; (800fb4c <Copy_Gain+0xbc>)
 800fae6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800faea:	627b      	str	r3, [r7, #36]	; 0x24
	data[10] = Pid[R_WALL_PID].KI;
 800faec:	4b17      	ldr	r3, [pc, #92]	; (800fb4c <Copy_Gain+0xbc>)
 800faee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800faf2:	62bb      	str	r3, [r7, #40]	; 0x28
	data[11] = Pid[R_WALL_PID].KD;
 800faf4:	4b15      	ldr	r3, [pc, #84]	; (800fb4c <Copy_Gain+0xbc>)
 800faf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fafa:	62fb      	str	r3, [r7, #44]	; 0x2c

	data[12] = Pid[D_WALL_PID].KP;
 800fafc:	4b13      	ldr	r3, [pc, #76]	; (800fb4c <Copy_Gain+0xbc>)
 800fafe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fb00:	633b      	str	r3, [r7, #48]	; 0x30
	data[13] = Pid[D_WALL_PID].KI;
 800fb02:	4b12      	ldr	r3, [pc, #72]	; (800fb4c <Copy_Gain+0xbc>)
 800fb04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb06:	637b      	str	r3, [r7, #52]	; 0x34
	data[14] = Pid[D_WALL_PID].KD;
 800fb08:	4b10      	ldr	r3, [pc, #64]	; (800fb4c <Copy_Gain+0xbc>)
 800fb0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fb0c:	63bb      	str	r3, [r7, #56]	; 0x38
	for(int i=0; i < 15; i++)
 800fb0e:	2300      	movs	r3, #0
 800fb10:	643b      	str	r3, [r7, #64]	; 0x40
 800fb12:	e012      	b.n	800fb3a <Copy_Gain+0xaa>
	{

		FLASH_Write_Word_F( address, data[i]);
 800fb14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fb16:	009b      	lsls	r3, r3, #2
 800fb18:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800fb1c:	4413      	add	r3, r2
 800fb1e:	3b48      	subs	r3, #72	; 0x48
 800fb20:	edd3 7a00 	vldr	s15, [r3]
 800fb24:	eeb0 0a67 	vmov.f32	s0, s15
 800fb28:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800fb2a:	f7ff faff 	bl	800f12c <FLASH_Write_Word_F>
		address += 0x04;
 800fb2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb30:	3304      	adds	r3, #4
 800fb32:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i=0; i < 15; i++)
 800fb34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fb36:	3301      	adds	r3, #1
 800fb38:	643b      	str	r3, [r7, #64]	; 0x40
 800fb3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fb3c:	2b0e      	cmp	r3, #14
 800fb3e:	dde9      	ble.n	800fb14 <Copy_Gain+0x84>

	//printf("\r\n\r\n");
	//Copy_Gain
	//Flash_clear_sector9();

}
 800fb40:	bf00      	nop
 800fb42:	3748      	adds	r7, #72	; 0x48
 800fb44:	46bd      	mov	sp, r7
 800fb46:	bd80      	pop	{r7, pc}
 800fb48:	0801aa84 	.word	0x0801aa84
 800fb4c:	20000318 	.word	0x20000318

0800fb50 <Load_Gain>:
void Load_Gain()
{
 800fb50:	b590      	push	{r4, r7, lr}
 800fb52:	b095      	sub	sp, #84	; 0x54
 800fb54:	af00      	add	r7, sp, #0
	//
	//
	//Flash_load_sector9();

	//
	uint32_t address = start_adress_sector9;//
 800fb56:	4b59      	ldr	r3, [pc, #356]	; (800fcbc <Load_Gain+0x16c>)
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	64fb      	str	r3, [r7, #76]	; 0x4c
	float data[16]={0};//1
 800fb5c:	463b      	mov	r3, r7
 800fb5e:	2240      	movs	r2, #64	; 0x40
 800fb60:	2100      	movs	r1, #0
 800fb62:	4618      	mov	r0, r3
 800fb64:	f005 fe1b 	bl	801579e <memset>

	//
	int judge;
	uint8_t j=0;
 800fb68:	2300      	movs	r3, #0
 800fb6a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800fb6e:	2300      	movs	r3, #0
 800fb70:	647b      	str	r3, [r7, #68]	; 0x44
 800fb72:	e038      	b.n	800fbe6 <Load_Gain+0x96>
	{
		FLASH_Read_Word_F( address, &data[i]);//
 800fb74:	463a      	mov	r2, r7
 800fb76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb78:	009b      	lsls	r3, r3, #2
 800fb7a:	4413      	add	r3, r2
 800fb7c:	4619      	mov	r1, r3
 800fb7e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800fb80:	f7ff fafe 	bl	800f180 <FLASH_Read_Word_F>
		address += 0x04;
 800fb84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fb86:	3304      	adds	r3, #4
 800fb88:	64fb      	str	r3, [r7, #76]	; 0x4c
		printf("%d, %f\r\n",i,data[i]);
 800fb8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb8c:	009b      	lsls	r3, r3, #2
 800fb8e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fb92:	4413      	add	r3, r2
 800fb94:	3b50      	subs	r3, #80	; 0x50
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	4618      	mov	r0, r3
 800fb9a:	f7f8 fc0d 	bl	80083b8 <__aeabi_f2d>
 800fb9e:	4603      	mov	r3, r0
 800fba0:	460c      	mov	r4, r1
 800fba2:	461a      	mov	r2, r3
 800fba4:	4623      	mov	r3, r4
 800fba6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fba8:	4845      	ldr	r0, [pc, #276]	; (800fcc0 <Load_Gain+0x170>)
 800fbaa:	f006 fc3f 	bl	801642c <iprintf>
		//work_ram[]
		judge = isnanf(data[i]);
 800fbae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fbb0:	009b      	lsls	r3, r3, #2
 800fbb2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fbb6:	4413      	add	r3, r2
 800fbb8:	3b50      	subs	r3, #80	; 0x50
 800fbba:	edd3 7a00 	vldr	s15, [r3]
 800fbbe:	eef4 7a67 	vcmp.f32	s15, s15
 800fbc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbc6:	bf6c      	ite	vs
 800fbc8:	2301      	movvs	r3, #1
 800fbca:	2300      	movvc	r3, #0
 800fbcc:	b2db      	uxtb	r3, r3
 800fbce:	643b      	str	r3, [r7, #64]	; 0x40
		if(judge != 0)
 800fbd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d004      	beq.n	800fbe0 <Load_Gain+0x90>
		{
			j++;
 800fbd6:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800fbda:	3301      	adds	r3, #1
 800fbdc:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800fbe0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fbe2:	3301      	adds	r3, #1
 800fbe4:	647b      	str	r3, [r7, #68]	; 0x44
 800fbe6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fbe8:	2b0e      	cmp	r3, #14
 800fbea:	ddc3      	ble.n	800fb74 <Load_Gain+0x24>


	}
	//flash0
	//
	printf("%d\r\n",j);
 800fbec:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800fbf0:	4619      	mov	r1, r3
 800fbf2:	4834      	ldr	r0, [pc, #208]	; (800fcc4 <Load_Gain+0x174>)
 800fbf4:	f006 fc1a 	bl	801642c <iprintf>
		if(j == 15)//nan0
 800fbf8:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800fbfc:	2b0f      	cmp	r3, #15
 800fbfe:	d059      	beq.n	800fcb4 <Load_Gain+0x164>
//			Pid[A_VELO_PID].KD = data[5];
//
//			Pid[L_WALL_PID].KP = data[6];
//			Pid[L_WALL_PID].KI = data[7];
//			Pid[L_WALL_PID].KD = data[8];
			PIDSetGain(L_VELO_PID, data[0], data[1], data[2]);
 800fc00:	edd7 7a00 	vldr	s15, [r7]
 800fc04:	ed97 7a01 	vldr	s14, [r7, #4]
 800fc08:	edd7 6a02 	vldr	s13, [r7, #8]
 800fc0c:	eeb0 1a66 	vmov.f32	s2, s13
 800fc10:	eef0 0a47 	vmov.f32	s1, s14
 800fc14:	eeb0 0a67 	vmov.f32	s0, s15
 800fc18:	2004      	movs	r0, #4
 800fc1a:	f000 fa29 	bl	8010070 <PIDSetGain>
			PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
 800fc1e:	edd7 7a00 	vldr	s15, [r7]
 800fc22:	ed97 7a01 	vldr	s14, [r7, #4]
 800fc26:	edd7 6a02 	vldr	s13, [r7, #8]
 800fc2a:	eeb0 1a66 	vmov.f32	s2, s13
 800fc2e:	eef0 0a47 	vmov.f32	s1, s14
 800fc32:	eeb0 0a67 	vmov.f32	s0, s15
 800fc36:	2005      	movs	r0, #5
 800fc38:	f000 fa1a 	bl	8010070 <PIDSetGain>
			//PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
			//PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
			//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
			PIDSetGain(A_VELO_PID, data[3], data[4], data[5]);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800fc3c:	edd7 7a03 	vldr	s15, [r7, #12]
 800fc40:	ed97 7a04 	vldr	s14, [r7, #16]
 800fc44:	edd7 6a05 	vldr	s13, [r7, #20]
 800fc48:	eeb0 1a66 	vmov.f32	s2, s13
 800fc4c:	eef0 0a47 	vmov.f32	s1, s14
 800fc50:	eeb0 0a67 	vmov.f32	s0, s15
 800fc54:	2000      	movs	r0, #0
 800fc56:	f000 fa0b 	bl	8010070 <PIDSetGain>
			//I=
			//D= 
			//PIDSetGain(D_WALL_PID, data[0], data[1], data[2]);
			PIDSetGain(L_WALL_PID, data[6], data[7], data[8]);
 800fc5a:	edd7 7a06 	vldr	s15, [r7, #24]
 800fc5e:	ed97 7a07 	vldr	s14, [r7, #28]
 800fc62:	edd7 6a08 	vldr	s13, [r7, #32]
 800fc66:	eeb0 1a66 	vmov.f32	s2, s13
 800fc6a:	eef0 0a47 	vmov.f32	s1, s14
 800fc6e:	eeb0 0a67 	vmov.f32	s0, s15
 800fc72:	2002      	movs	r0, #2
 800fc74:	f000 f9fc 	bl	8010070 <PIDSetGain>
			PIDSetGain(R_WALL_PID, data[9], data[10], data[11]);
 800fc78:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800fc7c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800fc80:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800fc84:	eeb0 1a66 	vmov.f32	s2, s13
 800fc88:	eef0 0a47 	vmov.f32	s1, s14
 800fc8c:	eeb0 0a67 	vmov.f32	s0, s15
 800fc90:	2003      	movs	r0, #3
 800fc92:	f000 f9ed 	bl	8010070 <PIDSetGain>
			PIDSetGain(D_WALL_PID, data[12], data[13], data[14]);
 800fc96:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800fc9a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800fc9e:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800fca2:	eeb0 1a66 	vmov.f32	s2, s13
 800fca6:	eef0 0a47 	vmov.f32	s1, s14
 800fcaa:	eeb0 0a67 	vmov.f32	s0, s15
 800fcae:	2001      	movs	r0, #1
 800fcb0:	f000 f9de 	bl	8010070 <PIDSetGain>
			//PIDSetGain(R_WALL_PID, data[0], data[1], data[2]);
		}

}
 800fcb4:	bf00      	nop
 800fcb6:	3754      	adds	r7, #84	; 0x54
 800fcb8:	46bd      	mov	sp, r7
 800fcba:	bd90      	pop	{r4, r7, pc}
 800fcbc:	0801aa84 	.word	0x0801aa84
 800fcc0:	0801a908 	.word	0x0801a908
 800fcc4:	0801a914 	.word	0x0801a914

0800fcc8 <Change_Gain>:
void Change_Gain()
{
 800fcc8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800fccc:	b086      	sub	sp, #24
 800fcce:	af04      	add	r7, sp, #16
	//

	HAL_TIM_Base_Stop_IT(&htim1);
 800fcd0:	48af      	ldr	r0, [pc, #700]	; (800ff90 <Change_Gain+0x2c8>)
 800fcd2:	f003 fc48 	bl	8013566 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim8);
 800fcd6:	48af      	ldr	r0, [pc, #700]	; (800ff94 <Change_Gain+0x2cc>)
 800fcd8:	f003 fc45 	bl	8013566 <HAL_TIM_Base_Stop_IT>
	Motor_PWM_Stop();
 800fcdc:	f7ff fd36 	bl	800f74c <Motor_PWM_Stop>
	EmitterOFF();
 800fce0:	f7ff fc4e 	bl	800f580 <EmitterOFF>
//	ADCStart();
//	printf("start\r\n");
	//ADCStop();//
	HAL_Delay(200);
 800fce4:	20c8      	movs	r0, #200	; 0xc8
 800fce6:	f000 fd33 	bl	8010750 <HAL_Delay>

	//
	char change_mode='0';
 800fcea:	2330      	movs	r3, #48	; 0x30
 800fcec:	71fb      	strb	r3, [r7, #7]
	char pid = '0';
 800fcee:	2330      	movs	r3, #48	; 0x30
 800fcf0:	71bb      	strb	r3, [r7, #6]
	char nl;

	while(1)
	{
		//float a = Pid[2].KP;
		printf("PID\r\n");
 800fcf2:	48a9      	ldr	r0, [pc, #676]	; (800ff98 <Change_Gain+0x2d0>)
 800fcf4:	f006 fc0e 	bl	8016514 <puts>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800fcf8:	4ba8      	ldr	r3, [pc, #672]	; (800ff9c <Change_Gain+0x2d4>)
 800fcfa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800fcfe:	4618      	mov	r0, r3
 800fd00:	f7f8 fb5a 	bl	80083b8 <__aeabi_f2d>
 800fd04:	4680      	mov	r8, r0
 800fd06:	4689      	mov	r9, r1
 800fd08:	4ba4      	ldr	r3, [pc, #656]	; (800ff9c <Change_Gain+0x2d4>)
 800fd0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800fd0e:	4618      	mov	r0, r3
 800fd10:	f7f8 fb52 	bl	80083b8 <__aeabi_f2d>
 800fd14:	4604      	mov	r4, r0
 800fd16:	460d      	mov	r5, r1
 800fd18:	4ba0      	ldr	r3, [pc, #640]	; (800ff9c <Change_Gain+0x2d4>)
 800fd1a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800fd1e:	4618      	mov	r0, r3
 800fd20:	f7f8 fb4a 	bl	80083b8 <__aeabi_f2d>
 800fd24:	4602      	mov	r2, r0
 800fd26:	460b      	mov	r3, r1
 800fd28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fd2c:	e9cd 4500 	strd	r4, r5, [sp]
 800fd30:	4642      	mov	r2, r8
 800fd32:	464b      	mov	r3, r9
 800fd34:	489a      	ldr	r0, [pc, #616]	; (800ffa0 <Change_Gain+0x2d8>)
 800fd36:	f006 fb79 	bl	801642c <iprintf>
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800fd3a:	4b98      	ldr	r3, [pc, #608]	; (800ff9c <Change_Gain+0x2d4>)
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	4618      	mov	r0, r3
 800fd40:	f7f8 fb3a 	bl	80083b8 <__aeabi_f2d>
 800fd44:	4680      	mov	r8, r0
 800fd46:	4689      	mov	r9, r1
 800fd48:	4b94      	ldr	r3, [pc, #592]	; (800ff9c <Change_Gain+0x2d4>)
 800fd4a:	685b      	ldr	r3, [r3, #4]
 800fd4c:	4618      	mov	r0, r3
 800fd4e:	f7f8 fb33 	bl	80083b8 <__aeabi_f2d>
 800fd52:	4604      	mov	r4, r0
 800fd54:	460d      	mov	r5, r1
 800fd56:	4b91      	ldr	r3, [pc, #580]	; (800ff9c <Change_Gain+0x2d4>)
 800fd58:	689b      	ldr	r3, [r3, #8]
 800fd5a:	4618      	mov	r0, r3
 800fd5c:	f7f8 fb2c 	bl	80083b8 <__aeabi_f2d>
 800fd60:	4602      	mov	r2, r0
 800fd62:	460b      	mov	r3, r1
 800fd64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fd68:	e9cd 4500 	strd	r4, r5, [sp]
 800fd6c:	4642      	mov	r2, r8
 800fd6e:	464b      	mov	r3, r9
 800fd70:	488c      	ldr	r0, [pc, #560]	; (800ffa4 <Change_Gain+0x2dc>)
 800fd72:	f006 fb5b 	bl	801642c <iprintf>
		printf("[3]  : %f, %f, %f\r\n", Pid[L_WALL_PID].KP, Pid[L_WALL_PID].KI, Pid[L_WALL_PID].KD);
 800fd76:	4b89      	ldr	r3, [pc, #548]	; (800ff9c <Change_Gain+0x2d4>)
 800fd78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	f7f8 fb1c 	bl	80083b8 <__aeabi_f2d>
 800fd80:	4680      	mov	r8, r0
 800fd82:	4689      	mov	r9, r1
 800fd84:	4b85      	ldr	r3, [pc, #532]	; (800ff9c <Change_Gain+0x2d4>)
 800fd86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fd88:	4618      	mov	r0, r3
 800fd8a:	f7f8 fb15 	bl	80083b8 <__aeabi_f2d>
 800fd8e:	4604      	mov	r4, r0
 800fd90:	460d      	mov	r5, r1
 800fd92:	4b82      	ldr	r3, [pc, #520]	; (800ff9c <Change_Gain+0x2d4>)
 800fd94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fd96:	4618      	mov	r0, r3
 800fd98:	f7f8 fb0e 	bl	80083b8 <__aeabi_f2d>
 800fd9c:	4602      	mov	r2, r0
 800fd9e:	460b      	mov	r3, r1
 800fda0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fda4:	e9cd 4500 	strd	r4, r5, [sp]
 800fda8:	4642      	mov	r2, r8
 800fdaa:	464b      	mov	r3, r9
 800fdac:	487e      	ldr	r0, [pc, #504]	; (800ffa8 <Change_Gain+0x2e0>)
 800fdae:	f006 fb3d 	bl	801642c <iprintf>
		printf("[4]  : %f, %f, %f\r\n", Pid[R_WALL_PID].KP, Pid[R_WALL_PID].KI, Pid[R_WALL_PID].KD);
 800fdb2:	4b7a      	ldr	r3, [pc, #488]	; (800ff9c <Change_Gain+0x2d4>)
 800fdb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fdb8:	4618      	mov	r0, r3
 800fdba:	f7f8 fafd 	bl	80083b8 <__aeabi_f2d>
 800fdbe:	4680      	mov	r8, r0
 800fdc0:	4689      	mov	r9, r1
 800fdc2:	4b76      	ldr	r3, [pc, #472]	; (800ff9c <Change_Gain+0x2d4>)
 800fdc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fdc8:	4618      	mov	r0, r3
 800fdca:	f7f8 faf5 	bl	80083b8 <__aeabi_f2d>
 800fdce:	4604      	mov	r4, r0
 800fdd0:	460d      	mov	r5, r1
 800fdd2:	4b72      	ldr	r3, [pc, #456]	; (800ff9c <Change_Gain+0x2d4>)
 800fdd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fdd8:	4618      	mov	r0, r3
 800fdda:	f7f8 faed 	bl	80083b8 <__aeabi_f2d>
 800fdde:	4602      	mov	r2, r0
 800fde0:	460b      	mov	r3, r1
 800fde2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fde6:	e9cd 4500 	strd	r4, r5, [sp]
 800fdea:	4642      	mov	r2, r8
 800fdec:	464b      	mov	r3, r9
 800fdee:	486f      	ldr	r0, [pc, #444]	; (800ffac <Change_Gain+0x2e4>)
 800fdf0:	f006 fb1c 	bl	801642c <iprintf>
		printf("[5]  : %f, %f, %f\r\n", Pid[D_WALL_PID].KP, Pid[D_WALL_PID].KI, Pid[D_WALL_PID].KD);
 800fdf4:	4b69      	ldr	r3, [pc, #420]	; (800ff9c <Change_Gain+0x2d4>)
 800fdf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fdf8:	4618      	mov	r0, r3
 800fdfa:	f7f8 fadd 	bl	80083b8 <__aeabi_f2d>
 800fdfe:	4680      	mov	r8, r0
 800fe00:	4689      	mov	r9, r1
 800fe02:	4b66      	ldr	r3, [pc, #408]	; (800ff9c <Change_Gain+0x2d4>)
 800fe04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe06:	4618      	mov	r0, r3
 800fe08:	f7f8 fad6 	bl	80083b8 <__aeabi_f2d>
 800fe0c:	4604      	mov	r4, r0
 800fe0e:	460d      	mov	r5, r1
 800fe10:	4b62      	ldr	r3, [pc, #392]	; (800ff9c <Change_Gain+0x2d4>)
 800fe12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fe14:	4618      	mov	r0, r3
 800fe16:	f7f8 facf 	bl	80083b8 <__aeabi_f2d>
 800fe1a:	4602      	mov	r2, r0
 800fe1c:	460b      	mov	r3, r1
 800fe1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fe22:	e9cd 4500 	strd	r4, r5, [sp]
 800fe26:	4642      	mov	r2, r8
 800fe28:	464b      	mov	r3, r9
 800fe2a:	4861      	ldr	r0, [pc, #388]	; (800ffb0 <Change_Gain+0x2e8>)
 800fe2c:	f006 fafe 	bl	801642c <iprintf>

		Buffering();
 800fe30:	f7ff fe1a 	bl	800fa68 <Buffering>
		printf("(0) :"); scanf("%c",&change_mode);
 800fe34:	485f      	ldr	r0, [pc, #380]	; (800ffb4 <Change_Gain+0x2ec>)
 800fe36:	f006 faf9 	bl	801642c <iprintf>
 800fe3a:	1dfb      	adds	r3, r7, #7
 800fe3c:	4619      	mov	r1, r3
 800fe3e:	485e      	ldr	r0, [pc, #376]	; (800ffb8 <Change_Gain+0x2f0>)
 800fe40:	f006 fb70 	bl	8016524 <iscanf>
		if(change_mode == '0')
 800fe44:	79fb      	ldrb	r3, [r7, #7]
 800fe46:	2b30      	cmp	r3, #48	; 0x30
 800fe48:	f000 80f4 	beq.w	8010034 <Change_Gain+0x36c>
			break;
		}
		else
		{

			Buffering();
 800fe4c:	f7ff fe0c 	bl	800fa68 <Buffering>
			printf("\r\nP , I or D ? : "); scanf("%c",&pid);
 800fe50:	485a      	ldr	r0, [pc, #360]	; (800ffbc <Change_Gain+0x2f4>)
 800fe52:	f006 faeb 	bl	801642c <iprintf>
 800fe56:	1dbb      	adds	r3, r7, #6
 800fe58:	4619      	mov	r1, r3
 800fe5a:	4857      	ldr	r0, [pc, #348]	; (800ffb8 <Change_Gain+0x2f0>)
 800fe5c:	f006 fb62 	bl	8016524 <iscanf>
			printf("\r\n%c %c \r\n",change_mode,pid);
 800fe60:	79fb      	ldrb	r3, [r7, #7]
 800fe62:	4619      	mov	r1, r3
 800fe64:	79bb      	ldrb	r3, [r7, #6]
 800fe66:	461a      	mov	r2, r3
 800fe68:	4855      	ldr	r0, [pc, #340]	; (800ffc0 <Change_Gain+0x2f8>)
 800fe6a:	f006 fadf 	bl	801642c <iprintf>

			Buffering();
 800fe6e:	f7ff fdfb 	bl	800fa68 <Buffering>
			printf("\r\n : ");
 800fe72:	4854      	ldr	r0, [pc, #336]	; (800ffc4 <Change_Gain+0x2fc>)
 800fe74:	f006 fada 	bl	801642c <iprintf>

			switch(change_mode)
 800fe78:	79fb      	ldrb	r3, [r7, #7]
 800fe7a:	3b31      	subs	r3, #49	; 0x31
 800fe7c:	2b04      	cmp	r3, #4
 800fe7e:	f200 80c1 	bhi.w	8010004 <Change_Gain+0x33c>
 800fe82:	a201      	add	r2, pc, #4	; (adr r2, 800fe88 <Change_Gain+0x1c0>)
 800fe84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe88:	0800fe9d 	.word	0x0800fe9d
 800fe8c:	0800fecf 	.word	0x0800fecf
 800fe90:	0800ff01 	.word	0x0800ff01
 800fe94:	0800ff31 	.word	0x0800ff31
 800fe98:	0800ff61 	.word	0x0800ff61
			{
			case '1'://
				//printf("p , i or d ?");scanf("%c",pid);

				if(pid == 'p')
 800fe9c:	79bb      	ldrb	r3, [r7, #6]
 800fe9e:	2b70      	cmp	r3, #112	; 0x70
 800fea0:	d104      	bne.n	800feac <Change_Gain+0x1e4>
				{
					scanf("%f",&Pid[L_VELO_PID].KP);
 800fea2:	4949      	ldr	r1, [pc, #292]	; (800ffc8 <Change_Gain+0x300>)
 800fea4:	4849      	ldr	r0, [pc, #292]	; (800ffcc <Change_Gain+0x304>)
 800fea6:	f006 fb3d 	bl	8016524 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_VELO_PID].KD);
				}
				break;
 800feaa:	e0af      	b.n	801000c <Change_Gain+0x344>
				else if(pid == 'i')
 800feac:	79bb      	ldrb	r3, [r7, #6]
 800feae:	2b69      	cmp	r3, #105	; 0x69
 800feb0:	d104      	bne.n	800febc <Change_Gain+0x1f4>
					scanf("%f",&Pid[L_VELO_PID].KI);
 800feb2:	4947      	ldr	r1, [pc, #284]	; (800ffd0 <Change_Gain+0x308>)
 800feb4:	4845      	ldr	r0, [pc, #276]	; (800ffcc <Change_Gain+0x304>)
 800feb6:	f006 fb35 	bl	8016524 <iscanf>
				break;
 800feba:	e0a7      	b.n	801000c <Change_Gain+0x344>
				else if(pid == 'd')
 800febc:	79bb      	ldrb	r3, [r7, #6]
 800febe:	2b64      	cmp	r3, #100	; 0x64
 800fec0:	f040 80a4 	bne.w	801000c <Change_Gain+0x344>
					scanf("%f",&Pid[L_VELO_PID].KD);
 800fec4:	4943      	ldr	r1, [pc, #268]	; (800ffd4 <Change_Gain+0x30c>)
 800fec6:	4841      	ldr	r0, [pc, #260]	; (800ffcc <Change_Gain+0x304>)
 800fec8:	f006 fb2c 	bl	8016524 <iscanf>
				break;
 800fecc:	e09e      	b.n	801000c <Change_Gain+0x344>

			case '2'://
				if(pid == 'p')
 800fece:	79bb      	ldrb	r3, [r7, #6]
 800fed0:	2b70      	cmp	r3, #112	; 0x70
 800fed2:	d104      	bne.n	800fede <Change_Gain+0x216>
				{
					scanf("%f",&Pid[A_VELO_PID].KP);
 800fed4:	4931      	ldr	r1, [pc, #196]	; (800ff9c <Change_Gain+0x2d4>)
 800fed6:	483d      	ldr	r0, [pc, #244]	; (800ffcc <Change_Gain+0x304>)
 800fed8:	f006 fb24 	bl	8016524 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[A_VELO_PID].KD);
				}
				break;
 800fedc:	e098      	b.n	8010010 <Change_Gain+0x348>
				else if(pid == 'i')
 800fede:	79bb      	ldrb	r3, [r7, #6]
 800fee0:	2b69      	cmp	r3, #105	; 0x69
 800fee2:	d104      	bne.n	800feee <Change_Gain+0x226>
					scanf("%f",&Pid[A_VELO_PID].KI);
 800fee4:	493c      	ldr	r1, [pc, #240]	; (800ffd8 <Change_Gain+0x310>)
 800fee6:	4839      	ldr	r0, [pc, #228]	; (800ffcc <Change_Gain+0x304>)
 800fee8:	f006 fb1c 	bl	8016524 <iscanf>
				break;
 800feec:	e090      	b.n	8010010 <Change_Gain+0x348>
				else if(pid == 'd')
 800feee:	79bb      	ldrb	r3, [r7, #6]
 800fef0:	2b64      	cmp	r3, #100	; 0x64
 800fef2:	f040 808d 	bne.w	8010010 <Change_Gain+0x348>
					scanf("%f",&Pid[A_VELO_PID].KD);
 800fef6:	4939      	ldr	r1, [pc, #228]	; (800ffdc <Change_Gain+0x314>)
 800fef8:	4834      	ldr	r0, [pc, #208]	; (800ffcc <Change_Gain+0x304>)
 800fefa:	f006 fb13 	bl	8016524 <iscanf>
				break;
 800fefe:	e087      	b.n	8010010 <Change_Gain+0x348>

			case '3'://
				if(pid == 'p')
 800ff00:	79bb      	ldrb	r3, [r7, #6]
 800ff02:	2b70      	cmp	r3, #112	; 0x70
 800ff04:	d104      	bne.n	800ff10 <Change_Gain+0x248>
				{
					scanf("%f",&Pid[L_WALL_PID].KP);
 800ff06:	4936      	ldr	r1, [pc, #216]	; (800ffe0 <Change_Gain+0x318>)
 800ff08:	4830      	ldr	r0, [pc, #192]	; (800ffcc <Change_Gain+0x304>)
 800ff0a:	f006 fb0b 	bl	8016524 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_WALL_PID].KD);
				}
				break;
 800ff0e:	e081      	b.n	8010014 <Change_Gain+0x34c>
				else if(pid == 'i')
 800ff10:	79bb      	ldrb	r3, [r7, #6]
 800ff12:	2b69      	cmp	r3, #105	; 0x69
 800ff14:	d104      	bne.n	800ff20 <Change_Gain+0x258>
					scanf("%f",&Pid[L_WALL_PID].KI);
 800ff16:	4933      	ldr	r1, [pc, #204]	; (800ffe4 <Change_Gain+0x31c>)
 800ff18:	482c      	ldr	r0, [pc, #176]	; (800ffcc <Change_Gain+0x304>)
 800ff1a:	f006 fb03 	bl	8016524 <iscanf>
				break;
 800ff1e:	e079      	b.n	8010014 <Change_Gain+0x34c>
				else if(pid == 'd')
 800ff20:	79bb      	ldrb	r3, [r7, #6]
 800ff22:	2b64      	cmp	r3, #100	; 0x64
 800ff24:	d176      	bne.n	8010014 <Change_Gain+0x34c>
					scanf("%f",&Pid[L_WALL_PID].KD);
 800ff26:	4930      	ldr	r1, [pc, #192]	; (800ffe8 <Change_Gain+0x320>)
 800ff28:	4828      	ldr	r0, [pc, #160]	; (800ffcc <Change_Gain+0x304>)
 800ff2a:	f006 fafb 	bl	8016524 <iscanf>
				break;
 800ff2e:	e071      	b.n	8010014 <Change_Gain+0x34c>
			case '4'://
				if(pid == 'p')
 800ff30:	79bb      	ldrb	r3, [r7, #6]
 800ff32:	2b70      	cmp	r3, #112	; 0x70
 800ff34:	d104      	bne.n	800ff40 <Change_Gain+0x278>
				{
					scanf("%f",&Pid[R_WALL_PID].KP);
 800ff36:	492d      	ldr	r1, [pc, #180]	; (800ffec <Change_Gain+0x324>)
 800ff38:	4824      	ldr	r0, [pc, #144]	; (800ffcc <Change_Gain+0x304>)
 800ff3a:	f006 faf3 	bl	8016524 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[R_WALL_PID].KD);
				}
				break;
 800ff3e:	e06b      	b.n	8010018 <Change_Gain+0x350>
				else if(pid == 'i')
 800ff40:	79bb      	ldrb	r3, [r7, #6]
 800ff42:	2b69      	cmp	r3, #105	; 0x69
 800ff44:	d104      	bne.n	800ff50 <Change_Gain+0x288>
					scanf("%f",&Pid[R_WALL_PID].KI);
 800ff46:	492a      	ldr	r1, [pc, #168]	; (800fff0 <Change_Gain+0x328>)
 800ff48:	4820      	ldr	r0, [pc, #128]	; (800ffcc <Change_Gain+0x304>)
 800ff4a:	f006 faeb 	bl	8016524 <iscanf>
				break;
 800ff4e:	e063      	b.n	8010018 <Change_Gain+0x350>
				else if(pid == 'd')
 800ff50:	79bb      	ldrb	r3, [r7, #6]
 800ff52:	2b64      	cmp	r3, #100	; 0x64
 800ff54:	d160      	bne.n	8010018 <Change_Gain+0x350>
					scanf("%f",&Pid[R_WALL_PID].KD);
 800ff56:	4927      	ldr	r1, [pc, #156]	; (800fff4 <Change_Gain+0x32c>)
 800ff58:	481c      	ldr	r0, [pc, #112]	; (800ffcc <Change_Gain+0x304>)
 800ff5a:	f006 fae3 	bl	8016524 <iscanf>
				break;
 800ff5e:	e05b      	b.n	8010018 <Change_Gain+0x350>
			case '5'://
				if(pid == 'p')
 800ff60:	79bb      	ldrb	r3, [r7, #6]
 800ff62:	2b70      	cmp	r3, #112	; 0x70
 800ff64:	d104      	bne.n	800ff70 <Change_Gain+0x2a8>
				{
					scanf("%f",&Pid[D_WALL_PID].KP);
 800ff66:	4924      	ldr	r1, [pc, #144]	; (800fff8 <Change_Gain+0x330>)
 800ff68:	4818      	ldr	r0, [pc, #96]	; (800ffcc <Change_Gain+0x304>)
 800ff6a:	f006 fadb 	bl	8016524 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[D_WALL_PID].KD);
				}
				break;
 800ff6e:	e055      	b.n	801001c <Change_Gain+0x354>
				else if(pid == 'i')
 800ff70:	79bb      	ldrb	r3, [r7, #6]
 800ff72:	2b69      	cmp	r3, #105	; 0x69
 800ff74:	d104      	bne.n	800ff80 <Change_Gain+0x2b8>
					scanf("%f",&Pid[D_WALL_PID].KI);
 800ff76:	4921      	ldr	r1, [pc, #132]	; (800fffc <Change_Gain+0x334>)
 800ff78:	4814      	ldr	r0, [pc, #80]	; (800ffcc <Change_Gain+0x304>)
 800ff7a:	f006 fad3 	bl	8016524 <iscanf>
				break;
 800ff7e:	e04d      	b.n	801001c <Change_Gain+0x354>
				else if(pid == 'd')
 800ff80:	79bb      	ldrb	r3, [r7, #6]
 800ff82:	2b64      	cmp	r3, #100	; 0x64
 800ff84:	d14a      	bne.n	801001c <Change_Gain+0x354>
					scanf("%f",&Pid[D_WALL_PID].KD);
 800ff86:	491e      	ldr	r1, [pc, #120]	; (8010000 <Change_Gain+0x338>)
 800ff88:	4810      	ldr	r0, [pc, #64]	; (800ffcc <Change_Gain+0x304>)
 800ff8a:	f006 facb 	bl	8016524 <iscanf>
				break;
 800ff8e:	e045      	b.n	801001c <Change_Gain+0x354>
 800ff90:	20000df0 	.word	0x20000df0
 800ff94:	20000ba8 	.word	0x20000ba8
 800ff98:	0801a91c 	.word	0x0801a91c
 800ff9c:	20000318 	.word	0x20000318
 800ffa0:	0801a934 	.word	0x0801a934
 800ffa4:	0801a954 	.word	0x0801a954
 800ffa8:	0801a970 	.word	0x0801a970
 800ffac:	0801a98c 	.word	0x0801a98c
 800ffb0:	0801a9a8 	.word	0x0801a9a8
 800ffb4:	0801a9c4 	.word	0x0801a9c4
 800ffb8:	0801a9dc 	.word	0x0801a9dc
 800ffbc:	0801a9e0 	.word	0x0801a9e0
 800ffc0:	0801a9f4 	.word	0x0801a9f4
 800ffc4:	0801aa18 	.word	0x0801aa18
 800ffc8:	200003c8 	.word	0x200003c8
 800ffcc:	0801aa2c 	.word	0x0801aa2c
 800ffd0:	200003cc 	.word	0x200003cc
 800ffd4:	200003d0 	.word	0x200003d0
 800ffd8:	2000031c 	.word	0x2000031c
 800ffdc:	20000320 	.word	0x20000320
 800ffe0:	20000370 	.word	0x20000370
 800ffe4:	20000374 	.word	0x20000374
 800ffe8:	20000378 	.word	0x20000378
 800ffec:	2000039c 	.word	0x2000039c
 800fff0:	200003a0 	.word	0x200003a0
 800fff4:	200003a4 	.word	0x200003a4
 800fff8:	20000344 	.word	0x20000344
 800fffc:	20000348 	.word	0x20000348
 8010000:	2000034c 	.word	0x2000034c
			default :
				printf("\r\n");
 8010004:	4816      	ldr	r0, [pc, #88]	; (8010060 <Change_Gain+0x398>)
 8010006:	f006 fa85 	bl	8016514 <puts>
				break;
 801000a:	e008      	b.n	801001e <Change_Gain+0x356>
				break;
 801000c:	bf00      	nop
 801000e:	e006      	b.n	801001e <Change_Gain+0x356>
				break;
 8010010:	bf00      	nop
 8010012:	e004      	b.n	801001e <Change_Gain+0x356>
				break;
 8010014:	bf00      	nop
 8010016:	e002      	b.n	801001e <Change_Gain+0x356>
				break;
 8010018:	bf00      	nop
 801001a:	e000      	b.n	801001e <Change_Gain+0x356>
				break;
 801001c:	bf00      	nop
			}
			Buffering();
 801001e:	f7ff fd23 	bl	800fa68 <Buffering>
			scanf("%c",&nl);
 8010022:	1d7b      	adds	r3, r7, #5
 8010024:	4619      	mov	r1, r3
 8010026:	480f      	ldr	r0, [pc, #60]	; (8010064 <Change_Gain+0x39c>)
 8010028:	f006 fa7c 	bl	8016524 <iscanf>
			printf("\r\n");
 801002c:	480e      	ldr	r0, [pc, #56]	; (8010068 <Change_Gain+0x3a0>)
 801002e:	f006 fa71 	bl	8016514 <puts>
		printf("PID\r\n");
 8010032:	e65e      	b.n	800fcf2 <Change_Gain+0x2a>
			break;
 8010034:	bf00      	nop
		}

	}
	printf("\r\n\r\n");
 8010036:	480d      	ldr	r0, [pc, #52]	; (801006c <Change_Gain+0x3a4>)
 8010038:	f006 fa6c 	bl	8016514 <puts>

	//

	//ROM
	//work_ram[5120] ()5200
	Flash_clear_sector9();
 801003c:	f7ff f8f3 	bl	800f226 <Flash_clear_sector9>
	//printf("\r\n\r\n");
	Copy_Gain();
 8010040:	f7ff fd26 	bl	800fa90 <Copy_Gain>
	//printf("\r\n\r\n");

	ChangeLED(7);
 8010044:	2007      	movs	r0, #7
 8010046:	f7ff faa9 	bl	800f59c <ChangeLED>
	HAL_Delay(200);
 801004a:	20c8      	movs	r0, #200	; 0xc8
 801004c:	f000 fb80 	bl	8010750 <HAL_Delay>
	ChangeLED(0);
 8010050:	2000      	movs	r0, #0
 8010052:	f7ff faa3 	bl	800f59c <ChangeLED>
	HAL_TIM_Base_Start_IT(&htim8);
	Motor_PWM_Start();
	Emitter_ON();
	ADC_Start();
#endif
}
 8010056:	bf00      	nop
 8010058:	3708      	adds	r7, #8
 801005a:	46bd      	mov	sp, r7
 801005c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8010060:	0801aa30 	.word	0x0801aa30
 8010064:	0801a9dc 	.word	0x0801a9dc
 8010068:	0801aa44 	.word	0x0801aa44
 801006c:	0801aa48 	.word	0x0801aa48

08010070 <PIDSetGain>:
//		elast[i] = 0;
//		//PidFlag[i] = 0;
//	}
//}
void PIDSetGain(int n, float kp, float ki, float kd)	//
{
 8010070:	b480      	push	{r7}
 8010072:	b085      	sub	sp, #20
 8010074:	af00      	add	r7, sp, #0
 8010076:	60f8      	str	r0, [r7, #12]
 8010078:	ed87 0a02 	vstr	s0, [r7, #8]
 801007c:	edc7 0a01 	vstr	s1, [r7, #4]
 8010080:	ed87 1a00 	vstr	s2, [r7]
	Pid[n].KP = kp;
 8010084:	4a0f      	ldr	r2, [pc, #60]	; (80100c4 <PIDSetGain+0x54>)
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	212c      	movs	r1, #44	; 0x2c
 801008a:	fb01 f303 	mul.w	r3, r1, r3
 801008e:	4413      	add	r3, r2
 8010090:	68ba      	ldr	r2, [r7, #8]
 8010092:	601a      	str	r2, [r3, #0]
	Pid[n].KI = ki;
 8010094:	4a0b      	ldr	r2, [pc, #44]	; (80100c4 <PIDSetGain+0x54>)
 8010096:	68fb      	ldr	r3, [r7, #12]
 8010098:	212c      	movs	r1, #44	; 0x2c
 801009a:	fb01 f303 	mul.w	r3, r1, r3
 801009e:	4413      	add	r3, r2
 80100a0:	3304      	adds	r3, #4
 80100a2:	687a      	ldr	r2, [r7, #4]
 80100a4:	601a      	str	r2, [r3, #0]
	Pid[n].KD = kd;
 80100a6:	4a07      	ldr	r2, [pc, #28]	; (80100c4 <PIDSetGain+0x54>)
 80100a8:	68fb      	ldr	r3, [r7, #12]
 80100aa:	212c      	movs	r1, #44	; 0x2c
 80100ac:	fb01 f303 	mul.w	r3, r1, r3
 80100b0:	4413      	add	r3, r2
 80100b2:	3308      	adds	r3, #8
 80100b4:	683a      	ldr	r2, [r7, #0]
 80100b6:	601a      	str	r2, [r3, #0]

}
 80100b8:	bf00      	nop
 80100ba:	3714      	adds	r7, #20
 80100bc:	46bd      	mov	sp, r7
 80100be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c2:	4770      	bx	lr
 80100c4:	20000318 	.word	0x20000318

080100c8 <PIDChangeFlag>:
//	ei[n] = 0;
//	elast[n] = 0;
//}

void PIDChangeFlag(int n, int on_or_off)
{
 80100c8:	b480      	push	{r7}
 80100ca:	b083      	sub	sp, #12
 80100cc:	af00      	add	r7, sp, #0
 80100ce:	6078      	str	r0, [r7, #4]
 80100d0:	6039      	str	r1, [r7, #0]
	Pid[n].flag = on_or_off;
 80100d2:	4a07      	ldr	r2, [pc, #28]	; (80100f0 <PIDChangeFlag+0x28>)
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	212c      	movs	r1, #44	; 0x2c
 80100d8:	fb01 f303 	mul.w	r3, r1, r3
 80100dc:	4413      	add	r3, r2
 80100de:	3328      	adds	r3, #40	; 0x28
 80100e0:	683a      	ldr	r2, [r7, #0]
 80100e2:	601a      	str	r2, [r3, #0]
}
 80100e4:	bf00      	nop
 80100e6:	370c      	adds	r7, #12
 80100e8:	46bd      	mov	sp, r7
 80100ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ee:	4770      	bx	lr
 80100f0:	20000318 	.word	0x20000318

080100f4 <PIDReset>:
int PIDGetFlag(int n)
{
	return Pid[n].flag;
}
void PIDReset(int n)
{
 80100f4:	b480      	push	{r7}
 80100f6:	b083      	sub	sp, #12
 80100f8:	af00      	add	r7, sp, #0
 80100fa:	6078      	str	r0, [r7, #4]
	//
	Pid[n].e = 0;
 80100fc:	4a1b      	ldr	r2, [pc, #108]	; (801016c <PIDReset+0x78>)
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	212c      	movs	r1, #44	; 0x2c
 8010102:	fb01 f303 	mul.w	r3, r1, r3
 8010106:	4413      	add	r3, r2
 8010108:	330c      	adds	r3, #12
 801010a:	f04f 0200 	mov.w	r2, #0
 801010e:	601a      	str	r2, [r3, #0]
	Pid[n].ei = 0;
 8010110:	4a16      	ldr	r2, [pc, #88]	; (801016c <PIDReset+0x78>)
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	212c      	movs	r1, #44	; 0x2c
 8010116:	fb01 f303 	mul.w	r3, r1, r3
 801011a:	4413      	add	r3, r2
 801011c:	3310      	adds	r3, #16
 801011e:	f04f 0200 	mov.w	r2, #0
 8010122:	601a      	str	r2, [r3, #0]
	Pid[n].ed = 0;
 8010124:	4a11      	ldr	r2, [pc, #68]	; (801016c <PIDReset+0x78>)
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	212c      	movs	r1, #44	; 0x2c
 801012a:	fb01 f303 	mul.w	r3, r1, r3
 801012e:	4413      	add	r3, r2
 8010130:	3314      	adds	r3, #20
 8010132:	f04f 0200 	mov.w	r2, #0
 8010136:	601a      	str	r2, [r3, #0]
	Pid[n].elast = 0;
 8010138:	4a0c      	ldr	r2, [pc, #48]	; (801016c <PIDReset+0x78>)
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	212c      	movs	r1, #44	; 0x2c
 801013e:	fb01 f303 	mul.w	r3, r1, r3
 8010142:	4413      	add	r3, r2
 8010144:	3318      	adds	r3, #24
 8010146:	f04f 0200 	mov.w	r2, #0
 801014a:	601a      	str	r2, [r3, #0]
	Pid[n].out = 0;
 801014c:	4a07      	ldr	r2, [pc, #28]	; (801016c <PIDReset+0x78>)
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	212c      	movs	r1, #44	; 0x2c
 8010152:	fb01 f303 	mul.w	r3, r1, r3
 8010156:	4413      	add	r3, r2
 8010158:	3324      	adds	r3, #36	; 0x24
 801015a:	2200      	movs	r2, #0
 801015c:	601a      	str	r2, [r3, #0]
}
 801015e:	bf00      	nop
 8010160:	370c      	adds	r7, #12
 8010162:	46bd      	mov	sp, r7
 8010164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010168:	4770      	bx	lr
 801016a:	bf00      	nop
 801016c:	20000318 	.word	0x20000318

08010170 <PIDControl>:
//{
//	Pid[n].target = target;
//	Pid[n].current = current;
//}
inline int PIDControl(int n, float target, float current)
{
 8010170:	b590      	push	{r4, r7, lr}
 8010172:	b085      	sub	sp, #20
 8010174:	af00      	add	r7, sp, #0
 8010176:	60f8      	str	r0, [r7, #12]
 8010178:	ed87 0a02 	vstr	s0, [r7, #8]
 801017c:	edc7 0a01 	vstr	s1, [r7, #4]
	//PIDInput( n, target, current);
	//PIDCalculate( n, T );
	//0
	if(Pid[n].flag == 0)
 8010180:	4a90      	ldr	r2, [pc, #576]	; (80103c4 <PIDControl+0x254>)
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	212c      	movs	r1, #44	; 0x2c
 8010186:	fb01 f303 	mul.w	r3, r1, r3
 801018a:	4413      	add	r3, r2
 801018c:	3328      	adds	r3, #40	; 0x28
 801018e:	681b      	ldr	r3, [r3, #0]
 8010190:	2b00      	cmp	r3, #0
 8010192:	d132      	bne.n	80101fa <PIDControl+0x8a>
	{
		Pid[n].e = 0.0f;
 8010194:	4a8b      	ldr	r2, [pc, #556]	; (80103c4 <PIDControl+0x254>)
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	212c      	movs	r1, #44	; 0x2c
 801019a:	fb01 f303 	mul.w	r3, r1, r3
 801019e:	4413      	add	r3, r2
 80101a0:	330c      	adds	r3, #12
 80101a2:	f04f 0200 	mov.w	r2, #0
 80101a6:	601a      	str	r2, [r3, #0]
		Pid[n].ei = 0.0f;
 80101a8:	4a86      	ldr	r2, [pc, #536]	; (80103c4 <PIDControl+0x254>)
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	212c      	movs	r1, #44	; 0x2c
 80101ae:	fb01 f303 	mul.w	r3, r1, r3
 80101b2:	4413      	add	r3, r2
 80101b4:	3310      	adds	r3, #16
 80101b6:	f04f 0200 	mov.w	r2, #0
 80101ba:	601a      	str	r2, [r3, #0]
		Pid[n].ed = 0.0f;
 80101bc:	4a81      	ldr	r2, [pc, #516]	; (80103c4 <PIDControl+0x254>)
 80101be:	68fb      	ldr	r3, [r7, #12]
 80101c0:	212c      	movs	r1, #44	; 0x2c
 80101c2:	fb01 f303 	mul.w	r3, r1, r3
 80101c6:	4413      	add	r3, r2
 80101c8:	3314      	adds	r3, #20
 80101ca:	f04f 0200 	mov.w	r2, #0
 80101ce:	601a      	str	r2, [r3, #0]
		Pid[n].elast = 0.0f;
 80101d0:	4a7c      	ldr	r2, [pc, #496]	; (80103c4 <PIDControl+0x254>)
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	212c      	movs	r1, #44	; 0x2c
 80101d6:	fb01 f303 	mul.w	r3, r1, r3
 80101da:	4413      	add	r3, r2
 80101dc:	3318      	adds	r3, #24
 80101de:	f04f 0200 	mov.w	r2, #0
 80101e2:	601a      	str	r2, [r3, #0]
		Pid[n].out = 0;
 80101e4:	4a77      	ldr	r2, [pc, #476]	; (80103c4 <PIDControl+0x254>)
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	212c      	movs	r1, #44	; 0x2c
 80101ea:	fb01 f303 	mul.w	r3, r1, r3
 80101ee:	4413      	add	r3, r2
 80101f0:	3324      	adds	r3, #36	; 0x24
 80101f2:	2200      	movs	r2, #0
 80101f4:	601a      	str	r2, [r3, #0]
		return 0;
 80101f6:	2300      	movs	r3, #0
 80101f8:	e0df      	b.n	80103ba <PIDControl+0x24a>
		//PIDReset(n);
	}
	else
	{
		Pid[n].target = target;
 80101fa:	4a72      	ldr	r2, [pc, #456]	; (80103c4 <PIDControl+0x254>)
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	212c      	movs	r1, #44	; 0x2c
 8010200:	fb01 f303 	mul.w	r3, r1, r3
 8010204:	4413      	add	r3, r2
 8010206:	3320      	adds	r3, #32
 8010208:	68ba      	ldr	r2, [r7, #8]
 801020a:	601a      	str	r2, [r3, #0]
		Pid[n].current = current;
 801020c:	4a6d      	ldr	r2, [pc, #436]	; (80103c4 <PIDControl+0x254>)
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	212c      	movs	r1, #44	; 0x2c
 8010212:	fb01 f303 	mul.w	r3, r1, r3
 8010216:	4413      	add	r3, r2
 8010218:	331c      	adds	r3, #28
 801021a:	687a      	ldr	r2, [r7, #4]
 801021c:	601a      	str	r2, [r3, #0]

		Pid[n].e = Pid[n].target - Pid[n].current;
 801021e:	4a69      	ldr	r2, [pc, #420]	; (80103c4 <PIDControl+0x254>)
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	212c      	movs	r1, #44	; 0x2c
 8010224:	fb01 f303 	mul.w	r3, r1, r3
 8010228:	4413      	add	r3, r2
 801022a:	3320      	adds	r3, #32
 801022c:	ed93 7a00 	vldr	s14, [r3]
 8010230:	4a64      	ldr	r2, [pc, #400]	; (80103c4 <PIDControl+0x254>)
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	212c      	movs	r1, #44	; 0x2c
 8010236:	fb01 f303 	mul.w	r3, r1, r3
 801023a:	4413      	add	r3, r2
 801023c:	331c      	adds	r3, #28
 801023e:	edd3 7a00 	vldr	s15, [r3]
 8010242:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010246:	4a5f      	ldr	r2, [pc, #380]	; (80103c4 <PIDControl+0x254>)
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	212c      	movs	r1, #44	; 0x2c
 801024c:	fb01 f303 	mul.w	r3, r1, r3
 8010250:	4413      	add	r3, r2
 8010252:	330c      	adds	r3, #12
 8010254:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].ei += Pid[n].e * pid_T;
 8010258:	4a5a      	ldr	r2, [pc, #360]	; (80103c4 <PIDControl+0x254>)
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	212c      	movs	r1, #44	; 0x2c
 801025e:	fb01 f303 	mul.w	r3, r1, r3
 8010262:	4413      	add	r3, r2
 8010264:	3310      	adds	r3, #16
 8010266:	ed93 7a00 	vldr	s14, [r3]
 801026a:	4a56      	ldr	r2, [pc, #344]	; (80103c4 <PIDControl+0x254>)
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	212c      	movs	r1, #44	; 0x2c
 8010270:	fb01 f303 	mul.w	r3, r1, r3
 8010274:	4413      	add	r3, r2
 8010276:	330c      	adds	r3, #12
 8010278:	edd3 7a00 	vldr	s15, [r3]
 801027c:	eddf 6a52 	vldr	s13, [pc, #328]	; 80103c8 <PIDControl+0x258>
 8010280:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010284:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010288:	4a4e      	ldr	r2, [pc, #312]	; (80103c4 <PIDControl+0x254>)
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	212c      	movs	r1, #44	; 0x2c
 801028e:	fb01 f303 	mul.w	r3, r1, r3
 8010292:	4413      	add	r3, r2
 8010294:	3310      	adds	r3, #16
 8010296:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 801029a:	4a4a      	ldr	r2, [pc, #296]	; (80103c4 <PIDControl+0x254>)
 801029c:	68fb      	ldr	r3, [r7, #12]
 801029e:	212c      	movs	r1, #44	; 0x2c
 80102a0:	fb01 f303 	mul.w	r3, r1, r3
 80102a4:	4413      	add	r3, r2
 80102a6:	330c      	adds	r3, #12
 80102a8:	ed93 7a00 	vldr	s14, [r3]
 80102ac:	4a45      	ldr	r2, [pc, #276]	; (80103c4 <PIDControl+0x254>)
 80102ae:	68fb      	ldr	r3, [r7, #12]
 80102b0:	212c      	movs	r1, #44	; 0x2c
 80102b2:	fb01 f303 	mul.w	r3, r1, r3
 80102b6:	4413      	add	r3, r2
 80102b8:	3318      	adds	r3, #24
 80102ba:	edd3 7a00 	vldr	s15, [r3]
 80102be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80102c2:	ed9f 7a42 	vldr	s14, [pc, #264]	; 80103cc <PIDControl+0x25c>
 80102c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80102ca:	4a3e      	ldr	r2, [pc, #248]	; (80103c4 <PIDControl+0x254>)
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	212c      	movs	r1, #44	; 0x2c
 80102d0:	fb01 f303 	mul.w	r3, r1, r3
 80102d4:	4413      	add	r3, r2
 80102d6:	3314      	adds	r3, #20
 80102d8:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].elast = Pid[n].e;
 80102dc:	4a39      	ldr	r2, [pc, #228]	; (80103c4 <PIDControl+0x254>)
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	212c      	movs	r1, #44	; 0x2c
 80102e2:	fb01 f303 	mul.w	r3, r1, r3
 80102e6:	4413      	add	r3, r2
 80102e8:	330c      	adds	r3, #12
 80102ea:	681a      	ldr	r2, [r3, #0]
 80102ec:	4935      	ldr	r1, [pc, #212]	; (80103c4 <PIDControl+0x254>)
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	202c      	movs	r0, #44	; 0x2c
 80102f2:	fb00 f303 	mul.w	r3, r0, r3
 80102f6:	440b      	add	r3, r1
 80102f8:	3318      	adds	r3, #24
 80102fa:	601a      	str	r2, [r3, #0]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 80102fc:	4a31      	ldr	r2, [pc, #196]	; (80103c4 <PIDControl+0x254>)
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	212c      	movs	r1, #44	; 0x2c
 8010302:	fb01 f303 	mul.w	r3, r1, r3
 8010306:	4413      	add	r3, r2
 8010308:	ed93 7a00 	vldr	s14, [r3]
 801030c:	4a2d      	ldr	r2, [pc, #180]	; (80103c4 <PIDControl+0x254>)
 801030e:	68fb      	ldr	r3, [r7, #12]
 8010310:	212c      	movs	r1, #44	; 0x2c
 8010312:	fb01 f303 	mul.w	r3, r1, r3
 8010316:	4413      	add	r3, r2
 8010318:	330c      	adds	r3, #12
 801031a:	edd3 7a00 	vldr	s15, [r3]
 801031e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010322:	4a28      	ldr	r2, [pc, #160]	; (80103c4 <PIDControl+0x254>)
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	212c      	movs	r1, #44	; 0x2c
 8010328:	fb01 f303 	mul.w	r3, r1, r3
 801032c:	4413      	add	r3, r2
 801032e:	3304      	adds	r3, #4
 8010330:	edd3 6a00 	vldr	s13, [r3]
 8010334:	4a23      	ldr	r2, [pc, #140]	; (80103c4 <PIDControl+0x254>)
 8010336:	68fb      	ldr	r3, [r7, #12]
 8010338:	212c      	movs	r1, #44	; 0x2c
 801033a:	fb01 f303 	mul.w	r3, r1, r3
 801033e:	4413      	add	r3, r2
 8010340:	3310      	adds	r3, #16
 8010342:	edd3 7a00 	vldr	s15, [r3]
 8010346:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801034a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801034e:	4a1d      	ldr	r2, [pc, #116]	; (80103c4 <PIDControl+0x254>)
 8010350:	68fb      	ldr	r3, [r7, #12]
 8010352:	212c      	movs	r1, #44	; 0x2c
 8010354:	fb01 f303 	mul.w	r3, r1, r3
 8010358:	4413      	add	r3, r2
 801035a:	3308      	adds	r3, #8
 801035c:	edd3 6a00 	vldr	s13, [r3]
 8010360:	4a18      	ldr	r2, [pc, #96]	; (80103c4 <PIDControl+0x254>)
 8010362:	68fb      	ldr	r3, [r7, #12]
 8010364:	212c      	movs	r1, #44	; 0x2c
 8010366:	fb01 f303 	mul.w	r3, r1, r3
 801036a:	4413      	add	r3, r2
 801036c:	3314      	adds	r3, #20
 801036e:	edd3 7a00 	vldr	s15, [r3]
 8010372:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010376:	ee77 7a27 	vadd.f32	s15, s14, s15
 801037a:	ee17 0a90 	vmov	r0, s15
 801037e:	f7f8 f81b 	bl	80083b8 <__aeabi_f2d>
 8010382:	4603      	mov	r3, r0
 8010384:	460c      	mov	r4, r1
 8010386:	ec44 3b10 	vmov	d0, r3, r4
 801038a:	f005 f989 	bl	80156a0 <round>
 801038e:	ec54 3b10 	vmov	r3, r4, d0
 8010392:	4618      	mov	r0, r3
 8010394:	4621      	mov	r1, r4
 8010396:	f7f8 fb17 	bl	80089c8 <__aeabi_d2iz>
 801039a:	4a0a      	ldr	r2, [pc, #40]	; (80103c4 <PIDControl+0x254>)
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	212c      	movs	r1, #44	; 0x2c
 80103a0:	fb01 f303 	mul.w	r3, r1, r3
 80103a4:	4413      	add	r3, r2
 80103a6:	3324      	adds	r3, #36	; 0x24
 80103a8:	6018      	str	r0, [r3, #0]
		return Pid[n].out;
 80103aa:	4a06      	ldr	r2, [pc, #24]	; (80103c4 <PIDControl+0x254>)
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	212c      	movs	r1, #44	; 0x2c
 80103b0:	fb01 f303 	mul.w	r3, r1, r3
 80103b4:	4413      	add	r3, r2
 80103b6:	3324      	adds	r3, #36	; 0x24
 80103b8:	681b      	ldr	r3, [r3, #0]
	}
	//*output = Pid[n].out;
	//PIDOutput( n, output );

}
 80103ba:	4618      	mov	r0, r3
 80103bc:	3714      	adds	r7, #20
 80103be:	46bd      	mov	sp, r7
 80103c0:	bd90      	pop	{r4, r7, pc}
 80103c2:	bf00      	nop
 80103c4:	20000318 	.word	0x20000318
 80103c8:	3a83126f 	.word	0x3a83126f
 80103cc:	4479ffff 	.word	0x4479ffff

080103d0 <HAL_GPIO_EXTI_Callback>:

#include <stdio.h>
#include <math.h>
//
int gpio_callback_count=0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80103d0:	b480      	push	{r7}
 80103d2:	b083      	sub	sp, #12
 80103d4:	af00      	add	r7, sp, #0
 80103d6:	4603      	mov	r3, r0
 80103d8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_12)
 80103da:	88fb      	ldrh	r3, [r7, #6]
 80103dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80103e0:	d10b      	bne.n	80103fa <HAL_GPIO_EXTI_Callback+0x2a>
	{
	  gpio_callback_count++;
 80103e2:	4b09      	ldr	r3, [pc, #36]	; (8010408 <HAL_GPIO_EXTI_Callback+0x38>)
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	3301      	adds	r3, #1
 80103e8:	4a07      	ldr	r2, [pc, #28]	; (8010408 <HAL_GPIO_EXTI_Callback+0x38>)
 80103ea:	6013      	str	r3, [r2, #0]
	  //ChangeLED(gpio_callback_count);

	  if(gpio_callback_count > 1) gpio_callback_count=0;
 80103ec:	4b06      	ldr	r3, [pc, #24]	; (8010408 <HAL_GPIO_EXTI_Callback+0x38>)
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	2b01      	cmp	r3, #1
 80103f2:	dd02      	ble.n	80103fa <HAL_GPIO_EXTI_Callback+0x2a>
 80103f4:	4b04      	ldr	r3, [pc, #16]	; (8010408 <HAL_GPIO_EXTI_Callback+0x38>)
 80103f6:	2200      	movs	r2, #0
 80103f8:	601a      	str	r2, [r3, #0]
	}
}
 80103fa:	bf00      	nop
 80103fc:	370c      	adds	r7, #12
 80103fe:	46bd      	mov	sp, r7
 8010400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010404:	4770      	bx	lr
 8010406:	bf00      	nop
 8010408:	200004d0 	.word	0x200004d0

0801040c <Signal>:
//while
//float Photo[4];

//led_driver
void Signal(int8_t mode)
{
 801040c:	b580      	push	{r7, lr}
 801040e:	b084      	sub	sp, #16
 8010410:	af00      	add	r7, sp, #0
 8010412:	4603      	mov	r3, r0
 8010414:	71fb      	strb	r3, [r7, #7]
	for(int i=0; i < 5; i++)
 8010416:	2300      	movs	r3, #0
 8010418:	60fb      	str	r3, [r7, #12]
 801041a:	e010      	b.n	801043e <Signal+0x32>
	{
		ChangeLED(mode);
 801041c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010420:	4618      	mov	r0, r3
 8010422:	f7ff f8bb 	bl	800f59c <ChangeLED>
		HAL_Delay(100);
 8010426:	2064      	movs	r0, #100	; 0x64
 8010428:	f000 f992 	bl	8010750 <HAL_Delay>
		ChangeLED(0);
 801042c:	2000      	movs	r0, #0
 801042e:	f7ff f8b5 	bl	800f59c <ChangeLED>
		HAL_Delay(100);
 8010432:	2064      	movs	r0, #100	; 0x64
 8010434:	f000 f98c 	bl	8010750 <HAL_Delay>
	for(int i=0; i < 5; i++)
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	3301      	adds	r3, #1
 801043c:	60fb      	str	r3, [r7, #12]
 801043e:	68fb      	ldr	r3, [r7, #12]
 8010440:	2b04      	cmp	r3, #4
 8010442:	ddeb      	ble.n	801041c <Signal+0x10>
	}
}
 8010444:	bf00      	nop
 8010446:	3710      	adds	r7, #16
 8010448:	46bd      	mov	sp, r7
 801044a:	bd80      	pop	{r7, pc}

0801044c <BatteryCheck>:

//battery_adc
void BatteryCheck(int adc_data)
{
 801044c:	b580      	push	{r7, lr}
 801044e:	b086      	sub	sp, #24
 8010450:	af00      	add	r7, sp, #0
 8010452:	6078      	str	r0, [r7, #4]

	//
	float battery_voltage;//adc1[2] 
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 8010454:	ed9f 1a13 	vldr	s2, [pc, #76]	; 80104a4 <BatteryCheck+0x58>
 8010458:	eddf 0a13 	vldr	s1, [pc, #76]	; 80104a8 <BatteryCheck+0x5c>
 801045c:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8010460:	6878      	ldr	r0, [r7, #4]
 8010462:	f7ff fa67 	bl	800f934 <ADCToBatteryVoltage>
 8010466:	ed87 0a05 	vstr	s0, [r7, #20]

	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 801046a:	2103      	movs	r1, #3
 801046c:	2002      	movs	r0, #2
 801046e:	f7ff fa8b 	bl	800f988 <IntegerPower>
 8010472:	6138      	str	r0, [r7, #16]

	int battery_level = GetBatteryLevel( battery_voltage, BATTERY_MIN, BATTERY_MAX, led_pattern_num);
 8010474:	6938      	ldr	r0, [r7, #16]
 8010476:	ed9f 1a0d 	vldr	s2, [pc, #52]	; 80104ac <BatteryCheck+0x60>
 801047a:	eddf 0a0d 	vldr	s1, [pc, #52]	; 80104b0 <BatteryCheck+0x64>
 801047e:	ed97 0a05 	vldr	s0, [r7, #20]
 8010482:	f7ff fa9e 	bl	800f9c2 <GetBatteryLevel>
 8010486:	60f8      	str	r0, [r7, #12]

	printf("%d\r\n", battery_level);
 8010488:	68f9      	ldr	r1, [r7, #12]
 801048a:	480a      	ldr	r0, [pc, #40]	; (80104b4 <BatteryCheck+0x68>)
 801048c:	f005 ffce 	bl	801642c <iprintf>
	Signal( battery_level );
 8010490:	68fb      	ldr	r3, [r7, #12]
 8010492:	b25b      	sxtb	r3, r3
 8010494:	4618      	mov	r0, r3
 8010496:	f7ff ffb9 	bl	801040c <Signal>
}
 801049a:	bf00      	nop
 801049c:	3718      	adds	r7, #24
 801049e:	46bd      	mov	sp, r7
 80104a0:	bd80      	pop	{r7, pc}
 80104a2:	bf00      	nop
 80104a4:	45800000 	.word	0x45800000
 80104a8:	40533333 	.word	0x40533333
 80104ac:	41066666 	.word	0x41066666
 80104b0:	40e66666 	.word	0x40e66666
 80104b4:	0801aa54 	.word	0x0801aa54

080104b8 <PhotoSwitch>:

//
//enc, emitter,receiver
//
void PhotoSwitch()
{
 80104b8:	b580      	push	{r7, lr}
 80104ba:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2);
 80104bc:	2202      	movs	r2, #2
 80104be:	490c      	ldr	r1, [pc, #48]	; (80104f0 <PhotoSwitch+0x38>)
 80104c0:	480c      	ldr	r0, [pc, #48]	; (80104f4 <PhotoSwitch+0x3c>)
 80104c2:	f000 f9ab 	bl	801081c <HAL_ADC_Start_DMA>
	//tim8duty
	HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1);
 80104c6:	2100      	movs	r1, #0
 80104c8:	480b      	ldr	r0, [pc, #44]	; (80104f8 <PhotoSwitch+0x40>)
 80104ca:	f004 f9c4 	bl	8014856 <HAL_TIMEx_OCN_Start_IT>

	while(adc2[1] < 200)
 80104ce:	bf00      	nop
 80104d0:	4b07      	ldr	r3, [pc, #28]	; (80104f0 <PhotoSwitch+0x38>)
 80104d2:	685b      	ldr	r3, [r3, #4]
 80104d4:	2bc7      	cmp	r3, #199	; 0xc7
 80104d6:	d9fb      	bls.n	80104d0 <PhotoSwitch+0x18>
	{

	}
	HAL_ADC_Stop_DMA(&hadc2);
 80104d8:	4806      	ldr	r0, [pc, #24]	; (80104f4 <PhotoSwitch+0x3c>)
 80104da:	f000 fa91 	bl	8010a00 <HAL_ADC_Stop_DMA>
	HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1);
 80104de:	2100      	movs	r1, #0
 80104e0:	4805      	ldr	r0, [pc, #20]	; (80104f8 <PhotoSwitch+0x40>)
 80104e2:	f004 fa0d 	bl	8014900 <HAL_TIMEx_OCN_Stop_IT>
	Signal( 7 );
 80104e6:	2007      	movs	r0, #7
 80104e8:	f7ff ff90 	bl	801040c <Signal>
}
 80104ec:	bf00      	nop
 80104ee:	bd80      	pop	{r7, pc}
 80104f0:	200002c8 	.word	0x200002c8
 80104f4:	20000c28 	.word	0x20000c28
 80104f8:	20000ba8 	.word	0x20000ba8

080104fc <ModeSelect>:

void ModeSelect(int8_t min, int8_t max, int8_t *pMode)
{
 80104fc:	b580      	push	{r7, lr}
 80104fe:	b084      	sub	sp, #16
 8010500:	af00      	add	r7, sp, #0
 8010502:	4603      	mov	r3, r0
 8010504:	603a      	str	r2, [r7, #0]
 8010506:	71fb      	strb	r3, [r7, #7]
 8010508:	460b      	mov	r3, r1
 801050a:	71bb      	strb	r3, [r7, #6]
	//
	//0-7
	//

	//
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 801050c:	2100      	movs	r1, #0
 801050e:	483d      	ldr	r0, [pc, #244]	; (8010604 <ModeSelect+0x108>)
 8010510:	f003 fb06 	bl	8013b20 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_2);
 8010514:	2104      	movs	r1, #4
 8010516:	483b      	ldr	r0, [pc, #236]	; (8010604 <ModeSelect+0x108>)
 8010518:	f003 fb02 	bl	8013b20 <HAL_TIM_Encoder_Start>
	//while
	*pMode=min;
 801051c:	683b      	ldr	r3, [r7, #0]
 801051e:	79fa      	ldrb	r2, [r7, #7]
 8010520:	701a      	strb	r2, [r3, #0]

	//adc

	TIM3->CNT = INITIAL_PULSE;
 8010522:	4b39      	ldr	r3, [pc, #228]	; (8010608 <ModeSelect+0x10c>)
 8010524:	f247 522f 	movw	r2, #29999	; 0x752f
 8010528:	625a      	str	r2, [r3, #36]	; 0x24
	gpio_callback_count = 0;
 801052a:	4b38      	ldr	r3, [pc, #224]	; (801060c <ModeSelect+0x110>)
 801052c:	2200      	movs	r2, #0
 801052e:	601a      	str	r2, [r3, #0]
	int ENC3_LEFT;
	while(gpio_callback_count == 0/**/) //
 8010530:	e055      	b.n	80105de <ModeSelect+0xe2>
	{
		//printf("Photo[FR] : %f, ENC3 : %d\r\n", Photo[FR], ENC3_LEFT);
		//
		  ENC3_LEFT = TIM3 -> CNT;	//
 8010532:	4b35      	ldr	r3, [pc, #212]	; (8010608 <ModeSelect+0x10c>)
 8010534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010536:	60fb      	str	r3, [r7, #12]

		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	ee07 3a90 	vmov	s15, r3
 801053e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010542:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8010610 <ModeSelect+0x114>
 8010546:	eef4 7ac7 	vcmpe.f32	s15, s14
 801054a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801054e:	db1c      	blt.n	801058a <ModeSelect+0x8e>
		  {
		  	  *pMode += 1;
 8010550:	683b      	ldr	r3, [r7, #0]
 8010552:	f993 3000 	ldrsb.w	r3, [r3]
 8010556:	b2db      	uxtb	r3, r3
 8010558:	3301      	adds	r3, #1
 801055a:	b2db      	uxtb	r3, r3
 801055c:	b25a      	sxtb	r2, r3
 801055e:	683b      	ldr	r3, [r7, #0]
 8010560:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode > max)
 8010562:	683b      	ldr	r3, [r7, #0]
 8010564:	f993 3000 	ldrsb.w	r3, [r3]
 8010568:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801056c:	429a      	cmp	r2, r3
 801056e:	da02      	bge.n	8010576 <ModeSelect+0x7a>
		  	  {
		  		  *pMode = min;
 8010570:	683b      	ldr	r3, [r7, #0]
 8010572:	79fa      	ldrb	r2, [r7, #7]
 8010574:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 8010576:	683b      	ldr	r3, [r7, #0]
 8010578:	f993 3000 	ldrsb.w	r3, [r3]
 801057c:	4618      	mov	r0, r3
 801057e:	f7ff f80d 	bl	800f59c <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 8010582:	4b21      	ldr	r3, [pc, #132]	; (8010608 <ModeSelect+0x10c>)
 8010584:	f247 522f 	movw	r2, #29999	; 0x752f
 8010588:	625a      	str	r2, [r3, #36]	; 0x24

		  }
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 801058a:	68fb      	ldr	r3, [r7, #12]
 801058c:	ee07 3a90 	vmov	s15, r3
 8010590:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010594:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8010614 <ModeSelect+0x118>
 8010598:	eef4 7ac7 	vcmpe.f32	s15, s14
 801059c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105a0:	d900      	bls.n	80105a4 <ModeSelect+0xa8>
 80105a2:	e01c      	b.n	80105de <ModeSelect+0xe2>
		  {
		  	  *pMode -= 1;
 80105a4:	683b      	ldr	r3, [r7, #0]
 80105a6:	f993 3000 	ldrsb.w	r3, [r3]
 80105aa:	b2db      	uxtb	r3, r3
 80105ac:	3b01      	subs	r3, #1
 80105ae:	b2db      	uxtb	r3, r3
 80105b0:	b25a      	sxtb	r2, r3
 80105b2:	683b      	ldr	r3, [r7, #0]
 80105b4:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode < min)
 80105b6:	683b      	ldr	r3, [r7, #0]
 80105b8:	f993 3000 	ldrsb.w	r3, [r3]
 80105bc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80105c0:	429a      	cmp	r2, r3
 80105c2:	dd02      	ble.n	80105ca <ModeSelect+0xce>
		  	  {
		  	  		  *pMode = max;
 80105c4:	683b      	ldr	r3, [r7, #0]
 80105c6:	79ba      	ldrb	r2, [r7, #6]
 80105c8:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 80105ca:	683b      	ldr	r3, [r7, #0]
 80105cc:	f993 3000 	ldrsb.w	r3, [r3]
 80105d0:	4618      	mov	r0, r3
 80105d2:	f7fe ffe3 	bl	800f59c <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 80105d6:	4b0c      	ldr	r3, [pc, #48]	; (8010608 <ModeSelect+0x10c>)
 80105d8:	f247 522f 	movw	r2, #29999	; 0x752f
 80105dc:	625a      	str	r2, [r3, #36]	; 0x24
	while(gpio_callback_count == 0/**/) //
 80105de:	4b0b      	ldr	r3, [pc, #44]	; (801060c <ModeSelect+0x110>)
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d0a5      	beq.n	8010532 <ModeSelect+0x36>
		  }
	}
	gpio_callback_count = 0;
 80105e6:	4b09      	ldr	r3, [pc, #36]	; (801060c <ModeSelect+0x110>)
 80105e8:	2200      	movs	r2, #0
 80105ea:	601a      	str	r2, [r3, #0]
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_1);
 80105ec:	2100      	movs	r1, #0
 80105ee:	4805      	ldr	r0, [pc, #20]	; (8010604 <ModeSelect+0x108>)
 80105f0:	f003 facd 	bl	8013b8e <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
 80105f4:	2104      	movs	r1, #4
 80105f6:	4803      	ldr	r0, [pc, #12]	; (8010604 <ModeSelect+0x108>)
 80105f8:	f003 fac9 	bl	8013b8e <HAL_TIM_Encoder_Stop>
}
 80105fc:	bf00      	nop
 80105fe:	3710      	adds	r7, #16
 8010600:	46bd      	mov	sp, r7
 8010602:	bd80      	pop	{r7, pc}
 8010604:	20000c70 	.word	0x20000c70
 8010608:	40000400 	.word	0x40000400
 801060c:	200004d0 	.word	0x200004d0
 8010610:	47352f00 	.word	0x47352f00
 8010614:	4654bc00 	.word	0x4654bc00

08010618 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8010618:	f8df d034 	ldr.w	sp, [pc, #52]	; 8010650 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 801061c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 801061e:	e003      	b.n	8010628 <LoopCopyDataInit>

08010620 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8010620:	4b0c      	ldr	r3, [pc, #48]	; (8010654 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8010622:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8010624:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8010626:	3104      	adds	r1, #4

08010628 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8010628:	480b      	ldr	r0, [pc, #44]	; (8010658 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 801062a:	4b0c      	ldr	r3, [pc, #48]	; (801065c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 801062c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 801062e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8010630:	d3f6      	bcc.n	8010620 <CopyDataInit>
  ldr  r2, =_sbss
 8010632:	4a0b      	ldr	r2, [pc, #44]	; (8010660 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8010634:	e002      	b.n	801063c <LoopFillZerobss>

08010636 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8010636:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8010638:	f842 3b04 	str.w	r3, [r2], #4

0801063c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 801063c:	4b09      	ldr	r3, [pc, #36]	; (8010664 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 801063e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8010640:	d3f9      	bcc.n	8010636 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8010642:	f7fe fbe7 	bl	800ee14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8010646:	f005 f87b 	bl	8015740 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801064a:	f7fd fa79 	bl	800db40 <main>
  bx  lr    
 801064e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8010650:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8010654:	0801addc 	.word	0x0801addc
  ldr  r0, =_sdata
 8010658:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 801065c:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 8010660:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 8010664:	20000eb8 	.word	0x20000eb8

08010668 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8010668:	e7fe      	b.n	8010668 <ADC_IRQHandler>
	...

0801066c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 801066c:	b580      	push	{r7, lr}
 801066e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8010670:	4b0e      	ldr	r3, [pc, #56]	; (80106ac <HAL_Init+0x40>)
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	4a0d      	ldr	r2, [pc, #52]	; (80106ac <HAL_Init+0x40>)
 8010676:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801067a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 801067c:	4b0b      	ldr	r3, [pc, #44]	; (80106ac <HAL_Init+0x40>)
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	4a0a      	ldr	r2, [pc, #40]	; (80106ac <HAL_Init+0x40>)
 8010682:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010686:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8010688:	4b08      	ldr	r3, [pc, #32]	; (80106ac <HAL_Init+0x40>)
 801068a:	681b      	ldr	r3, [r3, #0]
 801068c:	4a07      	ldr	r2, [pc, #28]	; (80106ac <HAL_Init+0x40>)
 801068e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010692:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8010694:	2003      	movs	r0, #3
 8010696:	f000 fd8b 	bl	80111b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 801069a:	2000      	movs	r0, #0
 801069c:	f000 f808 	bl	80106b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80106a0:	f7fe f81c 	bl	800e6dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80106a4:	2300      	movs	r3, #0
}
 80106a6:	4618      	mov	r0, r3
 80106a8:	bd80      	pop	{r7, pc}
 80106aa:	bf00      	nop
 80106ac:	40023c00 	.word	0x40023c00

080106b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80106b0:	b580      	push	{r7, lr}
 80106b2:	b082      	sub	sp, #8
 80106b4:	af00      	add	r7, sp, #0
 80106b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80106b8:	4b12      	ldr	r3, [pc, #72]	; (8010704 <HAL_InitTick+0x54>)
 80106ba:	681a      	ldr	r2, [r3, #0]
 80106bc:	4b12      	ldr	r3, [pc, #72]	; (8010708 <HAL_InitTick+0x58>)
 80106be:	781b      	ldrb	r3, [r3, #0]
 80106c0:	4619      	mov	r1, r3
 80106c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80106c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80106ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80106ce:	4618      	mov	r0, r3
 80106d0:	f000 fda3 	bl	801121a <HAL_SYSTICK_Config>
 80106d4:	4603      	mov	r3, r0
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d001      	beq.n	80106de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80106da:	2301      	movs	r3, #1
 80106dc:	e00e      	b.n	80106fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	2b0f      	cmp	r3, #15
 80106e2:	d80a      	bhi.n	80106fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80106e4:	2200      	movs	r2, #0
 80106e6:	6879      	ldr	r1, [r7, #4]
 80106e8:	f04f 30ff 	mov.w	r0, #4294967295
 80106ec:	f000 fd6b 	bl	80111c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80106f0:	4a06      	ldr	r2, [pc, #24]	; (801070c <HAL_InitTick+0x5c>)
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80106f6:	2300      	movs	r3, #0
 80106f8:	e000      	b.n	80106fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80106fa:	2301      	movs	r3, #1
}
 80106fc:	4618      	mov	r0, r3
 80106fe:	3708      	adds	r7, #8
 8010700:	46bd      	mov	sp, r7
 8010702:	bd80      	pop	{r7, pc}
 8010704:	20000020 	.word	0x20000020
 8010708:	20000028 	.word	0x20000028
 801070c:	20000024 	.word	0x20000024

08010710 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8010710:	b480      	push	{r7}
 8010712:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8010714:	4b06      	ldr	r3, [pc, #24]	; (8010730 <HAL_IncTick+0x20>)
 8010716:	781b      	ldrb	r3, [r3, #0]
 8010718:	461a      	mov	r2, r3
 801071a:	4b06      	ldr	r3, [pc, #24]	; (8010734 <HAL_IncTick+0x24>)
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	4413      	add	r3, r2
 8010720:	4a04      	ldr	r2, [pc, #16]	; (8010734 <HAL_IncTick+0x24>)
 8010722:	6013      	str	r3, [r2, #0]
}
 8010724:	bf00      	nop
 8010726:	46bd      	mov	sp, r7
 8010728:	f85d 7b04 	ldr.w	r7, [sp], #4
 801072c:	4770      	bx	lr
 801072e:	bf00      	nop
 8010730:	20000028 	.word	0x20000028
 8010734:	20000e90 	.word	0x20000e90

08010738 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8010738:	b480      	push	{r7}
 801073a:	af00      	add	r7, sp, #0
  return uwTick;
 801073c:	4b03      	ldr	r3, [pc, #12]	; (801074c <HAL_GetTick+0x14>)
 801073e:	681b      	ldr	r3, [r3, #0]
}
 8010740:	4618      	mov	r0, r3
 8010742:	46bd      	mov	sp, r7
 8010744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010748:	4770      	bx	lr
 801074a:	bf00      	nop
 801074c:	20000e90 	.word	0x20000e90

08010750 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8010750:	b580      	push	{r7, lr}
 8010752:	b084      	sub	sp, #16
 8010754:	af00      	add	r7, sp, #0
 8010756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8010758:	f7ff ffee 	bl	8010738 <HAL_GetTick>
 801075c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010768:	d005      	beq.n	8010776 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 801076a:	4b09      	ldr	r3, [pc, #36]	; (8010790 <HAL_Delay+0x40>)
 801076c:	781b      	ldrb	r3, [r3, #0]
 801076e:	461a      	mov	r2, r3
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	4413      	add	r3, r2
 8010774:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8010776:	bf00      	nop
 8010778:	f7ff ffde 	bl	8010738 <HAL_GetTick>
 801077c:	4602      	mov	r2, r0
 801077e:	68bb      	ldr	r3, [r7, #8]
 8010780:	1ad3      	subs	r3, r2, r3
 8010782:	68fa      	ldr	r2, [r7, #12]
 8010784:	429a      	cmp	r2, r3
 8010786:	d8f7      	bhi.n	8010778 <HAL_Delay+0x28>
  {
  }
}
 8010788:	bf00      	nop
 801078a:	3710      	adds	r7, #16
 801078c:	46bd      	mov	sp, r7
 801078e:	bd80      	pop	{r7, pc}
 8010790:	20000028 	.word	0x20000028

08010794 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8010794:	b580      	push	{r7, lr}
 8010796:	b084      	sub	sp, #16
 8010798:	af00      	add	r7, sp, #0
 801079a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801079c:	2300      	movs	r3, #0
 801079e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d101      	bne.n	80107aa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80107a6:	2301      	movs	r3, #1
 80107a8:	e033      	b.n	8010812 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d109      	bne.n	80107c6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80107b2:	6878      	ldr	r0, [r7, #4]
 80107b4:	f7fd ffba 	bl	800e72c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	2200      	movs	r2, #0
 80107bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	2200      	movs	r2, #0
 80107c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107ca:	f003 0310 	and.w	r3, r3, #16
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d118      	bne.n	8010804 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107d6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80107da:	f023 0302 	bic.w	r3, r3, #2
 80107de:	f043 0202 	orr.w	r2, r3, #2
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80107e6:	6878      	ldr	r0, [r7, #4]
 80107e8:	f000 fa94 	bl	8010d14 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	2200      	movs	r2, #0
 80107f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107f6:	f023 0303 	bic.w	r3, r3, #3
 80107fa:	f043 0201 	orr.w	r2, r3, #1
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	641a      	str	r2, [r3, #64]	; 0x40
 8010802:	e001      	b.n	8010808 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8010804:	2301      	movs	r3, #1
 8010806:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	2200      	movs	r2, #0
 801080c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8010810:	7bfb      	ldrb	r3, [r7, #15]
}
 8010812:	4618      	mov	r0, r3
 8010814:	3710      	adds	r7, #16
 8010816:	46bd      	mov	sp, r7
 8010818:	bd80      	pop	{r7, pc}
	...

0801081c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 801081c:	b580      	push	{r7, lr}
 801081e:	b086      	sub	sp, #24
 8010820:	af00      	add	r7, sp, #0
 8010822:	60f8      	str	r0, [r7, #12]
 8010824:	60b9      	str	r1, [r7, #8]
 8010826:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8010828:	2300      	movs	r3, #0
 801082a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010832:	2b01      	cmp	r3, #1
 8010834:	d101      	bne.n	801083a <HAL_ADC_Start_DMA+0x1e>
 8010836:	2302      	movs	r3, #2
 8010838:	e0cc      	b.n	80109d4 <HAL_ADC_Start_DMA+0x1b8>
 801083a:	68fb      	ldr	r3, [r7, #12]
 801083c:	2201      	movs	r2, #1
 801083e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8010842:	68fb      	ldr	r3, [r7, #12]
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	689b      	ldr	r3, [r3, #8]
 8010848:	f003 0301 	and.w	r3, r3, #1
 801084c:	2b01      	cmp	r3, #1
 801084e:	d018      	beq.n	8010882 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	689a      	ldr	r2, [r3, #8]
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	681b      	ldr	r3, [r3, #0]
 801085a:	f042 0201 	orr.w	r2, r2, #1
 801085e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8010860:	4b5e      	ldr	r3, [pc, #376]	; (80109dc <HAL_ADC_Start_DMA+0x1c0>)
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	4a5e      	ldr	r2, [pc, #376]	; (80109e0 <HAL_ADC_Start_DMA+0x1c4>)
 8010866:	fba2 2303 	umull	r2, r3, r2, r3
 801086a:	0c9a      	lsrs	r2, r3, #18
 801086c:	4613      	mov	r3, r2
 801086e:	005b      	lsls	r3, r3, #1
 8010870:	4413      	add	r3, r2
 8010872:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8010874:	e002      	b.n	801087c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8010876:	693b      	ldr	r3, [r7, #16]
 8010878:	3b01      	subs	r3, #1
 801087a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 801087c:	693b      	ldr	r3, [r7, #16]
 801087e:	2b00      	cmp	r3, #0
 8010880:	d1f9      	bne.n	8010876 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8010882:	68fb      	ldr	r3, [r7, #12]
 8010884:	681b      	ldr	r3, [r3, #0]
 8010886:	689b      	ldr	r3, [r3, #8]
 8010888:	f003 0301 	and.w	r3, r3, #1
 801088c:	2b01      	cmp	r3, #1
 801088e:	f040 80a0 	bne.w	80109d2 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010896:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 801089a:	f023 0301 	bic.w	r3, r3, #1
 801089e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	685b      	ldr	r3, [r3, #4]
 80108ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d007      	beq.n	80108c4 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108b8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80108bc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80108cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80108d0:	d106      	bne.n	80108e0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80108d6:	f023 0206 	bic.w	r2, r3, #6
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	645a      	str	r2, [r3, #68]	; 0x44
 80108de:	e002      	b.n	80108e6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	2200      	movs	r2, #0
 80108e4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	2200      	movs	r2, #0
 80108ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80108ee:	4b3d      	ldr	r3, [pc, #244]	; (80109e4 <HAL_ADC_Start_DMA+0x1c8>)
 80108f0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80108f2:	68fb      	ldr	r3, [r7, #12]
 80108f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80108f6:	4a3c      	ldr	r2, [pc, #240]	; (80109e8 <HAL_ADC_Start_DMA+0x1cc>)
 80108f8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80108fa:	68fb      	ldr	r3, [r7, #12]
 80108fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80108fe:	4a3b      	ldr	r2, [pc, #236]	; (80109ec <HAL_ADC_Start_DMA+0x1d0>)
 8010900:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010906:	4a3a      	ldr	r2, [pc, #232]	; (80109f0 <HAL_ADC_Start_DMA+0x1d4>)
 8010908:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 801090a:	68fb      	ldr	r3, [r7, #12]
 801090c:	681b      	ldr	r3, [r3, #0]
 801090e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8010912:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	685a      	ldr	r2, [r3, #4]
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	681b      	ldr	r3, [r3, #0]
 801091e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8010922:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	689a      	ldr	r2, [r3, #8]
 801092a:	68fb      	ldr	r3, [r7, #12]
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010932:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	334c      	adds	r3, #76	; 0x4c
 801093e:	4619      	mov	r1, r3
 8010940:	68ba      	ldr	r2, [r7, #8]
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	f000 fd24 	bl	8011390 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8010948:	697b      	ldr	r3, [r7, #20]
 801094a:	685b      	ldr	r3, [r3, #4]
 801094c:	f003 031f 	and.w	r3, r3, #31
 8010950:	2b00      	cmp	r3, #0
 8010952:	d12a      	bne.n	80109aa <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	4a26      	ldr	r2, [pc, #152]	; (80109f4 <HAL_ADC_Start_DMA+0x1d8>)
 801095a:	4293      	cmp	r3, r2
 801095c:	d015      	beq.n	801098a <HAL_ADC_Start_DMA+0x16e>
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	4a25      	ldr	r2, [pc, #148]	; (80109f8 <HAL_ADC_Start_DMA+0x1dc>)
 8010964:	4293      	cmp	r3, r2
 8010966:	d105      	bne.n	8010974 <HAL_ADC_Start_DMA+0x158>
 8010968:	4b1e      	ldr	r3, [pc, #120]	; (80109e4 <HAL_ADC_Start_DMA+0x1c8>)
 801096a:	685b      	ldr	r3, [r3, #4]
 801096c:	f003 031f 	and.w	r3, r3, #31
 8010970:	2b00      	cmp	r3, #0
 8010972:	d00a      	beq.n	801098a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8010974:	68fb      	ldr	r3, [r7, #12]
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	4a20      	ldr	r2, [pc, #128]	; (80109fc <HAL_ADC_Start_DMA+0x1e0>)
 801097a:	4293      	cmp	r3, r2
 801097c:	d129      	bne.n	80109d2 <HAL_ADC_Start_DMA+0x1b6>
 801097e:	4b19      	ldr	r3, [pc, #100]	; (80109e4 <HAL_ADC_Start_DMA+0x1c8>)
 8010980:	685b      	ldr	r3, [r3, #4]
 8010982:	f003 031f 	and.w	r3, r3, #31
 8010986:	2b0f      	cmp	r3, #15
 8010988:	d823      	bhi.n	80109d2 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 801098a:	68fb      	ldr	r3, [r7, #12]
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	689b      	ldr	r3, [r3, #8]
 8010990:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010994:	2b00      	cmp	r3, #0
 8010996:	d11c      	bne.n	80109d2 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8010998:	68fb      	ldr	r3, [r7, #12]
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	689a      	ldr	r2, [r3, #8]
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	681b      	ldr	r3, [r3, #0]
 80109a2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80109a6:	609a      	str	r2, [r3, #8]
 80109a8:	e013      	b.n	80109d2 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	4a11      	ldr	r2, [pc, #68]	; (80109f4 <HAL_ADC_Start_DMA+0x1d8>)
 80109b0:	4293      	cmp	r3, r2
 80109b2:	d10e      	bne.n	80109d2 <HAL_ADC_Start_DMA+0x1b6>
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	689b      	ldr	r3, [r3, #8]
 80109ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d107      	bne.n	80109d2 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80109c2:	68fb      	ldr	r3, [r7, #12]
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	689a      	ldr	r2, [r3, #8]
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80109d0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80109d2:	2300      	movs	r3, #0
}
 80109d4:	4618      	mov	r0, r3
 80109d6:	3718      	adds	r7, #24
 80109d8:	46bd      	mov	sp, r7
 80109da:	bd80      	pop	{r7, pc}
 80109dc:	20000020 	.word	0x20000020
 80109e0:	431bde83 	.word	0x431bde83
 80109e4:	40012300 	.word	0x40012300
 80109e8:	08010f0d 	.word	0x08010f0d
 80109ec:	08010fc7 	.word	0x08010fc7
 80109f0:	08010fe3 	.word	0x08010fe3
 80109f4:	40012000 	.word	0x40012000
 80109f8:	40012100 	.word	0x40012100
 80109fc:	40012200 	.word	0x40012200

08010a00 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8010a00:	b580      	push	{r7, lr}
 8010a02:	b084      	sub	sp, #16
 8010a04:	af00      	add	r7, sp, #0
 8010a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8010a08:	2300      	movs	r3, #0
 8010a0a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010a12:	2b01      	cmp	r3, #1
 8010a14:	d101      	bne.n	8010a1a <HAL_ADC_Stop_DMA+0x1a>
 8010a16:	2302      	movs	r3, #2
 8010a18:	e038      	b.n	8010a8c <HAL_ADC_Stop_DMA+0x8c>
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	2201      	movs	r2, #1
 8010a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	689a      	ldr	r2, [r3, #8]
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	f022 0201 	bic.w	r2, r2, #1
 8010a30:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	681b      	ldr	r3, [r3, #0]
 8010a36:	689b      	ldr	r3, [r3, #8]
 8010a38:	f003 0301 	and.w	r3, r3, #1
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d120      	bne.n	8010a82 <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	689a      	ldr	r2, [r3, #8]
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010a4e:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a54:	4618      	mov	r0, r3
 8010a56:	f000 fcf3 	bl	8011440 <HAL_DMA_Abort>
 8010a5a:	4603      	mov	r3, r0
 8010a5c:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	685a      	ldr	r2, [r3, #4]
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8010a6c:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a72:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8010a76:	f023 0301 	bic.w	r3, r3, #1
 8010a7a:	f043 0201 	orr.w	r2, r3, #1
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	2200      	movs	r2, #0
 8010a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8010a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a8c:	4618      	mov	r0, r3
 8010a8e:	3710      	adds	r7, #16
 8010a90:	46bd      	mov	sp, r7
 8010a92:	bd80      	pop	{r7, pc}

08010a94 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8010a94:	b480      	push	{r7}
 8010a96:	b083      	sub	sp, #12
 8010a98:	af00      	add	r7, sp, #0
 8010a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8010a9c:	bf00      	nop
 8010a9e:	370c      	adds	r7, #12
 8010aa0:	46bd      	mov	sp, r7
 8010aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa6:	4770      	bx	lr

08010aa8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8010aa8:	b480      	push	{r7}
 8010aaa:	b083      	sub	sp, #12
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8010ab0:	bf00      	nop
 8010ab2:	370c      	adds	r7, #12
 8010ab4:	46bd      	mov	sp, r7
 8010ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aba:	4770      	bx	lr

08010abc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8010abc:	b480      	push	{r7}
 8010abe:	b083      	sub	sp, #12
 8010ac0:	af00      	add	r7, sp, #0
 8010ac2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8010ac4:	bf00      	nop
 8010ac6:	370c      	adds	r7, #12
 8010ac8:	46bd      	mov	sp, r7
 8010aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ace:	4770      	bx	lr

08010ad0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8010ad0:	b480      	push	{r7}
 8010ad2:	b085      	sub	sp, #20
 8010ad4:	af00      	add	r7, sp, #0
 8010ad6:	6078      	str	r0, [r7, #4]
 8010ad8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8010ada:	2300      	movs	r3, #0
 8010adc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010ae4:	2b01      	cmp	r3, #1
 8010ae6:	d101      	bne.n	8010aec <HAL_ADC_ConfigChannel+0x1c>
 8010ae8:	2302      	movs	r3, #2
 8010aea:	e105      	b.n	8010cf8 <HAL_ADC_ConfigChannel+0x228>
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	2201      	movs	r2, #1
 8010af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8010af4:	683b      	ldr	r3, [r7, #0]
 8010af6:	681b      	ldr	r3, [r3, #0]
 8010af8:	2b09      	cmp	r3, #9
 8010afa:	d925      	bls.n	8010b48 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	681b      	ldr	r3, [r3, #0]
 8010b00:	68d9      	ldr	r1, [r3, #12]
 8010b02:	683b      	ldr	r3, [r7, #0]
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	b29b      	uxth	r3, r3
 8010b08:	461a      	mov	r2, r3
 8010b0a:	4613      	mov	r3, r2
 8010b0c:	005b      	lsls	r3, r3, #1
 8010b0e:	4413      	add	r3, r2
 8010b10:	3b1e      	subs	r3, #30
 8010b12:	2207      	movs	r2, #7
 8010b14:	fa02 f303 	lsl.w	r3, r2, r3
 8010b18:	43da      	mvns	r2, r3
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	400a      	ands	r2, r1
 8010b20:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	68d9      	ldr	r1, [r3, #12]
 8010b28:	683b      	ldr	r3, [r7, #0]
 8010b2a:	689a      	ldr	r2, [r3, #8]
 8010b2c:	683b      	ldr	r3, [r7, #0]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	b29b      	uxth	r3, r3
 8010b32:	4618      	mov	r0, r3
 8010b34:	4603      	mov	r3, r0
 8010b36:	005b      	lsls	r3, r3, #1
 8010b38:	4403      	add	r3, r0
 8010b3a:	3b1e      	subs	r3, #30
 8010b3c:	409a      	lsls	r2, r3
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	430a      	orrs	r2, r1
 8010b44:	60da      	str	r2, [r3, #12]
 8010b46:	e022      	b.n	8010b8e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	6919      	ldr	r1, [r3, #16]
 8010b4e:	683b      	ldr	r3, [r7, #0]
 8010b50:	681b      	ldr	r3, [r3, #0]
 8010b52:	b29b      	uxth	r3, r3
 8010b54:	461a      	mov	r2, r3
 8010b56:	4613      	mov	r3, r2
 8010b58:	005b      	lsls	r3, r3, #1
 8010b5a:	4413      	add	r3, r2
 8010b5c:	2207      	movs	r2, #7
 8010b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8010b62:	43da      	mvns	r2, r3
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	400a      	ands	r2, r1
 8010b6a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	6919      	ldr	r1, [r3, #16]
 8010b72:	683b      	ldr	r3, [r7, #0]
 8010b74:	689a      	ldr	r2, [r3, #8]
 8010b76:	683b      	ldr	r3, [r7, #0]
 8010b78:	681b      	ldr	r3, [r3, #0]
 8010b7a:	b29b      	uxth	r3, r3
 8010b7c:	4618      	mov	r0, r3
 8010b7e:	4603      	mov	r3, r0
 8010b80:	005b      	lsls	r3, r3, #1
 8010b82:	4403      	add	r3, r0
 8010b84:	409a      	lsls	r2, r3
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	430a      	orrs	r2, r1
 8010b8c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8010b8e:	683b      	ldr	r3, [r7, #0]
 8010b90:	685b      	ldr	r3, [r3, #4]
 8010b92:	2b06      	cmp	r3, #6
 8010b94:	d824      	bhi.n	8010be0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8010b9c:	683b      	ldr	r3, [r7, #0]
 8010b9e:	685a      	ldr	r2, [r3, #4]
 8010ba0:	4613      	mov	r3, r2
 8010ba2:	009b      	lsls	r3, r3, #2
 8010ba4:	4413      	add	r3, r2
 8010ba6:	3b05      	subs	r3, #5
 8010ba8:	221f      	movs	r2, #31
 8010baa:	fa02 f303 	lsl.w	r3, r2, r3
 8010bae:	43da      	mvns	r2, r3
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	400a      	ands	r2, r1
 8010bb6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8010bbe:	683b      	ldr	r3, [r7, #0]
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	b29b      	uxth	r3, r3
 8010bc4:	4618      	mov	r0, r3
 8010bc6:	683b      	ldr	r3, [r7, #0]
 8010bc8:	685a      	ldr	r2, [r3, #4]
 8010bca:	4613      	mov	r3, r2
 8010bcc:	009b      	lsls	r3, r3, #2
 8010bce:	4413      	add	r3, r2
 8010bd0:	3b05      	subs	r3, #5
 8010bd2:	fa00 f203 	lsl.w	r2, r0, r3
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	681b      	ldr	r3, [r3, #0]
 8010bda:	430a      	orrs	r2, r1
 8010bdc:	635a      	str	r2, [r3, #52]	; 0x34
 8010bde:	e04c      	b.n	8010c7a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8010be0:	683b      	ldr	r3, [r7, #0]
 8010be2:	685b      	ldr	r3, [r3, #4]
 8010be4:	2b0c      	cmp	r3, #12
 8010be6:	d824      	bhi.n	8010c32 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8010bee:	683b      	ldr	r3, [r7, #0]
 8010bf0:	685a      	ldr	r2, [r3, #4]
 8010bf2:	4613      	mov	r3, r2
 8010bf4:	009b      	lsls	r3, r3, #2
 8010bf6:	4413      	add	r3, r2
 8010bf8:	3b23      	subs	r3, #35	; 0x23
 8010bfa:	221f      	movs	r2, #31
 8010bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8010c00:	43da      	mvns	r2, r3
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	681b      	ldr	r3, [r3, #0]
 8010c06:	400a      	ands	r2, r1
 8010c08:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8010c10:	683b      	ldr	r3, [r7, #0]
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	b29b      	uxth	r3, r3
 8010c16:	4618      	mov	r0, r3
 8010c18:	683b      	ldr	r3, [r7, #0]
 8010c1a:	685a      	ldr	r2, [r3, #4]
 8010c1c:	4613      	mov	r3, r2
 8010c1e:	009b      	lsls	r3, r3, #2
 8010c20:	4413      	add	r3, r2
 8010c22:	3b23      	subs	r3, #35	; 0x23
 8010c24:	fa00 f203 	lsl.w	r2, r0, r3
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	430a      	orrs	r2, r1
 8010c2e:	631a      	str	r2, [r3, #48]	; 0x30
 8010c30:	e023      	b.n	8010c7a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8010c38:	683b      	ldr	r3, [r7, #0]
 8010c3a:	685a      	ldr	r2, [r3, #4]
 8010c3c:	4613      	mov	r3, r2
 8010c3e:	009b      	lsls	r3, r3, #2
 8010c40:	4413      	add	r3, r2
 8010c42:	3b41      	subs	r3, #65	; 0x41
 8010c44:	221f      	movs	r2, #31
 8010c46:	fa02 f303 	lsl.w	r3, r2, r3
 8010c4a:	43da      	mvns	r2, r3
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	400a      	ands	r2, r1
 8010c52:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8010c5a:	683b      	ldr	r3, [r7, #0]
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	b29b      	uxth	r3, r3
 8010c60:	4618      	mov	r0, r3
 8010c62:	683b      	ldr	r3, [r7, #0]
 8010c64:	685a      	ldr	r2, [r3, #4]
 8010c66:	4613      	mov	r3, r2
 8010c68:	009b      	lsls	r3, r3, #2
 8010c6a:	4413      	add	r3, r2
 8010c6c:	3b41      	subs	r3, #65	; 0x41
 8010c6e:	fa00 f203 	lsl.w	r2, r0, r3
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	430a      	orrs	r2, r1
 8010c78:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8010c7a:	4b22      	ldr	r3, [pc, #136]	; (8010d04 <HAL_ADC_ConfigChannel+0x234>)
 8010c7c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	4a21      	ldr	r2, [pc, #132]	; (8010d08 <HAL_ADC_ConfigChannel+0x238>)
 8010c84:	4293      	cmp	r3, r2
 8010c86:	d109      	bne.n	8010c9c <HAL_ADC_ConfigChannel+0x1cc>
 8010c88:	683b      	ldr	r3, [r7, #0]
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	2b12      	cmp	r3, #18
 8010c8e:	d105      	bne.n	8010c9c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8010c90:	68fb      	ldr	r3, [r7, #12]
 8010c92:	685b      	ldr	r3, [r3, #4]
 8010c94:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	681b      	ldr	r3, [r3, #0]
 8010ca0:	4a19      	ldr	r2, [pc, #100]	; (8010d08 <HAL_ADC_ConfigChannel+0x238>)
 8010ca2:	4293      	cmp	r3, r2
 8010ca4:	d123      	bne.n	8010cee <HAL_ADC_ConfigChannel+0x21e>
 8010ca6:	683b      	ldr	r3, [r7, #0]
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	2b10      	cmp	r3, #16
 8010cac:	d003      	beq.n	8010cb6 <HAL_ADC_ConfigChannel+0x1e6>
 8010cae:	683b      	ldr	r3, [r7, #0]
 8010cb0:	681b      	ldr	r3, [r3, #0]
 8010cb2:	2b11      	cmp	r3, #17
 8010cb4:	d11b      	bne.n	8010cee <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	685b      	ldr	r3, [r3, #4]
 8010cba:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8010cc2:	683b      	ldr	r3, [r7, #0]
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	2b10      	cmp	r3, #16
 8010cc8:	d111      	bne.n	8010cee <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8010cca:	4b10      	ldr	r3, [pc, #64]	; (8010d0c <HAL_ADC_ConfigChannel+0x23c>)
 8010ccc:	681b      	ldr	r3, [r3, #0]
 8010cce:	4a10      	ldr	r2, [pc, #64]	; (8010d10 <HAL_ADC_ConfigChannel+0x240>)
 8010cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8010cd4:	0c9a      	lsrs	r2, r3, #18
 8010cd6:	4613      	mov	r3, r2
 8010cd8:	009b      	lsls	r3, r3, #2
 8010cda:	4413      	add	r3, r2
 8010cdc:	005b      	lsls	r3, r3, #1
 8010cde:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8010ce0:	e002      	b.n	8010ce8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8010ce2:	68bb      	ldr	r3, [r7, #8]
 8010ce4:	3b01      	subs	r3, #1
 8010ce6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8010ce8:	68bb      	ldr	r3, [r7, #8]
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d1f9      	bne.n	8010ce2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	2200      	movs	r2, #0
 8010cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8010cf6:	2300      	movs	r3, #0
}
 8010cf8:	4618      	mov	r0, r3
 8010cfa:	3714      	adds	r7, #20
 8010cfc:	46bd      	mov	sp, r7
 8010cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d02:	4770      	bx	lr
 8010d04:	40012300 	.word	0x40012300
 8010d08:	40012000 	.word	0x40012000
 8010d0c:	20000020 	.word	0x20000020
 8010d10:	431bde83 	.word	0x431bde83

08010d14 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8010d14:	b480      	push	{r7}
 8010d16:	b085      	sub	sp, #20
 8010d18:	af00      	add	r7, sp, #0
 8010d1a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8010d1c:	4b79      	ldr	r3, [pc, #484]	; (8010f04 <ADC_Init+0x1f0>)
 8010d1e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	685b      	ldr	r3, [r3, #4]
 8010d24:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	685a      	ldr	r2, [r3, #4]
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	685b      	ldr	r3, [r3, #4]
 8010d34:	431a      	orrs	r2, r3
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	681b      	ldr	r3, [r3, #0]
 8010d3e:	685a      	ldr	r2, [r3, #4]
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010d48:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	6859      	ldr	r1, [r3, #4]
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	691b      	ldr	r3, [r3, #16]
 8010d54:	021a      	lsls	r2, r3, #8
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	430a      	orrs	r2, r1
 8010d5c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	685a      	ldr	r2, [r3, #4]
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8010d6c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	681b      	ldr	r3, [r3, #0]
 8010d72:	6859      	ldr	r1, [r3, #4]
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	689a      	ldr	r2, [r3, #8]
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	681b      	ldr	r3, [r3, #0]
 8010d7c:	430a      	orrs	r2, r1
 8010d7e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	689a      	ldr	r2, [r3, #8]
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010d8e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	6899      	ldr	r1, [r3, #8]
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	68da      	ldr	r2, [r3, #12]
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	681b      	ldr	r3, [r3, #0]
 8010d9e:	430a      	orrs	r2, r1
 8010da0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010da6:	4a58      	ldr	r2, [pc, #352]	; (8010f08 <ADC_Init+0x1f4>)
 8010da8:	4293      	cmp	r3, r2
 8010daa:	d022      	beq.n	8010df2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	689a      	ldr	r2, [r3, #8]
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8010dba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	6899      	ldr	r1, [r3, #8]
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	430a      	orrs	r2, r1
 8010dcc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	689a      	ldr	r2, [r3, #8]
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8010ddc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	6899      	ldr	r1, [r3, #8]
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	430a      	orrs	r2, r1
 8010dee:	609a      	str	r2, [r3, #8]
 8010df0:	e00f      	b.n	8010e12 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	689a      	ldr	r2, [r3, #8]
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8010e00:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	689a      	ldr	r2, [r3, #8]
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8010e10:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	681b      	ldr	r3, [r3, #0]
 8010e16:	689a      	ldr	r2, [r3, #8]
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	f022 0202 	bic.w	r2, r2, #2
 8010e20:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	681b      	ldr	r3, [r3, #0]
 8010e26:	6899      	ldr	r1, [r3, #8]
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	7e1b      	ldrb	r3, [r3, #24]
 8010e2c:	005a      	lsls	r2, r3, #1
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	430a      	orrs	r2, r1
 8010e34:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d01b      	beq.n	8010e78 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	685a      	ldr	r2, [r3, #4]
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010e4e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	685a      	ldr	r2, [r3, #4]
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8010e5e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	6859      	ldr	r1, [r3, #4]
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e6a:	3b01      	subs	r3, #1
 8010e6c:	035a      	lsls	r2, r3, #13
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	430a      	orrs	r2, r1
 8010e74:	605a      	str	r2, [r3, #4]
 8010e76:	e007      	b.n	8010e88 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	685a      	ldr	r2, [r3, #4]
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	681b      	ldr	r3, [r3, #0]
 8010e82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010e86:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8010e96:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	69db      	ldr	r3, [r3, #28]
 8010ea2:	3b01      	subs	r3, #1
 8010ea4:	051a      	lsls	r2, r3, #20
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	430a      	orrs	r2, r1
 8010eac:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	681b      	ldr	r3, [r3, #0]
 8010eb2:	689a      	ldr	r2, [r3, #8]
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8010ebc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	6899      	ldr	r1, [r3, #8]
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010eca:	025a      	lsls	r2, r3, #9
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	681b      	ldr	r3, [r3, #0]
 8010ed0:	430a      	orrs	r2, r1
 8010ed2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	689a      	ldr	r2, [r3, #8]
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010ee2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	6899      	ldr	r1, [r3, #8]
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	695b      	ldr	r3, [r3, #20]
 8010eee:	029a      	lsls	r2, r3, #10
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	430a      	orrs	r2, r1
 8010ef6:	609a      	str	r2, [r3, #8]
}
 8010ef8:	bf00      	nop
 8010efa:	3714      	adds	r7, #20
 8010efc:	46bd      	mov	sp, r7
 8010efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f02:	4770      	bx	lr
 8010f04:	40012300 	.word	0x40012300
 8010f08:	0f000001 	.word	0x0f000001

08010f0c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8010f0c:	b580      	push	{r7, lr}
 8010f0e:	b084      	sub	sp, #16
 8010f10:	af00      	add	r7, sp, #0
 8010f12:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f18:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8010f1a:	68fb      	ldr	r3, [r7, #12]
 8010f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f1e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d13c      	bne.n	8010fa0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f2a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8010f2e:	68fb      	ldr	r3, [r7, #12]
 8010f30:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	689b      	ldr	r3, [r3, #8]
 8010f38:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d12b      	bne.n	8010f98 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d127      	bne.n	8010f98 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f4e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d006      	beq.n	8010f64 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	689b      	ldr	r3, [r3, #8]
 8010f5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d119      	bne.n	8010f98 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	685a      	ldr	r2, [r3, #4]
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	f022 0220 	bic.w	r2, r2, #32
 8010f72:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f78:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d105      	bne.n	8010f98 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f90:	f043 0201 	orr.w	r2, r3, #1
 8010f94:	68fb      	ldr	r3, [r7, #12]
 8010f96:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8010f98:	68f8      	ldr	r0, [r7, #12]
 8010f9a:	f7ff fd7b 	bl	8010a94 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8010f9e:	e00e      	b.n	8010fbe <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010fa4:	f003 0310 	and.w	r3, r3, #16
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d003      	beq.n	8010fb4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8010fac:	68f8      	ldr	r0, [r7, #12]
 8010fae:	f7ff fd85 	bl	8010abc <HAL_ADC_ErrorCallback>
}
 8010fb2:	e004      	b.n	8010fbe <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8010fb4:	68fb      	ldr	r3, [r7, #12]
 8010fb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010fba:	6878      	ldr	r0, [r7, #4]
 8010fbc:	4798      	blx	r3
}
 8010fbe:	bf00      	nop
 8010fc0:	3710      	adds	r7, #16
 8010fc2:	46bd      	mov	sp, r7
 8010fc4:	bd80      	pop	{r7, pc}

08010fc6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8010fc6:	b580      	push	{r7, lr}
 8010fc8:	b084      	sub	sp, #16
 8010fca:	af00      	add	r7, sp, #0
 8010fcc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010fd2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8010fd4:	68f8      	ldr	r0, [r7, #12]
 8010fd6:	f7ff fd67 	bl	8010aa8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8010fda:	bf00      	nop
 8010fdc:	3710      	adds	r7, #16
 8010fde:	46bd      	mov	sp, r7
 8010fe0:	bd80      	pop	{r7, pc}

08010fe2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8010fe2:	b580      	push	{r7, lr}
 8010fe4:	b084      	sub	sp, #16
 8010fe6:	af00      	add	r7, sp, #0
 8010fe8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010fee:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8010ff0:	68fb      	ldr	r3, [r7, #12]
 8010ff2:	2240      	movs	r2, #64	; 0x40
 8010ff4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010ffa:	f043 0204 	orr.w	r2, r3, #4
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8011002:	68f8      	ldr	r0, [r7, #12]
 8011004:	f7ff fd5a 	bl	8010abc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8011008:	bf00      	nop
 801100a:	3710      	adds	r7, #16
 801100c:	46bd      	mov	sp, r7
 801100e:	bd80      	pop	{r7, pc}

08011010 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8011010:	b480      	push	{r7}
 8011012:	b085      	sub	sp, #20
 8011014:	af00      	add	r7, sp, #0
 8011016:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	f003 0307 	and.w	r3, r3, #7
 801101e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8011020:	4b0c      	ldr	r3, [pc, #48]	; (8011054 <__NVIC_SetPriorityGrouping+0x44>)
 8011022:	68db      	ldr	r3, [r3, #12]
 8011024:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8011026:	68ba      	ldr	r2, [r7, #8]
 8011028:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 801102c:	4013      	ands	r3, r2
 801102e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8011034:	68bb      	ldr	r3, [r7, #8]
 8011036:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8011038:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 801103c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011040:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8011042:	4a04      	ldr	r2, [pc, #16]	; (8011054 <__NVIC_SetPriorityGrouping+0x44>)
 8011044:	68bb      	ldr	r3, [r7, #8]
 8011046:	60d3      	str	r3, [r2, #12]
}
 8011048:	bf00      	nop
 801104a:	3714      	adds	r7, #20
 801104c:	46bd      	mov	sp, r7
 801104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011052:	4770      	bx	lr
 8011054:	e000ed00 	.word	0xe000ed00

08011058 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8011058:	b480      	push	{r7}
 801105a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 801105c:	4b04      	ldr	r3, [pc, #16]	; (8011070 <__NVIC_GetPriorityGrouping+0x18>)
 801105e:	68db      	ldr	r3, [r3, #12]
 8011060:	0a1b      	lsrs	r3, r3, #8
 8011062:	f003 0307 	and.w	r3, r3, #7
}
 8011066:	4618      	mov	r0, r3
 8011068:	46bd      	mov	sp, r7
 801106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801106e:	4770      	bx	lr
 8011070:	e000ed00 	.word	0xe000ed00

08011074 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8011074:	b480      	push	{r7}
 8011076:	b083      	sub	sp, #12
 8011078:	af00      	add	r7, sp, #0
 801107a:	4603      	mov	r3, r0
 801107c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801107e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011082:	2b00      	cmp	r3, #0
 8011084:	db0b      	blt.n	801109e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8011086:	79fb      	ldrb	r3, [r7, #7]
 8011088:	f003 021f 	and.w	r2, r3, #31
 801108c:	4907      	ldr	r1, [pc, #28]	; (80110ac <__NVIC_EnableIRQ+0x38>)
 801108e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011092:	095b      	lsrs	r3, r3, #5
 8011094:	2001      	movs	r0, #1
 8011096:	fa00 f202 	lsl.w	r2, r0, r2
 801109a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 801109e:	bf00      	nop
 80110a0:	370c      	adds	r7, #12
 80110a2:	46bd      	mov	sp, r7
 80110a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a8:	4770      	bx	lr
 80110aa:	bf00      	nop
 80110ac:	e000e100 	.word	0xe000e100

080110b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80110b0:	b480      	push	{r7}
 80110b2:	b083      	sub	sp, #12
 80110b4:	af00      	add	r7, sp, #0
 80110b6:	4603      	mov	r3, r0
 80110b8:	6039      	str	r1, [r7, #0]
 80110ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80110bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	db0a      	blt.n	80110da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80110c4:	683b      	ldr	r3, [r7, #0]
 80110c6:	b2da      	uxtb	r2, r3
 80110c8:	490c      	ldr	r1, [pc, #48]	; (80110fc <__NVIC_SetPriority+0x4c>)
 80110ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80110ce:	0112      	lsls	r2, r2, #4
 80110d0:	b2d2      	uxtb	r2, r2
 80110d2:	440b      	add	r3, r1
 80110d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80110d8:	e00a      	b.n	80110f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80110da:	683b      	ldr	r3, [r7, #0]
 80110dc:	b2da      	uxtb	r2, r3
 80110de:	4908      	ldr	r1, [pc, #32]	; (8011100 <__NVIC_SetPriority+0x50>)
 80110e0:	79fb      	ldrb	r3, [r7, #7]
 80110e2:	f003 030f 	and.w	r3, r3, #15
 80110e6:	3b04      	subs	r3, #4
 80110e8:	0112      	lsls	r2, r2, #4
 80110ea:	b2d2      	uxtb	r2, r2
 80110ec:	440b      	add	r3, r1
 80110ee:	761a      	strb	r2, [r3, #24]
}
 80110f0:	bf00      	nop
 80110f2:	370c      	adds	r7, #12
 80110f4:	46bd      	mov	sp, r7
 80110f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110fa:	4770      	bx	lr
 80110fc:	e000e100 	.word	0xe000e100
 8011100:	e000ed00 	.word	0xe000ed00

08011104 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8011104:	b480      	push	{r7}
 8011106:	b089      	sub	sp, #36	; 0x24
 8011108:	af00      	add	r7, sp, #0
 801110a:	60f8      	str	r0, [r7, #12]
 801110c:	60b9      	str	r1, [r7, #8]
 801110e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	f003 0307 	and.w	r3, r3, #7
 8011116:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8011118:	69fb      	ldr	r3, [r7, #28]
 801111a:	f1c3 0307 	rsb	r3, r3, #7
 801111e:	2b04      	cmp	r3, #4
 8011120:	bf28      	it	cs
 8011122:	2304      	movcs	r3, #4
 8011124:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8011126:	69fb      	ldr	r3, [r7, #28]
 8011128:	3304      	adds	r3, #4
 801112a:	2b06      	cmp	r3, #6
 801112c:	d902      	bls.n	8011134 <NVIC_EncodePriority+0x30>
 801112e:	69fb      	ldr	r3, [r7, #28]
 8011130:	3b03      	subs	r3, #3
 8011132:	e000      	b.n	8011136 <NVIC_EncodePriority+0x32>
 8011134:	2300      	movs	r3, #0
 8011136:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8011138:	f04f 32ff 	mov.w	r2, #4294967295
 801113c:	69bb      	ldr	r3, [r7, #24]
 801113e:	fa02 f303 	lsl.w	r3, r2, r3
 8011142:	43da      	mvns	r2, r3
 8011144:	68bb      	ldr	r3, [r7, #8]
 8011146:	401a      	ands	r2, r3
 8011148:	697b      	ldr	r3, [r7, #20]
 801114a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 801114c:	f04f 31ff 	mov.w	r1, #4294967295
 8011150:	697b      	ldr	r3, [r7, #20]
 8011152:	fa01 f303 	lsl.w	r3, r1, r3
 8011156:	43d9      	mvns	r1, r3
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801115c:	4313      	orrs	r3, r2
         );
}
 801115e:	4618      	mov	r0, r3
 8011160:	3724      	adds	r7, #36	; 0x24
 8011162:	46bd      	mov	sp, r7
 8011164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011168:	4770      	bx	lr
	...

0801116c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 801116c:	b580      	push	{r7, lr}
 801116e:	b082      	sub	sp, #8
 8011170:	af00      	add	r7, sp, #0
 8011172:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	3b01      	subs	r3, #1
 8011178:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 801117c:	d301      	bcc.n	8011182 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 801117e:	2301      	movs	r3, #1
 8011180:	e00f      	b.n	80111a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8011182:	4a0a      	ldr	r2, [pc, #40]	; (80111ac <SysTick_Config+0x40>)
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	3b01      	subs	r3, #1
 8011188:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 801118a:	210f      	movs	r1, #15
 801118c:	f04f 30ff 	mov.w	r0, #4294967295
 8011190:	f7ff ff8e 	bl	80110b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8011194:	4b05      	ldr	r3, [pc, #20]	; (80111ac <SysTick_Config+0x40>)
 8011196:	2200      	movs	r2, #0
 8011198:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801119a:	4b04      	ldr	r3, [pc, #16]	; (80111ac <SysTick_Config+0x40>)
 801119c:	2207      	movs	r2, #7
 801119e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80111a0:	2300      	movs	r3, #0
}
 80111a2:	4618      	mov	r0, r3
 80111a4:	3708      	adds	r7, #8
 80111a6:	46bd      	mov	sp, r7
 80111a8:	bd80      	pop	{r7, pc}
 80111aa:	bf00      	nop
 80111ac:	e000e010 	.word	0xe000e010

080111b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80111b0:	b580      	push	{r7, lr}
 80111b2:	b082      	sub	sp, #8
 80111b4:	af00      	add	r7, sp, #0
 80111b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80111b8:	6878      	ldr	r0, [r7, #4]
 80111ba:	f7ff ff29 	bl	8011010 <__NVIC_SetPriorityGrouping>
}
 80111be:	bf00      	nop
 80111c0:	3708      	adds	r7, #8
 80111c2:	46bd      	mov	sp, r7
 80111c4:	bd80      	pop	{r7, pc}

080111c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80111c6:	b580      	push	{r7, lr}
 80111c8:	b086      	sub	sp, #24
 80111ca:	af00      	add	r7, sp, #0
 80111cc:	4603      	mov	r3, r0
 80111ce:	60b9      	str	r1, [r7, #8]
 80111d0:	607a      	str	r2, [r7, #4]
 80111d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80111d4:	2300      	movs	r3, #0
 80111d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80111d8:	f7ff ff3e 	bl	8011058 <__NVIC_GetPriorityGrouping>
 80111dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80111de:	687a      	ldr	r2, [r7, #4]
 80111e0:	68b9      	ldr	r1, [r7, #8]
 80111e2:	6978      	ldr	r0, [r7, #20]
 80111e4:	f7ff ff8e 	bl	8011104 <NVIC_EncodePriority>
 80111e8:	4602      	mov	r2, r0
 80111ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80111ee:	4611      	mov	r1, r2
 80111f0:	4618      	mov	r0, r3
 80111f2:	f7ff ff5d 	bl	80110b0 <__NVIC_SetPriority>
}
 80111f6:	bf00      	nop
 80111f8:	3718      	adds	r7, #24
 80111fa:	46bd      	mov	sp, r7
 80111fc:	bd80      	pop	{r7, pc}

080111fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80111fe:	b580      	push	{r7, lr}
 8011200:	b082      	sub	sp, #8
 8011202:	af00      	add	r7, sp, #0
 8011204:	4603      	mov	r3, r0
 8011206:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8011208:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801120c:	4618      	mov	r0, r3
 801120e:	f7ff ff31 	bl	8011074 <__NVIC_EnableIRQ>
}
 8011212:	bf00      	nop
 8011214:	3708      	adds	r7, #8
 8011216:	46bd      	mov	sp, r7
 8011218:	bd80      	pop	{r7, pc}

0801121a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 801121a:	b580      	push	{r7, lr}
 801121c:	b082      	sub	sp, #8
 801121e:	af00      	add	r7, sp, #0
 8011220:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8011222:	6878      	ldr	r0, [r7, #4]
 8011224:	f7ff ffa2 	bl	801116c <SysTick_Config>
 8011228:	4603      	mov	r3, r0
}
 801122a:	4618      	mov	r0, r3
 801122c:	3708      	adds	r7, #8
 801122e:	46bd      	mov	sp, r7
 8011230:	bd80      	pop	{r7, pc}
	...

08011234 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8011234:	b580      	push	{r7, lr}
 8011236:	b086      	sub	sp, #24
 8011238:	af00      	add	r7, sp, #0
 801123a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 801123c:	2300      	movs	r3, #0
 801123e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8011240:	f7ff fa7a 	bl	8010738 <HAL_GetTick>
 8011244:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	2b00      	cmp	r3, #0
 801124a:	d101      	bne.n	8011250 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 801124c:	2301      	movs	r3, #1
 801124e:	e099      	b.n	8011384 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	2200      	movs	r2, #0
 8011254:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	2202      	movs	r2, #2
 801125c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	681a      	ldr	r2, [r3, #0]
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	681b      	ldr	r3, [r3, #0]
 801126a:	f022 0201 	bic.w	r2, r2, #1
 801126e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8011270:	e00f      	b.n	8011292 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8011272:	f7ff fa61 	bl	8010738 <HAL_GetTick>
 8011276:	4602      	mov	r2, r0
 8011278:	693b      	ldr	r3, [r7, #16]
 801127a:	1ad3      	subs	r3, r2, r3
 801127c:	2b05      	cmp	r3, #5
 801127e:	d908      	bls.n	8011292 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	2220      	movs	r2, #32
 8011284:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	2203      	movs	r2, #3
 801128a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 801128e:	2303      	movs	r3, #3
 8011290:	e078      	b.n	8011384 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	f003 0301 	and.w	r3, r3, #1
 801129c:	2b00      	cmp	r3, #0
 801129e:	d1e8      	bne.n	8011272 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80112a8:	697a      	ldr	r2, [r7, #20]
 80112aa:	4b38      	ldr	r3, [pc, #224]	; (801138c <HAL_DMA_Init+0x158>)
 80112ac:	4013      	ands	r3, r2
 80112ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	685a      	ldr	r2, [r3, #4]
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	689b      	ldr	r3, [r3, #8]
 80112b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80112be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	691b      	ldr	r3, [r3, #16]
 80112c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80112ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	699b      	ldr	r3, [r3, #24]
 80112d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80112d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	6a1b      	ldr	r3, [r3, #32]
 80112dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80112de:	697a      	ldr	r2, [r7, #20]
 80112e0:	4313      	orrs	r3, r2
 80112e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80112e8:	2b04      	cmp	r3, #4
 80112ea:	d107      	bne.n	80112fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80112f4:	4313      	orrs	r3, r2
 80112f6:	697a      	ldr	r2, [r7, #20]
 80112f8:	4313      	orrs	r3, r2
 80112fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	697a      	ldr	r2, [r7, #20]
 8011302:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	695b      	ldr	r3, [r3, #20]
 801130a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 801130c:	697b      	ldr	r3, [r7, #20]
 801130e:	f023 0307 	bic.w	r3, r3, #7
 8011312:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011318:	697a      	ldr	r2, [r7, #20]
 801131a:	4313      	orrs	r3, r2
 801131c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011322:	2b04      	cmp	r3, #4
 8011324:	d117      	bne.n	8011356 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801132a:	697a      	ldr	r2, [r7, #20]
 801132c:	4313      	orrs	r3, r2
 801132e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011334:	2b00      	cmp	r3, #0
 8011336:	d00e      	beq.n	8011356 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8011338:	6878      	ldr	r0, [r7, #4]
 801133a:	f000 fadf 	bl	80118fc <DMA_CheckFifoParam>
 801133e:	4603      	mov	r3, r0
 8011340:	2b00      	cmp	r3, #0
 8011342:	d008      	beq.n	8011356 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	2240      	movs	r2, #64	; 0x40
 8011348:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	2201      	movs	r2, #1
 801134e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8011352:	2301      	movs	r3, #1
 8011354:	e016      	b.n	8011384 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	697a      	ldr	r2, [r7, #20]
 801135c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 801135e:	6878      	ldr	r0, [r7, #4]
 8011360:	f000 fa96 	bl	8011890 <DMA_CalcBaseAndBitshift>
 8011364:	4603      	mov	r3, r0
 8011366:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801136c:	223f      	movs	r2, #63	; 0x3f
 801136e:	409a      	lsls	r2, r3
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	2200      	movs	r2, #0
 8011378:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	2201      	movs	r2, #1
 801137e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8011382:	2300      	movs	r3, #0
}
 8011384:	4618      	mov	r0, r3
 8011386:	3718      	adds	r7, #24
 8011388:	46bd      	mov	sp, r7
 801138a:	bd80      	pop	{r7, pc}
 801138c:	f010803f 	.word	0xf010803f

08011390 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8011390:	b580      	push	{r7, lr}
 8011392:	b086      	sub	sp, #24
 8011394:	af00      	add	r7, sp, #0
 8011396:	60f8      	str	r0, [r7, #12]
 8011398:	60b9      	str	r1, [r7, #8]
 801139a:	607a      	str	r2, [r7, #4]
 801139c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801139e:	2300      	movs	r3, #0
 80113a0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80113a6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80113ae:	2b01      	cmp	r3, #1
 80113b0:	d101      	bne.n	80113b6 <HAL_DMA_Start_IT+0x26>
 80113b2:	2302      	movs	r3, #2
 80113b4:	e040      	b.n	8011438 <HAL_DMA_Start_IT+0xa8>
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	2201      	movs	r2, #1
 80113ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80113c4:	b2db      	uxtb	r3, r3
 80113c6:	2b01      	cmp	r3, #1
 80113c8:	d12f      	bne.n	801142a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	2202      	movs	r2, #2
 80113ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80113d2:	68fb      	ldr	r3, [r7, #12]
 80113d4:	2200      	movs	r2, #0
 80113d6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80113d8:	683b      	ldr	r3, [r7, #0]
 80113da:	687a      	ldr	r2, [r7, #4]
 80113dc:	68b9      	ldr	r1, [r7, #8]
 80113de:	68f8      	ldr	r0, [r7, #12]
 80113e0:	f000 fa28 	bl	8011834 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80113e8:	223f      	movs	r2, #63	; 0x3f
 80113ea:	409a      	lsls	r2, r3
 80113ec:	693b      	ldr	r3, [r7, #16]
 80113ee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80113f0:	68fb      	ldr	r3, [r7, #12]
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	681a      	ldr	r2, [r3, #0]
 80113f6:	68fb      	ldr	r3, [r7, #12]
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	f042 0216 	orr.w	r2, r2, #22
 80113fe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011404:	2b00      	cmp	r3, #0
 8011406:	d007      	beq.n	8011418 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8011408:	68fb      	ldr	r3, [r7, #12]
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	681a      	ldr	r2, [r3, #0]
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	f042 0208 	orr.w	r2, r2, #8
 8011416:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	681a      	ldr	r2, [r3, #0]
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	681b      	ldr	r3, [r3, #0]
 8011422:	f042 0201 	orr.w	r2, r2, #1
 8011426:	601a      	str	r2, [r3, #0]
 8011428:	e005      	b.n	8011436 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	2200      	movs	r2, #0
 801142e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8011432:	2302      	movs	r3, #2
 8011434:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8011436:	7dfb      	ldrb	r3, [r7, #23]
}
 8011438:	4618      	mov	r0, r3
 801143a:	3718      	adds	r7, #24
 801143c:	46bd      	mov	sp, r7
 801143e:	bd80      	pop	{r7, pc}

08011440 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8011440:	b580      	push	{r7, lr}
 8011442:	b084      	sub	sp, #16
 8011444:	af00      	add	r7, sp, #0
 8011446:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801144c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 801144e:	f7ff f973 	bl	8010738 <HAL_GetTick>
 8011452:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 801145a:	b2db      	uxtb	r3, r3
 801145c:	2b02      	cmp	r3, #2
 801145e:	d008      	beq.n	8011472 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	2280      	movs	r2, #128	; 0x80
 8011464:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	2200      	movs	r2, #0
 801146a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 801146e:	2301      	movs	r3, #1
 8011470:	e052      	b.n	8011518 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	681a      	ldr	r2, [r3, #0]
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	f022 0216 	bic.w	r2, r2, #22
 8011480:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	695a      	ldr	r2, [r3, #20]
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011490:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011496:	2b00      	cmp	r3, #0
 8011498:	d103      	bne.n	80114a2 <HAL_DMA_Abort+0x62>
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d007      	beq.n	80114b2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	681a      	ldr	r2, [r3, #0]
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	f022 0208 	bic.w	r2, r2, #8
 80114b0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	681a      	ldr	r2, [r3, #0]
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	f022 0201 	bic.w	r2, r2, #1
 80114c0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80114c2:	e013      	b.n	80114ec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80114c4:	f7ff f938 	bl	8010738 <HAL_GetTick>
 80114c8:	4602      	mov	r2, r0
 80114ca:	68bb      	ldr	r3, [r7, #8]
 80114cc:	1ad3      	subs	r3, r2, r3
 80114ce:	2b05      	cmp	r3, #5
 80114d0:	d90c      	bls.n	80114ec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	2220      	movs	r2, #32
 80114d6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	2200      	movs	r2, #0
 80114dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	2203      	movs	r2, #3
 80114e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80114e8:	2303      	movs	r3, #3
 80114ea:	e015      	b.n	8011518 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	681b      	ldr	r3, [r3, #0]
 80114f2:	f003 0301 	and.w	r3, r3, #1
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d1e4      	bne.n	80114c4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80114fe:	223f      	movs	r2, #63	; 0x3f
 8011500:	409a      	lsls	r2, r3
 8011502:	68fb      	ldr	r3, [r7, #12]
 8011504:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	2200      	movs	r2, #0
 801150a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	2201      	movs	r2, #1
 8011512:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8011516:	2300      	movs	r3, #0
}
 8011518:	4618      	mov	r0, r3
 801151a:	3710      	adds	r7, #16
 801151c:	46bd      	mov	sp, r7
 801151e:	bd80      	pop	{r7, pc}

08011520 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8011520:	b580      	push	{r7, lr}
 8011522:	b086      	sub	sp, #24
 8011524:	af00      	add	r7, sp, #0
 8011526:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8011528:	2300      	movs	r3, #0
 801152a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 801152c:	4b92      	ldr	r3, [pc, #584]	; (8011778 <HAL_DMA_IRQHandler+0x258>)
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	4a92      	ldr	r2, [pc, #584]	; (801177c <HAL_DMA_IRQHandler+0x25c>)
 8011532:	fba2 2303 	umull	r2, r3, r2, r3
 8011536:	0a9b      	lsrs	r3, r3, #10
 8011538:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801153e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8011540:	693b      	ldr	r3, [r7, #16]
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801154a:	2208      	movs	r2, #8
 801154c:	409a      	lsls	r2, r3
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	4013      	ands	r3, r2
 8011552:	2b00      	cmp	r3, #0
 8011554:	d01a      	beq.n	801158c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	f003 0304 	and.w	r3, r3, #4
 8011560:	2b00      	cmp	r3, #0
 8011562:	d013      	beq.n	801158c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	681a      	ldr	r2, [r3, #0]
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	681b      	ldr	r3, [r3, #0]
 801156e:	f022 0204 	bic.w	r2, r2, #4
 8011572:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011578:	2208      	movs	r2, #8
 801157a:	409a      	lsls	r2, r3
 801157c:	693b      	ldr	r3, [r7, #16]
 801157e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011584:	f043 0201 	orr.w	r2, r3, #1
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011590:	2201      	movs	r2, #1
 8011592:	409a      	lsls	r2, r3
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	4013      	ands	r3, r2
 8011598:	2b00      	cmp	r3, #0
 801159a:	d012      	beq.n	80115c2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	681b      	ldr	r3, [r3, #0]
 80115a0:	695b      	ldr	r3, [r3, #20]
 80115a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d00b      	beq.n	80115c2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80115ae:	2201      	movs	r2, #1
 80115b0:	409a      	lsls	r2, r3
 80115b2:	693b      	ldr	r3, [r7, #16]
 80115b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80115ba:	f043 0202 	orr.w	r2, r3, #2
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80115c6:	2204      	movs	r2, #4
 80115c8:	409a      	lsls	r2, r3
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	4013      	ands	r3, r2
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d012      	beq.n	80115f8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	681b      	ldr	r3, [r3, #0]
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	f003 0302 	and.w	r3, r3, #2
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d00b      	beq.n	80115f8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80115e4:	2204      	movs	r2, #4
 80115e6:	409a      	lsls	r2, r3
 80115e8:	693b      	ldr	r3, [r7, #16]
 80115ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80115f0:	f043 0204 	orr.w	r2, r3, #4
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80115fc:	2210      	movs	r2, #16
 80115fe:	409a      	lsls	r2, r3
 8011600:	68fb      	ldr	r3, [r7, #12]
 8011602:	4013      	ands	r3, r2
 8011604:	2b00      	cmp	r3, #0
 8011606:	d043      	beq.n	8011690 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	681b      	ldr	r3, [r3, #0]
 801160c:	681b      	ldr	r3, [r3, #0]
 801160e:	f003 0308 	and.w	r3, r3, #8
 8011612:	2b00      	cmp	r3, #0
 8011614:	d03c      	beq.n	8011690 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801161a:	2210      	movs	r2, #16
 801161c:	409a      	lsls	r2, r3
 801161e:	693b      	ldr	r3, [r7, #16]
 8011620:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	681b      	ldr	r3, [r3, #0]
 8011628:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801162c:	2b00      	cmp	r3, #0
 801162e:	d018      	beq.n	8011662 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	681b      	ldr	r3, [r3, #0]
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801163a:	2b00      	cmp	r3, #0
 801163c:	d108      	bne.n	8011650 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011642:	2b00      	cmp	r3, #0
 8011644:	d024      	beq.n	8011690 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801164a:	6878      	ldr	r0, [r7, #4]
 801164c:	4798      	blx	r3
 801164e:	e01f      	b.n	8011690 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011654:	2b00      	cmp	r3, #0
 8011656:	d01b      	beq.n	8011690 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801165c:	6878      	ldr	r0, [r7, #4]
 801165e:	4798      	blx	r3
 8011660:	e016      	b.n	8011690 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801166c:	2b00      	cmp	r3, #0
 801166e:	d107      	bne.n	8011680 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	681a      	ldr	r2, [r3, #0]
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	f022 0208 	bic.w	r2, r2, #8
 801167e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011684:	2b00      	cmp	r3, #0
 8011686:	d003      	beq.n	8011690 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801168c:	6878      	ldr	r0, [r7, #4]
 801168e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011694:	2220      	movs	r2, #32
 8011696:	409a      	lsls	r2, r3
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	4013      	ands	r3, r2
 801169c:	2b00      	cmp	r3, #0
 801169e:	f000 808e 	beq.w	80117be <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	681b      	ldr	r3, [r3, #0]
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	f003 0310 	and.w	r3, r3, #16
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	f000 8086 	beq.w	80117be <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80116b6:	2220      	movs	r2, #32
 80116b8:	409a      	lsls	r2, r3
 80116ba:	693b      	ldr	r3, [r7, #16]
 80116bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80116c4:	b2db      	uxtb	r3, r3
 80116c6:	2b05      	cmp	r3, #5
 80116c8:	d136      	bne.n	8011738 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	681b      	ldr	r3, [r3, #0]
 80116ce:	681a      	ldr	r2, [r3, #0]
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	681b      	ldr	r3, [r3, #0]
 80116d4:	f022 0216 	bic.w	r2, r2, #22
 80116d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	695a      	ldr	r2, [r3, #20]
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80116e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	d103      	bne.n	80116fa <HAL_DMA_IRQHandler+0x1da>
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d007      	beq.n	801170a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	681a      	ldr	r2, [r3, #0]
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	681b      	ldr	r3, [r3, #0]
 8011704:	f022 0208 	bic.w	r2, r2, #8
 8011708:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801170e:	223f      	movs	r2, #63	; 0x3f
 8011710:	409a      	lsls	r2, r3
 8011712:	693b      	ldr	r3, [r7, #16]
 8011714:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	2200      	movs	r2, #0
 801171a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	2201      	movs	r2, #1
 8011722:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801172a:	2b00      	cmp	r3, #0
 801172c:	d07d      	beq.n	801182a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011732:	6878      	ldr	r0, [r7, #4]
 8011734:	4798      	blx	r3
        }
        return;
 8011736:	e078      	b.n	801182a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	681b      	ldr	r3, [r3, #0]
 801173e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011742:	2b00      	cmp	r3, #0
 8011744:	d01c      	beq.n	8011780 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	681b      	ldr	r3, [r3, #0]
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8011750:	2b00      	cmp	r3, #0
 8011752:	d108      	bne.n	8011766 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011758:	2b00      	cmp	r3, #0
 801175a:	d030      	beq.n	80117be <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011760:	6878      	ldr	r0, [r7, #4]
 8011762:	4798      	blx	r3
 8011764:	e02b      	b.n	80117be <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801176a:	2b00      	cmp	r3, #0
 801176c:	d027      	beq.n	80117be <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011772:	6878      	ldr	r0, [r7, #4]
 8011774:	4798      	blx	r3
 8011776:	e022      	b.n	80117be <HAL_DMA_IRQHandler+0x29e>
 8011778:	20000020 	.word	0x20000020
 801177c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	681b      	ldr	r3, [r3, #0]
 8011784:	681b      	ldr	r3, [r3, #0]
 8011786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801178a:	2b00      	cmp	r3, #0
 801178c:	d10f      	bne.n	80117ae <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	681b      	ldr	r3, [r3, #0]
 8011792:	681a      	ldr	r2, [r3, #0]
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	681b      	ldr	r3, [r3, #0]
 8011798:	f022 0210 	bic.w	r2, r2, #16
 801179c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	2200      	movs	r2, #0
 80117a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	2201      	movs	r2, #1
 80117aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d003      	beq.n	80117be <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80117ba:	6878      	ldr	r0, [r7, #4]
 80117bc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d032      	beq.n	801182c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80117ca:	f003 0301 	and.w	r3, r3, #1
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d022      	beq.n	8011818 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	2205      	movs	r2, #5
 80117d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	681b      	ldr	r3, [r3, #0]
 80117de:	681a      	ldr	r2, [r3, #0]
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	f022 0201 	bic.w	r2, r2, #1
 80117e8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80117ea:	68bb      	ldr	r3, [r7, #8]
 80117ec:	3301      	adds	r3, #1
 80117ee:	60bb      	str	r3, [r7, #8]
 80117f0:	697a      	ldr	r2, [r7, #20]
 80117f2:	429a      	cmp	r2, r3
 80117f4:	d307      	bcc.n	8011806 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	681b      	ldr	r3, [r3, #0]
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	f003 0301 	and.w	r3, r3, #1
 8011800:	2b00      	cmp	r3, #0
 8011802:	d1f2      	bne.n	80117ea <HAL_DMA_IRQHandler+0x2ca>
 8011804:	e000      	b.n	8011808 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8011806:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	2200      	movs	r2, #0
 801180c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	2201      	movs	r2, #1
 8011814:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801181c:	2b00      	cmp	r3, #0
 801181e:	d005      	beq.n	801182c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011824:	6878      	ldr	r0, [r7, #4]
 8011826:	4798      	blx	r3
 8011828:	e000      	b.n	801182c <HAL_DMA_IRQHandler+0x30c>
        return;
 801182a:	bf00      	nop
    }
  }
}
 801182c:	3718      	adds	r7, #24
 801182e:	46bd      	mov	sp, r7
 8011830:	bd80      	pop	{r7, pc}
 8011832:	bf00      	nop

08011834 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8011834:	b480      	push	{r7}
 8011836:	b085      	sub	sp, #20
 8011838:	af00      	add	r7, sp, #0
 801183a:	60f8      	str	r0, [r7, #12]
 801183c:	60b9      	str	r1, [r7, #8]
 801183e:	607a      	str	r2, [r7, #4]
 8011840:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8011842:	68fb      	ldr	r3, [r7, #12]
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	681a      	ldr	r2, [r3, #0]
 8011848:	68fb      	ldr	r3, [r7, #12]
 801184a:	681b      	ldr	r3, [r3, #0]
 801184c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8011850:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8011852:	68fb      	ldr	r3, [r7, #12]
 8011854:	681b      	ldr	r3, [r3, #0]
 8011856:	683a      	ldr	r2, [r7, #0]
 8011858:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	689b      	ldr	r3, [r3, #8]
 801185e:	2b40      	cmp	r3, #64	; 0x40
 8011860:	d108      	bne.n	8011874 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	687a      	ldr	r2, [r7, #4]
 8011868:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	681b      	ldr	r3, [r3, #0]
 801186e:	68ba      	ldr	r2, [r7, #8]
 8011870:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8011872:	e007      	b.n	8011884 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	681b      	ldr	r3, [r3, #0]
 8011878:	68ba      	ldr	r2, [r7, #8]
 801187a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	681b      	ldr	r3, [r3, #0]
 8011880:	687a      	ldr	r2, [r7, #4]
 8011882:	60da      	str	r2, [r3, #12]
}
 8011884:	bf00      	nop
 8011886:	3714      	adds	r7, #20
 8011888:	46bd      	mov	sp, r7
 801188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801188e:	4770      	bx	lr

08011890 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8011890:	b480      	push	{r7}
 8011892:	b085      	sub	sp, #20
 8011894:	af00      	add	r7, sp, #0
 8011896:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	681b      	ldr	r3, [r3, #0]
 801189c:	b2db      	uxtb	r3, r3
 801189e:	3b10      	subs	r3, #16
 80118a0:	4a14      	ldr	r2, [pc, #80]	; (80118f4 <DMA_CalcBaseAndBitshift+0x64>)
 80118a2:	fba2 2303 	umull	r2, r3, r2, r3
 80118a6:	091b      	lsrs	r3, r3, #4
 80118a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80118aa:	4a13      	ldr	r2, [pc, #76]	; (80118f8 <DMA_CalcBaseAndBitshift+0x68>)
 80118ac:	68fb      	ldr	r3, [r7, #12]
 80118ae:	4413      	add	r3, r2
 80118b0:	781b      	ldrb	r3, [r3, #0]
 80118b2:	461a      	mov	r2, r3
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	2b03      	cmp	r3, #3
 80118bc:	d909      	bls.n	80118d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80118c6:	f023 0303 	bic.w	r3, r3, #3
 80118ca:	1d1a      	adds	r2, r3, #4
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	659a      	str	r2, [r3, #88]	; 0x58
 80118d0:	e007      	b.n	80118e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80118da:	f023 0303 	bic.w	r3, r3, #3
 80118de:	687a      	ldr	r2, [r7, #4]
 80118e0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80118e6:	4618      	mov	r0, r3
 80118e8:	3714      	adds	r7, #20
 80118ea:	46bd      	mov	sp, r7
 80118ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118f0:	4770      	bx	lr
 80118f2:	bf00      	nop
 80118f4:	aaaaaaab 	.word	0xaaaaaaab
 80118f8:	0801aa88 	.word	0x0801aa88

080118fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80118fc:	b480      	push	{r7}
 80118fe:	b085      	sub	sp, #20
 8011900:	af00      	add	r7, sp, #0
 8011902:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011904:	2300      	movs	r3, #0
 8011906:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801190c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	699b      	ldr	r3, [r3, #24]
 8011912:	2b00      	cmp	r3, #0
 8011914:	d11f      	bne.n	8011956 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8011916:	68bb      	ldr	r3, [r7, #8]
 8011918:	2b03      	cmp	r3, #3
 801191a:	d855      	bhi.n	80119c8 <DMA_CheckFifoParam+0xcc>
 801191c:	a201      	add	r2, pc, #4	; (adr r2, 8011924 <DMA_CheckFifoParam+0x28>)
 801191e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011922:	bf00      	nop
 8011924:	08011935 	.word	0x08011935
 8011928:	08011947 	.word	0x08011947
 801192c:	08011935 	.word	0x08011935
 8011930:	080119c9 	.word	0x080119c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011938:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801193c:	2b00      	cmp	r3, #0
 801193e:	d045      	beq.n	80119cc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8011940:	2301      	movs	r3, #1
 8011942:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011944:	e042      	b.n	80119cc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801194a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 801194e:	d13f      	bne.n	80119d0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8011950:	2301      	movs	r3, #1
 8011952:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011954:	e03c      	b.n	80119d0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	699b      	ldr	r3, [r3, #24]
 801195a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801195e:	d121      	bne.n	80119a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8011960:	68bb      	ldr	r3, [r7, #8]
 8011962:	2b03      	cmp	r3, #3
 8011964:	d836      	bhi.n	80119d4 <DMA_CheckFifoParam+0xd8>
 8011966:	a201      	add	r2, pc, #4	; (adr r2, 801196c <DMA_CheckFifoParam+0x70>)
 8011968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801196c:	0801197d 	.word	0x0801197d
 8011970:	08011983 	.word	0x08011983
 8011974:	0801197d 	.word	0x0801197d
 8011978:	08011995 	.word	0x08011995
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 801197c:	2301      	movs	r3, #1
 801197e:	73fb      	strb	r3, [r7, #15]
      break;
 8011980:	e02f      	b.n	80119e2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011986:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801198a:	2b00      	cmp	r3, #0
 801198c:	d024      	beq.n	80119d8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 801198e:	2301      	movs	r3, #1
 8011990:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011992:	e021      	b.n	80119d8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011998:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 801199c:	d11e      	bne.n	80119dc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 801199e:	2301      	movs	r3, #1
 80119a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80119a2:	e01b      	b.n	80119dc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80119a4:	68bb      	ldr	r3, [r7, #8]
 80119a6:	2b02      	cmp	r3, #2
 80119a8:	d902      	bls.n	80119b0 <DMA_CheckFifoParam+0xb4>
 80119aa:	2b03      	cmp	r3, #3
 80119ac:	d003      	beq.n	80119b6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80119ae:	e018      	b.n	80119e2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80119b0:	2301      	movs	r3, #1
 80119b2:	73fb      	strb	r3, [r7, #15]
      break;
 80119b4:	e015      	b.n	80119e2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80119ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d00e      	beq.n	80119e0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80119c2:	2301      	movs	r3, #1
 80119c4:	73fb      	strb	r3, [r7, #15]
      break;
 80119c6:	e00b      	b.n	80119e0 <DMA_CheckFifoParam+0xe4>
      break;
 80119c8:	bf00      	nop
 80119ca:	e00a      	b.n	80119e2 <DMA_CheckFifoParam+0xe6>
      break;
 80119cc:	bf00      	nop
 80119ce:	e008      	b.n	80119e2 <DMA_CheckFifoParam+0xe6>
      break;
 80119d0:	bf00      	nop
 80119d2:	e006      	b.n	80119e2 <DMA_CheckFifoParam+0xe6>
      break;
 80119d4:	bf00      	nop
 80119d6:	e004      	b.n	80119e2 <DMA_CheckFifoParam+0xe6>
      break;
 80119d8:	bf00      	nop
 80119da:	e002      	b.n	80119e2 <DMA_CheckFifoParam+0xe6>
      break;   
 80119dc:	bf00      	nop
 80119de:	e000      	b.n	80119e2 <DMA_CheckFifoParam+0xe6>
      break;
 80119e0:	bf00      	nop
    }
  } 
  
  return status; 
 80119e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80119e4:	4618      	mov	r0, r3
 80119e6:	3714      	adds	r7, #20
 80119e8:	46bd      	mov	sp, r7
 80119ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ee:	4770      	bx	lr

080119f0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80119f0:	b480      	push	{r7}
 80119f2:	b083      	sub	sp, #12
 80119f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80119f6:	2300      	movs	r3, #0
 80119f8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80119fa:	4b0b      	ldr	r3, [pc, #44]	; (8011a28 <HAL_FLASH_Unlock+0x38>)
 80119fc:	691b      	ldr	r3, [r3, #16]
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	da0b      	bge.n	8011a1a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8011a02:	4b09      	ldr	r3, [pc, #36]	; (8011a28 <HAL_FLASH_Unlock+0x38>)
 8011a04:	4a09      	ldr	r2, [pc, #36]	; (8011a2c <HAL_FLASH_Unlock+0x3c>)
 8011a06:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8011a08:	4b07      	ldr	r3, [pc, #28]	; (8011a28 <HAL_FLASH_Unlock+0x38>)
 8011a0a:	4a09      	ldr	r2, [pc, #36]	; (8011a30 <HAL_FLASH_Unlock+0x40>)
 8011a0c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8011a0e:	4b06      	ldr	r3, [pc, #24]	; (8011a28 <HAL_FLASH_Unlock+0x38>)
 8011a10:	691b      	ldr	r3, [r3, #16]
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	da01      	bge.n	8011a1a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8011a16:	2301      	movs	r3, #1
 8011a18:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8011a1a:	79fb      	ldrb	r3, [r7, #7]
}
 8011a1c:	4618      	mov	r0, r3
 8011a1e:	370c      	adds	r7, #12
 8011a20:	46bd      	mov	sp, r7
 8011a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a26:	4770      	bx	lr
 8011a28:	40023c00 	.word	0x40023c00
 8011a2c:	45670123 	.word	0x45670123
 8011a30:	cdef89ab 	.word	0xcdef89ab

08011a34 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8011a34:	b480      	push	{r7}
 8011a36:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8011a38:	4b05      	ldr	r3, [pc, #20]	; (8011a50 <HAL_FLASH_Lock+0x1c>)
 8011a3a:	691b      	ldr	r3, [r3, #16]
 8011a3c:	4a04      	ldr	r2, [pc, #16]	; (8011a50 <HAL_FLASH_Lock+0x1c>)
 8011a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011a42:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8011a44:	2300      	movs	r3, #0
}
 8011a46:	4618      	mov	r0, r3
 8011a48:	46bd      	mov	sp, r7
 8011a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a4e:	4770      	bx	lr
 8011a50:	40023c00 	.word	0x40023c00

08011a54 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8011a54:	b580      	push	{r7, lr}
 8011a56:	b084      	sub	sp, #16
 8011a58:	af00      	add	r7, sp, #0
 8011a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8011a5c:	2300      	movs	r3, #0
 8011a5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8011a60:	4b1a      	ldr	r3, [pc, #104]	; (8011acc <FLASH_WaitForLastOperation+0x78>)
 8011a62:	2200      	movs	r2, #0
 8011a64:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8011a66:	f7fe fe67 	bl	8010738 <HAL_GetTick>
 8011a6a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8011a6c:	e010      	b.n	8011a90 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a74:	d00c      	beq.n	8011a90 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d007      	beq.n	8011a8c <FLASH_WaitForLastOperation+0x38>
 8011a7c:	f7fe fe5c 	bl	8010738 <HAL_GetTick>
 8011a80:	4602      	mov	r2, r0
 8011a82:	68fb      	ldr	r3, [r7, #12]
 8011a84:	1ad3      	subs	r3, r2, r3
 8011a86:	687a      	ldr	r2, [r7, #4]
 8011a88:	429a      	cmp	r2, r3
 8011a8a:	d201      	bcs.n	8011a90 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8011a8c:	2303      	movs	r3, #3
 8011a8e:	e019      	b.n	8011ac4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8011a90:	4b0f      	ldr	r3, [pc, #60]	; (8011ad0 <FLASH_WaitForLastOperation+0x7c>)
 8011a92:	68db      	ldr	r3, [r3, #12]
 8011a94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d1e8      	bne.n	8011a6e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8011a9c:	4b0c      	ldr	r3, [pc, #48]	; (8011ad0 <FLASH_WaitForLastOperation+0x7c>)
 8011a9e:	68db      	ldr	r3, [r3, #12]
 8011aa0:	f003 0301 	and.w	r3, r3, #1
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	d002      	beq.n	8011aae <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8011aa8:	4b09      	ldr	r3, [pc, #36]	; (8011ad0 <FLASH_WaitForLastOperation+0x7c>)
 8011aaa:	2201      	movs	r2, #1
 8011aac:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8011aae:	4b08      	ldr	r3, [pc, #32]	; (8011ad0 <FLASH_WaitForLastOperation+0x7c>)
 8011ab0:	68db      	ldr	r3, [r3, #12]
 8011ab2:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	d003      	beq.n	8011ac2 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8011aba:	f000 f80b 	bl	8011ad4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8011abe:	2301      	movs	r3, #1
 8011ac0:	e000      	b.n	8011ac4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8011ac2:	2300      	movs	r3, #0
  
}  
 8011ac4:	4618      	mov	r0, r3
 8011ac6:	3710      	adds	r7, #16
 8011ac8:	46bd      	mov	sp, r7
 8011aca:	bd80      	pop	{r7, pc}
 8011acc:	20000e94 	.word	0x20000e94
 8011ad0:	40023c00 	.word	0x40023c00

08011ad4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8011ad4:	b480      	push	{r7}
 8011ad6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8011ad8:	4b27      	ldr	r3, [pc, #156]	; (8011b78 <FLASH_SetErrorCode+0xa4>)
 8011ada:	68db      	ldr	r3, [r3, #12]
 8011adc:	f003 0310 	and.w	r3, r3, #16
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d008      	beq.n	8011af6 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8011ae4:	4b25      	ldr	r3, [pc, #148]	; (8011b7c <FLASH_SetErrorCode+0xa8>)
 8011ae6:	69db      	ldr	r3, [r3, #28]
 8011ae8:	f043 0310 	orr.w	r3, r3, #16
 8011aec:	4a23      	ldr	r2, [pc, #140]	; (8011b7c <FLASH_SetErrorCode+0xa8>)
 8011aee:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8011af0:	4b21      	ldr	r3, [pc, #132]	; (8011b78 <FLASH_SetErrorCode+0xa4>)
 8011af2:	2210      	movs	r2, #16
 8011af4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8011af6:	4b20      	ldr	r3, [pc, #128]	; (8011b78 <FLASH_SetErrorCode+0xa4>)
 8011af8:	68db      	ldr	r3, [r3, #12]
 8011afa:	f003 0320 	and.w	r3, r3, #32
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d008      	beq.n	8011b14 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8011b02:	4b1e      	ldr	r3, [pc, #120]	; (8011b7c <FLASH_SetErrorCode+0xa8>)
 8011b04:	69db      	ldr	r3, [r3, #28]
 8011b06:	f043 0308 	orr.w	r3, r3, #8
 8011b0a:	4a1c      	ldr	r2, [pc, #112]	; (8011b7c <FLASH_SetErrorCode+0xa8>)
 8011b0c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8011b0e:	4b1a      	ldr	r3, [pc, #104]	; (8011b78 <FLASH_SetErrorCode+0xa4>)
 8011b10:	2220      	movs	r2, #32
 8011b12:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8011b14:	4b18      	ldr	r3, [pc, #96]	; (8011b78 <FLASH_SetErrorCode+0xa4>)
 8011b16:	68db      	ldr	r3, [r3, #12]
 8011b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d008      	beq.n	8011b32 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8011b20:	4b16      	ldr	r3, [pc, #88]	; (8011b7c <FLASH_SetErrorCode+0xa8>)
 8011b22:	69db      	ldr	r3, [r3, #28]
 8011b24:	f043 0304 	orr.w	r3, r3, #4
 8011b28:	4a14      	ldr	r2, [pc, #80]	; (8011b7c <FLASH_SetErrorCode+0xa8>)
 8011b2a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8011b2c:	4b12      	ldr	r3, [pc, #72]	; (8011b78 <FLASH_SetErrorCode+0xa4>)
 8011b2e:	2240      	movs	r2, #64	; 0x40
 8011b30:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8011b32:	4b11      	ldr	r3, [pc, #68]	; (8011b78 <FLASH_SetErrorCode+0xa4>)
 8011b34:	68db      	ldr	r3, [r3, #12]
 8011b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	d008      	beq.n	8011b50 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8011b3e:	4b0f      	ldr	r3, [pc, #60]	; (8011b7c <FLASH_SetErrorCode+0xa8>)
 8011b40:	69db      	ldr	r3, [r3, #28]
 8011b42:	f043 0302 	orr.w	r3, r3, #2
 8011b46:	4a0d      	ldr	r2, [pc, #52]	; (8011b7c <FLASH_SetErrorCode+0xa8>)
 8011b48:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8011b4a:	4b0b      	ldr	r3, [pc, #44]	; (8011b78 <FLASH_SetErrorCode+0xa4>)
 8011b4c:	2280      	movs	r2, #128	; 0x80
 8011b4e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8011b50:	4b09      	ldr	r3, [pc, #36]	; (8011b78 <FLASH_SetErrorCode+0xa4>)
 8011b52:	68db      	ldr	r3, [r3, #12]
 8011b54:	f003 0302 	and.w	r3, r3, #2
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d008      	beq.n	8011b6e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8011b5c:	4b07      	ldr	r3, [pc, #28]	; (8011b7c <FLASH_SetErrorCode+0xa8>)
 8011b5e:	69db      	ldr	r3, [r3, #28]
 8011b60:	f043 0320 	orr.w	r3, r3, #32
 8011b64:	4a05      	ldr	r2, [pc, #20]	; (8011b7c <FLASH_SetErrorCode+0xa8>)
 8011b66:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8011b68:	4b03      	ldr	r3, [pc, #12]	; (8011b78 <FLASH_SetErrorCode+0xa4>)
 8011b6a:	2202      	movs	r2, #2
 8011b6c:	60da      	str	r2, [r3, #12]
  }
}
 8011b6e:	bf00      	nop
 8011b70:	46bd      	mov	sp, r7
 8011b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b76:	4770      	bx	lr
 8011b78:	40023c00 	.word	0x40023c00
 8011b7c:	20000e94 	.word	0x20000e94

08011b80 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8011b80:	b580      	push	{r7, lr}
 8011b82:	b084      	sub	sp, #16
 8011b84:	af00      	add	r7, sp, #0
 8011b86:	6078      	str	r0, [r7, #4]
 8011b88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8011b8a:	2301      	movs	r3, #1
 8011b8c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8011b8e:	2300      	movs	r3, #0
 8011b90:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8011b92:	4b31      	ldr	r3, [pc, #196]	; (8011c58 <HAL_FLASHEx_Erase+0xd8>)
 8011b94:	7e1b      	ldrb	r3, [r3, #24]
 8011b96:	2b01      	cmp	r3, #1
 8011b98:	d101      	bne.n	8011b9e <HAL_FLASHEx_Erase+0x1e>
 8011b9a:	2302      	movs	r3, #2
 8011b9c:	e058      	b.n	8011c50 <HAL_FLASHEx_Erase+0xd0>
 8011b9e:	4b2e      	ldr	r3, [pc, #184]	; (8011c58 <HAL_FLASHEx_Erase+0xd8>)
 8011ba0:	2201      	movs	r2, #1
 8011ba2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011ba4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011ba8:	f7ff ff54 	bl	8011a54 <FLASH_WaitForLastOperation>
 8011bac:	4603      	mov	r3, r0
 8011bae:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8011bb0:	7bfb      	ldrb	r3, [r7, #15]
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d148      	bne.n	8011c48 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8011bb6:	683b      	ldr	r3, [r7, #0]
 8011bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8011bbc:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	2b01      	cmp	r3, #1
 8011bc4:	d115      	bne.n	8011bf2 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	691b      	ldr	r3, [r3, #16]
 8011bca:	b2da      	uxtb	r2, r3
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	685b      	ldr	r3, [r3, #4]
 8011bd0:	4619      	mov	r1, r3
 8011bd2:	4610      	mov	r0, r2
 8011bd4:	f000 f844 	bl	8011c60 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011bd8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011bdc:	f7ff ff3a 	bl	8011a54 <FLASH_WaitForLastOperation>
 8011be0:	4603      	mov	r3, r0
 8011be2:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8011be4:	4b1d      	ldr	r3, [pc, #116]	; (8011c5c <HAL_FLASHEx_Erase+0xdc>)
 8011be6:	691b      	ldr	r3, [r3, #16]
 8011be8:	4a1c      	ldr	r2, [pc, #112]	; (8011c5c <HAL_FLASHEx_Erase+0xdc>)
 8011bea:	f023 0304 	bic.w	r3, r3, #4
 8011bee:	6113      	str	r3, [r2, #16]
 8011bf0:	e028      	b.n	8011c44 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	689b      	ldr	r3, [r3, #8]
 8011bf6:	60bb      	str	r3, [r7, #8]
 8011bf8:	e01c      	b.n	8011c34 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	691b      	ldr	r3, [r3, #16]
 8011bfe:	b2db      	uxtb	r3, r3
 8011c00:	4619      	mov	r1, r3
 8011c02:	68b8      	ldr	r0, [r7, #8]
 8011c04:	f000 f850 	bl	8011ca8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011c08:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011c0c:	f7ff ff22 	bl	8011a54 <FLASH_WaitForLastOperation>
 8011c10:	4603      	mov	r3, r0
 8011c12:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8011c14:	4b11      	ldr	r3, [pc, #68]	; (8011c5c <HAL_FLASHEx_Erase+0xdc>)
 8011c16:	691b      	ldr	r3, [r3, #16]
 8011c18:	4a10      	ldr	r2, [pc, #64]	; (8011c5c <HAL_FLASHEx_Erase+0xdc>)
 8011c1a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8011c1e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8011c20:	7bfb      	ldrb	r3, [r7, #15]
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d003      	beq.n	8011c2e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8011c26:	683b      	ldr	r3, [r7, #0]
 8011c28:	68ba      	ldr	r2, [r7, #8]
 8011c2a:	601a      	str	r2, [r3, #0]
          break;
 8011c2c:	e00a      	b.n	8011c44 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8011c2e:	68bb      	ldr	r3, [r7, #8]
 8011c30:	3301      	adds	r3, #1
 8011c32:	60bb      	str	r3, [r7, #8]
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	68da      	ldr	r2, [r3, #12]
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	689b      	ldr	r3, [r3, #8]
 8011c3c:	4413      	add	r3, r2
 8011c3e:	68ba      	ldr	r2, [r7, #8]
 8011c40:	429a      	cmp	r2, r3
 8011c42:	d3da      	bcc.n	8011bfa <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8011c44:	f000 f878 	bl	8011d38 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8011c48:	4b03      	ldr	r3, [pc, #12]	; (8011c58 <HAL_FLASHEx_Erase+0xd8>)
 8011c4a:	2200      	movs	r2, #0
 8011c4c:	761a      	strb	r2, [r3, #24]

  return status;
 8011c4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c50:	4618      	mov	r0, r3
 8011c52:	3710      	adds	r7, #16
 8011c54:	46bd      	mov	sp, r7
 8011c56:	bd80      	pop	{r7, pc}
 8011c58:	20000e94 	.word	0x20000e94
 8011c5c:	40023c00 	.word	0x40023c00

08011c60 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8011c60:	b480      	push	{r7}
 8011c62:	b083      	sub	sp, #12
 8011c64:	af00      	add	r7, sp, #0
 8011c66:	4603      	mov	r3, r0
 8011c68:	6039      	str	r1, [r7, #0]
 8011c6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011c6c:	4b0d      	ldr	r3, [pc, #52]	; (8011ca4 <FLASH_MassErase+0x44>)
 8011c6e:	691b      	ldr	r3, [r3, #16]
 8011c70:	4a0c      	ldr	r2, [pc, #48]	; (8011ca4 <FLASH_MassErase+0x44>)
 8011c72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011c76:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8011c78:	4b0a      	ldr	r3, [pc, #40]	; (8011ca4 <FLASH_MassErase+0x44>)
 8011c7a:	691b      	ldr	r3, [r3, #16]
 8011c7c:	4a09      	ldr	r2, [pc, #36]	; (8011ca4 <FLASH_MassErase+0x44>)
 8011c7e:	f043 0304 	orr.w	r3, r3, #4
 8011c82:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8011c84:	4b07      	ldr	r3, [pc, #28]	; (8011ca4 <FLASH_MassErase+0x44>)
 8011c86:	691a      	ldr	r2, [r3, #16]
 8011c88:	79fb      	ldrb	r3, [r7, #7]
 8011c8a:	021b      	lsls	r3, r3, #8
 8011c8c:	4313      	orrs	r3, r2
 8011c8e:	4a05      	ldr	r2, [pc, #20]	; (8011ca4 <FLASH_MassErase+0x44>)
 8011c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011c94:	6113      	str	r3, [r2, #16]
}
 8011c96:	bf00      	nop
 8011c98:	370c      	adds	r7, #12
 8011c9a:	46bd      	mov	sp, r7
 8011c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ca0:	4770      	bx	lr
 8011ca2:	bf00      	nop
 8011ca4:	40023c00 	.word	0x40023c00

08011ca8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8011ca8:	b480      	push	{r7}
 8011caa:	b085      	sub	sp, #20
 8011cac:	af00      	add	r7, sp, #0
 8011cae:	6078      	str	r0, [r7, #4]
 8011cb0:	460b      	mov	r3, r1
 8011cb2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8011cb4:	2300      	movs	r3, #0
 8011cb6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8011cb8:	78fb      	ldrb	r3, [r7, #3]
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d102      	bne.n	8011cc4 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8011cbe:	2300      	movs	r3, #0
 8011cc0:	60fb      	str	r3, [r7, #12]
 8011cc2:	e010      	b.n	8011ce6 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8011cc4:	78fb      	ldrb	r3, [r7, #3]
 8011cc6:	2b01      	cmp	r3, #1
 8011cc8:	d103      	bne.n	8011cd2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8011cca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011cce:	60fb      	str	r3, [r7, #12]
 8011cd0:	e009      	b.n	8011ce6 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8011cd2:	78fb      	ldrb	r3, [r7, #3]
 8011cd4:	2b02      	cmp	r3, #2
 8011cd6:	d103      	bne.n	8011ce0 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8011cd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011cdc:	60fb      	str	r3, [r7, #12]
 8011cde:	e002      	b.n	8011ce6 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8011ce0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011ce4:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011ce6:	4b13      	ldr	r3, [pc, #76]	; (8011d34 <FLASH_Erase_Sector+0x8c>)
 8011ce8:	691b      	ldr	r3, [r3, #16]
 8011cea:	4a12      	ldr	r2, [pc, #72]	; (8011d34 <FLASH_Erase_Sector+0x8c>)
 8011cec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011cf0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8011cf2:	4b10      	ldr	r3, [pc, #64]	; (8011d34 <FLASH_Erase_Sector+0x8c>)
 8011cf4:	691a      	ldr	r2, [r3, #16]
 8011cf6:	490f      	ldr	r1, [pc, #60]	; (8011d34 <FLASH_Erase_Sector+0x8c>)
 8011cf8:	68fb      	ldr	r3, [r7, #12]
 8011cfa:	4313      	orrs	r3, r2
 8011cfc:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8011cfe:	4b0d      	ldr	r3, [pc, #52]	; (8011d34 <FLASH_Erase_Sector+0x8c>)
 8011d00:	691b      	ldr	r3, [r3, #16]
 8011d02:	4a0c      	ldr	r2, [pc, #48]	; (8011d34 <FLASH_Erase_Sector+0x8c>)
 8011d04:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8011d08:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8011d0a:	4b0a      	ldr	r3, [pc, #40]	; (8011d34 <FLASH_Erase_Sector+0x8c>)
 8011d0c:	691a      	ldr	r2, [r3, #16]
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	00db      	lsls	r3, r3, #3
 8011d12:	4313      	orrs	r3, r2
 8011d14:	4a07      	ldr	r2, [pc, #28]	; (8011d34 <FLASH_Erase_Sector+0x8c>)
 8011d16:	f043 0302 	orr.w	r3, r3, #2
 8011d1a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8011d1c:	4b05      	ldr	r3, [pc, #20]	; (8011d34 <FLASH_Erase_Sector+0x8c>)
 8011d1e:	691b      	ldr	r3, [r3, #16]
 8011d20:	4a04      	ldr	r2, [pc, #16]	; (8011d34 <FLASH_Erase_Sector+0x8c>)
 8011d22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011d26:	6113      	str	r3, [r2, #16]
}
 8011d28:	bf00      	nop
 8011d2a:	3714      	adds	r7, #20
 8011d2c:	46bd      	mov	sp, r7
 8011d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d32:	4770      	bx	lr
 8011d34:	40023c00 	.word	0x40023c00

08011d38 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8011d38:	b480      	push	{r7}
 8011d3a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8011d3c:	4b20      	ldr	r3, [pc, #128]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011d44:	2b00      	cmp	r3, #0
 8011d46:	d017      	beq.n	8011d78 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8011d48:	4b1d      	ldr	r3, [pc, #116]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	4a1c      	ldr	r2, [pc, #112]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d4e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8011d52:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8011d54:	4b1a      	ldr	r3, [pc, #104]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	4a19      	ldr	r2, [pc, #100]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d5a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011d5e:	6013      	str	r3, [r2, #0]
 8011d60:	4b17      	ldr	r3, [pc, #92]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	4a16      	ldr	r2, [pc, #88]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011d6a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8011d6c:	4b14      	ldr	r3, [pc, #80]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	4a13      	ldr	r2, [pc, #76]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8011d76:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8011d78:	4b11      	ldr	r3, [pc, #68]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d017      	beq.n	8011db4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8011d84:	4b0e      	ldr	r3, [pc, #56]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	4a0d      	ldr	r2, [pc, #52]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d8a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8011d8e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8011d90:	4b0b      	ldr	r3, [pc, #44]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d92:	681b      	ldr	r3, [r3, #0]
 8011d94:	4a0a      	ldr	r2, [pc, #40]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d96:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8011d9a:	6013      	str	r3, [r2, #0]
 8011d9c:	4b08      	ldr	r3, [pc, #32]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011d9e:	681b      	ldr	r3, [r3, #0]
 8011da0:	4a07      	ldr	r2, [pc, #28]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011da2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011da6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8011da8:	4b05      	ldr	r3, [pc, #20]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011daa:	681b      	ldr	r3, [r3, #0]
 8011dac:	4a04      	ldr	r2, [pc, #16]	; (8011dc0 <FLASH_FlushCaches+0x88>)
 8011dae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8011db2:	6013      	str	r3, [r2, #0]
  }
}
 8011db4:	bf00      	nop
 8011db6:	46bd      	mov	sp, r7
 8011db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dbc:	4770      	bx	lr
 8011dbe:	bf00      	nop
 8011dc0:	40023c00 	.word	0x40023c00

08011dc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8011dc4:	b480      	push	{r7}
 8011dc6:	b089      	sub	sp, #36	; 0x24
 8011dc8:	af00      	add	r7, sp, #0
 8011dca:	6078      	str	r0, [r7, #4]
 8011dcc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8011dce:	2300      	movs	r3, #0
 8011dd0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8011dd2:	2300      	movs	r3, #0
 8011dd4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8011dd6:	2300      	movs	r3, #0
 8011dd8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8011dda:	2300      	movs	r3, #0
 8011ddc:	61fb      	str	r3, [r7, #28]
 8011dde:	e16b      	b.n	80120b8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8011de0:	2201      	movs	r2, #1
 8011de2:	69fb      	ldr	r3, [r7, #28]
 8011de4:	fa02 f303 	lsl.w	r3, r2, r3
 8011de8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8011dea:	683b      	ldr	r3, [r7, #0]
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	697a      	ldr	r2, [r7, #20]
 8011df0:	4013      	ands	r3, r2
 8011df2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8011df4:	693a      	ldr	r2, [r7, #16]
 8011df6:	697b      	ldr	r3, [r7, #20]
 8011df8:	429a      	cmp	r2, r3
 8011dfa:	f040 815a 	bne.w	80120b2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8011dfe:	683b      	ldr	r3, [r7, #0]
 8011e00:	685b      	ldr	r3, [r3, #4]
 8011e02:	2b01      	cmp	r3, #1
 8011e04:	d00b      	beq.n	8011e1e <HAL_GPIO_Init+0x5a>
 8011e06:	683b      	ldr	r3, [r7, #0]
 8011e08:	685b      	ldr	r3, [r3, #4]
 8011e0a:	2b02      	cmp	r3, #2
 8011e0c:	d007      	beq.n	8011e1e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011e0e:	683b      	ldr	r3, [r7, #0]
 8011e10:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8011e12:	2b11      	cmp	r3, #17
 8011e14:	d003      	beq.n	8011e1e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011e16:	683b      	ldr	r3, [r7, #0]
 8011e18:	685b      	ldr	r3, [r3, #4]
 8011e1a:	2b12      	cmp	r3, #18
 8011e1c:	d130      	bne.n	8011e80 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	689b      	ldr	r3, [r3, #8]
 8011e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8011e24:	69fb      	ldr	r3, [r7, #28]
 8011e26:	005b      	lsls	r3, r3, #1
 8011e28:	2203      	movs	r2, #3
 8011e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8011e2e:	43db      	mvns	r3, r3
 8011e30:	69ba      	ldr	r2, [r7, #24]
 8011e32:	4013      	ands	r3, r2
 8011e34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8011e36:	683b      	ldr	r3, [r7, #0]
 8011e38:	68da      	ldr	r2, [r3, #12]
 8011e3a:	69fb      	ldr	r3, [r7, #28]
 8011e3c:	005b      	lsls	r3, r3, #1
 8011e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8011e42:	69ba      	ldr	r2, [r7, #24]
 8011e44:	4313      	orrs	r3, r2
 8011e46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	69ba      	ldr	r2, [r7, #24]
 8011e4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	685b      	ldr	r3, [r3, #4]
 8011e52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8011e54:	2201      	movs	r2, #1
 8011e56:	69fb      	ldr	r3, [r7, #28]
 8011e58:	fa02 f303 	lsl.w	r3, r2, r3
 8011e5c:	43db      	mvns	r3, r3
 8011e5e:	69ba      	ldr	r2, [r7, #24]
 8011e60:	4013      	ands	r3, r2
 8011e62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8011e64:	683b      	ldr	r3, [r7, #0]
 8011e66:	685b      	ldr	r3, [r3, #4]
 8011e68:	091b      	lsrs	r3, r3, #4
 8011e6a:	f003 0201 	and.w	r2, r3, #1
 8011e6e:	69fb      	ldr	r3, [r7, #28]
 8011e70:	fa02 f303 	lsl.w	r3, r2, r3
 8011e74:	69ba      	ldr	r2, [r7, #24]
 8011e76:	4313      	orrs	r3, r2
 8011e78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	69ba      	ldr	r2, [r7, #24]
 8011e7e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	68db      	ldr	r3, [r3, #12]
 8011e84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8011e86:	69fb      	ldr	r3, [r7, #28]
 8011e88:	005b      	lsls	r3, r3, #1
 8011e8a:	2203      	movs	r2, #3
 8011e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8011e90:	43db      	mvns	r3, r3
 8011e92:	69ba      	ldr	r2, [r7, #24]
 8011e94:	4013      	ands	r3, r2
 8011e96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8011e98:	683b      	ldr	r3, [r7, #0]
 8011e9a:	689a      	ldr	r2, [r3, #8]
 8011e9c:	69fb      	ldr	r3, [r7, #28]
 8011e9e:	005b      	lsls	r3, r3, #1
 8011ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8011ea4:	69ba      	ldr	r2, [r7, #24]
 8011ea6:	4313      	orrs	r3, r2
 8011ea8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	69ba      	ldr	r2, [r7, #24]
 8011eae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011eb0:	683b      	ldr	r3, [r7, #0]
 8011eb2:	685b      	ldr	r3, [r3, #4]
 8011eb4:	2b02      	cmp	r3, #2
 8011eb6:	d003      	beq.n	8011ec0 <HAL_GPIO_Init+0xfc>
 8011eb8:	683b      	ldr	r3, [r7, #0]
 8011eba:	685b      	ldr	r3, [r3, #4]
 8011ebc:	2b12      	cmp	r3, #18
 8011ebe:	d123      	bne.n	8011f08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8011ec0:	69fb      	ldr	r3, [r7, #28]
 8011ec2:	08da      	lsrs	r2, r3, #3
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	3208      	adds	r2, #8
 8011ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8011ece:	69fb      	ldr	r3, [r7, #28]
 8011ed0:	f003 0307 	and.w	r3, r3, #7
 8011ed4:	009b      	lsls	r3, r3, #2
 8011ed6:	220f      	movs	r2, #15
 8011ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8011edc:	43db      	mvns	r3, r3
 8011ede:	69ba      	ldr	r2, [r7, #24]
 8011ee0:	4013      	ands	r3, r2
 8011ee2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8011ee4:	683b      	ldr	r3, [r7, #0]
 8011ee6:	691a      	ldr	r2, [r3, #16]
 8011ee8:	69fb      	ldr	r3, [r7, #28]
 8011eea:	f003 0307 	and.w	r3, r3, #7
 8011eee:	009b      	lsls	r3, r3, #2
 8011ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8011ef4:	69ba      	ldr	r2, [r7, #24]
 8011ef6:	4313      	orrs	r3, r2
 8011ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8011efa:	69fb      	ldr	r3, [r7, #28]
 8011efc:	08da      	lsrs	r2, r3, #3
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	3208      	adds	r2, #8
 8011f02:	69b9      	ldr	r1, [r7, #24]
 8011f04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8011f0e:	69fb      	ldr	r3, [r7, #28]
 8011f10:	005b      	lsls	r3, r3, #1
 8011f12:	2203      	movs	r2, #3
 8011f14:	fa02 f303 	lsl.w	r3, r2, r3
 8011f18:	43db      	mvns	r3, r3
 8011f1a:	69ba      	ldr	r2, [r7, #24]
 8011f1c:	4013      	ands	r3, r2
 8011f1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8011f20:	683b      	ldr	r3, [r7, #0]
 8011f22:	685b      	ldr	r3, [r3, #4]
 8011f24:	f003 0203 	and.w	r2, r3, #3
 8011f28:	69fb      	ldr	r3, [r7, #28]
 8011f2a:	005b      	lsls	r3, r3, #1
 8011f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8011f30:	69ba      	ldr	r2, [r7, #24]
 8011f32:	4313      	orrs	r3, r2
 8011f34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	69ba      	ldr	r2, [r7, #24]
 8011f3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8011f3c:	683b      	ldr	r3, [r7, #0]
 8011f3e:	685b      	ldr	r3, [r3, #4]
 8011f40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	f000 80b4 	beq.w	80120b2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8011f4a:	2300      	movs	r3, #0
 8011f4c:	60fb      	str	r3, [r7, #12]
 8011f4e:	4b5f      	ldr	r3, [pc, #380]	; (80120cc <HAL_GPIO_Init+0x308>)
 8011f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011f52:	4a5e      	ldr	r2, [pc, #376]	; (80120cc <HAL_GPIO_Init+0x308>)
 8011f54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011f58:	6453      	str	r3, [r2, #68]	; 0x44
 8011f5a:	4b5c      	ldr	r3, [pc, #368]	; (80120cc <HAL_GPIO_Init+0x308>)
 8011f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011f5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011f62:	60fb      	str	r3, [r7, #12]
 8011f64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8011f66:	4a5a      	ldr	r2, [pc, #360]	; (80120d0 <HAL_GPIO_Init+0x30c>)
 8011f68:	69fb      	ldr	r3, [r7, #28]
 8011f6a:	089b      	lsrs	r3, r3, #2
 8011f6c:	3302      	adds	r3, #2
 8011f6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8011f74:	69fb      	ldr	r3, [r7, #28]
 8011f76:	f003 0303 	and.w	r3, r3, #3
 8011f7a:	009b      	lsls	r3, r3, #2
 8011f7c:	220f      	movs	r2, #15
 8011f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8011f82:	43db      	mvns	r3, r3
 8011f84:	69ba      	ldr	r2, [r7, #24]
 8011f86:	4013      	ands	r3, r2
 8011f88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	4a51      	ldr	r2, [pc, #324]	; (80120d4 <HAL_GPIO_Init+0x310>)
 8011f8e:	4293      	cmp	r3, r2
 8011f90:	d02b      	beq.n	8011fea <HAL_GPIO_Init+0x226>
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	4a50      	ldr	r2, [pc, #320]	; (80120d8 <HAL_GPIO_Init+0x314>)
 8011f96:	4293      	cmp	r3, r2
 8011f98:	d025      	beq.n	8011fe6 <HAL_GPIO_Init+0x222>
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	4a4f      	ldr	r2, [pc, #316]	; (80120dc <HAL_GPIO_Init+0x318>)
 8011f9e:	4293      	cmp	r3, r2
 8011fa0:	d01f      	beq.n	8011fe2 <HAL_GPIO_Init+0x21e>
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	4a4e      	ldr	r2, [pc, #312]	; (80120e0 <HAL_GPIO_Init+0x31c>)
 8011fa6:	4293      	cmp	r3, r2
 8011fa8:	d019      	beq.n	8011fde <HAL_GPIO_Init+0x21a>
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	4a4d      	ldr	r2, [pc, #308]	; (80120e4 <HAL_GPIO_Init+0x320>)
 8011fae:	4293      	cmp	r3, r2
 8011fb0:	d013      	beq.n	8011fda <HAL_GPIO_Init+0x216>
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	4a4c      	ldr	r2, [pc, #304]	; (80120e8 <HAL_GPIO_Init+0x324>)
 8011fb6:	4293      	cmp	r3, r2
 8011fb8:	d00d      	beq.n	8011fd6 <HAL_GPIO_Init+0x212>
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	4a4b      	ldr	r2, [pc, #300]	; (80120ec <HAL_GPIO_Init+0x328>)
 8011fbe:	4293      	cmp	r3, r2
 8011fc0:	d007      	beq.n	8011fd2 <HAL_GPIO_Init+0x20e>
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	4a4a      	ldr	r2, [pc, #296]	; (80120f0 <HAL_GPIO_Init+0x32c>)
 8011fc6:	4293      	cmp	r3, r2
 8011fc8:	d101      	bne.n	8011fce <HAL_GPIO_Init+0x20a>
 8011fca:	2307      	movs	r3, #7
 8011fcc:	e00e      	b.n	8011fec <HAL_GPIO_Init+0x228>
 8011fce:	2308      	movs	r3, #8
 8011fd0:	e00c      	b.n	8011fec <HAL_GPIO_Init+0x228>
 8011fd2:	2306      	movs	r3, #6
 8011fd4:	e00a      	b.n	8011fec <HAL_GPIO_Init+0x228>
 8011fd6:	2305      	movs	r3, #5
 8011fd8:	e008      	b.n	8011fec <HAL_GPIO_Init+0x228>
 8011fda:	2304      	movs	r3, #4
 8011fdc:	e006      	b.n	8011fec <HAL_GPIO_Init+0x228>
 8011fde:	2303      	movs	r3, #3
 8011fe0:	e004      	b.n	8011fec <HAL_GPIO_Init+0x228>
 8011fe2:	2302      	movs	r3, #2
 8011fe4:	e002      	b.n	8011fec <HAL_GPIO_Init+0x228>
 8011fe6:	2301      	movs	r3, #1
 8011fe8:	e000      	b.n	8011fec <HAL_GPIO_Init+0x228>
 8011fea:	2300      	movs	r3, #0
 8011fec:	69fa      	ldr	r2, [r7, #28]
 8011fee:	f002 0203 	and.w	r2, r2, #3
 8011ff2:	0092      	lsls	r2, r2, #2
 8011ff4:	4093      	lsls	r3, r2
 8011ff6:	69ba      	ldr	r2, [r7, #24]
 8011ff8:	4313      	orrs	r3, r2
 8011ffa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8011ffc:	4934      	ldr	r1, [pc, #208]	; (80120d0 <HAL_GPIO_Init+0x30c>)
 8011ffe:	69fb      	ldr	r3, [r7, #28]
 8012000:	089b      	lsrs	r3, r3, #2
 8012002:	3302      	adds	r3, #2
 8012004:	69ba      	ldr	r2, [r7, #24]
 8012006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 801200a:	4b3a      	ldr	r3, [pc, #232]	; (80120f4 <HAL_GPIO_Init+0x330>)
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8012010:	693b      	ldr	r3, [r7, #16]
 8012012:	43db      	mvns	r3, r3
 8012014:	69ba      	ldr	r2, [r7, #24]
 8012016:	4013      	ands	r3, r2
 8012018:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 801201a:	683b      	ldr	r3, [r7, #0]
 801201c:	685b      	ldr	r3, [r3, #4]
 801201e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8012022:	2b00      	cmp	r3, #0
 8012024:	d003      	beq.n	801202e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8012026:	69ba      	ldr	r2, [r7, #24]
 8012028:	693b      	ldr	r3, [r7, #16]
 801202a:	4313      	orrs	r3, r2
 801202c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 801202e:	4a31      	ldr	r2, [pc, #196]	; (80120f4 <HAL_GPIO_Init+0x330>)
 8012030:	69bb      	ldr	r3, [r7, #24]
 8012032:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8012034:	4b2f      	ldr	r3, [pc, #188]	; (80120f4 <HAL_GPIO_Init+0x330>)
 8012036:	685b      	ldr	r3, [r3, #4]
 8012038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801203a:	693b      	ldr	r3, [r7, #16]
 801203c:	43db      	mvns	r3, r3
 801203e:	69ba      	ldr	r2, [r7, #24]
 8012040:	4013      	ands	r3, r2
 8012042:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8012044:	683b      	ldr	r3, [r7, #0]
 8012046:	685b      	ldr	r3, [r3, #4]
 8012048:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801204c:	2b00      	cmp	r3, #0
 801204e:	d003      	beq.n	8012058 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8012050:	69ba      	ldr	r2, [r7, #24]
 8012052:	693b      	ldr	r3, [r7, #16]
 8012054:	4313      	orrs	r3, r2
 8012056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8012058:	4a26      	ldr	r2, [pc, #152]	; (80120f4 <HAL_GPIO_Init+0x330>)
 801205a:	69bb      	ldr	r3, [r7, #24]
 801205c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 801205e:	4b25      	ldr	r3, [pc, #148]	; (80120f4 <HAL_GPIO_Init+0x330>)
 8012060:	689b      	ldr	r3, [r3, #8]
 8012062:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8012064:	693b      	ldr	r3, [r7, #16]
 8012066:	43db      	mvns	r3, r3
 8012068:	69ba      	ldr	r2, [r7, #24]
 801206a:	4013      	ands	r3, r2
 801206c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 801206e:	683b      	ldr	r3, [r7, #0]
 8012070:	685b      	ldr	r3, [r3, #4]
 8012072:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8012076:	2b00      	cmp	r3, #0
 8012078:	d003      	beq.n	8012082 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 801207a:	69ba      	ldr	r2, [r7, #24]
 801207c:	693b      	ldr	r3, [r7, #16]
 801207e:	4313      	orrs	r3, r2
 8012080:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8012082:	4a1c      	ldr	r2, [pc, #112]	; (80120f4 <HAL_GPIO_Init+0x330>)
 8012084:	69bb      	ldr	r3, [r7, #24]
 8012086:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8012088:	4b1a      	ldr	r3, [pc, #104]	; (80120f4 <HAL_GPIO_Init+0x330>)
 801208a:	68db      	ldr	r3, [r3, #12]
 801208c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801208e:	693b      	ldr	r3, [r7, #16]
 8012090:	43db      	mvns	r3, r3
 8012092:	69ba      	ldr	r2, [r7, #24]
 8012094:	4013      	ands	r3, r2
 8012096:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8012098:	683b      	ldr	r3, [r7, #0]
 801209a:	685b      	ldr	r3, [r3, #4]
 801209c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80120a0:	2b00      	cmp	r3, #0
 80120a2:	d003      	beq.n	80120ac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80120a4:	69ba      	ldr	r2, [r7, #24]
 80120a6:	693b      	ldr	r3, [r7, #16]
 80120a8:	4313      	orrs	r3, r2
 80120aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80120ac:	4a11      	ldr	r2, [pc, #68]	; (80120f4 <HAL_GPIO_Init+0x330>)
 80120ae:	69bb      	ldr	r3, [r7, #24]
 80120b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80120b2:	69fb      	ldr	r3, [r7, #28]
 80120b4:	3301      	adds	r3, #1
 80120b6:	61fb      	str	r3, [r7, #28]
 80120b8:	69fb      	ldr	r3, [r7, #28]
 80120ba:	2b0f      	cmp	r3, #15
 80120bc:	f67f ae90 	bls.w	8011de0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80120c0:	bf00      	nop
 80120c2:	3724      	adds	r7, #36	; 0x24
 80120c4:	46bd      	mov	sp, r7
 80120c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ca:	4770      	bx	lr
 80120cc:	40023800 	.word	0x40023800
 80120d0:	40013800 	.word	0x40013800
 80120d4:	40020000 	.word	0x40020000
 80120d8:	40020400 	.word	0x40020400
 80120dc:	40020800 	.word	0x40020800
 80120e0:	40020c00 	.word	0x40020c00
 80120e4:	40021000 	.word	0x40021000
 80120e8:	40021400 	.word	0x40021400
 80120ec:	40021800 	.word	0x40021800
 80120f0:	40021c00 	.word	0x40021c00
 80120f4:	40013c00 	.word	0x40013c00

080120f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80120f8:	b480      	push	{r7}
 80120fa:	b083      	sub	sp, #12
 80120fc:	af00      	add	r7, sp, #0
 80120fe:	6078      	str	r0, [r7, #4]
 8012100:	460b      	mov	r3, r1
 8012102:	807b      	strh	r3, [r7, #2]
 8012104:	4613      	mov	r3, r2
 8012106:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8012108:	787b      	ldrb	r3, [r7, #1]
 801210a:	2b00      	cmp	r3, #0
 801210c:	d003      	beq.n	8012116 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 801210e:	887a      	ldrh	r2, [r7, #2]
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8012114:	e003      	b.n	801211e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8012116:	887b      	ldrh	r3, [r7, #2]
 8012118:	041a      	lsls	r2, r3, #16
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	619a      	str	r2, [r3, #24]
}
 801211e:	bf00      	nop
 8012120:	370c      	adds	r7, #12
 8012122:	46bd      	mov	sp, r7
 8012124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012128:	4770      	bx	lr
	...

0801212c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 801212c:	b580      	push	{r7, lr}
 801212e:	b082      	sub	sp, #8
 8012130:	af00      	add	r7, sp, #0
 8012132:	4603      	mov	r3, r0
 8012134:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8012136:	4b08      	ldr	r3, [pc, #32]	; (8012158 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8012138:	695a      	ldr	r2, [r3, #20]
 801213a:	88fb      	ldrh	r3, [r7, #6]
 801213c:	4013      	ands	r3, r2
 801213e:	2b00      	cmp	r3, #0
 8012140:	d006      	beq.n	8012150 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8012142:	4a05      	ldr	r2, [pc, #20]	; (8012158 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8012144:	88fb      	ldrh	r3, [r7, #6]
 8012146:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8012148:	88fb      	ldrh	r3, [r7, #6]
 801214a:	4618      	mov	r0, r3
 801214c:	f7fe f940 	bl	80103d0 <HAL_GPIO_EXTI_Callback>
  }
}
 8012150:	bf00      	nop
 8012152:	3708      	adds	r7, #8
 8012154:	46bd      	mov	sp, r7
 8012156:	bd80      	pop	{r7, pc}
 8012158:	40013c00 	.word	0x40013c00

0801215c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 801215c:	b580      	push	{r7, lr}
 801215e:	b086      	sub	sp, #24
 8012160:	af00      	add	r7, sp, #0
 8012162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	2b00      	cmp	r3, #0
 8012168:	d101      	bne.n	801216e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801216a:	2301      	movs	r3, #1
 801216c:	e25b      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	f003 0301 	and.w	r3, r3, #1
 8012176:	2b00      	cmp	r3, #0
 8012178:	d075      	beq.n	8012266 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 801217a:	4ba3      	ldr	r3, [pc, #652]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 801217c:	689b      	ldr	r3, [r3, #8]
 801217e:	f003 030c 	and.w	r3, r3, #12
 8012182:	2b04      	cmp	r3, #4
 8012184:	d00c      	beq.n	80121a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8012186:	4ba0      	ldr	r3, [pc, #640]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 8012188:	689b      	ldr	r3, [r3, #8]
 801218a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 801218e:	2b08      	cmp	r3, #8
 8012190:	d112      	bne.n	80121b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8012192:	4b9d      	ldr	r3, [pc, #628]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 8012194:	685b      	ldr	r3, [r3, #4]
 8012196:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801219a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801219e:	d10b      	bne.n	80121b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80121a0:	4b99      	ldr	r3, [pc, #612]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80121a2:	681b      	ldr	r3, [r3, #0]
 80121a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d05b      	beq.n	8012264 <HAL_RCC_OscConfig+0x108>
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	685b      	ldr	r3, [r3, #4]
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d157      	bne.n	8012264 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80121b4:	2301      	movs	r3, #1
 80121b6:	e236      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	685b      	ldr	r3, [r3, #4]
 80121bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80121c0:	d106      	bne.n	80121d0 <HAL_RCC_OscConfig+0x74>
 80121c2:	4b91      	ldr	r3, [pc, #580]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	4a90      	ldr	r2, [pc, #576]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80121c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80121cc:	6013      	str	r3, [r2, #0]
 80121ce:	e01d      	b.n	801220c <HAL_RCC_OscConfig+0xb0>
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	685b      	ldr	r3, [r3, #4]
 80121d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80121d8:	d10c      	bne.n	80121f4 <HAL_RCC_OscConfig+0x98>
 80121da:	4b8b      	ldr	r3, [pc, #556]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	4a8a      	ldr	r2, [pc, #552]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80121e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80121e4:	6013      	str	r3, [r2, #0]
 80121e6:	4b88      	ldr	r3, [pc, #544]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	4a87      	ldr	r2, [pc, #540]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80121ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80121f0:	6013      	str	r3, [r2, #0]
 80121f2:	e00b      	b.n	801220c <HAL_RCC_OscConfig+0xb0>
 80121f4:	4b84      	ldr	r3, [pc, #528]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	4a83      	ldr	r2, [pc, #524]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80121fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80121fe:	6013      	str	r3, [r2, #0]
 8012200:	4b81      	ldr	r3, [pc, #516]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 8012202:	681b      	ldr	r3, [r3, #0]
 8012204:	4a80      	ldr	r2, [pc, #512]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 8012206:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801220a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	685b      	ldr	r3, [r3, #4]
 8012210:	2b00      	cmp	r3, #0
 8012212:	d013      	beq.n	801223c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012214:	f7fe fa90 	bl	8010738 <HAL_GetTick>
 8012218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801221a:	e008      	b.n	801222e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 801221c:	f7fe fa8c 	bl	8010738 <HAL_GetTick>
 8012220:	4602      	mov	r2, r0
 8012222:	693b      	ldr	r3, [r7, #16]
 8012224:	1ad3      	subs	r3, r2, r3
 8012226:	2b64      	cmp	r3, #100	; 0x64
 8012228:	d901      	bls.n	801222e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 801222a:	2303      	movs	r3, #3
 801222c:	e1fb      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801222e:	4b76      	ldr	r3, [pc, #472]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012236:	2b00      	cmp	r3, #0
 8012238:	d0f0      	beq.n	801221c <HAL_RCC_OscConfig+0xc0>
 801223a:	e014      	b.n	8012266 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801223c:	f7fe fa7c 	bl	8010738 <HAL_GetTick>
 8012240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8012242:	e008      	b.n	8012256 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8012244:	f7fe fa78 	bl	8010738 <HAL_GetTick>
 8012248:	4602      	mov	r2, r0
 801224a:	693b      	ldr	r3, [r7, #16]
 801224c:	1ad3      	subs	r3, r2, r3
 801224e:	2b64      	cmp	r3, #100	; 0x64
 8012250:	d901      	bls.n	8012256 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8012252:	2303      	movs	r3, #3
 8012254:	e1e7      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8012256:	4b6c      	ldr	r3, [pc, #432]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801225e:	2b00      	cmp	r3, #0
 8012260:	d1f0      	bne.n	8012244 <HAL_RCC_OscConfig+0xe8>
 8012262:	e000      	b.n	8012266 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8012264:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	f003 0302 	and.w	r3, r3, #2
 801226e:	2b00      	cmp	r3, #0
 8012270:	d063      	beq.n	801233a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8012272:	4b65      	ldr	r3, [pc, #404]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 8012274:	689b      	ldr	r3, [r3, #8]
 8012276:	f003 030c 	and.w	r3, r3, #12
 801227a:	2b00      	cmp	r3, #0
 801227c:	d00b      	beq.n	8012296 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801227e:	4b62      	ldr	r3, [pc, #392]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 8012280:	689b      	ldr	r3, [r3, #8]
 8012282:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8012286:	2b08      	cmp	r3, #8
 8012288:	d11c      	bne.n	80122c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801228a:	4b5f      	ldr	r3, [pc, #380]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 801228c:	685b      	ldr	r3, [r3, #4]
 801228e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012292:	2b00      	cmp	r3, #0
 8012294:	d116      	bne.n	80122c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8012296:	4b5c      	ldr	r3, [pc, #368]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 8012298:	681b      	ldr	r3, [r3, #0]
 801229a:	f003 0302 	and.w	r3, r3, #2
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d005      	beq.n	80122ae <HAL_RCC_OscConfig+0x152>
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	68db      	ldr	r3, [r3, #12]
 80122a6:	2b01      	cmp	r3, #1
 80122a8:	d001      	beq.n	80122ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80122aa:	2301      	movs	r3, #1
 80122ac:	e1bb      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80122ae:	4b56      	ldr	r3, [pc, #344]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	691b      	ldr	r3, [r3, #16]
 80122ba:	00db      	lsls	r3, r3, #3
 80122bc:	4952      	ldr	r1, [pc, #328]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80122be:	4313      	orrs	r3, r2
 80122c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80122c2:	e03a      	b.n	801233a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	68db      	ldr	r3, [r3, #12]
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d020      	beq.n	801230e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80122cc:	4b4f      	ldr	r3, [pc, #316]	; (801240c <HAL_RCC_OscConfig+0x2b0>)
 80122ce:	2201      	movs	r2, #1
 80122d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80122d2:	f7fe fa31 	bl	8010738 <HAL_GetTick>
 80122d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80122d8:	e008      	b.n	80122ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80122da:	f7fe fa2d 	bl	8010738 <HAL_GetTick>
 80122de:	4602      	mov	r2, r0
 80122e0:	693b      	ldr	r3, [r7, #16]
 80122e2:	1ad3      	subs	r3, r2, r3
 80122e4:	2b02      	cmp	r3, #2
 80122e6:	d901      	bls.n	80122ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80122e8:	2303      	movs	r3, #3
 80122ea:	e19c      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80122ec:	4b46      	ldr	r3, [pc, #280]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	f003 0302 	and.w	r3, r3, #2
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d0f0      	beq.n	80122da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80122f8:	4b43      	ldr	r3, [pc, #268]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80122fa:	681b      	ldr	r3, [r3, #0]
 80122fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	691b      	ldr	r3, [r3, #16]
 8012304:	00db      	lsls	r3, r3, #3
 8012306:	4940      	ldr	r1, [pc, #256]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 8012308:	4313      	orrs	r3, r2
 801230a:	600b      	str	r3, [r1, #0]
 801230c:	e015      	b.n	801233a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801230e:	4b3f      	ldr	r3, [pc, #252]	; (801240c <HAL_RCC_OscConfig+0x2b0>)
 8012310:	2200      	movs	r2, #0
 8012312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012314:	f7fe fa10 	bl	8010738 <HAL_GetTick>
 8012318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801231a:	e008      	b.n	801232e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 801231c:	f7fe fa0c 	bl	8010738 <HAL_GetTick>
 8012320:	4602      	mov	r2, r0
 8012322:	693b      	ldr	r3, [r7, #16]
 8012324:	1ad3      	subs	r3, r2, r3
 8012326:	2b02      	cmp	r3, #2
 8012328:	d901      	bls.n	801232e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 801232a:	2303      	movs	r3, #3
 801232c:	e17b      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801232e:	4b36      	ldr	r3, [pc, #216]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 8012330:	681b      	ldr	r3, [r3, #0]
 8012332:	f003 0302 	and.w	r3, r3, #2
 8012336:	2b00      	cmp	r3, #0
 8012338:	d1f0      	bne.n	801231c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	f003 0308 	and.w	r3, r3, #8
 8012342:	2b00      	cmp	r3, #0
 8012344:	d030      	beq.n	80123a8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	695b      	ldr	r3, [r3, #20]
 801234a:	2b00      	cmp	r3, #0
 801234c:	d016      	beq.n	801237c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801234e:	4b30      	ldr	r3, [pc, #192]	; (8012410 <HAL_RCC_OscConfig+0x2b4>)
 8012350:	2201      	movs	r2, #1
 8012352:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012354:	f7fe f9f0 	bl	8010738 <HAL_GetTick>
 8012358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801235a:	e008      	b.n	801236e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 801235c:	f7fe f9ec 	bl	8010738 <HAL_GetTick>
 8012360:	4602      	mov	r2, r0
 8012362:	693b      	ldr	r3, [r7, #16]
 8012364:	1ad3      	subs	r3, r2, r3
 8012366:	2b02      	cmp	r3, #2
 8012368:	d901      	bls.n	801236e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 801236a:	2303      	movs	r3, #3
 801236c:	e15b      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801236e:	4b26      	ldr	r3, [pc, #152]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 8012370:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012372:	f003 0302 	and.w	r3, r3, #2
 8012376:	2b00      	cmp	r3, #0
 8012378:	d0f0      	beq.n	801235c <HAL_RCC_OscConfig+0x200>
 801237a:	e015      	b.n	80123a8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801237c:	4b24      	ldr	r3, [pc, #144]	; (8012410 <HAL_RCC_OscConfig+0x2b4>)
 801237e:	2200      	movs	r2, #0
 8012380:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8012382:	f7fe f9d9 	bl	8010738 <HAL_GetTick>
 8012386:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8012388:	e008      	b.n	801239c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 801238a:	f7fe f9d5 	bl	8010738 <HAL_GetTick>
 801238e:	4602      	mov	r2, r0
 8012390:	693b      	ldr	r3, [r7, #16]
 8012392:	1ad3      	subs	r3, r2, r3
 8012394:	2b02      	cmp	r3, #2
 8012396:	d901      	bls.n	801239c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8012398:	2303      	movs	r3, #3
 801239a:	e144      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 801239c:	4b1a      	ldr	r3, [pc, #104]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 801239e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80123a0:	f003 0302 	and.w	r3, r3, #2
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	d1f0      	bne.n	801238a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80123a8:	687b      	ldr	r3, [r7, #4]
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	f003 0304 	and.w	r3, r3, #4
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	f000 80a0 	beq.w	80124f6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80123b6:	2300      	movs	r3, #0
 80123b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80123ba:	4b13      	ldr	r3, [pc, #76]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80123bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80123be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d10f      	bne.n	80123e6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80123c6:	2300      	movs	r3, #0
 80123c8:	60bb      	str	r3, [r7, #8]
 80123ca:	4b0f      	ldr	r3, [pc, #60]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80123cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80123ce:	4a0e      	ldr	r2, [pc, #56]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80123d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80123d4:	6413      	str	r3, [r2, #64]	; 0x40
 80123d6:	4b0c      	ldr	r3, [pc, #48]	; (8012408 <HAL_RCC_OscConfig+0x2ac>)
 80123d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80123da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80123de:	60bb      	str	r3, [r7, #8]
 80123e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80123e2:	2301      	movs	r3, #1
 80123e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80123e6:	4b0b      	ldr	r3, [pc, #44]	; (8012414 <HAL_RCC_OscConfig+0x2b8>)
 80123e8:	681b      	ldr	r3, [r3, #0]
 80123ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d121      	bne.n	8012436 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80123f2:	4b08      	ldr	r3, [pc, #32]	; (8012414 <HAL_RCC_OscConfig+0x2b8>)
 80123f4:	681b      	ldr	r3, [r3, #0]
 80123f6:	4a07      	ldr	r2, [pc, #28]	; (8012414 <HAL_RCC_OscConfig+0x2b8>)
 80123f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80123fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80123fe:	f7fe f99b 	bl	8010738 <HAL_GetTick>
 8012402:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8012404:	e011      	b.n	801242a <HAL_RCC_OscConfig+0x2ce>
 8012406:	bf00      	nop
 8012408:	40023800 	.word	0x40023800
 801240c:	42470000 	.word	0x42470000
 8012410:	42470e80 	.word	0x42470e80
 8012414:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8012418:	f7fe f98e 	bl	8010738 <HAL_GetTick>
 801241c:	4602      	mov	r2, r0
 801241e:	693b      	ldr	r3, [r7, #16]
 8012420:	1ad3      	subs	r3, r2, r3
 8012422:	2b02      	cmp	r3, #2
 8012424:	d901      	bls.n	801242a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8012426:	2303      	movs	r3, #3
 8012428:	e0fd      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801242a:	4b81      	ldr	r3, [pc, #516]	; (8012630 <HAL_RCC_OscConfig+0x4d4>)
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012432:	2b00      	cmp	r3, #0
 8012434:	d0f0      	beq.n	8012418 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	689b      	ldr	r3, [r3, #8]
 801243a:	2b01      	cmp	r3, #1
 801243c:	d106      	bne.n	801244c <HAL_RCC_OscConfig+0x2f0>
 801243e:	4b7d      	ldr	r3, [pc, #500]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 8012440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012442:	4a7c      	ldr	r2, [pc, #496]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 8012444:	f043 0301 	orr.w	r3, r3, #1
 8012448:	6713      	str	r3, [r2, #112]	; 0x70
 801244a:	e01c      	b.n	8012486 <HAL_RCC_OscConfig+0x32a>
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	689b      	ldr	r3, [r3, #8]
 8012450:	2b05      	cmp	r3, #5
 8012452:	d10c      	bne.n	801246e <HAL_RCC_OscConfig+0x312>
 8012454:	4b77      	ldr	r3, [pc, #476]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 8012456:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012458:	4a76      	ldr	r2, [pc, #472]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 801245a:	f043 0304 	orr.w	r3, r3, #4
 801245e:	6713      	str	r3, [r2, #112]	; 0x70
 8012460:	4b74      	ldr	r3, [pc, #464]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 8012462:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012464:	4a73      	ldr	r2, [pc, #460]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 8012466:	f043 0301 	orr.w	r3, r3, #1
 801246a:	6713      	str	r3, [r2, #112]	; 0x70
 801246c:	e00b      	b.n	8012486 <HAL_RCC_OscConfig+0x32a>
 801246e:	4b71      	ldr	r3, [pc, #452]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 8012470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012472:	4a70      	ldr	r2, [pc, #448]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 8012474:	f023 0301 	bic.w	r3, r3, #1
 8012478:	6713      	str	r3, [r2, #112]	; 0x70
 801247a:	4b6e      	ldr	r3, [pc, #440]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 801247c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801247e:	4a6d      	ldr	r2, [pc, #436]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 8012480:	f023 0304 	bic.w	r3, r3, #4
 8012484:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	689b      	ldr	r3, [r3, #8]
 801248a:	2b00      	cmp	r3, #0
 801248c:	d015      	beq.n	80124ba <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801248e:	f7fe f953 	bl	8010738 <HAL_GetTick>
 8012492:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8012494:	e00a      	b.n	80124ac <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8012496:	f7fe f94f 	bl	8010738 <HAL_GetTick>
 801249a:	4602      	mov	r2, r0
 801249c:	693b      	ldr	r3, [r7, #16]
 801249e:	1ad3      	subs	r3, r2, r3
 80124a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80124a4:	4293      	cmp	r3, r2
 80124a6:	d901      	bls.n	80124ac <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80124a8:	2303      	movs	r3, #3
 80124aa:	e0bc      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80124ac:	4b61      	ldr	r3, [pc, #388]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 80124ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80124b0:	f003 0302 	and.w	r3, r3, #2
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d0ee      	beq.n	8012496 <HAL_RCC_OscConfig+0x33a>
 80124b8:	e014      	b.n	80124e4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80124ba:	f7fe f93d 	bl	8010738 <HAL_GetTick>
 80124be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80124c0:	e00a      	b.n	80124d8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80124c2:	f7fe f939 	bl	8010738 <HAL_GetTick>
 80124c6:	4602      	mov	r2, r0
 80124c8:	693b      	ldr	r3, [r7, #16]
 80124ca:	1ad3      	subs	r3, r2, r3
 80124cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80124d0:	4293      	cmp	r3, r2
 80124d2:	d901      	bls.n	80124d8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80124d4:	2303      	movs	r3, #3
 80124d6:	e0a6      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80124d8:	4b56      	ldr	r3, [pc, #344]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 80124da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80124dc:	f003 0302 	and.w	r3, r3, #2
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d1ee      	bne.n	80124c2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80124e4:	7dfb      	ldrb	r3, [r7, #23]
 80124e6:	2b01      	cmp	r3, #1
 80124e8:	d105      	bne.n	80124f6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80124ea:	4b52      	ldr	r3, [pc, #328]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 80124ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80124ee:	4a51      	ldr	r2, [pc, #324]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 80124f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80124f4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80124f6:	687b      	ldr	r3, [r7, #4]
 80124f8:	699b      	ldr	r3, [r3, #24]
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	f000 8092 	beq.w	8012624 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8012500:	4b4c      	ldr	r3, [pc, #304]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 8012502:	689b      	ldr	r3, [r3, #8]
 8012504:	f003 030c 	and.w	r3, r3, #12
 8012508:	2b08      	cmp	r3, #8
 801250a:	d05c      	beq.n	80125c6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	699b      	ldr	r3, [r3, #24]
 8012510:	2b02      	cmp	r3, #2
 8012512:	d141      	bne.n	8012598 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012514:	4b48      	ldr	r3, [pc, #288]	; (8012638 <HAL_RCC_OscConfig+0x4dc>)
 8012516:	2200      	movs	r2, #0
 8012518:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801251a:	f7fe f90d 	bl	8010738 <HAL_GetTick>
 801251e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012520:	e008      	b.n	8012534 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8012522:	f7fe f909 	bl	8010738 <HAL_GetTick>
 8012526:	4602      	mov	r2, r0
 8012528:	693b      	ldr	r3, [r7, #16]
 801252a:	1ad3      	subs	r3, r2, r3
 801252c:	2b02      	cmp	r3, #2
 801252e:	d901      	bls.n	8012534 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8012530:	2303      	movs	r3, #3
 8012532:	e078      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012534:	4b3f      	ldr	r3, [pc, #252]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 8012536:	681b      	ldr	r3, [r3, #0]
 8012538:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801253c:	2b00      	cmp	r3, #0
 801253e:	d1f0      	bne.n	8012522 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	69da      	ldr	r2, [r3, #28]
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	6a1b      	ldr	r3, [r3, #32]
 8012548:	431a      	orrs	r2, r3
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801254e:	019b      	lsls	r3, r3, #6
 8012550:	431a      	orrs	r2, r3
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012556:	085b      	lsrs	r3, r3, #1
 8012558:	3b01      	subs	r3, #1
 801255a:	041b      	lsls	r3, r3, #16
 801255c:	431a      	orrs	r2, r3
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012562:	061b      	lsls	r3, r3, #24
 8012564:	4933      	ldr	r1, [pc, #204]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 8012566:	4313      	orrs	r3, r2
 8012568:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801256a:	4b33      	ldr	r3, [pc, #204]	; (8012638 <HAL_RCC_OscConfig+0x4dc>)
 801256c:	2201      	movs	r2, #1
 801256e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012570:	f7fe f8e2 	bl	8010738 <HAL_GetTick>
 8012574:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8012576:	e008      	b.n	801258a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8012578:	f7fe f8de 	bl	8010738 <HAL_GetTick>
 801257c:	4602      	mov	r2, r0
 801257e:	693b      	ldr	r3, [r7, #16]
 8012580:	1ad3      	subs	r3, r2, r3
 8012582:	2b02      	cmp	r3, #2
 8012584:	d901      	bls.n	801258a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8012586:	2303      	movs	r3, #3
 8012588:	e04d      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801258a:	4b2a      	ldr	r3, [pc, #168]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012592:	2b00      	cmp	r3, #0
 8012594:	d0f0      	beq.n	8012578 <HAL_RCC_OscConfig+0x41c>
 8012596:	e045      	b.n	8012624 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012598:	4b27      	ldr	r3, [pc, #156]	; (8012638 <HAL_RCC_OscConfig+0x4dc>)
 801259a:	2200      	movs	r2, #0
 801259c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801259e:	f7fe f8cb 	bl	8010738 <HAL_GetTick>
 80125a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80125a4:	e008      	b.n	80125b8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80125a6:	f7fe f8c7 	bl	8010738 <HAL_GetTick>
 80125aa:	4602      	mov	r2, r0
 80125ac:	693b      	ldr	r3, [r7, #16]
 80125ae:	1ad3      	subs	r3, r2, r3
 80125b0:	2b02      	cmp	r3, #2
 80125b2:	d901      	bls.n	80125b8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80125b4:	2303      	movs	r3, #3
 80125b6:	e036      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80125b8:	4b1e      	ldr	r3, [pc, #120]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	d1f0      	bne.n	80125a6 <HAL_RCC_OscConfig+0x44a>
 80125c4:	e02e      	b.n	8012624 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	699b      	ldr	r3, [r3, #24]
 80125ca:	2b01      	cmp	r3, #1
 80125cc:	d101      	bne.n	80125d2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80125ce:	2301      	movs	r3, #1
 80125d0:	e029      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80125d2:	4b18      	ldr	r3, [pc, #96]	; (8012634 <HAL_RCC_OscConfig+0x4d8>)
 80125d4:	685b      	ldr	r3, [r3, #4]
 80125d6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80125d8:	68fb      	ldr	r3, [r7, #12]
 80125da:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	69db      	ldr	r3, [r3, #28]
 80125e2:	429a      	cmp	r2, r3
 80125e4:	d11c      	bne.n	8012620 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80125e6:	68fb      	ldr	r3, [r7, #12]
 80125e8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80125f0:	429a      	cmp	r2, r3
 80125f2:	d115      	bne.n	8012620 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80125f4:	68fa      	ldr	r2, [r7, #12]
 80125f6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80125fa:	4013      	ands	r3, r2
 80125fc:	687a      	ldr	r2, [r7, #4]
 80125fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8012600:	4293      	cmp	r3, r2
 8012602:	d10d      	bne.n	8012620 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 801260e:	429a      	cmp	r2, r3
 8012610:	d106      	bne.n	8012620 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8012612:	68fb      	ldr	r3, [r7, #12]
 8012614:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 801261c:	429a      	cmp	r2, r3
 801261e:	d001      	beq.n	8012624 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8012620:	2301      	movs	r3, #1
 8012622:	e000      	b.n	8012626 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8012624:	2300      	movs	r3, #0
}
 8012626:	4618      	mov	r0, r3
 8012628:	3718      	adds	r7, #24
 801262a:	46bd      	mov	sp, r7
 801262c:	bd80      	pop	{r7, pc}
 801262e:	bf00      	nop
 8012630:	40007000 	.word	0x40007000
 8012634:	40023800 	.word	0x40023800
 8012638:	42470060 	.word	0x42470060

0801263c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 801263c:	b580      	push	{r7, lr}
 801263e:	b084      	sub	sp, #16
 8012640:	af00      	add	r7, sp, #0
 8012642:	6078      	str	r0, [r7, #4]
 8012644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8012646:	687b      	ldr	r3, [r7, #4]
 8012648:	2b00      	cmp	r3, #0
 801264a:	d101      	bne.n	8012650 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 801264c:	2301      	movs	r3, #1
 801264e:	e0cc      	b.n	80127ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8012650:	4b68      	ldr	r3, [pc, #416]	; (80127f4 <HAL_RCC_ClockConfig+0x1b8>)
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	f003 030f 	and.w	r3, r3, #15
 8012658:	683a      	ldr	r2, [r7, #0]
 801265a:	429a      	cmp	r2, r3
 801265c:	d90c      	bls.n	8012678 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801265e:	4b65      	ldr	r3, [pc, #404]	; (80127f4 <HAL_RCC_ClockConfig+0x1b8>)
 8012660:	683a      	ldr	r2, [r7, #0]
 8012662:	b2d2      	uxtb	r2, r2
 8012664:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8012666:	4b63      	ldr	r3, [pc, #396]	; (80127f4 <HAL_RCC_ClockConfig+0x1b8>)
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	f003 030f 	and.w	r3, r3, #15
 801266e:	683a      	ldr	r2, [r7, #0]
 8012670:	429a      	cmp	r2, r3
 8012672:	d001      	beq.n	8012678 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8012674:	2301      	movs	r3, #1
 8012676:	e0b8      	b.n	80127ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	681b      	ldr	r3, [r3, #0]
 801267c:	f003 0302 	and.w	r3, r3, #2
 8012680:	2b00      	cmp	r3, #0
 8012682:	d020      	beq.n	80126c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	f003 0304 	and.w	r3, r3, #4
 801268c:	2b00      	cmp	r3, #0
 801268e:	d005      	beq.n	801269c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8012690:	4b59      	ldr	r3, [pc, #356]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 8012692:	689b      	ldr	r3, [r3, #8]
 8012694:	4a58      	ldr	r2, [pc, #352]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 8012696:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 801269a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	681b      	ldr	r3, [r3, #0]
 80126a0:	f003 0308 	and.w	r3, r3, #8
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d005      	beq.n	80126b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80126a8:	4b53      	ldr	r3, [pc, #332]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 80126aa:	689b      	ldr	r3, [r3, #8]
 80126ac:	4a52      	ldr	r2, [pc, #328]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 80126ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80126b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80126b4:	4b50      	ldr	r3, [pc, #320]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 80126b6:	689b      	ldr	r3, [r3, #8]
 80126b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	689b      	ldr	r3, [r3, #8]
 80126c0:	494d      	ldr	r1, [pc, #308]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 80126c2:	4313      	orrs	r3, r2
 80126c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	681b      	ldr	r3, [r3, #0]
 80126ca:	f003 0301 	and.w	r3, r3, #1
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d044      	beq.n	801275c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	685b      	ldr	r3, [r3, #4]
 80126d6:	2b01      	cmp	r3, #1
 80126d8:	d107      	bne.n	80126ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80126da:	4b47      	ldr	r3, [pc, #284]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 80126dc:	681b      	ldr	r3, [r3, #0]
 80126de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d119      	bne.n	801271a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80126e6:	2301      	movs	r3, #1
 80126e8:	e07f      	b.n	80127ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	685b      	ldr	r3, [r3, #4]
 80126ee:	2b02      	cmp	r3, #2
 80126f0:	d003      	beq.n	80126fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80126f6:	2b03      	cmp	r3, #3
 80126f8:	d107      	bne.n	801270a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80126fa:	4b3f      	ldr	r3, [pc, #252]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012702:	2b00      	cmp	r3, #0
 8012704:	d109      	bne.n	801271a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8012706:	2301      	movs	r3, #1
 8012708:	e06f      	b.n	80127ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801270a:	4b3b      	ldr	r3, [pc, #236]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	f003 0302 	and.w	r3, r3, #2
 8012712:	2b00      	cmp	r3, #0
 8012714:	d101      	bne.n	801271a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8012716:	2301      	movs	r3, #1
 8012718:	e067      	b.n	80127ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 801271a:	4b37      	ldr	r3, [pc, #220]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 801271c:	689b      	ldr	r3, [r3, #8]
 801271e:	f023 0203 	bic.w	r2, r3, #3
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	685b      	ldr	r3, [r3, #4]
 8012726:	4934      	ldr	r1, [pc, #208]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 8012728:	4313      	orrs	r3, r2
 801272a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 801272c:	f7fe f804 	bl	8010738 <HAL_GetTick>
 8012730:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012732:	e00a      	b.n	801274a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8012734:	f7fe f800 	bl	8010738 <HAL_GetTick>
 8012738:	4602      	mov	r2, r0
 801273a:	68fb      	ldr	r3, [r7, #12]
 801273c:	1ad3      	subs	r3, r2, r3
 801273e:	f241 3288 	movw	r2, #5000	; 0x1388
 8012742:	4293      	cmp	r3, r2
 8012744:	d901      	bls.n	801274a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8012746:	2303      	movs	r3, #3
 8012748:	e04f      	b.n	80127ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801274a:	4b2b      	ldr	r3, [pc, #172]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 801274c:	689b      	ldr	r3, [r3, #8]
 801274e:	f003 020c 	and.w	r2, r3, #12
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	685b      	ldr	r3, [r3, #4]
 8012756:	009b      	lsls	r3, r3, #2
 8012758:	429a      	cmp	r2, r3
 801275a:	d1eb      	bne.n	8012734 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 801275c:	4b25      	ldr	r3, [pc, #148]	; (80127f4 <HAL_RCC_ClockConfig+0x1b8>)
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	f003 030f 	and.w	r3, r3, #15
 8012764:	683a      	ldr	r2, [r7, #0]
 8012766:	429a      	cmp	r2, r3
 8012768:	d20c      	bcs.n	8012784 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801276a:	4b22      	ldr	r3, [pc, #136]	; (80127f4 <HAL_RCC_ClockConfig+0x1b8>)
 801276c:	683a      	ldr	r2, [r7, #0]
 801276e:	b2d2      	uxtb	r2, r2
 8012770:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8012772:	4b20      	ldr	r3, [pc, #128]	; (80127f4 <HAL_RCC_ClockConfig+0x1b8>)
 8012774:	681b      	ldr	r3, [r3, #0]
 8012776:	f003 030f 	and.w	r3, r3, #15
 801277a:	683a      	ldr	r2, [r7, #0]
 801277c:	429a      	cmp	r2, r3
 801277e:	d001      	beq.n	8012784 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8012780:	2301      	movs	r3, #1
 8012782:	e032      	b.n	80127ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	f003 0304 	and.w	r3, r3, #4
 801278c:	2b00      	cmp	r3, #0
 801278e:	d008      	beq.n	80127a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8012790:	4b19      	ldr	r3, [pc, #100]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 8012792:	689b      	ldr	r3, [r3, #8]
 8012794:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	68db      	ldr	r3, [r3, #12]
 801279c:	4916      	ldr	r1, [pc, #88]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 801279e:	4313      	orrs	r3, r2
 80127a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	681b      	ldr	r3, [r3, #0]
 80127a6:	f003 0308 	and.w	r3, r3, #8
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d009      	beq.n	80127c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80127ae:	4b12      	ldr	r3, [pc, #72]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 80127b0:	689b      	ldr	r3, [r3, #8]
 80127b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	691b      	ldr	r3, [r3, #16]
 80127ba:	00db      	lsls	r3, r3, #3
 80127bc:	490e      	ldr	r1, [pc, #56]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 80127be:	4313      	orrs	r3, r2
 80127c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80127c2:	f000 f821 	bl	8012808 <HAL_RCC_GetSysClockFreq>
 80127c6:	4601      	mov	r1, r0
 80127c8:	4b0b      	ldr	r3, [pc, #44]	; (80127f8 <HAL_RCC_ClockConfig+0x1bc>)
 80127ca:	689b      	ldr	r3, [r3, #8]
 80127cc:	091b      	lsrs	r3, r3, #4
 80127ce:	f003 030f 	and.w	r3, r3, #15
 80127d2:	4a0a      	ldr	r2, [pc, #40]	; (80127fc <HAL_RCC_ClockConfig+0x1c0>)
 80127d4:	5cd3      	ldrb	r3, [r2, r3]
 80127d6:	fa21 f303 	lsr.w	r3, r1, r3
 80127da:	4a09      	ldr	r2, [pc, #36]	; (8012800 <HAL_RCC_ClockConfig+0x1c4>)
 80127dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80127de:	4b09      	ldr	r3, [pc, #36]	; (8012804 <HAL_RCC_ClockConfig+0x1c8>)
 80127e0:	681b      	ldr	r3, [r3, #0]
 80127e2:	4618      	mov	r0, r3
 80127e4:	f7fd ff64 	bl	80106b0 <HAL_InitTick>

  return HAL_OK;
 80127e8:	2300      	movs	r3, #0
}
 80127ea:	4618      	mov	r0, r3
 80127ec:	3710      	adds	r7, #16
 80127ee:	46bd      	mov	sp, r7
 80127f0:	bd80      	pop	{r7, pc}
 80127f2:	bf00      	nop
 80127f4:	40023c00 	.word	0x40023c00
 80127f8:	40023800 	.word	0x40023800
 80127fc:	0801aa68 	.word	0x0801aa68
 8012800:	20000020 	.word	0x20000020
 8012804:	20000024 	.word	0x20000024

08012808 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8012808:	b5f0      	push	{r4, r5, r6, r7, lr}
 801280a:	b085      	sub	sp, #20
 801280c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 801280e:	2300      	movs	r3, #0
 8012810:	607b      	str	r3, [r7, #4]
 8012812:	2300      	movs	r3, #0
 8012814:	60fb      	str	r3, [r7, #12]
 8012816:	2300      	movs	r3, #0
 8012818:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 801281a:	2300      	movs	r3, #0
 801281c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 801281e:	4b63      	ldr	r3, [pc, #396]	; (80129ac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012820:	689b      	ldr	r3, [r3, #8]
 8012822:	f003 030c 	and.w	r3, r3, #12
 8012826:	2b04      	cmp	r3, #4
 8012828:	d007      	beq.n	801283a <HAL_RCC_GetSysClockFreq+0x32>
 801282a:	2b08      	cmp	r3, #8
 801282c:	d008      	beq.n	8012840 <HAL_RCC_GetSysClockFreq+0x38>
 801282e:	2b00      	cmp	r3, #0
 8012830:	f040 80b4 	bne.w	801299c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8012834:	4b5e      	ldr	r3, [pc, #376]	; (80129b0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8012836:	60bb      	str	r3, [r7, #8]
       break;
 8012838:	e0b3      	b.n	80129a2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 801283a:	4b5e      	ldr	r3, [pc, #376]	; (80129b4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 801283c:	60bb      	str	r3, [r7, #8]
      break;
 801283e:	e0b0      	b.n	80129a2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8012840:	4b5a      	ldr	r3, [pc, #360]	; (80129ac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012842:	685b      	ldr	r3, [r3, #4]
 8012844:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012848:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 801284a:	4b58      	ldr	r3, [pc, #352]	; (80129ac <HAL_RCC_GetSysClockFreq+0x1a4>)
 801284c:	685b      	ldr	r3, [r3, #4]
 801284e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012852:	2b00      	cmp	r3, #0
 8012854:	d04a      	beq.n	80128ec <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8012856:	4b55      	ldr	r3, [pc, #340]	; (80129ac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012858:	685b      	ldr	r3, [r3, #4]
 801285a:	099b      	lsrs	r3, r3, #6
 801285c:	f04f 0400 	mov.w	r4, #0
 8012860:	f240 11ff 	movw	r1, #511	; 0x1ff
 8012864:	f04f 0200 	mov.w	r2, #0
 8012868:	ea03 0501 	and.w	r5, r3, r1
 801286c:	ea04 0602 	and.w	r6, r4, r2
 8012870:	4629      	mov	r1, r5
 8012872:	4632      	mov	r2, r6
 8012874:	f04f 0300 	mov.w	r3, #0
 8012878:	f04f 0400 	mov.w	r4, #0
 801287c:	0154      	lsls	r4, r2, #5
 801287e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8012882:	014b      	lsls	r3, r1, #5
 8012884:	4619      	mov	r1, r3
 8012886:	4622      	mov	r2, r4
 8012888:	1b49      	subs	r1, r1, r5
 801288a:	eb62 0206 	sbc.w	r2, r2, r6
 801288e:	f04f 0300 	mov.w	r3, #0
 8012892:	f04f 0400 	mov.w	r4, #0
 8012896:	0194      	lsls	r4, r2, #6
 8012898:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 801289c:	018b      	lsls	r3, r1, #6
 801289e:	1a5b      	subs	r3, r3, r1
 80128a0:	eb64 0402 	sbc.w	r4, r4, r2
 80128a4:	f04f 0100 	mov.w	r1, #0
 80128a8:	f04f 0200 	mov.w	r2, #0
 80128ac:	00e2      	lsls	r2, r4, #3
 80128ae:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80128b2:	00d9      	lsls	r1, r3, #3
 80128b4:	460b      	mov	r3, r1
 80128b6:	4614      	mov	r4, r2
 80128b8:	195b      	adds	r3, r3, r5
 80128ba:	eb44 0406 	adc.w	r4, r4, r6
 80128be:	f04f 0100 	mov.w	r1, #0
 80128c2:	f04f 0200 	mov.w	r2, #0
 80128c6:	0262      	lsls	r2, r4, #9
 80128c8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80128cc:	0259      	lsls	r1, r3, #9
 80128ce:	460b      	mov	r3, r1
 80128d0:	4614      	mov	r4, r2
 80128d2:	4618      	mov	r0, r3
 80128d4:	4621      	mov	r1, r4
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	f04f 0400 	mov.w	r4, #0
 80128dc:	461a      	mov	r2, r3
 80128de:	4623      	mov	r3, r4
 80128e0:	f7f6 f90a 	bl	8008af8 <__aeabi_uldivmod>
 80128e4:	4603      	mov	r3, r0
 80128e6:	460c      	mov	r4, r1
 80128e8:	60fb      	str	r3, [r7, #12]
 80128ea:	e049      	b.n	8012980 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80128ec:	4b2f      	ldr	r3, [pc, #188]	; (80129ac <HAL_RCC_GetSysClockFreq+0x1a4>)
 80128ee:	685b      	ldr	r3, [r3, #4]
 80128f0:	099b      	lsrs	r3, r3, #6
 80128f2:	f04f 0400 	mov.w	r4, #0
 80128f6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80128fa:	f04f 0200 	mov.w	r2, #0
 80128fe:	ea03 0501 	and.w	r5, r3, r1
 8012902:	ea04 0602 	and.w	r6, r4, r2
 8012906:	4629      	mov	r1, r5
 8012908:	4632      	mov	r2, r6
 801290a:	f04f 0300 	mov.w	r3, #0
 801290e:	f04f 0400 	mov.w	r4, #0
 8012912:	0154      	lsls	r4, r2, #5
 8012914:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8012918:	014b      	lsls	r3, r1, #5
 801291a:	4619      	mov	r1, r3
 801291c:	4622      	mov	r2, r4
 801291e:	1b49      	subs	r1, r1, r5
 8012920:	eb62 0206 	sbc.w	r2, r2, r6
 8012924:	f04f 0300 	mov.w	r3, #0
 8012928:	f04f 0400 	mov.w	r4, #0
 801292c:	0194      	lsls	r4, r2, #6
 801292e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8012932:	018b      	lsls	r3, r1, #6
 8012934:	1a5b      	subs	r3, r3, r1
 8012936:	eb64 0402 	sbc.w	r4, r4, r2
 801293a:	f04f 0100 	mov.w	r1, #0
 801293e:	f04f 0200 	mov.w	r2, #0
 8012942:	00e2      	lsls	r2, r4, #3
 8012944:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8012948:	00d9      	lsls	r1, r3, #3
 801294a:	460b      	mov	r3, r1
 801294c:	4614      	mov	r4, r2
 801294e:	195b      	adds	r3, r3, r5
 8012950:	eb44 0406 	adc.w	r4, r4, r6
 8012954:	f04f 0100 	mov.w	r1, #0
 8012958:	f04f 0200 	mov.w	r2, #0
 801295c:	02a2      	lsls	r2, r4, #10
 801295e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8012962:	0299      	lsls	r1, r3, #10
 8012964:	460b      	mov	r3, r1
 8012966:	4614      	mov	r4, r2
 8012968:	4618      	mov	r0, r3
 801296a:	4621      	mov	r1, r4
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	f04f 0400 	mov.w	r4, #0
 8012972:	461a      	mov	r2, r3
 8012974:	4623      	mov	r3, r4
 8012976:	f7f6 f8bf 	bl	8008af8 <__aeabi_uldivmod>
 801297a:	4603      	mov	r3, r0
 801297c:	460c      	mov	r4, r1
 801297e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8012980:	4b0a      	ldr	r3, [pc, #40]	; (80129ac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012982:	685b      	ldr	r3, [r3, #4]
 8012984:	0c1b      	lsrs	r3, r3, #16
 8012986:	f003 0303 	and.w	r3, r3, #3
 801298a:	3301      	adds	r3, #1
 801298c:	005b      	lsls	r3, r3, #1
 801298e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8012990:	68fa      	ldr	r2, [r7, #12]
 8012992:	683b      	ldr	r3, [r7, #0]
 8012994:	fbb2 f3f3 	udiv	r3, r2, r3
 8012998:	60bb      	str	r3, [r7, #8]
      break;
 801299a:	e002      	b.n	80129a2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 801299c:	4b04      	ldr	r3, [pc, #16]	; (80129b0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 801299e:	60bb      	str	r3, [r7, #8]
      break;
 80129a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80129a2:	68bb      	ldr	r3, [r7, #8]
}
 80129a4:	4618      	mov	r0, r3
 80129a6:	3714      	adds	r7, #20
 80129a8:	46bd      	mov	sp, r7
 80129aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80129ac:	40023800 	.word	0x40023800
 80129b0:	00f42400 	.word	0x00f42400
 80129b4:	007a1200 	.word	0x007a1200

080129b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80129b8:	b480      	push	{r7}
 80129ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80129bc:	4b03      	ldr	r3, [pc, #12]	; (80129cc <HAL_RCC_GetHCLKFreq+0x14>)
 80129be:	681b      	ldr	r3, [r3, #0]
}
 80129c0:	4618      	mov	r0, r3
 80129c2:	46bd      	mov	sp, r7
 80129c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129c8:	4770      	bx	lr
 80129ca:	bf00      	nop
 80129cc:	20000020 	.word	0x20000020

080129d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80129d0:	b580      	push	{r7, lr}
 80129d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80129d4:	f7ff fff0 	bl	80129b8 <HAL_RCC_GetHCLKFreq>
 80129d8:	4601      	mov	r1, r0
 80129da:	4b05      	ldr	r3, [pc, #20]	; (80129f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80129dc:	689b      	ldr	r3, [r3, #8]
 80129de:	0a9b      	lsrs	r3, r3, #10
 80129e0:	f003 0307 	and.w	r3, r3, #7
 80129e4:	4a03      	ldr	r2, [pc, #12]	; (80129f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80129e6:	5cd3      	ldrb	r3, [r2, r3]
 80129e8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80129ec:	4618      	mov	r0, r3
 80129ee:	bd80      	pop	{r7, pc}
 80129f0:	40023800 	.word	0x40023800
 80129f4:	0801aa78 	.word	0x0801aa78

080129f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80129f8:	b580      	push	{r7, lr}
 80129fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80129fc:	f7ff ffdc 	bl	80129b8 <HAL_RCC_GetHCLKFreq>
 8012a00:	4601      	mov	r1, r0
 8012a02:	4b05      	ldr	r3, [pc, #20]	; (8012a18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8012a04:	689b      	ldr	r3, [r3, #8]
 8012a06:	0b5b      	lsrs	r3, r3, #13
 8012a08:	f003 0307 	and.w	r3, r3, #7
 8012a0c:	4a03      	ldr	r2, [pc, #12]	; (8012a1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8012a0e:	5cd3      	ldrb	r3, [r2, r3]
 8012a10:	fa21 f303 	lsr.w	r3, r1, r3
}
 8012a14:	4618      	mov	r0, r3
 8012a16:	bd80      	pop	{r7, pc}
 8012a18:	40023800 	.word	0x40023800
 8012a1c:	0801aa78 	.word	0x0801aa78

08012a20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8012a20:	b580      	push	{r7, lr}
 8012a22:	b082      	sub	sp, #8
 8012a24:	af00      	add	r7, sp, #0
 8012a26:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	d101      	bne.n	8012a32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8012a2e:	2301      	movs	r3, #1
 8012a30:	e056      	b.n	8012ae0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	2200      	movs	r2, #0
 8012a36:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012a3e:	b2db      	uxtb	r3, r3
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	d106      	bne.n	8012a52 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	2200      	movs	r2, #0
 8012a48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8012a4c:	6878      	ldr	r0, [r7, #4]
 8012a4e:	f7fb ff65 	bl	800e91c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	2202      	movs	r2, #2
 8012a56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	681b      	ldr	r3, [r3, #0]
 8012a5e:	681a      	ldr	r2, [r3, #0]
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	681b      	ldr	r3, [r3, #0]
 8012a64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012a68:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	685a      	ldr	r2, [r3, #4]
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	689b      	ldr	r3, [r3, #8]
 8012a72:	431a      	orrs	r2, r3
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	68db      	ldr	r3, [r3, #12]
 8012a78:	431a      	orrs	r2, r3
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	691b      	ldr	r3, [r3, #16]
 8012a7e:	431a      	orrs	r2, r3
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	695b      	ldr	r3, [r3, #20]
 8012a84:	431a      	orrs	r2, r3
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	699b      	ldr	r3, [r3, #24]
 8012a8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8012a8e:	431a      	orrs	r2, r3
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	69db      	ldr	r3, [r3, #28]
 8012a94:	431a      	orrs	r2, r3
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	6a1b      	ldr	r3, [r3, #32]
 8012a9a:	ea42 0103 	orr.w	r1, r2, r3
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	430a      	orrs	r2, r1
 8012aa8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	699b      	ldr	r3, [r3, #24]
 8012aae:	0c1b      	lsrs	r3, r3, #16
 8012ab0:	f003 0104 	and.w	r1, r3, #4
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	430a      	orrs	r2, r1
 8012abe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	681b      	ldr	r3, [r3, #0]
 8012ac4:	69da      	ldr	r2, [r3, #28]
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	681b      	ldr	r3, [r3, #0]
 8012aca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8012ace:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	2200      	movs	r2, #0
 8012ad4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	2201      	movs	r2, #1
 8012ada:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8012ade:	2300      	movs	r3, #0
}
 8012ae0:	4618      	mov	r0, r3
 8012ae2:	3708      	adds	r7, #8
 8012ae4:	46bd      	mov	sp, r7
 8012ae6:	bd80      	pop	{r7, pc}

08012ae8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012ae8:	b580      	push	{r7, lr}
 8012aea:	b088      	sub	sp, #32
 8012aec:	af00      	add	r7, sp, #0
 8012aee:	60f8      	str	r0, [r7, #12]
 8012af0:	60b9      	str	r1, [r7, #8]
 8012af2:	603b      	str	r3, [r7, #0]
 8012af4:	4613      	mov	r3, r2
 8012af6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8012af8:	2300      	movs	r3, #0
 8012afa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012afc:	68fb      	ldr	r3, [r7, #12]
 8012afe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012b02:	2b01      	cmp	r3, #1
 8012b04:	d101      	bne.n	8012b0a <HAL_SPI_Transmit+0x22>
 8012b06:	2302      	movs	r3, #2
 8012b08:	e11e      	b.n	8012d48 <HAL_SPI_Transmit+0x260>
 8012b0a:	68fb      	ldr	r3, [r7, #12]
 8012b0c:	2201      	movs	r2, #1
 8012b0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012b12:	f7fd fe11 	bl	8010738 <HAL_GetTick>
 8012b16:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8012b18:	88fb      	ldrh	r3, [r7, #6]
 8012b1a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012b22:	b2db      	uxtb	r3, r3
 8012b24:	2b01      	cmp	r3, #1
 8012b26:	d002      	beq.n	8012b2e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8012b28:	2302      	movs	r3, #2
 8012b2a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8012b2c:	e103      	b.n	8012d36 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8012b2e:	68bb      	ldr	r3, [r7, #8]
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	d002      	beq.n	8012b3a <HAL_SPI_Transmit+0x52>
 8012b34:	88fb      	ldrh	r3, [r7, #6]
 8012b36:	2b00      	cmp	r3, #0
 8012b38:	d102      	bne.n	8012b40 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8012b3a:	2301      	movs	r3, #1
 8012b3c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8012b3e:	e0fa      	b.n	8012d36 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8012b40:	68fb      	ldr	r3, [r7, #12]
 8012b42:	2203      	movs	r2, #3
 8012b44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012b48:	68fb      	ldr	r3, [r7, #12]
 8012b4a:	2200      	movs	r2, #0
 8012b4c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8012b4e:	68fb      	ldr	r3, [r7, #12]
 8012b50:	68ba      	ldr	r2, [r7, #8]
 8012b52:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8012b54:	68fb      	ldr	r3, [r7, #12]
 8012b56:	88fa      	ldrh	r2, [r7, #6]
 8012b58:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8012b5a:	68fb      	ldr	r3, [r7, #12]
 8012b5c:	88fa      	ldrh	r2, [r7, #6]
 8012b5e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8012b60:	68fb      	ldr	r3, [r7, #12]
 8012b62:	2200      	movs	r2, #0
 8012b64:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8012b66:	68fb      	ldr	r3, [r7, #12]
 8012b68:	2200      	movs	r2, #0
 8012b6a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8012b6c:	68fb      	ldr	r3, [r7, #12]
 8012b6e:	2200      	movs	r2, #0
 8012b70:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	2200      	movs	r2, #0
 8012b76:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8012b78:	68fb      	ldr	r3, [r7, #12]
 8012b7a:	2200      	movs	r2, #0
 8012b7c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012b7e:	68fb      	ldr	r3, [r7, #12]
 8012b80:	689b      	ldr	r3, [r3, #8]
 8012b82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012b86:	d107      	bne.n	8012b98 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8012b88:	68fb      	ldr	r3, [r7, #12]
 8012b8a:	681b      	ldr	r3, [r3, #0]
 8012b8c:	681a      	ldr	r2, [r3, #0]
 8012b8e:	68fb      	ldr	r3, [r7, #12]
 8012b90:	681b      	ldr	r3, [r3, #0]
 8012b92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8012b96:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012b98:	68fb      	ldr	r3, [r7, #12]
 8012b9a:	681b      	ldr	r3, [r3, #0]
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012ba2:	2b40      	cmp	r3, #64	; 0x40
 8012ba4:	d007      	beq.n	8012bb6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012ba6:	68fb      	ldr	r3, [r7, #12]
 8012ba8:	681b      	ldr	r3, [r3, #0]
 8012baa:	681a      	ldr	r2, [r3, #0]
 8012bac:	68fb      	ldr	r3, [r7, #12]
 8012bae:	681b      	ldr	r3, [r3, #0]
 8012bb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012bb4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8012bb6:	68fb      	ldr	r3, [r7, #12]
 8012bb8:	68db      	ldr	r3, [r3, #12]
 8012bba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012bbe:	d14b      	bne.n	8012c58 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012bc0:	68fb      	ldr	r3, [r7, #12]
 8012bc2:	685b      	ldr	r3, [r3, #4]
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	d002      	beq.n	8012bce <HAL_SPI_Transmit+0xe6>
 8012bc8:	8afb      	ldrh	r3, [r7, #22]
 8012bca:	2b01      	cmp	r3, #1
 8012bcc:	d13e      	bne.n	8012c4c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012bce:	68fb      	ldr	r3, [r7, #12]
 8012bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012bd2:	881a      	ldrh	r2, [r3, #0]
 8012bd4:	68fb      	ldr	r3, [r7, #12]
 8012bd6:	681b      	ldr	r3, [r3, #0]
 8012bd8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8012bda:	68fb      	ldr	r3, [r7, #12]
 8012bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012bde:	1c9a      	adds	r2, r3, #2
 8012be0:	68fb      	ldr	r3, [r7, #12]
 8012be2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012be4:	68fb      	ldr	r3, [r7, #12]
 8012be6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012be8:	b29b      	uxth	r3, r3
 8012bea:	3b01      	subs	r3, #1
 8012bec:	b29a      	uxth	r2, r3
 8012bee:	68fb      	ldr	r3, [r7, #12]
 8012bf0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8012bf2:	e02b      	b.n	8012c4c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8012bf4:	68fb      	ldr	r3, [r7, #12]
 8012bf6:	681b      	ldr	r3, [r3, #0]
 8012bf8:	689b      	ldr	r3, [r3, #8]
 8012bfa:	f003 0302 	and.w	r3, r3, #2
 8012bfe:	2b02      	cmp	r3, #2
 8012c00:	d112      	bne.n	8012c28 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012c02:	68fb      	ldr	r3, [r7, #12]
 8012c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012c06:	881a      	ldrh	r2, [r3, #0]
 8012c08:	68fb      	ldr	r3, [r7, #12]
 8012c0a:	681b      	ldr	r3, [r3, #0]
 8012c0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012c0e:	68fb      	ldr	r3, [r7, #12]
 8012c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012c12:	1c9a      	adds	r2, r3, #2
 8012c14:	68fb      	ldr	r3, [r7, #12]
 8012c16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012c18:	68fb      	ldr	r3, [r7, #12]
 8012c1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012c1c:	b29b      	uxth	r3, r3
 8012c1e:	3b01      	subs	r3, #1
 8012c20:	b29a      	uxth	r2, r3
 8012c22:	68fb      	ldr	r3, [r7, #12]
 8012c24:	86da      	strh	r2, [r3, #54]	; 0x36
 8012c26:	e011      	b.n	8012c4c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012c28:	f7fd fd86 	bl	8010738 <HAL_GetTick>
 8012c2c:	4602      	mov	r2, r0
 8012c2e:	69bb      	ldr	r3, [r7, #24]
 8012c30:	1ad3      	subs	r3, r2, r3
 8012c32:	683a      	ldr	r2, [r7, #0]
 8012c34:	429a      	cmp	r2, r3
 8012c36:	d803      	bhi.n	8012c40 <HAL_SPI_Transmit+0x158>
 8012c38:	683b      	ldr	r3, [r7, #0]
 8012c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c3e:	d102      	bne.n	8012c46 <HAL_SPI_Transmit+0x15e>
 8012c40:	683b      	ldr	r3, [r7, #0]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	d102      	bne.n	8012c4c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8012c46:	2303      	movs	r3, #3
 8012c48:	77fb      	strb	r3, [r7, #31]
          goto error;
 8012c4a:	e074      	b.n	8012d36 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8012c4c:	68fb      	ldr	r3, [r7, #12]
 8012c4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012c50:	b29b      	uxth	r3, r3
 8012c52:	2b00      	cmp	r3, #0
 8012c54:	d1ce      	bne.n	8012bf4 <HAL_SPI_Transmit+0x10c>
 8012c56:	e04c      	b.n	8012cf2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	685b      	ldr	r3, [r3, #4]
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d002      	beq.n	8012c66 <HAL_SPI_Transmit+0x17e>
 8012c60:	8afb      	ldrh	r3, [r7, #22]
 8012c62:	2b01      	cmp	r3, #1
 8012c64:	d140      	bne.n	8012ce8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8012c66:	68fb      	ldr	r3, [r7, #12]
 8012c68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012c6a:	68fb      	ldr	r3, [r7, #12]
 8012c6c:	681b      	ldr	r3, [r3, #0]
 8012c6e:	330c      	adds	r3, #12
 8012c70:	7812      	ldrb	r2, [r2, #0]
 8012c72:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8012c74:	68fb      	ldr	r3, [r7, #12]
 8012c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012c78:	1c5a      	adds	r2, r3, #1
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012c7e:	68fb      	ldr	r3, [r7, #12]
 8012c80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012c82:	b29b      	uxth	r3, r3
 8012c84:	3b01      	subs	r3, #1
 8012c86:	b29a      	uxth	r2, r3
 8012c88:	68fb      	ldr	r3, [r7, #12]
 8012c8a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8012c8c:	e02c      	b.n	8012ce8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8012c8e:	68fb      	ldr	r3, [r7, #12]
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	689b      	ldr	r3, [r3, #8]
 8012c94:	f003 0302 	and.w	r3, r3, #2
 8012c98:	2b02      	cmp	r3, #2
 8012c9a:	d113      	bne.n	8012cc4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8012c9c:	68fb      	ldr	r3, [r7, #12]
 8012c9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012ca0:	68fb      	ldr	r3, [r7, #12]
 8012ca2:	681b      	ldr	r3, [r3, #0]
 8012ca4:	330c      	adds	r3, #12
 8012ca6:	7812      	ldrb	r2, [r2, #0]
 8012ca8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8012caa:	68fb      	ldr	r3, [r7, #12]
 8012cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012cae:	1c5a      	adds	r2, r3, #1
 8012cb0:	68fb      	ldr	r3, [r7, #12]
 8012cb2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012cb4:	68fb      	ldr	r3, [r7, #12]
 8012cb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012cb8:	b29b      	uxth	r3, r3
 8012cba:	3b01      	subs	r3, #1
 8012cbc:	b29a      	uxth	r2, r3
 8012cbe:	68fb      	ldr	r3, [r7, #12]
 8012cc0:	86da      	strh	r2, [r3, #54]	; 0x36
 8012cc2:	e011      	b.n	8012ce8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012cc4:	f7fd fd38 	bl	8010738 <HAL_GetTick>
 8012cc8:	4602      	mov	r2, r0
 8012cca:	69bb      	ldr	r3, [r7, #24]
 8012ccc:	1ad3      	subs	r3, r2, r3
 8012cce:	683a      	ldr	r2, [r7, #0]
 8012cd0:	429a      	cmp	r2, r3
 8012cd2:	d803      	bhi.n	8012cdc <HAL_SPI_Transmit+0x1f4>
 8012cd4:	683b      	ldr	r3, [r7, #0]
 8012cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012cda:	d102      	bne.n	8012ce2 <HAL_SPI_Transmit+0x1fa>
 8012cdc:	683b      	ldr	r3, [r7, #0]
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d102      	bne.n	8012ce8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8012ce2:	2303      	movs	r3, #3
 8012ce4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8012ce6:	e026      	b.n	8012d36 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8012ce8:	68fb      	ldr	r3, [r7, #12]
 8012cea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012cec:	b29b      	uxth	r3, r3
 8012cee:	2b00      	cmp	r3, #0
 8012cf0:	d1cd      	bne.n	8012c8e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012cf2:	69ba      	ldr	r2, [r7, #24]
 8012cf4:	6839      	ldr	r1, [r7, #0]
 8012cf6:	68f8      	ldr	r0, [r7, #12]
 8012cf8:	f000 fba4 	bl	8013444 <SPI_EndRxTxTransaction>
 8012cfc:	4603      	mov	r3, r0
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d002      	beq.n	8012d08 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012d02:	68fb      	ldr	r3, [r7, #12]
 8012d04:	2220      	movs	r2, #32
 8012d06:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8012d08:	68fb      	ldr	r3, [r7, #12]
 8012d0a:	689b      	ldr	r3, [r3, #8]
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d10a      	bne.n	8012d26 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012d10:	2300      	movs	r3, #0
 8012d12:	613b      	str	r3, [r7, #16]
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	681b      	ldr	r3, [r3, #0]
 8012d18:	68db      	ldr	r3, [r3, #12]
 8012d1a:	613b      	str	r3, [r7, #16]
 8012d1c:	68fb      	ldr	r3, [r7, #12]
 8012d1e:	681b      	ldr	r3, [r3, #0]
 8012d20:	689b      	ldr	r3, [r3, #8]
 8012d22:	613b      	str	r3, [r7, #16]
 8012d24:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012d26:	68fb      	ldr	r3, [r7, #12]
 8012d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d002      	beq.n	8012d34 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8012d2e:	2301      	movs	r3, #1
 8012d30:	77fb      	strb	r3, [r7, #31]
 8012d32:	e000      	b.n	8012d36 <HAL_SPI_Transmit+0x24e>
  }

error:
 8012d34:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	2201      	movs	r2, #1
 8012d3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8012d3e:	68fb      	ldr	r3, [r7, #12]
 8012d40:	2200      	movs	r2, #0
 8012d42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012d46:	7ffb      	ldrb	r3, [r7, #31]
}
 8012d48:	4618      	mov	r0, r3
 8012d4a:	3720      	adds	r7, #32
 8012d4c:	46bd      	mov	sp, r7
 8012d4e:	bd80      	pop	{r7, pc}

08012d50 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012d50:	b580      	push	{r7, lr}
 8012d52:	b088      	sub	sp, #32
 8012d54:	af02      	add	r7, sp, #8
 8012d56:	60f8      	str	r0, [r7, #12]
 8012d58:	60b9      	str	r1, [r7, #8]
 8012d5a:	603b      	str	r3, [r7, #0]
 8012d5c:	4613      	mov	r3, r2
 8012d5e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8012d60:	2300      	movs	r3, #0
 8012d62:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8012d64:	68fb      	ldr	r3, [r7, #12]
 8012d66:	685b      	ldr	r3, [r3, #4]
 8012d68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012d6c:	d112      	bne.n	8012d94 <HAL_SPI_Receive+0x44>
 8012d6e:	68fb      	ldr	r3, [r7, #12]
 8012d70:	689b      	ldr	r3, [r3, #8]
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	d10e      	bne.n	8012d94 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8012d76:	68fb      	ldr	r3, [r7, #12]
 8012d78:	2204      	movs	r2, #4
 8012d7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8012d7e:	88fa      	ldrh	r2, [r7, #6]
 8012d80:	683b      	ldr	r3, [r7, #0]
 8012d82:	9300      	str	r3, [sp, #0]
 8012d84:	4613      	mov	r3, r2
 8012d86:	68ba      	ldr	r2, [r7, #8]
 8012d88:	68b9      	ldr	r1, [r7, #8]
 8012d8a:	68f8      	ldr	r0, [r7, #12]
 8012d8c:	f000 f8e9 	bl	8012f62 <HAL_SPI_TransmitReceive>
 8012d90:	4603      	mov	r3, r0
 8012d92:	e0e2      	b.n	8012f5a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012d94:	68fb      	ldr	r3, [r7, #12]
 8012d96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012d9a:	2b01      	cmp	r3, #1
 8012d9c:	d101      	bne.n	8012da2 <HAL_SPI_Receive+0x52>
 8012d9e:	2302      	movs	r3, #2
 8012da0:	e0db      	b.n	8012f5a <HAL_SPI_Receive+0x20a>
 8012da2:	68fb      	ldr	r3, [r7, #12]
 8012da4:	2201      	movs	r2, #1
 8012da6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012daa:	f7fd fcc5 	bl	8010738 <HAL_GetTick>
 8012dae:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8012db0:	68fb      	ldr	r3, [r7, #12]
 8012db2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012db6:	b2db      	uxtb	r3, r3
 8012db8:	2b01      	cmp	r3, #1
 8012dba:	d002      	beq.n	8012dc2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8012dbc:	2302      	movs	r3, #2
 8012dbe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8012dc0:	e0c2      	b.n	8012f48 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8012dc2:	68bb      	ldr	r3, [r7, #8]
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	d002      	beq.n	8012dce <HAL_SPI_Receive+0x7e>
 8012dc8:	88fb      	ldrh	r3, [r7, #6]
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d102      	bne.n	8012dd4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8012dce:	2301      	movs	r3, #1
 8012dd0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8012dd2:	e0b9      	b.n	8012f48 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8012dd4:	68fb      	ldr	r3, [r7, #12]
 8012dd6:	2204      	movs	r2, #4
 8012dd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012ddc:	68fb      	ldr	r3, [r7, #12]
 8012dde:	2200      	movs	r2, #0
 8012de0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8012de2:	68fb      	ldr	r3, [r7, #12]
 8012de4:	68ba      	ldr	r2, [r7, #8]
 8012de6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8012de8:	68fb      	ldr	r3, [r7, #12]
 8012dea:	88fa      	ldrh	r2, [r7, #6]
 8012dec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	88fa      	ldrh	r2, [r7, #6]
 8012df2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8012df4:	68fb      	ldr	r3, [r7, #12]
 8012df6:	2200      	movs	r2, #0
 8012df8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8012dfa:	68fb      	ldr	r3, [r7, #12]
 8012dfc:	2200      	movs	r2, #0
 8012dfe:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8012e00:	68fb      	ldr	r3, [r7, #12]
 8012e02:	2200      	movs	r2, #0
 8012e04:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8012e06:	68fb      	ldr	r3, [r7, #12]
 8012e08:	2200      	movs	r2, #0
 8012e0a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8012e0c:	68fb      	ldr	r3, [r7, #12]
 8012e0e:	2200      	movs	r2, #0
 8012e10:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012e12:	68fb      	ldr	r3, [r7, #12]
 8012e14:	689b      	ldr	r3, [r3, #8]
 8012e16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012e1a:	d107      	bne.n	8012e2c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8012e1c:	68fb      	ldr	r3, [r7, #12]
 8012e1e:	681b      	ldr	r3, [r3, #0]
 8012e20:	681a      	ldr	r2, [r3, #0]
 8012e22:	68fb      	ldr	r3, [r7, #12]
 8012e24:	681b      	ldr	r3, [r3, #0]
 8012e26:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8012e2a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012e2c:	68fb      	ldr	r3, [r7, #12]
 8012e2e:	681b      	ldr	r3, [r3, #0]
 8012e30:	681b      	ldr	r3, [r3, #0]
 8012e32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012e36:	2b40      	cmp	r3, #64	; 0x40
 8012e38:	d007      	beq.n	8012e4a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012e3a:	68fb      	ldr	r3, [r7, #12]
 8012e3c:	681b      	ldr	r3, [r3, #0]
 8012e3e:	681a      	ldr	r2, [r3, #0]
 8012e40:	68fb      	ldr	r3, [r7, #12]
 8012e42:	681b      	ldr	r3, [r3, #0]
 8012e44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012e48:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8012e4a:	68fb      	ldr	r3, [r7, #12]
 8012e4c:	68db      	ldr	r3, [r3, #12]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d162      	bne.n	8012f18 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8012e52:	e02e      	b.n	8012eb2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8012e54:	68fb      	ldr	r3, [r7, #12]
 8012e56:	681b      	ldr	r3, [r3, #0]
 8012e58:	689b      	ldr	r3, [r3, #8]
 8012e5a:	f003 0301 	and.w	r3, r3, #1
 8012e5e:	2b01      	cmp	r3, #1
 8012e60:	d115      	bne.n	8012e8e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8012e62:	68fb      	ldr	r3, [r7, #12]
 8012e64:	681b      	ldr	r3, [r3, #0]
 8012e66:	f103 020c 	add.w	r2, r3, #12
 8012e6a:	68fb      	ldr	r3, [r7, #12]
 8012e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012e6e:	7812      	ldrb	r2, [r2, #0]
 8012e70:	b2d2      	uxtb	r2, r2
 8012e72:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8012e74:	68fb      	ldr	r3, [r7, #12]
 8012e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012e78:	1c5a      	adds	r2, r3, #1
 8012e7a:	68fb      	ldr	r3, [r7, #12]
 8012e7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012e7e:	68fb      	ldr	r3, [r7, #12]
 8012e80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012e82:	b29b      	uxth	r3, r3
 8012e84:	3b01      	subs	r3, #1
 8012e86:	b29a      	uxth	r2, r3
 8012e88:	68fb      	ldr	r3, [r7, #12]
 8012e8a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8012e8c:	e011      	b.n	8012eb2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012e8e:	f7fd fc53 	bl	8010738 <HAL_GetTick>
 8012e92:	4602      	mov	r2, r0
 8012e94:	693b      	ldr	r3, [r7, #16]
 8012e96:	1ad3      	subs	r3, r2, r3
 8012e98:	683a      	ldr	r2, [r7, #0]
 8012e9a:	429a      	cmp	r2, r3
 8012e9c:	d803      	bhi.n	8012ea6 <HAL_SPI_Receive+0x156>
 8012e9e:	683b      	ldr	r3, [r7, #0]
 8012ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ea4:	d102      	bne.n	8012eac <HAL_SPI_Receive+0x15c>
 8012ea6:	683b      	ldr	r3, [r7, #0]
 8012ea8:	2b00      	cmp	r3, #0
 8012eaa:	d102      	bne.n	8012eb2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8012eac:	2303      	movs	r3, #3
 8012eae:	75fb      	strb	r3, [r7, #23]
          goto error;
 8012eb0:	e04a      	b.n	8012f48 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8012eb2:	68fb      	ldr	r3, [r7, #12]
 8012eb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012eb6:	b29b      	uxth	r3, r3
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	d1cb      	bne.n	8012e54 <HAL_SPI_Receive+0x104>
 8012ebc:	e031      	b.n	8012f22 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8012ebe:	68fb      	ldr	r3, [r7, #12]
 8012ec0:	681b      	ldr	r3, [r3, #0]
 8012ec2:	689b      	ldr	r3, [r3, #8]
 8012ec4:	f003 0301 	and.w	r3, r3, #1
 8012ec8:	2b01      	cmp	r3, #1
 8012eca:	d113      	bne.n	8012ef4 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8012ecc:	68fb      	ldr	r3, [r7, #12]
 8012ece:	681b      	ldr	r3, [r3, #0]
 8012ed0:	68da      	ldr	r2, [r3, #12]
 8012ed2:	68fb      	ldr	r3, [r7, #12]
 8012ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ed6:	b292      	uxth	r2, r2
 8012ed8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8012eda:	68fb      	ldr	r3, [r7, #12]
 8012edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ede:	1c9a      	adds	r2, r3, #2
 8012ee0:	68fb      	ldr	r3, [r7, #12]
 8012ee2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012ee4:	68fb      	ldr	r3, [r7, #12]
 8012ee6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012ee8:	b29b      	uxth	r3, r3
 8012eea:	3b01      	subs	r3, #1
 8012eec:	b29a      	uxth	r2, r3
 8012eee:	68fb      	ldr	r3, [r7, #12]
 8012ef0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8012ef2:	e011      	b.n	8012f18 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012ef4:	f7fd fc20 	bl	8010738 <HAL_GetTick>
 8012ef8:	4602      	mov	r2, r0
 8012efa:	693b      	ldr	r3, [r7, #16]
 8012efc:	1ad3      	subs	r3, r2, r3
 8012efe:	683a      	ldr	r2, [r7, #0]
 8012f00:	429a      	cmp	r2, r3
 8012f02:	d803      	bhi.n	8012f0c <HAL_SPI_Receive+0x1bc>
 8012f04:	683b      	ldr	r3, [r7, #0]
 8012f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f0a:	d102      	bne.n	8012f12 <HAL_SPI_Receive+0x1c2>
 8012f0c:	683b      	ldr	r3, [r7, #0]
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d102      	bne.n	8012f18 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8012f12:	2303      	movs	r3, #3
 8012f14:	75fb      	strb	r3, [r7, #23]
          goto error;
 8012f16:	e017      	b.n	8012f48 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8012f18:	68fb      	ldr	r3, [r7, #12]
 8012f1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012f1c:	b29b      	uxth	r3, r3
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d1cd      	bne.n	8012ebe <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012f22:	693a      	ldr	r2, [r7, #16]
 8012f24:	6839      	ldr	r1, [r7, #0]
 8012f26:	68f8      	ldr	r0, [r7, #12]
 8012f28:	f000 fa27 	bl	801337a <SPI_EndRxTransaction>
 8012f2c:	4603      	mov	r3, r0
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d002      	beq.n	8012f38 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012f32:	68fb      	ldr	r3, [r7, #12]
 8012f34:	2220      	movs	r2, #32
 8012f36:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	d002      	beq.n	8012f46 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8012f40:	2301      	movs	r3, #1
 8012f42:	75fb      	strb	r3, [r7, #23]
 8012f44:	e000      	b.n	8012f48 <HAL_SPI_Receive+0x1f8>
  }

error :
 8012f46:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	2201      	movs	r2, #1
 8012f4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8012f50:	68fb      	ldr	r3, [r7, #12]
 8012f52:	2200      	movs	r2, #0
 8012f54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012f58:	7dfb      	ldrb	r3, [r7, #23]
}
 8012f5a:	4618      	mov	r0, r3
 8012f5c:	3718      	adds	r7, #24
 8012f5e:	46bd      	mov	sp, r7
 8012f60:	bd80      	pop	{r7, pc}

08012f62 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8012f62:	b580      	push	{r7, lr}
 8012f64:	b08c      	sub	sp, #48	; 0x30
 8012f66:	af00      	add	r7, sp, #0
 8012f68:	60f8      	str	r0, [r7, #12]
 8012f6a:	60b9      	str	r1, [r7, #8]
 8012f6c:	607a      	str	r2, [r7, #4]
 8012f6e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8012f70:	2301      	movs	r3, #1
 8012f72:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8012f74:	2300      	movs	r3, #0
 8012f76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012f7a:	68fb      	ldr	r3, [r7, #12]
 8012f7c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012f80:	2b01      	cmp	r3, #1
 8012f82:	d101      	bne.n	8012f88 <HAL_SPI_TransmitReceive+0x26>
 8012f84:	2302      	movs	r3, #2
 8012f86:	e18a      	b.n	801329e <HAL_SPI_TransmitReceive+0x33c>
 8012f88:	68fb      	ldr	r3, [r7, #12]
 8012f8a:	2201      	movs	r2, #1
 8012f8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012f90:	f7fd fbd2 	bl	8010738 <HAL_GetTick>
 8012f94:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8012f96:	68fb      	ldr	r3, [r7, #12]
 8012f98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012f9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8012fa0:	68fb      	ldr	r3, [r7, #12]
 8012fa2:	685b      	ldr	r3, [r3, #4]
 8012fa4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8012fa6:	887b      	ldrh	r3, [r7, #2]
 8012fa8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8012faa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012fae:	2b01      	cmp	r3, #1
 8012fb0:	d00f      	beq.n	8012fd2 <HAL_SPI_TransmitReceive+0x70>
 8012fb2:	69fb      	ldr	r3, [r7, #28]
 8012fb4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012fb8:	d107      	bne.n	8012fca <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8012fba:	68fb      	ldr	r3, [r7, #12]
 8012fbc:	689b      	ldr	r3, [r3, #8]
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d103      	bne.n	8012fca <HAL_SPI_TransmitReceive+0x68>
 8012fc2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012fc6:	2b04      	cmp	r3, #4
 8012fc8:	d003      	beq.n	8012fd2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8012fca:	2302      	movs	r3, #2
 8012fcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8012fd0:	e15b      	b.n	801328a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8012fd2:	68bb      	ldr	r3, [r7, #8]
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d005      	beq.n	8012fe4 <HAL_SPI_TransmitReceive+0x82>
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d002      	beq.n	8012fe4 <HAL_SPI_TransmitReceive+0x82>
 8012fde:	887b      	ldrh	r3, [r7, #2]
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d103      	bne.n	8012fec <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8012fe4:	2301      	movs	r3, #1
 8012fe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8012fea:	e14e      	b.n	801328a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8012fec:	68fb      	ldr	r3, [r7, #12]
 8012fee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012ff2:	b2db      	uxtb	r3, r3
 8012ff4:	2b04      	cmp	r3, #4
 8012ff6:	d003      	beq.n	8013000 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8012ff8:	68fb      	ldr	r3, [r7, #12]
 8012ffa:	2205      	movs	r2, #5
 8012ffc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013000:	68fb      	ldr	r3, [r7, #12]
 8013002:	2200      	movs	r2, #0
 8013004:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8013006:	68fb      	ldr	r3, [r7, #12]
 8013008:	687a      	ldr	r2, [r7, #4]
 801300a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	887a      	ldrh	r2, [r7, #2]
 8013010:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8013012:	68fb      	ldr	r3, [r7, #12]
 8013014:	887a      	ldrh	r2, [r7, #2]
 8013016:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	68ba      	ldr	r2, [r7, #8]
 801301c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 801301e:	68fb      	ldr	r3, [r7, #12]
 8013020:	887a      	ldrh	r2, [r7, #2]
 8013022:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	887a      	ldrh	r2, [r7, #2]
 8013028:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	2200      	movs	r2, #0
 801302e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8013030:	68fb      	ldr	r3, [r7, #12]
 8013032:	2200      	movs	r2, #0
 8013034:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013036:	68fb      	ldr	r3, [r7, #12]
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	681b      	ldr	r3, [r3, #0]
 801303c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013040:	2b40      	cmp	r3, #64	; 0x40
 8013042:	d007      	beq.n	8013054 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	681b      	ldr	r3, [r3, #0]
 8013048:	681a      	ldr	r2, [r3, #0]
 801304a:	68fb      	ldr	r3, [r7, #12]
 801304c:	681b      	ldr	r3, [r3, #0]
 801304e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013052:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8013054:	68fb      	ldr	r3, [r7, #12]
 8013056:	68db      	ldr	r3, [r3, #12]
 8013058:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801305c:	d178      	bne.n	8013150 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801305e:	68fb      	ldr	r3, [r7, #12]
 8013060:	685b      	ldr	r3, [r3, #4]
 8013062:	2b00      	cmp	r3, #0
 8013064:	d002      	beq.n	801306c <HAL_SPI_TransmitReceive+0x10a>
 8013066:	8b7b      	ldrh	r3, [r7, #26]
 8013068:	2b01      	cmp	r3, #1
 801306a:	d166      	bne.n	801313a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801306c:	68fb      	ldr	r3, [r7, #12]
 801306e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013070:	881a      	ldrh	r2, [r3, #0]
 8013072:	68fb      	ldr	r3, [r7, #12]
 8013074:	681b      	ldr	r3, [r3, #0]
 8013076:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8013078:	68fb      	ldr	r3, [r7, #12]
 801307a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801307c:	1c9a      	adds	r2, r3, #2
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8013082:	68fb      	ldr	r3, [r7, #12]
 8013084:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013086:	b29b      	uxth	r3, r3
 8013088:	3b01      	subs	r3, #1
 801308a:	b29a      	uxth	r2, r3
 801308c:	68fb      	ldr	r3, [r7, #12]
 801308e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013090:	e053      	b.n	801313a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8013092:	68fb      	ldr	r3, [r7, #12]
 8013094:	681b      	ldr	r3, [r3, #0]
 8013096:	689b      	ldr	r3, [r3, #8]
 8013098:	f003 0302 	and.w	r3, r3, #2
 801309c:	2b02      	cmp	r3, #2
 801309e:	d11b      	bne.n	80130d8 <HAL_SPI_TransmitReceive+0x176>
 80130a0:	68fb      	ldr	r3, [r7, #12]
 80130a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80130a4:	b29b      	uxth	r3, r3
 80130a6:	2b00      	cmp	r3, #0
 80130a8:	d016      	beq.n	80130d8 <HAL_SPI_TransmitReceive+0x176>
 80130aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130ac:	2b01      	cmp	r3, #1
 80130ae:	d113      	bne.n	80130d8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80130b0:	68fb      	ldr	r3, [r7, #12]
 80130b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80130b4:	881a      	ldrh	r2, [r3, #0]
 80130b6:	68fb      	ldr	r3, [r7, #12]
 80130b8:	681b      	ldr	r3, [r3, #0]
 80130ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80130bc:	68fb      	ldr	r3, [r7, #12]
 80130be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80130c0:	1c9a      	adds	r2, r3, #2
 80130c2:	68fb      	ldr	r3, [r7, #12]
 80130c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80130c6:	68fb      	ldr	r3, [r7, #12]
 80130c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80130ca:	b29b      	uxth	r3, r3
 80130cc:	3b01      	subs	r3, #1
 80130ce:	b29a      	uxth	r2, r3
 80130d0:	68fb      	ldr	r3, [r7, #12]
 80130d2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80130d4:	2300      	movs	r3, #0
 80130d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80130d8:	68fb      	ldr	r3, [r7, #12]
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	689b      	ldr	r3, [r3, #8]
 80130de:	f003 0301 	and.w	r3, r3, #1
 80130e2:	2b01      	cmp	r3, #1
 80130e4:	d119      	bne.n	801311a <HAL_SPI_TransmitReceive+0x1b8>
 80130e6:	68fb      	ldr	r3, [r7, #12]
 80130e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80130ea:	b29b      	uxth	r3, r3
 80130ec:	2b00      	cmp	r3, #0
 80130ee:	d014      	beq.n	801311a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80130f0:	68fb      	ldr	r3, [r7, #12]
 80130f2:	681b      	ldr	r3, [r3, #0]
 80130f4:	68da      	ldr	r2, [r3, #12]
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80130fa:	b292      	uxth	r2, r2
 80130fc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80130fe:	68fb      	ldr	r3, [r7, #12]
 8013100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013102:	1c9a      	adds	r2, r3, #2
 8013104:	68fb      	ldr	r3, [r7, #12]
 8013106:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8013108:	68fb      	ldr	r3, [r7, #12]
 801310a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801310c:	b29b      	uxth	r3, r3
 801310e:	3b01      	subs	r3, #1
 8013110:	b29a      	uxth	r2, r3
 8013112:	68fb      	ldr	r3, [r7, #12]
 8013114:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8013116:	2301      	movs	r3, #1
 8013118:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 801311a:	f7fd fb0d 	bl	8010738 <HAL_GetTick>
 801311e:	4602      	mov	r2, r0
 8013120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013122:	1ad3      	subs	r3, r2, r3
 8013124:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013126:	429a      	cmp	r2, r3
 8013128:	d807      	bhi.n	801313a <HAL_SPI_TransmitReceive+0x1d8>
 801312a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801312c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013130:	d003      	beq.n	801313a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8013132:	2303      	movs	r3, #3
 8013134:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8013138:	e0a7      	b.n	801328a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801313a:	68fb      	ldr	r3, [r7, #12]
 801313c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801313e:	b29b      	uxth	r3, r3
 8013140:	2b00      	cmp	r3, #0
 8013142:	d1a6      	bne.n	8013092 <HAL_SPI_TransmitReceive+0x130>
 8013144:	68fb      	ldr	r3, [r7, #12]
 8013146:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013148:	b29b      	uxth	r3, r3
 801314a:	2b00      	cmp	r3, #0
 801314c:	d1a1      	bne.n	8013092 <HAL_SPI_TransmitReceive+0x130>
 801314e:	e07c      	b.n	801324a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8013150:	68fb      	ldr	r3, [r7, #12]
 8013152:	685b      	ldr	r3, [r3, #4]
 8013154:	2b00      	cmp	r3, #0
 8013156:	d002      	beq.n	801315e <HAL_SPI_TransmitReceive+0x1fc>
 8013158:	8b7b      	ldrh	r3, [r7, #26]
 801315a:	2b01      	cmp	r3, #1
 801315c:	d16b      	bne.n	8013236 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	330c      	adds	r3, #12
 8013168:	7812      	ldrb	r2, [r2, #0]
 801316a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013170:	1c5a      	adds	r2, r3, #1
 8013172:	68fb      	ldr	r3, [r7, #12]
 8013174:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8013176:	68fb      	ldr	r3, [r7, #12]
 8013178:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801317a:	b29b      	uxth	r3, r3
 801317c:	3b01      	subs	r3, #1
 801317e:	b29a      	uxth	r2, r3
 8013180:	68fb      	ldr	r3, [r7, #12]
 8013182:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013184:	e057      	b.n	8013236 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8013186:	68fb      	ldr	r3, [r7, #12]
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	689b      	ldr	r3, [r3, #8]
 801318c:	f003 0302 	and.w	r3, r3, #2
 8013190:	2b02      	cmp	r3, #2
 8013192:	d11c      	bne.n	80131ce <HAL_SPI_TransmitReceive+0x26c>
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013198:	b29b      	uxth	r3, r3
 801319a:	2b00      	cmp	r3, #0
 801319c:	d017      	beq.n	80131ce <HAL_SPI_TransmitReceive+0x26c>
 801319e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131a0:	2b01      	cmp	r3, #1
 80131a2:	d114      	bne.n	80131ce <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80131a4:	68fb      	ldr	r3, [r7, #12]
 80131a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	681b      	ldr	r3, [r3, #0]
 80131ac:	330c      	adds	r3, #12
 80131ae:	7812      	ldrb	r2, [r2, #0]
 80131b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80131b6:	1c5a      	adds	r2, r3, #1
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80131bc:	68fb      	ldr	r3, [r7, #12]
 80131be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80131c0:	b29b      	uxth	r3, r3
 80131c2:	3b01      	subs	r3, #1
 80131c4:	b29a      	uxth	r2, r3
 80131c6:	68fb      	ldr	r3, [r7, #12]
 80131c8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80131ca:	2300      	movs	r3, #0
 80131cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80131ce:	68fb      	ldr	r3, [r7, #12]
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	689b      	ldr	r3, [r3, #8]
 80131d4:	f003 0301 	and.w	r3, r3, #1
 80131d8:	2b01      	cmp	r3, #1
 80131da:	d119      	bne.n	8013210 <HAL_SPI_TransmitReceive+0x2ae>
 80131dc:	68fb      	ldr	r3, [r7, #12]
 80131de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80131e0:	b29b      	uxth	r3, r3
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d014      	beq.n	8013210 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	681b      	ldr	r3, [r3, #0]
 80131ea:	68da      	ldr	r2, [r3, #12]
 80131ec:	68fb      	ldr	r3, [r7, #12]
 80131ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80131f0:	b2d2      	uxtb	r2, r2
 80131f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80131f4:	68fb      	ldr	r3, [r7, #12]
 80131f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80131f8:	1c5a      	adds	r2, r3, #1
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80131fe:	68fb      	ldr	r3, [r7, #12]
 8013200:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013202:	b29b      	uxth	r3, r3
 8013204:	3b01      	subs	r3, #1
 8013206:	b29a      	uxth	r2, r3
 8013208:	68fb      	ldr	r3, [r7, #12]
 801320a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801320c:	2301      	movs	r3, #1
 801320e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8013210:	f7fd fa92 	bl	8010738 <HAL_GetTick>
 8013214:	4602      	mov	r2, r0
 8013216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013218:	1ad3      	subs	r3, r2, r3
 801321a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801321c:	429a      	cmp	r2, r3
 801321e:	d803      	bhi.n	8013228 <HAL_SPI_TransmitReceive+0x2c6>
 8013220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013226:	d102      	bne.n	801322e <HAL_SPI_TransmitReceive+0x2cc>
 8013228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801322a:	2b00      	cmp	r3, #0
 801322c:	d103      	bne.n	8013236 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 801322e:	2303      	movs	r3, #3
 8013230:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8013234:	e029      	b.n	801328a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013236:	68fb      	ldr	r3, [r7, #12]
 8013238:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801323a:	b29b      	uxth	r3, r3
 801323c:	2b00      	cmp	r3, #0
 801323e:	d1a2      	bne.n	8013186 <HAL_SPI_TransmitReceive+0x224>
 8013240:	68fb      	ldr	r3, [r7, #12]
 8013242:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013244:	b29b      	uxth	r3, r3
 8013246:	2b00      	cmp	r3, #0
 8013248:	d19d      	bne.n	8013186 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 801324a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801324c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801324e:	68f8      	ldr	r0, [r7, #12]
 8013250:	f000 f8f8 	bl	8013444 <SPI_EndRxTxTransaction>
 8013254:	4603      	mov	r3, r0
 8013256:	2b00      	cmp	r3, #0
 8013258:	d006      	beq.n	8013268 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 801325a:	2301      	movs	r3, #1
 801325c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8013260:	68fb      	ldr	r3, [r7, #12]
 8013262:	2220      	movs	r2, #32
 8013264:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8013266:	e010      	b.n	801328a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8013268:	68fb      	ldr	r3, [r7, #12]
 801326a:	689b      	ldr	r3, [r3, #8]
 801326c:	2b00      	cmp	r3, #0
 801326e:	d10b      	bne.n	8013288 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8013270:	2300      	movs	r3, #0
 8013272:	617b      	str	r3, [r7, #20]
 8013274:	68fb      	ldr	r3, [r7, #12]
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	68db      	ldr	r3, [r3, #12]
 801327a:	617b      	str	r3, [r7, #20]
 801327c:	68fb      	ldr	r3, [r7, #12]
 801327e:	681b      	ldr	r3, [r3, #0]
 8013280:	689b      	ldr	r3, [r3, #8]
 8013282:	617b      	str	r3, [r7, #20]
 8013284:	697b      	ldr	r3, [r7, #20]
 8013286:	e000      	b.n	801328a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8013288:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 801328a:	68fb      	ldr	r3, [r7, #12]
 801328c:	2201      	movs	r2, #1
 801328e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8013292:	68fb      	ldr	r3, [r7, #12]
 8013294:	2200      	movs	r2, #0
 8013296:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 801329a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 801329e:	4618      	mov	r0, r3
 80132a0:	3730      	adds	r7, #48	; 0x30
 80132a2:	46bd      	mov	sp, r7
 80132a4:	bd80      	pop	{r7, pc}

080132a6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80132a6:	b580      	push	{r7, lr}
 80132a8:	b084      	sub	sp, #16
 80132aa:	af00      	add	r7, sp, #0
 80132ac:	60f8      	str	r0, [r7, #12]
 80132ae:	60b9      	str	r1, [r7, #8]
 80132b0:	603b      	str	r3, [r7, #0]
 80132b2:	4613      	mov	r3, r2
 80132b4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80132b6:	e04c      	b.n	8013352 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80132b8:	683b      	ldr	r3, [r7, #0]
 80132ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80132be:	d048      	beq.n	8013352 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80132c0:	f7fd fa3a 	bl	8010738 <HAL_GetTick>
 80132c4:	4602      	mov	r2, r0
 80132c6:	69bb      	ldr	r3, [r7, #24]
 80132c8:	1ad3      	subs	r3, r2, r3
 80132ca:	683a      	ldr	r2, [r7, #0]
 80132cc:	429a      	cmp	r2, r3
 80132ce:	d902      	bls.n	80132d6 <SPI_WaitFlagStateUntilTimeout+0x30>
 80132d0:	683b      	ldr	r3, [r7, #0]
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d13d      	bne.n	8013352 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80132d6:	68fb      	ldr	r3, [r7, #12]
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	685a      	ldr	r2, [r3, #4]
 80132dc:	68fb      	ldr	r3, [r7, #12]
 80132de:	681b      	ldr	r3, [r3, #0]
 80132e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80132e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80132e6:	68fb      	ldr	r3, [r7, #12]
 80132e8:	685b      	ldr	r3, [r3, #4]
 80132ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80132ee:	d111      	bne.n	8013314 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80132f0:	68fb      	ldr	r3, [r7, #12]
 80132f2:	689b      	ldr	r3, [r3, #8]
 80132f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80132f8:	d004      	beq.n	8013304 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80132fa:	68fb      	ldr	r3, [r7, #12]
 80132fc:	689b      	ldr	r3, [r3, #8]
 80132fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013302:	d107      	bne.n	8013314 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8013304:	68fb      	ldr	r3, [r7, #12]
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	681a      	ldr	r2, [r3, #0]
 801330a:	68fb      	ldr	r3, [r7, #12]
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013312:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8013314:	68fb      	ldr	r3, [r7, #12]
 8013316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013318:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801331c:	d10f      	bne.n	801333e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 801331e:	68fb      	ldr	r3, [r7, #12]
 8013320:	681b      	ldr	r3, [r3, #0]
 8013322:	681a      	ldr	r2, [r3, #0]
 8013324:	68fb      	ldr	r3, [r7, #12]
 8013326:	681b      	ldr	r3, [r3, #0]
 8013328:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 801332c:	601a      	str	r2, [r3, #0]
 801332e:	68fb      	ldr	r3, [r7, #12]
 8013330:	681b      	ldr	r3, [r3, #0]
 8013332:	681a      	ldr	r2, [r3, #0]
 8013334:	68fb      	ldr	r3, [r7, #12]
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801333c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801333e:	68fb      	ldr	r3, [r7, #12]
 8013340:	2201      	movs	r2, #1
 8013342:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	2200      	movs	r2, #0
 801334a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 801334e:	2303      	movs	r3, #3
 8013350:	e00f      	b.n	8013372 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8013352:	68fb      	ldr	r3, [r7, #12]
 8013354:	681b      	ldr	r3, [r3, #0]
 8013356:	689a      	ldr	r2, [r3, #8]
 8013358:	68bb      	ldr	r3, [r7, #8]
 801335a:	4013      	ands	r3, r2
 801335c:	68ba      	ldr	r2, [r7, #8]
 801335e:	429a      	cmp	r2, r3
 8013360:	bf0c      	ite	eq
 8013362:	2301      	moveq	r3, #1
 8013364:	2300      	movne	r3, #0
 8013366:	b2db      	uxtb	r3, r3
 8013368:	461a      	mov	r2, r3
 801336a:	79fb      	ldrb	r3, [r7, #7]
 801336c:	429a      	cmp	r2, r3
 801336e:	d1a3      	bne.n	80132b8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8013370:	2300      	movs	r3, #0
}
 8013372:	4618      	mov	r0, r3
 8013374:	3710      	adds	r7, #16
 8013376:	46bd      	mov	sp, r7
 8013378:	bd80      	pop	{r7, pc}

0801337a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 801337a:	b580      	push	{r7, lr}
 801337c:	b086      	sub	sp, #24
 801337e:	af02      	add	r7, sp, #8
 8013380:	60f8      	str	r0, [r7, #12]
 8013382:	60b9      	str	r1, [r7, #8]
 8013384:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	685b      	ldr	r3, [r3, #4]
 801338a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801338e:	d111      	bne.n	80133b4 <SPI_EndRxTransaction+0x3a>
 8013390:	68fb      	ldr	r3, [r7, #12]
 8013392:	689b      	ldr	r3, [r3, #8]
 8013394:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013398:	d004      	beq.n	80133a4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801339a:	68fb      	ldr	r3, [r7, #12]
 801339c:	689b      	ldr	r3, [r3, #8]
 801339e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80133a2:	d107      	bne.n	80133b4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80133a4:	68fb      	ldr	r3, [r7, #12]
 80133a6:	681b      	ldr	r3, [r3, #0]
 80133a8:	681a      	ldr	r2, [r3, #0]
 80133aa:	68fb      	ldr	r3, [r7, #12]
 80133ac:	681b      	ldr	r3, [r3, #0]
 80133ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80133b2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80133b4:	68fb      	ldr	r3, [r7, #12]
 80133b6:	685b      	ldr	r3, [r3, #4]
 80133b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80133bc:	d12a      	bne.n	8013414 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80133be:	68fb      	ldr	r3, [r7, #12]
 80133c0:	689b      	ldr	r3, [r3, #8]
 80133c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80133c6:	d012      	beq.n	80133ee <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	9300      	str	r3, [sp, #0]
 80133cc:	68bb      	ldr	r3, [r7, #8]
 80133ce:	2200      	movs	r2, #0
 80133d0:	2180      	movs	r1, #128	; 0x80
 80133d2:	68f8      	ldr	r0, [r7, #12]
 80133d4:	f7ff ff67 	bl	80132a6 <SPI_WaitFlagStateUntilTimeout>
 80133d8:	4603      	mov	r3, r0
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d02d      	beq.n	801343a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80133e2:	f043 0220 	orr.w	r2, r3, #32
 80133e6:	68fb      	ldr	r3, [r7, #12]
 80133e8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80133ea:	2303      	movs	r3, #3
 80133ec:	e026      	b.n	801343c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	9300      	str	r3, [sp, #0]
 80133f2:	68bb      	ldr	r3, [r7, #8]
 80133f4:	2200      	movs	r2, #0
 80133f6:	2101      	movs	r1, #1
 80133f8:	68f8      	ldr	r0, [r7, #12]
 80133fa:	f7ff ff54 	bl	80132a6 <SPI_WaitFlagStateUntilTimeout>
 80133fe:	4603      	mov	r3, r0
 8013400:	2b00      	cmp	r3, #0
 8013402:	d01a      	beq.n	801343a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8013404:	68fb      	ldr	r3, [r7, #12]
 8013406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013408:	f043 0220 	orr.w	r2, r3, #32
 801340c:	68fb      	ldr	r3, [r7, #12]
 801340e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8013410:	2303      	movs	r3, #3
 8013412:	e013      	b.n	801343c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	9300      	str	r3, [sp, #0]
 8013418:	68bb      	ldr	r3, [r7, #8]
 801341a:	2200      	movs	r2, #0
 801341c:	2101      	movs	r1, #1
 801341e:	68f8      	ldr	r0, [r7, #12]
 8013420:	f7ff ff41 	bl	80132a6 <SPI_WaitFlagStateUntilTimeout>
 8013424:	4603      	mov	r3, r0
 8013426:	2b00      	cmp	r3, #0
 8013428:	d007      	beq.n	801343a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801342e:	f043 0220 	orr.w	r2, r3, #32
 8013432:	68fb      	ldr	r3, [r7, #12]
 8013434:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8013436:	2303      	movs	r3, #3
 8013438:	e000      	b.n	801343c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 801343a:	2300      	movs	r3, #0
}
 801343c:	4618      	mov	r0, r3
 801343e:	3710      	adds	r7, #16
 8013440:	46bd      	mov	sp, r7
 8013442:	bd80      	pop	{r7, pc}

08013444 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8013444:	b580      	push	{r7, lr}
 8013446:	b088      	sub	sp, #32
 8013448:	af02      	add	r7, sp, #8
 801344a:	60f8      	str	r0, [r7, #12]
 801344c:	60b9      	str	r1, [r7, #8]
 801344e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8013450:	4b1b      	ldr	r3, [pc, #108]	; (80134c0 <SPI_EndRxTxTransaction+0x7c>)
 8013452:	681b      	ldr	r3, [r3, #0]
 8013454:	4a1b      	ldr	r2, [pc, #108]	; (80134c4 <SPI_EndRxTxTransaction+0x80>)
 8013456:	fba2 2303 	umull	r2, r3, r2, r3
 801345a:	0d5b      	lsrs	r3, r3, #21
 801345c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8013460:	fb02 f303 	mul.w	r3, r2, r3
 8013464:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8013466:	68fb      	ldr	r3, [r7, #12]
 8013468:	685b      	ldr	r3, [r3, #4]
 801346a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801346e:	d112      	bne.n	8013496 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	9300      	str	r3, [sp, #0]
 8013474:	68bb      	ldr	r3, [r7, #8]
 8013476:	2200      	movs	r2, #0
 8013478:	2180      	movs	r1, #128	; 0x80
 801347a:	68f8      	ldr	r0, [r7, #12]
 801347c:	f7ff ff13 	bl	80132a6 <SPI_WaitFlagStateUntilTimeout>
 8013480:	4603      	mov	r3, r0
 8013482:	2b00      	cmp	r3, #0
 8013484:	d016      	beq.n	80134b4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801348a:	f043 0220 	orr.w	r2, r3, #32
 801348e:	68fb      	ldr	r3, [r7, #12]
 8013490:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8013492:	2303      	movs	r3, #3
 8013494:	e00f      	b.n	80134b6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8013496:	697b      	ldr	r3, [r7, #20]
 8013498:	2b00      	cmp	r3, #0
 801349a:	d00a      	beq.n	80134b2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 801349c:	697b      	ldr	r3, [r7, #20]
 801349e:	3b01      	subs	r3, #1
 80134a0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80134a2:	68fb      	ldr	r3, [r7, #12]
 80134a4:	681b      	ldr	r3, [r3, #0]
 80134a6:	689b      	ldr	r3, [r3, #8]
 80134a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80134ac:	2b80      	cmp	r3, #128	; 0x80
 80134ae:	d0f2      	beq.n	8013496 <SPI_EndRxTxTransaction+0x52>
 80134b0:	e000      	b.n	80134b4 <SPI_EndRxTxTransaction+0x70>
        break;
 80134b2:	bf00      	nop
  }

  return HAL_OK;
 80134b4:	2300      	movs	r3, #0
}
 80134b6:	4618      	mov	r0, r3
 80134b8:	3718      	adds	r7, #24
 80134ba:	46bd      	mov	sp, r7
 80134bc:	bd80      	pop	{r7, pc}
 80134be:	bf00      	nop
 80134c0:	20000020 	.word	0x20000020
 80134c4:	165e9f81 	.word	0x165e9f81

080134c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80134c8:	b580      	push	{r7, lr}
 80134ca:	b082      	sub	sp, #8
 80134cc:	af00      	add	r7, sp, #0
 80134ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d101      	bne.n	80134da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80134d6:	2301      	movs	r3, #1
 80134d8:	e01d      	b.n	8013516 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80134e0:	b2db      	uxtb	r3, r3
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d106      	bne.n	80134f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	2200      	movs	r2, #0
 80134ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80134ee:	6878      	ldr	r0, [r7, #4]
 80134f0:	f7fb fa5c 	bl	800e9ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	2202      	movs	r2, #2
 80134f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80134fc:	687b      	ldr	r3, [r7, #4]
 80134fe:	681a      	ldr	r2, [r3, #0]
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	3304      	adds	r3, #4
 8013504:	4619      	mov	r1, r3
 8013506:	4610      	mov	r0, r2
 8013508:	f000 fe96 	bl	8014238 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801350c:	687b      	ldr	r3, [r7, #4]
 801350e:	2201      	movs	r2, #1
 8013510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8013514:	2300      	movs	r3, #0
}
 8013516:	4618      	mov	r0, r3
 8013518:	3708      	adds	r7, #8
 801351a:	46bd      	mov	sp, r7
 801351c:	bd80      	pop	{r7, pc}

0801351e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 801351e:	b480      	push	{r7}
 8013520:	b085      	sub	sp, #20
 8013522:	af00      	add	r7, sp, #0
 8013524:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	681b      	ldr	r3, [r3, #0]
 801352a:	68da      	ldr	r2, [r3, #12]
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	681b      	ldr	r3, [r3, #0]
 8013530:	f042 0201 	orr.w	r2, r2, #1
 8013534:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	689b      	ldr	r3, [r3, #8]
 801353c:	f003 0307 	and.w	r3, r3, #7
 8013540:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013542:	68fb      	ldr	r3, [r7, #12]
 8013544:	2b06      	cmp	r3, #6
 8013546:	d007      	beq.n	8013558 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	681b      	ldr	r3, [r3, #0]
 801354c:	681a      	ldr	r2, [r3, #0]
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	681b      	ldr	r3, [r3, #0]
 8013552:	f042 0201 	orr.w	r2, r2, #1
 8013556:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8013558:	2300      	movs	r3, #0
}
 801355a:	4618      	mov	r0, r3
 801355c:	3714      	adds	r7, #20
 801355e:	46bd      	mov	sp, r7
 8013560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013564:	4770      	bx	lr

08013566 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8013566:	b480      	push	{r7}
 8013568:	b083      	sub	sp, #12
 801356a:	af00      	add	r7, sp, #0
 801356c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	681b      	ldr	r3, [r3, #0]
 8013572:	68da      	ldr	r2, [r3, #12]
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	f022 0201 	bic.w	r2, r2, #1
 801357c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	6a1a      	ldr	r2, [r3, #32]
 8013584:	f241 1311 	movw	r3, #4369	; 0x1111
 8013588:	4013      	ands	r3, r2
 801358a:	2b00      	cmp	r3, #0
 801358c:	d10f      	bne.n	80135ae <HAL_TIM_Base_Stop_IT+0x48>
 801358e:	687b      	ldr	r3, [r7, #4]
 8013590:	681b      	ldr	r3, [r3, #0]
 8013592:	6a1a      	ldr	r2, [r3, #32]
 8013594:	f240 4344 	movw	r3, #1092	; 0x444
 8013598:	4013      	ands	r3, r2
 801359a:	2b00      	cmp	r3, #0
 801359c:	d107      	bne.n	80135ae <HAL_TIM_Base_Stop_IT+0x48>
 801359e:	687b      	ldr	r3, [r7, #4]
 80135a0:	681b      	ldr	r3, [r3, #0]
 80135a2:	681a      	ldr	r2, [r3, #0]
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	681b      	ldr	r3, [r3, #0]
 80135a8:	f022 0201 	bic.w	r2, r2, #1
 80135ac:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80135ae:	2300      	movs	r3, #0
}
 80135b0:	4618      	mov	r0, r3
 80135b2:	370c      	adds	r7, #12
 80135b4:	46bd      	mov	sp, r7
 80135b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135ba:	4770      	bx	lr

080135bc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80135bc:	b580      	push	{r7, lr}
 80135be:	b082      	sub	sp, #8
 80135c0:	af00      	add	r7, sp, #0
 80135c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	d101      	bne.n	80135ce <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80135ca:	2301      	movs	r3, #1
 80135cc:	e01d      	b.n	801360a <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80135d4:	b2db      	uxtb	r3, r3
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d106      	bne.n	80135e8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	2200      	movs	r2, #0
 80135de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80135e2:	6878      	ldr	r0, [r7, #4]
 80135e4:	f000 f815 	bl	8013612 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	2202      	movs	r2, #2
 80135ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	681a      	ldr	r2, [r3, #0]
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	3304      	adds	r3, #4
 80135f8:	4619      	mov	r1, r3
 80135fa:	4610      	mov	r0, r2
 80135fc:	f000 fe1c 	bl	8014238 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	2201      	movs	r2, #1
 8013604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8013608:	2300      	movs	r3, #0
}
 801360a:	4618      	mov	r0, r3
 801360c:	3708      	adds	r7, #8
 801360e:	46bd      	mov	sp, r7
 8013610:	bd80      	pop	{r7, pc}

08013612 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8013612:	b480      	push	{r7}
 8013614:	b083      	sub	sp, #12
 8013616:	af00      	add	r7, sp, #0
 8013618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 801361a:	bf00      	nop
 801361c:	370c      	adds	r7, #12
 801361e:	46bd      	mov	sp, r7
 8013620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013624:	4770      	bx	lr
	...

08013628 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013628:	b580      	push	{r7, lr}
 801362a:	b084      	sub	sp, #16
 801362c:	af00      	add	r7, sp, #0
 801362e:	6078      	str	r0, [r7, #4]
 8013630:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8013632:	683b      	ldr	r3, [r7, #0]
 8013634:	2b0c      	cmp	r3, #12
 8013636:	d841      	bhi.n	80136bc <HAL_TIM_OC_Start_IT+0x94>
 8013638:	a201      	add	r2, pc, #4	; (adr r2, 8013640 <HAL_TIM_OC_Start_IT+0x18>)
 801363a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801363e:	bf00      	nop
 8013640:	08013675 	.word	0x08013675
 8013644:	080136bd 	.word	0x080136bd
 8013648:	080136bd 	.word	0x080136bd
 801364c:	080136bd 	.word	0x080136bd
 8013650:	08013687 	.word	0x08013687
 8013654:	080136bd 	.word	0x080136bd
 8013658:	080136bd 	.word	0x080136bd
 801365c:	080136bd 	.word	0x080136bd
 8013660:	08013699 	.word	0x08013699
 8013664:	080136bd 	.word	0x080136bd
 8013668:	080136bd 	.word	0x080136bd
 801366c:	080136bd 	.word	0x080136bd
 8013670:	080136ab 	.word	0x080136ab
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	681b      	ldr	r3, [r3, #0]
 8013678:	68da      	ldr	r2, [r3, #12]
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	f042 0202 	orr.w	r2, r2, #2
 8013682:	60da      	str	r2, [r3, #12]
      break;
 8013684:	e01b      	b.n	80136be <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	681b      	ldr	r3, [r3, #0]
 801368a:	68da      	ldr	r2, [r3, #12]
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	681b      	ldr	r3, [r3, #0]
 8013690:	f042 0204 	orr.w	r2, r2, #4
 8013694:	60da      	str	r2, [r3, #12]
      break;
 8013696:	e012      	b.n	80136be <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	681b      	ldr	r3, [r3, #0]
 801369c:	68da      	ldr	r2, [r3, #12]
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	681b      	ldr	r3, [r3, #0]
 80136a2:	f042 0208 	orr.w	r2, r2, #8
 80136a6:	60da      	str	r2, [r3, #12]
      break;
 80136a8:	e009      	b.n	80136be <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	68da      	ldr	r2, [r3, #12]
 80136b0:	687b      	ldr	r3, [r7, #4]
 80136b2:	681b      	ldr	r3, [r3, #0]
 80136b4:	f042 0210 	orr.w	r2, r2, #16
 80136b8:	60da      	str	r2, [r3, #12]
      break;
 80136ba:	e000      	b.n	80136be <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 80136bc:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	2201      	movs	r2, #1
 80136c4:	6839      	ldr	r1, [r7, #0]
 80136c6:	4618      	mov	r0, r3
 80136c8:	f001 f8a0 	bl	801480c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	681b      	ldr	r3, [r3, #0]
 80136d0:	4a15      	ldr	r2, [pc, #84]	; (8013728 <HAL_TIM_OC_Start_IT+0x100>)
 80136d2:	4293      	cmp	r3, r2
 80136d4:	d004      	beq.n	80136e0 <HAL_TIM_OC_Start_IT+0xb8>
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	681b      	ldr	r3, [r3, #0]
 80136da:	4a14      	ldr	r2, [pc, #80]	; (801372c <HAL_TIM_OC_Start_IT+0x104>)
 80136dc:	4293      	cmp	r3, r2
 80136de:	d101      	bne.n	80136e4 <HAL_TIM_OC_Start_IT+0xbc>
 80136e0:	2301      	movs	r3, #1
 80136e2:	e000      	b.n	80136e6 <HAL_TIM_OC_Start_IT+0xbe>
 80136e4:	2300      	movs	r3, #0
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	d007      	beq.n	80136fa <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	681b      	ldr	r3, [r3, #0]
 80136ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80136f0:	687b      	ldr	r3, [r7, #4]
 80136f2:	681b      	ldr	r3, [r3, #0]
 80136f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80136f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	681b      	ldr	r3, [r3, #0]
 80136fe:	689b      	ldr	r3, [r3, #8]
 8013700:	f003 0307 	and.w	r3, r3, #7
 8013704:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013706:	68fb      	ldr	r3, [r7, #12]
 8013708:	2b06      	cmp	r3, #6
 801370a:	d007      	beq.n	801371c <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	681a      	ldr	r2, [r3, #0]
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	681b      	ldr	r3, [r3, #0]
 8013716:	f042 0201 	orr.w	r2, r2, #1
 801371a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 801371c:	2300      	movs	r3, #0
}
 801371e:	4618      	mov	r0, r3
 8013720:	3710      	adds	r7, #16
 8013722:	46bd      	mov	sp, r7
 8013724:	bd80      	pop	{r7, pc}
 8013726:	bf00      	nop
 8013728:	40010000 	.word	0x40010000
 801372c:	40010400 	.word	0x40010400

08013730 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013730:	b580      	push	{r7, lr}
 8013732:	b082      	sub	sp, #8
 8013734:	af00      	add	r7, sp, #0
 8013736:	6078      	str	r0, [r7, #4]
 8013738:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 801373a:	683b      	ldr	r3, [r7, #0]
 801373c:	2b0c      	cmp	r3, #12
 801373e:	d841      	bhi.n	80137c4 <HAL_TIM_OC_Stop_IT+0x94>
 8013740:	a201      	add	r2, pc, #4	; (adr r2, 8013748 <HAL_TIM_OC_Stop_IT+0x18>)
 8013742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013746:	bf00      	nop
 8013748:	0801377d 	.word	0x0801377d
 801374c:	080137c5 	.word	0x080137c5
 8013750:	080137c5 	.word	0x080137c5
 8013754:	080137c5 	.word	0x080137c5
 8013758:	0801378f 	.word	0x0801378f
 801375c:	080137c5 	.word	0x080137c5
 8013760:	080137c5 	.word	0x080137c5
 8013764:	080137c5 	.word	0x080137c5
 8013768:	080137a1 	.word	0x080137a1
 801376c:	080137c5 	.word	0x080137c5
 8013770:	080137c5 	.word	0x080137c5
 8013774:	080137c5 	.word	0x080137c5
 8013778:	080137b3 	.word	0x080137b3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	681b      	ldr	r3, [r3, #0]
 8013780:	68da      	ldr	r2, [r3, #12]
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	681b      	ldr	r3, [r3, #0]
 8013786:	f022 0202 	bic.w	r2, r2, #2
 801378a:	60da      	str	r2, [r3, #12]
      break;
 801378c:	e01b      	b.n	80137c6 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	681b      	ldr	r3, [r3, #0]
 8013792:	68da      	ldr	r2, [r3, #12]
 8013794:	687b      	ldr	r3, [r7, #4]
 8013796:	681b      	ldr	r3, [r3, #0]
 8013798:	f022 0204 	bic.w	r2, r2, #4
 801379c:	60da      	str	r2, [r3, #12]
      break;
 801379e:	e012      	b.n	80137c6 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	681b      	ldr	r3, [r3, #0]
 80137a4:	68da      	ldr	r2, [r3, #12]
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	f022 0208 	bic.w	r2, r2, #8
 80137ae:	60da      	str	r2, [r3, #12]
      break;
 80137b0:	e009      	b.n	80137c6 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80137b2:	687b      	ldr	r3, [r7, #4]
 80137b4:	681b      	ldr	r3, [r3, #0]
 80137b6:	68da      	ldr	r2, [r3, #12]
 80137b8:	687b      	ldr	r3, [r7, #4]
 80137ba:	681b      	ldr	r3, [r3, #0]
 80137bc:	f022 0210 	bic.w	r2, r2, #16
 80137c0:	60da      	str	r2, [r3, #12]
      break;
 80137c2:	e000      	b.n	80137c6 <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 80137c4:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	681b      	ldr	r3, [r3, #0]
 80137ca:	2200      	movs	r2, #0
 80137cc:	6839      	ldr	r1, [r7, #0]
 80137ce:	4618      	mov	r0, r3
 80137d0:	f001 f81c 	bl	801480c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	681b      	ldr	r3, [r3, #0]
 80137d8:	4a20      	ldr	r2, [pc, #128]	; (801385c <HAL_TIM_OC_Stop_IT+0x12c>)
 80137da:	4293      	cmp	r3, r2
 80137dc:	d004      	beq.n	80137e8 <HAL_TIM_OC_Stop_IT+0xb8>
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	681b      	ldr	r3, [r3, #0]
 80137e2:	4a1f      	ldr	r2, [pc, #124]	; (8013860 <HAL_TIM_OC_Stop_IT+0x130>)
 80137e4:	4293      	cmp	r3, r2
 80137e6:	d101      	bne.n	80137ec <HAL_TIM_OC_Stop_IT+0xbc>
 80137e8:	2301      	movs	r3, #1
 80137ea:	e000      	b.n	80137ee <HAL_TIM_OC_Stop_IT+0xbe>
 80137ec:	2300      	movs	r3, #0
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d017      	beq.n	8013822 <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	6a1a      	ldr	r2, [r3, #32]
 80137f8:	f241 1311 	movw	r3, #4369	; 0x1111
 80137fc:	4013      	ands	r3, r2
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d10f      	bne.n	8013822 <HAL_TIM_OC_Stop_IT+0xf2>
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	6a1a      	ldr	r2, [r3, #32]
 8013808:	f240 4344 	movw	r3, #1092	; 0x444
 801380c:	4013      	ands	r3, r2
 801380e:	2b00      	cmp	r3, #0
 8013810:	d107      	bne.n	8013822 <HAL_TIM_OC_Stop_IT+0xf2>
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	681b      	ldr	r3, [r3, #0]
 8013816:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	681b      	ldr	r3, [r3, #0]
 801381c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8013820:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013822:	687b      	ldr	r3, [r7, #4]
 8013824:	681b      	ldr	r3, [r3, #0]
 8013826:	6a1a      	ldr	r2, [r3, #32]
 8013828:	f241 1311 	movw	r3, #4369	; 0x1111
 801382c:	4013      	ands	r3, r2
 801382e:	2b00      	cmp	r3, #0
 8013830:	d10f      	bne.n	8013852 <HAL_TIM_OC_Stop_IT+0x122>
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	6a1a      	ldr	r2, [r3, #32]
 8013838:	f240 4344 	movw	r3, #1092	; 0x444
 801383c:	4013      	ands	r3, r2
 801383e:	2b00      	cmp	r3, #0
 8013840:	d107      	bne.n	8013852 <HAL_TIM_OC_Stop_IT+0x122>
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	681b      	ldr	r3, [r3, #0]
 8013846:	681a      	ldr	r2, [r3, #0]
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	f022 0201 	bic.w	r2, r2, #1
 8013850:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013852:	2300      	movs	r3, #0
}
 8013854:	4618      	mov	r0, r3
 8013856:	3708      	adds	r7, #8
 8013858:	46bd      	mov	sp, r7
 801385a:	bd80      	pop	{r7, pc}
 801385c:	40010000 	.word	0x40010000
 8013860:	40010400 	.word	0x40010400

08013864 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8013864:	b580      	push	{r7, lr}
 8013866:	b082      	sub	sp, #8
 8013868:	af00      	add	r7, sp, #0
 801386a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	2b00      	cmp	r3, #0
 8013870:	d101      	bne.n	8013876 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8013872:	2301      	movs	r3, #1
 8013874:	e01d      	b.n	80138b2 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801387c:	b2db      	uxtb	r3, r3
 801387e:	2b00      	cmp	r3, #0
 8013880:	d106      	bne.n	8013890 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	2200      	movs	r2, #0
 8013886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801388a:	6878      	ldr	r0, [r7, #4]
 801388c:	f000 f815 	bl	80138ba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	2202      	movs	r2, #2
 8013894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	681a      	ldr	r2, [r3, #0]
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	3304      	adds	r3, #4
 80138a0:	4619      	mov	r1, r3
 80138a2:	4610      	mov	r0, r2
 80138a4:	f000 fcc8 	bl	8014238 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	2201      	movs	r2, #1
 80138ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80138b0:	2300      	movs	r3, #0
}
 80138b2:	4618      	mov	r0, r3
 80138b4:	3708      	adds	r7, #8
 80138b6:	46bd      	mov	sp, r7
 80138b8:	bd80      	pop	{r7, pc}

080138ba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80138ba:	b480      	push	{r7}
 80138bc:	b083      	sub	sp, #12
 80138be:	af00      	add	r7, sp, #0
 80138c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80138c2:	bf00      	nop
 80138c4:	370c      	adds	r7, #12
 80138c6:	46bd      	mov	sp, r7
 80138c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138cc:	4770      	bx	lr
	...

080138d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80138d0:	b580      	push	{r7, lr}
 80138d2:	b084      	sub	sp, #16
 80138d4:	af00      	add	r7, sp, #0
 80138d6:	6078      	str	r0, [r7, #4]
 80138d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	681b      	ldr	r3, [r3, #0]
 80138de:	2201      	movs	r2, #1
 80138e0:	6839      	ldr	r1, [r7, #0]
 80138e2:	4618      	mov	r0, r3
 80138e4:	f000 ff92 	bl	801480c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	681b      	ldr	r3, [r3, #0]
 80138ec:	4a15      	ldr	r2, [pc, #84]	; (8013944 <HAL_TIM_PWM_Start+0x74>)
 80138ee:	4293      	cmp	r3, r2
 80138f0:	d004      	beq.n	80138fc <HAL_TIM_PWM_Start+0x2c>
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	681b      	ldr	r3, [r3, #0]
 80138f6:	4a14      	ldr	r2, [pc, #80]	; (8013948 <HAL_TIM_PWM_Start+0x78>)
 80138f8:	4293      	cmp	r3, r2
 80138fa:	d101      	bne.n	8013900 <HAL_TIM_PWM_Start+0x30>
 80138fc:	2301      	movs	r3, #1
 80138fe:	e000      	b.n	8013902 <HAL_TIM_PWM_Start+0x32>
 8013900:	2300      	movs	r3, #0
 8013902:	2b00      	cmp	r3, #0
 8013904:	d007      	beq.n	8013916 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	681b      	ldr	r3, [r3, #0]
 801390a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	681b      	ldr	r3, [r3, #0]
 8013910:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8013914:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	681b      	ldr	r3, [r3, #0]
 801391a:	689b      	ldr	r3, [r3, #8]
 801391c:	f003 0307 	and.w	r3, r3, #7
 8013920:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013922:	68fb      	ldr	r3, [r7, #12]
 8013924:	2b06      	cmp	r3, #6
 8013926:	d007      	beq.n	8013938 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	681b      	ldr	r3, [r3, #0]
 801392c:	681a      	ldr	r2, [r3, #0]
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	681b      	ldr	r3, [r3, #0]
 8013932:	f042 0201 	orr.w	r2, r2, #1
 8013936:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8013938:	2300      	movs	r3, #0
}
 801393a:	4618      	mov	r0, r3
 801393c:	3710      	adds	r7, #16
 801393e:	46bd      	mov	sp, r7
 8013940:	bd80      	pop	{r7, pc}
 8013942:	bf00      	nop
 8013944:	40010000 	.word	0x40010000
 8013948:	40010400 	.word	0x40010400

0801394c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801394c:	b580      	push	{r7, lr}
 801394e:	b082      	sub	sp, #8
 8013950:	af00      	add	r7, sp, #0
 8013952:	6078      	str	r0, [r7, #4]
 8013954:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	681b      	ldr	r3, [r3, #0]
 801395a:	2200      	movs	r2, #0
 801395c:	6839      	ldr	r1, [r7, #0]
 801395e:	4618      	mov	r0, r3
 8013960:	f000 ff54 	bl	801480c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	681b      	ldr	r3, [r3, #0]
 8013968:	4a22      	ldr	r2, [pc, #136]	; (80139f4 <HAL_TIM_PWM_Stop+0xa8>)
 801396a:	4293      	cmp	r3, r2
 801396c:	d004      	beq.n	8013978 <HAL_TIM_PWM_Stop+0x2c>
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	681b      	ldr	r3, [r3, #0]
 8013972:	4a21      	ldr	r2, [pc, #132]	; (80139f8 <HAL_TIM_PWM_Stop+0xac>)
 8013974:	4293      	cmp	r3, r2
 8013976:	d101      	bne.n	801397c <HAL_TIM_PWM_Stop+0x30>
 8013978:	2301      	movs	r3, #1
 801397a:	e000      	b.n	801397e <HAL_TIM_PWM_Stop+0x32>
 801397c:	2300      	movs	r3, #0
 801397e:	2b00      	cmp	r3, #0
 8013980:	d017      	beq.n	80139b2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	6a1a      	ldr	r2, [r3, #32]
 8013988:	f241 1311 	movw	r3, #4369	; 0x1111
 801398c:	4013      	ands	r3, r2
 801398e:	2b00      	cmp	r3, #0
 8013990:	d10f      	bne.n	80139b2 <HAL_TIM_PWM_Stop+0x66>
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	681b      	ldr	r3, [r3, #0]
 8013996:	6a1a      	ldr	r2, [r3, #32]
 8013998:	f240 4344 	movw	r3, #1092	; 0x444
 801399c:	4013      	ands	r3, r2
 801399e:	2b00      	cmp	r3, #0
 80139a0:	d107      	bne.n	80139b2 <HAL_TIM_PWM_Stop+0x66>
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	681b      	ldr	r3, [r3, #0]
 80139a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80139a8:	687b      	ldr	r3, [r7, #4]
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80139b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80139b2:	687b      	ldr	r3, [r7, #4]
 80139b4:	681b      	ldr	r3, [r3, #0]
 80139b6:	6a1a      	ldr	r2, [r3, #32]
 80139b8:	f241 1311 	movw	r3, #4369	; 0x1111
 80139bc:	4013      	ands	r3, r2
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d10f      	bne.n	80139e2 <HAL_TIM_PWM_Stop+0x96>
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	681b      	ldr	r3, [r3, #0]
 80139c6:	6a1a      	ldr	r2, [r3, #32]
 80139c8:	f240 4344 	movw	r3, #1092	; 0x444
 80139cc:	4013      	ands	r3, r2
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d107      	bne.n	80139e2 <HAL_TIM_PWM_Stop+0x96>
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	681b      	ldr	r3, [r3, #0]
 80139d6:	681a      	ldr	r2, [r3, #0]
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	681b      	ldr	r3, [r3, #0]
 80139dc:	f022 0201 	bic.w	r2, r2, #1
 80139e0:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	2201      	movs	r2, #1
 80139e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80139ea:	2300      	movs	r3, #0
}
 80139ec:	4618      	mov	r0, r3
 80139ee:	3708      	adds	r7, #8
 80139f0:	46bd      	mov	sp, r7
 80139f2:	bd80      	pop	{r7, pc}
 80139f4:	40010000 	.word	0x40010000
 80139f8:	40010400 	.word	0x40010400

080139fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80139fc:	b580      	push	{r7, lr}
 80139fe:	b086      	sub	sp, #24
 8013a00:	af00      	add	r7, sp, #0
 8013a02:	6078      	str	r0, [r7, #4]
 8013a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013a06:	687b      	ldr	r3, [r7, #4]
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	d101      	bne.n	8013a10 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8013a0c:	2301      	movs	r3, #1
 8013a0e:	e083      	b.n	8013b18 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8013a16:	b2db      	uxtb	r3, r3
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d106      	bne.n	8013a2a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	2200      	movs	r2, #0
 8013a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8013a24:	6878      	ldr	r0, [r7, #4]
 8013a26:	f7fb f831 	bl	800ea8c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	2202      	movs	r2, #2
 8013a2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	689b      	ldr	r3, [r3, #8]
 8013a38:	687a      	ldr	r2, [r7, #4]
 8013a3a:	6812      	ldr	r2, [r2, #0]
 8013a3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013a40:	f023 0307 	bic.w	r3, r3, #7
 8013a44:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013a46:	687b      	ldr	r3, [r7, #4]
 8013a48:	681a      	ldr	r2, [r3, #0]
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	3304      	adds	r3, #4
 8013a4e:	4619      	mov	r1, r3
 8013a50:	4610      	mov	r0, r2
 8013a52:	f000 fbf1 	bl	8014238 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8013a56:	687b      	ldr	r3, [r7, #4]
 8013a58:	681b      	ldr	r3, [r3, #0]
 8013a5a:	689b      	ldr	r3, [r3, #8]
 8013a5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	681b      	ldr	r3, [r3, #0]
 8013a62:	699b      	ldr	r3, [r3, #24]
 8013a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	681b      	ldr	r3, [r3, #0]
 8013a6a:	6a1b      	ldr	r3, [r3, #32]
 8013a6c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8013a6e:	683b      	ldr	r3, [r7, #0]
 8013a70:	681b      	ldr	r3, [r3, #0]
 8013a72:	697a      	ldr	r2, [r7, #20]
 8013a74:	4313      	orrs	r3, r2
 8013a76:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8013a78:	693b      	ldr	r3, [r7, #16]
 8013a7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013a7e:	f023 0303 	bic.w	r3, r3, #3
 8013a82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8013a84:	683b      	ldr	r3, [r7, #0]
 8013a86:	689a      	ldr	r2, [r3, #8]
 8013a88:	683b      	ldr	r3, [r7, #0]
 8013a8a:	699b      	ldr	r3, [r3, #24]
 8013a8c:	021b      	lsls	r3, r3, #8
 8013a8e:	4313      	orrs	r3, r2
 8013a90:	693a      	ldr	r2, [r7, #16]
 8013a92:	4313      	orrs	r3, r2
 8013a94:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8013a96:	693b      	ldr	r3, [r7, #16]
 8013a98:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8013a9c:	f023 030c 	bic.w	r3, r3, #12
 8013aa0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8013aa2:	693b      	ldr	r3, [r7, #16]
 8013aa4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8013aa8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8013aac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8013aae:	683b      	ldr	r3, [r7, #0]
 8013ab0:	68da      	ldr	r2, [r3, #12]
 8013ab2:	683b      	ldr	r3, [r7, #0]
 8013ab4:	69db      	ldr	r3, [r3, #28]
 8013ab6:	021b      	lsls	r3, r3, #8
 8013ab8:	4313      	orrs	r3, r2
 8013aba:	693a      	ldr	r2, [r7, #16]
 8013abc:	4313      	orrs	r3, r2
 8013abe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8013ac0:	683b      	ldr	r3, [r7, #0]
 8013ac2:	691b      	ldr	r3, [r3, #16]
 8013ac4:	011a      	lsls	r2, r3, #4
 8013ac6:	683b      	ldr	r3, [r7, #0]
 8013ac8:	6a1b      	ldr	r3, [r3, #32]
 8013aca:	031b      	lsls	r3, r3, #12
 8013acc:	4313      	orrs	r3, r2
 8013ace:	693a      	ldr	r2, [r7, #16]
 8013ad0:	4313      	orrs	r3, r2
 8013ad2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8013ad4:	68fb      	ldr	r3, [r7, #12]
 8013ad6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8013ada:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8013adc:	68fb      	ldr	r3, [r7, #12]
 8013ade:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8013ae2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8013ae4:	683b      	ldr	r3, [r7, #0]
 8013ae6:	685a      	ldr	r2, [r3, #4]
 8013ae8:	683b      	ldr	r3, [r7, #0]
 8013aea:	695b      	ldr	r3, [r3, #20]
 8013aec:	011b      	lsls	r3, r3, #4
 8013aee:	4313      	orrs	r3, r2
 8013af0:	68fa      	ldr	r2, [r7, #12]
 8013af2:	4313      	orrs	r3, r2
 8013af4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8013af6:	687b      	ldr	r3, [r7, #4]
 8013af8:	681b      	ldr	r3, [r3, #0]
 8013afa:	697a      	ldr	r2, [r7, #20]
 8013afc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	681b      	ldr	r3, [r3, #0]
 8013b02:	693a      	ldr	r2, [r7, #16]
 8013b04:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	681b      	ldr	r3, [r3, #0]
 8013b0a:	68fa      	ldr	r2, [r7, #12]
 8013b0c:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	2201      	movs	r2, #1
 8013b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8013b16:	2300      	movs	r3, #0
}
 8013b18:	4618      	mov	r0, r3
 8013b1a:	3718      	adds	r7, #24
 8013b1c:	46bd      	mov	sp, r7
 8013b1e:	bd80      	pop	{r7, pc}

08013b20 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013b20:	b580      	push	{r7, lr}
 8013b22:	b082      	sub	sp, #8
 8013b24:	af00      	add	r7, sp, #0
 8013b26:	6078      	str	r0, [r7, #4]
 8013b28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8013b2a:	683b      	ldr	r3, [r7, #0]
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d002      	beq.n	8013b36 <HAL_TIM_Encoder_Start+0x16>
 8013b30:	2b04      	cmp	r3, #4
 8013b32:	d008      	beq.n	8013b46 <HAL_TIM_Encoder_Start+0x26>
 8013b34:	e00f      	b.n	8013b56 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	681b      	ldr	r3, [r3, #0]
 8013b3a:	2201      	movs	r2, #1
 8013b3c:	2100      	movs	r1, #0
 8013b3e:	4618      	mov	r0, r3
 8013b40:	f000 fe64 	bl	801480c <TIM_CCxChannelCmd>
      break;
 8013b44:	e016      	b.n	8013b74 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	681b      	ldr	r3, [r3, #0]
 8013b4a:	2201      	movs	r2, #1
 8013b4c:	2104      	movs	r1, #4
 8013b4e:	4618      	mov	r0, r3
 8013b50:	f000 fe5c 	bl	801480c <TIM_CCxChannelCmd>
      break;
 8013b54:	e00e      	b.n	8013b74 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013b56:	687b      	ldr	r3, [r7, #4]
 8013b58:	681b      	ldr	r3, [r3, #0]
 8013b5a:	2201      	movs	r2, #1
 8013b5c:	2100      	movs	r1, #0
 8013b5e:	4618      	mov	r0, r3
 8013b60:	f000 fe54 	bl	801480c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	681b      	ldr	r3, [r3, #0]
 8013b68:	2201      	movs	r2, #1
 8013b6a:	2104      	movs	r1, #4
 8013b6c:	4618      	mov	r0, r3
 8013b6e:	f000 fe4d 	bl	801480c <TIM_CCxChannelCmd>
      break;
 8013b72:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8013b74:	687b      	ldr	r3, [r7, #4]
 8013b76:	681b      	ldr	r3, [r3, #0]
 8013b78:	681a      	ldr	r2, [r3, #0]
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	681b      	ldr	r3, [r3, #0]
 8013b7e:	f042 0201 	orr.w	r2, r2, #1
 8013b82:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013b84:	2300      	movs	r3, #0
}
 8013b86:	4618      	mov	r0, r3
 8013b88:	3708      	adds	r7, #8
 8013b8a:	46bd      	mov	sp, r7
 8013b8c:	bd80      	pop	{r7, pc}

08013b8e <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013b8e:	b580      	push	{r7, lr}
 8013b90:	b082      	sub	sp, #8
 8013b92:	af00      	add	r7, sp, #0
 8013b94:	6078      	str	r0, [r7, #4]
 8013b96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8013b98:	683b      	ldr	r3, [r7, #0]
 8013b9a:	2b00      	cmp	r3, #0
 8013b9c:	d002      	beq.n	8013ba4 <HAL_TIM_Encoder_Stop+0x16>
 8013b9e:	2b04      	cmp	r3, #4
 8013ba0:	d008      	beq.n	8013bb4 <HAL_TIM_Encoder_Stop+0x26>
 8013ba2:	e00f      	b.n	8013bc4 <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	681b      	ldr	r3, [r3, #0]
 8013ba8:	2200      	movs	r2, #0
 8013baa:	2100      	movs	r1, #0
 8013bac:	4618      	mov	r0, r3
 8013bae:	f000 fe2d 	bl	801480c <TIM_CCxChannelCmd>
      break;
 8013bb2:	e016      	b.n	8013be2 <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	681b      	ldr	r3, [r3, #0]
 8013bb8:	2200      	movs	r2, #0
 8013bba:	2104      	movs	r1, #4
 8013bbc:	4618      	mov	r0, r3
 8013bbe:	f000 fe25 	bl	801480c <TIM_CCxChannelCmd>
      break;
 8013bc2:	e00e      	b.n	8013be2 <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	681b      	ldr	r3, [r3, #0]
 8013bc8:	2200      	movs	r2, #0
 8013bca:	2100      	movs	r1, #0
 8013bcc:	4618      	mov	r0, r3
 8013bce:	f000 fe1d 	bl	801480c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	681b      	ldr	r3, [r3, #0]
 8013bd6:	2200      	movs	r2, #0
 8013bd8:	2104      	movs	r1, #4
 8013bda:	4618      	mov	r0, r3
 8013bdc:	f000 fe16 	bl	801480c <TIM_CCxChannelCmd>
      break;
 8013be0:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	681b      	ldr	r3, [r3, #0]
 8013be6:	6a1a      	ldr	r2, [r3, #32]
 8013be8:	f241 1311 	movw	r3, #4369	; 0x1111
 8013bec:	4013      	ands	r3, r2
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d10f      	bne.n	8013c12 <HAL_TIM_Encoder_Stop+0x84>
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	681b      	ldr	r3, [r3, #0]
 8013bf6:	6a1a      	ldr	r2, [r3, #32]
 8013bf8:	f240 4344 	movw	r3, #1092	; 0x444
 8013bfc:	4013      	ands	r3, r2
 8013bfe:	2b00      	cmp	r3, #0
 8013c00:	d107      	bne.n	8013c12 <HAL_TIM_Encoder_Stop+0x84>
 8013c02:	687b      	ldr	r3, [r7, #4]
 8013c04:	681b      	ldr	r3, [r3, #0]
 8013c06:	681a      	ldr	r2, [r3, #0]
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	681b      	ldr	r3, [r3, #0]
 8013c0c:	f022 0201 	bic.w	r2, r2, #1
 8013c10:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013c12:	2300      	movs	r3, #0
}
 8013c14:	4618      	mov	r0, r3
 8013c16:	3708      	adds	r7, #8
 8013c18:	46bd      	mov	sp, r7
 8013c1a:	bd80      	pop	{r7, pc}

08013c1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8013c1c:	b580      	push	{r7, lr}
 8013c1e:	b082      	sub	sp, #8
 8013c20:	af00      	add	r7, sp, #0
 8013c22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	681b      	ldr	r3, [r3, #0]
 8013c28:	691b      	ldr	r3, [r3, #16]
 8013c2a:	f003 0302 	and.w	r3, r3, #2
 8013c2e:	2b02      	cmp	r3, #2
 8013c30:	d122      	bne.n	8013c78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	681b      	ldr	r3, [r3, #0]
 8013c36:	68db      	ldr	r3, [r3, #12]
 8013c38:	f003 0302 	and.w	r3, r3, #2
 8013c3c:	2b02      	cmp	r3, #2
 8013c3e:	d11b      	bne.n	8013c78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8013c40:	687b      	ldr	r3, [r7, #4]
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	f06f 0202 	mvn.w	r2, #2
 8013c48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	2201      	movs	r2, #1
 8013c4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	681b      	ldr	r3, [r3, #0]
 8013c54:	699b      	ldr	r3, [r3, #24]
 8013c56:	f003 0303 	and.w	r3, r3, #3
 8013c5a:	2b00      	cmp	r3, #0
 8013c5c:	d003      	beq.n	8013c66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8013c5e:	6878      	ldr	r0, [r7, #4]
 8013c60:	f000 facb 	bl	80141fa <HAL_TIM_IC_CaptureCallback>
 8013c64:	e005      	b.n	8013c72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8013c66:	6878      	ldr	r0, [r7, #4]
 8013c68:	f000 fabd 	bl	80141e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013c6c:	6878      	ldr	r0, [r7, #4]
 8013c6e:	f000 face 	bl	801420e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	2200      	movs	r2, #0
 8013c76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	691b      	ldr	r3, [r3, #16]
 8013c7e:	f003 0304 	and.w	r3, r3, #4
 8013c82:	2b04      	cmp	r3, #4
 8013c84:	d122      	bne.n	8013ccc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8013c86:	687b      	ldr	r3, [r7, #4]
 8013c88:	681b      	ldr	r3, [r3, #0]
 8013c8a:	68db      	ldr	r3, [r3, #12]
 8013c8c:	f003 0304 	and.w	r3, r3, #4
 8013c90:	2b04      	cmp	r3, #4
 8013c92:	d11b      	bne.n	8013ccc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	681b      	ldr	r3, [r3, #0]
 8013c98:	f06f 0204 	mvn.w	r2, #4
 8013c9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	2202      	movs	r2, #2
 8013ca2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	681b      	ldr	r3, [r3, #0]
 8013ca8:	699b      	ldr	r3, [r3, #24]
 8013caa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013cae:	2b00      	cmp	r3, #0
 8013cb0:	d003      	beq.n	8013cba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013cb2:	6878      	ldr	r0, [r7, #4]
 8013cb4:	f000 faa1 	bl	80141fa <HAL_TIM_IC_CaptureCallback>
 8013cb8:	e005      	b.n	8013cc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013cba:	6878      	ldr	r0, [r7, #4]
 8013cbc:	f000 fa93 	bl	80141e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013cc0:	6878      	ldr	r0, [r7, #4]
 8013cc2:	f000 faa4 	bl	801420e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	2200      	movs	r2, #0
 8013cca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	681b      	ldr	r3, [r3, #0]
 8013cd0:	691b      	ldr	r3, [r3, #16]
 8013cd2:	f003 0308 	and.w	r3, r3, #8
 8013cd6:	2b08      	cmp	r3, #8
 8013cd8:	d122      	bne.n	8013d20 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	681b      	ldr	r3, [r3, #0]
 8013cde:	68db      	ldr	r3, [r3, #12]
 8013ce0:	f003 0308 	and.w	r3, r3, #8
 8013ce4:	2b08      	cmp	r3, #8
 8013ce6:	d11b      	bne.n	8013d20 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	f06f 0208 	mvn.w	r2, #8
 8013cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8013cf2:	687b      	ldr	r3, [r7, #4]
 8013cf4:	2204      	movs	r2, #4
 8013cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	681b      	ldr	r3, [r3, #0]
 8013cfc:	69db      	ldr	r3, [r3, #28]
 8013cfe:	f003 0303 	and.w	r3, r3, #3
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d003      	beq.n	8013d0e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013d06:	6878      	ldr	r0, [r7, #4]
 8013d08:	f000 fa77 	bl	80141fa <HAL_TIM_IC_CaptureCallback>
 8013d0c:	e005      	b.n	8013d1a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013d0e:	6878      	ldr	r0, [r7, #4]
 8013d10:	f000 fa69 	bl	80141e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013d14:	6878      	ldr	r0, [r7, #4]
 8013d16:	f000 fa7a 	bl	801420e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	2200      	movs	r2, #0
 8013d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	691b      	ldr	r3, [r3, #16]
 8013d26:	f003 0310 	and.w	r3, r3, #16
 8013d2a:	2b10      	cmp	r3, #16
 8013d2c:	d122      	bne.n	8013d74 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	68db      	ldr	r3, [r3, #12]
 8013d34:	f003 0310 	and.w	r3, r3, #16
 8013d38:	2b10      	cmp	r3, #16
 8013d3a:	d11b      	bne.n	8013d74 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	681b      	ldr	r3, [r3, #0]
 8013d40:	f06f 0210 	mvn.w	r2, #16
 8013d44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	2208      	movs	r2, #8
 8013d4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	69db      	ldr	r3, [r3, #28]
 8013d52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d003      	beq.n	8013d62 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013d5a:	6878      	ldr	r0, [r7, #4]
 8013d5c:	f000 fa4d 	bl	80141fa <HAL_TIM_IC_CaptureCallback>
 8013d60:	e005      	b.n	8013d6e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013d62:	6878      	ldr	r0, [r7, #4]
 8013d64:	f000 fa3f 	bl	80141e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013d68:	6878      	ldr	r0, [r7, #4]
 8013d6a:	f000 fa50 	bl	801420e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	2200      	movs	r2, #0
 8013d72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	681b      	ldr	r3, [r3, #0]
 8013d78:	691b      	ldr	r3, [r3, #16]
 8013d7a:	f003 0301 	and.w	r3, r3, #1
 8013d7e:	2b01      	cmp	r3, #1
 8013d80:	d10e      	bne.n	8013da0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	68db      	ldr	r3, [r3, #12]
 8013d88:	f003 0301 	and.w	r3, r3, #1
 8013d8c:	2b01      	cmp	r3, #1
 8013d8e:	d107      	bne.n	8013da0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	681b      	ldr	r3, [r3, #0]
 8013d94:	f06f 0201 	mvn.w	r2, #1
 8013d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8013d9a:	6878      	ldr	r0, [r7, #4]
 8013d9c:	f7f7 fd36 	bl	800b80c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8013da0:	687b      	ldr	r3, [r7, #4]
 8013da2:	681b      	ldr	r3, [r3, #0]
 8013da4:	691b      	ldr	r3, [r3, #16]
 8013da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013daa:	2b80      	cmp	r3, #128	; 0x80
 8013dac:	d10e      	bne.n	8013dcc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	681b      	ldr	r3, [r3, #0]
 8013db2:	68db      	ldr	r3, [r3, #12]
 8013db4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013db8:	2b80      	cmp	r3, #128	; 0x80
 8013dba:	d107      	bne.n	8013dcc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8013dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8013dc6:	6878      	ldr	r0, [r7, #4]
 8013dc8:	f000 fee8 	bl	8014b9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	681b      	ldr	r3, [r3, #0]
 8013dd0:	691b      	ldr	r3, [r3, #16]
 8013dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013dd6:	2b40      	cmp	r3, #64	; 0x40
 8013dd8:	d10e      	bne.n	8013df8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8013dda:	687b      	ldr	r3, [r7, #4]
 8013ddc:	681b      	ldr	r3, [r3, #0]
 8013dde:	68db      	ldr	r3, [r3, #12]
 8013de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013de4:	2b40      	cmp	r3, #64	; 0x40
 8013de6:	d107      	bne.n	8013df8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	681b      	ldr	r3, [r3, #0]
 8013dec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8013df0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8013df2:	6878      	ldr	r0, [r7, #4]
 8013df4:	f000 fa15 	bl	8014222 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8013df8:	687b      	ldr	r3, [r7, #4]
 8013dfa:	681b      	ldr	r3, [r3, #0]
 8013dfc:	691b      	ldr	r3, [r3, #16]
 8013dfe:	f003 0320 	and.w	r3, r3, #32
 8013e02:	2b20      	cmp	r3, #32
 8013e04:	d10e      	bne.n	8013e24 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	681b      	ldr	r3, [r3, #0]
 8013e0a:	68db      	ldr	r3, [r3, #12]
 8013e0c:	f003 0320 	and.w	r3, r3, #32
 8013e10:	2b20      	cmp	r3, #32
 8013e12:	d107      	bne.n	8013e24 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	681b      	ldr	r3, [r3, #0]
 8013e18:	f06f 0220 	mvn.w	r2, #32
 8013e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8013e1e:	6878      	ldr	r0, [r7, #4]
 8013e20:	f000 feb2 	bl	8014b88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8013e24:	bf00      	nop
 8013e26:	3708      	adds	r7, #8
 8013e28:	46bd      	mov	sp, r7
 8013e2a:	bd80      	pop	{r7, pc}

08013e2c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8013e2c:	b580      	push	{r7, lr}
 8013e2e:	b084      	sub	sp, #16
 8013e30:	af00      	add	r7, sp, #0
 8013e32:	60f8      	str	r0, [r7, #12]
 8013e34:	60b9      	str	r1, [r7, #8]
 8013e36:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8013e38:	68fb      	ldr	r3, [r7, #12]
 8013e3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013e3e:	2b01      	cmp	r3, #1
 8013e40:	d101      	bne.n	8013e46 <HAL_TIM_OC_ConfigChannel+0x1a>
 8013e42:	2302      	movs	r3, #2
 8013e44:	e04e      	b.n	8013ee4 <HAL_TIM_OC_ConfigChannel+0xb8>
 8013e46:	68fb      	ldr	r3, [r7, #12]
 8013e48:	2201      	movs	r2, #1
 8013e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013e4e:	68fb      	ldr	r3, [r7, #12]
 8013e50:	2202      	movs	r2, #2
 8013e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	2b0c      	cmp	r3, #12
 8013e5a:	d839      	bhi.n	8013ed0 <HAL_TIM_OC_ConfigChannel+0xa4>
 8013e5c:	a201      	add	r2, pc, #4	; (adr r2, 8013e64 <HAL_TIM_OC_ConfigChannel+0x38>)
 8013e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e62:	bf00      	nop
 8013e64:	08013e99 	.word	0x08013e99
 8013e68:	08013ed1 	.word	0x08013ed1
 8013e6c:	08013ed1 	.word	0x08013ed1
 8013e70:	08013ed1 	.word	0x08013ed1
 8013e74:	08013ea7 	.word	0x08013ea7
 8013e78:	08013ed1 	.word	0x08013ed1
 8013e7c:	08013ed1 	.word	0x08013ed1
 8013e80:	08013ed1 	.word	0x08013ed1
 8013e84:	08013eb5 	.word	0x08013eb5
 8013e88:	08013ed1 	.word	0x08013ed1
 8013e8c:	08013ed1 	.word	0x08013ed1
 8013e90:	08013ed1 	.word	0x08013ed1
 8013e94:	08013ec3 	.word	0x08013ec3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013e98:	68fb      	ldr	r3, [r7, #12]
 8013e9a:	681b      	ldr	r3, [r3, #0]
 8013e9c:	68b9      	ldr	r1, [r7, #8]
 8013e9e:	4618      	mov	r0, r3
 8013ea0:	f000 fa6a 	bl	8014378 <TIM_OC1_SetConfig>
      break;
 8013ea4:	e015      	b.n	8013ed2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8013ea6:	68fb      	ldr	r3, [r7, #12]
 8013ea8:	681b      	ldr	r3, [r3, #0]
 8013eaa:	68b9      	ldr	r1, [r7, #8]
 8013eac:	4618      	mov	r0, r3
 8013eae:	f000 fad3 	bl	8014458 <TIM_OC2_SetConfig>
      break;
 8013eb2:	e00e      	b.n	8013ed2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8013eb4:	68fb      	ldr	r3, [r7, #12]
 8013eb6:	681b      	ldr	r3, [r3, #0]
 8013eb8:	68b9      	ldr	r1, [r7, #8]
 8013eba:	4618      	mov	r0, r3
 8013ebc:	f000 fb42 	bl	8014544 <TIM_OC3_SetConfig>
      break;
 8013ec0:	e007      	b.n	8013ed2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8013ec2:	68fb      	ldr	r3, [r7, #12]
 8013ec4:	681b      	ldr	r3, [r3, #0]
 8013ec6:	68b9      	ldr	r1, [r7, #8]
 8013ec8:	4618      	mov	r0, r3
 8013eca:	f000 fbaf 	bl	801462c <TIM_OC4_SetConfig>
      break;
 8013ece:	e000      	b.n	8013ed2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8013ed0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8013ed2:	68fb      	ldr	r3, [r7, #12]
 8013ed4:	2201      	movs	r2, #1
 8013ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8013eda:	68fb      	ldr	r3, [r7, #12]
 8013edc:	2200      	movs	r2, #0
 8013ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013ee2:	2300      	movs	r3, #0
}
 8013ee4:	4618      	mov	r0, r3
 8013ee6:	3710      	adds	r7, #16
 8013ee8:	46bd      	mov	sp, r7
 8013eea:	bd80      	pop	{r7, pc}

08013eec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8013eec:	b580      	push	{r7, lr}
 8013eee:	b084      	sub	sp, #16
 8013ef0:	af00      	add	r7, sp, #0
 8013ef2:	60f8      	str	r0, [r7, #12]
 8013ef4:	60b9      	str	r1, [r7, #8]
 8013ef6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8013ef8:	68fb      	ldr	r3, [r7, #12]
 8013efa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013efe:	2b01      	cmp	r3, #1
 8013f00:	d101      	bne.n	8013f06 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8013f02:	2302      	movs	r3, #2
 8013f04:	e0b4      	b.n	8014070 <HAL_TIM_PWM_ConfigChannel+0x184>
 8013f06:	68fb      	ldr	r3, [r7, #12]
 8013f08:	2201      	movs	r2, #1
 8013f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013f0e:	68fb      	ldr	r3, [r7, #12]
 8013f10:	2202      	movs	r2, #2
 8013f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	2b0c      	cmp	r3, #12
 8013f1a:	f200 809f 	bhi.w	801405c <HAL_TIM_PWM_ConfigChannel+0x170>
 8013f1e:	a201      	add	r2, pc, #4	; (adr r2, 8013f24 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8013f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f24:	08013f59 	.word	0x08013f59
 8013f28:	0801405d 	.word	0x0801405d
 8013f2c:	0801405d 	.word	0x0801405d
 8013f30:	0801405d 	.word	0x0801405d
 8013f34:	08013f99 	.word	0x08013f99
 8013f38:	0801405d 	.word	0x0801405d
 8013f3c:	0801405d 	.word	0x0801405d
 8013f40:	0801405d 	.word	0x0801405d
 8013f44:	08013fdb 	.word	0x08013fdb
 8013f48:	0801405d 	.word	0x0801405d
 8013f4c:	0801405d 	.word	0x0801405d
 8013f50:	0801405d 	.word	0x0801405d
 8013f54:	0801401b 	.word	0x0801401b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013f58:	68fb      	ldr	r3, [r7, #12]
 8013f5a:	681b      	ldr	r3, [r3, #0]
 8013f5c:	68b9      	ldr	r1, [r7, #8]
 8013f5e:	4618      	mov	r0, r3
 8013f60:	f000 fa0a 	bl	8014378 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8013f64:	68fb      	ldr	r3, [r7, #12]
 8013f66:	681b      	ldr	r3, [r3, #0]
 8013f68:	699a      	ldr	r2, [r3, #24]
 8013f6a:	68fb      	ldr	r3, [r7, #12]
 8013f6c:	681b      	ldr	r3, [r3, #0]
 8013f6e:	f042 0208 	orr.w	r2, r2, #8
 8013f72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8013f74:	68fb      	ldr	r3, [r7, #12]
 8013f76:	681b      	ldr	r3, [r3, #0]
 8013f78:	699a      	ldr	r2, [r3, #24]
 8013f7a:	68fb      	ldr	r3, [r7, #12]
 8013f7c:	681b      	ldr	r3, [r3, #0]
 8013f7e:	f022 0204 	bic.w	r2, r2, #4
 8013f82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8013f84:	68fb      	ldr	r3, [r7, #12]
 8013f86:	681b      	ldr	r3, [r3, #0]
 8013f88:	6999      	ldr	r1, [r3, #24]
 8013f8a:	68bb      	ldr	r3, [r7, #8]
 8013f8c:	691a      	ldr	r2, [r3, #16]
 8013f8e:	68fb      	ldr	r3, [r7, #12]
 8013f90:	681b      	ldr	r3, [r3, #0]
 8013f92:	430a      	orrs	r2, r1
 8013f94:	619a      	str	r2, [r3, #24]
      break;
 8013f96:	e062      	b.n	801405e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8013f98:	68fb      	ldr	r3, [r7, #12]
 8013f9a:	681b      	ldr	r3, [r3, #0]
 8013f9c:	68b9      	ldr	r1, [r7, #8]
 8013f9e:	4618      	mov	r0, r3
 8013fa0:	f000 fa5a 	bl	8014458 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8013fa4:	68fb      	ldr	r3, [r7, #12]
 8013fa6:	681b      	ldr	r3, [r3, #0]
 8013fa8:	699a      	ldr	r2, [r3, #24]
 8013faa:	68fb      	ldr	r3, [r7, #12]
 8013fac:	681b      	ldr	r3, [r3, #0]
 8013fae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013fb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8013fb4:	68fb      	ldr	r3, [r7, #12]
 8013fb6:	681b      	ldr	r3, [r3, #0]
 8013fb8:	699a      	ldr	r2, [r3, #24]
 8013fba:	68fb      	ldr	r3, [r7, #12]
 8013fbc:	681b      	ldr	r3, [r3, #0]
 8013fbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8013fc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8013fc4:	68fb      	ldr	r3, [r7, #12]
 8013fc6:	681b      	ldr	r3, [r3, #0]
 8013fc8:	6999      	ldr	r1, [r3, #24]
 8013fca:	68bb      	ldr	r3, [r7, #8]
 8013fcc:	691b      	ldr	r3, [r3, #16]
 8013fce:	021a      	lsls	r2, r3, #8
 8013fd0:	68fb      	ldr	r3, [r7, #12]
 8013fd2:	681b      	ldr	r3, [r3, #0]
 8013fd4:	430a      	orrs	r2, r1
 8013fd6:	619a      	str	r2, [r3, #24]
      break;
 8013fd8:	e041      	b.n	801405e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8013fda:	68fb      	ldr	r3, [r7, #12]
 8013fdc:	681b      	ldr	r3, [r3, #0]
 8013fde:	68b9      	ldr	r1, [r7, #8]
 8013fe0:	4618      	mov	r0, r3
 8013fe2:	f000 faaf 	bl	8014544 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8013fe6:	68fb      	ldr	r3, [r7, #12]
 8013fe8:	681b      	ldr	r3, [r3, #0]
 8013fea:	69da      	ldr	r2, [r3, #28]
 8013fec:	68fb      	ldr	r3, [r7, #12]
 8013fee:	681b      	ldr	r3, [r3, #0]
 8013ff0:	f042 0208 	orr.w	r2, r2, #8
 8013ff4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8013ff6:	68fb      	ldr	r3, [r7, #12]
 8013ff8:	681b      	ldr	r3, [r3, #0]
 8013ffa:	69da      	ldr	r2, [r3, #28]
 8013ffc:	68fb      	ldr	r3, [r7, #12]
 8013ffe:	681b      	ldr	r3, [r3, #0]
 8014000:	f022 0204 	bic.w	r2, r2, #4
 8014004:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8014006:	68fb      	ldr	r3, [r7, #12]
 8014008:	681b      	ldr	r3, [r3, #0]
 801400a:	69d9      	ldr	r1, [r3, #28]
 801400c:	68bb      	ldr	r3, [r7, #8]
 801400e:	691a      	ldr	r2, [r3, #16]
 8014010:	68fb      	ldr	r3, [r7, #12]
 8014012:	681b      	ldr	r3, [r3, #0]
 8014014:	430a      	orrs	r2, r1
 8014016:	61da      	str	r2, [r3, #28]
      break;
 8014018:	e021      	b.n	801405e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801401a:	68fb      	ldr	r3, [r7, #12]
 801401c:	681b      	ldr	r3, [r3, #0]
 801401e:	68b9      	ldr	r1, [r7, #8]
 8014020:	4618      	mov	r0, r3
 8014022:	f000 fb03 	bl	801462c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8014026:	68fb      	ldr	r3, [r7, #12]
 8014028:	681b      	ldr	r3, [r3, #0]
 801402a:	69da      	ldr	r2, [r3, #28]
 801402c:	68fb      	ldr	r3, [r7, #12]
 801402e:	681b      	ldr	r3, [r3, #0]
 8014030:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8014034:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8014036:	68fb      	ldr	r3, [r7, #12]
 8014038:	681b      	ldr	r3, [r3, #0]
 801403a:	69da      	ldr	r2, [r3, #28]
 801403c:	68fb      	ldr	r3, [r7, #12]
 801403e:	681b      	ldr	r3, [r3, #0]
 8014040:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8014044:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8014046:	68fb      	ldr	r3, [r7, #12]
 8014048:	681b      	ldr	r3, [r3, #0]
 801404a:	69d9      	ldr	r1, [r3, #28]
 801404c:	68bb      	ldr	r3, [r7, #8]
 801404e:	691b      	ldr	r3, [r3, #16]
 8014050:	021a      	lsls	r2, r3, #8
 8014052:	68fb      	ldr	r3, [r7, #12]
 8014054:	681b      	ldr	r3, [r3, #0]
 8014056:	430a      	orrs	r2, r1
 8014058:	61da      	str	r2, [r3, #28]
      break;
 801405a:	e000      	b.n	801405e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 801405c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 801405e:	68fb      	ldr	r3, [r7, #12]
 8014060:	2201      	movs	r2, #1
 8014062:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8014066:	68fb      	ldr	r3, [r7, #12]
 8014068:	2200      	movs	r2, #0
 801406a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801406e:	2300      	movs	r3, #0
}
 8014070:	4618      	mov	r0, r3
 8014072:	3710      	adds	r7, #16
 8014074:	46bd      	mov	sp, r7
 8014076:	bd80      	pop	{r7, pc}

08014078 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8014078:	b580      	push	{r7, lr}
 801407a:	b084      	sub	sp, #16
 801407c:	af00      	add	r7, sp, #0
 801407e:	6078      	str	r0, [r7, #4]
 8014080:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8014088:	2b01      	cmp	r3, #1
 801408a:	d101      	bne.n	8014090 <HAL_TIM_ConfigClockSource+0x18>
 801408c:	2302      	movs	r3, #2
 801408e:	e0a6      	b.n	80141de <HAL_TIM_ConfigClockSource+0x166>
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	2201      	movs	r2, #1
 8014094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8014098:	687b      	ldr	r3, [r7, #4]
 801409a:	2202      	movs	r2, #2
 801409c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80140a0:	687b      	ldr	r3, [r7, #4]
 80140a2:	681b      	ldr	r3, [r3, #0]
 80140a4:	689b      	ldr	r3, [r3, #8]
 80140a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80140ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80140b0:	68fb      	ldr	r3, [r7, #12]
 80140b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80140b6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80140b8:	687b      	ldr	r3, [r7, #4]
 80140ba:	681b      	ldr	r3, [r3, #0]
 80140bc:	68fa      	ldr	r2, [r7, #12]
 80140be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80140c0:	683b      	ldr	r3, [r7, #0]
 80140c2:	681b      	ldr	r3, [r3, #0]
 80140c4:	2b40      	cmp	r3, #64	; 0x40
 80140c6:	d067      	beq.n	8014198 <HAL_TIM_ConfigClockSource+0x120>
 80140c8:	2b40      	cmp	r3, #64	; 0x40
 80140ca:	d80b      	bhi.n	80140e4 <HAL_TIM_ConfigClockSource+0x6c>
 80140cc:	2b10      	cmp	r3, #16
 80140ce:	d073      	beq.n	80141b8 <HAL_TIM_ConfigClockSource+0x140>
 80140d0:	2b10      	cmp	r3, #16
 80140d2:	d802      	bhi.n	80140da <HAL_TIM_ConfigClockSource+0x62>
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	d06f      	beq.n	80141b8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80140d8:	e078      	b.n	80141cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80140da:	2b20      	cmp	r3, #32
 80140dc:	d06c      	beq.n	80141b8 <HAL_TIM_ConfigClockSource+0x140>
 80140de:	2b30      	cmp	r3, #48	; 0x30
 80140e0:	d06a      	beq.n	80141b8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80140e2:	e073      	b.n	80141cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80140e4:	2b70      	cmp	r3, #112	; 0x70
 80140e6:	d00d      	beq.n	8014104 <HAL_TIM_ConfigClockSource+0x8c>
 80140e8:	2b70      	cmp	r3, #112	; 0x70
 80140ea:	d804      	bhi.n	80140f6 <HAL_TIM_ConfigClockSource+0x7e>
 80140ec:	2b50      	cmp	r3, #80	; 0x50
 80140ee:	d033      	beq.n	8014158 <HAL_TIM_ConfigClockSource+0xe0>
 80140f0:	2b60      	cmp	r3, #96	; 0x60
 80140f2:	d041      	beq.n	8014178 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80140f4:	e06a      	b.n	80141cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80140f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80140fa:	d066      	beq.n	80141ca <HAL_TIM_ConfigClockSource+0x152>
 80140fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8014100:	d017      	beq.n	8014132 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8014102:	e063      	b.n	80141cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8014104:	687b      	ldr	r3, [r7, #4]
 8014106:	6818      	ldr	r0, [r3, #0]
 8014108:	683b      	ldr	r3, [r7, #0]
 801410a:	6899      	ldr	r1, [r3, #8]
 801410c:	683b      	ldr	r3, [r7, #0]
 801410e:	685a      	ldr	r2, [r3, #4]
 8014110:	683b      	ldr	r3, [r7, #0]
 8014112:	68db      	ldr	r3, [r3, #12]
 8014114:	f000 fb5a 	bl	80147cc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	681b      	ldr	r3, [r3, #0]
 801411c:	689b      	ldr	r3, [r3, #8]
 801411e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8014120:	68fb      	ldr	r3, [r7, #12]
 8014122:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8014126:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8014128:	687b      	ldr	r3, [r7, #4]
 801412a:	681b      	ldr	r3, [r3, #0]
 801412c:	68fa      	ldr	r2, [r7, #12]
 801412e:	609a      	str	r2, [r3, #8]
      break;
 8014130:	e04c      	b.n	80141cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	6818      	ldr	r0, [r3, #0]
 8014136:	683b      	ldr	r3, [r7, #0]
 8014138:	6899      	ldr	r1, [r3, #8]
 801413a:	683b      	ldr	r3, [r7, #0]
 801413c:	685a      	ldr	r2, [r3, #4]
 801413e:	683b      	ldr	r3, [r7, #0]
 8014140:	68db      	ldr	r3, [r3, #12]
 8014142:	f000 fb43 	bl	80147cc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	681b      	ldr	r3, [r3, #0]
 801414a:	689a      	ldr	r2, [r3, #8]
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	681b      	ldr	r3, [r3, #0]
 8014150:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8014154:	609a      	str	r2, [r3, #8]
      break;
 8014156:	e039      	b.n	80141cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	6818      	ldr	r0, [r3, #0]
 801415c:	683b      	ldr	r3, [r7, #0]
 801415e:	6859      	ldr	r1, [r3, #4]
 8014160:	683b      	ldr	r3, [r7, #0]
 8014162:	68db      	ldr	r3, [r3, #12]
 8014164:	461a      	mov	r2, r3
 8014166:	f000 fab7 	bl	80146d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801416a:	687b      	ldr	r3, [r7, #4]
 801416c:	681b      	ldr	r3, [r3, #0]
 801416e:	2150      	movs	r1, #80	; 0x50
 8014170:	4618      	mov	r0, r3
 8014172:	f000 fb10 	bl	8014796 <TIM_ITRx_SetConfig>
      break;
 8014176:	e029      	b.n	80141cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	6818      	ldr	r0, [r3, #0]
 801417c:	683b      	ldr	r3, [r7, #0]
 801417e:	6859      	ldr	r1, [r3, #4]
 8014180:	683b      	ldr	r3, [r7, #0]
 8014182:	68db      	ldr	r3, [r3, #12]
 8014184:	461a      	mov	r2, r3
 8014186:	f000 fad6 	bl	8014736 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	681b      	ldr	r3, [r3, #0]
 801418e:	2160      	movs	r1, #96	; 0x60
 8014190:	4618      	mov	r0, r3
 8014192:	f000 fb00 	bl	8014796 <TIM_ITRx_SetConfig>
      break;
 8014196:	e019      	b.n	80141cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	6818      	ldr	r0, [r3, #0]
 801419c:	683b      	ldr	r3, [r7, #0]
 801419e:	6859      	ldr	r1, [r3, #4]
 80141a0:	683b      	ldr	r3, [r7, #0]
 80141a2:	68db      	ldr	r3, [r3, #12]
 80141a4:	461a      	mov	r2, r3
 80141a6:	f000 fa97 	bl	80146d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	681b      	ldr	r3, [r3, #0]
 80141ae:	2140      	movs	r1, #64	; 0x40
 80141b0:	4618      	mov	r0, r3
 80141b2:	f000 faf0 	bl	8014796 <TIM_ITRx_SetConfig>
      break;
 80141b6:	e009      	b.n	80141cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	681a      	ldr	r2, [r3, #0]
 80141bc:	683b      	ldr	r3, [r7, #0]
 80141be:	681b      	ldr	r3, [r3, #0]
 80141c0:	4619      	mov	r1, r3
 80141c2:	4610      	mov	r0, r2
 80141c4:	f000 fae7 	bl	8014796 <TIM_ITRx_SetConfig>
      break;
 80141c8:	e000      	b.n	80141cc <HAL_TIM_ConfigClockSource+0x154>
      break;
 80141ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	2201      	movs	r2, #1
 80141d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80141d4:	687b      	ldr	r3, [r7, #4]
 80141d6:	2200      	movs	r2, #0
 80141d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80141dc:	2300      	movs	r3, #0
}
 80141de:	4618      	mov	r0, r3
 80141e0:	3710      	adds	r7, #16
 80141e2:	46bd      	mov	sp, r7
 80141e4:	bd80      	pop	{r7, pc}

080141e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80141e6:	b480      	push	{r7}
 80141e8:	b083      	sub	sp, #12
 80141ea:	af00      	add	r7, sp, #0
 80141ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80141ee:	bf00      	nop
 80141f0:	370c      	adds	r7, #12
 80141f2:	46bd      	mov	sp, r7
 80141f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141f8:	4770      	bx	lr

080141fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80141fa:	b480      	push	{r7}
 80141fc:	b083      	sub	sp, #12
 80141fe:	af00      	add	r7, sp, #0
 8014200:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8014202:	bf00      	nop
 8014204:	370c      	adds	r7, #12
 8014206:	46bd      	mov	sp, r7
 8014208:	f85d 7b04 	ldr.w	r7, [sp], #4
 801420c:	4770      	bx	lr

0801420e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801420e:	b480      	push	{r7}
 8014210:	b083      	sub	sp, #12
 8014212:	af00      	add	r7, sp, #0
 8014214:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8014216:	bf00      	nop
 8014218:	370c      	adds	r7, #12
 801421a:	46bd      	mov	sp, r7
 801421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014220:	4770      	bx	lr

08014222 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8014222:	b480      	push	{r7}
 8014224:	b083      	sub	sp, #12
 8014226:	af00      	add	r7, sp, #0
 8014228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801422a:	bf00      	nop
 801422c:	370c      	adds	r7, #12
 801422e:	46bd      	mov	sp, r7
 8014230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014234:	4770      	bx	lr
	...

08014238 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8014238:	b480      	push	{r7}
 801423a:	b085      	sub	sp, #20
 801423c:	af00      	add	r7, sp, #0
 801423e:	6078      	str	r0, [r7, #4]
 8014240:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	681b      	ldr	r3, [r3, #0]
 8014246:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8014248:	687b      	ldr	r3, [r7, #4]
 801424a:	4a40      	ldr	r2, [pc, #256]	; (801434c <TIM_Base_SetConfig+0x114>)
 801424c:	4293      	cmp	r3, r2
 801424e:	d013      	beq.n	8014278 <TIM_Base_SetConfig+0x40>
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014256:	d00f      	beq.n	8014278 <TIM_Base_SetConfig+0x40>
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	4a3d      	ldr	r2, [pc, #244]	; (8014350 <TIM_Base_SetConfig+0x118>)
 801425c:	4293      	cmp	r3, r2
 801425e:	d00b      	beq.n	8014278 <TIM_Base_SetConfig+0x40>
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	4a3c      	ldr	r2, [pc, #240]	; (8014354 <TIM_Base_SetConfig+0x11c>)
 8014264:	4293      	cmp	r3, r2
 8014266:	d007      	beq.n	8014278 <TIM_Base_SetConfig+0x40>
 8014268:	687b      	ldr	r3, [r7, #4]
 801426a:	4a3b      	ldr	r2, [pc, #236]	; (8014358 <TIM_Base_SetConfig+0x120>)
 801426c:	4293      	cmp	r3, r2
 801426e:	d003      	beq.n	8014278 <TIM_Base_SetConfig+0x40>
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	4a3a      	ldr	r2, [pc, #232]	; (801435c <TIM_Base_SetConfig+0x124>)
 8014274:	4293      	cmp	r3, r2
 8014276:	d108      	bne.n	801428a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8014278:	68fb      	ldr	r3, [r7, #12]
 801427a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801427e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8014280:	683b      	ldr	r3, [r7, #0]
 8014282:	685b      	ldr	r3, [r3, #4]
 8014284:	68fa      	ldr	r2, [r7, #12]
 8014286:	4313      	orrs	r3, r2
 8014288:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	4a2f      	ldr	r2, [pc, #188]	; (801434c <TIM_Base_SetConfig+0x114>)
 801428e:	4293      	cmp	r3, r2
 8014290:	d02b      	beq.n	80142ea <TIM_Base_SetConfig+0xb2>
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014298:	d027      	beq.n	80142ea <TIM_Base_SetConfig+0xb2>
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	4a2c      	ldr	r2, [pc, #176]	; (8014350 <TIM_Base_SetConfig+0x118>)
 801429e:	4293      	cmp	r3, r2
 80142a0:	d023      	beq.n	80142ea <TIM_Base_SetConfig+0xb2>
 80142a2:	687b      	ldr	r3, [r7, #4]
 80142a4:	4a2b      	ldr	r2, [pc, #172]	; (8014354 <TIM_Base_SetConfig+0x11c>)
 80142a6:	4293      	cmp	r3, r2
 80142a8:	d01f      	beq.n	80142ea <TIM_Base_SetConfig+0xb2>
 80142aa:	687b      	ldr	r3, [r7, #4]
 80142ac:	4a2a      	ldr	r2, [pc, #168]	; (8014358 <TIM_Base_SetConfig+0x120>)
 80142ae:	4293      	cmp	r3, r2
 80142b0:	d01b      	beq.n	80142ea <TIM_Base_SetConfig+0xb2>
 80142b2:	687b      	ldr	r3, [r7, #4]
 80142b4:	4a29      	ldr	r2, [pc, #164]	; (801435c <TIM_Base_SetConfig+0x124>)
 80142b6:	4293      	cmp	r3, r2
 80142b8:	d017      	beq.n	80142ea <TIM_Base_SetConfig+0xb2>
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	4a28      	ldr	r2, [pc, #160]	; (8014360 <TIM_Base_SetConfig+0x128>)
 80142be:	4293      	cmp	r3, r2
 80142c0:	d013      	beq.n	80142ea <TIM_Base_SetConfig+0xb2>
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	4a27      	ldr	r2, [pc, #156]	; (8014364 <TIM_Base_SetConfig+0x12c>)
 80142c6:	4293      	cmp	r3, r2
 80142c8:	d00f      	beq.n	80142ea <TIM_Base_SetConfig+0xb2>
 80142ca:	687b      	ldr	r3, [r7, #4]
 80142cc:	4a26      	ldr	r2, [pc, #152]	; (8014368 <TIM_Base_SetConfig+0x130>)
 80142ce:	4293      	cmp	r3, r2
 80142d0:	d00b      	beq.n	80142ea <TIM_Base_SetConfig+0xb2>
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	4a25      	ldr	r2, [pc, #148]	; (801436c <TIM_Base_SetConfig+0x134>)
 80142d6:	4293      	cmp	r3, r2
 80142d8:	d007      	beq.n	80142ea <TIM_Base_SetConfig+0xb2>
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	4a24      	ldr	r2, [pc, #144]	; (8014370 <TIM_Base_SetConfig+0x138>)
 80142de:	4293      	cmp	r3, r2
 80142e0:	d003      	beq.n	80142ea <TIM_Base_SetConfig+0xb2>
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	4a23      	ldr	r2, [pc, #140]	; (8014374 <TIM_Base_SetConfig+0x13c>)
 80142e6:	4293      	cmp	r3, r2
 80142e8:	d108      	bne.n	80142fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80142ea:	68fb      	ldr	r3, [r7, #12]
 80142ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80142f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80142f2:	683b      	ldr	r3, [r7, #0]
 80142f4:	68db      	ldr	r3, [r3, #12]
 80142f6:	68fa      	ldr	r2, [r7, #12]
 80142f8:	4313      	orrs	r3, r2
 80142fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80142fc:	68fb      	ldr	r3, [r7, #12]
 80142fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8014302:	683b      	ldr	r3, [r7, #0]
 8014304:	695b      	ldr	r3, [r3, #20]
 8014306:	4313      	orrs	r3, r2
 8014308:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801430a:	687b      	ldr	r3, [r7, #4]
 801430c:	68fa      	ldr	r2, [r7, #12]
 801430e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8014310:	683b      	ldr	r3, [r7, #0]
 8014312:	689a      	ldr	r2, [r3, #8]
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8014318:	683b      	ldr	r3, [r7, #0]
 801431a:	681a      	ldr	r2, [r3, #0]
 801431c:	687b      	ldr	r3, [r7, #4]
 801431e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	4a0a      	ldr	r2, [pc, #40]	; (801434c <TIM_Base_SetConfig+0x114>)
 8014324:	4293      	cmp	r3, r2
 8014326:	d003      	beq.n	8014330 <TIM_Base_SetConfig+0xf8>
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	4a0c      	ldr	r2, [pc, #48]	; (801435c <TIM_Base_SetConfig+0x124>)
 801432c:	4293      	cmp	r3, r2
 801432e:	d103      	bne.n	8014338 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8014330:	683b      	ldr	r3, [r7, #0]
 8014332:	691a      	ldr	r2, [r3, #16]
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	2201      	movs	r2, #1
 801433c:	615a      	str	r2, [r3, #20]
}
 801433e:	bf00      	nop
 8014340:	3714      	adds	r7, #20
 8014342:	46bd      	mov	sp, r7
 8014344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014348:	4770      	bx	lr
 801434a:	bf00      	nop
 801434c:	40010000 	.word	0x40010000
 8014350:	40000400 	.word	0x40000400
 8014354:	40000800 	.word	0x40000800
 8014358:	40000c00 	.word	0x40000c00
 801435c:	40010400 	.word	0x40010400
 8014360:	40014000 	.word	0x40014000
 8014364:	40014400 	.word	0x40014400
 8014368:	40014800 	.word	0x40014800
 801436c:	40001800 	.word	0x40001800
 8014370:	40001c00 	.word	0x40001c00
 8014374:	40002000 	.word	0x40002000

08014378 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8014378:	b480      	push	{r7}
 801437a:	b087      	sub	sp, #28
 801437c:	af00      	add	r7, sp, #0
 801437e:	6078      	str	r0, [r7, #4]
 8014380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	6a1b      	ldr	r3, [r3, #32]
 8014386:	f023 0201 	bic.w	r2, r3, #1
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	6a1b      	ldr	r3, [r3, #32]
 8014392:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	685b      	ldr	r3, [r3, #4]
 8014398:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801439a:	687b      	ldr	r3, [r7, #4]
 801439c:	699b      	ldr	r3, [r3, #24]
 801439e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80143a0:	68fb      	ldr	r3, [r7, #12]
 80143a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80143a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80143a8:	68fb      	ldr	r3, [r7, #12]
 80143aa:	f023 0303 	bic.w	r3, r3, #3
 80143ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80143b0:	683b      	ldr	r3, [r7, #0]
 80143b2:	681b      	ldr	r3, [r3, #0]
 80143b4:	68fa      	ldr	r2, [r7, #12]
 80143b6:	4313      	orrs	r3, r2
 80143b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80143ba:	697b      	ldr	r3, [r7, #20]
 80143bc:	f023 0302 	bic.w	r3, r3, #2
 80143c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80143c2:	683b      	ldr	r3, [r7, #0]
 80143c4:	689b      	ldr	r3, [r3, #8]
 80143c6:	697a      	ldr	r2, [r7, #20]
 80143c8:	4313      	orrs	r3, r2
 80143ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	4a20      	ldr	r2, [pc, #128]	; (8014450 <TIM_OC1_SetConfig+0xd8>)
 80143d0:	4293      	cmp	r3, r2
 80143d2:	d003      	beq.n	80143dc <TIM_OC1_SetConfig+0x64>
 80143d4:	687b      	ldr	r3, [r7, #4]
 80143d6:	4a1f      	ldr	r2, [pc, #124]	; (8014454 <TIM_OC1_SetConfig+0xdc>)
 80143d8:	4293      	cmp	r3, r2
 80143da:	d10c      	bne.n	80143f6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80143dc:	697b      	ldr	r3, [r7, #20]
 80143de:	f023 0308 	bic.w	r3, r3, #8
 80143e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80143e4:	683b      	ldr	r3, [r7, #0]
 80143e6:	68db      	ldr	r3, [r3, #12]
 80143e8:	697a      	ldr	r2, [r7, #20]
 80143ea:	4313      	orrs	r3, r2
 80143ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80143ee:	697b      	ldr	r3, [r7, #20]
 80143f0:	f023 0304 	bic.w	r3, r3, #4
 80143f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	4a15      	ldr	r2, [pc, #84]	; (8014450 <TIM_OC1_SetConfig+0xd8>)
 80143fa:	4293      	cmp	r3, r2
 80143fc:	d003      	beq.n	8014406 <TIM_OC1_SetConfig+0x8e>
 80143fe:	687b      	ldr	r3, [r7, #4]
 8014400:	4a14      	ldr	r2, [pc, #80]	; (8014454 <TIM_OC1_SetConfig+0xdc>)
 8014402:	4293      	cmp	r3, r2
 8014404:	d111      	bne.n	801442a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8014406:	693b      	ldr	r3, [r7, #16]
 8014408:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801440c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 801440e:	693b      	ldr	r3, [r7, #16]
 8014410:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8014414:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8014416:	683b      	ldr	r3, [r7, #0]
 8014418:	695b      	ldr	r3, [r3, #20]
 801441a:	693a      	ldr	r2, [r7, #16]
 801441c:	4313      	orrs	r3, r2
 801441e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8014420:	683b      	ldr	r3, [r7, #0]
 8014422:	699b      	ldr	r3, [r3, #24]
 8014424:	693a      	ldr	r2, [r7, #16]
 8014426:	4313      	orrs	r3, r2
 8014428:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801442a:	687b      	ldr	r3, [r7, #4]
 801442c:	693a      	ldr	r2, [r7, #16]
 801442e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8014430:	687b      	ldr	r3, [r7, #4]
 8014432:	68fa      	ldr	r2, [r7, #12]
 8014434:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8014436:	683b      	ldr	r3, [r7, #0]
 8014438:	685a      	ldr	r2, [r3, #4]
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801443e:	687b      	ldr	r3, [r7, #4]
 8014440:	697a      	ldr	r2, [r7, #20]
 8014442:	621a      	str	r2, [r3, #32]
}
 8014444:	bf00      	nop
 8014446:	371c      	adds	r7, #28
 8014448:	46bd      	mov	sp, r7
 801444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801444e:	4770      	bx	lr
 8014450:	40010000 	.word	0x40010000
 8014454:	40010400 	.word	0x40010400

08014458 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8014458:	b480      	push	{r7}
 801445a:	b087      	sub	sp, #28
 801445c:	af00      	add	r7, sp, #0
 801445e:	6078      	str	r0, [r7, #4]
 8014460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8014462:	687b      	ldr	r3, [r7, #4]
 8014464:	6a1b      	ldr	r3, [r3, #32]
 8014466:	f023 0210 	bic.w	r2, r3, #16
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	6a1b      	ldr	r3, [r3, #32]
 8014472:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	685b      	ldr	r3, [r3, #4]
 8014478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801447a:	687b      	ldr	r3, [r7, #4]
 801447c:	699b      	ldr	r3, [r3, #24]
 801447e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8014480:	68fb      	ldr	r3, [r7, #12]
 8014482:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8014486:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8014488:	68fb      	ldr	r3, [r7, #12]
 801448a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801448e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8014490:	683b      	ldr	r3, [r7, #0]
 8014492:	681b      	ldr	r3, [r3, #0]
 8014494:	021b      	lsls	r3, r3, #8
 8014496:	68fa      	ldr	r2, [r7, #12]
 8014498:	4313      	orrs	r3, r2
 801449a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 801449c:	697b      	ldr	r3, [r7, #20]
 801449e:	f023 0320 	bic.w	r3, r3, #32
 80144a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80144a4:	683b      	ldr	r3, [r7, #0]
 80144a6:	689b      	ldr	r3, [r3, #8]
 80144a8:	011b      	lsls	r3, r3, #4
 80144aa:	697a      	ldr	r2, [r7, #20]
 80144ac:	4313      	orrs	r3, r2
 80144ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80144b0:	687b      	ldr	r3, [r7, #4]
 80144b2:	4a22      	ldr	r2, [pc, #136]	; (801453c <TIM_OC2_SetConfig+0xe4>)
 80144b4:	4293      	cmp	r3, r2
 80144b6:	d003      	beq.n	80144c0 <TIM_OC2_SetConfig+0x68>
 80144b8:	687b      	ldr	r3, [r7, #4]
 80144ba:	4a21      	ldr	r2, [pc, #132]	; (8014540 <TIM_OC2_SetConfig+0xe8>)
 80144bc:	4293      	cmp	r3, r2
 80144be:	d10d      	bne.n	80144dc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80144c0:	697b      	ldr	r3, [r7, #20]
 80144c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80144c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80144c8:	683b      	ldr	r3, [r7, #0]
 80144ca:	68db      	ldr	r3, [r3, #12]
 80144cc:	011b      	lsls	r3, r3, #4
 80144ce:	697a      	ldr	r2, [r7, #20]
 80144d0:	4313      	orrs	r3, r2
 80144d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80144d4:	697b      	ldr	r3, [r7, #20]
 80144d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80144da:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	4a17      	ldr	r2, [pc, #92]	; (801453c <TIM_OC2_SetConfig+0xe4>)
 80144e0:	4293      	cmp	r3, r2
 80144e2:	d003      	beq.n	80144ec <TIM_OC2_SetConfig+0x94>
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	4a16      	ldr	r2, [pc, #88]	; (8014540 <TIM_OC2_SetConfig+0xe8>)
 80144e8:	4293      	cmp	r3, r2
 80144ea:	d113      	bne.n	8014514 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80144ec:	693b      	ldr	r3, [r7, #16]
 80144ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80144f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80144f4:	693b      	ldr	r3, [r7, #16]
 80144f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80144fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80144fc:	683b      	ldr	r3, [r7, #0]
 80144fe:	695b      	ldr	r3, [r3, #20]
 8014500:	009b      	lsls	r3, r3, #2
 8014502:	693a      	ldr	r2, [r7, #16]
 8014504:	4313      	orrs	r3, r2
 8014506:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8014508:	683b      	ldr	r3, [r7, #0]
 801450a:	699b      	ldr	r3, [r3, #24]
 801450c:	009b      	lsls	r3, r3, #2
 801450e:	693a      	ldr	r2, [r7, #16]
 8014510:	4313      	orrs	r3, r2
 8014512:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	693a      	ldr	r2, [r7, #16]
 8014518:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801451a:	687b      	ldr	r3, [r7, #4]
 801451c:	68fa      	ldr	r2, [r7, #12]
 801451e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8014520:	683b      	ldr	r3, [r7, #0]
 8014522:	685a      	ldr	r2, [r3, #4]
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014528:	687b      	ldr	r3, [r7, #4]
 801452a:	697a      	ldr	r2, [r7, #20]
 801452c:	621a      	str	r2, [r3, #32]
}
 801452e:	bf00      	nop
 8014530:	371c      	adds	r7, #28
 8014532:	46bd      	mov	sp, r7
 8014534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014538:	4770      	bx	lr
 801453a:	bf00      	nop
 801453c:	40010000 	.word	0x40010000
 8014540:	40010400 	.word	0x40010400

08014544 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8014544:	b480      	push	{r7}
 8014546:	b087      	sub	sp, #28
 8014548:	af00      	add	r7, sp, #0
 801454a:	6078      	str	r0, [r7, #4]
 801454c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	6a1b      	ldr	r3, [r3, #32]
 8014552:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8014556:	687b      	ldr	r3, [r7, #4]
 8014558:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801455a:	687b      	ldr	r3, [r7, #4]
 801455c:	6a1b      	ldr	r3, [r3, #32]
 801455e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	685b      	ldr	r3, [r3, #4]
 8014564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8014566:	687b      	ldr	r3, [r7, #4]
 8014568:	69db      	ldr	r3, [r3, #28]
 801456a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 801456c:	68fb      	ldr	r3, [r7, #12]
 801456e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8014572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8014574:	68fb      	ldr	r3, [r7, #12]
 8014576:	f023 0303 	bic.w	r3, r3, #3
 801457a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801457c:	683b      	ldr	r3, [r7, #0]
 801457e:	681b      	ldr	r3, [r3, #0]
 8014580:	68fa      	ldr	r2, [r7, #12]
 8014582:	4313      	orrs	r3, r2
 8014584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8014586:	697b      	ldr	r3, [r7, #20]
 8014588:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801458c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801458e:	683b      	ldr	r3, [r7, #0]
 8014590:	689b      	ldr	r3, [r3, #8]
 8014592:	021b      	lsls	r3, r3, #8
 8014594:	697a      	ldr	r2, [r7, #20]
 8014596:	4313      	orrs	r3, r2
 8014598:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	4a21      	ldr	r2, [pc, #132]	; (8014624 <TIM_OC3_SetConfig+0xe0>)
 801459e:	4293      	cmp	r3, r2
 80145a0:	d003      	beq.n	80145aa <TIM_OC3_SetConfig+0x66>
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	4a20      	ldr	r2, [pc, #128]	; (8014628 <TIM_OC3_SetConfig+0xe4>)
 80145a6:	4293      	cmp	r3, r2
 80145a8:	d10d      	bne.n	80145c6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80145aa:	697b      	ldr	r3, [r7, #20]
 80145ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80145b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80145b2:	683b      	ldr	r3, [r7, #0]
 80145b4:	68db      	ldr	r3, [r3, #12]
 80145b6:	021b      	lsls	r3, r3, #8
 80145b8:	697a      	ldr	r2, [r7, #20]
 80145ba:	4313      	orrs	r3, r2
 80145bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80145be:	697b      	ldr	r3, [r7, #20]
 80145c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80145c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80145c6:	687b      	ldr	r3, [r7, #4]
 80145c8:	4a16      	ldr	r2, [pc, #88]	; (8014624 <TIM_OC3_SetConfig+0xe0>)
 80145ca:	4293      	cmp	r3, r2
 80145cc:	d003      	beq.n	80145d6 <TIM_OC3_SetConfig+0x92>
 80145ce:	687b      	ldr	r3, [r7, #4]
 80145d0:	4a15      	ldr	r2, [pc, #84]	; (8014628 <TIM_OC3_SetConfig+0xe4>)
 80145d2:	4293      	cmp	r3, r2
 80145d4:	d113      	bne.n	80145fe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80145d6:	693b      	ldr	r3, [r7, #16]
 80145d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80145dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80145de:	693b      	ldr	r3, [r7, #16]
 80145e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80145e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80145e6:	683b      	ldr	r3, [r7, #0]
 80145e8:	695b      	ldr	r3, [r3, #20]
 80145ea:	011b      	lsls	r3, r3, #4
 80145ec:	693a      	ldr	r2, [r7, #16]
 80145ee:	4313      	orrs	r3, r2
 80145f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80145f2:	683b      	ldr	r3, [r7, #0]
 80145f4:	699b      	ldr	r3, [r3, #24]
 80145f6:	011b      	lsls	r3, r3, #4
 80145f8:	693a      	ldr	r2, [r7, #16]
 80145fa:	4313      	orrs	r3, r2
 80145fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80145fe:	687b      	ldr	r3, [r7, #4]
 8014600:	693a      	ldr	r2, [r7, #16]
 8014602:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	68fa      	ldr	r2, [r7, #12]
 8014608:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801460a:	683b      	ldr	r3, [r7, #0]
 801460c:	685a      	ldr	r2, [r3, #4]
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014612:	687b      	ldr	r3, [r7, #4]
 8014614:	697a      	ldr	r2, [r7, #20]
 8014616:	621a      	str	r2, [r3, #32]
}
 8014618:	bf00      	nop
 801461a:	371c      	adds	r7, #28
 801461c:	46bd      	mov	sp, r7
 801461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014622:	4770      	bx	lr
 8014624:	40010000 	.word	0x40010000
 8014628:	40010400 	.word	0x40010400

0801462c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 801462c:	b480      	push	{r7}
 801462e:	b087      	sub	sp, #28
 8014630:	af00      	add	r7, sp, #0
 8014632:	6078      	str	r0, [r7, #4]
 8014634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8014636:	687b      	ldr	r3, [r7, #4]
 8014638:	6a1b      	ldr	r3, [r3, #32]
 801463a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801463e:	687b      	ldr	r3, [r7, #4]
 8014640:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014642:	687b      	ldr	r3, [r7, #4]
 8014644:	6a1b      	ldr	r3, [r3, #32]
 8014646:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	685b      	ldr	r3, [r3, #4]
 801464c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	69db      	ldr	r3, [r3, #28]
 8014652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8014654:	68fb      	ldr	r3, [r7, #12]
 8014656:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801465a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 801465c:	68fb      	ldr	r3, [r7, #12]
 801465e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8014662:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8014664:	683b      	ldr	r3, [r7, #0]
 8014666:	681b      	ldr	r3, [r3, #0]
 8014668:	021b      	lsls	r3, r3, #8
 801466a:	68fa      	ldr	r2, [r7, #12]
 801466c:	4313      	orrs	r3, r2
 801466e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8014670:	693b      	ldr	r3, [r7, #16]
 8014672:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8014676:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8014678:	683b      	ldr	r3, [r7, #0]
 801467a:	689b      	ldr	r3, [r3, #8]
 801467c:	031b      	lsls	r3, r3, #12
 801467e:	693a      	ldr	r2, [r7, #16]
 8014680:	4313      	orrs	r3, r2
 8014682:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	4a12      	ldr	r2, [pc, #72]	; (80146d0 <TIM_OC4_SetConfig+0xa4>)
 8014688:	4293      	cmp	r3, r2
 801468a:	d003      	beq.n	8014694 <TIM_OC4_SetConfig+0x68>
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	4a11      	ldr	r2, [pc, #68]	; (80146d4 <TIM_OC4_SetConfig+0xa8>)
 8014690:	4293      	cmp	r3, r2
 8014692:	d109      	bne.n	80146a8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8014694:	697b      	ldr	r3, [r7, #20]
 8014696:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801469a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 801469c:	683b      	ldr	r3, [r7, #0]
 801469e:	695b      	ldr	r3, [r3, #20]
 80146a0:	019b      	lsls	r3, r3, #6
 80146a2:	697a      	ldr	r2, [r7, #20]
 80146a4:	4313      	orrs	r3, r2
 80146a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	697a      	ldr	r2, [r7, #20]
 80146ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	68fa      	ldr	r2, [r7, #12]
 80146b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80146b4:	683b      	ldr	r3, [r7, #0]
 80146b6:	685a      	ldr	r2, [r3, #4]
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80146bc:	687b      	ldr	r3, [r7, #4]
 80146be:	693a      	ldr	r2, [r7, #16]
 80146c0:	621a      	str	r2, [r3, #32]
}
 80146c2:	bf00      	nop
 80146c4:	371c      	adds	r7, #28
 80146c6:	46bd      	mov	sp, r7
 80146c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146cc:	4770      	bx	lr
 80146ce:	bf00      	nop
 80146d0:	40010000 	.word	0x40010000
 80146d4:	40010400 	.word	0x40010400

080146d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80146d8:	b480      	push	{r7}
 80146da:	b087      	sub	sp, #28
 80146dc:	af00      	add	r7, sp, #0
 80146de:	60f8      	str	r0, [r7, #12]
 80146e0:	60b9      	str	r1, [r7, #8]
 80146e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80146e4:	68fb      	ldr	r3, [r7, #12]
 80146e6:	6a1b      	ldr	r3, [r3, #32]
 80146e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80146ea:	68fb      	ldr	r3, [r7, #12]
 80146ec:	6a1b      	ldr	r3, [r3, #32]
 80146ee:	f023 0201 	bic.w	r2, r3, #1
 80146f2:	68fb      	ldr	r3, [r7, #12]
 80146f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80146f6:	68fb      	ldr	r3, [r7, #12]
 80146f8:	699b      	ldr	r3, [r3, #24]
 80146fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80146fc:	693b      	ldr	r3, [r7, #16]
 80146fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8014702:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8014704:	687b      	ldr	r3, [r7, #4]
 8014706:	011b      	lsls	r3, r3, #4
 8014708:	693a      	ldr	r2, [r7, #16]
 801470a:	4313      	orrs	r3, r2
 801470c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801470e:	697b      	ldr	r3, [r7, #20]
 8014710:	f023 030a 	bic.w	r3, r3, #10
 8014714:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8014716:	697a      	ldr	r2, [r7, #20]
 8014718:	68bb      	ldr	r3, [r7, #8]
 801471a:	4313      	orrs	r3, r2
 801471c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801471e:	68fb      	ldr	r3, [r7, #12]
 8014720:	693a      	ldr	r2, [r7, #16]
 8014722:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8014724:	68fb      	ldr	r3, [r7, #12]
 8014726:	697a      	ldr	r2, [r7, #20]
 8014728:	621a      	str	r2, [r3, #32]
}
 801472a:	bf00      	nop
 801472c:	371c      	adds	r7, #28
 801472e:	46bd      	mov	sp, r7
 8014730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014734:	4770      	bx	lr

08014736 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8014736:	b480      	push	{r7}
 8014738:	b087      	sub	sp, #28
 801473a:	af00      	add	r7, sp, #0
 801473c:	60f8      	str	r0, [r7, #12]
 801473e:	60b9      	str	r1, [r7, #8]
 8014740:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8014742:	68fb      	ldr	r3, [r7, #12]
 8014744:	6a1b      	ldr	r3, [r3, #32]
 8014746:	f023 0210 	bic.w	r2, r3, #16
 801474a:	68fb      	ldr	r3, [r7, #12]
 801474c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801474e:	68fb      	ldr	r3, [r7, #12]
 8014750:	699b      	ldr	r3, [r3, #24]
 8014752:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8014754:	68fb      	ldr	r3, [r7, #12]
 8014756:	6a1b      	ldr	r3, [r3, #32]
 8014758:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801475a:	697b      	ldr	r3, [r7, #20]
 801475c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8014760:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	031b      	lsls	r3, r3, #12
 8014766:	697a      	ldr	r2, [r7, #20]
 8014768:	4313      	orrs	r3, r2
 801476a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801476c:	693b      	ldr	r3, [r7, #16]
 801476e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8014772:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8014774:	68bb      	ldr	r3, [r7, #8]
 8014776:	011b      	lsls	r3, r3, #4
 8014778:	693a      	ldr	r2, [r7, #16]
 801477a:	4313      	orrs	r3, r2
 801477c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801477e:	68fb      	ldr	r3, [r7, #12]
 8014780:	697a      	ldr	r2, [r7, #20]
 8014782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8014784:	68fb      	ldr	r3, [r7, #12]
 8014786:	693a      	ldr	r2, [r7, #16]
 8014788:	621a      	str	r2, [r3, #32]
}
 801478a:	bf00      	nop
 801478c:	371c      	adds	r7, #28
 801478e:	46bd      	mov	sp, r7
 8014790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014794:	4770      	bx	lr

08014796 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8014796:	b480      	push	{r7}
 8014798:	b085      	sub	sp, #20
 801479a:	af00      	add	r7, sp, #0
 801479c:	6078      	str	r0, [r7, #4]
 801479e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80147a0:	687b      	ldr	r3, [r7, #4]
 80147a2:	689b      	ldr	r3, [r3, #8]
 80147a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80147a6:	68fb      	ldr	r3, [r7, #12]
 80147a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80147ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80147ae:	683a      	ldr	r2, [r7, #0]
 80147b0:	68fb      	ldr	r3, [r7, #12]
 80147b2:	4313      	orrs	r3, r2
 80147b4:	f043 0307 	orr.w	r3, r3, #7
 80147b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	68fa      	ldr	r2, [r7, #12]
 80147be:	609a      	str	r2, [r3, #8]
}
 80147c0:	bf00      	nop
 80147c2:	3714      	adds	r7, #20
 80147c4:	46bd      	mov	sp, r7
 80147c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ca:	4770      	bx	lr

080147cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80147cc:	b480      	push	{r7}
 80147ce:	b087      	sub	sp, #28
 80147d0:	af00      	add	r7, sp, #0
 80147d2:	60f8      	str	r0, [r7, #12]
 80147d4:	60b9      	str	r1, [r7, #8]
 80147d6:	607a      	str	r2, [r7, #4]
 80147d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80147da:	68fb      	ldr	r3, [r7, #12]
 80147dc:	689b      	ldr	r3, [r3, #8]
 80147de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80147e0:	697b      	ldr	r3, [r7, #20]
 80147e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80147e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80147e8:	683b      	ldr	r3, [r7, #0]
 80147ea:	021a      	lsls	r2, r3, #8
 80147ec:	687b      	ldr	r3, [r7, #4]
 80147ee:	431a      	orrs	r2, r3
 80147f0:	68bb      	ldr	r3, [r7, #8]
 80147f2:	4313      	orrs	r3, r2
 80147f4:	697a      	ldr	r2, [r7, #20]
 80147f6:	4313      	orrs	r3, r2
 80147f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80147fa:	68fb      	ldr	r3, [r7, #12]
 80147fc:	697a      	ldr	r2, [r7, #20]
 80147fe:	609a      	str	r2, [r3, #8]
}
 8014800:	bf00      	nop
 8014802:	371c      	adds	r7, #28
 8014804:	46bd      	mov	sp, r7
 8014806:	f85d 7b04 	ldr.w	r7, [sp], #4
 801480a:	4770      	bx	lr

0801480c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 801480c:	b480      	push	{r7}
 801480e:	b087      	sub	sp, #28
 8014810:	af00      	add	r7, sp, #0
 8014812:	60f8      	str	r0, [r7, #12]
 8014814:	60b9      	str	r1, [r7, #8]
 8014816:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8014818:	68bb      	ldr	r3, [r7, #8]
 801481a:	f003 031f 	and.w	r3, r3, #31
 801481e:	2201      	movs	r2, #1
 8014820:	fa02 f303 	lsl.w	r3, r2, r3
 8014824:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8014826:	68fb      	ldr	r3, [r7, #12]
 8014828:	6a1a      	ldr	r2, [r3, #32]
 801482a:	697b      	ldr	r3, [r7, #20]
 801482c:	43db      	mvns	r3, r3
 801482e:	401a      	ands	r2, r3
 8014830:	68fb      	ldr	r3, [r7, #12]
 8014832:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8014834:	68fb      	ldr	r3, [r7, #12]
 8014836:	6a1a      	ldr	r2, [r3, #32]
 8014838:	68bb      	ldr	r3, [r7, #8]
 801483a:	f003 031f 	and.w	r3, r3, #31
 801483e:	6879      	ldr	r1, [r7, #4]
 8014840:	fa01 f303 	lsl.w	r3, r1, r3
 8014844:	431a      	orrs	r2, r3
 8014846:	68fb      	ldr	r3, [r7, #12]
 8014848:	621a      	str	r2, [r3, #32]
}
 801484a:	bf00      	nop
 801484c:	371c      	adds	r7, #28
 801484e:	46bd      	mov	sp, r7
 8014850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014854:	4770      	bx	lr

08014856 <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8014856:	b580      	push	{r7, lr}
 8014858:	b084      	sub	sp, #16
 801485a:	af00      	add	r7, sp, #0
 801485c:	6078      	str	r0, [r7, #4]
 801485e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8014860:	683b      	ldr	r3, [r7, #0]
 8014862:	2b04      	cmp	r3, #4
 8014864:	d00d      	beq.n	8014882 <HAL_TIMEx_OCN_Start_IT+0x2c>
 8014866:	2b08      	cmp	r3, #8
 8014868:	d014      	beq.n	8014894 <HAL_TIMEx_OCN_Start_IT+0x3e>
 801486a:	2b00      	cmp	r3, #0
 801486c:	d000      	beq.n	8014870 <HAL_TIMEx_OCN_Start_IT+0x1a>
      break;
    }


    default:
      break;
 801486e:	e01a      	b.n	80148a6 <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8014870:	687b      	ldr	r3, [r7, #4]
 8014872:	681b      	ldr	r3, [r3, #0]
 8014874:	68da      	ldr	r2, [r3, #12]
 8014876:	687b      	ldr	r3, [r7, #4]
 8014878:	681b      	ldr	r3, [r3, #0]
 801487a:	f042 0202 	orr.w	r2, r2, #2
 801487e:	60da      	str	r2, [r3, #12]
      break;
 8014880:	e011      	b.n	80148a6 <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	681b      	ldr	r3, [r3, #0]
 8014886:	68da      	ldr	r2, [r3, #12]
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	681b      	ldr	r3, [r3, #0]
 801488c:	f042 0204 	orr.w	r2, r2, #4
 8014890:	60da      	str	r2, [r3, #12]
      break;
 8014892:	e008      	b.n	80148a6 <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	681b      	ldr	r3, [r3, #0]
 8014898:	68da      	ldr	r2, [r3, #12]
 801489a:	687b      	ldr	r3, [r7, #4]
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	f042 0208 	orr.w	r2, r2, #8
 80148a2:	60da      	str	r2, [r3, #12]
      break;
 80148a4:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	681b      	ldr	r3, [r3, #0]
 80148aa:	68da      	ldr	r2, [r3, #12]
 80148ac:	687b      	ldr	r3, [r7, #4]
 80148ae:	681b      	ldr	r3, [r3, #0]
 80148b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80148b4:	60da      	str	r2, [r3, #12]

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	681b      	ldr	r3, [r3, #0]
 80148ba:	2204      	movs	r2, #4
 80148bc:	6839      	ldr	r1, [r7, #0]
 80148be:	4618      	mov	r0, r3
 80148c0:	f000 f976 	bl	8014bb0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	681b      	ldr	r3, [r3, #0]
 80148c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80148ca:	687b      	ldr	r3, [r7, #4]
 80148cc:	681b      	ldr	r3, [r3, #0]
 80148ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80148d2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	681b      	ldr	r3, [r3, #0]
 80148d8:	689b      	ldr	r3, [r3, #8]
 80148da:	f003 0307 	and.w	r3, r3, #7
 80148de:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80148e0:	68fb      	ldr	r3, [r7, #12]
 80148e2:	2b06      	cmp	r3, #6
 80148e4:	d007      	beq.n	80148f6 <HAL_TIMEx_OCN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	681b      	ldr	r3, [r3, #0]
 80148ea:	681a      	ldr	r2, [r3, #0]
 80148ec:	687b      	ldr	r3, [r7, #4]
 80148ee:	681b      	ldr	r3, [r3, #0]
 80148f0:	f042 0201 	orr.w	r2, r2, #1
 80148f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80148f6:	2300      	movs	r3, #0
}
 80148f8:	4618      	mov	r0, r3
 80148fa:	3710      	adds	r7, #16
 80148fc:	46bd      	mov	sp, r7
 80148fe:	bd80      	pop	{r7, pc}

08014900 <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8014900:	b580      	push	{r7, lr}
 8014902:	b084      	sub	sp, #16
 8014904:	af00      	add	r7, sp, #0
 8014906:	6078      	str	r0, [r7, #4]
 8014908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 801490a:	683b      	ldr	r3, [r7, #0]
 801490c:	2b04      	cmp	r3, #4
 801490e:	d00d      	beq.n	801492c <HAL_TIMEx_OCN_Stop_IT+0x2c>
 8014910:	2b08      	cmp	r3, #8
 8014912:	d014      	beq.n	801493e <HAL_TIMEx_OCN_Stop_IT+0x3e>
 8014914:	2b00      	cmp	r3, #0
 8014916:	d000      	beq.n	801491a <HAL_TIMEx_OCN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 8014918:	e01a      	b.n	8014950 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	681b      	ldr	r3, [r3, #0]
 801491e:	68da      	ldr	r2, [r3, #12]
 8014920:	687b      	ldr	r3, [r7, #4]
 8014922:	681b      	ldr	r3, [r3, #0]
 8014924:	f022 0202 	bic.w	r2, r2, #2
 8014928:	60da      	str	r2, [r3, #12]
      break;
 801492a:	e011      	b.n	8014950 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	681b      	ldr	r3, [r3, #0]
 8014930:	68da      	ldr	r2, [r3, #12]
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	681b      	ldr	r3, [r3, #0]
 8014936:	f022 0204 	bic.w	r2, r2, #4
 801493a:	60da      	str	r2, [r3, #12]
      break;
 801493c:	e008      	b.n	8014950 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 801493e:	687b      	ldr	r3, [r7, #4]
 8014940:	681b      	ldr	r3, [r3, #0]
 8014942:	68da      	ldr	r2, [r3, #12]
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	681b      	ldr	r3, [r3, #0]
 8014948:	f022 0208 	bic.w	r2, r2, #8
 801494c:	60da      	str	r2, [r3, #12]
      break;
 801494e:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	681b      	ldr	r3, [r3, #0]
 8014954:	2200      	movs	r2, #0
 8014956:	6839      	ldr	r1, [r7, #0]
 8014958:	4618      	mov	r0, r3
 801495a:	f000 f929 	bl	8014bb0 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 801495e:	687b      	ldr	r3, [r7, #4]
 8014960:	681b      	ldr	r3, [r3, #0]
 8014962:	6a1b      	ldr	r3, [r3, #32]
 8014964:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 8014966:	68fa      	ldr	r2, [r7, #12]
 8014968:	f240 4344 	movw	r3, #1092	; 0x444
 801496c:	4013      	ands	r3, r2
 801496e:	2b00      	cmp	r3, #0
 8014970:	d107      	bne.n	8014982 <HAL_TIMEx_OCN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8014972:	687b      	ldr	r3, [r7, #4]
 8014974:	681b      	ldr	r3, [r3, #0]
 8014976:	68da      	ldr	r2, [r3, #12]
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	681b      	ldr	r3, [r3, #0]
 801497c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8014980:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	681b      	ldr	r3, [r3, #0]
 8014986:	6a1a      	ldr	r2, [r3, #32]
 8014988:	f241 1311 	movw	r3, #4369	; 0x1111
 801498c:	4013      	ands	r3, r2
 801498e:	2b00      	cmp	r3, #0
 8014990:	d10f      	bne.n	80149b2 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	681b      	ldr	r3, [r3, #0]
 8014996:	6a1a      	ldr	r2, [r3, #32]
 8014998:	f240 4344 	movw	r3, #1092	; 0x444
 801499c:	4013      	ands	r3, r2
 801499e:	2b00      	cmp	r3, #0
 80149a0:	d107      	bne.n	80149b2 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	681b      	ldr	r3, [r3, #0]
 80149a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	681b      	ldr	r3, [r3, #0]
 80149ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80149b0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	681b      	ldr	r3, [r3, #0]
 80149b6:	6a1a      	ldr	r2, [r3, #32]
 80149b8:	f241 1311 	movw	r3, #4369	; 0x1111
 80149bc:	4013      	ands	r3, r2
 80149be:	2b00      	cmp	r3, #0
 80149c0:	d10f      	bne.n	80149e2 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	681b      	ldr	r3, [r3, #0]
 80149c6:	6a1a      	ldr	r2, [r3, #32]
 80149c8:	f240 4344 	movw	r3, #1092	; 0x444
 80149cc:	4013      	ands	r3, r2
 80149ce:	2b00      	cmp	r3, #0
 80149d0:	d107      	bne.n	80149e2 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	681a      	ldr	r2, [r3, #0]
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	681b      	ldr	r3, [r3, #0]
 80149dc:	f022 0201 	bic.w	r2, r2, #1
 80149e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80149e2:	2300      	movs	r3, #0
}
 80149e4:	4618      	mov	r0, r3
 80149e6:	3710      	adds	r7, #16
 80149e8:	46bd      	mov	sp, r7
 80149ea:	bd80      	pop	{r7, pc}

080149ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80149ec:	b480      	push	{r7}
 80149ee:	b085      	sub	sp, #20
 80149f0:	af00      	add	r7, sp, #0
 80149f2:	6078      	str	r0, [r7, #4]
 80149f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80149fc:	2b01      	cmp	r3, #1
 80149fe:	d101      	bne.n	8014a04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8014a00:	2302      	movs	r3, #2
 8014a02:	e05a      	b.n	8014aba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8014a04:	687b      	ldr	r3, [r7, #4]
 8014a06:	2201      	movs	r2, #1
 8014a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	2202      	movs	r2, #2
 8014a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	681b      	ldr	r3, [r3, #0]
 8014a18:	685b      	ldr	r3, [r3, #4]
 8014a1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	681b      	ldr	r3, [r3, #0]
 8014a20:	689b      	ldr	r3, [r3, #8]
 8014a22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8014a24:	68fb      	ldr	r3, [r7, #12]
 8014a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8014a2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8014a2c:	683b      	ldr	r3, [r7, #0]
 8014a2e:	681b      	ldr	r3, [r3, #0]
 8014a30:	68fa      	ldr	r2, [r7, #12]
 8014a32:	4313      	orrs	r3, r2
 8014a34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	681b      	ldr	r3, [r3, #0]
 8014a3a:	68fa      	ldr	r2, [r7, #12]
 8014a3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014a3e:	687b      	ldr	r3, [r7, #4]
 8014a40:	681b      	ldr	r3, [r3, #0]
 8014a42:	4a21      	ldr	r2, [pc, #132]	; (8014ac8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8014a44:	4293      	cmp	r3, r2
 8014a46:	d022      	beq.n	8014a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014a48:	687b      	ldr	r3, [r7, #4]
 8014a4a:	681b      	ldr	r3, [r3, #0]
 8014a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014a50:	d01d      	beq.n	8014a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014a52:	687b      	ldr	r3, [r7, #4]
 8014a54:	681b      	ldr	r3, [r3, #0]
 8014a56:	4a1d      	ldr	r2, [pc, #116]	; (8014acc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8014a58:	4293      	cmp	r3, r2
 8014a5a:	d018      	beq.n	8014a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014a5c:	687b      	ldr	r3, [r7, #4]
 8014a5e:	681b      	ldr	r3, [r3, #0]
 8014a60:	4a1b      	ldr	r2, [pc, #108]	; (8014ad0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8014a62:	4293      	cmp	r3, r2
 8014a64:	d013      	beq.n	8014a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	681b      	ldr	r3, [r3, #0]
 8014a6a:	4a1a      	ldr	r2, [pc, #104]	; (8014ad4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8014a6c:	4293      	cmp	r3, r2
 8014a6e:	d00e      	beq.n	8014a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	681b      	ldr	r3, [r3, #0]
 8014a74:	4a18      	ldr	r2, [pc, #96]	; (8014ad8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8014a76:	4293      	cmp	r3, r2
 8014a78:	d009      	beq.n	8014a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014a7a:	687b      	ldr	r3, [r7, #4]
 8014a7c:	681b      	ldr	r3, [r3, #0]
 8014a7e:	4a17      	ldr	r2, [pc, #92]	; (8014adc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8014a80:	4293      	cmp	r3, r2
 8014a82:	d004      	beq.n	8014a8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	681b      	ldr	r3, [r3, #0]
 8014a88:	4a15      	ldr	r2, [pc, #84]	; (8014ae0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8014a8a:	4293      	cmp	r3, r2
 8014a8c:	d10c      	bne.n	8014aa8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8014a8e:	68bb      	ldr	r3, [r7, #8]
 8014a90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8014a94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8014a96:	683b      	ldr	r3, [r7, #0]
 8014a98:	685b      	ldr	r3, [r3, #4]
 8014a9a:	68ba      	ldr	r2, [r7, #8]
 8014a9c:	4313      	orrs	r3, r2
 8014a9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	68ba      	ldr	r2, [r7, #8]
 8014aa6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8014aa8:	687b      	ldr	r3, [r7, #4]
 8014aaa:	2201      	movs	r2, #1
 8014aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8014ab0:	687b      	ldr	r3, [r7, #4]
 8014ab2:	2200      	movs	r2, #0
 8014ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8014ab8:	2300      	movs	r3, #0
}
 8014aba:	4618      	mov	r0, r3
 8014abc:	3714      	adds	r7, #20
 8014abe:	46bd      	mov	sp, r7
 8014ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ac4:	4770      	bx	lr
 8014ac6:	bf00      	nop
 8014ac8:	40010000 	.word	0x40010000
 8014acc:	40000400 	.word	0x40000400
 8014ad0:	40000800 	.word	0x40000800
 8014ad4:	40000c00 	.word	0x40000c00
 8014ad8:	40010400 	.word	0x40010400
 8014adc:	40014000 	.word	0x40014000
 8014ae0:	40001800 	.word	0x40001800

08014ae4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8014ae4:	b480      	push	{r7}
 8014ae6:	b085      	sub	sp, #20
 8014ae8:	af00      	add	r7, sp, #0
 8014aea:	6078      	str	r0, [r7, #4]
 8014aec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8014aee:	2300      	movs	r3, #0
 8014af0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8014af2:	687b      	ldr	r3, [r7, #4]
 8014af4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8014af8:	2b01      	cmp	r3, #1
 8014afa:	d101      	bne.n	8014b00 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8014afc:	2302      	movs	r3, #2
 8014afe:	e03d      	b.n	8014b7c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	2201      	movs	r2, #1
 8014b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8014b08:	68fb      	ldr	r3, [r7, #12]
 8014b0a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8014b0e:	683b      	ldr	r3, [r7, #0]
 8014b10:	68db      	ldr	r3, [r3, #12]
 8014b12:	4313      	orrs	r3, r2
 8014b14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8014b16:	68fb      	ldr	r3, [r7, #12]
 8014b18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8014b1c:	683b      	ldr	r3, [r7, #0]
 8014b1e:	689b      	ldr	r3, [r3, #8]
 8014b20:	4313      	orrs	r3, r2
 8014b22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8014b24:	68fb      	ldr	r3, [r7, #12]
 8014b26:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8014b2a:	683b      	ldr	r3, [r7, #0]
 8014b2c:	685b      	ldr	r3, [r3, #4]
 8014b2e:	4313      	orrs	r3, r2
 8014b30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8014b32:	68fb      	ldr	r3, [r7, #12]
 8014b34:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8014b38:	683b      	ldr	r3, [r7, #0]
 8014b3a:	681b      	ldr	r3, [r3, #0]
 8014b3c:	4313      	orrs	r3, r2
 8014b3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8014b40:	68fb      	ldr	r3, [r7, #12]
 8014b42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8014b46:	683b      	ldr	r3, [r7, #0]
 8014b48:	691b      	ldr	r3, [r3, #16]
 8014b4a:	4313      	orrs	r3, r2
 8014b4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8014b4e:	68fb      	ldr	r3, [r7, #12]
 8014b50:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8014b54:	683b      	ldr	r3, [r7, #0]
 8014b56:	695b      	ldr	r3, [r3, #20]
 8014b58:	4313      	orrs	r3, r2
 8014b5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8014b5c:	68fb      	ldr	r3, [r7, #12]
 8014b5e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8014b62:	683b      	ldr	r3, [r7, #0]
 8014b64:	69db      	ldr	r3, [r3, #28]
 8014b66:	4313      	orrs	r3, r2
 8014b68:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	681b      	ldr	r3, [r3, #0]
 8014b6e:	68fa      	ldr	r2, [r7, #12]
 8014b70:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	2200      	movs	r2, #0
 8014b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8014b7a:	2300      	movs	r3, #0
}
 8014b7c:	4618      	mov	r0, r3
 8014b7e:	3714      	adds	r7, #20
 8014b80:	46bd      	mov	sp, r7
 8014b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b86:	4770      	bx	lr

08014b88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8014b88:	b480      	push	{r7}
 8014b8a:	b083      	sub	sp, #12
 8014b8c:	af00      	add	r7, sp, #0
 8014b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8014b90:	bf00      	nop
 8014b92:	370c      	adds	r7, #12
 8014b94:	46bd      	mov	sp, r7
 8014b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b9a:	4770      	bx	lr

08014b9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8014b9c:	b480      	push	{r7}
 8014b9e:	b083      	sub	sp, #12
 8014ba0:	af00      	add	r7, sp, #0
 8014ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8014ba4:	bf00      	nop
 8014ba6:	370c      	adds	r7, #12
 8014ba8:	46bd      	mov	sp, r7
 8014baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bae:	4770      	bx	lr

08014bb0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8014bb0:	b480      	push	{r7}
 8014bb2:	b087      	sub	sp, #28
 8014bb4:	af00      	add	r7, sp, #0
 8014bb6:	60f8      	str	r0, [r7, #12]
 8014bb8:	60b9      	str	r1, [r7, #8]
 8014bba:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8014bbc:	68bb      	ldr	r3, [r7, #8]
 8014bbe:	f003 031f 	and.w	r3, r3, #31
 8014bc2:	2204      	movs	r2, #4
 8014bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8014bc8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8014bca:	68fb      	ldr	r3, [r7, #12]
 8014bcc:	6a1a      	ldr	r2, [r3, #32]
 8014bce:	697b      	ldr	r3, [r7, #20]
 8014bd0:	43db      	mvns	r3, r3
 8014bd2:	401a      	ands	r2, r3
 8014bd4:	68fb      	ldr	r3, [r7, #12]
 8014bd6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8014bd8:	68fb      	ldr	r3, [r7, #12]
 8014bda:	6a1a      	ldr	r2, [r3, #32]
 8014bdc:	68bb      	ldr	r3, [r7, #8]
 8014bde:	f003 031f 	and.w	r3, r3, #31
 8014be2:	6879      	ldr	r1, [r7, #4]
 8014be4:	fa01 f303 	lsl.w	r3, r1, r3
 8014be8:	431a      	orrs	r2, r3
 8014bea:	68fb      	ldr	r3, [r7, #12]
 8014bec:	621a      	str	r2, [r3, #32]
}
 8014bee:	bf00      	nop
 8014bf0:	371c      	adds	r7, #28
 8014bf2:	46bd      	mov	sp, r7
 8014bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bf8:	4770      	bx	lr

08014bfa <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8014bfa:	b580      	push	{r7, lr}
 8014bfc:	b082      	sub	sp, #8
 8014bfe:	af00      	add	r7, sp, #0
 8014c00:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d101      	bne.n	8014c0c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8014c08:	2301      	movs	r3, #1
 8014c0a:	e03f      	b.n	8014c8c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8014c0c:	687b      	ldr	r3, [r7, #4]
 8014c0e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8014c12:	b2db      	uxtb	r3, r3
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	d106      	bne.n	8014c26 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8014c18:	687b      	ldr	r3, [r7, #4]
 8014c1a:	2200      	movs	r2, #0
 8014c1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8014c20:	6878      	ldr	r0, [r7, #4]
 8014c22:	f7fa f855 	bl	800ecd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	2224      	movs	r2, #36	; 0x24
 8014c2a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	681b      	ldr	r3, [r3, #0]
 8014c32:	68da      	ldr	r2, [r3, #12]
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	681b      	ldr	r3, [r3, #0]
 8014c38:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8014c3c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8014c3e:	6878      	ldr	r0, [r7, #4]
 8014c40:	f000 f9b2 	bl	8014fa8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	681b      	ldr	r3, [r3, #0]
 8014c48:	691a      	ldr	r2, [r3, #16]
 8014c4a:	687b      	ldr	r3, [r7, #4]
 8014c4c:	681b      	ldr	r3, [r3, #0]
 8014c4e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8014c52:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	681b      	ldr	r3, [r3, #0]
 8014c58:	695a      	ldr	r2, [r3, #20]
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	681b      	ldr	r3, [r3, #0]
 8014c5e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8014c62:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8014c64:	687b      	ldr	r3, [r7, #4]
 8014c66:	681b      	ldr	r3, [r3, #0]
 8014c68:	68da      	ldr	r2, [r3, #12]
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	681b      	ldr	r3, [r3, #0]
 8014c6e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8014c72:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014c74:	687b      	ldr	r3, [r7, #4]
 8014c76:	2200      	movs	r2, #0
 8014c78:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	2220      	movs	r2, #32
 8014c7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	2220      	movs	r2, #32
 8014c86:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8014c8a:	2300      	movs	r3, #0
}
 8014c8c:	4618      	mov	r0, r3
 8014c8e:	3708      	adds	r7, #8
 8014c90:	46bd      	mov	sp, r7
 8014c92:	bd80      	pop	{r7, pc}

08014c94 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8014c94:	b580      	push	{r7, lr}
 8014c96:	b088      	sub	sp, #32
 8014c98:	af02      	add	r7, sp, #8
 8014c9a:	60f8      	str	r0, [r7, #12]
 8014c9c:	60b9      	str	r1, [r7, #8]
 8014c9e:	603b      	str	r3, [r7, #0]
 8014ca0:	4613      	mov	r3, r2
 8014ca2:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8014ca4:	2300      	movs	r3, #0
 8014ca6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8014ca8:	68fb      	ldr	r3, [r7, #12]
 8014caa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8014cae:	b2db      	uxtb	r3, r3
 8014cb0:	2b20      	cmp	r3, #32
 8014cb2:	f040 8083 	bne.w	8014dbc <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8014cb6:	68bb      	ldr	r3, [r7, #8]
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d002      	beq.n	8014cc2 <HAL_UART_Transmit+0x2e>
 8014cbc:	88fb      	ldrh	r3, [r7, #6]
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d101      	bne.n	8014cc6 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8014cc2:	2301      	movs	r3, #1
 8014cc4:	e07b      	b.n	8014dbe <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8014cc6:	68fb      	ldr	r3, [r7, #12]
 8014cc8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8014ccc:	2b01      	cmp	r3, #1
 8014cce:	d101      	bne.n	8014cd4 <HAL_UART_Transmit+0x40>
 8014cd0:	2302      	movs	r3, #2
 8014cd2:	e074      	b.n	8014dbe <HAL_UART_Transmit+0x12a>
 8014cd4:	68fb      	ldr	r3, [r7, #12]
 8014cd6:	2201      	movs	r2, #1
 8014cd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014cdc:	68fb      	ldr	r3, [r7, #12]
 8014cde:	2200      	movs	r2, #0
 8014ce0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8014ce2:	68fb      	ldr	r3, [r7, #12]
 8014ce4:	2221      	movs	r2, #33	; 0x21
 8014ce6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8014cea:	f7fb fd25 	bl	8010738 <HAL_GetTick>
 8014cee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8014cf0:	68fb      	ldr	r3, [r7, #12]
 8014cf2:	88fa      	ldrh	r2, [r7, #6]
 8014cf4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8014cf6:	68fb      	ldr	r3, [r7, #12]
 8014cf8:	88fa      	ldrh	r2, [r7, #6]
 8014cfa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8014cfc:	68fb      	ldr	r3, [r7, #12]
 8014cfe:	2200      	movs	r2, #0
 8014d00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8014d04:	e042      	b.n	8014d8c <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8014d06:	68fb      	ldr	r3, [r7, #12]
 8014d08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8014d0a:	b29b      	uxth	r3, r3
 8014d0c:	3b01      	subs	r3, #1
 8014d0e:	b29a      	uxth	r2, r3
 8014d10:	68fb      	ldr	r3, [r7, #12]
 8014d12:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	689b      	ldr	r3, [r3, #8]
 8014d18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014d1c:	d122      	bne.n	8014d64 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8014d1e:	683b      	ldr	r3, [r7, #0]
 8014d20:	9300      	str	r3, [sp, #0]
 8014d22:	697b      	ldr	r3, [r7, #20]
 8014d24:	2200      	movs	r2, #0
 8014d26:	2180      	movs	r1, #128	; 0x80
 8014d28:	68f8      	ldr	r0, [r7, #12]
 8014d2a:	f000 f8f2 	bl	8014f12 <UART_WaitOnFlagUntilTimeout>
 8014d2e:	4603      	mov	r3, r0
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d001      	beq.n	8014d38 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8014d34:	2303      	movs	r3, #3
 8014d36:	e042      	b.n	8014dbe <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8014d38:	68bb      	ldr	r3, [r7, #8]
 8014d3a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8014d3c:	693b      	ldr	r3, [r7, #16]
 8014d3e:	881b      	ldrh	r3, [r3, #0]
 8014d40:	461a      	mov	r2, r3
 8014d42:	68fb      	ldr	r3, [r7, #12]
 8014d44:	681b      	ldr	r3, [r3, #0]
 8014d46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8014d4a:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8014d4c:	68fb      	ldr	r3, [r7, #12]
 8014d4e:	691b      	ldr	r3, [r3, #16]
 8014d50:	2b00      	cmp	r3, #0
 8014d52:	d103      	bne.n	8014d5c <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8014d54:	68bb      	ldr	r3, [r7, #8]
 8014d56:	3302      	adds	r3, #2
 8014d58:	60bb      	str	r3, [r7, #8]
 8014d5a:	e017      	b.n	8014d8c <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8014d5c:	68bb      	ldr	r3, [r7, #8]
 8014d5e:	3301      	adds	r3, #1
 8014d60:	60bb      	str	r3, [r7, #8]
 8014d62:	e013      	b.n	8014d8c <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8014d64:	683b      	ldr	r3, [r7, #0]
 8014d66:	9300      	str	r3, [sp, #0]
 8014d68:	697b      	ldr	r3, [r7, #20]
 8014d6a:	2200      	movs	r2, #0
 8014d6c:	2180      	movs	r1, #128	; 0x80
 8014d6e:	68f8      	ldr	r0, [r7, #12]
 8014d70:	f000 f8cf 	bl	8014f12 <UART_WaitOnFlagUntilTimeout>
 8014d74:	4603      	mov	r3, r0
 8014d76:	2b00      	cmp	r3, #0
 8014d78:	d001      	beq.n	8014d7e <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8014d7a:	2303      	movs	r3, #3
 8014d7c:	e01f      	b.n	8014dbe <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8014d7e:	68bb      	ldr	r3, [r7, #8]
 8014d80:	1c5a      	adds	r2, r3, #1
 8014d82:	60ba      	str	r2, [r7, #8]
 8014d84:	781a      	ldrb	r2, [r3, #0]
 8014d86:	68fb      	ldr	r3, [r7, #12]
 8014d88:	681b      	ldr	r3, [r3, #0]
 8014d8a:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8014d8c:	68fb      	ldr	r3, [r7, #12]
 8014d8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8014d90:	b29b      	uxth	r3, r3
 8014d92:	2b00      	cmp	r3, #0
 8014d94:	d1b7      	bne.n	8014d06 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8014d96:	683b      	ldr	r3, [r7, #0]
 8014d98:	9300      	str	r3, [sp, #0]
 8014d9a:	697b      	ldr	r3, [r7, #20]
 8014d9c:	2200      	movs	r2, #0
 8014d9e:	2140      	movs	r1, #64	; 0x40
 8014da0:	68f8      	ldr	r0, [r7, #12]
 8014da2:	f000 f8b6 	bl	8014f12 <UART_WaitOnFlagUntilTimeout>
 8014da6:	4603      	mov	r3, r0
 8014da8:	2b00      	cmp	r3, #0
 8014daa:	d001      	beq.n	8014db0 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8014dac:	2303      	movs	r3, #3
 8014dae:	e006      	b.n	8014dbe <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8014db0:	68fb      	ldr	r3, [r7, #12]
 8014db2:	2220      	movs	r2, #32
 8014db4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8014db8:	2300      	movs	r3, #0
 8014dba:	e000      	b.n	8014dbe <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8014dbc:	2302      	movs	r3, #2
  }
}
 8014dbe:	4618      	mov	r0, r3
 8014dc0:	3718      	adds	r7, #24
 8014dc2:	46bd      	mov	sp, r7
 8014dc4:	bd80      	pop	{r7, pc}

08014dc6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8014dc6:	b580      	push	{r7, lr}
 8014dc8:	b088      	sub	sp, #32
 8014dca:	af02      	add	r7, sp, #8
 8014dcc:	60f8      	str	r0, [r7, #12]
 8014dce:	60b9      	str	r1, [r7, #8]
 8014dd0:	603b      	str	r3, [r7, #0]
 8014dd2:	4613      	mov	r3, r2
 8014dd4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8014dd6:	2300      	movs	r3, #0
 8014dd8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8014dda:	68fb      	ldr	r3, [r7, #12]
 8014ddc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8014de0:	b2db      	uxtb	r3, r3
 8014de2:	2b20      	cmp	r3, #32
 8014de4:	f040 8090 	bne.w	8014f08 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8014de8:	68bb      	ldr	r3, [r7, #8]
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	d002      	beq.n	8014df4 <HAL_UART_Receive+0x2e>
 8014dee:	88fb      	ldrh	r3, [r7, #6]
 8014df0:	2b00      	cmp	r3, #0
 8014df2:	d101      	bne.n	8014df8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8014df4:	2301      	movs	r3, #1
 8014df6:	e088      	b.n	8014f0a <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8014df8:	68fb      	ldr	r3, [r7, #12]
 8014dfa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8014dfe:	2b01      	cmp	r3, #1
 8014e00:	d101      	bne.n	8014e06 <HAL_UART_Receive+0x40>
 8014e02:	2302      	movs	r3, #2
 8014e04:	e081      	b.n	8014f0a <HAL_UART_Receive+0x144>
 8014e06:	68fb      	ldr	r3, [r7, #12]
 8014e08:	2201      	movs	r2, #1
 8014e0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014e0e:	68fb      	ldr	r3, [r7, #12]
 8014e10:	2200      	movs	r2, #0
 8014e12:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014e14:	68fb      	ldr	r3, [r7, #12]
 8014e16:	2222      	movs	r2, #34	; 0x22
 8014e18:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8014e1c:	f7fb fc8c 	bl	8010738 <HAL_GetTick>
 8014e20:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8014e22:	68fb      	ldr	r3, [r7, #12]
 8014e24:	88fa      	ldrh	r2, [r7, #6]
 8014e26:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8014e28:	68fb      	ldr	r3, [r7, #12]
 8014e2a:	88fa      	ldrh	r2, [r7, #6]
 8014e2c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8014e2e:	68fb      	ldr	r3, [r7, #12]
 8014e30:	2200      	movs	r2, #0
 8014e32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8014e36:	e05c      	b.n	8014ef2 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8014e38:	68fb      	ldr	r3, [r7, #12]
 8014e3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8014e3c:	b29b      	uxth	r3, r3
 8014e3e:	3b01      	subs	r3, #1
 8014e40:	b29a      	uxth	r2, r3
 8014e42:	68fb      	ldr	r3, [r7, #12]
 8014e44:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8014e46:	68fb      	ldr	r3, [r7, #12]
 8014e48:	689b      	ldr	r3, [r3, #8]
 8014e4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014e4e:	d12b      	bne.n	8014ea8 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8014e50:	683b      	ldr	r3, [r7, #0]
 8014e52:	9300      	str	r3, [sp, #0]
 8014e54:	697b      	ldr	r3, [r7, #20]
 8014e56:	2200      	movs	r2, #0
 8014e58:	2120      	movs	r1, #32
 8014e5a:	68f8      	ldr	r0, [r7, #12]
 8014e5c:	f000 f859 	bl	8014f12 <UART_WaitOnFlagUntilTimeout>
 8014e60:	4603      	mov	r3, r0
 8014e62:	2b00      	cmp	r3, #0
 8014e64:	d001      	beq.n	8014e6a <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8014e66:	2303      	movs	r3, #3
 8014e68:	e04f      	b.n	8014f0a <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8014e6a:	68bb      	ldr	r3, [r7, #8]
 8014e6c:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8014e6e:	68fb      	ldr	r3, [r7, #12]
 8014e70:	691b      	ldr	r3, [r3, #16]
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d10c      	bne.n	8014e90 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8014e76:	68fb      	ldr	r3, [r7, #12]
 8014e78:	681b      	ldr	r3, [r3, #0]
 8014e7a:	685b      	ldr	r3, [r3, #4]
 8014e7c:	b29b      	uxth	r3, r3
 8014e7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014e82:	b29a      	uxth	r2, r3
 8014e84:	693b      	ldr	r3, [r7, #16]
 8014e86:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8014e88:	68bb      	ldr	r3, [r7, #8]
 8014e8a:	3302      	adds	r3, #2
 8014e8c:	60bb      	str	r3, [r7, #8]
 8014e8e:	e030      	b.n	8014ef2 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8014e90:	68fb      	ldr	r3, [r7, #12]
 8014e92:	681b      	ldr	r3, [r3, #0]
 8014e94:	685b      	ldr	r3, [r3, #4]
 8014e96:	b29b      	uxth	r3, r3
 8014e98:	b2db      	uxtb	r3, r3
 8014e9a:	b29a      	uxth	r2, r3
 8014e9c:	693b      	ldr	r3, [r7, #16]
 8014e9e:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8014ea0:	68bb      	ldr	r3, [r7, #8]
 8014ea2:	3301      	adds	r3, #1
 8014ea4:	60bb      	str	r3, [r7, #8]
 8014ea6:	e024      	b.n	8014ef2 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8014ea8:	683b      	ldr	r3, [r7, #0]
 8014eaa:	9300      	str	r3, [sp, #0]
 8014eac:	697b      	ldr	r3, [r7, #20]
 8014eae:	2200      	movs	r2, #0
 8014eb0:	2120      	movs	r1, #32
 8014eb2:	68f8      	ldr	r0, [r7, #12]
 8014eb4:	f000 f82d 	bl	8014f12 <UART_WaitOnFlagUntilTimeout>
 8014eb8:	4603      	mov	r3, r0
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	d001      	beq.n	8014ec2 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8014ebe:	2303      	movs	r3, #3
 8014ec0:	e023      	b.n	8014f0a <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8014ec2:	68fb      	ldr	r3, [r7, #12]
 8014ec4:	691b      	ldr	r3, [r3, #16]
 8014ec6:	2b00      	cmp	r3, #0
 8014ec8:	d108      	bne.n	8014edc <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8014eca:	68fb      	ldr	r3, [r7, #12]
 8014ecc:	681b      	ldr	r3, [r3, #0]
 8014ece:	6859      	ldr	r1, [r3, #4]
 8014ed0:	68bb      	ldr	r3, [r7, #8]
 8014ed2:	1c5a      	adds	r2, r3, #1
 8014ed4:	60ba      	str	r2, [r7, #8]
 8014ed6:	b2ca      	uxtb	r2, r1
 8014ed8:	701a      	strb	r2, [r3, #0]
 8014eda:	e00a      	b.n	8014ef2 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8014edc:	68fb      	ldr	r3, [r7, #12]
 8014ede:	681b      	ldr	r3, [r3, #0]
 8014ee0:	685b      	ldr	r3, [r3, #4]
 8014ee2:	b2da      	uxtb	r2, r3
 8014ee4:	68bb      	ldr	r3, [r7, #8]
 8014ee6:	1c59      	adds	r1, r3, #1
 8014ee8:	60b9      	str	r1, [r7, #8]
 8014eea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8014eee:	b2d2      	uxtb	r2, r2
 8014ef0:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8014ef2:	68fb      	ldr	r3, [r7, #12]
 8014ef4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8014ef6:	b29b      	uxth	r3, r3
 8014ef8:	2b00      	cmp	r3, #0
 8014efa:	d19d      	bne.n	8014e38 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8014efc:	68fb      	ldr	r3, [r7, #12]
 8014efe:	2220      	movs	r2, #32
 8014f00:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8014f04:	2300      	movs	r3, #0
 8014f06:	e000      	b.n	8014f0a <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8014f08:	2302      	movs	r3, #2
  }
}
 8014f0a:	4618      	mov	r0, r3
 8014f0c:	3718      	adds	r7, #24
 8014f0e:	46bd      	mov	sp, r7
 8014f10:	bd80      	pop	{r7, pc}

08014f12 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8014f12:	b580      	push	{r7, lr}
 8014f14:	b084      	sub	sp, #16
 8014f16:	af00      	add	r7, sp, #0
 8014f18:	60f8      	str	r0, [r7, #12]
 8014f1a:	60b9      	str	r1, [r7, #8]
 8014f1c:	603b      	str	r3, [r7, #0]
 8014f1e:	4613      	mov	r3, r2
 8014f20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014f22:	e02c      	b.n	8014f7e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014f24:	69bb      	ldr	r3, [r7, #24]
 8014f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f2a:	d028      	beq.n	8014f7e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8014f2c:	69bb      	ldr	r3, [r7, #24]
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	d007      	beq.n	8014f42 <UART_WaitOnFlagUntilTimeout+0x30>
 8014f32:	f7fb fc01 	bl	8010738 <HAL_GetTick>
 8014f36:	4602      	mov	r2, r0
 8014f38:	683b      	ldr	r3, [r7, #0]
 8014f3a:	1ad3      	subs	r3, r2, r3
 8014f3c:	69ba      	ldr	r2, [r7, #24]
 8014f3e:	429a      	cmp	r2, r3
 8014f40:	d21d      	bcs.n	8014f7e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8014f42:	68fb      	ldr	r3, [r7, #12]
 8014f44:	681b      	ldr	r3, [r3, #0]
 8014f46:	68da      	ldr	r2, [r3, #12]
 8014f48:	68fb      	ldr	r3, [r7, #12]
 8014f4a:	681b      	ldr	r3, [r3, #0]
 8014f4c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8014f50:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014f52:	68fb      	ldr	r3, [r7, #12]
 8014f54:	681b      	ldr	r3, [r3, #0]
 8014f56:	695a      	ldr	r2, [r3, #20]
 8014f58:	68fb      	ldr	r3, [r7, #12]
 8014f5a:	681b      	ldr	r3, [r3, #0]
 8014f5c:	f022 0201 	bic.w	r2, r2, #1
 8014f60:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8014f62:	68fb      	ldr	r3, [r7, #12]
 8014f64:	2220      	movs	r2, #32
 8014f66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8014f6a:	68fb      	ldr	r3, [r7, #12]
 8014f6c:	2220      	movs	r2, #32
 8014f6e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8014f72:	68fb      	ldr	r3, [r7, #12]
 8014f74:	2200      	movs	r2, #0
 8014f76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8014f7a:	2303      	movs	r3, #3
 8014f7c:	e00f      	b.n	8014f9e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014f7e:	68fb      	ldr	r3, [r7, #12]
 8014f80:	681b      	ldr	r3, [r3, #0]
 8014f82:	681a      	ldr	r2, [r3, #0]
 8014f84:	68bb      	ldr	r3, [r7, #8]
 8014f86:	4013      	ands	r3, r2
 8014f88:	68ba      	ldr	r2, [r7, #8]
 8014f8a:	429a      	cmp	r2, r3
 8014f8c:	bf0c      	ite	eq
 8014f8e:	2301      	moveq	r3, #1
 8014f90:	2300      	movne	r3, #0
 8014f92:	b2db      	uxtb	r3, r3
 8014f94:	461a      	mov	r2, r3
 8014f96:	79fb      	ldrb	r3, [r7, #7]
 8014f98:	429a      	cmp	r2, r3
 8014f9a:	d0c3      	beq.n	8014f24 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8014f9c:	2300      	movs	r3, #0
}
 8014f9e:	4618      	mov	r0, r3
 8014fa0:	3710      	adds	r7, #16
 8014fa2:	46bd      	mov	sp, r7
 8014fa4:	bd80      	pop	{r7, pc}
	...

08014fa8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8014fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014fac:	b085      	sub	sp, #20
 8014fae:	af00      	add	r7, sp, #0
 8014fb0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	681b      	ldr	r3, [r3, #0]
 8014fb6:	691b      	ldr	r3, [r3, #16]
 8014fb8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8014fbc:	687b      	ldr	r3, [r7, #4]
 8014fbe:	68da      	ldr	r2, [r3, #12]
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	681b      	ldr	r3, [r3, #0]
 8014fc4:	430a      	orrs	r2, r1
 8014fc6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	689a      	ldr	r2, [r3, #8]
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	691b      	ldr	r3, [r3, #16]
 8014fd0:	431a      	orrs	r2, r3
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	695b      	ldr	r3, [r3, #20]
 8014fd6:	431a      	orrs	r2, r3
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	69db      	ldr	r3, [r3, #28]
 8014fdc:	4313      	orrs	r3, r2
 8014fde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	681b      	ldr	r3, [r3, #0]
 8014fe4:	68db      	ldr	r3, [r3, #12]
 8014fe6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8014fea:	f023 030c 	bic.w	r3, r3, #12
 8014fee:	687a      	ldr	r2, [r7, #4]
 8014ff0:	6812      	ldr	r2, [r2, #0]
 8014ff2:	68f9      	ldr	r1, [r7, #12]
 8014ff4:	430b      	orrs	r3, r1
 8014ff6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8014ff8:	687b      	ldr	r3, [r7, #4]
 8014ffa:	681b      	ldr	r3, [r3, #0]
 8014ffc:	695b      	ldr	r3, [r3, #20]
 8014ffe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8015002:	687b      	ldr	r3, [r7, #4]
 8015004:	699a      	ldr	r2, [r3, #24]
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	681b      	ldr	r3, [r3, #0]
 801500a:	430a      	orrs	r2, r1
 801500c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801500e:	687b      	ldr	r3, [r7, #4]
 8015010:	69db      	ldr	r3, [r3, #28]
 8015012:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8015016:	f040 818b 	bne.w	8015330 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 801501a:	687b      	ldr	r3, [r7, #4]
 801501c:	681b      	ldr	r3, [r3, #0]
 801501e:	4ac1      	ldr	r2, [pc, #772]	; (8015324 <UART_SetConfig+0x37c>)
 8015020:	4293      	cmp	r3, r2
 8015022:	d005      	beq.n	8015030 <UART_SetConfig+0x88>
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	681b      	ldr	r3, [r3, #0]
 8015028:	4abf      	ldr	r2, [pc, #764]	; (8015328 <UART_SetConfig+0x380>)
 801502a:	4293      	cmp	r3, r2
 801502c:	f040 80bd 	bne.w	80151aa <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8015030:	f7fd fce2 	bl	80129f8 <HAL_RCC_GetPCLK2Freq>
 8015034:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8015036:	68bb      	ldr	r3, [r7, #8]
 8015038:	461d      	mov	r5, r3
 801503a:	f04f 0600 	mov.w	r6, #0
 801503e:	46a8      	mov	r8, r5
 8015040:	46b1      	mov	r9, r6
 8015042:	eb18 0308 	adds.w	r3, r8, r8
 8015046:	eb49 0409 	adc.w	r4, r9, r9
 801504a:	4698      	mov	r8, r3
 801504c:	46a1      	mov	r9, r4
 801504e:	eb18 0805 	adds.w	r8, r8, r5
 8015052:	eb49 0906 	adc.w	r9, r9, r6
 8015056:	f04f 0100 	mov.w	r1, #0
 801505a:	f04f 0200 	mov.w	r2, #0
 801505e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8015062:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8015066:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 801506a:	4688      	mov	r8, r1
 801506c:	4691      	mov	r9, r2
 801506e:	eb18 0005 	adds.w	r0, r8, r5
 8015072:	eb49 0106 	adc.w	r1, r9, r6
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	685b      	ldr	r3, [r3, #4]
 801507a:	461d      	mov	r5, r3
 801507c:	f04f 0600 	mov.w	r6, #0
 8015080:	196b      	adds	r3, r5, r5
 8015082:	eb46 0406 	adc.w	r4, r6, r6
 8015086:	461a      	mov	r2, r3
 8015088:	4623      	mov	r3, r4
 801508a:	f7f3 fd35 	bl	8008af8 <__aeabi_uldivmod>
 801508e:	4603      	mov	r3, r0
 8015090:	460c      	mov	r4, r1
 8015092:	461a      	mov	r2, r3
 8015094:	4ba5      	ldr	r3, [pc, #660]	; (801532c <UART_SetConfig+0x384>)
 8015096:	fba3 2302 	umull	r2, r3, r3, r2
 801509a:	095b      	lsrs	r3, r3, #5
 801509c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80150a0:	68bb      	ldr	r3, [r7, #8]
 80150a2:	461d      	mov	r5, r3
 80150a4:	f04f 0600 	mov.w	r6, #0
 80150a8:	46a9      	mov	r9, r5
 80150aa:	46b2      	mov	sl, r6
 80150ac:	eb19 0309 	adds.w	r3, r9, r9
 80150b0:	eb4a 040a 	adc.w	r4, sl, sl
 80150b4:	4699      	mov	r9, r3
 80150b6:	46a2      	mov	sl, r4
 80150b8:	eb19 0905 	adds.w	r9, r9, r5
 80150bc:	eb4a 0a06 	adc.w	sl, sl, r6
 80150c0:	f04f 0100 	mov.w	r1, #0
 80150c4:	f04f 0200 	mov.w	r2, #0
 80150c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80150cc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80150d0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80150d4:	4689      	mov	r9, r1
 80150d6:	4692      	mov	sl, r2
 80150d8:	eb19 0005 	adds.w	r0, r9, r5
 80150dc:	eb4a 0106 	adc.w	r1, sl, r6
 80150e0:	687b      	ldr	r3, [r7, #4]
 80150e2:	685b      	ldr	r3, [r3, #4]
 80150e4:	461d      	mov	r5, r3
 80150e6:	f04f 0600 	mov.w	r6, #0
 80150ea:	196b      	adds	r3, r5, r5
 80150ec:	eb46 0406 	adc.w	r4, r6, r6
 80150f0:	461a      	mov	r2, r3
 80150f2:	4623      	mov	r3, r4
 80150f4:	f7f3 fd00 	bl	8008af8 <__aeabi_uldivmod>
 80150f8:	4603      	mov	r3, r0
 80150fa:	460c      	mov	r4, r1
 80150fc:	461a      	mov	r2, r3
 80150fe:	4b8b      	ldr	r3, [pc, #556]	; (801532c <UART_SetConfig+0x384>)
 8015100:	fba3 1302 	umull	r1, r3, r3, r2
 8015104:	095b      	lsrs	r3, r3, #5
 8015106:	2164      	movs	r1, #100	; 0x64
 8015108:	fb01 f303 	mul.w	r3, r1, r3
 801510c:	1ad3      	subs	r3, r2, r3
 801510e:	00db      	lsls	r3, r3, #3
 8015110:	3332      	adds	r3, #50	; 0x32
 8015112:	4a86      	ldr	r2, [pc, #536]	; (801532c <UART_SetConfig+0x384>)
 8015114:	fba2 2303 	umull	r2, r3, r2, r3
 8015118:	095b      	lsrs	r3, r3, #5
 801511a:	005b      	lsls	r3, r3, #1
 801511c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8015120:	4498      	add	r8, r3
 8015122:	68bb      	ldr	r3, [r7, #8]
 8015124:	461d      	mov	r5, r3
 8015126:	f04f 0600 	mov.w	r6, #0
 801512a:	46a9      	mov	r9, r5
 801512c:	46b2      	mov	sl, r6
 801512e:	eb19 0309 	adds.w	r3, r9, r9
 8015132:	eb4a 040a 	adc.w	r4, sl, sl
 8015136:	4699      	mov	r9, r3
 8015138:	46a2      	mov	sl, r4
 801513a:	eb19 0905 	adds.w	r9, r9, r5
 801513e:	eb4a 0a06 	adc.w	sl, sl, r6
 8015142:	f04f 0100 	mov.w	r1, #0
 8015146:	f04f 0200 	mov.w	r2, #0
 801514a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801514e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8015152:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8015156:	4689      	mov	r9, r1
 8015158:	4692      	mov	sl, r2
 801515a:	eb19 0005 	adds.w	r0, r9, r5
 801515e:	eb4a 0106 	adc.w	r1, sl, r6
 8015162:	687b      	ldr	r3, [r7, #4]
 8015164:	685b      	ldr	r3, [r3, #4]
 8015166:	461d      	mov	r5, r3
 8015168:	f04f 0600 	mov.w	r6, #0
 801516c:	196b      	adds	r3, r5, r5
 801516e:	eb46 0406 	adc.w	r4, r6, r6
 8015172:	461a      	mov	r2, r3
 8015174:	4623      	mov	r3, r4
 8015176:	f7f3 fcbf 	bl	8008af8 <__aeabi_uldivmod>
 801517a:	4603      	mov	r3, r0
 801517c:	460c      	mov	r4, r1
 801517e:	461a      	mov	r2, r3
 8015180:	4b6a      	ldr	r3, [pc, #424]	; (801532c <UART_SetConfig+0x384>)
 8015182:	fba3 1302 	umull	r1, r3, r3, r2
 8015186:	095b      	lsrs	r3, r3, #5
 8015188:	2164      	movs	r1, #100	; 0x64
 801518a:	fb01 f303 	mul.w	r3, r1, r3
 801518e:	1ad3      	subs	r3, r2, r3
 8015190:	00db      	lsls	r3, r3, #3
 8015192:	3332      	adds	r3, #50	; 0x32
 8015194:	4a65      	ldr	r2, [pc, #404]	; (801532c <UART_SetConfig+0x384>)
 8015196:	fba2 2303 	umull	r2, r3, r2, r3
 801519a:	095b      	lsrs	r3, r3, #5
 801519c:	f003 0207 	and.w	r2, r3, #7
 80151a0:	687b      	ldr	r3, [r7, #4]
 80151a2:	681b      	ldr	r3, [r3, #0]
 80151a4:	4442      	add	r2, r8
 80151a6:	609a      	str	r2, [r3, #8]
 80151a8:	e26f      	b.n	801568a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80151aa:	f7fd fc11 	bl	80129d0 <HAL_RCC_GetPCLK1Freq>
 80151ae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80151b0:	68bb      	ldr	r3, [r7, #8]
 80151b2:	461d      	mov	r5, r3
 80151b4:	f04f 0600 	mov.w	r6, #0
 80151b8:	46a8      	mov	r8, r5
 80151ba:	46b1      	mov	r9, r6
 80151bc:	eb18 0308 	adds.w	r3, r8, r8
 80151c0:	eb49 0409 	adc.w	r4, r9, r9
 80151c4:	4698      	mov	r8, r3
 80151c6:	46a1      	mov	r9, r4
 80151c8:	eb18 0805 	adds.w	r8, r8, r5
 80151cc:	eb49 0906 	adc.w	r9, r9, r6
 80151d0:	f04f 0100 	mov.w	r1, #0
 80151d4:	f04f 0200 	mov.w	r2, #0
 80151d8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80151dc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80151e0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80151e4:	4688      	mov	r8, r1
 80151e6:	4691      	mov	r9, r2
 80151e8:	eb18 0005 	adds.w	r0, r8, r5
 80151ec:	eb49 0106 	adc.w	r1, r9, r6
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	685b      	ldr	r3, [r3, #4]
 80151f4:	461d      	mov	r5, r3
 80151f6:	f04f 0600 	mov.w	r6, #0
 80151fa:	196b      	adds	r3, r5, r5
 80151fc:	eb46 0406 	adc.w	r4, r6, r6
 8015200:	461a      	mov	r2, r3
 8015202:	4623      	mov	r3, r4
 8015204:	f7f3 fc78 	bl	8008af8 <__aeabi_uldivmod>
 8015208:	4603      	mov	r3, r0
 801520a:	460c      	mov	r4, r1
 801520c:	461a      	mov	r2, r3
 801520e:	4b47      	ldr	r3, [pc, #284]	; (801532c <UART_SetConfig+0x384>)
 8015210:	fba3 2302 	umull	r2, r3, r3, r2
 8015214:	095b      	lsrs	r3, r3, #5
 8015216:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801521a:	68bb      	ldr	r3, [r7, #8]
 801521c:	461d      	mov	r5, r3
 801521e:	f04f 0600 	mov.w	r6, #0
 8015222:	46a9      	mov	r9, r5
 8015224:	46b2      	mov	sl, r6
 8015226:	eb19 0309 	adds.w	r3, r9, r9
 801522a:	eb4a 040a 	adc.w	r4, sl, sl
 801522e:	4699      	mov	r9, r3
 8015230:	46a2      	mov	sl, r4
 8015232:	eb19 0905 	adds.w	r9, r9, r5
 8015236:	eb4a 0a06 	adc.w	sl, sl, r6
 801523a:	f04f 0100 	mov.w	r1, #0
 801523e:	f04f 0200 	mov.w	r2, #0
 8015242:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8015246:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801524a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801524e:	4689      	mov	r9, r1
 8015250:	4692      	mov	sl, r2
 8015252:	eb19 0005 	adds.w	r0, r9, r5
 8015256:	eb4a 0106 	adc.w	r1, sl, r6
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	685b      	ldr	r3, [r3, #4]
 801525e:	461d      	mov	r5, r3
 8015260:	f04f 0600 	mov.w	r6, #0
 8015264:	196b      	adds	r3, r5, r5
 8015266:	eb46 0406 	adc.w	r4, r6, r6
 801526a:	461a      	mov	r2, r3
 801526c:	4623      	mov	r3, r4
 801526e:	f7f3 fc43 	bl	8008af8 <__aeabi_uldivmod>
 8015272:	4603      	mov	r3, r0
 8015274:	460c      	mov	r4, r1
 8015276:	461a      	mov	r2, r3
 8015278:	4b2c      	ldr	r3, [pc, #176]	; (801532c <UART_SetConfig+0x384>)
 801527a:	fba3 1302 	umull	r1, r3, r3, r2
 801527e:	095b      	lsrs	r3, r3, #5
 8015280:	2164      	movs	r1, #100	; 0x64
 8015282:	fb01 f303 	mul.w	r3, r1, r3
 8015286:	1ad3      	subs	r3, r2, r3
 8015288:	00db      	lsls	r3, r3, #3
 801528a:	3332      	adds	r3, #50	; 0x32
 801528c:	4a27      	ldr	r2, [pc, #156]	; (801532c <UART_SetConfig+0x384>)
 801528e:	fba2 2303 	umull	r2, r3, r2, r3
 8015292:	095b      	lsrs	r3, r3, #5
 8015294:	005b      	lsls	r3, r3, #1
 8015296:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 801529a:	4498      	add	r8, r3
 801529c:	68bb      	ldr	r3, [r7, #8]
 801529e:	461d      	mov	r5, r3
 80152a0:	f04f 0600 	mov.w	r6, #0
 80152a4:	46a9      	mov	r9, r5
 80152a6:	46b2      	mov	sl, r6
 80152a8:	eb19 0309 	adds.w	r3, r9, r9
 80152ac:	eb4a 040a 	adc.w	r4, sl, sl
 80152b0:	4699      	mov	r9, r3
 80152b2:	46a2      	mov	sl, r4
 80152b4:	eb19 0905 	adds.w	r9, r9, r5
 80152b8:	eb4a 0a06 	adc.w	sl, sl, r6
 80152bc:	f04f 0100 	mov.w	r1, #0
 80152c0:	f04f 0200 	mov.w	r2, #0
 80152c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80152c8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80152cc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80152d0:	4689      	mov	r9, r1
 80152d2:	4692      	mov	sl, r2
 80152d4:	eb19 0005 	adds.w	r0, r9, r5
 80152d8:	eb4a 0106 	adc.w	r1, sl, r6
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	685b      	ldr	r3, [r3, #4]
 80152e0:	461d      	mov	r5, r3
 80152e2:	f04f 0600 	mov.w	r6, #0
 80152e6:	196b      	adds	r3, r5, r5
 80152e8:	eb46 0406 	adc.w	r4, r6, r6
 80152ec:	461a      	mov	r2, r3
 80152ee:	4623      	mov	r3, r4
 80152f0:	f7f3 fc02 	bl	8008af8 <__aeabi_uldivmod>
 80152f4:	4603      	mov	r3, r0
 80152f6:	460c      	mov	r4, r1
 80152f8:	461a      	mov	r2, r3
 80152fa:	4b0c      	ldr	r3, [pc, #48]	; (801532c <UART_SetConfig+0x384>)
 80152fc:	fba3 1302 	umull	r1, r3, r3, r2
 8015300:	095b      	lsrs	r3, r3, #5
 8015302:	2164      	movs	r1, #100	; 0x64
 8015304:	fb01 f303 	mul.w	r3, r1, r3
 8015308:	1ad3      	subs	r3, r2, r3
 801530a:	00db      	lsls	r3, r3, #3
 801530c:	3332      	adds	r3, #50	; 0x32
 801530e:	4a07      	ldr	r2, [pc, #28]	; (801532c <UART_SetConfig+0x384>)
 8015310:	fba2 2303 	umull	r2, r3, r2, r3
 8015314:	095b      	lsrs	r3, r3, #5
 8015316:	f003 0207 	and.w	r2, r3, #7
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	681b      	ldr	r3, [r3, #0]
 801531e:	4442      	add	r2, r8
 8015320:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8015322:	e1b2      	b.n	801568a <UART_SetConfig+0x6e2>
 8015324:	40011000 	.word	0x40011000
 8015328:	40011400 	.word	0x40011400
 801532c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8015330:	687b      	ldr	r3, [r7, #4]
 8015332:	681b      	ldr	r3, [r3, #0]
 8015334:	4ad7      	ldr	r2, [pc, #860]	; (8015694 <UART_SetConfig+0x6ec>)
 8015336:	4293      	cmp	r3, r2
 8015338:	d005      	beq.n	8015346 <UART_SetConfig+0x39e>
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	681b      	ldr	r3, [r3, #0]
 801533e:	4ad6      	ldr	r2, [pc, #856]	; (8015698 <UART_SetConfig+0x6f0>)
 8015340:	4293      	cmp	r3, r2
 8015342:	f040 80d1 	bne.w	80154e8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8015346:	f7fd fb57 	bl	80129f8 <HAL_RCC_GetPCLK2Freq>
 801534a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 801534c:	68bb      	ldr	r3, [r7, #8]
 801534e:	469a      	mov	sl, r3
 8015350:	f04f 0b00 	mov.w	fp, #0
 8015354:	46d0      	mov	r8, sl
 8015356:	46d9      	mov	r9, fp
 8015358:	eb18 0308 	adds.w	r3, r8, r8
 801535c:	eb49 0409 	adc.w	r4, r9, r9
 8015360:	4698      	mov	r8, r3
 8015362:	46a1      	mov	r9, r4
 8015364:	eb18 080a 	adds.w	r8, r8, sl
 8015368:	eb49 090b 	adc.w	r9, r9, fp
 801536c:	f04f 0100 	mov.w	r1, #0
 8015370:	f04f 0200 	mov.w	r2, #0
 8015374:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8015378:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 801537c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8015380:	4688      	mov	r8, r1
 8015382:	4691      	mov	r9, r2
 8015384:	eb1a 0508 	adds.w	r5, sl, r8
 8015388:	eb4b 0609 	adc.w	r6, fp, r9
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	685b      	ldr	r3, [r3, #4]
 8015390:	4619      	mov	r1, r3
 8015392:	f04f 0200 	mov.w	r2, #0
 8015396:	f04f 0300 	mov.w	r3, #0
 801539a:	f04f 0400 	mov.w	r4, #0
 801539e:	0094      	lsls	r4, r2, #2
 80153a0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80153a4:	008b      	lsls	r3, r1, #2
 80153a6:	461a      	mov	r2, r3
 80153a8:	4623      	mov	r3, r4
 80153aa:	4628      	mov	r0, r5
 80153ac:	4631      	mov	r1, r6
 80153ae:	f7f3 fba3 	bl	8008af8 <__aeabi_uldivmod>
 80153b2:	4603      	mov	r3, r0
 80153b4:	460c      	mov	r4, r1
 80153b6:	461a      	mov	r2, r3
 80153b8:	4bb8      	ldr	r3, [pc, #736]	; (801569c <UART_SetConfig+0x6f4>)
 80153ba:	fba3 2302 	umull	r2, r3, r3, r2
 80153be:	095b      	lsrs	r3, r3, #5
 80153c0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80153c4:	68bb      	ldr	r3, [r7, #8]
 80153c6:	469b      	mov	fp, r3
 80153c8:	f04f 0c00 	mov.w	ip, #0
 80153cc:	46d9      	mov	r9, fp
 80153ce:	46e2      	mov	sl, ip
 80153d0:	eb19 0309 	adds.w	r3, r9, r9
 80153d4:	eb4a 040a 	adc.w	r4, sl, sl
 80153d8:	4699      	mov	r9, r3
 80153da:	46a2      	mov	sl, r4
 80153dc:	eb19 090b 	adds.w	r9, r9, fp
 80153e0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80153e4:	f04f 0100 	mov.w	r1, #0
 80153e8:	f04f 0200 	mov.w	r2, #0
 80153ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80153f0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80153f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80153f8:	4689      	mov	r9, r1
 80153fa:	4692      	mov	sl, r2
 80153fc:	eb1b 0509 	adds.w	r5, fp, r9
 8015400:	eb4c 060a 	adc.w	r6, ip, sl
 8015404:	687b      	ldr	r3, [r7, #4]
 8015406:	685b      	ldr	r3, [r3, #4]
 8015408:	4619      	mov	r1, r3
 801540a:	f04f 0200 	mov.w	r2, #0
 801540e:	f04f 0300 	mov.w	r3, #0
 8015412:	f04f 0400 	mov.w	r4, #0
 8015416:	0094      	lsls	r4, r2, #2
 8015418:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801541c:	008b      	lsls	r3, r1, #2
 801541e:	461a      	mov	r2, r3
 8015420:	4623      	mov	r3, r4
 8015422:	4628      	mov	r0, r5
 8015424:	4631      	mov	r1, r6
 8015426:	f7f3 fb67 	bl	8008af8 <__aeabi_uldivmod>
 801542a:	4603      	mov	r3, r0
 801542c:	460c      	mov	r4, r1
 801542e:	461a      	mov	r2, r3
 8015430:	4b9a      	ldr	r3, [pc, #616]	; (801569c <UART_SetConfig+0x6f4>)
 8015432:	fba3 1302 	umull	r1, r3, r3, r2
 8015436:	095b      	lsrs	r3, r3, #5
 8015438:	2164      	movs	r1, #100	; 0x64
 801543a:	fb01 f303 	mul.w	r3, r1, r3
 801543e:	1ad3      	subs	r3, r2, r3
 8015440:	011b      	lsls	r3, r3, #4
 8015442:	3332      	adds	r3, #50	; 0x32
 8015444:	4a95      	ldr	r2, [pc, #596]	; (801569c <UART_SetConfig+0x6f4>)
 8015446:	fba2 2303 	umull	r2, r3, r2, r3
 801544a:	095b      	lsrs	r3, r3, #5
 801544c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015450:	4498      	add	r8, r3
 8015452:	68bb      	ldr	r3, [r7, #8]
 8015454:	469b      	mov	fp, r3
 8015456:	f04f 0c00 	mov.w	ip, #0
 801545a:	46d9      	mov	r9, fp
 801545c:	46e2      	mov	sl, ip
 801545e:	eb19 0309 	adds.w	r3, r9, r9
 8015462:	eb4a 040a 	adc.w	r4, sl, sl
 8015466:	4699      	mov	r9, r3
 8015468:	46a2      	mov	sl, r4
 801546a:	eb19 090b 	adds.w	r9, r9, fp
 801546e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8015472:	f04f 0100 	mov.w	r1, #0
 8015476:	f04f 0200 	mov.w	r2, #0
 801547a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801547e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8015482:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8015486:	4689      	mov	r9, r1
 8015488:	4692      	mov	sl, r2
 801548a:	eb1b 0509 	adds.w	r5, fp, r9
 801548e:	eb4c 060a 	adc.w	r6, ip, sl
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	685b      	ldr	r3, [r3, #4]
 8015496:	4619      	mov	r1, r3
 8015498:	f04f 0200 	mov.w	r2, #0
 801549c:	f04f 0300 	mov.w	r3, #0
 80154a0:	f04f 0400 	mov.w	r4, #0
 80154a4:	0094      	lsls	r4, r2, #2
 80154a6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80154aa:	008b      	lsls	r3, r1, #2
 80154ac:	461a      	mov	r2, r3
 80154ae:	4623      	mov	r3, r4
 80154b0:	4628      	mov	r0, r5
 80154b2:	4631      	mov	r1, r6
 80154b4:	f7f3 fb20 	bl	8008af8 <__aeabi_uldivmod>
 80154b8:	4603      	mov	r3, r0
 80154ba:	460c      	mov	r4, r1
 80154bc:	461a      	mov	r2, r3
 80154be:	4b77      	ldr	r3, [pc, #476]	; (801569c <UART_SetConfig+0x6f4>)
 80154c0:	fba3 1302 	umull	r1, r3, r3, r2
 80154c4:	095b      	lsrs	r3, r3, #5
 80154c6:	2164      	movs	r1, #100	; 0x64
 80154c8:	fb01 f303 	mul.w	r3, r1, r3
 80154cc:	1ad3      	subs	r3, r2, r3
 80154ce:	011b      	lsls	r3, r3, #4
 80154d0:	3332      	adds	r3, #50	; 0x32
 80154d2:	4a72      	ldr	r2, [pc, #456]	; (801569c <UART_SetConfig+0x6f4>)
 80154d4:	fba2 2303 	umull	r2, r3, r2, r3
 80154d8:	095b      	lsrs	r3, r3, #5
 80154da:	f003 020f 	and.w	r2, r3, #15
 80154de:	687b      	ldr	r3, [r7, #4]
 80154e0:	681b      	ldr	r3, [r3, #0]
 80154e2:	4442      	add	r2, r8
 80154e4:	609a      	str	r2, [r3, #8]
 80154e6:	e0d0      	b.n	801568a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80154e8:	f7fd fa72 	bl	80129d0 <HAL_RCC_GetPCLK1Freq>
 80154ec:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80154ee:	68bb      	ldr	r3, [r7, #8]
 80154f0:	469a      	mov	sl, r3
 80154f2:	f04f 0b00 	mov.w	fp, #0
 80154f6:	46d0      	mov	r8, sl
 80154f8:	46d9      	mov	r9, fp
 80154fa:	eb18 0308 	adds.w	r3, r8, r8
 80154fe:	eb49 0409 	adc.w	r4, r9, r9
 8015502:	4698      	mov	r8, r3
 8015504:	46a1      	mov	r9, r4
 8015506:	eb18 080a 	adds.w	r8, r8, sl
 801550a:	eb49 090b 	adc.w	r9, r9, fp
 801550e:	f04f 0100 	mov.w	r1, #0
 8015512:	f04f 0200 	mov.w	r2, #0
 8015516:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 801551a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 801551e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8015522:	4688      	mov	r8, r1
 8015524:	4691      	mov	r9, r2
 8015526:	eb1a 0508 	adds.w	r5, sl, r8
 801552a:	eb4b 0609 	adc.w	r6, fp, r9
 801552e:	687b      	ldr	r3, [r7, #4]
 8015530:	685b      	ldr	r3, [r3, #4]
 8015532:	4619      	mov	r1, r3
 8015534:	f04f 0200 	mov.w	r2, #0
 8015538:	f04f 0300 	mov.w	r3, #0
 801553c:	f04f 0400 	mov.w	r4, #0
 8015540:	0094      	lsls	r4, r2, #2
 8015542:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8015546:	008b      	lsls	r3, r1, #2
 8015548:	461a      	mov	r2, r3
 801554a:	4623      	mov	r3, r4
 801554c:	4628      	mov	r0, r5
 801554e:	4631      	mov	r1, r6
 8015550:	f7f3 fad2 	bl	8008af8 <__aeabi_uldivmod>
 8015554:	4603      	mov	r3, r0
 8015556:	460c      	mov	r4, r1
 8015558:	461a      	mov	r2, r3
 801555a:	4b50      	ldr	r3, [pc, #320]	; (801569c <UART_SetConfig+0x6f4>)
 801555c:	fba3 2302 	umull	r2, r3, r3, r2
 8015560:	095b      	lsrs	r3, r3, #5
 8015562:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8015566:	68bb      	ldr	r3, [r7, #8]
 8015568:	469b      	mov	fp, r3
 801556a:	f04f 0c00 	mov.w	ip, #0
 801556e:	46d9      	mov	r9, fp
 8015570:	46e2      	mov	sl, ip
 8015572:	eb19 0309 	adds.w	r3, r9, r9
 8015576:	eb4a 040a 	adc.w	r4, sl, sl
 801557a:	4699      	mov	r9, r3
 801557c:	46a2      	mov	sl, r4
 801557e:	eb19 090b 	adds.w	r9, r9, fp
 8015582:	eb4a 0a0c 	adc.w	sl, sl, ip
 8015586:	f04f 0100 	mov.w	r1, #0
 801558a:	f04f 0200 	mov.w	r2, #0
 801558e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8015592:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8015596:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801559a:	4689      	mov	r9, r1
 801559c:	4692      	mov	sl, r2
 801559e:	eb1b 0509 	adds.w	r5, fp, r9
 80155a2:	eb4c 060a 	adc.w	r6, ip, sl
 80155a6:	687b      	ldr	r3, [r7, #4]
 80155a8:	685b      	ldr	r3, [r3, #4]
 80155aa:	4619      	mov	r1, r3
 80155ac:	f04f 0200 	mov.w	r2, #0
 80155b0:	f04f 0300 	mov.w	r3, #0
 80155b4:	f04f 0400 	mov.w	r4, #0
 80155b8:	0094      	lsls	r4, r2, #2
 80155ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80155be:	008b      	lsls	r3, r1, #2
 80155c0:	461a      	mov	r2, r3
 80155c2:	4623      	mov	r3, r4
 80155c4:	4628      	mov	r0, r5
 80155c6:	4631      	mov	r1, r6
 80155c8:	f7f3 fa96 	bl	8008af8 <__aeabi_uldivmod>
 80155cc:	4603      	mov	r3, r0
 80155ce:	460c      	mov	r4, r1
 80155d0:	461a      	mov	r2, r3
 80155d2:	4b32      	ldr	r3, [pc, #200]	; (801569c <UART_SetConfig+0x6f4>)
 80155d4:	fba3 1302 	umull	r1, r3, r3, r2
 80155d8:	095b      	lsrs	r3, r3, #5
 80155da:	2164      	movs	r1, #100	; 0x64
 80155dc:	fb01 f303 	mul.w	r3, r1, r3
 80155e0:	1ad3      	subs	r3, r2, r3
 80155e2:	011b      	lsls	r3, r3, #4
 80155e4:	3332      	adds	r3, #50	; 0x32
 80155e6:	4a2d      	ldr	r2, [pc, #180]	; (801569c <UART_SetConfig+0x6f4>)
 80155e8:	fba2 2303 	umull	r2, r3, r2, r3
 80155ec:	095b      	lsrs	r3, r3, #5
 80155ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80155f2:	4498      	add	r8, r3
 80155f4:	68bb      	ldr	r3, [r7, #8]
 80155f6:	469b      	mov	fp, r3
 80155f8:	f04f 0c00 	mov.w	ip, #0
 80155fc:	46d9      	mov	r9, fp
 80155fe:	46e2      	mov	sl, ip
 8015600:	eb19 0309 	adds.w	r3, r9, r9
 8015604:	eb4a 040a 	adc.w	r4, sl, sl
 8015608:	4699      	mov	r9, r3
 801560a:	46a2      	mov	sl, r4
 801560c:	eb19 090b 	adds.w	r9, r9, fp
 8015610:	eb4a 0a0c 	adc.w	sl, sl, ip
 8015614:	f04f 0100 	mov.w	r1, #0
 8015618:	f04f 0200 	mov.w	r2, #0
 801561c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8015620:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8015624:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8015628:	4689      	mov	r9, r1
 801562a:	4692      	mov	sl, r2
 801562c:	eb1b 0509 	adds.w	r5, fp, r9
 8015630:	eb4c 060a 	adc.w	r6, ip, sl
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	685b      	ldr	r3, [r3, #4]
 8015638:	4619      	mov	r1, r3
 801563a:	f04f 0200 	mov.w	r2, #0
 801563e:	f04f 0300 	mov.w	r3, #0
 8015642:	f04f 0400 	mov.w	r4, #0
 8015646:	0094      	lsls	r4, r2, #2
 8015648:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801564c:	008b      	lsls	r3, r1, #2
 801564e:	461a      	mov	r2, r3
 8015650:	4623      	mov	r3, r4
 8015652:	4628      	mov	r0, r5
 8015654:	4631      	mov	r1, r6
 8015656:	f7f3 fa4f 	bl	8008af8 <__aeabi_uldivmod>
 801565a:	4603      	mov	r3, r0
 801565c:	460c      	mov	r4, r1
 801565e:	461a      	mov	r2, r3
 8015660:	4b0e      	ldr	r3, [pc, #56]	; (801569c <UART_SetConfig+0x6f4>)
 8015662:	fba3 1302 	umull	r1, r3, r3, r2
 8015666:	095b      	lsrs	r3, r3, #5
 8015668:	2164      	movs	r1, #100	; 0x64
 801566a:	fb01 f303 	mul.w	r3, r1, r3
 801566e:	1ad3      	subs	r3, r2, r3
 8015670:	011b      	lsls	r3, r3, #4
 8015672:	3332      	adds	r3, #50	; 0x32
 8015674:	4a09      	ldr	r2, [pc, #36]	; (801569c <UART_SetConfig+0x6f4>)
 8015676:	fba2 2303 	umull	r2, r3, r2, r3
 801567a:	095b      	lsrs	r3, r3, #5
 801567c:	f003 020f 	and.w	r2, r3, #15
 8015680:	687b      	ldr	r3, [r7, #4]
 8015682:	681b      	ldr	r3, [r3, #0]
 8015684:	4442      	add	r2, r8
 8015686:	609a      	str	r2, [r3, #8]
}
 8015688:	e7ff      	b.n	801568a <UART_SetConfig+0x6e2>
 801568a:	bf00      	nop
 801568c:	3714      	adds	r7, #20
 801568e:	46bd      	mov	sp, r7
 8015690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015694:	40011000 	.word	0x40011000
 8015698:	40011400 	.word	0x40011400
 801569c:	51eb851f 	.word	0x51eb851f

080156a0 <round>:
 80156a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80156a2:	ec57 6b10 	vmov	r6, r7, d0
 80156a6:	f3c7 500a 	ubfx	r0, r7, #20, #11
 80156aa:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 80156ae:	2c13      	cmp	r4, #19
 80156b0:	463b      	mov	r3, r7
 80156b2:	463d      	mov	r5, r7
 80156b4:	dc17      	bgt.n	80156e6 <round+0x46>
 80156b6:	2c00      	cmp	r4, #0
 80156b8:	da09      	bge.n	80156ce <round+0x2e>
 80156ba:	3401      	adds	r4, #1
 80156bc:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80156c0:	d103      	bne.n	80156ca <round+0x2a>
 80156c2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80156c6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80156ca:	2100      	movs	r1, #0
 80156cc:	e02c      	b.n	8015728 <round+0x88>
 80156ce:	4a18      	ldr	r2, [pc, #96]	; (8015730 <round+0x90>)
 80156d0:	4122      	asrs	r2, r4
 80156d2:	4217      	tst	r7, r2
 80156d4:	d100      	bne.n	80156d8 <round+0x38>
 80156d6:	b19e      	cbz	r6, 8015700 <round+0x60>
 80156d8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80156dc:	4123      	asrs	r3, r4
 80156de:	442b      	add	r3, r5
 80156e0:	ea23 0302 	bic.w	r3, r3, r2
 80156e4:	e7f1      	b.n	80156ca <round+0x2a>
 80156e6:	2c33      	cmp	r4, #51	; 0x33
 80156e8:	dd0d      	ble.n	8015706 <round+0x66>
 80156ea:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80156ee:	d107      	bne.n	8015700 <round+0x60>
 80156f0:	4630      	mov	r0, r6
 80156f2:	4639      	mov	r1, r7
 80156f4:	ee10 2a10 	vmov	r2, s0
 80156f8:	f7f2 fd00 	bl	80080fc <__adddf3>
 80156fc:	4606      	mov	r6, r0
 80156fe:	460f      	mov	r7, r1
 8015700:	ec47 6b10 	vmov	d0, r6, r7
 8015704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015706:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 801570a:	f04f 30ff 	mov.w	r0, #4294967295
 801570e:	40d0      	lsrs	r0, r2
 8015710:	4206      	tst	r6, r0
 8015712:	d0f5      	beq.n	8015700 <round+0x60>
 8015714:	2201      	movs	r2, #1
 8015716:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 801571a:	fa02 f404 	lsl.w	r4, r2, r4
 801571e:	1931      	adds	r1, r6, r4
 8015720:	bf28      	it	cs
 8015722:	189b      	addcs	r3, r3, r2
 8015724:	ea21 0100 	bic.w	r1, r1, r0
 8015728:	461f      	mov	r7, r3
 801572a:	460e      	mov	r6, r1
 801572c:	e7e8      	b.n	8015700 <round+0x60>
 801572e:	bf00      	nop
 8015730:	000fffff 	.word	0x000fffff

08015734 <__errno>:
 8015734:	4b01      	ldr	r3, [pc, #4]	; (801573c <__errno+0x8>)
 8015736:	6818      	ldr	r0, [r3, #0]
 8015738:	4770      	bx	lr
 801573a:	bf00      	nop
 801573c:	2000002c 	.word	0x2000002c

08015740 <__libc_init_array>:
 8015740:	b570      	push	{r4, r5, r6, lr}
 8015742:	4e0d      	ldr	r6, [pc, #52]	; (8015778 <__libc_init_array+0x38>)
 8015744:	4c0d      	ldr	r4, [pc, #52]	; (801577c <__libc_init_array+0x3c>)
 8015746:	1ba4      	subs	r4, r4, r6
 8015748:	10a4      	asrs	r4, r4, #2
 801574a:	2500      	movs	r5, #0
 801574c:	42a5      	cmp	r5, r4
 801574e:	d109      	bne.n	8015764 <__libc_init_array+0x24>
 8015750:	4e0b      	ldr	r6, [pc, #44]	; (8015780 <__libc_init_array+0x40>)
 8015752:	4c0c      	ldr	r4, [pc, #48]	; (8015784 <__libc_init_array+0x44>)
 8015754:	f005 f83c 	bl	801a7d0 <_init>
 8015758:	1ba4      	subs	r4, r4, r6
 801575a:	10a4      	asrs	r4, r4, #2
 801575c:	2500      	movs	r5, #0
 801575e:	42a5      	cmp	r5, r4
 8015760:	d105      	bne.n	801576e <__libc_init_array+0x2e>
 8015762:	bd70      	pop	{r4, r5, r6, pc}
 8015764:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015768:	4798      	blx	r3
 801576a:	3501      	adds	r5, #1
 801576c:	e7ee      	b.n	801574c <__libc_init_array+0xc>
 801576e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015772:	4798      	blx	r3
 8015774:	3501      	adds	r5, #1
 8015776:	e7f2      	b.n	801575e <__libc_init_array+0x1e>
 8015778:	0801add4 	.word	0x0801add4
 801577c:	0801add4 	.word	0x0801add4
 8015780:	0801add4 	.word	0x0801add4
 8015784:	0801add8 	.word	0x0801add8

08015788 <memcpy>:
 8015788:	b510      	push	{r4, lr}
 801578a:	1e43      	subs	r3, r0, #1
 801578c:	440a      	add	r2, r1
 801578e:	4291      	cmp	r1, r2
 8015790:	d100      	bne.n	8015794 <memcpy+0xc>
 8015792:	bd10      	pop	{r4, pc}
 8015794:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015798:	f803 4f01 	strb.w	r4, [r3, #1]!
 801579c:	e7f7      	b.n	801578e <memcpy+0x6>

0801579e <memset>:
 801579e:	4402      	add	r2, r0
 80157a0:	4603      	mov	r3, r0
 80157a2:	4293      	cmp	r3, r2
 80157a4:	d100      	bne.n	80157a8 <memset+0xa>
 80157a6:	4770      	bx	lr
 80157a8:	f803 1b01 	strb.w	r1, [r3], #1
 80157ac:	e7f9      	b.n	80157a2 <memset+0x4>

080157ae <__cvt>:
 80157ae:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80157b2:	ec55 4b10 	vmov	r4, r5, d0
 80157b6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80157b8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80157bc:	2d00      	cmp	r5, #0
 80157be:	460e      	mov	r6, r1
 80157c0:	4691      	mov	r9, r2
 80157c2:	4619      	mov	r1, r3
 80157c4:	bfb8      	it	lt
 80157c6:	4622      	movlt	r2, r4
 80157c8:	462b      	mov	r3, r5
 80157ca:	f027 0720 	bic.w	r7, r7, #32
 80157ce:	bfbb      	ittet	lt
 80157d0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80157d4:	461d      	movlt	r5, r3
 80157d6:	2300      	movge	r3, #0
 80157d8:	232d      	movlt	r3, #45	; 0x2d
 80157da:	bfb8      	it	lt
 80157dc:	4614      	movlt	r4, r2
 80157de:	2f46      	cmp	r7, #70	; 0x46
 80157e0:	700b      	strb	r3, [r1, #0]
 80157e2:	d004      	beq.n	80157ee <__cvt+0x40>
 80157e4:	2f45      	cmp	r7, #69	; 0x45
 80157e6:	d100      	bne.n	80157ea <__cvt+0x3c>
 80157e8:	3601      	adds	r6, #1
 80157ea:	2102      	movs	r1, #2
 80157ec:	e000      	b.n	80157f0 <__cvt+0x42>
 80157ee:	2103      	movs	r1, #3
 80157f0:	ab03      	add	r3, sp, #12
 80157f2:	9301      	str	r3, [sp, #4]
 80157f4:	ab02      	add	r3, sp, #8
 80157f6:	9300      	str	r3, [sp, #0]
 80157f8:	4632      	mov	r2, r6
 80157fa:	4653      	mov	r3, sl
 80157fc:	ec45 4b10 	vmov	d0, r4, r5
 8015800:	f001 ff82 	bl	8017708 <_dtoa_r>
 8015804:	2f47      	cmp	r7, #71	; 0x47
 8015806:	4680      	mov	r8, r0
 8015808:	d102      	bne.n	8015810 <__cvt+0x62>
 801580a:	f019 0f01 	tst.w	r9, #1
 801580e:	d026      	beq.n	801585e <__cvt+0xb0>
 8015810:	2f46      	cmp	r7, #70	; 0x46
 8015812:	eb08 0906 	add.w	r9, r8, r6
 8015816:	d111      	bne.n	801583c <__cvt+0x8e>
 8015818:	f898 3000 	ldrb.w	r3, [r8]
 801581c:	2b30      	cmp	r3, #48	; 0x30
 801581e:	d10a      	bne.n	8015836 <__cvt+0x88>
 8015820:	2200      	movs	r2, #0
 8015822:	2300      	movs	r3, #0
 8015824:	4620      	mov	r0, r4
 8015826:	4629      	mov	r1, r5
 8015828:	f7f3 f886 	bl	8008938 <__aeabi_dcmpeq>
 801582c:	b918      	cbnz	r0, 8015836 <__cvt+0x88>
 801582e:	f1c6 0601 	rsb	r6, r6, #1
 8015832:	f8ca 6000 	str.w	r6, [sl]
 8015836:	f8da 3000 	ldr.w	r3, [sl]
 801583a:	4499      	add	r9, r3
 801583c:	2200      	movs	r2, #0
 801583e:	2300      	movs	r3, #0
 8015840:	4620      	mov	r0, r4
 8015842:	4629      	mov	r1, r5
 8015844:	f7f3 f878 	bl	8008938 <__aeabi_dcmpeq>
 8015848:	b938      	cbnz	r0, 801585a <__cvt+0xac>
 801584a:	2230      	movs	r2, #48	; 0x30
 801584c:	9b03      	ldr	r3, [sp, #12]
 801584e:	454b      	cmp	r3, r9
 8015850:	d205      	bcs.n	801585e <__cvt+0xb0>
 8015852:	1c59      	adds	r1, r3, #1
 8015854:	9103      	str	r1, [sp, #12]
 8015856:	701a      	strb	r2, [r3, #0]
 8015858:	e7f8      	b.n	801584c <__cvt+0x9e>
 801585a:	f8cd 900c 	str.w	r9, [sp, #12]
 801585e:	9b03      	ldr	r3, [sp, #12]
 8015860:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015862:	eba3 0308 	sub.w	r3, r3, r8
 8015866:	4640      	mov	r0, r8
 8015868:	6013      	str	r3, [r2, #0]
 801586a:	b004      	add	sp, #16
 801586c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08015870 <__exponent>:
 8015870:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015872:	2900      	cmp	r1, #0
 8015874:	4604      	mov	r4, r0
 8015876:	bfba      	itte	lt
 8015878:	4249      	neglt	r1, r1
 801587a:	232d      	movlt	r3, #45	; 0x2d
 801587c:	232b      	movge	r3, #43	; 0x2b
 801587e:	2909      	cmp	r1, #9
 8015880:	f804 2b02 	strb.w	r2, [r4], #2
 8015884:	7043      	strb	r3, [r0, #1]
 8015886:	dd20      	ble.n	80158ca <__exponent+0x5a>
 8015888:	f10d 0307 	add.w	r3, sp, #7
 801588c:	461f      	mov	r7, r3
 801588e:	260a      	movs	r6, #10
 8015890:	fb91 f5f6 	sdiv	r5, r1, r6
 8015894:	fb06 1115 	mls	r1, r6, r5, r1
 8015898:	3130      	adds	r1, #48	; 0x30
 801589a:	2d09      	cmp	r5, #9
 801589c:	f803 1c01 	strb.w	r1, [r3, #-1]
 80158a0:	f103 32ff 	add.w	r2, r3, #4294967295
 80158a4:	4629      	mov	r1, r5
 80158a6:	dc09      	bgt.n	80158bc <__exponent+0x4c>
 80158a8:	3130      	adds	r1, #48	; 0x30
 80158aa:	3b02      	subs	r3, #2
 80158ac:	f802 1c01 	strb.w	r1, [r2, #-1]
 80158b0:	42bb      	cmp	r3, r7
 80158b2:	4622      	mov	r2, r4
 80158b4:	d304      	bcc.n	80158c0 <__exponent+0x50>
 80158b6:	1a10      	subs	r0, r2, r0
 80158b8:	b003      	add	sp, #12
 80158ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80158bc:	4613      	mov	r3, r2
 80158be:	e7e7      	b.n	8015890 <__exponent+0x20>
 80158c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80158c4:	f804 2b01 	strb.w	r2, [r4], #1
 80158c8:	e7f2      	b.n	80158b0 <__exponent+0x40>
 80158ca:	2330      	movs	r3, #48	; 0x30
 80158cc:	4419      	add	r1, r3
 80158ce:	7083      	strb	r3, [r0, #2]
 80158d0:	1d02      	adds	r2, r0, #4
 80158d2:	70c1      	strb	r1, [r0, #3]
 80158d4:	e7ef      	b.n	80158b6 <__exponent+0x46>
	...

080158d8 <_printf_float>:
 80158d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80158dc:	b08d      	sub	sp, #52	; 0x34
 80158de:	460c      	mov	r4, r1
 80158e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80158e4:	4616      	mov	r6, r2
 80158e6:	461f      	mov	r7, r3
 80158e8:	4605      	mov	r5, r0
 80158ea:	f003 f9a7 	bl	8018c3c <_localeconv_r>
 80158ee:	6803      	ldr	r3, [r0, #0]
 80158f0:	9304      	str	r3, [sp, #16]
 80158f2:	4618      	mov	r0, r3
 80158f4:	f7f2 fba4 	bl	8008040 <strlen>
 80158f8:	2300      	movs	r3, #0
 80158fa:	930a      	str	r3, [sp, #40]	; 0x28
 80158fc:	f8d8 3000 	ldr.w	r3, [r8]
 8015900:	9005      	str	r0, [sp, #20]
 8015902:	3307      	adds	r3, #7
 8015904:	f023 0307 	bic.w	r3, r3, #7
 8015908:	f103 0208 	add.w	r2, r3, #8
 801590c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015910:	f8d4 b000 	ldr.w	fp, [r4]
 8015914:	f8c8 2000 	str.w	r2, [r8]
 8015918:	e9d3 2300 	ldrd	r2, r3, [r3]
 801591c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8015920:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8015924:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015928:	9307      	str	r3, [sp, #28]
 801592a:	f8cd 8018 	str.w	r8, [sp, #24]
 801592e:	f04f 32ff 	mov.w	r2, #4294967295
 8015932:	4ba7      	ldr	r3, [pc, #668]	; (8015bd0 <_printf_float+0x2f8>)
 8015934:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015938:	f7f3 f830 	bl	800899c <__aeabi_dcmpun>
 801593c:	bb70      	cbnz	r0, 801599c <_printf_float+0xc4>
 801593e:	f04f 32ff 	mov.w	r2, #4294967295
 8015942:	4ba3      	ldr	r3, [pc, #652]	; (8015bd0 <_printf_float+0x2f8>)
 8015944:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015948:	f7f3 f80a 	bl	8008960 <__aeabi_dcmple>
 801594c:	bb30      	cbnz	r0, 801599c <_printf_float+0xc4>
 801594e:	2200      	movs	r2, #0
 8015950:	2300      	movs	r3, #0
 8015952:	4640      	mov	r0, r8
 8015954:	4649      	mov	r1, r9
 8015956:	f7f2 fff9 	bl	800894c <__aeabi_dcmplt>
 801595a:	b110      	cbz	r0, 8015962 <_printf_float+0x8a>
 801595c:	232d      	movs	r3, #45	; 0x2d
 801595e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015962:	4a9c      	ldr	r2, [pc, #624]	; (8015bd4 <_printf_float+0x2fc>)
 8015964:	4b9c      	ldr	r3, [pc, #624]	; (8015bd8 <_printf_float+0x300>)
 8015966:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801596a:	bf8c      	ite	hi
 801596c:	4690      	movhi	r8, r2
 801596e:	4698      	movls	r8, r3
 8015970:	2303      	movs	r3, #3
 8015972:	f02b 0204 	bic.w	r2, fp, #4
 8015976:	6123      	str	r3, [r4, #16]
 8015978:	6022      	str	r2, [r4, #0]
 801597a:	f04f 0900 	mov.w	r9, #0
 801597e:	9700      	str	r7, [sp, #0]
 8015980:	4633      	mov	r3, r6
 8015982:	aa0b      	add	r2, sp, #44	; 0x2c
 8015984:	4621      	mov	r1, r4
 8015986:	4628      	mov	r0, r5
 8015988:	f000 f9e6 	bl	8015d58 <_printf_common>
 801598c:	3001      	adds	r0, #1
 801598e:	f040 808d 	bne.w	8015aac <_printf_float+0x1d4>
 8015992:	f04f 30ff 	mov.w	r0, #4294967295
 8015996:	b00d      	add	sp, #52	; 0x34
 8015998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801599c:	4642      	mov	r2, r8
 801599e:	464b      	mov	r3, r9
 80159a0:	4640      	mov	r0, r8
 80159a2:	4649      	mov	r1, r9
 80159a4:	f7f2 fffa 	bl	800899c <__aeabi_dcmpun>
 80159a8:	b110      	cbz	r0, 80159b0 <_printf_float+0xd8>
 80159aa:	4a8c      	ldr	r2, [pc, #560]	; (8015bdc <_printf_float+0x304>)
 80159ac:	4b8c      	ldr	r3, [pc, #560]	; (8015be0 <_printf_float+0x308>)
 80159ae:	e7da      	b.n	8015966 <_printf_float+0x8e>
 80159b0:	6861      	ldr	r1, [r4, #4]
 80159b2:	1c4b      	adds	r3, r1, #1
 80159b4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80159b8:	a80a      	add	r0, sp, #40	; 0x28
 80159ba:	d13e      	bne.n	8015a3a <_printf_float+0x162>
 80159bc:	2306      	movs	r3, #6
 80159be:	6063      	str	r3, [r4, #4]
 80159c0:	2300      	movs	r3, #0
 80159c2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80159c6:	ab09      	add	r3, sp, #36	; 0x24
 80159c8:	9300      	str	r3, [sp, #0]
 80159ca:	ec49 8b10 	vmov	d0, r8, r9
 80159ce:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80159d2:	6022      	str	r2, [r4, #0]
 80159d4:	f8cd a004 	str.w	sl, [sp, #4]
 80159d8:	6861      	ldr	r1, [r4, #4]
 80159da:	4628      	mov	r0, r5
 80159dc:	f7ff fee7 	bl	80157ae <__cvt>
 80159e0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80159e4:	2b47      	cmp	r3, #71	; 0x47
 80159e6:	4680      	mov	r8, r0
 80159e8:	d109      	bne.n	80159fe <_printf_float+0x126>
 80159ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80159ec:	1cd8      	adds	r0, r3, #3
 80159ee:	db02      	blt.n	80159f6 <_printf_float+0x11e>
 80159f0:	6862      	ldr	r2, [r4, #4]
 80159f2:	4293      	cmp	r3, r2
 80159f4:	dd47      	ble.n	8015a86 <_printf_float+0x1ae>
 80159f6:	f1aa 0a02 	sub.w	sl, sl, #2
 80159fa:	fa5f fa8a 	uxtb.w	sl, sl
 80159fe:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8015a02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015a04:	d824      	bhi.n	8015a50 <_printf_float+0x178>
 8015a06:	3901      	subs	r1, #1
 8015a08:	4652      	mov	r2, sl
 8015a0a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8015a0e:	9109      	str	r1, [sp, #36]	; 0x24
 8015a10:	f7ff ff2e 	bl	8015870 <__exponent>
 8015a14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015a16:	1813      	adds	r3, r2, r0
 8015a18:	2a01      	cmp	r2, #1
 8015a1a:	4681      	mov	r9, r0
 8015a1c:	6123      	str	r3, [r4, #16]
 8015a1e:	dc02      	bgt.n	8015a26 <_printf_float+0x14e>
 8015a20:	6822      	ldr	r2, [r4, #0]
 8015a22:	07d1      	lsls	r1, r2, #31
 8015a24:	d501      	bpl.n	8015a2a <_printf_float+0x152>
 8015a26:	3301      	adds	r3, #1
 8015a28:	6123      	str	r3, [r4, #16]
 8015a2a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8015a2e:	2b00      	cmp	r3, #0
 8015a30:	d0a5      	beq.n	801597e <_printf_float+0xa6>
 8015a32:	232d      	movs	r3, #45	; 0x2d
 8015a34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015a38:	e7a1      	b.n	801597e <_printf_float+0xa6>
 8015a3a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8015a3e:	f000 8177 	beq.w	8015d30 <_printf_float+0x458>
 8015a42:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8015a46:	d1bb      	bne.n	80159c0 <_printf_float+0xe8>
 8015a48:	2900      	cmp	r1, #0
 8015a4a:	d1b9      	bne.n	80159c0 <_printf_float+0xe8>
 8015a4c:	2301      	movs	r3, #1
 8015a4e:	e7b6      	b.n	80159be <_printf_float+0xe6>
 8015a50:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8015a54:	d119      	bne.n	8015a8a <_printf_float+0x1b2>
 8015a56:	2900      	cmp	r1, #0
 8015a58:	6863      	ldr	r3, [r4, #4]
 8015a5a:	dd0c      	ble.n	8015a76 <_printf_float+0x19e>
 8015a5c:	6121      	str	r1, [r4, #16]
 8015a5e:	b913      	cbnz	r3, 8015a66 <_printf_float+0x18e>
 8015a60:	6822      	ldr	r2, [r4, #0]
 8015a62:	07d2      	lsls	r2, r2, #31
 8015a64:	d502      	bpl.n	8015a6c <_printf_float+0x194>
 8015a66:	3301      	adds	r3, #1
 8015a68:	440b      	add	r3, r1
 8015a6a:	6123      	str	r3, [r4, #16]
 8015a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015a6e:	65a3      	str	r3, [r4, #88]	; 0x58
 8015a70:	f04f 0900 	mov.w	r9, #0
 8015a74:	e7d9      	b.n	8015a2a <_printf_float+0x152>
 8015a76:	b913      	cbnz	r3, 8015a7e <_printf_float+0x1a6>
 8015a78:	6822      	ldr	r2, [r4, #0]
 8015a7a:	07d0      	lsls	r0, r2, #31
 8015a7c:	d501      	bpl.n	8015a82 <_printf_float+0x1aa>
 8015a7e:	3302      	adds	r3, #2
 8015a80:	e7f3      	b.n	8015a6a <_printf_float+0x192>
 8015a82:	2301      	movs	r3, #1
 8015a84:	e7f1      	b.n	8015a6a <_printf_float+0x192>
 8015a86:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8015a8a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8015a8e:	4293      	cmp	r3, r2
 8015a90:	db05      	blt.n	8015a9e <_printf_float+0x1c6>
 8015a92:	6822      	ldr	r2, [r4, #0]
 8015a94:	6123      	str	r3, [r4, #16]
 8015a96:	07d1      	lsls	r1, r2, #31
 8015a98:	d5e8      	bpl.n	8015a6c <_printf_float+0x194>
 8015a9a:	3301      	adds	r3, #1
 8015a9c:	e7e5      	b.n	8015a6a <_printf_float+0x192>
 8015a9e:	2b00      	cmp	r3, #0
 8015aa0:	bfd4      	ite	le
 8015aa2:	f1c3 0302 	rsble	r3, r3, #2
 8015aa6:	2301      	movgt	r3, #1
 8015aa8:	4413      	add	r3, r2
 8015aaa:	e7de      	b.n	8015a6a <_printf_float+0x192>
 8015aac:	6823      	ldr	r3, [r4, #0]
 8015aae:	055a      	lsls	r2, r3, #21
 8015ab0:	d407      	bmi.n	8015ac2 <_printf_float+0x1ea>
 8015ab2:	6923      	ldr	r3, [r4, #16]
 8015ab4:	4642      	mov	r2, r8
 8015ab6:	4631      	mov	r1, r6
 8015ab8:	4628      	mov	r0, r5
 8015aba:	47b8      	blx	r7
 8015abc:	3001      	adds	r0, #1
 8015abe:	d12b      	bne.n	8015b18 <_printf_float+0x240>
 8015ac0:	e767      	b.n	8015992 <_printf_float+0xba>
 8015ac2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8015ac6:	f240 80dc 	bls.w	8015c82 <_printf_float+0x3aa>
 8015aca:	2200      	movs	r2, #0
 8015acc:	2300      	movs	r3, #0
 8015ace:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015ad2:	f7f2 ff31 	bl	8008938 <__aeabi_dcmpeq>
 8015ad6:	2800      	cmp	r0, #0
 8015ad8:	d033      	beq.n	8015b42 <_printf_float+0x26a>
 8015ada:	2301      	movs	r3, #1
 8015adc:	4a41      	ldr	r2, [pc, #260]	; (8015be4 <_printf_float+0x30c>)
 8015ade:	4631      	mov	r1, r6
 8015ae0:	4628      	mov	r0, r5
 8015ae2:	47b8      	blx	r7
 8015ae4:	3001      	adds	r0, #1
 8015ae6:	f43f af54 	beq.w	8015992 <_printf_float+0xba>
 8015aea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015aee:	429a      	cmp	r2, r3
 8015af0:	db02      	blt.n	8015af8 <_printf_float+0x220>
 8015af2:	6823      	ldr	r3, [r4, #0]
 8015af4:	07d8      	lsls	r0, r3, #31
 8015af6:	d50f      	bpl.n	8015b18 <_printf_float+0x240>
 8015af8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015afc:	4631      	mov	r1, r6
 8015afe:	4628      	mov	r0, r5
 8015b00:	47b8      	blx	r7
 8015b02:	3001      	adds	r0, #1
 8015b04:	f43f af45 	beq.w	8015992 <_printf_float+0xba>
 8015b08:	f04f 0800 	mov.w	r8, #0
 8015b0c:	f104 091a 	add.w	r9, r4, #26
 8015b10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015b12:	3b01      	subs	r3, #1
 8015b14:	4543      	cmp	r3, r8
 8015b16:	dc09      	bgt.n	8015b2c <_printf_float+0x254>
 8015b18:	6823      	ldr	r3, [r4, #0]
 8015b1a:	079b      	lsls	r3, r3, #30
 8015b1c:	f100 8103 	bmi.w	8015d26 <_printf_float+0x44e>
 8015b20:	68e0      	ldr	r0, [r4, #12]
 8015b22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015b24:	4298      	cmp	r0, r3
 8015b26:	bfb8      	it	lt
 8015b28:	4618      	movlt	r0, r3
 8015b2a:	e734      	b.n	8015996 <_printf_float+0xbe>
 8015b2c:	2301      	movs	r3, #1
 8015b2e:	464a      	mov	r2, r9
 8015b30:	4631      	mov	r1, r6
 8015b32:	4628      	mov	r0, r5
 8015b34:	47b8      	blx	r7
 8015b36:	3001      	adds	r0, #1
 8015b38:	f43f af2b 	beq.w	8015992 <_printf_float+0xba>
 8015b3c:	f108 0801 	add.w	r8, r8, #1
 8015b40:	e7e6      	b.n	8015b10 <_printf_float+0x238>
 8015b42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015b44:	2b00      	cmp	r3, #0
 8015b46:	dc2b      	bgt.n	8015ba0 <_printf_float+0x2c8>
 8015b48:	2301      	movs	r3, #1
 8015b4a:	4a26      	ldr	r2, [pc, #152]	; (8015be4 <_printf_float+0x30c>)
 8015b4c:	4631      	mov	r1, r6
 8015b4e:	4628      	mov	r0, r5
 8015b50:	47b8      	blx	r7
 8015b52:	3001      	adds	r0, #1
 8015b54:	f43f af1d 	beq.w	8015992 <_printf_float+0xba>
 8015b58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015b5a:	b923      	cbnz	r3, 8015b66 <_printf_float+0x28e>
 8015b5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015b5e:	b913      	cbnz	r3, 8015b66 <_printf_float+0x28e>
 8015b60:	6823      	ldr	r3, [r4, #0]
 8015b62:	07d9      	lsls	r1, r3, #31
 8015b64:	d5d8      	bpl.n	8015b18 <_printf_float+0x240>
 8015b66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015b6a:	4631      	mov	r1, r6
 8015b6c:	4628      	mov	r0, r5
 8015b6e:	47b8      	blx	r7
 8015b70:	3001      	adds	r0, #1
 8015b72:	f43f af0e 	beq.w	8015992 <_printf_float+0xba>
 8015b76:	f04f 0900 	mov.w	r9, #0
 8015b7a:	f104 0a1a 	add.w	sl, r4, #26
 8015b7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015b80:	425b      	negs	r3, r3
 8015b82:	454b      	cmp	r3, r9
 8015b84:	dc01      	bgt.n	8015b8a <_printf_float+0x2b2>
 8015b86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015b88:	e794      	b.n	8015ab4 <_printf_float+0x1dc>
 8015b8a:	2301      	movs	r3, #1
 8015b8c:	4652      	mov	r2, sl
 8015b8e:	4631      	mov	r1, r6
 8015b90:	4628      	mov	r0, r5
 8015b92:	47b8      	blx	r7
 8015b94:	3001      	adds	r0, #1
 8015b96:	f43f aefc 	beq.w	8015992 <_printf_float+0xba>
 8015b9a:	f109 0901 	add.w	r9, r9, #1
 8015b9e:	e7ee      	b.n	8015b7e <_printf_float+0x2a6>
 8015ba0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015ba2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015ba4:	429a      	cmp	r2, r3
 8015ba6:	bfa8      	it	ge
 8015ba8:	461a      	movge	r2, r3
 8015baa:	2a00      	cmp	r2, #0
 8015bac:	4691      	mov	r9, r2
 8015bae:	dd07      	ble.n	8015bc0 <_printf_float+0x2e8>
 8015bb0:	4613      	mov	r3, r2
 8015bb2:	4631      	mov	r1, r6
 8015bb4:	4642      	mov	r2, r8
 8015bb6:	4628      	mov	r0, r5
 8015bb8:	47b8      	blx	r7
 8015bba:	3001      	adds	r0, #1
 8015bbc:	f43f aee9 	beq.w	8015992 <_printf_float+0xba>
 8015bc0:	f104 031a 	add.w	r3, r4, #26
 8015bc4:	f04f 0b00 	mov.w	fp, #0
 8015bc8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015bcc:	9306      	str	r3, [sp, #24]
 8015bce:	e015      	b.n	8015bfc <_printf_float+0x324>
 8015bd0:	7fefffff 	.word	0x7fefffff
 8015bd4:	0801aa98 	.word	0x0801aa98
 8015bd8:	0801aa94 	.word	0x0801aa94
 8015bdc:	0801aaa0 	.word	0x0801aaa0
 8015be0:	0801aa9c 	.word	0x0801aa9c
 8015be4:	0801acc3 	.word	0x0801acc3
 8015be8:	2301      	movs	r3, #1
 8015bea:	9a06      	ldr	r2, [sp, #24]
 8015bec:	4631      	mov	r1, r6
 8015bee:	4628      	mov	r0, r5
 8015bf0:	47b8      	blx	r7
 8015bf2:	3001      	adds	r0, #1
 8015bf4:	f43f aecd 	beq.w	8015992 <_printf_float+0xba>
 8015bf8:	f10b 0b01 	add.w	fp, fp, #1
 8015bfc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8015c00:	ebaa 0309 	sub.w	r3, sl, r9
 8015c04:	455b      	cmp	r3, fp
 8015c06:	dcef      	bgt.n	8015be8 <_printf_float+0x310>
 8015c08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015c0c:	429a      	cmp	r2, r3
 8015c0e:	44d0      	add	r8, sl
 8015c10:	db15      	blt.n	8015c3e <_printf_float+0x366>
 8015c12:	6823      	ldr	r3, [r4, #0]
 8015c14:	07da      	lsls	r2, r3, #31
 8015c16:	d412      	bmi.n	8015c3e <_printf_float+0x366>
 8015c18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015c1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015c1c:	eba3 020a 	sub.w	r2, r3, sl
 8015c20:	eba3 0a01 	sub.w	sl, r3, r1
 8015c24:	4592      	cmp	sl, r2
 8015c26:	bfa8      	it	ge
 8015c28:	4692      	movge	sl, r2
 8015c2a:	f1ba 0f00 	cmp.w	sl, #0
 8015c2e:	dc0e      	bgt.n	8015c4e <_printf_float+0x376>
 8015c30:	f04f 0800 	mov.w	r8, #0
 8015c34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015c38:	f104 091a 	add.w	r9, r4, #26
 8015c3c:	e019      	b.n	8015c72 <_printf_float+0x39a>
 8015c3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015c42:	4631      	mov	r1, r6
 8015c44:	4628      	mov	r0, r5
 8015c46:	47b8      	blx	r7
 8015c48:	3001      	adds	r0, #1
 8015c4a:	d1e5      	bne.n	8015c18 <_printf_float+0x340>
 8015c4c:	e6a1      	b.n	8015992 <_printf_float+0xba>
 8015c4e:	4653      	mov	r3, sl
 8015c50:	4642      	mov	r2, r8
 8015c52:	4631      	mov	r1, r6
 8015c54:	4628      	mov	r0, r5
 8015c56:	47b8      	blx	r7
 8015c58:	3001      	adds	r0, #1
 8015c5a:	d1e9      	bne.n	8015c30 <_printf_float+0x358>
 8015c5c:	e699      	b.n	8015992 <_printf_float+0xba>
 8015c5e:	2301      	movs	r3, #1
 8015c60:	464a      	mov	r2, r9
 8015c62:	4631      	mov	r1, r6
 8015c64:	4628      	mov	r0, r5
 8015c66:	47b8      	blx	r7
 8015c68:	3001      	adds	r0, #1
 8015c6a:	f43f ae92 	beq.w	8015992 <_printf_float+0xba>
 8015c6e:	f108 0801 	add.w	r8, r8, #1
 8015c72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015c76:	1a9b      	subs	r3, r3, r2
 8015c78:	eba3 030a 	sub.w	r3, r3, sl
 8015c7c:	4543      	cmp	r3, r8
 8015c7e:	dcee      	bgt.n	8015c5e <_printf_float+0x386>
 8015c80:	e74a      	b.n	8015b18 <_printf_float+0x240>
 8015c82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015c84:	2a01      	cmp	r2, #1
 8015c86:	dc01      	bgt.n	8015c8c <_printf_float+0x3b4>
 8015c88:	07db      	lsls	r3, r3, #31
 8015c8a:	d53a      	bpl.n	8015d02 <_printf_float+0x42a>
 8015c8c:	2301      	movs	r3, #1
 8015c8e:	4642      	mov	r2, r8
 8015c90:	4631      	mov	r1, r6
 8015c92:	4628      	mov	r0, r5
 8015c94:	47b8      	blx	r7
 8015c96:	3001      	adds	r0, #1
 8015c98:	f43f ae7b 	beq.w	8015992 <_printf_float+0xba>
 8015c9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015ca0:	4631      	mov	r1, r6
 8015ca2:	4628      	mov	r0, r5
 8015ca4:	47b8      	blx	r7
 8015ca6:	3001      	adds	r0, #1
 8015ca8:	f108 0801 	add.w	r8, r8, #1
 8015cac:	f43f ae71 	beq.w	8015992 <_printf_float+0xba>
 8015cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015cb2:	2200      	movs	r2, #0
 8015cb4:	f103 3aff 	add.w	sl, r3, #4294967295
 8015cb8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015cbc:	2300      	movs	r3, #0
 8015cbe:	f7f2 fe3b 	bl	8008938 <__aeabi_dcmpeq>
 8015cc2:	b9c8      	cbnz	r0, 8015cf8 <_printf_float+0x420>
 8015cc4:	4653      	mov	r3, sl
 8015cc6:	4642      	mov	r2, r8
 8015cc8:	4631      	mov	r1, r6
 8015cca:	4628      	mov	r0, r5
 8015ccc:	47b8      	blx	r7
 8015cce:	3001      	adds	r0, #1
 8015cd0:	d10e      	bne.n	8015cf0 <_printf_float+0x418>
 8015cd2:	e65e      	b.n	8015992 <_printf_float+0xba>
 8015cd4:	2301      	movs	r3, #1
 8015cd6:	4652      	mov	r2, sl
 8015cd8:	4631      	mov	r1, r6
 8015cda:	4628      	mov	r0, r5
 8015cdc:	47b8      	blx	r7
 8015cde:	3001      	adds	r0, #1
 8015ce0:	f43f ae57 	beq.w	8015992 <_printf_float+0xba>
 8015ce4:	f108 0801 	add.w	r8, r8, #1
 8015ce8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015cea:	3b01      	subs	r3, #1
 8015cec:	4543      	cmp	r3, r8
 8015cee:	dcf1      	bgt.n	8015cd4 <_printf_float+0x3fc>
 8015cf0:	464b      	mov	r3, r9
 8015cf2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8015cf6:	e6de      	b.n	8015ab6 <_printf_float+0x1de>
 8015cf8:	f04f 0800 	mov.w	r8, #0
 8015cfc:	f104 0a1a 	add.w	sl, r4, #26
 8015d00:	e7f2      	b.n	8015ce8 <_printf_float+0x410>
 8015d02:	2301      	movs	r3, #1
 8015d04:	e7df      	b.n	8015cc6 <_printf_float+0x3ee>
 8015d06:	2301      	movs	r3, #1
 8015d08:	464a      	mov	r2, r9
 8015d0a:	4631      	mov	r1, r6
 8015d0c:	4628      	mov	r0, r5
 8015d0e:	47b8      	blx	r7
 8015d10:	3001      	adds	r0, #1
 8015d12:	f43f ae3e 	beq.w	8015992 <_printf_float+0xba>
 8015d16:	f108 0801 	add.w	r8, r8, #1
 8015d1a:	68e3      	ldr	r3, [r4, #12]
 8015d1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015d1e:	1a9b      	subs	r3, r3, r2
 8015d20:	4543      	cmp	r3, r8
 8015d22:	dcf0      	bgt.n	8015d06 <_printf_float+0x42e>
 8015d24:	e6fc      	b.n	8015b20 <_printf_float+0x248>
 8015d26:	f04f 0800 	mov.w	r8, #0
 8015d2a:	f104 0919 	add.w	r9, r4, #25
 8015d2e:	e7f4      	b.n	8015d1a <_printf_float+0x442>
 8015d30:	2900      	cmp	r1, #0
 8015d32:	f43f ae8b 	beq.w	8015a4c <_printf_float+0x174>
 8015d36:	2300      	movs	r3, #0
 8015d38:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8015d3c:	ab09      	add	r3, sp, #36	; 0x24
 8015d3e:	9300      	str	r3, [sp, #0]
 8015d40:	ec49 8b10 	vmov	d0, r8, r9
 8015d44:	6022      	str	r2, [r4, #0]
 8015d46:	f8cd a004 	str.w	sl, [sp, #4]
 8015d4a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8015d4e:	4628      	mov	r0, r5
 8015d50:	f7ff fd2d 	bl	80157ae <__cvt>
 8015d54:	4680      	mov	r8, r0
 8015d56:	e648      	b.n	80159ea <_printf_float+0x112>

08015d58 <_printf_common>:
 8015d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d5c:	4691      	mov	r9, r2
 8015d5e:	461f      	mov	r7, r3
 8015d60:	688a      	ldr	r2, [r1, #8]
 8015d62:	690b      	ldr	r3, [r1, #16]
 8015d64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8015d68:	4293      	cmp	r3, r2
 8015d6a:	bfb8      	it	lt
 8015d6c:	4613      	movlt	r3, r2
 8015d6e:	f8c9 3000 	str.w	r3, [r9]
 8015d72:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8015d76:	4606      	mov	r6, r0
 8015d78:	460c      	mov	r4, r1
 8015d7a:	b112      	cbz	r2, 8015d82 <_printf_common+0x2a>
 8015d7c:	3301      	adds	r3, #1
 8015d7e:	f8c9 3000 	str.w	r3, [r9]
 8015d82:	6823      	ldr	r3, [r4, #0]
 8015d84:	0699      	lsls	r1, r3, #26
 8015d86:	bf42      	ittt	mi
 8015d88:	f8d9 3000 	ldrmi.w	r3, [r9]
 8015d8c:	3302      	addmi	r3, #2
 8015d8e:	f8c9 3000 	strmi.w	r3, [r9]
 8015d92:	6825      	ldr	r5, [r4, #0]
 8015d94:	f015 0506 	ands.w	r5, r5, #6
 8015d98:	d107      	bne.n	8015daa <_printf_common+0x52>
 8015d9a:	f104 0a19 	add.w	sl, r4, #25
 8015d9e:	68e3      	ldr	r3, [r4, #12]
 8015da0:	f8d9 2000 	ldr.w	r2, [r9]
 8015da4:	1a9b      	subs	r3, r3, r2
 8015da6:	42ab      	cmp	r3, r5
 8015da8:	dc28      	bgt.n	8015dfc <_printf_common+0xa4>
 8015daa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8015dae:	6822      	ldr	r2, [r4, #0]
 8015db0:	3300      	adds	r3, #0
 8015db2:	bf18      	it	ne
 8015db4:	2301      	movne	r3, #1
 8015db6:	0692      	lsls	r2, r2, #26
 8015db8:	d42d      	bmi.n	8015e16 <_printf_common+0xbe>
 8015dba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8015dbe:	4639      	mov	r1, r7
 8015dc0:	4630      	mov	r0, r6
 8015dc2:	47c0      	blx	r8
 8015dc4:	3001      	adds	r0, #1
 8015dc6:	d020      	beq.n	8015e0a <_printf_common+0xb2>
 8015dc8:	6823      	ldr	r3, [r4, #0]
 8015dca:	68e5      	ldr	r5, [r4, #12]
 8015dcc:	f8d9 2000 	ldr.w	r2, [r9]
 8015dd0:	f003 0306 	and.w	r3, r3, #6
 8015dd4:	2b04      	cmp	r3, #4
 8015dd6:	bf08      	it	eq
 8015dd8:	1aad      	subeq	r5, r5, r2
 8015dda:	68a3      	ldr	r3, [r4, #8]
 8015ddc:	6922      	ldr	r2, [r4, #16]
 8015dde:	bf0c      	ite	eq
 8015de0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015de4:	2500      	movne	r5, #0
 8015de6:	4293      	cmp	r3, r2
 8015de8:	bfc4      	itt	gt
 8015dea:	1a9b      	subgt	r3, r3, r2
 8015dec:	18ed      	addgt	r5, r5, r3
 8015dee:	f04f 0900 	mov.w	r9, #0
 8015df2:	341a      	adds	r4, #26
 8015df4:	454d      	cmp	r5, r9
 8015df6:	d11a      	bne.n	8015e2e <_printf_common+0xd6>
 8015df8:	2000      	movs	r0, #0
 8015dfa:	e008      	b.n	8015e0e <_printf_common+0xb6>
 8015dfc:	2301      	movs	r3, #1
 8015dfe:	4652      	mov	r2, sl
 8015e00:	4639      	mov	r1, r7
 8015e02:	4630      	mov	r0, r6
 8015e04:	47c0      	blx	r8
 8015e06:	3001      	adds	r0, #1
 8015e08:	d103      	bne.n	8015e12 <_printf_common+0xba>
 8015e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8015e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e12:	3501      	adds	r5, #1
 8015e14:	e7c3      	b.n	8015d9e <_printf_common+0x46>
 8015e16:	18e1      	adds	r1, r4, r3
 8015e18:	1c5a      	adds	r2, r3, #1
 8015e1a:	2030      	movs	r0, #48	; 0x30
 8015e1c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015e20:	4422      	add	r2, r4
 8015e22:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8015e26:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015e2a:	3302      	adds	r3, #2
 8015e2c:	e7c5      	b.n	8015dba <_printf_common+0x62>
 8015e2e:	2301      	movs	r3, #1
 8015e30:	4622      	mov	r2, r4
 8015e32:	4639      	mov	r1, r7
 8015e34:	4630      	mov	r0, r6
 8015e36:	47c0      	blx	r8
 8015e38:	3001      	adds	r0, #1
 8015e3a:	d0e6      	beq.n	8015e0a <_printf_common+0xb2>
 8015e3c:	f109 0901 	add.w	r9, r9, #1
 8015e40:	e7d8      	b.n	8015df4 <_printf_common+0x9c>
	...

08015e44 <_printf_i>:
 8015e44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015e48:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8015e4c:	460c      	mov	r4, r1
 8015e4e:	7e09      	ldrb	r1, [r1, #24]
 8015e50:	b085      	sub	sp, #20
 8015e52:	296e      	cmp	r1, #110	; 0x6e
 8015e54:	4617      	mov	r7, r2
 8015e56:	4606      	mov	r6, r0
 8015e58:	4698      	mov	r8, r3
 8015e5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015e5c:	f000 80b3 	beq.w	8015fc6 <_printf_i+0x182>
 8015e60:	d822      	bhi.n	8015ea8 <_printf_i+0x64>
 8015e62:	2963      	cmp	r1, #99	; 0x63
 8015e64:	d036      	beq.n	8015ed4 <_printf_i+0x90>
 8015e66:	d80a      	bhi.n	8015e7e <_printf_i+0x3a>
 8015e68:	2900      	cmp	r1, #0
 8015e6a:	f000 80b9 	beq.w	8015fe0 <_printf_i+0x19c>
 8015e6e:	2958      	cmp	r1, #88	; 0x58
 8015e70:	f000 8083 	beq.w	8015f7a <_printf_i+0x136>
 8015e74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015e78:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8015e7c:	e032      	b.n	8015ee4 <_printf_i+0xa0>
 8015e7e:	2964      	cmp	r1, #100	; 0x64
 8015e80:	d001      	beq.n	8015e86 <_printf_i+0x42>
 8015e82:	2969      	cmp	r1, #105	; 0x69
 8015e84:	d1f6      	bne.n	8015e74 <_printf_i+0x30>
 8015e86:	6820      	ldr	r0, [r4, #0]
 8015e88:	6813      	ldr	r3, [r2, #0]
 8015e8a:	0605      	lsls	r5, r0, #24
 8015e8c:	f103 0104 	add.w	r1, r3, #4
 8015e90:	d52a      	bpl.n	8015ee8 <_printf_i+0xa4>
 8015e92:	681b      	ldr	r3, [r3, #0]
 8015e94:	6011      	str	r1, [r2, #0]
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	da03      	bge.n	8015ea2 <_printf_i+0x5e>
 8015e9a:	222d      	movs	r2, #45	; 0x2d
 8015e9c:	425b      	negs	r3, r3
 8015e9e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8015ea2:	486f      	ldr	r0, [pc, #444]	; (8016060 <_printf_i+0x21c>)
 8015ea4:	220a      	movs	r2, #10
 8015ea6:	e039      	b.n	8015f1c <_printf_i+0xd8>
 8015ea8:	2973      	cmp	r1, #115	; 0x73
 8015eaa:	f000 809d 	beq.w	8015fe8 <_printf_i+0x1a4>
 8015eae:	d808      	bhi.n	8015ec2 <_printf_i+0x7e>
 8015eb0:	296f      	cmp	r1, #111	; 0x6f
 8015eb2:	d020      	beq.n	8015ef6 <_printf_i+0xb2>
 8015eb4:	2970      	cmp	r1, #112	; 0x70
 8015eb6:	d1dd      	bne.n	8015e74 <_printf_i+0x30>
 8015eb8:	6823      	ldr	r3, [r4, #0]
 8015eba:	f043 0320 	orr.w	r3, r3, #32
 8015ebe:	6023      	str	r3, [r4, #0]
 8015ec0:	e003      	b.n	8015eca <_printf_i+0x86>
 8015ec2:	2975      	cmp	r1, #117	; 0x75
 8015ec4:	d017      	beq.n	8015ef6 <_printf_i+0xb2>
 8015ec6:	2978      	cmp	r1, #120	; 0x78
 8015ec8:	d1d4      	bne.n	8015e74 <_printf_i+0x30>
 8015eca:	2378      	movs	r3, #120	; 0x78
 8015ecc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015ed0:	4864      	ldr	r0, [pc, #400]	; (8016064 <_printf_i+0x220>)
 8015ed2:	e055      	b.n	8015f80 <_printf_i+0x13c>
 8015ed4:	6813      	ldr	r3, [r2, #0]
 8015ed6:	1d19      	adds	r1, r3, #4
 8015ed8:	681b      	ldr	r3, [r3, #0]
 8015eda:	6011      	str	r1, [r2, #0]
 8015edc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015ee0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015ee4:	2301      	movs	r3, #1
 8015ee6:	e08c      	b.n	8016002 <_printf_i+0x1be>
 8015ee8:	681b      	ldr	r3, [r3, #0]
 8015eea:	6011      	str	r1, [r2, #0]
 8015eec:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015ef0:	bf18      	it	ne
 8015ef2:	b21b      	sxthne	r3, r3
 8015ef4:	e7cf      	b.n	8015e96 <_printf_i+0x52>
 8015ef6:	6813      	ldr	r3, [r2, #0]
 8015ef8:	6825      	ldr	r5, [r4, #0]
 8015efa:	1d18      	adds	r0, r3, #4
 8015efc:	6010      	str	r0, [r2, #0]
 8015efe:	0628      	lsls	r0, r5, #24
 8015f00:	d501      	bpl.n	8015f06 <_printf_i+0xc2>
 8015f02:	681b      	ldr	r3, [r3, #0]
 8015f04:	e002      	b.n	8015f0c <_printf_i+0xc8>
 8015f06:	0668      	lsls	r0, r5, #25
 8015f08:	d5fb      	bpl.n	8015f02 <_printf_i+0xbe>
 8015f0a:	881b      	ldrh	r3, [r3, #0]
 8015f0c:	4854      	ldr	r0, [pc, #336]	; (8016060 <_printf_i+0x21c>)
 8015f0e:	296f      	cmp	r1, #111	; 0x6f
 8015f10:	bf14      	ite	ne
 8015f12:	220a      	movne	r2, #10
 8015f14:	2208      	moveq	r2, #8
 8015f16:	2100      	movs	r1, #0
 8015f18:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015f1c:	6865      	ldr	r5, [r4, #4]
 8015f1e:	60a5      	str	r5, [r4, #8]
 8015f20:	2d00      	cmp	r5, #0
 8015f22:	f2c0 8095 	blt.w	8016050 <_printf_i+0x20c>
 8015f26:	6821      	ldr	r1, [r4, #0]
 8015f28:	f021 0104 	bic.w	r1, r1, #4
 8015f2c:	6021      	str	r1, [r4, #0]
 8015f2e:	2b00      	cmp	r3, #0
 8015f30:	d13d      	bne.n	8015fae <_printf_i+0x16a>
 8015f32:	2d00      	cmp	r5, #0
 8015f34:	f040 808e 	bne.w	8016054 <_printf_i+0x210>
 8015f38:	4665      	mov	r5, ip
 8015f3a:	2a08      	cmp	r2, #8
 8015f3c:	d10b      	bne.n	8015f56 <_printf_i+0x112>
 8015f3e:	6823      	ldr	r3, [r4, #0]
 8015f40:	07db      	lsls	r3, r3, #31
 8015f42:	d508      	bpl.n	8015f56 <_printf_i+0x112>
 8015f44:	6923      	ldr	r3, [r4, #16]
 8015f46:	6862      	ldr	r2, [r4, #4]
 8015f48:	429a      	cmp	r2, r3
 8015f4a:	bfde      	ittt	le
 8015f4c:	2330      	movle	r3, #48	; 0x30
 8015f4e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8015f52:	f105 35ff 	addle.w	r5, r5, #4294967295
 8015f56:	ebac 0305 	sub.w	r3, ip, r5
 8015f5a:	6123      	str	r3, [r4, #16]
 8015f5c:	f8cd 8000 	str.w	r8, [sp]
 8015f60:	463b      	mov	r3, r7
 8015f62:	aa03      	add	r2, sp, #12
 8015f64:	4621      	mov	r1, r4
 8015f66:	4630      	mov	r0, r6
 8015f68:	f7ff fef6 	bl	8015d58 <_printf_common>
 8015f6c:	3001      	adds	r0, #1
 8015f6e:	d14d      	bne.n	801600c <_printf_i+0x1c8>
 8015f70:	f04f 30ff 	mov.w	r0, #4294967295
 8015f74:	b005      	add	sp, #20
 8015f76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015f7a:	4839      	ldr	r0, [pc, #228]	; (8016060 <_printf_i+0x21c>)
 8015f7c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8015f80:	6813      	ldr	r3, [r2, #0]
 8015f82:	6821      	ldr	r1, [r4, #0]
 8015f84:	1d1d      	adds	r5, r3, #4
 8015f86:	681b      	ldr	r3, [r3, #0]
 8015f88:	6015      	str	r5, [r2, #0]
 8015f8a:	060a      	lsls	r2, r1, #24
 8015f8c:	d50b      	bpl.n	8015fa6 <_printf_i+0x162>
 8015f8e:	07ca      	lsls	r2, r1, #31
 8015f90:	bf44      	itt	mi
 8015f92:	f041 0120 	orrmi.w	r1, r1, #32
 8015f96:	6021      	strmi	r1, [r4, #0]
 8015f98:	b91b      	cbnz	r3, 8015fa2 <_printf_i+0x15e>
 8015f9a:	6822      	ldr	r2, [r4, #0]
 8015f9c:	f022 0220 	bic.w	r2, r2, #32
 8015fa0:	6022      	str	r2, [r4, #0]
 8015fa2:	2210      	movs	r2, #16
 8015fa4:	e7b7      	b.n	8015f16 <_printf_i+0xd2>
 8015fa6:	064d      	lsls	r5, r1, #25
 8015fa8:	bf48      	it	mi
 8015faa:	b29b      	uxthmi	r3, r3
 8015fac:	e7ef      	b.n	8015f8e <_printf_i+0x14a>
 8015fae:	4665      	mov	r5, ip
 8015fb0:	fbb3 f1f2 	udiv	r1, r3, r2
 8015fb4:	fb02 3311 	mls	r3, r2, r1, r3
 8015fb8:	5cc3      	ldrb	r3, [r0, r3]
 8015fba:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8015fbe:	460b      	mov	r3, r1
 8015fc0:	2900      	cmp	r1, #0
 8015fc2:	d1f5      	bne.n	8015fb0 <_printf_i+0x16c>
 8015fc4:	e7b9      	b.n	8015f3a <_printf_i+0xf6>
 8015fc6:	6813      	ldr	r3, [r2, #0]
 8015fc8:	6825      	ldr	r5, [r4, #0]
 8015fca:	6961      	ldr	r1, [r4, #20]
 8015fcc:	1d18      	adds	r0, r3, #4
 8015fce:	6010      	str	r0, [r2, #0]
 8015fd0:	0628      	lsls	r0, r5, #24
 8015fd2:	681b      	ldr	r3, [r3, #0]
 8015fd4:	d501      	bpl.n	8015fda <_printf_i+0x196>
 8015fd6:	6019      	str	r1, [r3, #0]
 8015fd8:	e002      	b.n	8015fe0 <_printf_i+0x19c>
 8015fda:	066a      	lsls	r2, r5, #25
 8015fdc:	d5fb      	bpl.n	8015fd6 <_printf_i+0x192>
 8015fde:	8019      	strh	r1, [r3, #0]
 8015fe0:	2300      	movs	r3, #0
 8015fe2:	6123      	str	r3, [r4, #16]
 8015fe4:	4665      	mov	r5, ip
 8015fe6:	e7b9      	b.n	8015f5c <_printf_i+0x118>
 8015fe8:	6813      	ldr	r3, [r2, #0]
 8015fea:	1d19      	adds	r1, r3, #4
 8015fec:	6011      	str	r1, [r2, #0]
 8015fee:	681d      	ldr	r5, [r3, #0]
 8015ff0:	6862      	ldr	r2, [r4, #4]
 8015ff2:	2100      	movs	r1, #0
 8015ff4:	4628      	mov	r0, r5
 8015ff6:	f7f2 f82b 	bl	8008050 <memchr>
 8015ffa:	b108      	cbz	r0, 8016000 <_printf_i+0x1bc>
 8015ffc:	1b40      	subs	r0, r0, r5
 8015ffe:	6060      	str	r0, [r4, #4]
 8016000:	6863      	ldr	r3, [r4, #4]
 8016002:	6123      	str	r3, [r4, #16]
 8016004:	2300      	movs	r3, #0
 8016006:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801600a:	e7a7      	b.n	8015f5c <_printf_i+0x118>
 801600c:	6923      	ldr	r3, [r4, #16]
 801600e:	462a      	mov	r2, r5
 8016010:	4639      	mov	r1, r7
 8016012:	4630      	mov	r0, r6
 8016014:	47c0      	blx	r8
 8016016:	3001      	adds	r0, #1
 8016018:	d0aa      	beq.n	8015f70 <_printf_i+0x12c>
 801601a:	6823      	ldr	r3, [r4, #0]
 801601c:	079b      	lsls	r3, r3, #30
 801601e:	d413      	bmi.n	8016048 <_printf_i+0x204>
 8016020:	68e0      	ldr	r0, [r4, #12]
 8016022:	9b03      	ldr	r3, [sp, #12]
 8016024:	4298      	cmp	r0, r3
 8016026:	bfb8      	it	lt
 8016028:	4618      	movlt	r0, r3
 801602a:	e7a3      	b.n	8015f74 <_printf_i+0x130>
 801602c:	2301      	movs	r3, #1
 801602e:	464a      	mov	r2, r9
 8016030:	4639      	mov	r1, r7
 8016032:	4630      	mov	r0, r6
 8016034:	47c0      	blx	r8
 8016036:	3001      	adds	r0, #1
 8016038:	d09a      	beq.n	8015f70 <_printf_i+0x12c>
 801603a:	3501      	adds	r5, #1
 801603c:	68e3      	ldr	r3, [r4, #12]
 801603e:	9a03      	ldr	r2, [sp, #12]
 8016040:	1a9b      	subs	r3, r3, r2
 8016042:	42ab      	cmp	r3, r5
 8016044:	dcf2      	bgt.n	801602c <_printf_i+0x1e8>
 8016046:	e7eb      	b.n	8016020 <_printf_i+0x1dc>
 8016048:	2500      	movs	r5, #0
 801604a:	f104 0919 	add.w	r9, r4, #25
 801604e:	e7f5      	b.n	801603c <_printf_i+0x1f8>
 8016050:	2b00      	cmp	r3, #0
 8016052:	d1ac      	bne.n	8015fae <_printf_i+0x16a>
 8016054:	7803      	ldrb	r3, [r0, #0]
 8016056:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801605a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801605e:	e76c      	b.n	8015f3a <_printf_i+0xf6>
 8016060:	0801aaa4 	.word	0x0801aaa4
 8016064:	0801aab5 	.word	0x0801aab5

08016068 <_scanf_float>:
 8016068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801606c:	469a      	mov	sl, r3
 801606e:	688b      	ldr	r3, [r1, #8]
 8016070:	4616      	mov	r6, r2
 8016072:	1e5a      	subs	r2, r3, #1
 8016074:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8016078:	b087      	sub	sp, #28
 801607a:	bf83      	ittte	hi
 801607c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8016080:	189b      	addhi	r3, r3, r2
 8016082:	9301      	strhi	r3, [sp, #4]
 8016084:	2300      	movls	r3, #0
 8016086:	bf86      	itte	hi
 8016088:	f240 135d 	movwhi	r3, #349	; 0x15d
 801608c:	608b      	strhi	r3, [r1, #8]
 801608e:	9301      	strls	r3, [sp, #4]
 8016090:	680b      	ldr	r3, [r1, #0]
 8016092:	4688      	mov	r8, r1
 8016094:	f04f 0b00 	mov.w	fp, #0
 8016098:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801609c:	f848 3b1c 	str.w	r3, [r8], #28
 80160a0:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80160a4:	4607      	mov	r7, r0
 80160a6:	460c      	mov	r4, r1
 80160a8:	4645      	mov	r5, r8
 80160aa:	465a      	mov	r2, fp
 80160ac:	46d9      	mov	r9, fp
 80160ae:	f8cd b008 	str.w	fp, [sp, #8]
 80160b2:	68a1      	ldr	r1, [r4, #8]
 80160b4:	b181      	cbz	r1, 80160d8 <_scanf_float+0x70>
 80160b6:	6833      	ldr	r3, [r6, #0]
 80160b8:	781b      	ldrb	r3, [r3, #0]
 80160ba:	2b49      	cmp	r3, #73	; 0x49
 80160bc:	d071      	beq.n	80161a2 <_scanf_float+0x13a>
 80160be:	d84d      	bhi.n	801615c <_scanf_float+0xf4>
 80160c0:	2b39      	cmp	r3, #57	; 0x39
 80160c2:	d840      	bhi.n	8016146 <_scanf_float+0xde>
 80160c4:	2b31      	cmp	r3, #49	; 0x31
 80160c6:	f080 8088 	bcs.w	80161da <_scanf_float+0x172>
 80160ca:	2b2d      	cmp	r3, #45	; 0x2d
 80160cc:	f000 8090 	beq.w	80161f0 <_scanf_float+0x188>
 80160d0:	d815      	bhi.n	80160fe <_scanf_float+0x96>
 80160d2:	2b2b      	cmp	r3, #43	; 0x2b
 80160d4:	f000 808c 	beq.w	80161f0 <_scanf_float+0x188>
 80160d8:	f1b9 0f00 	cmp.w	r9, #0
 80160dc:	d003      	beq.n	80160e6 <_scanf_float+0x7e>
 80160de:	6823      	ldr	r3, [r4, #0]
 80160e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80160e4:	6023      	str	r3, [r4, #0]
 80160e6:	3a01      	subs	r2, #1
 80160e8:	2a01      	cmp	r2, #1
 80160ea:	f200 80ea 	bhi.w	80162c2 <_scanf_float+0x25a>
 80160ee:	4545      	cmp	r5, r8
 80160f0:	f200 80dc 	bhi.w	80162ac <_scanf_float+0x244>
 80160f4:	2601      	movs	r6, #1
 80160f6:	4630      	mov	r0, r6
 80160f8:	b007      	add	sp, #28
 80160fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80160fe:	2b2e      	cmp	r3, #46	; 0x2e
 8016100:	f000 809f 	beq.w	8016242 <_scanf_float+0x1da>
 8016104:	2b30      	cmp	r3, #48	; 0x30
 8016106:	d1e7      	bne.n	80160d8 <_scanf_float+0x70>
 8016108:	6820      	ldr	r0, [r4, #0]
 801610a:	f410 7f80 	tst.w	r0, #256	; 0x100
 801610e:	d064      	beq.n	80161da <_scanf_float+0x172>
 8016110:	9b01      	ldr	r3, [sp, #4]
 8016112:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8016116:	6020      	str	r0, [r4, #0]
 8016118:	f109 0901 	add.w	r9, r9, #1
 801611c:	b11b      	cbz	r3, 8016126 <_scanf_float+0xbe>
 801611e:	3b01      	subs	r3, #1
 8016120:	3101      	adds	r1, #1
 8016122:	9301      	str	r3, [sp, #4]
 8016124:	60a1      	str	r1, [r4, #8]
 8016126:	68a3      	ldr	r3, [r4, #8]
 8016128:	3b01      	subs	r3, #1
 801612a:	60a3      	str	r3, [r4, #8]
 801612c:	6923      	ldr	r3, [r4, #16]
 801612e:	3301      	adds	r3, #1
 8016130:	6123      	str	r3, [r4, #16]
 8016132:	6873      	ldr	r3, [r6, #4]
 8016134:	3b01      	subs	r3, #1
 8016136:	2b00      	cmp	r3, #0
 8016138:	6073      	str	r3, [r6, #4]
 801613a:	f340 80ac 	ble.w	8016296 <_scanf_float+0x22e>
 801613e:	6833      	ldr	r3, [r6, #0]
 8016140:	3301      	adds	r3, #1
 8016142:	6033      	str	r3, [r6, #0]
 8016144:	e7b5      	b.n	80160b2 <_scanf_float+0x4a>
 8016146:	2b45      	cmp	r3, #69	; 0x45
 8016148:	f000 8085 	beq.w	8016256 <_scanf_float+0x1ee>
 801614c:	2b46      	cmp	r3, #70	; 0x46
 801614e:	d06a      	beq.n	8016226 <_scanf_float+0x1be>
 8016150:	2b41      	cmp	r3, #65	; 0x41
 8016152:	d1c1      	bne.n	80160d8 <_scanf_float+0x70>
 8016154:	2a01      	cmp	r2, #1
 8016156:	d1bf      	bne.n	80160d8 <_scanf_float+0x70>
 8016158:	2202      	movs	r2, #2
 801615a:	e046      	b.n	80161ea <_scanf_float+0x182>
 801615c:	2b65      	cmp	r3, #101	; 0x65
 801615e:	d07a      	beq.n	8016256 <_scanf_float+0x1ee>
 8016160:	d818      	bhi.n	8016194 <_scanf_float+0x12c>
 8016162:	2b54      	cmp	r3, #84	; 0x54
 8016164:	d066      	beq.n	8016234 <_scanf_float+0x1cc>
 8016166:	d811      	bhi.n	801618c <_scanf_float+0x124>
 8016168:	2b4e      	cmp	r3, #78	; 0x4e
 801616a:	d1b5      	bne.n	80160d8 <_scanf_float+0x70>
 801616c:	2a00      	cmp	r2, #0
 801616e:	d146      	bne.n	80161fe <_scanf_float+0x196>
 8016170:	f1b9 0f00 	cmp.w	r9, #0
 8016174:	d145      	bne.n	8016202 <_scanf_float+0x19a>
 8016176:	6821      	ldr	r1, [r4, #0]
 8016178:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801617c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8016180:	d13f      	bne.n	8016202 <_scanf_float+0x19a>
 8016182:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8016186:	6021      	str	r1, [r4, #0]
 8016188:	2201      	movs	r2, #1
 801618a:	e02e      	b.n	80161ea <_scanf_float+0x182>
 801618c:	2b59      	cmp	r3, #89	; 0x59
 801618e:	d01e      	beq.n	80161ce <_scanf_float+0x166>
 8016190:	2b61      	cmp	r3, #97	; 0x61
 8016192:	e7de      	b.n	8016152 <_scanf_float+0xea>
 8016194:	2b6e      	cmp	r3, #110	; 0x6e
 8016196:	d0e9      	beq.n	801616c <_scanf_float+0x104>
 8016198:	d815      	bhi.n	80161c6 <_scanf_float+0x15e>
 801619a:	2b66      	cmp	r3, #102	; 0x66
 801619c:	d043      	beq.n	8016226 <_scanf_float+0x1be>
 801619e:	2b69      	cmp	r3, #105	; 0x69
 80161a0:	d19a      	bne.n	80160d8 <_scanf_float+0x70>
 80161a2:	f1bb 0f00 	cmp.w	fp, #0
 80161a6:	d138      	bne.n	801621a <_scanf_float+0x1b2>
 80161a8:	f1b9 0f00 	cmp.w	r9, #0
 80161ac:	d197      	bne.n	80160de <_scanf_float+0x76>
 80161ae:	6821      	ldr	r1, [r4, #0]
 80161b0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80161b4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80161b8:	d195      	bne.n	80160e6 <_scanf_float+0x7e>
 80161ba:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80161be:	6021      	str	r1, [r4, #0]
 80161c0:	f04f 0b01 	mov.w	fp, #1
 80161c4:	e011      	b.n	80161ea <_scanf_float+0x182>
 80161c6:	2b74      	cmp	r3, #116	; 0x74
 80161c8:	d034      	beq.n	8016234 <_scanf_float+0x1cc>
 80161ca:	2b79      	cmp	r3, #121	; 0x79
 80161cc:	d184      	bne.n	80160d8 <_scanf_float+0x70>
 80161ce:	f1bb 0f07 	cmp.w	fp, #7
 80161d2:	d181      	bne.n	80160d8 <_scanf_float+0x70>
 80161d4:	f04f 0b08 	mov.w	fp, #8
 80161d8:	e007      	b.n	80161ea <_scanf_float+0x182>
 80161da:	eb12 0f0b 	cmn.w	r2, fp
 80161de:	f47f af7b 	bne.w	80160d8 <_scanf_float+0x70>
 80161e2:	6821      	ldr	r1, [r4, #0]
 80161e4:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80161e8:	6021      	str	r1, [r4, #0]
 80161ea:	702b      	strb	r3, [r5, #0]
 80161ec:	3501      	adds	r5, #1
 80161ee:	e79a      	b.n	8016126 <_scanf_float+0xbe>
 80161f0:	6821      	ldr	r1, [r4, #0]
 80161f2:	0608      	lsls	r0, r1, #24
 80161f4:	f57f af70 	bpl.w	80160d8 <_scanf_float+0x70>
 80161f8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80161fc:	e7f4      	b.n	80161e8 <_scanf_float+0x180>
 80161fe:	2a02      	cmp	r2, #2
 8016200:	d047      	beq.n	8016292 <_scanf_float+0x22a>
 8016202:	f1bb 0f01 	cmp.w	fp, #1
 8016206:	d003      	beq.n	8016210 <_scanf_float+0x1a8>
 8016208:	f1bb 0f04 	cmp.w	fp, #4
 801620c:	f47f af64 	bne.w	80160d8 <_scanf_float+0x70>
 8016210:	f10b 0b01 	add.w	fp, fp, #1
 8016214:	fa5f fb8b 	uxtb.w	fp, fp
 8016218:	e7e7      	b.n	80161ea <_scanf_float+0x182>
 801621a:	f1bb 0f03 	cmp.w	fp, #3
 801621e:	d0f7      	beq.n	8016210 <_scanf_float+0x1a8>
 8016220:	f1bb 0f05 	cmp.w	fp, #5
 8016224:	e7f2      	b.n	801620c <_scanf_float+0x1a4>
 8016226:	f1bb 0f02 	cmp.w	fp, #2
 801622a:	f47f af55 	bne.w	80160d8 <_scanf_float+0x70>
 801622e:	f04f 0b03 	mov.w	fp, #3
 8016232:	e7da      	b.n	80161ea <_scanf_float+0x182>
 8016234:	f1bb 0f06 	cmp.w	fp, #6
 8016238:	f47f af4e 	bne.w	80160d8 <_scanf_float+0x70>
 801623c:	f04f 0b07 	mov.w	fp, #7
 8016240:	e7d3      	b.n	80161ea <_scanf_float+0x182>
 8016242:	6821      	ldr	r1, [r4, #0]
 8016244:	0588      	lsls	r0, r1, #22
 8016246:	f57f af47 	bpl.w	80160d8 <_scanf_float+0x70>
 801624a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 801624e:	6021      	str	r1, [r4, #0]
 8016250:	f8cd 9008 	str.w	r9, [sp, #8]
 8016254:	e7c9      	b.n	80161ea <_scanf_float+0x182>
 8016256:	6821      	ldr	r1, [r4, #0]
 8016258:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 801625c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8016260:	d006      	beq.n	8016270 <_scanf_float+0x208>
 8016262:	0548      	lsls	r0, r1, #21
 8016264:	f57f af38 	bpl.w	80160d8 <_scanf_float+0x70>
 8016268:	f1b9 0f00 	cmp.w	r9, #0
 801626c:	f43f af3b 	beq.w	80160e6 <_scanf_float+0x7e>
 8016270:	0588      	lsls	r0, r1, #22
 8016272:	bf58      	it	pl
 8016274:	9802      	ldrpl	r0, [sp, #8]
 8016276:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801627a:	bf58      	it	pl
 801627c:	eba9 0000 	subpl.w	r0, r9, r0
 8016280:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8016284:	bf58      	it	pl
 8016286:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 801628a:	6021      	str	r1, [r4, #0]
 801628c:	f04f 0900 	mov.w	r9, #0
 8016290:	e7ab      	b.n	80161ea <_scanf_float+0x182>
 8016292:	2203      	movs	r2, #3
 8016294:	e7a9      	b.n	80161ea <_scanf_float+0x182>
 8016296:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801629a:	9205      	str	r2, [sp, #20]
 801629c:	4631      	mov	r1, r6
 801629e:	4638      	mov	r0, r7
 80162a0:	4798      	blx	r3
 80162a2:	9a05      	ldr	r2, [sp, #20]
 80162a4:	2800      	cmp	r0, #0
 80162a6:	f43f af04 	beq.w	80160b2 <_scanf_float+0x4a>
 80162aa:	e715      	b.n	80160d8 <_scanf_float+0x70>
 80162ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80162b0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80162b4:	4632      	mov	r2, r6
 80162b6:	4638      	mov	r0, r7
 80162b8:	4798      	blx	r3
 80162ba:	6923      	ldr	r3, [r4, #16]
 80162bc:	3b01      	subs	r3, #1
 80162be:	6123      	str	r3, [r4, #16]
 80162c0:	e715      	b.n	80160ee <_scanf_float+0x86>
 80162c2:	f10b 33ff 	add.w	r3, fp, #4294967295
 80162c6:	2b06      	cmp	r3, #6
 80162c8:	d80a      	bhi.n	80162e0 <_scanf_float+0x278>
 80162ca:	f1bb 0f02 	cmp.w	fp, #2
 80162ce:	d968      	bls.n	80163a2 <_scanf_float+0x33a>
 80162d0:	f1ab 0b03 	sub.w	fp, fp, #3
 80162d4:	fa5f fb8b 	uxtb.w	fp, fp
 80162d8:	eba5 0b0b 	sub.w	fp, r5, fp
 80162dc:	455d      	cmp	r5, fp
 80162de:	d14b      	bne.n	8016378 <_scanf_float+0x310>
 80162e0:	6823      	ldr	r3, [r4, #0]
 80162e2:	05da      	lsls	r2, r3, #23
 80162e4:	d51f      	bpl.n	8016326 <_scanf_float+0x2be>
 80162e6:	055b      	lsls	r3, r3, #21
 80162e8:	d468      	bmi.n	80163bc <_scanf_float+0x354>
 80162ea:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80162ee:	6923      	ldr	r3, [r4, #16]
 80162f0:	2965      	cmp	r1, #101	; 0x65
 80162f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80162f6:	f105 3bff 	add.w	fp, r5, #4294967295
 80162fa:	6123      	str	r3, [r4, #16]
 80162fc:	d00d      	beq.n	801631a <_scanf_float+0x2b2>
 80162fe:	2945      	cmp	r1, #69	; 0x45
 8016300:	d00b      	beq.n	801631a <_scanf_float+0x2b2>
 8016302:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016306:	4632      	mov	r2, r6
 8016308:	4638      	mov	r0, r7
 801630a:	4798      	blx	r3
 801630c:	6923      	ldr	r3, [r4, #16]
 801630e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8016312:	3b01      	subs	r3, #1
 8016314:	f1a5 0b02 	sub.w	fp, r5, #2
 8016318:	6123      	str	r3, [r4, #16]
 801631a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801631e:	4632      	mov	r2, r6
 8016320:	4638      	mov	r0, r7
 8016322:	4798      	blx	r3
 8016324:	465d      	mov	r5, fp
 8016326:	6826      	ldr	r6, [r4, #0]
 8016328:	f016 0610 	ands.w	r6, r6, #16
 801632c:	d17a      	bne.n	8016424 <_scanf_float+0x3bc>
 801632e:	702e      	strb	r6, [r5, #0]
 8016330:	6823      	ldr	r3, [r4, #0]
 8016332:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8016336:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801633a:	d142      	bne.n	80163c2 <_scanf_float+0x35a>
 801633c:	9b02      	ldr	r3, [sp, #8]
 801633e:	eba9 0303 	sub.w	r3, r9, r3
 8016342:	425a      	negs	r2, r3
 8016344:	2b00      	cmp	r3, #0
 8016346:	d149      	bne.n	80163dc <_scanf_float+0x374>
 8016348:	2200      	movs	r2, #0
 801634a:	4641      	mov	r1, r8
 801634c:	4638      	mov	r0, r7
 801634e:	f000 ffef 	bl	8017330 <_strtod_r>
 8016352:	6825      	ldr	r5, [r4, #0]
 8016354:	f8da 3000 	ldr.w	r3, [sl]
 8016358:	f015 0f02 	tst.w	r5, #2
 801635c:	f103 0204 	add.w	r2, r3, #4
 8016360:	ec59 8b10 	vmov	r8, r9, d0
 8016364:	f8ca 2000 	str.w	r2, [sl]
 8016368:	d043      	beq.n	80163f2 <_scanf_float+0x38a>
 801636a:	681b      	ldr	r3, [r3, #0]
 801636c:	e9c3 8900 	strd	r8, r9, [r3]
 8016370:	68e3      	ldr	r3, [r4, #12]
 8016372:	3301      	adds	r3, #1
 8016374:	60e3      	str	r3, [r4, #12]
 8016376:	e6be      	b.n	80160f6 <_scanf_float+0x8e>
 8016378:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801637c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8016380:	4632      	mov	r2, r6
 8016382:	4638      	mov	r0, r7
 8016384:	4798      	blx	r3
 8016386:	6923      	ldr	r3, [r4, #16]
 8016388:	3b01      	subs	r3, #1
 801638a:	6123      	str	r3, [r4, #16]
 801638c:	e7a6      	b.n	80162dc <_scanf_float+0x274>
 801638e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016392:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8016396:	4632      	mov	r2, r6
 8016398:	4638      	mov	r0, r7
 801639a:	4798      	blx	r3
 801639c:	6923      	ldr	r3, [r4, #16]
 801639e:	3b01      	subs	r3, #1
 80163a0:	6123      	str	r3, [r4, #16]
 80163a2:	4545      	cmp	r5, r8
 80163a4:	d8f3      	bhi.n	801638e <_scanf_float+0x326>
 80163a6:	e6a5      	b.n	80160f4 <_scanf_float+0x8c>
 80163a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80163ac:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80163b0:	4632      	mov	r2, r6
 80163b2:	4638      	mov	r0, r7
 80163b4:	4798      	blx	r3
 80163b6:	6923      	ldr	r3, [r4, #16]
 80163b8:	3b01      	subs	r3, #1
 80163ba:	6123      	str	r3, [r4, #16]
 80163bc:	4545      	cmp	r5, r8
 80163be:	d8f3      	bhi.n	80163a8 <_scanf_float+0x340>
 80163c0:	e698      	b.n	80160f4 <_scanf_float+0x8c>
 80163c2:	9b03      	ldr	r3, [sp, #12]
 80163c4:	2b00      	cmp	r3, #0
 80163c6:	d0bf      	beq.n	8016348 <_scanf_float+0x2e0>
 80163c8:	9904      	ldr	r1, [sp, #16]
 80163ca:	230a      	movs	r3, #10
 80163cc:	4632      	mov	r2, r6
 80163ce:	3101      	adds	r1, #1
 80163d0:	4638      	mov	r0, r7
 80163d2:	f001 f839 	bl	8017448 <_strtol_r>
 80163d6:	9b03      	ldr	r3, [sp, #12]
 80163d8:	9d04      	ldr	r5, [sp, #16]
 80163da:	1ac2      	subs	r2, r0, r3
 80163dc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80163e0:	429d      	cmp	r5, r3
 80163e2:	bf28      	it	cs
 80163e4:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80163e8:	490f      	ldr	r1, [pc, #60]	; (8016428 <_scanf_float+0x3c0>)
 80163ea:	4628      	mov	r0, r5
 80163ec:	f000 f96e 	bl	80166cc <siprintf>
 80163f0:	e7aa      	b.n	8016348 <_scanf_float+0x2e0>
 80163f2:	f015 0504 	ands.w	r5, r5, #4
 80163f6:	d1b8      	bne.n	801636a <_scanf_float+0x302>
 80163f8:	681f      	ldr	r7, [r3, #0]
 80163fa:	ee10 2a10 	vmov	r2, s0
 80163fe:	464b      	mov	r3, r9
 8016400:	ee10 0a10 	vmov	r0, s0
 8016404:	4649      	mov	r1, r9
 8016406:	f7f2 fac9 	bl	800899c <__aeabi_dcmpun>
 801640a:	b128      	cbz	r0, 8016418 <_scanf_float+0x3b0>
 801640c:	4628      	mov	r0, r5
 801640e:	f000 f957 	bl	80166c0 <nanf>
 8016412:	ed87 0a00 	vstr	s0, [r7]
 8016416:	e7ab      	b.n	8016370 <_scanf_float+0x308>
 8016418:	4640      	mov	r0, r8
 801641a:	4649      	mov	r1, r9
 801641c:	f7f2 fb1c 	bl	8008a58 <__aeabi_d2f>
 8016420:	6038      	str	r0, [r7, #0]
 8016422:	e7a5      	b.n	8016370 <_scanf_float+0x308>
 8016424:	2600      	movs	r6, #0
 8016426:	e666      	b.n	80160f6 <_scanf_float+0x8e>
 8016428:	0801aac6 	.word	0x0801aac6

0801642c <iprintf>:
 801642c:	b40f      	push	{r0, r1, r2, r3}
 801642e:	4b0a      	ldr	r3, [pc, #40]	; (8016458 <iprintf+0x2c>)
 8016430:	b513      	push	{r0, r1, r4, lr}
 8016432:	681c      	ldr	r4, [r3, #0]
 8016434:	b124      	cbz	r4, 8016440 <iprintf+0x14>
 8016436:	69a3      	ldr	r3, [r4, #24]
 8016438:	b913      	cbnz	r3, 8016440 <iprintf+0x14>
 801643a:	4620      	mov	r0, r4
 801643c:	f002 f81e 	bl	801847c <__sinit>
 8016440:	ab05      	add	r3, sp, #20
 8016442:	9a04      	ldr	r2, [sp, #16]
 8016444:	68a1      	ldr	r1, [r4, #8]
 8016446:	9301      	str	r3, [sp, #4]
 8016448:	4620      	mov	r0, r4
 801644a:	f003 fab5 	bl	80199b8 <_vfiprintf_r>
 801644e:	b002      	add	sp, #8
 8016450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016454:	b004      	add	sp, #16
 8016456:	4770      	bx	lr
 8016458:	2000002c 	.word	0x2000002c

0801645c <_puts_r>:
 801645c:	b570      	push	{r4, r5, r6, lr}
 801645e:	460e      	mov	r6, r1
 8016460:	4605      	mov	r5, r0
 8016462:	b118      	cbz	r0, 801646c <_puts_r+0x10>
 8016464:	6983      	ldr	r3, [r0, #24]
 8016466:	b90b      	cbnz	r3, 801646c <_puts_r+0x10>
 8016468:	f002 f808 	bl	801847c <__sinit>
 801646c:	69ab      	ldr	r3, [r5, #24]
 801646e:	68ac      	ldr	r4, [r5, #8]
 8016470:	b913      	cbnz	r3, 8016478 <_puts_r+0x1c>
 8016472:	4628      	mov	r0, r5
 8016474:	f002 f802 	bl	801847c <__sinit>
 8016478:	4b23      	ldr	r3, [pc, #140]	; (8016508 <_puts_r+0xac>)
 801647a:	429c      	cmp	r4, r3
 801647c:	d117      	bne.n	80164ae <_puts_r+0x52>
 801647e:	686c      	ldr	r4, [r5, #4]
 8016480:	89a3      	ldrh	r3, [r4, #12]
 8016482:	071b      	lsls	r3, r3, #28
 8016484:	d51d      	bpl.n	80164c2 <_puts_r+0x66>
 8016486:	6923      	ldr	r3, [r4, #16]
 8016488:	b1db      	cbz	r3, 80164c2 <_puts_r+0x66>
 801648a:	3e01      	subs	r6, #1
 801648c:	68a3      	ldr	r3, [r4, #8]
 801648e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8016492:	3b01      	subs	r3, #1
 8016494:	60a3      	str	r3, [r4, #8]
 8016496:	b9e9      	cbnz	r1, 80164d4 <_puts_r+0x78>
 8016498:	2b00      	cmp	r3, #0
 801649a:	da2e      	bge.n	80164fa <_puts_r+0x9e>
 801649c:	4622      	mov	r2, r4
 801649e:	210a      	movs	r1, #10
 80164a0:	4628      	mov	r0, r5
 80164a2:	f000 ffe3 	bl	801746c <__swbuf_r>
 80164a6:	3001      	adds	r0, #1
 80164a8:	d011      	beq.n	80164ce <_puts_r+0x72>
 80164aa:	200a      	movs	r0, #10
 80164ac:	e011      	b.n	80164d2 <_puts_r+0x76>
 80164ae:	4b17      	ldr	r3, [pc, #92]	; (801650c <_puts_r+0xb0>)
 80164b0:	429c      	cmp	r4, r3
 80164b2:	d101      	bne.n	80164b8 <_puts_r+0x5c>
 80164b4:	68ac      	ldr	r4, [r5, #8]
 80164b6:	e7e3      	b.n	8016480 <_puts_r+0x24>
 80164b8:	4b15      	ldr	r3, [pc, #84]	; (8016510 <_puts_r+0xb4>)
 80164ba:	429c      	cmp	r4, r3
 80164bc:	bf08      	it	eq
 80164be:	68ec      	ldreq	r4, [r5, #12]
 80164c0:	e7de      	b.n	8016480 <_puts_r+0x24>
 80164c2:	4621      	mov	r1, r4
 80164c4:	4628      	mov	r0, r5
 80164c6:	f001 f823 	bl	8017510 <__swsetup_r>
 80164ca:	2800      	cmp	r0, #0
 80164cc:	d0dd      	beq.n	801648a <_puts_r+0x2e>
 80164ce:	f04f 30ff 	mov.w	r0, #4294967295
 80164d2:	bd70      	pop	{r4, r5, r6, pc}
 80164d4:	2b00      	cmp	r3, #0
 80164d6:	da04      	bge.n	80164e2 <_puts_r+0x86>
 80164d8:	69a2      	ldr	r2, [r4, #24]
 80164da:	429a      	cmp	r2, r3
 80164dc:	dc06      	bgt.n	80164ec <_puts_r+0x90>
 80164de:	290a      	cmp	r1, #10
 80164e0:	d004      	beq.n	80164ec <_puts_r+0x90>
 80164e2:	6823      	ldr	r3, [r4, #0]
 80164e4:	1c5a      	adds	r2, r3, #1
 80164e6:	6022      	str	r2, [r4, #0]
 80164e8:	7019      	strb	r1, [r3, #0]
 80164ea:	e7cf      	b.n	801648c <_puts_r+0x30>
 80164ec:	4622      	mov	r2, r4
 80164ee:	4628      	mov	r0, r5
 80164f0:	f000 ffbc 	bl	801746c <__swbuf_r>
 80164f4:	3001      	adds	r0, #1
 80164f6:	d1c9      	bne.n	801648c <_puts_r+0x30>
 80164f8:	e7e9      	b.n	80164ce <_puts_r+0x72>
 80164fa:	6823      	ldr	r3, [r4, #0]
 80164fc:	200a      	movs	r0, #10
 80164fe:	1c5a      	adds	r2, r3, #1
 8016500:	6022      	str	r2, [r4, #0]
 8016502:	7018      	strb	r0, [r3, #0]
 8016504:	e7e5      	b.n	80164d2 <_puts_r+0x76>
 8016506:	bf00      	nop
 8016508:	0801ab50 	.word	0x0801ab50
 801650c:	0801ab70 	.word	0x0801ab70
 8016510:	0801ab30 	.word	0x0801ab30

08016514 <puts>:
 8016514:	4b02      	ldr	r3, [pc, #8]	; (8016520 <puts+0xc>)
 8016516:	4601      	mov	r1, r0
 8016518:	6818      	ldr	r0, [r3, #0]
 801651a:	f7ff bf9f 	b.w	801645c <_puts_r>
 801651e:	bf00      	nop
 8016520:	2000002c 	.word	0x2000002c

08016524 <iscanf>:
 8016524:	b40f      	push	{r0, r1, r2, r3}
 8016526:	4b0a      	ldr	r3, [pc, #40]	; (8016550 <iscanf+0x2c>)
 8016528:	b513      	push	{r0, r1, r4, lr}
 801652a:	681c      	ldr	r4, [r3, #0]
 801652c:	b124      	cbz	r4, 8016538 <iscanf+0x14>
 801652e:	69a3      	ldr	r3, [r4, #24]
 8016530:	b913      	cbnz	r3, 8016538 <iscanf+0x14>
 8016532:	4620      	mov	r0, r4
 8016534:	f001 ffa2 	bl	801847c <__sinit>
 8016538:	ab05      	add	r3, sp, #20
 801653a:	9a04      	ldr	r2, [sp, #16]
 801653c:	6861      	ldr	r1, [r4, #4]
 801653e:	9301      	str	r3, [sp, #4]
 8016540:	4620      	mov	r0, r4
 8016542:	f003 fc9f 	bl	8019e84 <_vfiscanf_r>
 8016546:	b002      	add	sp, #8
 8016548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801654c:	b004      	add	sp, #16
 801654e:	4770      	bx	lr
 8016550:	2000002c 	.word	0x2000002c

08016554 <setbuf>:
 8016554:	2900      	cmp	r1, #0
 8016556:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801655a:	bf0c      	ite	eq
 801655c:	2202      	moveq	r2, #2
 801655e:	2200      	movne	r2, #0
 8016560:	f000 b800 	b.w	8016564 <setvbuf>

08016564 <setvbuf>:
 8016564:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016568:	461d      	mov	r5, r3
 801656a:	4b51      	ldr	r3, [pc, #324]	; (80166b0 <setvbuf+0x14c>)
 801656c:	681e      	ldr	r6, [r3, #0]
 801656e:	4604      	mov	r4, r0
 8016570:	460f      	mov	r7, r1
 8016572:	4690      	mov	r8, r2
 8016574:	b126      	cbz	r6, 8016580 <setvbuf+0x1c>
 8016576:	69b3      	ldr	r3, [r6, #24]
 8016578:	b913      	cbnz	r3, 8016580 <setvbuf+0x1c>
 801657a:	4630      	mov	r0, r6
 801657c:	f001 ff7e 	bl	801847c <__sinit>
 8016580:	4b4c      	ldr	r3, [pc, #304]	; (80166b4 <setvbuf+0x150>)
 8016582:	429c      	cmp	r4, r3
 8016584:	d152      	bne.n	801662c <setvbuf+0xc8>
 8016586:	6874      	ldr	r4, [r6, #4]
 8016588:	f1b8 0f02 	cmp.w	r8, #2
 801658c:	d006      	beq.n	801659c <setvbuf+0x38>
 801658e:	f1b8 0f01 	cmp.w	r8, #1
 8016592:	f200 8089 	bhi.w	80166a8 <setvbuf+0x144>
 8016596:	2d00      	cmp	r5, #0
 8016598:	f2c0 8086 	blt.w	80166a8 <setvbuf+0x144>
 801659c:	4621      	mov	r1, r4
 801659e:	4630      	mov	r0, r6
 80165a0:	f001 fef0 	bl	8018384 <_fflush_r>
 80165a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80165a6:	b141      	cbz	r1, 80165ba <setvbuf+0x56>
 80165a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80165ac:	4299      	cmp	r1, r3
 80165ae:	d002      	beq.n	80165b6 <setvbuf+0x52>
 80165b0:	4630      	mov	r0, r6
 80165b2:	f002 ffdd 	bl	8019570 <_free_r>
 80165b6:	2300      	movs	r3, #0
 80165b8:	6363      	str	r3, [r4, #52]	; 0x34
 80165ba:	2300      	movs	r3, #0
 80165bc:	61a3      	str	r3, [r4, #24]
 80165be:	6063      	str	r3, [r4, #4]
 80165c0:	89a3      	ldrh	r3, [r4, #12]
 80165c2:	061b      	lsls	r3, r3, #24
 80165c4:	d503      	bpl.n	80165ce <setvbuf+0x6a>
 80165c6:	6921      	ldr	r1, [r4, #16]
 80165c8:	4630      	mov	r0, r6
 80165ca:	f002 ffd1 	bl	8019570 <_free_r>
 80165ce:	89a3      	ldrh	r3, [r4, #12]
 80165d0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80165d4:	f023 0303 	bic.w	r3, r3, #3
 80165d8:	f1b8 0f02 	cmp.w	r8, #2
 80165dc:	81a3      	strh	r3, [r4, #12]
 80165de:	d05d      	beq.n	801669c <setvbuf+0x138>
 80165e0:	ab01      	add	r3, sp, #4
 80165e2:	466a      	mov	r2, sp
 80165e4:	4621      	mov	r1, r4
 80165e6:	4630      	mov	r0, r6
 80165e8:	f002 fb36 	bl	8018c58 <__swhatbuf_r>
 80165ec:	89a3      	ldrh	r3, [r4, #12]
 80165ee:	4318      	orrs	r0, r3
 80165f0:	81a0      	strh	r0, [r4, #12]
 80165f2:	bb2d      	cbnz	r5, 8016640 <setvbuf+0xdc>
 80165f4:	9d00      	ldr	r5, [sp, #0]
 80165f6:	4628      	mov	r0, r5
 80165f8:	f002 fb92 	bl	8018d20 <malloc>
 80165fc:	4607      	mov	r7, r0
 80165fe:	2800      	cmp	r0, #0
 8016600:	d14e      	bne.n	80166a0 <setvbuf+0x13c>
 8016602:	f8dd 9000 	ldr.w	r9, [sp]
 8016606:	45a9      	cmp	r9, r5
 8016608:	d13c      	bne.n	8016684 <setvbuf+0x120>
 801660a:	f04f 30ff 	mov.w	r0, #4294967295
 801660e:	89a3      	ldrh	r3, [r4, #12]
 8016610:	f043 0302 	orr.w	r3, r3, #2
 8016614:	81a3      	strh	r3, [r4, #12]
 8016616:	2300      	movs	r3, #0
 8016618:	60a3      	str	r3, [r4, #8]
 801661a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801661e:	6023      	str	r3, [r4, #0]
 8016620:	6123      	str	r3, [r4, #16]
 8016622:	2301      	movs	r3, #1
 8016624:	6163      	str	r3, [r4, #20]
 8016626:	b003      	add	sp, #12
 8016628:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801662c:	4b22      	ldr	r3, [pc, #136]	; (80166b8 <setvbuf+0x154>)
 801662e:	429c      	cmp	r4, r3
 8016630:	d101      	bne.n	8016636 <setvbuf+0xd2>
 8016632:	68b4      	ldr	r4, [r6, #8]
 8016634:	e7a8      	b.n	8016588 <setvbuf+0x24>
 8016636:	4b21      	ldr	r3, [pc, #132]	; (80166bc <setvbuf+0x158>)
 8016638:	429c      	cmp	r4, r3
 801663a:	bf08      	it	eq
 801663c:	68f4      	ldreq	r4, [r6, #12]
 801663e:	e7a3      	b.n	8016588 <setvbuf+0x24>
 8016640:	2f00      	cmp	r7, #0
 8016642:	d0d8      	beq.n	80165f6 <setvbuf+0x92>
 8016644:	69b3      	ldr	r3, [r6, #24]
 8016646:	b913      	cbnz	r3, 801664e <setvbuf+0xea>
 8016648:	4630      	mov	r0, r6
 801664a:	f001 ff17 	bl	801847c <__sinit>
 801664e:	f1b8 0f01 	cmp.w	r8, #1
 8016652:	bf08      	it	eq
 8016654:	89a3      	ldrheq	r3, [r4, #12]
 8016656:	6027      	str	r7, [r4, #0]
 8016658:	bf04      	itt	eq
 801665a:	f043 0301 	orreq.w	r3, r3, #1
 801665e:	81a3      	strheq	r3, [r4, #12]
 8016660:	89a3      	ldrh	r3, [r4, #12]
 8016662:	f013 0008 	ands.w	r0, r3, #8
 8016666:	e9c4 7504 	strd	r7, r5, [r4, #16]
 801666a:	d01b      	beq.n	80166a4 <setvbuf+0x140>
 801666c:	f013 0001 	ands.w	r0, r3, #1
 8016670:	bf18      	it	ne
 8016672:	426d      	negne	r5, r5
 8016674:	f04f 0300 	mov.w	r3, #0
 8016678:	bf1d      	ittte	ne
 801667a:	60a3      	strne	r3, [r4, #8]
 801667c:	61a5      	strne	r5, [r4, #24]
 801667e:	4618      	movne	r0, r3
 8016680:	60a5      	streq	r5, [r4, #8]
 8016682:	e7d0      	b.n	8016626 <setvbuf+0xc2>
 8016684:	4648      	mov	r0, r9
 8016686:	f002 fb4b 	bl	8018d20 <malloc>
 801668a:	4607      	mov	r7, r0
 801668c:	2800      	cmp	r0, #0
 801668e:	d0bc      	beq.n	801660a <setvbuf+0xa6>
 8016690:	89a3      	ldrh	r3, [r4, #12]
 8016692:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016696:	81a3      	strh	r3, [r4, #12]
 8016698:	464d      	mov	r5, r9
 801669a:	e7d3      	b.n	8016644 <setvbuf+0xe0>
 801669c:	2000      	movs	r0, #0
 801669e:	e7b6      	b.n	801660e <setvbuf+0xaa>
 80166a0:	46a9      	mov	r9, r5
 80166a2:	e7f5      	b.n	8016690 <setvbuf+0x12c>
 80166a4:	60a0      	str	r0, [r4, #8]
 80166a6:	e7be      	b.n	8016626 <setvbuf+0xc2>
 80166a8:	f04f 30ff 	mov.w	r0, #4294967295
 80166ac:	e7bb      	b.n	8016626 <setvbuf+0xc2>
 80166ae:	bf00      	nop
 80166b0:	2000002c 	.word	0x2000002c
 80166b4:	0801ab50 	.word	0x0801ab50
 80166b8:	0801ab70 	.word	0x0801ab70
 80166bc:	0801ab30 	.word	0x0801ab30

080166c0 <nanf>:
 80166c0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80166c8 <nanf+0x8>
 80166c4:	4770      	bx	lr
 80166c6:	bf00      	nop
 80166c8:	7fc00000 	.word	0x7fc00000

080166cc <siprintf>:
 80166cc:	b40e      	push	{r1, r2, r3}
 80166ce:	b500      	push	{lr}
 80166d0:	b09c      	sub	sp, #112	; 0x70
 80166d2:	ab1d      	add	r3, sp, #116	; 0x74
 80166d4:	9002      	str	r0, [sp, #8]
 80166d6:	9006      	str	r0, [sp, #24]
 80166d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80166dc:	4809      	ldr	r0, [pc, #36]	; (8016704 <siprintf+0x38>)
 80166de:	9107      	str	r1, [sp, #28]
 80166e0:	9104      	str	r1, [sp, #16]
 80166e2:	4909      	ldr	r1, [pc, #36]	; (8016708 <siprintf+0x3c>)
 80166e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80166e8:	9105      	str	r1, [sp, #20]
 80166ea:	6800      	ldr	r0, [r0, #0]
 80166ec:	9301      	str	r3, [sp, #4]
 80166ee:	a902      	add	r1, sp, #8
 80166f0:	f003 f840 	bl	8019774 <_svfiprintf_r>
 80166f4:	9b02      	ldr	r3, [sp, #8]
 80166f6:	2200      	movs	r2, #0
 80166f8:	701a      	strb	r2, [r3, #0]
 80166fa:	b01c      	add	sp, #112	; 0x70
 80166fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8016700:	b003      	add	sp, #12
 8016702:	4770      	bx	lr
 8016704:	2000002c 	.word	0x2000002c
 8016708:	ffff0208 	.word	0xffff0208

0801670c <sulp>:
 801670c:	b570      	push	{r4, r5, r6, lr}
 801670e:	4604      	mov	r4, r0
 8016710:	460d      	mov	r5, r1
 8016712:	ec45 4b10 	vmov	d0, r4, r5
 8016716:	4616      	mov	r6, r2
 8016718:	f002 fde8 	bl	80192ec <__ulp>
 801671c:	ec51 0b10 	vmov	r0, r1, d0
 8016720:	b17e      	cbz	r6, 8016742 <sulp+0x36>
 8016722:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8016726:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801672a:	2b00      	cmp	r3, #0
 801672c:	dd09      	ble.n	8016742 <sulp+0x36>
 801672e:	051b      	lsls	r3, r3, #20
 8016730:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8016734:	2400      	movs	r4, #0
 8016736:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801673a:	4622      	mov	r2, r4
 801673c:	462b      	mov	r3, r5
 801673e:	f7f1 fe93 	bl	8008468 <__aeabi_dmul>
 8016742:	bd70      	pop	{r4, r5, r6, pc}
 8016744:	0000      	movs	r0, r0
	...

08016748 <_strtod_l>:
 8016748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801674c:	461f      	mov	r7, r3
 801674e:	b0a1      	sub	sp, #132	; 0x84
 8016750:	2300      	movs	r3, #0
 8016752:	4681      	mov	r9, r0
 8016754:	4638      	mov	r0, r7
 8016756:	460e      	mov	r6, r1
 8016758:	9217      	str	r2, [sp, #92]	; 0x5c
 801675a:	931c      	str	r3, [sp, #112]	; 0x70
 801675c:	f002 fa6c 	bl	8018c38 <__localeconv_l>
 8016760:	4680      	mov	r8, r0
 8016762:	6800      	ldr	r0, [r0, #0]
 8016764:	f7f1 fc6c 	bl	8008040 <strlen>
 8016768:	f04f 0a00 	mov.w	sl, #0
 801676c:	4604      	mov	r4, r0
 801676e:	f04f 0b00 	mov.w	fp, #0
 8016772:	961b      	str	r6, [sp, #108]	; 0x6c
 8016774:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016776:	781a      	ldrb	r2, [r3, #0]
 8016778:	2a0d      	cmp	r2, #13
 801677a:	d832      	bhi.n	80167e2 <_strtod_l+0x9a>
 801677c:	2a09      	cmp	r2, #9
 801677e:	d236      	bcs.n	80167ee <_strtod_l+0xa6>
 8016780:	2a00      	cmp	r2, #0
 8016782:	d03e      	beq.n	8016802 <_strtod_l+0xba>
 8016784:	2300      	movs	r3, #0
 8016786:	930d      	str	r3, [sp, #52]	; 0x34
 8016788:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801678a:	782b      	ldrb	r3, [r5, #0]
 801678c:	2b30      	cmp	r3, #48	; 0x30
 801678e:	f040 80ac 	bne.w	80168ea <_strtod_l+0x1a2>
 8016792:	786b      	ldrb	r3, [r5, #1]
 8016794:	2b58      	cmp	r3, #88	; 0x58
 8016796:	d001      	beq.n	801679c <_strtod_l+0x54>
 8016798:	2b78      	cmp	r3, #120	; 0x78
 801679a:	d167      	bne.n	801686c <_strtod_l+0x124>
 801679c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801679e:	9301      	str	r3, [sp, #4]
 80167a0:	ab1c      	add	r3, sp, #112	; 0x70
 80167a2:	9300      	str	r3, [sp, #0]
 80167a4:	9702      	str	r7, [sp, #8]
 80167a6:	ab1d      	add	r3, sp, #116	; 0x74
 80167a8:	4a88      	ldr	r2, [pc, #544]	; (80169cc <_strtod_l+0x284>)
 80167aa:	a91b      	add	r1, sp, #108	; 0x6c
 80167ac:	4648      	mov	r0, r9
 80167ae:	f001 ff5a 	bl	8018666 <__gethex>
 80167b2:	f010 0407 	ands.w	r4, r0, #7
 80167b6:	4606      	mov	r6, r0
 80167b8:	d005      	beq.n	80167c6 <_strtod_l+0x7e>
 80167ba:	2c06      	cmp	r4, #6
 80167bc:	d12b      	bne.n	8016816 <_strtod_l+0xce>
 80167be:	3501      	adds	r5, #1
 80167c0:	2300      	movs	r3, #0
 80167c2:	951b      	str	r5, [sp, #108]	; 0x6c
 80167c4:	930d      	str	r3, [sp, #52]	; 0x34
 80167c6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	f040 859a 	bne.w	8017302 <_strtod_l+0xbba>
 80167ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80167d0:	b1e3      	cbz	r3, 801680c <_strtod_l+0xc4>
 80167d2:	4652      	mov	r2, sl
 80167d4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80167d8:	ec43 2b10 	vmov	d0, r2, r3
 80167dc:	b021      	add	sp, #132	; 0x84
 80167de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80167e2:	2a2b      	cmp	r2, #43	; 0x2b
 80167e4:	d015      	beq.n	8016812 <_strtod_l+0xca>
 80167e6:	2a2d      	cmp	r2, #45	; 0x2d
 80167e8:	d004      	beq.n	80167f4 <_strtod_l+0xac>
 80167ea:	2a20      	cmp	r2, #32
 80167ec:	d1ca      	bne.n	8016784 <_strtod_l+0x3c>
 80167ee:	3301      	adds	r3, #1
 80167f0:	931b      	str	r3, [sp, #108]	; 0x6c
 80167f2:	e7bf      	b.n	8016774 <_strtod_l+0x2c>
 80167f4:	2201      	movs	r2, #1
 80167f6:	920d      	str	r2, [sp, #52]	; 0x34
 80167f8:	1c5a      	adds	r2, r3, #1
 80167fa:	921b      	str	r2, [sp, #108]	; 0x6c
 80167fc:	785b      	ldrb	r3, [r3, #1]
 80167fe:	2b00      	cmp	r3, #0
 8016800:	d1c2      	bne.n	8016788 <_strtod_l+0x40>
 8016802:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8016804:	961b      	str	r6, [sp, #108]	; 0x6c
 8016806:	2b00      	cmp	r3, #0
 8016808:	f040 8579 	bne.w	80172fe <_strtod_l+0xbb6>
 801680c:	4652      	mov	r2, sl
 801680e:	465b      	mov	r3, fp
 8016810:	e7e2      	b.n	80167d8 <_strtod_l+0x90>
 8016812:	2200      	movs	r2, #0
 8016814:	e7ef      	b.n	80167f6 <_strtod_l+0xae>
 8016816:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8016818:	b13a      	cbz	r2, 801682a <_strtod_l+0xe2>
 801681a:	2135      	movs	r1, #53	; 0x35
 801681c:	a81e      	add	r0, sp, #120	; 0x78
 801681e:	f002 fe5d 	bl	80194dc <__copybits>
 8016822:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016824:	4648      	mov	r0, r9
 8016826:	f002 fac9 	bl	8018dbc <_Bfree>
 801682a:	3c01      	subs	r4, #1
 801682c:	2c04      	cmp	r4, #4
 801682e:	d806      	bhi.n	801683e <_strtod_l+0xf6>
 8016830:	e8df f004 	tbb	[pc, r4]
 8016834:	1714030a 	.word	0x1714030a
 8016838:	0a          	.byte	0x0a
 8016839:	00          	.byte	0x00
 801683a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801683e:	0730      	lsls	r0, r6, #28
 8016840:	d5c1      	bpl.n	80167c6 <_strtod_l+0x7e>
 8016842:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8016846:	e7be      	b.n	80167c6 <_strtod_l+0x7e>
 8016848:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801684c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801684e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8016852:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8016856:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801685a:	e7f0      	b.n	801683e <_strtod_l+0xf6>
 801685c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80169d0 <_strtod_l+0x288>
 8016860:	e7ed      	b.n	801683e <_strtod_l+0xf6>
 8016862:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8016866:	f04f 3aff 	mov.w	sl, #4294967295
 801686a:	e7e8      	b.n	801683e <_strtod_l+0xf6>
 801686c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801686e:	1c5a      	adds	r2, r3, #1
 8016870:	921b      	str	r2, [sp, #108]	; 0x6c
 8016872:	785b      	ldrb	r3, [r3, #1]
 8016874:	2b30      	cmp	r3, #48	; 0x30
 8016876:	d0f9      	beq.n	801686c <_strtod_l+0x124>
 8016878:	2b00      	cmp	r3, #0
 801687a:	d0a4      	beq.n	80167c6 <_strtod_l+0x7e>
 801687c:	2301      	movs	r3, #1
 801687e:	2500      	movs	r5, #0
 8016880:	9306      	str	r3, [sp, #24]
 8016882:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016884:	9308      	str	r3, [sp, #32]
 8016886:	9507      	str	r5, [sp, #28]
 8016888:	9505      	str	r5, [sp, #20]
 801688a:	220a      	movs	r2, #10
 801688c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801688e:	7807      	ldrb	r7, [r0, #0]
 8016890:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8016894:	b2d9      	uxtb	r1, r3
 8016896:	2909      	cmp	r1, #9
 8016898:	d929      	bls.n	80168ee <_strtod_l+0x1a6>
 801689a:	4622      	mov	r2, r4
 801689c:	f8d8 1000 	ldr.w	r1, [r8]
 80168a0:	f003 fd8b 	bl	801a3ba <strncmp>
 80168a4:	2800      	cmp	r0, #0
 80168a6:	d031      	beq.n	801690c <_strtod_l+0x1c4>
 80168a8:	2000      	movs	r0, #0
 80168aa:	9c05      	ldr	r4, [sp, #20]
 80168ac:	9004      	str	r0, [sp, #16]
 80168ae:	463b      	mov	r3, r7
 80168b0:	4602      	mov	r2, r0
 80168b2:	2b65      	cmp	r3, #101	; 0x65
 80168b4:	d001      	beq.n	80168ba <_strtod_l+0x172>
 80168b6:	2b45      	cmp	r3, #69	; 0x45
 80168b8:	d114      	bne.n	80168e4 <_strtod_l+0x19c>
 80168ba:	b924      	cbnz	r4, 80168c6 <_strtod_l+0x17e>
 80168bc:	b910      	cbnz	r0, 80168c4 <_strtod_l+0x17c>
 80168be:	9b06      	ldr	r3, [sp, #24]
 80168c0:	2b00      	cmp	r3, #0
 80168c2:	d09e      	beq.n	8016802 <_strtod_l+0xba>
 80168c4:	2400      	movs	r4, #0
 80168c6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80168c8:	1c73      	adds	r3, r6, #1
 80168ca:	931b      	str	r3, [sp, #108]	; 0x6c
 80168cc:	7873      	ldrb	r3, [r6, #1]
 80168ce:	2b2b      	cmp	r3, #43	; 0x2b
 80168d0:	d078      	beq.n	80169c4 <_strtod_l+0x27c>
 80168d2:	2b2d      	cmp	r3, #45	; 0x2d
 80168d4:	d070      	beq.n	80169b8 <_strtod_l+0x270>
 80168d6:	f04f 0c00 	mov.w	ip, #0
 80168da:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80168de:	2f09      	cmp	r7, #9
 80168e0:	d97c      	bls.n	80169dc <_strtod_l+0x294>
 80168e2:	961b      	str	r6, [sp, #108]	; 0x6c
 80168e4:	f04f 0e00 	mov.w	lr, #0
 80168e8:	e09a      	b.n	8016a20 <_strtod_l+0x2d8>
 80168ea:	2300      	movs	r3, #0
 80168ec:	e7c7      	b.n	801687e <_strtod_l+0x136>
 80168ee:	9905      	ldr	r1, [sp, #20]
 80168f0:	2908      	cmp	r1, #8
 80168f2:	bfdd      	ittte	le
 80168f4:	9907      	ldrle	r1, [sp, #28]
 80168f6:	fb02 3301 	mlale	r3, r2, r1, r3
 80168fa:	9307      	strle	r3, [sp, #28]
 80168fc:	fb02 3505 	mlagt	r5, r2, r5, r3
 8016900:	9b05      	ldr	r3, [sp, #20]
 8016902:	3001      	adds	r0, #1
 8016904:	3301      	adds	r3, #1
 8016906:	9305      	str	r3, [sp, #20]
 8016908:	901b      	str	r0, [sp, #108]	; 0x6c
 801690a:	e7bf      	b.n	801688c <_strtod_l+0x144>
 801690c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801690e:	191a      	adds	r2, r3, r4
 8016910:	921b      	str	r2, [sp, #108]	; 0x6c
 8016912:	9a05      	ldr	r2, [sp, #20]
 8016914:	5d1b      	ldrb	r3, [r3, r4]
 8016916:	2a00      	cmp	r2, #0
 8016918:	d037      	beq.n	801698a <_strtod_l+0x242>
 801691a:	9c05      	ldr	r4, [sp, #20]
 801691c:	4602      	mov	r2, r0
 801691e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8016922:	2909      	cmp	r1, #9
 8016924:	d913      	bls.n	801694e <_strtod_l+0x206>
 8016926:	2101      	movs	r1, #1
 8016928:	9104      	str	r1, [sp, #16]
 801692a:	e7c2      	b.n	80168b2 <_strtod_l+0x16a>
 801692c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801692e:	1c5a      	adds	r2, r3, #1
 8016930:	921b      	str	r2, [sp, #108]	; 0x6c
 8016932:	785b      	ldrb	r3, [r3, #1]
 8016934:	3001      	adds	r0, #1
 8016936:	2b30      	cmp	r3, #48	; 0x30
 8016938:	d0f8      	beq.n	801692c <_strtod_l+0x1e4>
 801693a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801693e:	2a08      	cmp	r2, #8
 8016940:	f200 84e4 	bhi.w	801730c <_strtod_l+0xbc4>
 8016944:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8016946:	9208      	str	r2, [sp, #32]
 8016948:	4602      	mov	r2, r0
 801694a:	2000      	movs	r0, #0
 801694c:	4604      	mov	r4, r0
 801694e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8016952:	f100 0101 	add.w	r1, r0, #1
 8016956:	d012      	beq.n	801697e <_strtod_l+0x236>
 8016958:	440a      	add	r2, r1
 801695a:	eb00 0c04 	add.w	ip, r0, r4
 801695e:	4621      	mov	r1, r4
 8016960:	270a      	movs	r7, #10
 8016962:	458c      	cmp	ip, r1
 8016964:	d113      	bne.n	801698e <_strtod_l+0x246>
 8016966:	1821      	adds	r1, r4, r0
 8016968:	2908      	cmp	r1, #8
 801696a:	f104 0401 	add.w	r4, r4, #1
 801696e:	4404      	add	r4, r0
 8016970:	dc19      	bgt.n	80169a6 <_strtod_l+0x25e>
 8016972:	9b07      	ldr	r3, [sp, #28]
 8016974:	210a      	movs	r1, #10
 8016976:	fb01 e303 	mla	r3, r1, r3, lr
 801697a:	9307      	str	r3, [sp, #28]
 801697c:	2100      	movs	r1, #0
 801697e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016980:	1c58      	adds	r0, r3, #1
 8016982:	901b      	str	r0, [sp, #108]	; 0x6c
 8016984:	785b      	ldrb	r3, [r3, #1]
 8016986:	4608      	mov	r0, r1
 8016988:	e7c9      	b.n	801691e <_strtod_l+0x1d6>
 801698a:	9805      	ldr	r0, [sp, #20]
 801698c:	e7d3      	b.n	8016936 <_strtod_l+0x1ee>
 801698e:	2908      	cmp	r1, #8
 8016990:	f101 0101 	add.w	r1, r1, #1
 8016994:	dc03      	bgt.n	801699e <_strtod_l+0x256>
 8016996:	9b07      	ldr	r3, [sp, #28]
 8016998:	437b      	muls	r3, r7
 801699a:	9307      	str	r3, [sp, #28]
 801699c:	e7e1      	b.n	8016962 <_strtod_l+0x21a>
 801699e:	2910      	cmp	r1, #16
 80169a0:	bfd8      	it	le
 80169a2:	437d      	mulle	r5, r7
 80169a4:	e7dd      	b.n	8016962 <_strtod_l+0x21a>
 80169a6:	2c10      	cmp	r4, #16
 80169a8:	bfdc      	itt	le
 80169aa:	210a      	movle	r1, #10
 80169ac:	fb01 e505 	mlale	r5, r1, r5, lr
 80169b0:	e7e4      	b.n	801697c <_strtod_l+0x234>
 80169b2:	2301      	movs	r3, #1
 80169b4:	9304      	str	r3, [sp, #16]
 80169b6:	e781      	b.n	80168bc <_strtod_l+0x174>
 80169b8:	f04f 0c01 	mov.w	ip, #1
 80169bc:	1cb3      	adds	r3, r6, #2
 80169be:	931b      	str	r3, [sp, #108]	; 0x6c
 80169c0:	78b3      	ldrb	r3, [r6, #2]
 80169c2:	e78a      	b.n	80168da <_strtod_l+0x192>
 80169c4:	f04f 0c00 	mov.w	ip, #0
 80169c8:	e7f8      	b.n	80169bc <_strtod_l+0x274>
 80169ca:	bf00      	nop
 80169cc:	0801aacc 	.word	0x0801aacc
 80169d0:	7ff00000 	.word	0x7ff00000
 80169d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80169d6:	1c5f      	adds	r7, r3, #1
 80169d8:	971b      	str	r7, [sp, #108]	; 0x6c
 80169da:	785b      	ldrb	r3, [r3, #1]
 80169dc:	2b30      	cmp	r3, #48	; 0x30
 80169de:	d0f9      	beq.n	80169d4 <_strtod_l+0x28c>
 80169e0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80169e4:	2f08      	cmp	r7, #8
 80169e6:	f63f af7d 	bhi.w	80168e4 <_strtod_l+0x19c>
 80169ea:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80169ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80169f0:	930a      	str	r3, [sp, #40]	; 0x28
 80169f2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80169f4:	1c5f      	adds	r7, r3, #1
 80169f6:	971b      	str	r7, [sp, #108]	; 0x6c
 80169f8:	785b      	ldrb	r3, [r3, #1]
 80169fa:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80169fe:	f1b8 0f09 	cmp.w	r8, #9
 8016a02:	d937      	bls.n	8016a74 <_strtod_l+0x32c>
 8016a04:	990a      	ldr	r1, [sp, #40]	; 0x28
 8016a06:	1a7f      	subs	r7, r7, r1
 8016a08:	2f08      	cmp	r7, #8
 8016a0a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8016a0e:	dc37      	bgt.n	8016a80 <_strtod_l+0x338>
 8016a10:	45be      	cmp	lr, r7
 8016a12:	bfa8      	it	ge
 8016a14:	46be      	movge	lr, r7
 8016a16:	f1bc 0f00 	cmp.w	ip, #0
 8016a1a:	d001      	beq.n	8016a20 <_strtod_l+0x2d8>
 8016a1c:	f1ce 0e00 	rsb	lr, lr, #0
 8016a20:	2c00      	cmp	r4, #0
 8016a22:	d151      	bne.n	8016ac8 <_strtod_l+0x380>
 8016a24:	2800      	cmp	r0, #0
 8016a26:	f47f aece 	bne.w	80167c6 <_strtod_l+0x7e>
 8016a2a:	9a06      	ldr	r2, [sp, #24]
 8016a2c:	2a00      	cmp	r2, #0
 8016a2e:	f47f aeca 	bne.w	80167c6 <_strtod_l+0x7e>
 8016a32:	9a04      	ldr	r2, [sp, #16]
 8016a34:	2a00      	cmp	r2, #0
 8016a36:	f47f aee4 	bne.w	8016802 <_strtod_l+0xba>
 8016a3a:	2b4e      	cmp	r3, #78	; 0x4e
 8016a3c:	d027      	beq.n	8016a8e <_strtod_l+0x346>
 8016a3e:	dc21      	bgt.n	8016a84 <_strtod_l+0x33c>
 8016a40:	2b49      	cmp	r3, #73	; 0x49
 8016a42:	f47f aede 	bne.w	8016802 <_strtod_l+0xba>
 8016a46:	49a0      	ldr	r1, [pc, #640]	; (8016cc8 <_strtod_l+0x580>)
 8016a48:	a81b      	add	r0, sp, #108	; 0x6c
 8016a4a:	f002 f83f 	bl	8018acc <__match>
 8016a4e:	2800      	cmp	r0, #0
 8016a50:	f43f aed7 	beq.w	8016802 <_strtod_l+0xba>
 8016a54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016a56:	499d      	ldr	r1, [pc, #628]	; (8016ccc <_strtod_l+0x584>)
 8016a58:	3b01      	subs	r3, #1
 8016a5a:	a81b      	add	r0, sp, #108	; 0x6c
 8016a5c:	931b      	str	r3, [sp, #108]	; 0x6c
 8016a5e:	f002 f835 	bl	8018acc <__match>
 8016a62:	b910      	cbnz	r0, 8016a6a <_strtod_l+0x322>
 8016a64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016a66:	3301      	adds	r3, #1
 8016a68:	931b      	str	r3, [sp, #108]	; 0x6c
 8016a6a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8016ce0 <_strtod_l+0x598>
 8016a6e:	f04f 0a00 	mov.w	sl, #0
 8016a72:	e6a8      	b.n	80167c6 <_strtod_l+0x7e>
 8016a74:	210a      	movs	r1, #10
 8016a76:	fb01 3e0e 	mla	lr, r1, lr, r3
 8016a7a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8016a7e:	e7b8      	b.n	80169f2 <_strtod_l+0x2aa>
 8016a80:	46be      	mov	lr, r7
 8016a82:	e7c8      	b.n	8016a16 <_strtod_l+0x2ce>
 8016a84:	2b69      	cmp	r3, #105	; 0x69
 8016a86:	d0de      	beq.n	8016a46 <_strtod_l+0x2fe>
 8016a88:	2b6e      	cmp	r3, #110	; 0x6e
 8016a8a:	f47f aeba 	bne.w	8016802 <_strtod_l+0xba>
 8016a8e:	4990      	ldr	r1, [pc, #576]	; (8016cd0 <_strtod_l+0x588>)
 8016a90:	a81b      	add	r0, sp, #108	; 0x6c
 8016a92:	f002 f81b 	bl	8018acc <__match>
 8016a96:	2800      	cmp	r0, #0
 8016a98:	f43f aeb3 	beq.w	8016802 <_strtod_l+0xba>
 8016a9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016a9e:	781b      	ldrb	r3, [r3, #0]
 8016aa0:	2b28      	cmp	r3, #40	; 0x28
 8016aa2:	d10e      	bne.n	8016ac2 <_strtod_l+0x37a>
 8016aa4:	aa1e      	add	r2, sp, #120	; 0x78
 8016aa6:	498b      	ldr	r1, [pc, #556]	; (8016cd4 <_strtod_l+0x58c>)
 8016aa8:	a81b      	add	r0, sp, #108	; 0x6c
 8016aaa:	f002 f823 	bl	8018af4 <__hexnan>
 8016aae:	2805      	cmp	r0, #5
 8016ab0:	d107      	bne.n	8016ac2 <_strtod_l+0x37a>
 8016ab2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8016ab4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8016ab8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8016abc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8016ac0:	e681      	b.n	80167c6 <_strtod_l+0x7e>
 8016ac2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8016ce8 <_strtod_l+0x5a0>
 8016ac6:	e7d2      	b.n	8016a6e <_strtod_l+0x326>
 8016ac8:	ebae 0302 	sub.w	r3, lr, r2
 8016acc:	9306      	str	r3, [sp, #24]
 8016ace:	9b05      	ldr	r3, [sp, #20]
 8016ad0:	9807      	ldr	r0, [sp, #28]
 8016ad2:	2b00      	cmp	r3, #0
 8016ad4:	bf08      	it	eq
 8016ad6:	4623      	moveq	r3, r4
 8016ad8:	2c10      	cmp	r4, #16
 8016ada:	9305      	str	r3, [sp, #20]
 8016adc:	46a0      	mov	r8, r4
 8016ade:	bfa8      	it	ge
 8016ae0:	f04f 0810 	movge.w	r8, #16
 8016ae4:	f7f1 fc46 	bl	8008374 <__aeabi_ui2d>
 8016ae8:	2c09      	cmp	r4, #9
 8016aea:	4682      	mov	sl, r0
 8016aec:	468b      	mov	fp, r1
 8016aee:	dc13      	bgt.n	8016b18 <_strtod_l+0x3d0>
 8016af0:	9b06      	ldr	r3, [sp, #24]
 8016af2:	2b00      	cmp	r3, #0
 8016af4:	f43f ae67 	beq.w	80167c6 <_strtod_l+0x7e>
 8016af8:	9b06      	ldr	r3, [sp, #24]
 8016afa:	dd7a      	ble.n	8016bf2 <_strtod_l+0x4aa>
 8016afc:	2b16      	cmp	r3, #22
 8016afe:	dc61      	bgt.n	8016bc4 <_strtod_l+0x47c>
 8016b00:	4a75      	ldr	r2, [pc, #468]	; (8016cd8 <_strtod_l+0x590>)
 8016b02:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8016b06:	e9de 0100 	ldrd	r0, r1, [lr]
 8016b0a:	4652      	mov	r2, sl
 8016b0c:	465b      	mov	r3, fp
 8016b0e:	f7f1 fcab 	bl	8008468 <__aeabi_dmul>
 8016b12:	4682      	mov	sl, r0
 8016b14:	468b      	mov	fp, r1
 8016b16:	e656      	b.n	80167c6 <_strtod_l+0x7e>
 8016b18:	4b6f      	ldr	r3, [pc, #444]	; (8016cd8 <_strtod_l+0x590>)
 8016b1a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8016b1e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8016b22:	f7f1 fca1 	bl	8008468 <__aeabi_dmul>
 8016b26:	4606      	mov	r6, r0
 8016b28:	4628      	mov	r0, r5
 8016b2a:	460f      	mov	r7, r1
 8016b2c:	f7f1 fc22 	bl	8008374 <__aeabi_ui2d>
 8016b30:	4602      	mov	r2, r0
 8016b32:	460b      	mov	r3, r1
 8016b34:	4630      	mov	r0, r6
 8016b36:	4639      	mov	r1, r7
 8016b38:	f7f1 fae0 	bl	80080fc <__adddf3>
 8016b3c:	2c0f      	cmp	r4, #15
 8016b3e:	4682      	mov	sl, r0
 8016b40:	468b      	mov	fp, r1
 8016b42:	ddd5      	ble.n	8016af0 <_strtod_l+0x3a8>
 8016b44:	9b06      	ldr	r3, [sp, #24]
 8016b46:	eba4 0808 	sub.w	r8, r4, r8
 8016b4a:	4498      	add	r8, r3
 8016b4c:	f1b8 0f00 	cmp.w	r8, #0
 8016b50:	f340 8096 	ble.w	8016c80 <_strtod_l+0x538>
 8016b54:	f018 030f 	ands.w	r3, r8, #15
 8016b58:	d00a      	beq.n	8016b70 <_strtod_l+0x428>
 8016b5a:	495f      	ldr	r1, [pc, #380]	; (8016cd8 <_strtod_l+0x590>)
 8016b5c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016b60:	4652      	mov	r2, sl
 8016b62:	465b      	mov	r3, fp
 8016b64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016b68:	f7f1 fc7e 	bl	8008468 <__aeabi_dmul>
 8016b6c:	4682      	mov	sl, r0
 8016b6e:	468b      	mov	fp, r1
 8016b70:	f038 080f 	bics.w	r8, r8, #15
 8016b74:	d073      	beq.n	8016c5e <_strtod_l+0x516>
 8016b76:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8016b7a:	dd47      	ble.n	8016c0c <_strtod_l+0x4c4>
 8016b7c:	2400      	movs	r4, #0
 8016b7e:	46a0      	mov	r8, r4
 8016b80:	9407      	str	r4, [sp, #28]
 8016b82:	9405      	str	r4, [sp, #20]
 8016b84:	2322      	movs	r3, #34	; 0x22
 8016b86:	f8df b158 	ldr.w	fp, [pc, #344]	; 8016ce0 <_strtod_l+0x598>
 8016b8a:	f8c9 3000 	str.w	r3, [r9]
 8016b8e:	f04f 0a00 	mov.w	sl, #0
 8016b92:	9b07      	ldr	r3, [sp, #28]
 8016b94:	2b00      	cmp	r3, #0
 8016b96:	f43f ae16 	beq.w	80167c6 <_strtod_l+0x7e>
 8016b9a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016b9c:	4648      	mov	r0, r9
 8016b9e:	f002 f90d 	bl	8018dbc <_Bfree>
 8016ba2:	9905      	ldr	r1, [sp, #20]
 8016ba4:	4648      	mov	r0, r9
 8016ba6:	f002 f909 	bl	8018dbc <_Bfree>
 8016baa:	4641      	mov	r1, r8
 8016bac:	4648      	mov	r0, r9
 8016bae:	f002 f905 	bl	8018dbc <_Bfree>
 8016bb2:	9907      	ldr	r1, [sp, #28]
 8016bb4:	4648      	mov	r0, r9
 8016bb6:	f002 f901 	bl	8018dbc <_Bfree>
 8016bba:	4621      	mov	r1, r4
 8016bbc:	4648      	mov	r0, r9
 8016bbe:	f002 f8fd 	bl	8018dbc <_Bfree>
 8016bc2:	e600      	b.n	80167c6 <_strtod_l+0x7e>
 8016bc4:	9a06      	ldr	r2, [sp, #24]
 8016bc6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8016bca:	4293      	cmp	r3, r2
 8016bcc:	dbba      	blt.n	8016b44 <_strtod_l+0x3fc>
 8016bce:	4d42      	ldr	r5, [pc, #264]	; (8016cd8 <_strtod_l+0x590>)
 8016bd0:	f1c4 040f 	rsb	r4, r4, #15
 8016bd4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8016bd8:	4652      	mov	r2, sl
 8016bda:	465b      	mov	r3, fp
 8016bdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016be0:	f7f1 fc42 	bl	8008468 <__aeabi_dmul>
 8016be4:	9b06      	ldr	r3, [sp, #24]
 8016be6:	1b1c      	subs	r4, r3, r4
 8016be8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8016bec:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016bf0:	e78d      	b.n	8016b0e <_strtod_l+0x3c6>
 8016bf2:	f113 0f16 	cmn.w	r3, #22
 8016bf6:	dba5      	blt.n	8016b44 <_strtod_l+0x3fc>
 8016bf8:	4a37      	ldr	r2, [pc, #220]	; (8016cd8 <_strtod_l+0x590>)
 8016bfa:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8016bfe:	e9d2 2300 	ldrd	r2, r3, [r2]
 8016c02:	4650      	mov	r0, sl
 8016c04:	4659      	mov	r1, fp
 8016c06:	f7f1 fd59 	bl	80086bc <__aeabi_ddiv>
 8016c0a:	e782      	b.n	8016b12 <_strtod_l+0x3ca>
 8016c0c:	2300      	movs	r3, #0
 8016c0e:	4e33      	ldr	r6, [pc, #204]	; (8016cdc <_strtod_l+0x594>)
 8016c10:	ea4f 1828 	mov.w	r8, r8, asr #4
 8016c14:	4650      	mov	r0, sl
 8016c16:	4659      	mov	r1, fp
 8016c18:	461d      	mov	r5, r3
 8016c1a:	f1b8 0f01 	cmp.w	r8, #1
 8016c1e:	dc21      	bgt.n	8016c64 <_strtod_l+0x51c>
 8016c20:	b10b      	cbz	r3, 8016c26 <_strtod_l+0x4de>
 8016c22:	4682      	mov	sl, r0
 8016c24:	468b      	mov	fp, r1
 8016c26:	4b2d      	ldr	r3, [pc, #180]	; (8016cdc <_strtod_l+0x594>)
 8016c28:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8016c2c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8016c30:	4652      	mov	r2, sl
 8016c32:	465b      	mov	r3, fp
 8016c34:	e9d5 0100 	ldrd	r0, r1, [r5]
 8016c38:	f7f1 fc16 	bl	8008468 <__aeabi_dmul>
 8016c3c:	4b28      	ldr	r3, [pc, #160]	; (8016ce0 <_strtod_l+0x598>)
 8016c3e:	460a      	mov	r2, r1
 8016c40:	400b      	ands	r3, r1
 8016c42:	4928      	ldr	r1, [pc, #160]	; (8016ce4 <_strtod_l+0x59c>)
 8016c44:	428b      	cmp	r3, r1
 8016c46:	4682      	mov	sl, r0
 8016c48:	d898      	bhi.n	8016b7c <_strtod_l+0x434>
 8016c4a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8016c4e:	428b      	cmp	r3, r1
 8016c50:	bf86      	itte	hi
 8016c52:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8016cec <_strtod_l+0x5a4>
 8016c56:	f04f 3aff 	movhi.w	sl, #4294967295
 8016c5a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8016c5e:	2300      	movs	r3, #0
 8016c60:	9304      	str	r3, [sp, #16]
 8016c62:	e077      	b.n	8016d54 <_strtod_l+0x60c>
 8016c64:	f018 0f01 	tst.w	r8, #1
 8016c68:	d006      	beq.n	8016c78 <_strtod_l+0x530>
 8016c6a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8016c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c72:	f7f1 fbf9 	bl	8008468 <__aeabi_dmul>
 8016c76:	2301      	movs	r3, #1
 8016c78:	3501      	adds	r5, #1
 8016c7a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016c7e:	e7cc      	b.n	8016c1a <_strtod_l+0x4d2>
 8016c80:	d0ed      	beq.n	8016c5e <_strtod_l+0x516>
 8016c82:	f1c8 0800 	rsb	r8, r8, #0
 8016c86:	f018 020f 	ands.w	r2, r8, #15
 8016c8a:	d00a      	beq.n	8016ca2 <_strtod_l+0x55a>
 8016c8c:	4b12      	ldr	r3, [pc, #72]	; (8016cd8 <_strtod_l+0x590>)
 8016c8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016c92:	4650      	mov	r0, sl
 8016c94:	4659      	mov	r1, fp
 8016c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c9a:	f7f1 fd0f 	bl	80086bc <__aeabi_ddiv>
 8016c9e:	4682      	mov	sl, r0
 8016ca0:	468b      	mov	fp, r1
 8016ca2:	ea5f 1828 	movs.w	r8, r8, asr #4
 8016ca6:	d0da      	beq.n	8016c5e <_strtod_l+0x516>
 8016ca8:	f1b8 0f1f 	cmp.w	r8, #31
 8016cac:	dd20      	ble.n	8016cf0 <_strtod_l+0x5a8>
 8016cae:	2400      	movs	r4, #0
 8016cb0:	46a0      	mov	r8, r4
 8016cb2:	9407      	str	r4, [sp, #28]
 8016cb4:	9405      	str	r4, [sp, #20]
 8016cb6:	2322      	movs	r3, #34	; 0x22
 8016cb8:	f04f 0a00 	mov.w	sl, #0
 8016cbc:	f04f 0b00 	mov.w	fp, #0
 8016cc0:	f8c9 3000 	str.w	r3, [r9]
 8016cc4:	e765      	b.n	8016b92 <_strtod_l+0x44a>
 8016cc6:	bf00      	nop
 8016cc8:	0801aa99 	.word	0x0801aa99
 8016ccc:	0801ab23 	.word	0x0801ab23
 8016cd0:	0801aaa1 	.word	0x0801aaa1
 8016cd4:	0801aae0 	.word	0x0801aae0
 8016cd8:	0801abc8 	.word	0x0801abc8
 8016cdc:	0801aba0 	.word	0x0801aba0
 8016ce0:	7ff00000 	.word	0x7ff00000
 8016ce4:	7ca00000 	.word	0x7ca00000
 8016ce8:	fff80000 	.word	0xfff80000
 8016cec:	7fefffff 	.word	0x7fefffff
 8016cf0:	f018 0310 	ands.w	r3, r8, #16
 8016cf4:	bf18      	it	ne
 8016cf6:	236a      	movne	r3, #106	; 0x6a
 8016cf8:	4da0      	ldr	r5, [pc, #640]	; (8016f7c <_strtod_l+0x834>)
 8016cfa:	9304      	str	r3, [sp, #16]
 8016cfc:	4650      	mov	r0, sl
 8016cfe:	4659      	mov	r1, fp
 8016d00:	2300      	movs	r3, #0
 8016d02:	f1b8 0f00 	cmp.w	r8, #0
 8016d06:	f300 810a 	bgt.w	8016f1e <_strtod_l+0x7d6>
 8016d0a:	b10b      	cbz	r3, 8016d10 <_strtod_l+0x5c8>
 8016d0c:	4682      	mov	sl, r0
 8016d0e:	468b      	mov	fp, r1
 8016d10:	9b04      	ldr	r3, [sp, #16]
 8016d12:	b1bb      	cbz	r3, 8016d44 <_strtod_l+0x5fc>
 8016d14:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8016d18:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016d1c:	2b00      	cmp	r3, #0
 8016d1e:	4659      	mov	r1, fp
 8016d20:	dd10      	ble.n	8016d44 <_strtod_l+0x5fc>
 8016d22:	2b1f      	cmp	r3, #31
 8016d24:	f340 8107 	ble.w	8016f36 <_strtod_l+0x7ee>
 8016d28:	2b34      	cmp	r3, #52	; 0x34
 8016d2a:	bfde      	ittt	le
 8016d2c:	3b20      	suble	r3, #32
 8016d2e:	f04f 32ff 	movle.w	r2, #4294967295
 8016d32:	fa02 f303 	lslle.w	r3, r2, r3
 8016d36:	f04f 0a00 	mov.w	sl, #0
 8016d3a:	bfcc      	ite	gt
 8016d3c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8016d40:	ea03 0b01 	andle.w	fp, r3, r1
 8016d44:	2200      	movs	r2, #0
 8016d46:	2300      	movs	r3, #0
 8016d48:	4650      	mov	r0, sl
 8016d4a:	4659      	mov	r1, fp
 8016d4c:	f7f1 fdf4 	bl	8008938 <__aeabi_dcmpeq>
 8016d50:	2800      	cmp	r0, #0
 8016d52:	d1ac      	bne.n	8016cae <_strtod_l+0x566>
 8016d54:	9b07      	ldr	r3, [sp, #28]
 8016d56:	9300      	str	r3, [sp, #0]
 8016d58:	9a05      	ldr	r2, [sp, #20]
 8016d5a:	9908      	ldr	r1, [sp, #32]
 8016d5c:	4623      	mov	r3, r4
 8016d5e:	4648      	mov	r0, r9
 8016d60:	f002 f87e 	bl	8018e60 <__s2b>
 8016d64:	9007      	str	r0, [sp, #28]
 8016d66:	2800      	cmp	r0, #0
 8016d68:	f43f af08 	beq.w	8016b7c <_strtod_l+0x434>
 8016d6c:	9a06      	ldr	r2, [sp, #24]
 8016d6e:	9b06      	ldr	r3, [sp, #24]
 8016d70:	2a00      	cmp	r2, #0
 8016d72:	f1c3 0300 	rsb	r3, r3, #0
 8016d76:	bfa8      	it	ge
 8016d78:	2300      	movge	r3, #0
 8016d7a:	930e      	str	r3, [sp, #56]	; 0x38
 8016d7c:	2400      	movs	r4, #0
 8016d7e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8016d82:	9316      	str	r3, [sp, #88]	; 0x58
 8016d84:	46a0      	mov	r8, r4
 8016d86:	9b07      	ldr	r3, [sp, #28]
 8016d88:	4648      	mov	r0, r9
 8016d8a:	6859      	ldr	r1, [r3, #4]
 8016d8c:	f001 ffe2 	bl	8018d54 <_Balloc>
 8016d90:	9005      	str	r0, [sp, #20]
 8016d92:	2800      	cmp	r0, #0
 8016d94:	f43f aef6 	beq.w	8016b84 <_strtod_l+0x43c>
 8016d98:	9b07      	ldr	r3, [sp, #28]
 8016d9a:	691a      	ldr	r2, [r3, #16]
 8016d9c:	3202      	adds	r2, #2
 8016d9e:	f103 010c 	add.w	r1, r3, #12
 8016da2:	0092      	lsls	r2, r2, #2
 8016da4:	300c      	adds	r0, #12
 8016da6:	f7fe fcef 	bl	8015788 <memcpy>
 8016daa:	aa1e      	add	r2, sp, #120	; 0x78
 8016dac:	a91d      	add	r1, sp, #116	; 0x74
 8016dae:	ec4b ab10 	vmov	d0, sl, fp
 8016db2:	4648      	mov	r0, r9
 8016db4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8016db8:	f002 fb0e 	bl	80193d8 <__d2b>
 8016dbc:	901c      	str	r0, [sp, #112]	; 0x70
 8016dbe:	2800      	cmp	r0, #0
 8016dc0:	f43f aee0 	beq.w	8016b84 <_strtod_l+0x43c>
 8016dc4:	2101      	movs	r1, #1
 8016dc6:	4648      	mov	r0, r9
 8016dc8:	f002 f8d6 	bl	8018f78 <__i2b>
 8016dcc:	4680      	mov	r8, r0
 8016dce:	2800      	cmp	r0, #0
 8016dd0:	f43f aed8 	beq.w	8016b84 <_strtod_l+0x43c>
 8016dd4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8016dd6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8016dd8:	2e00      	cmp	r6, #0
 8016dda:	bfab      	itete	ge
 8016ddc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8016dde:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8016de0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8016de2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8016de4:	bfac      	ite	ge
 8016de6:	18f7      	addge	r7, r6, r3
 8016de8:	1b9d      	sublt	r5, r3, r6
 8016dea:	9b04      	ldr	r3, [sp, #16]
 8016dec:	1af6      	subs	r6, r6, r3
 8016dee:	4416      	add	r6, r2
 8016df0:	4b63      	ldr	r3, [pc, #396]	; (8016f80 <_strtod_l+0x838>)
 8016df2:	3e01      	subs	r6, #1
 8016df4:	429e      	cmp	r6, r3
 8016df6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8016dfa:	f280 80af 	bge.w	8016f5c <_strtod_l+0x814>
 8016dfe:	1b9b      	subs	r3, r3, r6
 8016e00:	2b1f      	cmp	r3, #31
 8016e02:	eba2 0203 	sub.w	r2, r2, r3
 8016e06:	f04f 0101 	mov.w	r1, #1
 8016e0a:	f300 809b 	bgt.w	8016f44 <_strtod_l+0x7fc>
 8016e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8016e12:	930f      	str	r3, [sp, #60]	; 0x3c
 8016e14:	2300      	movs	r3, #0
 8016e16:	930a      	str	r3, [sp, #40]	; 0x28
 8016e18:	18be      	adds	r6, r7, r2
 8016e1a:	9b04      	ldr	r3, [sp, #16]
 8016e1c:	42b7      	cmp	r7, r6
 8016e1e:	4415      	add	r5, r2
 8016e20:	441d      	add	r5, r3
 8016e22:	463b      	mov	r3, r7
 8016e24:	bfa8      	it	ge
 8016e26:	4633      	movge	r3, r6
 8016e28:	42ab      	cmp	r3, r5
 8016e2a:	bfa8      	it	ge
 8016e2c:	462b      	movge	r3, r5
 8016e2e:	2b00      	cmp	r3, #0
 8016e30:	bfc2      	ittt	gt
 8016e32:	1af6      	subgt	r6, r6, r3
 8016e34:	1aed      	subgt	r5, r5, r3
 8016e36:	1aff      	subgt	r7, r7, r3
 8016e38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016e3a:	b1bb      	cbz	r3, 8016e6c <_strtod_l+0x724>
 8016e3c:	4641      	mov	r1, r8
 8016e3e:	461a      	mov	r2, r3
 8016e40:	4648      	mov	r0, r9
 8016e42:	f002 f939 	bl	80190b8 <__pow5mult>
 8016e46:	4680      	mov	r8, r0
 8016e48:	2800      	cmp	r0, #0
 8016e4a:	f43f ae9b 	beq.w	8016b84 <_strtod_l+0x43c>
 8016e4e:	4601      	mov	r1, r0
 8016e50:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8016e52:	4648      	mov	r0, r9
 8016e54:	f002 f899 	bl	8018f8a <__multiply>
 8016e58:	900c      	str	r0, [sp, #48]	; 0x30
 8016e5a:	2800      	cmp	r0, #0
 8016e5c:	f43f ae92 	beq.w	8016b84 <_strtod_l+0x43c>
 8016e60:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016e62:	4648      	mov	r0, r9
 8016e64:	f001 ffaa 	bl	8018dbc <_Bfree>
 8016e68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016e6a:	931c      	str	r3, [sp, #112]	; 0x70
 8016e6c:	2e00      	cmp	r6, #0
 8016e6e:	dc7a      	bgt.n	8016f66 <_strtod_l+0x81e>
 8016e70:	9b06      	ldr	r3, [sp, #24]
 8016e72:	2b00      	cmp	r3, #0
 8016e74:	dd08      	ble.n	8016e88 <_strtod_l+0x740>
 8016e76:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8016e78:	9905      	ldr	r1, [sp, #20]
 8016e7a:	4648      	mov	r0, r9
 8016e7c:	f002 f91c 	bl	80190b8 <__pow5mult>
 8016e80:	9005      	str	r0, [sp, #20]
 8016e82:	2800      	cmp	r0, #0
 8016e84:	f43f ae7e 	beq.w	8016b84 <_strtod_l+0x43c>
 8016e88:	2d00      	cmp	r5, #0
 8016e8a:	dd08      	ble.n	8016e9e <_strtod_l+0x756>
 8016e8c:	462a      	mov	r2, r5
 8016e8e:	9905      	ldr	r1, [sp, #20]
 8016e90:	4648      	mov	r0, r9
 8016e92:	f002 f95f 	bl	8019154 <__lshift>
 8016e96:	9005      	str	r0, [sp, #20]
 8016e98:	2800      	cmp	r0, #0
 8016e9a:	f43f ae73 	beq.w	8016b84 <_strtod_l+0x43c>
 8016e9e:	2f00      	cmp	r7, #0
 8016ea0:	dd08      	ble.n	8016eb4 <_strtod_l+0x76c>
 8016ea2:	4641      	mov	r1, r8
 8016ea4:	463a      	mov	r2, r7
 8016ea6:	4648      	mov	r0, r9
 8016ea8:	f002 f954 	bl	8019154 <__lshift>
 8016eac:	4680      	mov	r8, r0
 8016eae:	2800      	cmp	r0, #0
 8016eb0:	f43f ae68 	beq.w	8016b84 <_strtod_l+0x43c>
 8016eb4:	9a05      	ldr	r2, [sp, #20]
 8016eb6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016eb8:	4648      	mov	r0, r9
 8016eba:	f002 f9b9 	bl	8019230 <__mdiff>
 8016ebe:	4604      	mov	r4, r0
 8016ec0:	2800      	cmp	r0, #0
 8016ec2:	f43f ae5f 	beq.w	8016b84 <_strtod_l+0x43c>
 8016ec6:	68c3      	ldr	r3, [r0, #12]
 8016ec8:	930c      	str	r3, [sp, #48]	; 0x30
 8016eca:	2300      	movs	r3, #0
 8016ecc:	60c3      	str	r3, [r0, #12]
 8016ece:	4641      	mov	r1, r8
 8016ed0:	f002 f994 	bl	80191fc <__mcmp>
 8016ed4:	2800      	cmp	r0, #0
 8016ed6:	da55      	bge.n	8016f84 <_strtod_l+0x83c>
 8016ed8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016eda:	b9e3      	cbnz	r3, 8016f16 <_strtod_l+0x7ce>
 8016edc:	f1ba 0f00 	cmp.w	sl, #0
 8016ee0:	d119      	bne.n	8016f16 <_strtod_l+0x7ce>
 8016ee2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016ee6:	b9b3      	cbnz	r3, 8016f16 <_strtod_l+0x7ce>
 8016ee8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016eec:	0d1b      	lsrs	r3, r3, #20
 8016eee:	051b      	lsls	r3, r3, #20
 8016ef0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8016ef4:	d90f      	bls.n	8016f16 <_strtod_l+0x7ce>
 8016ef6:	6963      	ldr	r3, [r4, #20]
 8016ef8:	b913      	cbnz	r3, 8016f00 <_strtod_l+0x7b8>
 8016efa:	6923      	ldr	r3, [r4, #16]
 8016efc:	2b01      	cmp	r3, #1
 8016efe:	dd0a      	ble.n	8016f16 <_strtod_l+0x7ce>
 8016f00:	4621      	mov	r1, r4
 8016f02:	2201      	movs	r2, #1
 8016f04:	4648      	mov	r0, r9
 8016f06:	f002 f925 	bl	8019154 <__lshift>
 8016f0a:	4641      	mov	r1, r8
 8016f0c:	4604      	mov	r4, r0
 8016f0e:	f002 f975 	bl	80191fc <__mcmp>
 8016f12:	2800      	cmp	r0, #0
 8016f14:	dc67      	bgt.n	8016fe6 <_strtod_l+0x89e>
 8016f16:	9b04      	ldr	r3, [sp, #16]
 8016f18:	2b00      	cmp	r3, #0
 8016f1a:	d171      	bne.n	8017000 <_strtod_l+0x8b8>
 8016f1c:	e63d      	b.n	8016b9a <_strtod_l+0x452>
 8016f1e:	f018 0f01 	tst.w	r8, #1
 8016f22:	d004      	beq.n	8016f2e <_strtod_l+0x7e6>
 8016f24:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016f28:	f7f1 fa9e 	bl	8008468 <__aeabi_dmul>
 8016f2c:	2301      	movs	r3, #1
 8016f2e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016f32:	3508      	adds	r5, #8
 8016f34:	e6e5      	b.n	8016d02 <_strtod_l+0x5ba>
 8016f36:	f04f 32ff 	mov.w	r2, #4294967295
 8016f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8016f3e:	ea03 0a0a 	and.w	sl, r3, sl
 8016f42:	e6ff      	b.n	8016d44 <_strtod_l+0x5fc>
 8016f44:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8016f48:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8016f4c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8016f50:	36e2      	adds	r6, #226	; 0xe2
 8016f52:	fa01 f306 	lsl.w	r3, r1, r6
 8016f56:	930a      	str	r3, [sp, #40]	; 0x28
 8016f58:	910f      	str	r1, [sp, #60]	; 0x3c
 8016f5a:	e75d      	b.n	8016e18 <_strtod_l+0x6d0>
 8016f5c:	2300      	movs	r3, #0
 8016f5e:	930a      	str	r3, [sp, #40]	; 0x28
 8016f60:	2301      	movs	r3, #1
 8016f62:	930f      	str	r3, [sp, #60]	; 0x3c
 8016f64:	e758      	b.n	8016e18 <_strtod_l+0x6d0>
 8016f66:	4632      	mov	r2, r6
 8016f68:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016f6a:	4648      	mov	r0, r9
 8016f6c:	f002 f8f2 	bl	8019154 <__lshift>
 8016f70:	901c      	str	r0, [sp, #112]	; 0x70
 8016f72:	2800      	cmp	r0, #0
 8016f74:	f47f af7c 	bne.w	8016e70 <_strtod_l+0x728>
 8016f78:	e604      	b.n	8016b84 <_strtod_l+0x43c>
 8016f7a:	bf00      	nop
 8016f7c:	0801aaf8 	.word	0x0801aaf8
 8016f80:	fffffc02 	.word	0xfffffc02
 8016f84:	465d      	mov	r5, fp
 8016f86:	f040 8086 	bne.w	8017096 <_strtod_l+0x94e>
 8016f8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016f8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016f90:	b32a      	cbz	r2, 8016fde <_strtod_l+0x896>
 8016f92:	4aaf      	ldr	r2, [pc, #700]	; (8017250 <_strtod_l+0xb08>)
 8016f94:	4293      	cmp	r3, r2
 8016f96:	d153      	bne.n	8017040 <_strtod_l+0x8f8>
 8016f98:	9b04      	ldr	r3, [sp, #16]
 8016f9a:	4650      	mov	r0, sl
 8016f9c:	b1d3      	cbz	r3, 8016fd4 <_strtod_l+0x88c>
 8016f9e:	4aad      	ldr	r2, [pc, #692]	; (8017254 <_strtod_l+0xb0c>)
 8016fa0:	402a      	ands	r2, r5
 8016fa2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8016fa6:	f04f 31ff 	mov.w	r1, #4294967295
 8016faa:	d816      	bhi.n	8016fda <_strtod_l+0x892>
 8016fac:	0d12      	lsrs	r2, r2, #20
 8016fae:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8016fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8016fb6:	4298      	cmp	r0, r3
 8016fb8:	d142      	bne.n	8017040 <_strtod_l+0x8f8>
 8016fba:	4ba7      	ldr	r3, [pc, #668]	; (8017258 <_strtod_l+0xb10>)
 8016fbc:	429d      	cmp	r5, r3
 8016fbe:	d102      	bne.n	8016fc6 <_strtod_l+0x87e>
 8016fc0:	3001      	adds	r0, #1
 8016fc2:	f43f addf 	beq.w	8016b84 <_strtod_l+0x43c>
 8016fc6:	4ba3      	ldr	r3, [pc, #652]	; (8017254 <_strtod_l+0xb0c>)
 8016fc8:	402b      	ands	r3, r5
 8016fca:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8016fce:	f04f 0a00 	mov.w	sl, #0
 8016fd2:	e7a0      	b.n	8016f16 <_strtod_l+0x7ce>
 8016fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8016fd8:	e7ed      	b.n	8016fb6 <_strtod_l+0x86e>
 8016fda:	460b      	mov	r3, r1
 8016fdc:	e7eb      	b.n	8016fb6 <_strtod_l+0x86e>
 8016fde:	bb7b      	cbnz	r3, 8017040 <_strtod_l+0x8f8>
 8016fe0:	f1ba 0f00 	cmp.w	sl, #0
 8016fe4:	d12c      	bne.n	8017040 <_strtod_l+0x8f8>
 8016fe6:	9904      	ldr	r1, [sp, #16]
 8016fe8:	4a9a      	ldr	r2, [pc, #616]	; (8017254 <_strtod_l+0xb0c>)
 8016fea:	465b      	mov	r3, fp
 8016fec:	b1f1      	cbz	r1, 801702c <_strtod_l+0x8e4>
 8016fee:	ea02 010b 	and.w	r1, r2, fp
 8016ff2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8016ff6:	dc19      	bgt.n	801702c <_strtod_l+0x8e4>
 8016ff8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8016ffc:	f77f ae5b 	ble.w	8016cb6 <_strtod_l+0x56e>
 8017000:	4a96      	ldr	r2, [pc, #600]	; (801725c <_strtod_l+0xb14>)
 8017002:	2300      	movs	r3, #0
 8017004:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8017008:	4650      	mov	r0, sl
 801700a:	4659      	mov	r1, fp
 801700c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8017010:	f7f1 fa2a 	bl	8008468 <__aeabi_dmul>
 8017014:	4682      	mov	sl, r0
 8017016:	468b      	mov	fp, r1
 8017018:	2900      	cmp	r1, #0
 801701a:	f47f adbe 	bne.w	8016b9a <_strtod_l+0x452>
 801701e:	2800      	cmp	r0, #0
 8017020:	f47f adbb 	bne.w	8016b9a <_strtod_l+0x452>
 8017024:	2322      	movs	r3, #34	; 0x22
 8017026:	f8c9 3000 	str.w	r3, [r9]
 801702a:	e5b6      	b.n	8016b9a <_strtod_l+0x452>
 801702c:	4013      	ands	r3, r2
 801702e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8017032:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8017036:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801703a:	f04f 3aff 	mov.w	sl, #4294967295
 801703e:	e76a      	b.n	8016f16 <_strtod_l+0x7ce>
 8017040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017042:	b193      	cbz	r3, 801706a <_strtod_l+0x922>
 8017044:	422b      	tst	r3, r5
 8017046:	f43f af66 	beq.w	8016f16 <_strtod_l+0x7ce>
 801704a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801704c:	9a04      	ldr	r2, [sp, #16]
 801704e:	4650      	mov	r0, sl
 8017050:	4659      	mov	r1, fp
 8017052:	b173      	cbz	r3, 8017072 <_strtod_l+0x92a>
 8017054:	f7ff fb5a 	bl	801670c <sulp>
 8017058:	4602      	mov	r2, r0
 801705a:	460b      	mov	r3, r1
 801705c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017060:	f7f1 f84c 	bl	80080fc <__adddf3>
 8017064:	4682      	mov	sl, r0
 8017066:	468b      	mov	fp, r1
 8017068:	e755      	b.n	8016f16 <_strtod_l+0x7ce>
 801706a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801706c:	ea13 0f0a 	tst.w	r3, sl
 8017070:	e7e9      	b.n	8017046 <_strtod_l+0x8fe>
 8017072:	f7ff fb4b 	bl	801670c <sulp>
 8017076:	4602      	mov	r2, r0
 8017078:	460b      	mov	r3, r1
 801707a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801707e:	f7f1 f83b 	bl	80080f8 <__aeabi_dsub>
 8017082:	2200      	movs	r2, #0
 8017084:	2300      	movs	r3, #0
 8017086:	4682      	mov	sl, r0
 8017088:	468b      	mov	fp, r1
 801708a:	f7f1 fc55 	bl	8008938 <__aeabi_dcmpeq>
 801708e:	2800      	cmp	r0, #0
 8017090:	f47f ae11 	bne.w	8016cb6 <_strtod_l+0x56e>
 8017094:	e73f      	b.n	8016f16 <_strtod_l+0x7ce>
 8017096:	4641      	mov	r1, r8
 8017098:	4620      	mov	r0, r4
 801709a:	f002 f9ec 	bl	8019476 <__ratio>
 801709e:	ec57 6b10 	vmov	r6, r7, d0
 80170a2:	2200      	movs	r2, #0
 80170a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80170a8:	ee10 0a10 	vmov	r0, s0
 80170ac:	4639      	mov	r1, r7
 80170ae:	f7f1 fc57 	bl	8008960 <__aeabi_dcmple>
 80170b2:	2800      	cmp	r0, #0
 80170b4:	d077      	beq.n	80171a6 <_strtod_l+0xa5e>
 80170b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80170b8:	2b00      	cmp	r3, #0
 80170ba:	d04a      	beq.n	8017152 <_strtod_l+0xa0a>
 80170bc:	4b68      	ldr	r3, [pc, #416]	; (8017260 <_strtod_l+0xb18>)
 80170be:	2200      	movs	r2, #0
 80170c0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80170c4:	4f66      	ldr	r7, [pc, #408]	; (8017260 <_strtod_l+0xb18>)
 80170c6:	2600      	movs	r6, #0
 80170c8:	4b62      	ldr	r3, [pc, #392]	; (8017254 <_strtod_l+0xb0c>)
 80170ca:	402b      	ands	r3, r5
 80170cc:	930f      	str	r3, [sp, #60]	; 0x3c
 80170ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80170d0:	4b64      	ldr	r3, [pc, #400]	; (8017264 <_strtod_l+0xb1c>)
 80170d2:	429a      	cmp	r2, r3
 80170d4:	f040 80ce 	bne.w	8017274 <_strtod_l+0xb2c>
 80170d8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80170dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80170e0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80170e4:	ec4b ab10 	vmov	d0, sl, fp
 80170e8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80170ec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80170f0:	f002 f8fc 	bl	80192ec <__ulp>
 80170f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80170f8:	ec53 2b10 	vmov	r2, r3, d0
 80170fc:	f7f1 f9b4 	bl	8008468 <__aeabi_dmul>
 8017100:	4652      	mov	r2, sl
 8017102:	465b      	mov	r3, fp
 8017104:	f7f0 fffa 	bl	80080fc <__adddf3>
 8017108:	460b      	mov	r3, r1
 801710a:	4952      	ldr	r1, [pc, #328]	; (8017254 <_strtod_l+0xb0c>)
 801710c:	4a56      	ldr	r2, [pc, #344]	; (8017268 <_strtod_l+0xb20>)
 801710e:	4019      	ands	r1, r3
 8017110:	4291      	cmp	r1, r2
 8017112:	4682      	mov	sl, r0
 8017114:	d95b      	bls.n	80171ce <_strtod_l+0xa86>
 8017116:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017118:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801711c:	4293      	cmp	r3, r2
 801711e:	d103      	bne.n	8017128 <_strtod_l+0x9e0>
 8017120:	9b08      	ldr	r3, [sp, #32]
 8017122:	3301      	adds	r3, #1
 8017124:	f43f ad2e 	beq.w	8016b84 <_strtod_l+0x43c>
 8017128:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8017258 <_strtod_l+0xb10>
 801712c:	f04f 3aff 	mov.w	sl, #4294967295
 8017130:	991c      	ldr	r1, [sp, #112]	; 0x70
 8017132:	4648      	mov	r0, r9
 8017134:	f001 fe42 	bl	8018dbc <_Bfree>
 8017138:	9905      	ldr	r1, [sp, #20]
 801713a:	4648      	mov	r0, r9
 801713c:	f001 fe3e 	bl	8018dbc <_Bfree>
 8017140:	4641      	mov	r1, r8
 8017142:	4648      	mov	r0, r9
 8017144:	f001 fe3a 	bl	8018dbc <_Bfree>
 8017148:	4621      	mov	r1, r4
 801714a:	4648      	mov	r0, r9
 801714c:	f001 fe36 	bl	8018dbc <_Bfree>
 8017150:	e619      	b.n	8016d86 <_strtod_l+0x63e>
 8017152:	f1ba 0f00 	cmp.w	sl, #0
 8017156:	d11a      	bne.n	801718e <_strtod_l+0xa46>
 8017158:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801715c:	b9eb      	cbnz	r3, 801719a <_strtod_l+0xa52>
 801715e:	2200      	movs	r2, #0
 8017160:	4b3f      	ldr	r3, [pc, #252]	; (8017260 <_strtod_l+0xb18>)
 8017162:	4630      	mov	r0, r6
 8017164:	4639      	mov	r1, r7
 8017166:	f7f1 fbf1 	bl	800894c <__aeabi_dcmplt>
 801716a:	b9c8      	cbnz	r0, 80171a0 <_strtod_l+0xa58>
 801716c:	4630      	mov	r0, r6
 801716e:	4639      	mov	r1, r7
 8017170:	2200      	movs	r2, #0
 8017172:	4b3e      	ldr	r3, [pc, #248]	; (801726c <_strtod_l+0xb24>)
 8017174:	f7f1 f978 	bl	8008468 <__aeabi_dmul>
 8017178:	4606      	mov	r6, r0
 801717a:	460f      	mov	r7, r1
 801717c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8017180:	9618      	str	r6, [sp, #96]	; 0x60
 8017182:	9319      	str	r3, [sp, #100]	; 0x64
 8017184:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8017188:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801718c:	e79c      	b.n	80170c8 <_strtod_l+0x980>
 801718e:	f1ba 0f01 	cmp.w	sl, #1
 8017192:	d102      	bne.n	801719a <_strtod_l+0xa52>
 8017194:	2d00      	cmp	r5, #0
 8017196:	f43f ad8e 	beq.w	8016cb6 <_strtod_l+0x56e>
 801719a:	2200      	movs	r2, #0
 801719c:	4b34      	ldr	r3, [pc, #208]	; (8017270 <_strtod_l+0xb28>)
 801719e:	e78f      	b.n	80170c0 <_strtod_l+0x978>
 80171a0:	2600      	movs	r6, #0
 80171a2:	4f32      	ldr	r7, [pc, #200]	; (801726c <_strtod_l+0xb24>)
 80171a4:	e7ea      	b.n	801717c <_strtod_l+0xa34>
 80171a6:	4b31      	ldr	r3, [pc, #196]	; (801726c <_strtod_l+0xb24>)
 80171a8:	4630      	mov	r0, r6
 80171aa:	4639      	mov	r1, r7
 80171ac:	2200      	movs	r2, #0
 80171ae:	f7f1 f95b 	bl	8008468 <__aeabi_dmul>
 80171b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80171b4:	4606      	mov	r6, r0
 80171b6:	460f      	mov	r7, r1
 80171b8:	b933      	cbnz	r3, 80171c8 <_strtod_l+0xa80>
 80171ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80171be:	9010      	str	r0, [sp, #64]	; 0x40
 80171c0:	9311      	str	r3, [sp, #68]	; 0x44
 80171c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80171c6:	e7df      	b.n	8017188 <_strtod_l+0xa40>
 80171c8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80171cc:	e7f9      	b.n	80171c2 <_strtod_l+0xa7a>
 80171ce:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80171d2:	9b04      	ldr	r3, [sp, #16]
 80171d4:	2b00      	cmp	r3, #0
 80171d6:	d1ab      	bne.n	8017130 <_strtod_l+0x9e8>
 80171d8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80171dc:	0d1b      	lsrs	r3, r3, #20
 80171de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80171e0:	051b      	lsls	r3, r3, #20
 80171e2:	429a      	cmp	r2, r3
 80171e4:	465d      	mov	r5, fp
 80171e6:	d1a3      	bne.n	8017130 <_strtod_l+0x9e8>
 80171e8:	4639      	mov	r1, r7
 80171ea:	4630      	mov	r0, r6
 80171ec:	f7f1 fbec 	bl	80089c8 <__aeabi_d2iz>
 80171f0:	f7f1 f8d0 	bl	8008394 <__aeabi_i2d>
 80171f4:	460b      	mov	r3, r1
 80171f6:	4602      	mov	r2, r0
 80171f8:	4639      	mov	r1, r7
 80171fa:	4630      	mov	r0, r6
 80171fc:	f7f0 ff7c 	bl	80080f8 <__aeabi_dsub>
 8017200:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017202:	4606      	mov	r6, r0
 8017204:	460f      	mov	r7, r1
 8017206:	b933      	cbnz	r3, 8017216 <_strtod_l+0xace>
 8017208:	f1ba 0f00 	cmp.w	sl, #0
 801720c:	d103      	bne.n	8017216 <_strtod_l+0xace>
 801720e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8017212:	2d00      	cmp	r5, #0
 8017214:	d06d      	beq.n	80172f2 <_strtod_l+0xbaa>
 8017216:	a30a      	add	r3, pc, #40	; (adr r3, 8017240 <_strtod_l+0xaf8>)
 8017218:	e9d3 2300 	ldrd	r2, r3, [r3]
 801721c:	4630      	mov	r0, r6
 801721e:	4639      	mov	r1, r7
 8017220:	f7f1 fb94 	bl	800894c <__aeabi_dcmplt>
 8017224:	2800      	cmp	r0, #0
 8017226:	f47f acb8 	bne.w	8016b9a <_strtod_l+0x452>
 801722a:	a307      	add	r3, pc, #28	; (adr r3, 8017248 <_strtod_l+0xb00>)
 801722c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017230:	4630      	mov	r0, r6
 8017232:	4639      	mov	r1, r7
 8017234:	f7f1 fba8 	bl	8008988 <__aeabi_dcmpgt>
 8017238:	2800      	cmp	r0, #0
 801723a:	f43f af79 	beq.w	8017130 <_strtod_l+0x9e8>
 801723e:	e4ac      	b.n	8016b9a <_strtod_l+0x452>
 8017240:	94a03595 	.word	0x94a03595
 8017244:	3fdfffff 	.word	0x3fdfffff
 8017248:	35afe535 	.word	0x35afe535
 801724c:	3fe00000 	.word	0x3fe00000
 8017250:	000fffff 	.word	0x000fffff
 8017254:	7ff00000 	.word	0x7ff00000
 8017258:	7fefffff 	.word	0x7fefffff
 801725c:	39500000 	.word	0x39500000
 8017260:	3ff00000 	.word	0x3ff00000
 8017264:	7fe00000 	.word	0x7fe00000
 8017268:	7c9fffff 	.word	0x7c9fffff
 801726c:	3fe00000 	.word	0x3fe00000
 8017270:	bff00000 	.word	0xbff00000
 8017274:	9b04      	ldr	r3, [sp, #16]
 8017276:	b333      	cbz	r3, 80172c6 <_strtod_l+0xb7e>
 8017278:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801727a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801727e:	d822      	bhi.n	80172c6 <_strtod_l+0xb7e>
 8017280:	a327      	add	r3, pc, #156	; (adr r3, 8017320 <_strtod_l+0xbd8>)
 8017282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017286:	4630      	mov	r0, r6
 8017288:	4639      	mov	r1, r7
 801728a:	f7f1 fb69 	bl	8008960 <__aeabi_dcmple>
 801728e:	b1a0      	cbz	r0, 80172ba <_strtod_l+0xb72>
 8017290:	4639      	mov	r1, r7
 8017292:	4630      	mov	r0, r6
 8017294:	f7f1 fbc0 	bl	8008a18 <__aeabi_d2uiz>
 8017298:	2800      	cmp	r0, #0
 801729a:	bf08      	it	eq
 801729c:	2001      	moveq	r0, #1
 801729e:	f7f1 f869 	bl	8008374 <__aeabi_ui2d>
 80172a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80172a4:	4606      	mov	r6, r0
 80172a6:	460f      	mov	r7, r1
 80172a8:	bb03      	cbnz	r3, 80172ec <_strtod_l+0xba4>
 80172aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80172ae:	9012      	str	r0, [sp, #72]	; 0x48
 80172b0:	9313      	str	r3, [sp, #76]	; 0x4c
 80172b2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80172b6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80172ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80172bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80172be:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80172c2:	1a9b      	subs	r3, r3, r2
 80172c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80172c6:	ed9d 0b08 	vldr	d0, [sp, #32]
 80172ca:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80172ce:	f002 f80d 	bl	80192ec <__ulp>
 80172d2:	4650      	mov	r0, sl
 80172d4:	ec53 2b10 	vmov	r2, r3, d0
 80172d8:	4659      	mov	r1, fp
 80172da:	f7f1 f8c5 	bl	8008468 <__aeabi_dmul>
 80172de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80172e2:	f7f0 ff0b 	bl	80080fc <__adddf3>
 80172e6:	4682      	mov	sl, r0
 80172e8:	468b      	mov	fp, r1
 80172ea:	e772      	b.n	80171d2 <_strtod_l+0xa8a>
 80172ec:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80172f0:	e7df      	b.n	80172b2 <_strtod_l+0xb6a>
 80172f2:	a30d      	add	r3, pc, #52	; (adr r3, 8017328 <_strtod_l+0xbe0>)
 80172f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80172f8:	f7f1 fb28 	bl	800894c <__aeabi_dcmplt>
 80172fc:	e79c      	b.n	8017238 <_strtod_l+0xaf0>
 80172fe:	2300      	movs	r3, #0
 8017300:	930d      	str	r3, [sp, #52]	; 0x34
 8017302:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8017304:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8017306:	6013      	str	r3, [r2, #0]
 8017308:	f7ff ba61 	b.w	80167ce <_strtod_l+0x86>
 801730c:	2b65      	cmp	r3, #101	; 0x65
 801730e:	f04f 0200 	mov.w	r2, #0
 8017312:	f43f ab4e 	beq.w	80169b2 <_strtod_l+0x26a>
 8017316:	2101      	movs	r1, #1
 8017318:	4614      	mov	r4, r2
 801731a:	9104      	str	r1, [sp, #16]
 801731c:	f7ff bacb 	b.w	80168b6 <_strtod_l+0x16e>
 8017320:	ffc00000 	.word	0xffc00000
 8017324:	41dfffff 	.word	0x41dfffff
 8017328:	94a03595 	.word	0x94a03595
 801732c:	3fcfffff 	.word	0x3fcfffff

08017330 <_strtod_r>:
 8017330:	4b05      	ldr	r3, [pc, #20]	; (8017348 <_strtod_r+0x18>)
 8017332:	681b      	ldr	r3, [r3, #0]
 8017334:	b410      	push	{r4}
 8017336:	6a1b      	ldr	r3, [r3, #32]
 8017338:	4c04      	ldr	r4, [pc, #16]	; (801734c <_strtod_r+0x1c>)
 801733a:	2b00      	cmp	r3, #0
 801733c:	bf08      	it	eq
 801733e:	4623      	moveq	r3, r4
 8017340:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017344:	f7ff ba00 	b.w	8016748 <_strtod_l>
 8017348:	2000002c 	.word	0x2000002c
 801734c:	20000090 	.word	0x20000090

08017350 <_strtol_l.isra.0>:
 8017350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017354:	4680      	mov	r8, r0
 8017356:	4689      	mov	r9, r1
 8017358:	4692      	mov	sl, r2
 801735a:	461e      	mov	r6, r3
 801735c:	460f      	mov	r7, r1
 801735e:	463d      	mov	r5, r7
 8017360:	9808      	ldr	r0, [sp, #32]
 8017362:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017366:	f001 fc55 	bl	8018c14 <__locale_ctype_ptr_l>
 801736a:	4420      	add	r0, r4
 801736c:	7843      	ldrb	r3, [r0, #1]
 801736e:	f013 0308 	ands.w	r3, r3, #8
 8017372:	d132      	bne.n	80173da <_strtol_l.isra.0+0x8a>
 8017374:	2c2d      	cmp	r4, #45	; 0x2d
 8017376:	d132      	bne.n	80173de <_strtol_l.isra.0+0x8e>
 8017378:	787c      	ldrb	r4, [r7, #1]
 801737a:	1cbd      	adds	r5, r7, #2
 801737c:	2201      	movs	r2, #1
 801737e:	2e00      	cmp	r6, #0
 8017380:	d05d      	beq.n	801743e <_strtol_l.isra.0+0xee>
 8017382:	2e10      	cmp	r6, #16
 8017384:	d109      	bne.n	801739a <_strtol_l.isra.0+0x4a>
 8017386:	2c30      	cmp	r4, #48	; 0x30
 8017388:	d107      	bne.n	801739a <_strtol_l.isra.0+0x4a>
 801738a:	782b      	ldrb	r3, [r5, #0]
 801738c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017390:	2b58      	cmp	r3, #88	; 0x58
 8017392:	d14f      	bne.n	8017434 <_strtol_l.isra.0+0xe4>
 8017394:	786c      	ldrb	r4, [r5, #1]
 8017396:	2610      	movs	r6, #16
 8017398:	3502      	adds	r5, #2
 801739a:	2a00      	cmp	r2, #0
 801739c:	bf14      	ite	ne
 801739e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80173a2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80173a6:	2700      	movs	r7, #0
 80173a8:	fbb1 fcf6 	udiv	ip, r1, r6
 80173ac:	4638      	mov	r0, r7
 80173ae:	fb06 1e1c 	mls	lr, r6, ip, r1
 80173b2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80173b6:	2b09      	cmp	r3, #9
 80173b8:	d817      	bhi.n	80173ea <_strtol_l.isra.0+0x9a>
 80173ba:	461c      	mov	r4, r3
 80173bc:	42a6      	cmp	r6, r4
 80173be:	dd23      	ble.n	8017408 <_strtol_l.isra.0+0xb8>
 80173c0:	1c7b      	adds	r3, r7, #1
 80173c2:	d007      	beq.n	80173d4 <_strtol_l.isra.0+0x84>
 80173c4:	4584      	cmp	ip, r0
 80173c6:	d31c      	bcc.n	8017402 <_strtol_l.isra.0+0xb2>
 80173c8:	d101      	bne.n	80173ce <_strtol_l.isra.0+0x7e>
 80173ca:	45a6      	cmp	lr, r4
 80173cc:	db19      	blt.n	8017402 <_strtol_l.isra.0+0xb2>
 80173ce:	fb00 4006 	mla	r0, r0, r6, r4
 80173d2:	2701      	movs	r7, #1
 80173d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80173d8:	e7eb      	b.n	80173b2 <_strtol_l.isra.0+0x62>
 80173da:	462f      	mov	r7, r5
 80173dc:	e7bf      	b.n	801735e <_strtol_l.isra.0+0xe>
 80173de:	2c2b      	cmp	r4, #43	; 0x2b
 80173e0:	bf04      	itt	eq
 80173e2:	1cbd      	addeq	r5, r7, #2
 80173e4:	787c      	ldrbeq	r4, [r7, #1]
 80173e6:	461a      	mov	r2, r3
 80173e8:	e7c9      	b.n	801737e <_strtol_l.isra.0+0x2e>
 80173ea:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80173ee:	2b19      	cmp	r3, #25
 80173f0:	d801      	bhi.n	80173f6 <_strtol_l.isra.0+0xa6>
 80173f2:	3c37      	subs	r4, #55	; 0x37
 80173f4:	e7e2      	b.n	80173bc <_strtol_l.isra.0+0x6c>
 80173f6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80173fa:	2b19      	cmp	r3, #25
 80173fc:	d804      	bhi.n	8017408 <_strtol_l.isra.0+0xb8>
 80173fe:	3c57      	subs	r4, #87	; 0x57
 8017400:	e7dc      	b.n	80173bc <_strtol_l.isra.0+0x6c>
 8017402:	f04f 37ff 	mov.w	r7, #4294967295
 8017406:	e7e5      	b.n	80173d4 <_strtol_l.isra.0+0x84>
 8017408:	1c7b      	adds	r3, r7, #1
 801740a:	d108      	bne.n	801741e <_strtol_l.isra.0+0xce>
 801740c:	2322      	movs	r3, #34	; 0x22
 801740e:	f8c8 3000 	str.w	r3, [r8]
 8017412:	4608      	mov	r0, r1
 8017414:	f1ba 0f00 	cmp.w	sl, #0
 8017418:	d107      	bne.n	801742a <_strtol_l.isra.0+0xda>
 801741a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801741e:	b102      	cbz	r2, 8017422 <_strtol_l.isra.0+0xd2>
 8017420:	4240      	negs	r0, r0
 8017422:	f1ba 0f00 	cmp.w	sl, #0
 8017426:	d0f8      	beq.n	801741a <_strtol_l.isra.0+0xca>
 8017428:	b10f      	cbz	r7, 801742e <_strtol_l.isra.0+0xde>
 801742a:	f105 39ff 	add.w	r9, r5, #4294967295
 801742e:	f8ca 9000 	str.w	r9, [sl]
 8017432:	e7f2      	b.n	801741a <_strtol_l.isra.0+0xca>
 8017434:	2430      	movs	r4, #48	; 0x30
 8017436:	2e00      	cmp	r6, #0
 8017438:	d1af      	bne.n	801739a <_strtol_l.isra.0+0x4a>
 801743a:	2608      	movs	r6, #8
 801743c:	e7ad      	b.n	801739a <_strtol_l.isra.0+0x4a>
 801743e:	2c30      	cmp	r4, #48	; 0x30
 8017440:	d0a3      	beq.n	801738a <_strtol_l.isra.0+0x3a>
 8017442:	260a      	movs	r6, #10
 8017444:	e7a9      	b.n	801739a <_strtol_l.isra.0+0x4a>
	...

08017448 <_strtol_r>:
 8017448:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801744a:	4c06      	ldr	r4, [pc, #24]	; (8017464 <_strtol_r+0x1c>)
 801744c:	4d06      	ldr	r5, [pc, #24]	; (8017468 <_strtol_r+0x20>)
 801744e:	6824      	ldr	r4, [r4, #0]
 8017450:	6a24      	ldr	r4, [r4, #32]
 8017452:	2c00      	cmp	r4, #0
 8017454:	bf08      	it	eq
 8017456:	462c      	moveq	r4, r5
 8017458:	9400      	str	r4, [sp, #0]
 801745a:	f7ff ff79 	bl	8017350 <_strtol_l.isra.0>
 801745e:	b003      	add	sp, #12
 8017460:	bd30      	pop	{r4, r5, pc}
 8017462:	bf00      	nop
 8017464:	2000002c 	.word	0x2000002c
 8017468:	20000090 	.word	0x20000090

0801746c <__swbuf_r>:
 801746c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801746e:	460e      	mov	r6, r1
 8017470:	4614      	mov	r4, r2
 8017472:	4605      	mov	r5, r0
 8017474:	b118      	cbz	r0, 801747e <__swbuf_r+0x12>
 8017476:	6983      	ldr	r3, [r0, #24]
 8017478:	b90b      	cbnz	r3, 801747e <__swbuf_r+0x12>
 801747a:	f000 ffff 	bl	801847c <__sinit>
 801747e:	4b21      	ldr	r3, [pc, #132]	; (8017504 <__swbuf_r+0x98>)
 8017480:	429c      	cmp	r4, r3
 8017482:	d12a      	bne.n	80174da <__swbuf_r+0x6e>
 8017484:	686c      	ldr	r4, [r5, #4]
 8017486:	69a3      	ldr	r3, [r4, #24]
 8017488:	60a3      	str	r3, [r4, #8]
 801748a:	89a3      	ldrh	r3, [r4, #12]
 801748c:	071a      	lsls	r2, r3, #28
 801748e:	d52e      	bpl.n	80174ee <__swbuf_r+0x82>
 8017490:	6923      	ldr	r3, [r4, #16]
 8017492:	b363      	cbz	r3, 80174ee <__swbuf_r+0x82>
 8017494:	6923      	ldr	r3, [r4, #16]
 8017496:	6820      	ldr	r0, [r4, #0]
 8017498:	1ac0      	subs	r0, r0, r3
 801749a:	6963      	ldr	r3, [r4, #20]
 801749c:	b2f6      	uxtb	r6, r6
 801749e:	4283      	cmp	r3, r0
 80174a0:	4637      	mov	r7, r6
 80174a2:	dc04      	bgt.n	80174ae <__swbuf_r+0x42>
 80174a4:	4621      	mov	r1, r4
 80174a6:	4628      	mov	r0, r5
 80174a8:	f000 ff6c 	bl	8018384 <_fflush_r>
 80174ac:	bb28      	cbnz	r0, 80174fa <__swbuf_r+0x8e>
 80174ae:	68a3      	ldr	r3, [r4, #8]
 80174b0:	3b01      	subs	r3, #1
 80174b2:	60a3      	str	r3, [r4, #8]
 80174b4:	6823      	ldr	r3, [r4, #0]
 80174b6:	1c5a      	adds	r2, r3, #1
 80174b8:	6022      	str	r2, [r4, #0]
 80174ba:	701e      	strb	r6, [r3, #0]
 80174bc:	6963      	ldr	r3, [r4, #20]
 80174be:	3001      	adds	r0, #1
 80174c0:	4283      	cmp	r3, r0
 80174c2:	d004      	beq.n	80174ce <__swbuf_r+0x62>
 80174c4:	89a3      	ldrh	r3, [r4, #12]
 80174c6:	07db      	lsls	r3, r3, #31
 80174c8:	d519      	bpl.n	80174fe <__swbuf_r+0x92>
 80174ca:	2e0a      	cmp	r6, #10
 80174cc:	d117      	bne.n	80174fe <__swbuf_r+0x92>
 80174ce:	4621      	mov	r1, r4
 80174d0:	4628      	mov	r0, r5
 80174d2:	f000 ff57 	bl	8018384 <_fflush_r>
 80174d6:	b190      	cbz	r0, 80174fe <__swbuf_r+0x92>
 80174d8:	e00f      	b.n	80174fa <__swbuf_r+0x8e>
 80174da:	4b0b      	ldr	r3, [pc, #44]	; (8017508 <__swbuf_r+0x9c>)
 80174dc:	429c      	cmp	r4, r3
 80174de:	d101      	bne.n	80174e4 <__swbuf_r+0x78>
 80174e0:	68ac      	ldr	r4, [r5, #8]
 80174e2:	e7d0      	b.n	8017486 <__swbuf_r+0x1a>
 80174e4:	4b09      	ldr	r3, [pc, #36]	; (801750c <__swbuf_r+0xa0>)
 80174e6:	429c      	cmp	r4, r3
 80174e8:	bf08      	it	eq
 80174ea:	68ec      	ldreq	r4, [r5, #12]
 80174ec:	e7cb      	b.n	8017486 <__swbuf_r+0x1a>
 80174ee:	4621      	mov	r1, r4
 80174f0:	4628      	mov	r0, r5
 80174f2:	f000 f80d 	bl	8017510 <__swsetup_r>
 80174f6:	2800      	cmp	r0, #0
 80174f8:	d0cc      	beq.n	8017494 <__swbuf_r+0x28>
 80174fa:	f04f 37ff 	mov.w	r7, #4294967295
 80174fe:	4638      	mov	r0, r7
 8017500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017502:	bf00      	nop
 8017504:	0801ab50 	.word	0x0801ab50
 8017508:	0801ab70 	.word	0x0801ab70
 801750c:	0801ab30 	.word	0x0801ab30

08017510 <__swsetup_r>:
 8017510:	4b32      	ldr	r3, [pc, #200]	; (80175dc <__swsetup_r+0xcc>)
 8017512:	b570      	push	{r4, r5, r6, lr}
 8017514:	681d      	ldr	r5, [r3, #0]
 8017516:	4606      	mov	r6, r0
 8017518:	460c      	mov	r4, r1
 801751a:	b125      	cbz	r5, 8017526 <__swsetup_r+0x16>
 801751c:	69ab      	ldr	r3, [r5, #24]
 801751e:	b913      	cbnz	r3, 8017526 <__swsetup_r+0x16>
 8017520:	4628      	mov	r0, r5
 8017522:	f000 ffab 	bl	801847c <__sinit>
 8017526:	4b2e      	ldr	r3, [pc, #184]	; (80175e0 <__swsetup_r+0xd0>)
 8017528:	429c      	cmp	r4, r3
 801752a:	d10f      	bne.n	801754c <__swsetup_r+0x3c>
 801752c:	686c      	ldr	r4, [r5, #4]
 801752e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017532:	b29a      	uxth	r2, r3
 8017534:	0715      	lsls	r5, r2, #28
 8017536:	d42c      	bmi.n	8017592 <__swsetup_r+0x82>
 8017538:	06d0      	lsls	r0, r2, #27
 801753a:	d411      	bmi.n	8017560 <__swsetup_r+0x50>
 801753c:	2209      	movs	r2, #9
 801753e:	6032      	str	r2, [r6, #0]
 8017540:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017544:	81a3      	strh	r3, [r4, #12]
 8017546:	f04f 30ff 	mov.w	r0, #4294967295
 801754a:	e03e      	b.n	80175ca <__swsetup_r+0xba>
 801754c:	4b25      	ldr	r3, [pc, #148]	; (80175e4 <__swsetup_r+0xd4>)
 801754e:	429c      	cmp	r4, r3
 8017550:	d101      	bne.n	8017556 <__swsetup_r+0x46>
 8017552:	68ac      	ldr	r4, [r5, #8]
 8017554:	e7eb      	b.n	801752e <__swsetup_r+0x1e>
 8017556:	4b24      	ldr	r3, [pc, #144]	; (80175e8 <__swsetup_r+0xd8>)
 8017558:	429c      	cmp	r4, r3
 801755a:	bf08      	it	eq
 801755c:	68ec      	ldreq	r4, [r5, #12]
 801755e:	e7e6      	b.n	801752e <__swsetup_r+0x1e>
 8017560:	0751      	lsls	r1, r2, #29
 8017562:	d512      	bpl.n	801758a <__swsetup_r+0x7a>
 8017564:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017566:	b141      	cbz	r1, 801757a <__swsetup_r+0x6a>
 8017568:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801756c:	4299      	cmp	r1, r3
 801756e:	d002      	beq.n	8017576 <__swsetup_r+0x66>
 8017570:	4630      	mov	r0, r6
 8017572:	f001 fffd 	bl	8019570 <_free_r>
 8017576:	2300      	movs	r3, #0
 8017578:	6363      	str	r3, [r4, #52]	; 0x34
 801757a:	89a3      	ldrh	r3, [r4, #12]
 801757c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8017580:	81a3      	strh	r3, [r4, #12]
 8017582:	2300      	movs	r3, #0
 8017584:	6063      	str	r3, [r4, #4]
 8017586:	6923      	ldr	r3, [r4, #16]
 8017588:	6023      	str	r3, [r4, #0]
 801758a:	89a3      	ldrh	r3, [r4, #12]
 801758c:	f043 0308 	orr.w	r3, r3, #8
 8017590:	81a3      	strh	r3, [r4, #12]
 8017592:	6923      	ldr	r3, [r4, #16]
 8017594:	b94b      	cbnz	r3, 80175aa <__swsetup_r+0x9a>
 8017596:	89a3      	ldrh	r3, [r4, #12]
 8017598:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801759c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80175a0:	d003      	beq.n	80175aa <__swsetup_r+0x9a>
 80175a2:	4621      	mov	r1, r4
 80175a4:	4630      	mov	r0, r6
 80175a6:	f001 fb7b 	bl	8018ca0 <__smakebuf_r>
 80175aa:	89a2      	ldrh	r2, [r4, #12]
 80175ac:	f012 0301 	ands.w	r3, r2, #1
 80175b0:	d00c      	beq.n	80175cc <__swsetup_r+0xbc>
 80175b2:	2300      	movs	r3, #0
 80175b4:	60a3      	str	r3, [r4, #8]
 80175b6:	6963      	ldr	r3, [r4, #20]
 80175b8:	425b      	negs	r3, r3
 80175ba:	61a3      	str	r3, [r4, #24]
 80175bc:	6923      	ldr	r3, [r4, #16]
 80175be:	b953      	cbnz	r3, 80175d6 <__swsetup_r+0xc6>
 80175c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80175c4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80175c8:	d1ba      	bne.n	8017540 <__swsetup_r+0x30>
 80175ca:	bd70      	pop	{r4, r5, r6, pc}
 80175cc:	0792      	lsls	r2, r2, #30
 80175ce:	bf58      	it	pl
 80175d0:	6963      	ldrpl	r3, [r4, #20]
 80175d2:	60a3      	str	r3, [r4, #8]
 80175d4:	e7f2      	b.n	80175bc <__swsetup_r+0xac>
 80175d6:	2000      	movs	r0, #0
 80175d8:	e7f7      	b.n	80175ca <__swsetup_r+0xba>
 80175da:	bf00      	nop
 80175dc:	2000002c 	.word	0x2000002c
 80175e0:	0801ab50 	.word	0x0801ab50
 80175e4:	0801ab70 	.word	0x0801ab70
 80175e8:	0801ab30 	.word	0x0801ab30

080175ec <quorem>:
 80175ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80175f0:	6903      	ldr	r3, [r0, #16]
 80175f2:	690c      	ldr	r4, [r1, #16]
 80175f4:	42a3      	cmp	r3, r4
 80175f6:	4680      	mov	r8, r0
 80175f8:	f2c0 8082 	blt.w	8017700 <quorem+0x114>
 80175fc:	3c01      	subs	r4, #1
 80175fe:	f101 0714 	add.w	r7, r1, #20
 8017602:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8017606:	f100 0614 	add.w	r6, r0, #20
 801760a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801760e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8017612:	eb06 030c 	add.w	r3, r6, ip
 8017616:	3501      	adds	r5, #1
 8017618:	eb07 090c 	add.w	r9, r7, ip
 801761c:	9301      	str	r3, [sp, #4]
 801761e:	fbb0 f5f5 	udiv	r5, r0, r5
 8017622:	b395      	cbz	r5, 801768a <quorem+0x9e>
 8017624:	f04f 0a00 	mov.w	sl, #0
 8017628:	4638      	mov	r0, r7
 801762a:	46b6      	mov	lr, r6
 801762c:	46d3      	mov	fp, sl
 801762e:	f850 2b04 	ldr.w	r2, [r0], #4
 8017632:	b293      	uxth	r3, r2
 8017634:	fb05 a303 	mla	r3, r5, r3, sl
 8017638:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801763c:	b29b      	uxth	r3, r3
 801763e:	ebab 0303 	sub.w	r3, fp, r3
 8017642:	0c12      	lsrs	r2, r2, #16
 8017644:	f8de b000 	ldr.w	fp, [lr]
 8017648:	fb05 a202 	mla	r2, r5, r2, sl
 801764c:	fa13 f38b 	uxtah	r3, r3, fp
 8017650:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8017654:	fa1f fb82 	uxth.w	fp, r2
 8017658:	f8de 2000 	ldr.w	r2, [lr]
 801765c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8017660:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017664:	b29b      	uxth	r3, r3
 8017666:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801766a:	4581      	cmp	r9, r0
 801766c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8017670:	f84e 3b04 	str.w	r3, [lr], #4
 8017674:	d2db      	bcs.n	801762e <quorem+0x42>
 8017676:	f856 300c 	ldr.w	r3, [r6, ip]
 801767a:	b933      	cbnz	r3, 801768a <quorem+0x9e>
 801767c:	9b01      	ldr	r3, [sp, #4]
 801767e:	3b04      	subs	r3, #4
 8017680:	429e      	cmp	r6, r3
 8017682:	461a      	mov	r2, r3
 8017684:	d330      	bcc.n	80176e8 <quorem+0xfc>
 8017686:	f8c8 4010 	str.w	r4, [r8, #16]
 801768a:	4640      	mov	r0, r8
 801768c:	f001 fdb6 	bl	80191fc <__mcmp>
 8017690:	2800      	cmp	r0, #0
 8017692:	db25      	blt.n	80176e0 <quorem+0xf4>
 8017694:	3501      	adds	r5, #1
 8017696:	4630      	mov	r0, r6
 8017698:	f04f 0c00 	mov.w	ip, #0
 801769c:	f857 2b04 	ldr.w	r2, [r7], #4
 80176a0:	f8d0 e000 	ldr.w	lr, [r0]
 80176a4:	b293      	uxth	r3, r2
 80176a6:	ebac 0303 	sub.w	r3, ip, r3
 80176aa:	0c12      	lsrs	r2, r2, #16
 80176ac:	fa13 f38e 	uxtah	r3, r3, lr
 80176b0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80176b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80176b8:	b29b      	uxth	r3, r3
 80176ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80176be:	45b9      	cmp	r9, r7
 80176c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80176c4:	f840 3b04 	str.w	r3, [r0], #4
 80176c8:	d2e8      	bcs.n	801769c <quorem+0xb0>
 80176ca:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80176ce:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80176d2:	b92a      	cbnz	r2, 80176e0 <quorem+0xf4>
 80176d4:	3b04      	subs	r3, #4
 80176d6:	429e      	cmp	r6, r3
 80176d8:	461a      	mov	r2, r3
 80176da:	d30b      	bcc.n	80176f4 <quorem+0x108>
 80176dc:	f8c8 4010 	str.w	r4, [r8, #16]
 80176e0:	4628      	mov	r0, r5
 80176e2:	b003      	add	sp, #12
 80176e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80176e8:	6812      	ldr	r2, [r2, #0]
 80176ea:	3b04      	subs	r3, #4
 80176ec:	2a00      	cmp	r2, #0
 80176ee:	d1ca      	bne.n	8017686 <quorem+0x9a>
 80176f0:	3c01      	subs	r4, #1
 80176f2:	e7c5      	b.n	8017680 <quorem+0x94>
 80176f4:	6812      	ldr	r2, [r2, #0]
 80176f6:	3b04      	subs	r3, #4
 80176f8:	2a00      	cmp	r2, #0
 80176fa:	d1ef      	bne.n	80176dc <quorem+0xf0>
 80176fc:	3c01      	subs	r4, #1
 80176fe:	e7ea      	b.n	80176d6 <quorem+0xea>
 8017700:	2000      	movs	r0, #0
 8017702:	e7ee      	b.n	80176e2 <quorem+0xf6>
 8017704:	0000      	movs	r0, r0
	...

08017708 <_dtoa_r>:
 8017708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801770c:	ec57 6b10 	vmov	r6, r7, d0
 8017710:	b097      	sub	sp, #92	; 0x5c
 8017712:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017714:	9106      	str	r1, [sp, #24]
 8017716:	4604      	mov	r4, r0
 8017718:	920b      	str	r2, [sp, #44]	; 0x2c
 801771a:	9312      	str	r3, [sp, #72]	; 0x48
 801771c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8017720:	e9cd 6700 	strd	r6, r7, [sp]
 8017724:	b93d      	cbnz	r5, 8017736 <_dtoa_r+0x2e>
 8017726:	2010      	movs	r0, #16
 8017728:	f001 fafa 	bl	8018d20 <malloc>
 801772c:	6260      	str	r0, [r4, #36]	; 0x24
 801772e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8017732:	6005      	str	r5, [r0, #0]
 8017734:	60c5      	str	r5, [r0, #12]
 8017736:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017738:	6819      	ldr	r1, [r3, #0]
 801773a:	b151      	cbz	r1, 8017752 <_dtoa_r+0x4a>
 801773c:	685a      	ldr	r2, [r3, #4]
 801773e:	604a      	str	r2, [r1, #4]
 8017740:	2301      	movs	r3, #1
 8017742:	4093      	lsls	r3, r2
 8017744:	608b      	str	r3, [r1, #8]
 8017746:	4620      	mov	r0, r4
 8017748:	f001 fb38 	bl	8018dbc <_Bfree>
 801774c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801774e:	2200      	movs	r2, #0
 8017750:	601a      	str	r2, [r3, #0]
 8017752:	1e3b      	subs	r3, r7, #0
 8017754:	bfbb      	ittet	lt
 8017756:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801775a:	9301      	strlt	r3, [sp, #4]
 801775c:	2300      	movge	r3, #0
 801775e:	2201      	movlt	r2, #1
 8017760:	bfac      	ite	ge
 8017762:	f8c8 3000 	strge.w	r3, [r8]
 8017766:	f8c8 2000 	strlt.w	r2, [r8]
 801776a:	4baf      	ldr	r3, [pc, #700]	; (8017a28 <_dtoa_r+0x320>)
 801776c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8017770:	ea33 0308 	bics.w	r3, r3, r8
 8017774:	d114      	bne.n	80177a0 <_dtoa_r+0x98>
 8017776:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017778:	f242 730f 	movw	r3, #9999	; 0x270f
 801777c:	6013      	str	r3, [r2, #0]
 801777e:	9b00      	ldr	r3, [sp, #0]
 8017780:	b923      	cbnz	r3, 801778c <_dtoa_r+0x84>
 8017782:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8017786:	2800      	cmp	r0, #0
 8017788:	f000 8542 	beq.w	8018210 <_dtoa_r+0xb08>
 801778c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801778e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8017a3c <_dtoa_r+0x334>
 8017792:	2b00      	cmp	r3, #0
 8017794:	f000 8544 	beq.w	8018220 <_dtoa_r+0xb18>
 8017798:	f10b 0303 	add.w	r3, fp, #3
 801779c:	f000 bd3e 	b.w	801821c <_dtoa_r+0xb14>
 80177a0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80177a4:	2200      	movs	r2, #0
 80177a6:	2300      	movs	r3, #0
 80177a8:	4630      	mov	r0, r6
 80177aa:	4639      	mov	r1, r7
 80177ac:	f7f1 f8c4 	bl	8008938 <__aeabi_dcmpeq>
 80177b0:	4681      	mov	r9, r0
 80177b2:	b168      	cbz	r0, 80177d0 <_dtoa_r+0xc8>
 80177b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80177b6:	2301      	movs	r3, #1
 80177b8:	6013      	str	r3, [r2, #0]
 80177ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80177bc:	2b00      	cmp	r3, #0
 80177be:	f000 8524 	beq.w	801820a <_dtoa_r+0xb02>
 80177c2:	4b9a      	ldr	r3, [pc, #616]	; (8017a2c <_dtoa_r+0x324>)
 80177c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80177c6:	f103 3bff 	add.w	fp, r3, #4294967295
 80177ca:	6013      	str	r3, [r2, #0]
 80177cc:	f000 bd28 	b.w	8018220 <_dtoa_r+0xb18>
 80177d0:	aa14      	add	r2, sp, #80	; 0x50
 80177d2:	a915      	add	r1, sp, #84	; 0x54
 80177d4:	ec47 6b10 	vmov	d0, r6, r7
 80177d8:	4620      	mov	r0, r4
 80177da:	f001 fdfd 	bl	80193d8 <__d2b>
 80177de:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80177e2:	9004      	str	r0, [sp, #16]
 80177e4:	2d00      	cmp	r5, #0
 80177e6:	d07c      	beq.n	80178e2 <_dtoa_r+0x1da>
 80177e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80177ec:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80177f0:	46b2      	mov	sl, r6
 80177f2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80177f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80177fa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80177fe:	2200      	movs	r2, #0
 8017800:	4b8b      	ldr	r3, [pc, #556]	; (8017a30 <_dtoa_r+0x328>)
 8017802:	4650      	mov	r0, sl
 8017804:	4659      	mov	r1, fp
 8017806:	f7f0 fc77 	bl	80080f8 <__aeabi_dsub>
 801780a:	a381      	add	r3, pc, #516	; (adr r3, 8017a10 <_dtoa_r+0x308>)
 801780c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017810:	f7f0 fe2a 	bl	8008468 <__aeabi_dmul>
 8017814:	a380      	add	r3, pc, #512	; (adr r3, 8017a18 <_dtoa_r+0x310>)
 8017816:	e9d3 2300 	ldrd	r2, r3, [r3]
 801781a:	f7f0 fc6f 	bl	80080fc <__adddf3>
 801781e:	4606      	mov	r6, r0
 8017820:	4628      	mov	r0, r5
 8017822:	460f      	mov	r7, r1
 8017824:	f7f0 fdb6 	bl	8008394 <__aeabi_i2d>
 8017828:	a37d      	add	r3, pc, #500	; (adr r3, 8017a20 <_dtoa_r+0x318>)
 801782a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801782e:	f7f0 fe1b 	bl	8008468 <__aeabi_dmul>
 8017832:	4602      	mov	r2, r0
 8017834:	460b      	mov	r3, r1
 8017836:	4630      	mov	r0, r6
 8017838:	4639      	mov	r1, r7
 801783a:	f7f0 fc5f 	bl	80080fc <__adddf3>
 801783e:	4606      	mov	r6, r0
 8017840:	460f      	mov	r7, r1
 8017842:	f7f1 f8c1 	bl	80089c8 <__aeabi_d2iz>
 8017846:	2200      	movs	r2, #0
 8017848:	4682      	mov	sl, r0
 801784a:	2300      	movs	r3, #0
 801784c:	4630      	mov	r0, r6
 801784e:	4639      	mov	r1, r7
 8017850:	f7f1 f87c 	bl	800894c <__aeabi_dcmplt>
 8017854:	b148      	cbz	r0, 801786a <_dtoa_r+0x162>
 8017856:	4650      	mov	r0, sl
 8017858:	f7f0 fd9c 	bl	8008394 <__aeabi_i2d>
 801785c:	4632      	mov	r2, r6
 801785e:	463b      	mov	r3, r7
 8017860:	f7f1 f86a 	bl	8008938 <__aeabi_dcmpeq>
 8017864:	b908      	cbnz	r0, 801786a <_dtoa_r+0x162>
 8017866:	f10a 3aff 	add.w	sl, sl, #4294967295
 801786a:	f1ba 0f16 	cmp.w	sl, #22
 801786e:	d859      	bhi.n	8017924 <_dtoa_r+0x21c>
 8017870:	4970      	ldr	r1, [pc, #448]	; (8017a34 <_dtoa_r+0x32c>)
 8017872:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8017876:	e9dd 2300 	ldrd	r2, r3, [sp]
 801787a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801787e:	f7f1 f883 	bl	8008988 <__aeabi_dcmpgt>
 8017882:	2800      	cmp	r0, #0
 8017884:	d050      	beq.n	8017928 <_dtoa_r+0x220>
 8017886:	f10a 3aff 	add.w	sl, sl, #4294967295
 801788a:	2300      	movs	r3, #0
 801788c:	930f      	str	r3, [sp, #60]	; 0x3c
 801788e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017890:	1b5d      	subs	r5, r3, r5
 8017892:	f1b5 0801 	subs.w	r8, r5, #1
 8017896:	bf49      	itett	mi
 8017898:	f1c5 0301 	rsbmi	r3, r5, #1
 801789c:	2300      	movpl	r3, #0
 801789e:	9305      	strmi	r3, [sp, #20]
 80178a0:	f04f 0800 	movmi.w	r8, #0
 80178a4:	bf58      	it	pl
 80178a6:	9305      	strpl	r3, [sp, #20]
 80178a8:	f1ba 0f00 	cmp.w	sl, #0
 80178ac:	db3e      	blt.n	801792c <_dtoa_r+0x224>
 80178ae:	2300      	movs	r3, #0
 80178b0:	44d0      	add	r8, sl
 80178b2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80178b6:	9307      	str	r3, [sp, #28]
 80178b8:	9b06      	ldr	r3, [sp, #24]
 80178ba:	2b09      	cmp	r3, #9
 80178bc:	f200 8090 	bhi.w	80179e0 <_dtoa_r+0x2d8>
 80178c0:	2b05      	cmp	r3, #5
 80178c2:	bfc4      	itt	gt
 80178c4:	3b04      	subgt	r3, #4
 80178c6:	9306      	strgt	r3, [sp, #24]
 80178c8:	9b06      	ldr	r3, [sp, #24]
 80178ca:	f1a3 0302 	sub.w	r3, r3, #2
 80178ce:	bfcc      	ite	gt
 80178d0:	2500      	movgt	r5, #0
 80178d2:	2501      	movle	r5, #1
 80178d4:	2b03      	cmp	r3, #3
 80178d6:	f200 808f 	bhi.w	80179f8 <_dtoa_r+0x2f0>
 80178da:	e8df f003 	tbb	[pc, r3]
 80178de:	7f7d      	.short	0x7f7d
 80178e0:	7131      	.short	0x7131
 80178e2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80178e6:	441d      	add	r5, r3
 80178e8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80178ec:	2820      	cmp	r0, #32
 80178ee:	dd13      	ble.n	8017918 <_dtoa_r+0x210>
 80178f0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80178f4:	9b00      	ldr	r3, [sp, #0]
 80178f6:	fa08 f800 	lsl.w	r8, r8, r0
 80178fa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80178fe:	fa23 f000 	lsr.w	r0, r3, r0
 8017902:	ea48 0000 	orr.w	r0, r8, r0
 8017906:	f7f0 fd35 	bl	8008374 <__aeabi_ui2d>
 801790a:	2301      	movs	r3, #1
 801790c:	4682      	mov	sl, r0
 801790e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8017912:	3d01      	subs	r5, #1
 8017914:	9313      	str	r3, [sp, #76]	; 0x4c
 8017916:	e772      	b.n	80177fe <_dtoa_r+0xf6>
 8017918:	9b00      	ldr	r3, [sp, #0]
 801791a:	f1c0 0020 	rsb	r0, r0, #32
 801791e:	fa03 f000 	lsl.w	r0, r3, r0
 8017922:	e7f0      	b.n	8017906 <_dtoa_r+0x1fe>
 8017924:	2301      	movs	r3, #1
 8017926:	e7b1      	b.n	801788c <_dtoa_r+0x184>
 8017928:	900f      	str	r0, [sp, #60]	; 0x3c
 801792a:	e7b0      	b.n	801788e <_dtoa_r+0x186>
 801792c:	9b05      	ldr	r3, [sp, #20]
 801792e:	eba3 030a 	sub.w	r3, r3, sl
 8017932:	9305      	str	r3, [sp, #20]
 8017934:	f1ca 0300 	rsb	r3, sl, #0
 8017938:	9307      	str	r3, [sp, #28]
 801793a:	2300      	movs	r3, #0
 801793c:	930e      	str	r3, [sp, #56]	; 0x38
 801793e:	e7bb      	b.n	80178b8 <_dtoa_r+0x1b0>
 8017940:	2301      	movs	r3, #1
 8017942:	930a      	str	r3, [sp, #40]	; 0x28
 8017944:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017946:	2b00      	cmp	r3, #0
 8017948:	dd59      	ble.n	80179fe <_dtoa_r+0x2f6>
 801794a:	9302      	str	r3, [sp, #8]
 801794c:	4699      	mov	r9, r3
 801794e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8017950:	2200      	movs	r2, #0
 8017952:	6072      	str	r2, [r6, #4]
 8017954:	2204      	movs	r2, #4
 8017956:	f102 0014 	add.w	r0, r2, #20
 801795a:	4298      	cmp	r0, r3
 801795c:	6871      	ldr	r1, [r6, #4]
 801795e:	d953      	bls.n	8017a08 <_dtoa_r+0x300>
 8017960:	4620      	mov	r0, r4
 8017962:	f001 f9f7 	bl	8018d54 <_Balloc>
 8017966:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017968:	6030      	str	r0, [r6, #0]
 801796a:	f1b9 0f0e 	cmp.w	r9, #14
 801796e:	f8d3 b000 	ldr.w	fp, [r3]
 8017972:	f200 80e6 	bhi.w	8017b42 <_dtoa_r+0x43a>
 8017976:	2d00      	cmp	r5, #0
 8017978:	f000 80e3 	beq.w	8017b42 <_dtoa_r+0x43a>
 801797c:	ed9d 7b00 	vldr	d7, [sp]
 8017980:	f1ba 0f00 	cmp.w	sl, #0
 8017984:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8017988:	dd74      	ble.n	8017a74 <_dtoa_r+0x36c>
 801798a:	4a2a      	ldr	r2, [pc, #168]	; (8017a34 <_dtoa_r+0x32c>)
 801798c:	f00a 030f 	and.w	r3, sl, #15
 8017990:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8017994:	ed93 7b00 	vldr	d7, [r3]
 8017998:	ea4f 162a 	mov.w	r6, sl, asr #4
 801799c:	06f0      	lsls	r0, r6, #27
 801799e:	ed8d 7b08 	vstr	d7, [sp, #32]
 80179a2:	d565      	bpl.n	8017a70 <_dtoa_r+0x368>
 80179a4:	4b24      	ldr	r3, [pc, #144]	; (8017a38 <_dtoa_r+0x330>)
 80179a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80179aa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80179ae:	f7f0 fe85 	bl	80086bc <__aeabi_ddiv>
 80179b2:	e9cd 0100 	strd	r0, r1, [sp]
 80179b6:	f006 060f 	and.w	r6, r6, #15
 80179ba:	2503      	movs	r5, #3
 80179bc:	4f1e      	ldr	r7, [pc, #120]	; (8017a38 <_dtoa_r+0x330>)
 80179be:	e04c      	b.n	8017a5a <_dtoa_r+0x352>
 80179c0:	2301      	movs	r3, #1
 80179c2:	930a      	str	r3, [sp, #40]	; 0x28
 80179c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80179c6:	4453      	add	r3, sl
 80179c8:	f103 0901 	add.w	r9, r3, #1
 80179cc:	9302      	str	r3, [sp, #8]
 80179ce:	464b      	mov	r3, r9
 80179d0:	2b01      	cmp	r3, #1
 80179d2:	bfb8      	it	lt
 80179d4:	2301      	movlt	r3, #1
 80179d6:	e7ba      	b.n	801794e <_dtoa_r+0x246>
 80179d8:	2300      	movs	r3, #0
 80179da:	e7b2      	b.n	8017942 <_dtoa_r+0x23a>
 80179dc:	2300      	movs	r3, #0
 80179de:	e7f0      	b.n	80179c2 <_dtoa_r+0x2ba>
 80179e0:	2501      	movs	r5, #1
 80179e2:	2300      	movs	r3, #0
 80179e4:	9306      	str	r3, [sp, #24]
 80179e6:	950a      	str	r5, [sp, #40]	; 0x28
 80179e8:	f04f 33ff 	mov.w	r3, #4294967295
 80179ec:	9302      	str	r3, [sp, #8]
 80179ee:	4699      	mov	r9, r3
 80179f0:	2200      	movs	r2, #0
 80179f2:	2312      	movs	r3, #18
 80179f4:	920b      	str	r2, [sp, #44]	; 0x2c
 80179f6:	e7aa      	b.n	801794e <_dtoa_r+0x246>
 80179f8:	2301      	movs	r3, #1
 80179fa:	930a      	str	r3, [sp, #40]	; 0x28
 80179fc:	e7f4      	b.n	80179e8 <_dtoa_r+0x2e0>
 80179fe:	2301      	movs	r3, #1
 8017a00:	9302      	str	r3, [sp, #8]
 8017a02:	4699      	mov	r9, r3
 8017a04:	461a      	mov	r2, r3
 8017a06:	e7f5      	b.n	80179f4 <_dtoa_r+0x2ec>
 8017a08:	3101      	adds	r1, #1
 8017a0a:	6071      	str	r1, [r6, #4]
 8017a0c:	0052      	lsls	r2, r2, #1
 8017a0e:	e7a2      	b.n	8017956 <_dtoa_r+0x24e>
 8017a10:	636f4361 	.word	0x636f4361
 8017a14:	3fd287a7 	.word	0x3fd287a7
 8017a18:	8b60c8b3 	.word	0x8b60c8b3
 8017a1c:	3fc68a28 	.word	0x3fc68a28
 8017a20:	509f79fb 	.word	0x509f79fb
 8017a24:	3fd34413 	.word	0x3fd34413
 8017a28:	7ff00000 	.word	0x7ff00000
 8017a2c:	0801acc4 	.word	0x0801acc4
 8017a30:	3ff80000 	.word	0x3ff80000
 8017a34:	0801abc8 	.word	0x0801abc8
 8017a38:	0801aba0 	.word	0x0801aba0
 8017a3c:	0801ab29 	.word	0x0801ab29
 8017a40:	07f1      	lsls	r1, r6, #31
 8017a42:	d508      	bpl.n	8017a56 <_dtoa_r+0x34e>
 8017a44:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017a48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017a4c:	f7f0 fd0c 	bl	8008468 <__aeabi_dmul>
 8017a50:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8017a54:	3501      	adds	r5, #1
 8017a56:	1076      	asrs	r6, r6, #1
 8017a58:	3708      	adds	r7, #8
 8017a5a:	2e00      	cmp	r6, #0
 8017a5c:	d1f0      	bne.n	8017a40 <_dtoa_r+0x338>
 8017a5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8017a62:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017a66:	f7f0 fe29 	bl	80086bc <__aeabi_ddiv>
 8017a6a:	e9cd 0100 	strd	r0, r1, [sp]
 8017a6e:	e01a      	b.n	8017aa6 <_dtoa_r+0x39e>
 8017a70:	2502      	movs	r5, #2
 8017a72:	e7a3      	b.n	80179bc <_dtoa_r+0x2b4>
 8017a74:	f000 80a0 	beq.w	8017bb8 <_dtoa_r+0x4b0>
 8017a78:	f1ca 0600 	rsb	r6, sl, #0
 8017a7c:	4b9f      	ldr	r3, [pc, #636]	; (8017cfc <_dtoa_r+0x5f4>)
 8017a7e:	4fa0      	ldr	r7, [pc, #640]	; (8017d00 <_dtoa_r+0x5f8>)
 8017a80:	f006 020f 	and.w	r2, r6, #15
 8017a84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8017a90:	f7f0 fcea 	bl	8008468 <__aeabi_dmul>
 8017a94:	e9cd 0100 	strd	r0, r1, [sp]
 8017a98:	1136      	asrs	r6, r6, #4
 8017a9a:	2300      	movs	r3, #0
 8017a9c:	2502      	movs	r5, #2
 8017a9e:	2e00      	cmp	r6, #0
 8017aa0:	d17f      	bne.n	8017ba2 <_dtoa_r+0x49a>
 8017aa2:	2b00      	cmp	r3, #0
 8017aa4:	d1e1      	bne.n	8017a6a <_dtoa_r+0x362>
 8017aa6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017aa8:	2b00      	cmp	r3, #0
 8017aaa:	f000 8087 	beq.w	8017bbc <_dtoa_r+0x4b4>
 8017aae:	e9dd 6700 	ldrd	r6, r7, [sp]
 8017ab2:	2200      	movs	r2, #0
 8017ab4:	4b93      	ldr	r3, [pc, #588]	; (8017d04 <_dtoa_r+0x5fc>)
 8017ab6:	4630      	mov	r0, r6
 8017ab8:	4639      	mov	r1, r7
 8017aba:	f7f0 ff47 	bl	800894c <__aeabi_dcmplt>
 8017abe:	2800      	cmp	r0, #0
 8017ac0:	d07c      	beq.n	8017bbc <_dtoa_r+0x4b4>
 8017ac2:	f1b9 0f00 	cmp.w	r9, #0
 8017ac6:	d079      	beq.n	8017bbc <_dtoa_r+0x4b4>
 8017ac8:	9b02      	ldr	r3, [sp, #8]
 8017aca:	2b00      	cmp	r3, #0
 8017acc:	dd35      	ble.n	8017b3a <_dtoa_r+0x432>
 8017ace:	f10a 33ff 	add.w	r3, sl, #4294967295
 8017ad2:	9308      	str	r3, [sp, #32]
 8017ad4:	4639      	mov	r1, r7
 8017ad6:	2200      	movs	r2, #0
 8017ad8:	4b8b      	ldr	r3, [pc, #556]	; (8017d08 <_dtoa_r+0x600>)
 8017ada:	4630      	mov	r0, r6
 8017adc:	f7f0 fcc4 	bl	8008468 <__aeabi_dmul>
 8017ae0:	e9cd 0100 	strd	r0, r1, [sp]
 8017ae4:	9f02      	ldr	r7, [sp, #8]
 8017ae6:	3501      	adds	r5, #1
 8017ae8:	4628      	mov	r0, r5
 8017aea:	f7f0 fc53 	bl	8008394 <__aeabi_i2d>
 8017aee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017af2:	f7f0 fcb9 	bl	8008468 <__aeabi_dmul>
 8017af6:	2200      	movs	r2, #0
 8017af8:	4b84      	ldr	r3, [pc, #528]	; (8017d0c <_dtoa_r+0x604>)
 8017afa:	f7f0 faff 	bl	80080fc <__adddf3>
 8017afe:	4605      	mov	r5, r0
 8017b00:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8017b04:	2f00      	cmp	r7, #0
 8017b06:	d15d      	bne.n	8017bc4 <_dtoa_r+0x4bc>
 8017b08:	2200      	movs	r2, #0
 8017b0a:	4b81      	ldr	r3, [pc, #516]	; (8017d10 <_dtoa_r+0x608>)
 8017b0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017b10:	f7f0 faf2 	bl	80080f8 <__aeabi_dsub>
 8017b14:	462a      	mov	r2, r5
 8017b16:	4633      	mov	r3, r6
 8017b18:	e9cd 0100 	strd	r0, r1, [sp]
 8017b1c:	f7f0 ff34 	bl	8008988 <__aeabi_dcmpgt>
 8017b20:	2800      	cmp	r0, #0
 8017b22:	f040 8288 	bne.w	8018036 <_dtoa_r+0x92e>
 8017b26:	462a      	mov	r2, r5
 8017b28:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8017b2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017b30:	f7f0 ff0c 	bl	800894c <__aeabi_dcmplt>
 8017b34:	2800      	cmp	r0, #0
 8017b36:	f040 827c 	bne.w	8018032 <_dtoa_r+0x92a>
 8017b3a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8017b3e:	e9cd 2300 	strd	r2, r3, [sp]
 8017b42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017b44:	2b00      	cmp	r3, #0
 8017b46:	f2c0 8150 	blt.w	8017dea <_dtoa_r+0x6e2>
 8017b4a:	f1ba 0f0e 	cmp.w	sl, #14
 8017b4e:	f300 814c 	bgt.w	8017dea <_dtoa_r+0x6e2>
 8017b52:	4b6a      	ldr	r3, [pc, #424]	; (8017cfc <_dtoa_r+0x5f4>)
 8017b54:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017b58:	ed93 7b00 	vldr	d7, [r3]
 8017b5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017b5e:	2b00      	cmp	r3, #0
 8017b60:	ed8d 7b02 	vstr	d7, [sp, #8]
 8017b64:	f280 80d8 	bge.w	8017d18 <_dtoa_r+0x610>
 8017b68:	f1b9 0f00 	cmp.w	r9, #0
 8017b6c:	f300 80d4 	bgt.w	8017d18 <_dtoa_r+0x610>
 8017b70:	f040 825e 	bne.w	8018030 <_dtoa_r+0x928>
 8017b74:	2200      	movs	r2, #0
 8017b76:	4b66      	ldr	r3, [pc, #408]	; (8017d10 <_dtoa_r+0x608>)
 8017b78:	ec51 0b17 	vmov	r0, r1, d7
 8017b7c:	f7f0 fc74 	bl	8008468 <__aeabi_dmul>
 8017b80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017b84:	f7f0 fef6 	bl	8008974 <__aeabi_dcmpge>
 8017b88:	464f      	mov	r7, r9
 8017b8a:	464e      	mov	r6, r9
 8017b8c:	2800      	cmp	r0, #0
 8017b8e:	f040 8234 	bne.w	8017ffa <_dtoa_r+0x8f2>
 8017b92:	2331      	movs	r3, #49	; 0x31
 8017b94:	f10b 0501 	add.w	r5, fp, #1
 8017b98:	f88b 3000 	strb.w	r3, [fp]
 8017b9c:	f10a 0a01 	add.w	sl, sl, #1
 8017ba0:	e22f      	b.n	8018002 <_dtoa_r+0x8fa>
 8017ba2:	07f2      	lsls	r2, r6, #31
 8017ba4:	d505      	bpl.n	8017bb2 <_dtoa_r+0x4aa>
 8017ba6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017baa:	f7f0 fc5d 	bl	8008468 <__aeabi_dmul>
 8017bae:	3501      	adds	r5, #1
 8017bb0:	2301      	movs	r3, #1
 8017bb2:	1076      	asrs	r6, r6, #1
 8017bb4:	3708      	adds	r7, #8
 8017bb6:	e772      	b.n	8017a9e <_dtoa_r+0x396>
 8017bb8:	2502      	movs	r5, #2
 8017bba:	e774      	b.n	8017aa6 <_dtoa_r+0x39e>
 8017bbc:	f8cd a020 	str.w	sl, [sp, #32]
 8017bc0:	464f      	mov	r7, r9
 8017bc2:	e791      	b.n	8017ae8 <_dtoa_r+0x3e0>
 8017bc4:	4b4d      	ldr	r3, [pc, #308]	; (8017cfc <_dtoa_r+0x5f4>)
 8017bc6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8017bca:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8017bce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017bd0:	2b00      	cmp	r3, #0
 8017bd2:	d047      	beq.n	8017c64 <_dtoa_r+0x55c>
 8017bd4:	4602      	mov	r2, r0
 8017bd6:	460b      	mov	r3, r1
 8017bd8:	2000      	movs	r0, #0
 8017bda:	494e      	ldr	r1, [pc, #312]	; (8017d14 <_dtoa_r+0x60c>)
 8017bdc:	f7f0 fd6e 	bl	80086bc <__aeabi_ddiv>
 8017be0:	462a      	mov	r2, r5
 8017be2:	4633      	mov	r3, r6
 8017be4:	f7f0 fa88 	bl	80080f8 <__aeabi_dsub>
 8017be8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017bec:	465d      	mov	r5, fp
 8017bee:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017bf2:	f7f0 fee9 	bl	80089c8 <__aeabi_d2iz>
 8017bf6:	4606      	mov	r6, r0
 8017bf8:	f7f0 fbcc 	bl	8008394 <__aeabi_i2d>
 8017bfc:	4602      	mov	r2, r0
 8017bfe:	460b      	mov	r3, r1
 8017c00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017c04:	f7f0 fa78 	bl	80080f8 <__aeabi_dsub>
 8017c08:	3630      	adds	r6, #48	; 0x30
 8017c0a:	f805 6b01 	strb.w	r6, [r5], #1
 8017c0e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017c12:	e9cd 0100 	strd	r0, r1, [sp]
 8017c16:	f7f0 fe99 	bl	800894c <__aeabi_dcmplt>
 8017c1a:	2800      	cmp	r0, #0
 8017c1c:	d163      	bne.n	8017ce6 <_dtoa_r+0x5de>
 8017c1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017c22:	2000      	movs	r0, #0
 8017c24:	4937      	ldr	r1, [pc, #220]	; (8017d04 <_dtoa_r+0x5fc>)
 8017c26:	f7f0 fa67 	bl	80080f8 <__aeabi_dsub>
 8017c2a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017c2e:	f7f0 fe8d 	bl	800894c <__aeabi_dcmplt>
 8017c32:	2800      	cmp	r0, #0
 8017c34:	f040 80b7 	bne.w	8017da6 <_dtoa_r+0x69e>
 8017c38:	eba5 030b 	sub.w	r3, r5, fp
 8017c3c:	429f      	cmp	r7, r3
 8017c3e:	f77f af7c 	ble.w	8017b3a <_dtoa_r+0x432>
 8017c42:	2200      	movs	r2, #0
 8017c44:	4b30      	ldr	r3, [pc, #192]	; (8017d08 <_dtoa_r+0x600>)
 8017c46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017c4a:	f7f0 fc0d 	bl	8008468 <__aeabi_dmul>
 8017c4e:	2200      	movs	r2, #0
 8017c50:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017c54:	4b2c      	ldr	r3, [pc, #176]	; (8017d08 <_dtoa_r+0x600>)
 8017c56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017c5a:	f7f0 fc05 	bl	8008468 <__aeabi_dmul>
 8017c5e:	e9cd 0100 	strd	r0, r1, [sp]
 8017c62:	e7c4      	b.n	8017bee <_dtoa_r+0x4e6>
 8017c64:	462a      	mov	r2, r5
 8017c66:	4633      	mov	r3, r6
 8017c68:	f7f0 fbfe 	bl	8008468 <__aeabi_dmul>
 8017c6c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017c70:	eb0b 0507 	add.w	r5, fp, r7
 8017c74:	465e      	mov	r6, fp
 8017c76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017c7a:	f7f0 fea5 	bl	80089c8 <__aeabi_d2iz>
 8017c7e:	4607      	mov	r7, r0
 8017c80:	f7f0 fb88 	bl	8008394 <__aeabi_i2d>
 8017c84:	3730      	adds	r7, #48	; 0x30
 8017c86:	4602      	mov	r2, r0
 8017c88:	460b      	mov	r3, r1
 8017c8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017c8e:	f7f0 fa33 	bl	80080f8 <__aeabi_dsub>
 8017c92:	f806 7b01 	strb.w	r7, [r6], #1
 8017c96:	42ae      	cmp	r6, r5
 8017c98:	e9cd 0100 	strd	r0, r1, [sp]
 8017c9c:	f04f 0200 	mov.w	r2, #0
 8017ca0:	d126      	bne.n	8017cf0 <_dtoa_r+0x5e8>
 8017ca2:	4b1c      	ldr	r3, [pc, #112]	; (8017d14 <_dtoa_r+0x60c>)
 8017ca4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017ca8:	f7f0 fa28 	bl	80080fc <__adddf3>
 8017cac:	4602      	mov	r2, r0
 8017cae:	460b      	mov	r3, r1
 8017cb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017cb4:	f7f0 fe68 	bl	8008988 <__aeabi_dcmpgt>
 8017cb8:	2800      	cmp	r0, #0
 8017cba:	d174      	bne.n	8017da6 <_dtoa_r+0x69e>
 8017cbc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017cc0:	2000      	movs	r0, #0
 8017cc2:	4914      	ldr	r1, [pc, #80]	; (8017d14 <_dtoa_r+0x60c>)
 8017cc4:	f7f0 fa18 	bl	80080f8 <__aeabi_dsub>
 8017cc8:	4602      	mov	r2, r0
 8017cca:	460b      	mov	r3, r1
 8017ccc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017cd0:	f7f0 fe3c 	bl	800894c <__aeabi_dcmplt>
 8017cd4:	2800      	cmp	r0, #0
 8017cd6:	f43f af30 	beq.w	8017b3a <_dtoa_r+0x432>
 8017cda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017cde:	2b30      	cmp	r3, #48	; 0x30
 8017ce0:	f105 32ff 	add.w	r2, r5, #4294967295
 8017ce4:	d002      	beq.n	8017cec <_dtoa_r+0x5e4>
 8017ce6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8017cea:	e04a      	b.n	8017d82 <_dtoa_r+0x67a>
 8017cec:	4615      	mov	r5, r2
 8017cee:	e7f4      	b.n	8017cda <_dtoa_r+0x5d2>
 8017cf0:	4b05      	ldr	r3, [pc, #20]	; (8017d08 <_dtoa_r+0x600>)
 8017cf2:	f7f0 fbb9 	bl	8008468 <__aeabi_dmul>
 8017cf6:	e9cd 0100 	strd	r0, r1, [sp]
 8017cfa:	e7bc      	b.n	8017c76 <_dtoa_r+0x56e>
 8017cfc:	0801abc8 	.word	0x0801abc8
 8017d00:	0801aba0 	.word	0x0801aba0
 8017d04:	3ff00000 	.word	0x3ff00000
 8017d08:	40240000 	.word	0x40240000
 8017d0c:	401c0000 	.word	0x401c0000
 8017d10:	40140000 	.word	0x40140000
 8017d14:	3fe00000 	.word	0x3fe00000
 8017d18:	e9dd 6700 	ldrd	r6, r7, [sp]
 8017d1c:	465d      	mov	r5, fp
 8017d1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017d22:	4630      	mov	r0, r6
 8017d24:	4639      	mov	r1, r7
 8017d26:	f7f0 fcc9 	bl	80086bc <__aeabi_ddiv>
 8017d2a:	f7f0 fe4d 	bl	80089c8 <__aeabi_d2iz>
 8017d2e:	4680      	mov	r8, r0
 8017d30:	f7f0 fb30 	bl	8008394 <__aeabi_i2d>
 8017d34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017d38:	f7f0 fb96 	bl	8008468 <__aeabi_dmul>
 8017d3c:	4602      	mov	r2, r0
 8017d3e:	460b      	mov	r3, r1
 8017d40:	4630      	mov	r0, r6
 8017d42:	4639      	mov	r1, r7
 8017d44:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8017d48:	f7f0 f9d6 	bl	80080f8 <__aeabi_dsub>
 8017d4c:	f805 6b01 	strb.w	r6, [r5], #1
 8017d50:	eba5 060b 	sub.w	r6, r5, fp
 8017d54:	45b1      	cmp	r9, r6
 8017d56:	4602      	mov	r2, r0
 8017d58:	460b      	mov	r3, r1
 8017d5a:	d139      	bne.n	8017dd0 <_dtoa_r+0x6c8>
 8017d5c:	f7f0 f9ce 	bl	80080fc <__adddf3>
 8017d60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017d64:	4606      	mov	r6, r0
 8017d66:	460f      	mov	r7, r1
 8017d68:	f7f0 fe0e 	bl	8008988 <__aeabi_dcmpgt>
 8017d6c:	b9c8      	cbnz	r0, 8017da2 <_dtoa_r+0x69a>
 8017d6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017d72:	4630      	mov	r0, r6
 8017d74:	4639      	mov	r1, r7
 8017d76:	f7f0 fddf 	bl	8008938 <__aeabi_dcmpeq>
 8017d7a:	b110      	cbz	r0, 8017d82 <_dtoa_r+0x67a>
 8017d7c:	f018 0f01 	tst.w	r8, #1
 8017d80:	d10f      	bne.n	8017da2 <_dtoa_r+0x69a>
 8017d82:	9904      	ldr	r1, [sp, #16]
 8017d84:	4620      	mov	r0, r4
 8017d86:	f001 f819 	bl	8018dbc <_Bfree>
 8017d8a:	2300      	movs	r3, #0
 8017d8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017d8e:	702b      	strb	r3, [r5, #0]
 8017d90:	f10a 0301 	add.w	r3, sl, #1
 8017d94:	6013      	str	r3, [r2, #0]
 8017d96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017d98:	2b00      	cmp	r3, #0
 8017d9a:	f000 8241 	beq.w	8018220 <_dtoa_r+0xb18>
 8017d9e:	601d      	str	r5, [r3, #0]
 8017da0:	e23e      	b.n	8018220 <_dtoa_r+0xb18>
 8017da2:	f8cd a020 	str.w	sl, [sp, #32]
 8017da6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8017daa:	2a39      	cmp	r2, #57	; 0x39
 8017dac:	f105 33ff 	add.w	r3, r5, #4294967295
 8017db0:	d108      	bne.n	8017dc4 <_dtoa_r+0x6bc>
 8017db2:	459b      	cmp	fp, r3
 8017db4:	d10a      	bne.n	8017dcc <_dtoa_r+0x6c4>
 8017db6:	9b08      	ldr	r3, [sp, #32]
 8017db8:	3301      	adds	r3, #1
 8017dba:	9308      	str	r3, [sp, #32]
 8017dbc:	2330      	movs	r3, #48	; 0x30
 8017dbe:	f88b 3000 	strb.w	r3, [fp]
 8017dc2:	465b      	mov	r3, fp
 8017dc4:	781a      	ldrb	r2, [r3, #0]
 8017dc6:	3201      	adds	r2, #1
 8017dc8:	701a      	strb	r2, [r3, #0]
 8017dca:	e78c      	b.n	8017ce6 <_dtoa_r+0x5de>
 8017dcc:	461d      	mov	r5, r3
 8017dce:	e7ea      	b.n	8017da6 <_dtoa_r+0x69e>
 8017dd0:	2200      	movs	r2, #0
 8017dd2:	4b9b      	ldr	r3, [pc, #620]	; (8018040 <_dtoa_r+0x938>)
 8017dd4:	f7f0 fb48 	bl	8008468 <__aeabi_dmul>
 8017dd8:	2200      	movs	r2, #0
 8017dda:	2300      	movs	r3, #0
 8017ddc:	4606      	mov	r6, r0
 8017dde:	460f      	mov	r7, r1
 8017de0:	f7f0 fdaa 	bl	8008938 <__aeabi_dcmpeq>
 8017de4:	2800      	cmp	r0, #0
 8017de6:	d09a      	beq.n	8017d1e <_dtoa_r+0x616>
 8017de8:	e7cb      	b.n	8017d82 <_dtoa_r+0x67a>
 8017dea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017dec:	2a00      	cmp	r2, #0
 8017dee:	f000 808b 	beq.w	8017f08 <_dtoa_r+0x800>
 8017df2:	9a06      	ldr	r2, [sp, #24]
 8017df4:	2a01      	cmp	r2, #1
 8017df6:	dc6e      	bgt.n	8017ed6 <_dtoa_r+0x7ce>
 8017df8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8017dfa:	2a00      	cmp	r2, #0
 8017dfc:	d067      	beq.n	8017ece <_dtoa_r+0x7c6>
 8017dfe:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8017e02:	9f07      	ldr	r7, [sp, #28]
 8017e04:	9d05      	ldr	r5, [sp, #20]
 8017e06:	9a05      	ldr	r2, [sp, #20]
 8017e08:	2101      	movs	r1, #1
 8017e0a:	441a      	add	r2, r3
 8017e0c:	4620      	mov	r0, r4
 8017e0e:	9205      	str	r2, [sp, #20]
 8017e10:	4498      	add	r8, r3
 8017e12:	f001 f8b1 	bl	8018f78 <__i2b>
 8017e16:	4606      	mov	r6, r0
 8017e18:	2d00      	cmp	r5, #0
 8017e1a:	dd0c      	ble.n	8017e36 <_dtoa_r+0x72e>
 8017e1c:	f1b8 0f00 	cmp.w	r8, #0
 8017e20:	dd09      	ble.n	8017e36 <_dtoa_r+0x72e>
 8017e22:	4545      	cmp	r5, r8
 8017e24:	9a05      	ldr	r2, [sp, #20]
 8017e26:	462b      	mov	r3, r5
 8017e28:	bfa8      	it	ge
 8017e2a:	4643      	movge	r3, r8
 8017e2c:	1ad2      	subs	r2, r2, r3
 8017e2e:	9205      	str	r2, [sp, #20]
 8017e30:	1aed      	subs	r5, r5, r3
 8017e32:	eba8 0803 	sub.w	r8, r8, r3
 8017e36:	9b07      	ldr	r3, [sp, #28]
 8017e38:	b1eb      	cbz	r3, 8017e76 <_dtoa_r+0x76e>
 8017e3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017e3c:	2b00      	cmp	r3, #0
 8017e3e:	d067      	beq.n	8017f10 <_dtoa_r+0x808>
 8017e40:	b18f      	cbz	r7, 8017e66 <_dtoa_r+0x75e>
 8017e42:	4631      	mov	r1, r6
 8017e44:	463a      	mov	r2, r7
 8017e46:	4620      	mov	r0, r4
 8017e48:	f001 f936 	bl	80190b8 <__pow5mult>
 8017e4c:	9a04      	ldr	r2, [sp, #16]
 8017e4e:	4601      	mov	r1, r0
 8017e50:	4606      	mov	r6, r0
 8017e52:	4620      	mov	r0, r4
 8017e54:	f001 f899 	bl	8018f8a <__multiply>
 8017e58:	9904      	ldr	r1, [sp, #16]
 8017e5a:	9008      	str	r0, [sp, #32]
 8017e5c:	4620      	mov	r0, r4
 8017e5e:	f000 ffad 	bl	8018dbc <_Bfree>
 8017e62:	9b08      	ldr	r3, [sp, #32]
 8017e64:	9304      	str	r3, [sp, #16]
 8017e66:	9b07      	ldr	r3, [sp, #28]
 8017e68:	1bda      	subs	r2, r3, r7
 8017e6a:	d004      	beq.n	8017e76 <_dtoa_r+0x76e>
 8017e6c:	9904      	ldr	r1, [sp, #16]
 8017e6e:	4620      	mov	r0, r4
 8017e70:	f001 f922 	bl	80190b8 <__pow5mult>
 8017e74:	9004      	str	r0, [sp, #16]
 8017e76:	2101      	movs	r1, #1
 8017e78:	4620      	mov	r0, r4
 8017e7a:	f001 f87d 	bl	8018f78 <__i2b>
 8017e7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017e80:	4607      	mov	r7, r0
 8017e82:	2b00      	cmp	r3, #0
 8017e84:	f000 81d0 	beq.w	8018228 <_dtoa_r+0xb20>
 8017e88:	461a      	mov	r2, r3
 8017e8a:	4601      	mov	r1, r0
 8017e8c:	4620      	mov	r0, r4
 8017e8e:	f001 f913 	bl	80190b8 <__pow5mult>
 8017e92:	9b06      	ldr	r3, [sp, #24]
 8017e94:	2b01      	cmp	r3, #1
 8017e96:	4607      	mov	r7, r0
 8017e98:	dc40      	bgt.n	8017f1c <_dtoa_r+0x814>
 8017e9a:	9b00      	ldr	r3, [sp, #0]
 8017e9c:	2b00      	cmp	r3, #0
 8017e9e:	d139      	bne.n	8017f14 <_dtoa_r+0x80c>
 8017ea0:	9b01      	ldr	r3, [sp, #4]
 8017ea2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017ea6:	2b00      	cmp	r3, #0
 8017ea8:	d136      	bne.n	8017f18 <_dtoa_r+0x810>
 8017eaa:	9b01      	ldr	r3, [sp, #4]
 8017eac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8017eb0:	0d1b      	lsrs	r3, r3, #20
 8017eb2:	051b      	lsls	r3, r3, #20
 8017eb4:	b12b      	cbz	r3, 8017ec2 <_dtoa_r+0x7ba>
 8017eb6:	9b05      	ldr	r3, [sp, #20]
 8017eb8:	3301      	adds	r3, #1
 8017eba:	9305      	str	r3, [sp, #20]
 8017ebc:	f108 0801 	add.w	r8, r8, #1
 8017ec0:	2301      	movs	r3, #1
 8017ec2:	9307      	str	r3, [sp, #28]
 8017ec4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017ec6:	2b00      	cmp	r3, #0
 8017ec8:	d12a      	bne.n	8017f20 <_dtoa_r+0x818>
 8017eca:	2001      	movs	r0, #1
 8017ecc:	e030      	b.n	8017f30 <_dtoa_r+0x828>
 8017ece:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017ed0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8017ed4:	e795      	b.n	8017e02 <_dtoa_r+0x6fa>
 8017ed6:	9b07      	ldr	r3, [sp, #28]
 8017ed8:	f109 37ff 	add.w	r7, r9, #4294967295
 8017edc:	42bb      	cmp	r3, r7
 8017ede:	bfbf      	itttt	lt
 8017ee0:	9b07      	ldrlt	r3, [sp, #28]
 8017ee2:	9707      	strlt	r7, [sp, #28]
 8017ee4:	1afa      	sublt	r2, r7, r3
 8017ee6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8017ee8:	bfbb      	ittet	lt
 8017eea:	189b      	addlt	r3, r3, r2
 8017eec:	930e      	strlt	r3, [sp, #56]	; 0x38
 8017eee:	1bdf      	subge	r7, r3, r7
 8017ef0:	2700      	movlt	r7, #0
 8017ef2:	f1b9 0f00 	cmp.w	r9, #0
 8017ef6:	bfb5      	itete	lt
 8017ef8:	9b05      	ldrlt	r3, [sp, #20]
 8017efa:	9d05      	ldrge	r5, [sp, #20]
 8017efc:	eba3 0509 	sublt.w	r5, r3, r9
 8017f00:	464b      	movge	r3, r9
 8017f02:	bfb8      	it	lt
 8017f04:	2300      	movlt	r3, #0
 8017f06:	e77e      	b.n	8017e06 <_dtoa_r+0x6fe>
 8017f08:	9f07      	ldr	r7, [sp, #28]
 8017f0a:	9d05      	ldr	r5, [sp, #20]
 8017f0c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8017f0e:	e783      	b.n	8017e18 <_dtoa_r+0x710>
 8017f10:	9a07      	ldr	r2, [sp, #28]
 8017f12:	e7ab      	b.n	8017e6c <_dtoa_r+0x764>
 8017f14:	2300      	movs	r3, #0
 8017f16:	e7d4      	b.n	8017ec2 <_dtoa_r+0x7ba>
 8017f18:	9b00      	ldr	r3, [sp, #0]
 8017f1a:	e7d2      	b.n	8017ec2 <_dtoa_r+0x7ba>
 8017f1c:	2300      	movs	r3, #0
 8017f1e:	9307      	str	r3, [sp, #28]
 8017f20:	693b      	ldr	r3, [r7, #16]
 8017f22:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8017f26:	6918      	ldr	r0, [r3, #16]
 8017f28:	f000 ffd8 	bl	8018edc <__hi0bits>
 8017f2c:	f1c0 0020 	rsb	r0, r0, #32
 8017f30:	4440      	add	r0, r8
 8017f32:	f010 001f 	ands.w	r0, r0, #31
 8017f36:	d047      	beq.n	8017fc8 <_dtoa_r+0x8c0>
 8017f38:	f1c0 0320 	rsb	r3, r0, #32
 8017f3c:	2b04      	cmp	r3, #4
 8017f3e:	dd3b      	ble.n	8017fb8 <_dtoa_r+0x8b0>
 8017f40:	9b05      	ldr	r3, [sp, #20]
 8017f42:	f1c0 001c 	rsb	r0, r0, #28
 8017f46:	4403      	add	r3, r0
 8017f48:	9305      	str	r3, [sp, #20]
 8017f4a:	4405      	add	r5, r0
 8017f4c:	4480      	add	r8, r0
 8017f4e:	9b05      	ldr	r3, [sp, #20]
 8017f50:	2b00      	cmp	r3, #0
 8017f52:	dd05      	ble.n	8017f60 <_dtoa_r+0x858>
 8017f54:	461a      	mov	r2, r3
 8017f56:	9904      	ldr	r1, [sp, #16]
 8017f58:	4620      	mov	r0, r4
 8017f5a:	f001 f8fb 	bl	8019154 <__lshift>
 8017f5e:	9004      	str	r0, [sp, #16]
 8017f60:	f1b8 0f00 	cmp.w	r8, #0
 8017f64:	dd05      	ble.n	8017f72 <_dtoa_r+0x86a>
 8017f66:	4639      	mov	r1, r7
 8017f68:	4642      	mov	r2, r8
 8017f6a:	4620      	mov	r0, r4
 8017f6c:	f001 f8f2 	bl	8019154 <__lshift>
 8017f70:	4607      	mov	r7, r0
 8017f72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017f74:	b353      	cbz	r3, 8017fcc <_dtoa_r+0x8c4>
 8017f76:	4639      	mov	r1, r7
 8017f78:	9804      	ldr	r0, [sp, #16]
 8017f7a:	f001 f93f 	bl	80191fc <__mcmp>
 8017f7e:	2800      	cmp	r0, #0
 8017f80:	da24      	bge.n	8017fcc <_dtoa_r+0x8c4>
 8017f82:	2300      	movs	r3, #0
 8017f84:	220a      	movs	r2, #10
 8017f86:	9904      	ldr	r1, [sp, #16]
 8017f88:	4620      	mov	r0, r4
 8017f8a:	f000 ff2e 	bl	8018dea <__multadd>
 8017f8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017f90:	9004      	str	r0, [sp, #16]
 8017f92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017f96:	2b00      	cmp	r3, #0
 8017f98:	f000 814d 	beq.w	8018236 <_dtoa_r+0xb2e>
 8017f9c:	2300      	movs	r3, #0
 8017f9e:	4631      	mov	r1, r6
 8017fa0:	220a      	movs	r2, #10
 8017fa2:	4620      	mov	r0, r4
 8017fa4:	f000 ff21 	bl	8018dea <__multadd>
 8017fa8:	9b02      	ldr	r3, [sp, #8]
 8017faa:	2b00      	cmp	r3, #0
 8017fac:	4606      	mov	r6, r0
 8017fae:	dc4f      	bgt.n	8018050 <_dtoa_r+0x948>
 8017fb0:	9b06      	ldr	r3, [sp, #24]
 8017fb2:	2b02      	cmp	r3, #2
 8017fb4:	dd4c      	ble.n	8018050 <_dtoa_r+0x948>
 8017fb6:	e011      	b.n	8017fdc <_dtoa_r+0x8d4>
 8017fb8:	d0c9      	beq.n	8017f4e <_dtoa_r+0x846>
 8017fba:	9a05      	ldr	r2, [sp, #20]
 8017fbc:	331c      	adds	r3, #28
 8017fbe:	441a      	add	r2, r3
 8017fc0:	9205      	str	r2, [sp, #20]
 8017fc2:	441d      	add	r5, r3
 8017fc4:	4498      	add	r8, r3
 8017fc6:	e7c2      	b.n	8017f4e <_dtoa_r+0x846>
 8017fc8:	4603      	mov	r3, r0
 8017fca:	e7f6      	b.n	8017fba <_dtoa_r+0x8b2>
 8017fcc:	f1b9 0f00 	cmp.w	r9, #0
 8017fd0:	dc38      	bgt.n	8018044 <_dtoa_r+0x93c>
 8017fd2:	9b06      	ldr	r3, [sp, #24]
 8017fd4:	2b02      	cmp	r3, #2
 8017fd6:	dd35      	ble.n	8018044 <_dtoa_r+0x93c>
 8017fd8:	f8cd 9008 	str.w	r9, [sp, #8]
 8017fdc:	9b02      	ldr	r3, [sp, #8]
 8017fde:	b963      	cbnz	r3, 8017ffa <_dtoa_r+0x8f2>
 8017fe0:	4639      	mov	r1, r7
 8017fe2:	2205      	movs	r2, #5
 8017fe4:	4620      	mov	r0, r4
 8017fe6:	f000 ff00 	bl	8018dea <__multadd>
 8017fea:	4601      	mov	r1, r0
 8017fec:	4607      	mov	r7, r0
 8017fee:	9804      	ldr	r0, [sp, #16]
 8017ff0:	f001 f904 	bl	80191fc <__mcmp>
 8017ff4:	2800      	cmp	r0, #0
 8017ff6:	f73f adcc 	bgt.w	8017b92 <_dtoa_r+0x48a>
 8017ffa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017ffc:	465d      	mov	r5, fp
 8017ffe:	ea6f 0a03 	mvn.w	sl, r3
 8018002:	f04f 0900 	mov.w	r9, #0
 8018006:	4639      	mov	r1, r7
 8018008:	4620      	mov	r0, r4
 801800a:	f000 fed7 	bl	8018dbc <_Bfree>
 801800e:	2e00      	cmp	r6, #0
 8018010:	f43f aeb7 	beq.w	8017d82 <_dtoa_r+0x67a>
 8018014:	f1b9 0f00 	cmp.w	r9, #0
 8018018:	d005      	beq.n	8018026 <_dtoa_r+0x91e>
 801801a:	45b1      	cmp	r9, r6
 801801c:	d003      	beq.n	8018026 <_dtoa_r+0x91e>
 801801e:	4649      	mov	r1, r9
 8018020:	4620      	mov	r0, r4
 8018022:	f000 fecb 	bl	8018dbc <_Bfree>
 8018026:	4631      	mov	r1, r6
 8018028:	4620      	mov	r0, r4
 801802a:	f000 fec7 	bl	8018dbc <_Bfree>
 801802e:	e6a8      	b.n	8017d82 <_dtoa_r+0x67a>
 8018030:	2700      	movs	r7, #0
 8018032:	463e      	mov	r6, r7
 8018034:	e7e1      	b.n	8017ffa <_dtoa_r+0x8f2>
 8018036:	f8dd a020 	ldr.w	sl, [sp, #32]
 801803a:	463e      	mov	r6, r7
 801803c:	e5a9      	b.n	8017b92 <_dtoa_r+0x48a>
 801803e:	bf00      	nop
 8018040:	40240000 	.word	0x40240000
 8018044:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018046:	f8cd 9008 	str.w	r9, [sp, #8]
 801804a:	2b00      	cmp	r3, #0
 801804c:	f000 80fa 	beq.w	8018244 <_dtoa_r+0xb3c>
 8018050:	2d00      	cmp	r5, #0
 8018052:	dd05      	ble.n	8018060 <_dtoa_r+0x958>
 8018054:	4631      	mov	r1, r6
 8018056:	462a      	mov	r2, r5
 8018058:	4620      	mov	r0, r4
 801805a:	f001 f87b 	bl	8019154 <__lshift>
 801805e:	4606      	mov	r6, r0
 8018060:	9b07      	ldr	r3, [sp, #28]
 8018062:	2b00      	cmp	r3, #0
 8018064:	d04c      	beq.n	8018100 <_dtoa_r+0x9f8>
 8018066:	6871      	ldr	r1, [r6, #4]
 8018068:	4620      	mov	r0, r4
 801806a:	f000 fe73 	bl	8018d54 <_Balloc>
 801806e:	6932      	ldr	r2, [r6, #16]
 8018070:	3202      	adds	r2, #2
 8018072:	4605      	mov	r5, r0
 8018074:	0092      	lsls	r2, r2, #2
 8018076:	f106 010c 	add.w	r1, r6, #12
 801807a:	300c      	adds	r0, #12
 801807c:	f7fd fb84 	bl	8015788 <memcpy>
 8018080:	2201      	movs	r2, #1
 8018082:	4629      	mov	r1, r5
 8018084:	4620      	mov	r0, r4
 8018086:	f001 f865 	bl	8019154 <__lshift>
 801808a:	9b00      	ldr	r3, [sp, #0]
 801808c:	f8cd b014 	str.w	fp, [sp, #20]
 8018090:	f003 0301 	and.w	r3, r3, #1
 8018094:	46b1      	mov	r9, r6
 8018096:	9307      	str	r3, [sp, #28]
 8018098:	4606      	mov	r6, r0
 801809a:	4639      	mov	r1, r7
 801809c:	9804      	ldr	r0, [sp, #16]
 801809e:	f7ff faa5 	bl	80175ec <quorem>
 80180a2:	4649      	mov	r1, r9
 80180a4:	4605      	mov	r5, r0
 80180a6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80180aa:	9804      	ldr	r0, [sp, #16]
 80180ac:	f001 f8a6 	bl	80191fc <__mcmp>
 80180b0:	4632      	mov	r2, r6
 80180b2:	9000      	str	r0, [sp, #0]
 80180b4:	4639      	mov	r1, r7
 80180b6:	4620      	mov	r0, r4
 80180b8:	f001 f8ba 	bl	8019230 <__mdiff>
 80180bc:	68c3      	ldr	r3, [r0, #12]
 80180be:	4602      	mov	r2, r0
 80180c0:	bb03      	cbnz	r3, 8018104 <_dtoa_r+0x9fc>
 80180c2:	4601      	mov	r1, r0
 80180c4:	9008      	str	r0, [sp, #32]
 80180c6:	9804      	ldr	r0, [sp, #16]
 80180c8:	f001 f898 	bl	80191fc <__mcmp>
 80180cc:	9a08      	ldr	r2, [sp, #32]
 80180ce:	4603      	mov	r3, r0
 80180d0:	4611      	mov	r1, r2
 80180d2:	4620      	mov	r0, r4
 80180d4:	9308      	str	r3, [sp, #32]
 80180d6:	f000 fe71 	bl	8018dbc <_Bfree>
 80180da:	9b08      	ldr	r3, [sp, #32]
 80180dc:	b9a3      	cbnz	r3, 8018108 <_dtoa_r+0xa00>
 80180de:	9a06      	ldr	r2, [sp, #24]
 80180e0:	b992      	cbnz	r2, 8018108 <_dtoa_r+0xa00>
 80180e2:	9a07      	ldr	r2, [sp, #28]
 80180e4:	b982      	cbnz	r2, 8018108 <_dtoa_r+0xa00>
 80180e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80180ea:	d029      	beq.n	8018140 <_dtoa_r+0xa38>
 80180ec:	9b00      	ldr	r3, [sp, #0]
 80180ee:	2b00      	cmp	r3, #0
 80180f0:	dd01      	ble.n	80180f6 <_dtoa_r+0x9ee>
 80180f2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80180f6:	9b05      	ldr	r3, [sp, #20]
 80180f8:	1c5d      	adds	r5, r3, #1
 80180fa:	f883 8000 	strb.w	r8, [r3]
 80180fe:	e782      	b.n	8018006 <_dtoa_r+0x8fe>
 8018100:	4630      	mov	r0, r6
 8018102:	e7c2      	b.n	801808a <_dtoa_r+0x982>
 8018104:	2301      	movs	r3, #1
 8018106:	e7e3      	b.n	80180d0 <_dtoa_r+0x9c8>
 8018108:	9a00      	ldr	r2, [sp, #0]
 801810a:	2a00      	cmp	r2, #0
 801810c:	db04      	blt.n	8018118 <_dtoa_r+0xa10>
 801810e:	d125      	bne.n	801815c <_dtoa_r+0xa54>
 8018110:	9a06      	ldr	r2, [sp, #24]
 8018112:	bb1a      	cbnz	r2, 801815c <_dtoa_r+0xa54>
 8018114:	9a07      	ldr	r2, [sp, #28]
 8018116:	bb0a      	cbnz	r2, 801815c <_dtoa_r+0xa54>
 8018118:	2b00      	cmp	r3, #0
 801811a:	ddec      	ble.n	80180f6 <_dtoa_r+0x9ee>
 801811c:	2201      	movs	r2, #1
 801811e:	9904      	ldr	r1, [sp, #16]
 8018120:	4620      	mov	r0, r4
 8018122:	f001 f817 	bl	8019154 <__lshift>
 8018126:	4639      	mov	r1, r7
 8018128:	9004      	str	r0, [sp, #16]
 801812a:	f001 f867 	bl	80191fc <__mcmp>
 801812e:	2800      	cmp	r0, #0
 8018130:	dc03      	bgt.n	801813a <_dtoa_r+0xa32>
 8018132:	d1e0      	bne.n	80180f6 <_dtoa_r+0x9ee>
 8018134:	f018 0f01 	tst.w	r8, #1
 8018138:	d0dd      	beq.n	80180f6 <_dtoa_r+0x9ee>
 801813a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801813e:	d1d8      	bne.n	80180f2 <_dtoa_r+0x9ea>
 8018140:	9b05      	ldr	r3, [sp, #20]
 8018142:	9a05      	ldr	r2, [sp, #20]
 8018144:	1c5d      	adds	r5, r3, #1
 8018146:	2339      	movs	r3, #57	; 0x39
 8018148:	7013      	strb	r3, [r2, #0]
 801814a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801814e:	2b39      	cmp	r3, #57	; 0x39
 8018150:	f105 32ff 	add.w	r2, r5, #4294967295
 8018154:	d04f      	beq.n	80181f6 <_dtoa_r+0xaee>
 8018156:	3301      	adds	r3, #1
 8018158:	7013      	strb	r3, [r2, #0]
 801815a:	e754      	b.n	8018006 <_dtoa_r+0x8fe>
 801815c:	9a05      	ldr	r2, [sp, #20]
 801815e:	2b00      	cmp	r3, #0
 8018160:	f102 0501 	add.w	r5, r2, #1
 8018164:	dd06      	ble.n	8018174 <_dtoa_r+0xa6c>
 8018166:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801816a:	d0e9      	beq.n	8018140 <_dtoa_r+0xa38>
 801816c:	f108 0801 	add.w	r8, r8, #1
 8018170:	9b05      	ldr	r3, [sp, #20]
 8018172:	e7c2      	b.n	80180fa <_dtoa_r+0x9f2>
 8018174:	9a02      	ldr	r2, [sp, #8]
 8018176:	f805 8c01 	strb.w	r8, [r5, #-1]
 801817a:	eba5 030b 	sub.w	r3, r5, fp
 801817e:	4293      	cmp	r3, r2
 8018180:	d021      	beq.n	80181c6 <_dtoa_r+0xabe>
 8018182:	2300      	movs	r3, #0
 8018184:	220a      	movs	r2, #10
 8018186:	9904      	ldr	r1, [sp, #16]
 8018188:	4620      	mov	r0, r4
 801818a:	f000 fe2e 	bl	8018dea <__multadd>
 801818e:	45b1      	cmp	r9, r6
 8018190:	9004      	str	r0, [sp, #16]
 8018192:	f04f 0300 	mov.w	r3, #0
 8018196:	f04f 020a 	mov.w	r2, #10
 801819a:	4649      	mov	r1, r9
 801819c:	4620      	mov	r0, r4
 801819e:	d105      	bne.n	80181ac <_dtoa_r+0xaa4>
 80181a0:	f000 fe23 	bl	8018dea <__multadd>
 80181a4:	4681      	mov	r9, r0
 80181a6:	4606      	mov	r6, r0
 80181a8:	9505      	str	r5, [sp, #20]
 80181aa:	e776      	b.n	801809a <_dtoa_r+0x992>
 80181ac:	f000 fe1d 	bl	8018dea <__multadd>
 80181b0:	4631      	mov	r1, r6
 80181b2:	4681      	mov	r9, r0
 80181b4:	2300      	movs	r3, #0
 80181b6:	220a      	movs	r2, #10
 80181b8:	4620      	mov	r0, r4
 80181ba:	f000 fe16 	bl	8018dea <__multadd>
 80181be:	4606      	mov	r6, r0
 80181c0:	e7f2      	b.n	80181a8 <_dtoa_r+0xaa0>
 80181c2:	f04f 0900 	mov.w	r9, #0
 80181c6:	2201      	movs	r2, #1
 80181c8:	9904      	ldr	r1, [sp, #16]
 80181ca:	4620      	mov	r0, r4
 80181cc:	f000 ffc2 	bl	8019154 <__lshift>
 80181d0:	4639      	mov	r1, r7
 80181d2:	9004      	str	r0, [sp, #16]
 80181d4:	f001 f812 	bl	80191fc <__mcmp>
 80181d8:	2800      	cmp	r0, #0
 80181da:	dcb6      	bgt.n	801814a <_dtoa_r+0xa42>
 80181dc:	d102      	bne.n	80181e4 <_dtoa_r+0xadc>
 80181de:	f018 0f01 	tst.w	r8, #1
 80181e2:	d1b2      	bne.n	801814a <_dtoa_r+0xa42>
 80181e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80181e8:	2b30      	cmp	r3, #48	; 0x30
 80181ea:	f105 32ff 	add.w	r2, r5, #4294967295
 80181ee:	f47f af0a 	bne.w	8018006 <_dtoa_r+0x8fe>
 80181f2:	4615      	mov	r5, r2
 80181f4:	e7f6      	b.n	80181e4 <_dtoa_r+0xadc>
 80181f6:	4593      	cmp	fp, r2
 80181f8:	d105      	bne.n	8018206 <_dtoa_r+0xafe>
 80181fa:	2331      	movs	r3, #49	; 0x31
 80181fc:	f10a 0a01 	add.w	sl, sl, #1
 8018200:	f88b 3000 	strb.w	r3, [fp]
 8018204:	e6ff      	b.n	8018006 <_dtoa_r+0x8fe>
 8018206:	4615      	mov	r5, r2
 8018208:	e79f      	b.n	801814a <_dtoa_r+0xa42>
 801820a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8018270 <_dtoa_r+0xb68>
 801820e:	e007      	b.n	8018220 <_dtoa_r+0xb18>
 8018210:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018212:	f8df b060 	ldr.w	fp, [pc, #96]	; 8018274 <_dtoa_r+0xb6c>
 8018216:	b11b      	cbz	r3, 8018220 <_dtoa_r+0xb18>
 8018218:	f10b 0308 	add.w	r3, fp, #8
 801821c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801821e:	6013      	str	r3, [r2, #0]
 8018220:	4658      	mov	r0, fp
 8018222:	b017      	add	sp, #92	; 0x5c
 8018224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018228:	9b06      	ldr	r3, [sp, #24]
 801822a:	2b01      	cmp	r3, #1
 801822c:	f77f ae35 	ble.w	8017e9a <_dtoa_r+0x792>
 8018230:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018232:	9307      	str	r3, [sp, #28]
 8018234:	e649      	b.n	8017eca <_dtoa_r+0x7c2>
 8018236:	9b02      	ldr	r3, [sp, #8]
 8018238:	2b00      	cmp	r3, #0
 801823a:	dc03      	bgt.n	8018244 <_dtoa_r+0xb3c>
 801823c:	9b06      	ldr	r3, [sp, #24]
 801823e:	2b02      	cmp	r3, #2
 8018240:	f73f aecc 	bgt.w	8017fdc <_dtoa_r+0x8d4>
 8018244:	465d      	mov	r5, fp
 8018246:	4639      	mov	r1, r7
 8018248:	9804      	ldr	r0, [sp, #16]
 801824a:	f7ff f9cf 	bl	80175ec <quorem>
 801824e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8018252:	f805 8b01 	strb.w	r8, [r5], #1
 8018256:	9a02      	ldr	r2, [sp, #8]
 8018258:	eba5 030b 	sub.w	r3, r5, fp
 801825c:	429a      	cmp	r2, r3
 801825e:	ddb0      	ble.n	80181c2 <_dtoa_r+0xaba>
 8018260:	2300      	movs	r3, #0
 8018262:	220a      	movs	r2, #10
 8018264:	9904      	ldr	r1, [sp, #16]
 8018266:	4620      	mov	r0, r4
 8018268:	f000 fdbf 	bl	8018dea <__multadd>
 801826c:	9004      	str	r0, [sp, #16]
 801826e:	e7ea      	b.n	8018246 <_dtoa_r+0xb3e>
 8018270:	0801acc3 	.word	0x0801acc3
 8018274:	0801ab20 	.word	0x0801ab20

08018278 <__sflush_r>:
 8018278:	898a      	ldrh	r2, [r1, #12]
 801827a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801827e:	4605      	mov	r5, r0
 8018280:	0710      	lsls	r0, r2, #28
 8018282:	460c      	mov	r4, r1
 8018284:	d458      	bmi.n	8018338 <__sflush_r+0xc0>
 8018286:	684b      	ldr	r3, [r1, #4]
 8018288:	2b00      	cmp	r3, #0
 801828a:	dc05      	bgt.n	8018298 <__sflush_r+0x20>
 801828c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801828e:	2b00      	cmp	r3, #0
 8018290:	dc02      	bgt.n	8018298 <__sflush_r+0x20>
 8018292:	2000      	movs	r0, #0
 8018294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018298:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801829a:	2e00      	cmp	r6, #0
 801829c:	d0f9      	beq.n	8018292 <__sflush_r+0x1a>
 801829e:	2300      	movs	r3, #0
 80182a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80182a4:	682f      	ldr	r7, [r5, #0]
 80182a6:	6a21      	ldr	r1, [r4, #32]
 80182a8:	602b      	str	r3, [r5, #0]
 80182aa:	d032      	beq.n	8018312 <__sflush_r+0x9a>
 80182ac:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80182ae:	89a3      	ldrh	r3, [r4, #12]
 80182b0:	075a      	lsls	r2, r3, #29
 80182b2:	d505      	bpl.n	80182c0 <__sflush_r+0x48>
 80182b4:	6863      	ldr	r3, [r4, #4]
 80182b6:	1ac0      	subs	r0, r0, r3
 80182b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80182ba:	b10b      	cbz	r3, 80182c0 <__sflush_r+0x48>
 80182bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80182be:	1ac0      	subs	r0, r0, r3
 80182c0:	2300      	movs	r3, #0
 80182c2:	4602      	mov	r2, r0
 80182c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80182c6:	6a21      	ldr	r1, [r4, #32]
 80182c8:	4628      	mov	r0, r5
 80182ca:	47b0      	blx	r6
 80182cc:	1c43      	adds	r3, r0, #1
 80182ce:	89a3      	ldrh	r3, [r4, #12]
 80182d0:	d106      	bne.n	80182e0 <__sflush_r+0x68>
 80182d2:	6829      	ldr	r1, [r5, #0]
 80182d4:	291d      	cmp	r1, #29
 80182d6:	d848      	bhi.n	801836a <__sflush_r+0xf2>
 80182d8:	4a29      	ldr	r2, [pc, #164]	; (8018380 <__sflush_r+0x108>)
 80182da:	40ca      	lsrs	r2, r1
 80182dc:	07d6      	lsls	r6, r2, #31
 80182de:	d544      	bpl.n	801836a <__sflush_r+0xf2>
 80182e0:	2200      	movs	r2, #0
 80182e2:	6062      	str	r2, [r4, #4]
 80182e4:	04d9      	lsls	r1, r3, #19
 80182e6:	6922      	ldr	r2, [r4, #16]
 80182e8:	6022      	str	r2, [r4, #0]
 80182ea:	d504      	bpl.n	80182f6 <__sflush_r+0x7e>
 80182ec:	1c42      	adds	r2, r0, #1
 80182ee:	d101      	bne.n	80182f4 <__sflush_r+0x7c>
 80182f0:	682b      	ldr	r3, [r5, #0]
 80182f2:	b903      	cbnz	r3, 80182f6 <__sflush_r+0x7e>
 80182f4:	6560      	str	r0, [r4, #84]	; 0x54
 80182f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80182f8:	602f      	str	r7, [r5, #0]
 80182fa:	2900      	cmp	r1, #0
 80182fc:	d0c9      	beq.n	8018292 <__sflush_r+0x1a>
 80182fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018302:	4299      	cmp	r1, r3
 8018304:	d002      	beq.n	801830c <__sflush_r+0x94>
 8018306:	4628      	mov	r0, r5
 8018308:	f001 f932 	bl	8019570 <_free_r>
 801830c:	2000      	movs	r0, #0
 801830e:	6360      	str	r0, [r4, #52]	; 0x34
 8018310:	e7c0      	b.n	8018294 <__sflush_r+0x1c>
 8018312:	2301      	movs	r3, #1
 8018314:	4628      	mov	r0, r5
 8018316:	47b0      	blx	r6
 8018318:	1c41      	adds	r1, r0, #1
 801831a:	d1c8      	bne.n	80182ae <__sflush_r+0x36>
 801831c:	682b      	ldr	r3, [r5, #0]
 801831e:	2b00      	cmp	r3, #0
 8018320:	d0c5      	beq.n	80182ae <__sflush_r+0x36>
 8018322:	2b1d      	cmp	r3, #29
 8018324:	d001      	beq.n	801832a <__sflush_r+0xb2>
 8018326:	2b16      	cmp	r3, #22
 8018328:	d101      	bne.n	801832e <__sflush_r+0xb6>
 801832a:	602f      	str	r7, [r5, #0]
 801832c:	e7b1      	b.n	8018292 <__sflush_r+0x1a>
 801832e:	89a3      	ldrh	r3, [r4, #12]
 8018330:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018334:	81a3      	strh	r3, [r4, #12]
 8018336:	e7ad      	b.n	8018294 <__sflush_r+0x1c>
 8018338:	690f      	ldr	r7, [r1, #16]
 801833a:	2f00      	cmp	r7, #0
 801833c:	d0a9      	beq.n	8018292 <__sflush_r+0x1a>
 801833e:	0793      	lsls	r3, r2, #30
 8018340:	680e      	ldr	r6, [r1, #0]
 8018342:	bf08      	it	eq
 8018344:	694b      	ldreq	r3, [r1, #20]
 8018346:	600f      	str	r7, [r1, #0]
 8018348:	bf18      	it	ne
 801834a:	2300      	movne	r3, #0
 801834c:	eba6 0807 	sub.w	r8, r6, r7
 8018350:	608b      	str	r3, [r1, #8]
 8018352:	f1b8 0f00 	cmp.w	r8, #0
 8018356:	dd9c      	ble.n	8018292 <__sflush_r+0x1a>
 8018358:	4643      	mov	r3, r8
 801835a:	463a      	mov	r2, r7
 801835c:	6a21      	ldr	r1, [r4, #32]
 801835e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8018360:	4628      	mov	r0, r5
 8018362:	47b0      	blx	r6
 8018364:	2800      	cmp	r0, #0
 8018366:	dc06      	bgt.n	8018376 <__sflush_r+0xfe>
 8018368:	89a3      	ldrh	r3, [r4, #12]
 801836a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801836e:	81a3      	strh	r3, [r4, #12]
 8018370:	f04f 30ff 	mov.w	r0, #4294967295
 8018374:	e78e      	b.n	8018294 <__sflush_r+0x1c>
 8018376:	4407      	add	r7, r0
 8018378:	eba8 0800 	sub.w	r8, r8, r0
 801837c:	e7e9      	b.n	8018352 <__sflush_r+0xda>
 801837e:	bf00      	nop
 8018380:	20400001 	.word	0x20400001

08018384 <_fflush_r>:
 8018384:	b538      	push	{r3, r4, r5, lr}
 8018386:	690b      	ldr	r3, [r1, #16]
 8018388:	4605      	mov	r5, r0
 801838a:	460c      	mov	r4, r1
 801838c:	b1db      	cbz	r3, 80183c6 <_fflush_r+0x42>
 801838e:	b118      	cbz	r0, 8018398 <_fflush_r+0x14>
 8018390:	6983      	ldr	r3, [r0, #24]
 8018392:	b90b      	cbnz	r3, 8018398 <_fflush_r+0x14>
 8018394:	f000 f872 	bl	801847c <__sinit>
 8018398:	4b0c      	ldr	r3, [pc, #48]	; (80183cc <_fflush_r+0x48>)
 801839a:	429c      	cmp	r4, r3
 801839c:	d109      	bne.n	80183b2 <_fflush_r+0x2e>
 801839e:	686c      	ldr	r4, [r5, #4]
 80183a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80183a4:	b17b      	cbz	r3, 80183c6 <_fflush_r+0x42>
 80183a6:	4621      	mov	r1, r4
 80183a8:	4628      	mov	r0, r5
 80183aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80183ae:	f7ff bf63 	b.w	8018278 <__sflush_r>
 80183b2:	4b07      	ldr	r3, [pc, #28]	; (80183d0 <_fflush_r+0x4c>)
 80183b4:	429c      	cmp	r4, r3
 80183b6:	d101      	bne.n	80183bc <_fflush_r+0x38>
 80183b8:	68ac      	ldr	r4, [r5, #8]
 80183ba:	e7f1      	b.n	80183a0 <_fflush_r+0x1c>
 80183bc:	4b05      	ldr	r3, [pc, #20]	; (80183d4 <_fflush_r+0x50>)
 80183be:	429c      	cmp	r4, r3
 80183c0:	bf08      	it	eq
 80183c2:	68ec      	ldreq	r4, [r5, #12]
 80183c4:	e7ec      	b.n	80183a0 <_fflush_r+0x1c>
 80183c6:	2000      	movs	r0, #0
 80183c8:	bd38      	pop	{r3, r4, r5, pc}
 80183ca:	bf00      	nop
 80183cc:	0801ab50 	.word	0x0801ab50
 80183d0:	0801ab70 	.word	0x0801ab70
 80183d4:	0801ab30 	.word	0x0801ab30

080183d8 <fflush>:
 80183d8:	4601      	mov	r1, r0
 80183da:	b920      	cbnz	r0, 80183e6 <fflush+0xe>
 80183dc:	4b04      	ldr	r3, [pc, #16]	; (80183f0 <fflush+0x18>)
 80183de:	4905      	ldr	r1, [pc, #20]	; (80183f4 <fflush+0x1c>)
 80183e0:	6818      	ldr	r0, [r3, #0]
 80183e2:	f000 b8d3 	b.w	801858c <_fwalk_reent>
 80183e6:	4b04      	ldr	r3, [pc, #16]	; (80183f8 <fflush+0x20>)
 80183e8:	6818      	ldr	r0, [r3, #0]
 80183ea:	f7ff bfcb 	b.w	8018384 <_fflush_r>
 80183ee:	bf00      	nop
 80183f0:	0801aa90 	.word	0x0801aa90
 80183f4:	08018385 	.word	0x08018385
 80183f8:	2000002c 	.word	0x2000002c

080183fc <std>:
 80183fc:	2300      	movs	r3, #0
 80183fe:	b510      	push	{r4, lr}
 8018400:	4604      	mov	r4, r0
 8018402:	e9c0 3300 	strd	r3, r3, [r0]
 8018406:	6083      	str	r3, [r0, #8]
 8018408:	8181      	strh	r1, [r0, #12]
 801840a:	6643      	str	r3, [r0, #100]	; 0x64
 801840c:	81c2      	strh	r2, [r0, #14]
 801840e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018412:	6183      	str	r3, [r0, #24]
 8018414:	4619      	mov	r1, r3
 8018416:	2208      	movs	r2, #8
 8018418:	305c      	adds	r0, #92	; 0x5c
 801841a:	f7fd f9c0 	bl	801579e <memset>
 801841e:	4b05      	ldr	r3, [pc, #20]	; (8018434 <std+0x38>)
 8018420:	6263      	str	r3, [r4, #36]	; 0x24
 8018422:	4b05      	ldr	r3, [pc, #20]	; (8018438 <std+0x3c>)
 8018424:	62a3      	str	r3, [r4, #40]	; 0x28
 8018426:	4b05      	ldr	r3, [pc, #20]	; (801843c <std+0x40>)
 8018428:	62e3      	str	r3, [r4, #44]	; 0x2c
 801842a:	4b05      	ldr	r3, [pc, #20]	; (8018440 <std+0x44>)
 801842c:	6224      	str	r4, [r4, #32]
 801842e:	6323      	str	r3, [r4, #48]	; 0x30
 8018430:	bd10      	pop	{r4, pc}
 8018432:	bf00      	nop
 8018434:	0801a335 	.word	0x0801a335
 8018438:	0801a357 	.word	0x0801a357
 801843c:	0801a38f 	.word	0x0801a38f
 8018440:	0801a3b3 	.word	0x0801a3b3

08018444 <_cleanup_r>:
 8018444:	4901      	ldr	r1, [pc, #4]	; (801844c <_cleanup_r+0x8>)
 8018446:	f000 b8a1 	b.w	801858c <_fwalk_reent>
 801844a:	bf00      	nop
 801844c:	08018385 	.word	0x08018385

08018450 <__sfmoreglue>:
 8018450:	b570      	push	{r4, r5, r6, lr}
 8018452:	1e4a      	subs	r2, r1, #1
 8018454:	2568      	movs	r5, #104	; 0x68
 8018456:	4355      	muls	r5, r2
 8018458:	460e      	mov	r6, r1
 801845a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801845e:	f001 f8d5 	bl	801960c <_malloc_r>
 8018462:	4604      	mov	r4, r0
 8018464:	b140      	cbz	r0, 8018478 <__sfmoreglue+0x28>
 8018466:	2100      	movs	r1, #0
 8018468:	e9c0 1600 	strd	r1, r6, [r0]
 801846c:	300c      	adds	r0, #12
 801846e:	60a0      	str	r0, [r4, #8]
 8018470:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8018474:	f7fd f993 	bl	801579e <memset>
 8018478:	4620      	mov	r0, r4
 801847a:	bd70      	pop	{r4, r5, r6, pc}

0801847c <__sinit>:
 801847c:	6983      	ldr	r3, [r0, #24]
 801847e:	b510      	push	{r4, lr}
 8018480:	4604      	mov	r4, r0
 8018482:	bb33      	cbnz	r3, 80184d2 <__sinit+0x56>
 8018484:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8018488:	6503      	str	r3, [r0, #80]	; 0x50
 801848a:	4b12      	ldr	r3, [pc, #72]	; (80184d4 <__sinit+0x58>)
 801848c:	4a12      	ldr	r2, [pc, #72]	; (80184d8 <__sinit+0x5c>)
 801848e:	681b      	ldr	r3, [r3, #0]
 8018490:	6282      	str	r2, [r0, #40]	; 0x28
 8018492:	4298      	cmp	r0, r3
 8018494:	bf04      	itt	eq
 8018496:	2301      	moveq	r3, #1
 8018498:	6183      	streq	r3, [r0, #24]
 801849a:	f000 f81f 	bl	80184dc <__sfp>
 801849e:	6060      	str	r0, [r4, #4]
 80184a0:	4620      	mov	r0, r4
 80184a2:	f000 f81b 	bl	80184dc <__sfp>
 80184a6:	60a0      	str	r0, [r4, #8]
 80184a8:	4620      	mov	r0, r4
 80184aa:	f000 f817 	bl	80184dc <__sfp>
 80184ae:	2200      	movs	r2, #0
 80184b0:	60e0      	str	r0, [r4, #12]
 80184b2:	2104      	movs	r1, #4
 80184b4:	6860      	ldr	r0, [r4, #4]
 80184b6:	f7ff ffa1 	bl	80183fc <std>
 80184ba:	2201      	movs	r2, #1
 80184bc:	2109      	movs	r1, #9
 80184be:	68a0      	ldr	r0, [r4, #8]
 80184c0:	f7ff ff9c 	bl	80183fc <std>
 80184c4:	2202      	movs	r2, #2
 80184c6:	2112      	movs	r1, #18
 80184c8:	68e0      	ldr	r0, [r4, #12]
 80184ca:	f7ff ff97 	bl	80183fc <std>
 80184ce:	2301      	movs	r3, #1
 80184d0:	61a3      	str	r3, [r4, #24]
 80184d2:	bd10      	pop	{r4, pc}
 80184d4:	0801aa90 	.word	0x0801aa90
 80184d8:	08018445 	.word	0x08018445

080184dc <__sfp>:
 80184dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80184de:	4b1b      	ldr	r3, [pc, #108]	; (801854c <__sfp+0x70>)
 80184e0:	681e      	ldr	r6, [r3, #0]
 80184e2:	69b3      	ldr	r3, [r6, #24]
 80184e4:	4607      	mov	r7, r0
 80184e6:	b913      	cbnz	r3, 80184ee <__sfp+0x12>
 80184e8:	4630      	mov	r0, r6
 80184ea:	f7ff ffc7 	bl	801847c <__sinit>
 80184ee:	3648      	adds	r6, #72	; 0x48
 80184f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80184f4:	3b01      	subs	r3, #1
 80184f6:	d503      	bpl.n	8018500 <__sfp+0x24>
 80184f8:	6833      	ldr	r3, [r6, #0]
 80184fa:	b133      	cbz	r3, 801850a <__sfp+0x2e>
 80184fc:	6836      	ldr	r6, [r6, #0]
 80184fe:	e7f7      	b.n	80184f0 <__sfp+0x14>
 8018500:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8018504:	b16d      	cbz	r5, 8018522 <__sfp+0x46>
 8018506:	3468      	adds	r4, #104	; 0x68
 8018508:	e7f4      	b.n	80184f4 <__sfp+0x18>
 801850a:	2104      	movs	r1, #4
 801850c:	4638      	mov	r0, r7
 801850e:	f7ff ff9f 	bl	8018450 <__sfmoreglue>
 8018512:	6030      	str	r0, [r6, #0]
 8018514:	2800      	cmp	r0, #0
 8018516:	d1f1      	bne.n	80184fc <__sfp+0x20>
 8018518:	230c      	movs	r3, #12
 801851a:	603b      	str	r3, [r7, #0]
 801851c:	4604      	mov	r4, r0
 801851e:	4620      	mov	r0, r4
 8018520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018522:	4b0b      	ldr	r3, [pc, #44]	; (8018550 <__sfp+0x74>)
 8018524:	6665      	str	r5, [r4, #100]	; 0x64
 8018526:	e9c4 5500 	strd	r5, r5, [r4]
 801852a:	60a5      	str	r5, [r4, #8]
 801852c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8018530:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8018534:	2208      	movs	r2, #8
 8018536:	4629      	mov	r1, r5
 8018538:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801853c:	f7fd f92f 	bl	801579e <memset>
 8018540:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8018544:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8018548:	e7e9      	b.n	801851e <__sfp+0x42>
 801854a:	bf00      	nop
 801854c:	0801aa90 	.word	0x0801aa90
 8018550:	ffff0001 	.word	0xffff0001

08018554 <_fwalk>:
 8018554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018558:	4688      	mov	r8, r1
 801855a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801855e:	2600      	movs	r6, #0
 8018560:	b914      	cbnz	r4, 8018568 <_fwalk+0x14>
 8018562:	4630      	mov	r0, r6
 8018564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018568:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801856c:	3f01      	subs	r7, #1
 801856e:	d501      	bpl.n	8018574 <_fwalk+0x20>
 8018570:	6824      	ldr	r4, [r4, #0]
 8018572:	e7f5      	b.n	8018560 <_fwalk+0xc>
 8018574:	89ab      	ldrh	r3, [r5, #12]
 8018576:	2b01      	cmp	r3, #1
 8018578:	d906      	bls.n	8018588 <_fwalk+0x34>
 801857a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801857e:	3301      	adds	r3, #1
 8018580:	d002      	beq.n	8018588 <_fwalk+0x34>
 8018582:	4628      	mov	r0, r5
 8018584:	47c0      	blx	r8
 8018586:	4306      	orrs	r6, r0
 8018588:	3568      	adds	r5, #104	; 0x68
 801858a:	e7ef      	b.n	801856c <_fwalk+0x18>

0801858c <_fwalk_reent>:
 801858c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018590:	4680      	mov	r8, r0
 8018592:	4689      	mov	r9, r1
 8018594:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8018598:	2600      	movs	r6, #0
 801859a:	b914      	cbnz	r4, 80185a2 <_fwalk_reent+0x16>
 801859c:	4630      	mov	r0, r6
 801859e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80185a2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80185a6:	3f01      	subs	r7, #1
 80185a8:	d501      	bpl.n	80185ae <_fwalk_reent+0x22>
 80185aa:	6824      	ldr	r4, [r4, #0]
 80185ac:	e7f5      	b.n	801859a <_fwalk_reent+0xe>
 80185ae:	89ab      	ldrh	r3, [r5, #12]
 80185b0:	2b01      	cmp	r3, #1
 80185b2:	d907      	bls.n	80185c4 <_fwalk_reent+0x38>
 80185b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80185b8:	3301      	adds	r3, #1
 80185ba:	d003      	beq.n	80185c4 <_fwalk_reent+0x38>
 80185bc:	4629      	mov	r1, r5
 80185be:	4640      	mov	r0, r8
 80185c0:	47c8      	blx	r9
 80185c2:	4306      	orrs	r6, r0
 80185c4:	3568      	adds	r5, #104	; 0x68
 80185c6:	e7ee      	b.n	80185a6 <_fwalk_reent+0x1a>

080185c8 <rshift>:
 80185c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80185ca:	6906      	ldr	r6, [r0, #16]
 80185cc:	114b      	asrs	r3, r1, #5
 80185ce:	429e      	cmp	r6, r3
 80185d0:	f100 0414 	add.w	r4, r0, #20
 80185d4:	dd30      	ble.n	8018638 <rshift+0x70>
 80185d6:	f011 011f 	ands.w	r1, r1, #31
 80185da:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80185de:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80185e2:	d108      	bne.n	80185f6 <rshift+0x2e>
 80185e4:	4621      	mov	r1, r4
 80185e6:	42b2      	cmp	r2, r6
 80185e8:	460b      	mov	r3, r1
 80185ea:	d211      	bcs.n	8018610 <rshift+0x48>
 80185ec:	f852 3b04 	ldr.w	r3, [r2], #4
 80185f0:	f841 3b04 	str.w	r3, [r1], #4
 80185f4:	e7f7      	b.n	80185e6 <rshift+0x1e>
 80185f6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80185fa:	f1c1 0c20 	rsb	ip, r1, #32
 80185fe:	40cd      	lsrs	r5, r1
 8018600:	3204      	adds	r2, #4
 8018602:	4623      	mov	r3, r4
 8018604:	42b2      	cmp	r2, r6
 8018606:	4617      	mov	r7, r2
 8018608:	d30c      	bcc.n	8018624 <rshift+0x5c>
 801860a:	601d      	str	r5, [r3, #0]
 801860c:	b105      	cbz	r5, 8018610 <rshift+0x48>
 801860e:	3304      	adds	r3, #4
 8018610:	1b1a      	subs	r2, r3, r4
 8018612:	42a3      	cmp	r3, r4
 8018614:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8018618:	bf08      	it	eq
 801861a:	2300      	moveq	r3, #0
 801861c:	6102      	str	r2, [r0, #16]
 801861e:	bf08      	it	eq
 8018620:	6143      	streq	r3, [r0, #20]
 8018622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018624:	683f      	ldr	r7, [r7, #0]
 8018626:	fa07 f70c 	lsl.w	r7, r7, ip
 801862a:	433d      	orrs	r5, r7
 801862c:	f843 5b04 	str.w	r5, [r3], #4
 8018630:	f852 5b04 	ldr.w	r5, [r2], #4
 8018634:	40cd      	lsrs	r5, r1
 8018636:	e7e5      	b.n	8018604 <rshift+0x3c>
 8018638:	4623      	mov	r3, r4
 801863a:	e7e9      	b.n	8018610 <rshift+0x48>

0801863c <__hexdig_fun>:
 801863c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8018640:	2b09      	cmp	r3, #9
 8018642:	d802      	bhi.n	801864a <__hexdig_fun+0xe>
 8018644:	3820      	subs	r0, #32
 8018646:	b2c0      	uxtb	r0, r0
 8018648:	4770      	bx	lr
 801864a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801864e:	2b05      	cmp	r3, #5
 8018650:	d801      	bhi.n	8018656 <__hexdig_fun+0x1a>
 8018652:	3847      	subs	r0, #71	; 0x47
 8018654:	e7f7      	b.n	8018646 <__hexdig_fun+0xa>
 8018656:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801865a:	2b05      	cmp	r3, #5
 801865c:	d801      	bhi.n	8018662 <__hexdig_fun+0x26>
 801865e:	3827      	subs	r0, #39	; 0x27
 8018660:	e7f1      	b.n	8018646 <__hexdig_fun+0xa>
 8018662:	2000      	movs	r0, #0
 8018664:	4770      	bx	lr

08018666 <__gethex>:
 8018666:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801866a:	b08b      	sub	sp, #44	; 0x2c
 801866c:	468a      	mov	sl, r1
 801866e:	9002      	str	r0, [sp, #8]
 8018670:	9816      	ldr	r0, [sp, #88]	; 0x58
 8018672:	9306      	str	r3, [sp, #24]
 8018674:	4690      	mov	r8, r2
 8018676:	f000 fadf 	bl	8018c38 <__localeconv_l>
 801867a:	6803      	ldr	r3, [r0, #0]
 801867c:	9303      	str	r3, [sp, #12]
 801867e:	4618      	mov	r0, r3
 8018680:	f7ef fcde 	bl	8008040 <strlen>
 8018684:	9b03      	ldr	r3, [sp, #12]
 8018686:	9001      	str	r0, [sp, #4]
 8018688:	4403      	add	r3, r0
 801868a:	f04f 0b00 	mov.w	fp, #0
 801868e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8018692:	9307      	str	r3, [sp, #28]
 8018694:	f8da 3000 	ldr.w	r3, [sl]
 8018698:	3302      	adds	r3, #2
 801869a:	461f      	mov	r7, r3
 801869c:	f813 0b01 	ldrb.w	r0, [r3], #1
 80186a0:	2830      	cmp	r0, #48	; 0x30
 80186a2:	d06c      	beq.n	801877e <__gethex+0x118>
 80186a4:	f7ff ffca 	bl	801863c <__hexdig_fun>
 80186a8:	4604      	mov	r4, r0
 80186aa:	2800      	cmp	r0, #0
 80186ac:	d16a      	bne.n	8018784 <__gethex+0x11e>
 80186ae:	9a01      	ldr	r2, [sp, #4]
 80186b0:	9903      	ldr	r1, [sp, #12]
 80186b2:	4638      	mov	r0, r7
 80186b4:	f001 fe81 	bl	801a3ba <strncmp>
 80186b8:	2800      	cmp	r0, #0
 80186ba:	d166      	bne.n	801878a <__gethex+0x124>
 80186bc:	9b01      	ldr	r3, [sp, #4]
 80186be:	5cf8      	ldrb	r0, [r7, r3]
 80186c0:	18fe      	adds	r6, r7, r3
 80186c2:	f7ff ffbb 	bl	801863c <__hexdig_fun>
 80186c6:	2800      	cmp	r0, #0
 80186c8:	d062      	beq.n	8018790 <__gethex+0x12a>
 80186ca:	4633      	mov	r3, r6
 80186cc:	7818      	ldrb	r0, [r3, #0]
 80186ce:	2830      	cmp	r0, #48	; 0x30
 80186d0:	461f      	mov	r7, r3
 80186d2:	f103 0301 	add.w	r3, r3, #1
 80186d6:	d0f9      	beq.n	80186cc <__gethex+0x66>
 80186d8:	f7ff ffb0 	bl	801863c <__hexdig_fun>
 80186dc:	fab0 f580 	clz	r5, r0
 80186e0:	096d      	lsrs	r5, r5, #5
 80186e2:	4634      	mov	r4, r6
 80186e4:	f04f 0b01 	mov.w	fp, #1
 80186e8:	463a      	mov	r2, r7
 80186ea:	4616      	mov	r6, r2
 80186ec:	3201      	adds	r2, #1
 80186ee:	7830      	ldrb	r0, [r6, #0]
 80186f0:	f7ff ffa4 	bl	801863c <__hexdig_fun>
 80186f4:	2800      	cmp	r0, #0
 80186f6:	d1f8      	bne.n	80186ea <__gethex+0x84>
 80186f8:	9a01      	ldr	r2, [sp, #4]
 80186fa:	9903      	ldr	r1, [sp, #12]
 80186fc:	4630      	mov	r0, r6
 80186fe:	f001 fe5c 	bl	801a3ba <strncmp>
 8018702:	b950      	cbnz	r0, 801871a <__gethex+0xb4>
 8018704:	b954      	cbnz	r4, 801871c <__gethex+0xb6>
 8018706:	9b01      	ldr	r3, [sp, #4]
 8018708:	18f4      	adds	r4, r6, r3
 801870a:	4622      	mov	r2, r4
 801870c:	4616      	mov	r6, r2
 801870e:	3201      	adds	r2, #1
 8018710:	7830      	ldrb	r0, [r6, #0]
 8018712:	f7ff ff93 	bl	801863c <__hexdig_fun>
 8018716:	2800      	cmp	r0, #0
 8018718:	d1f8      	bne.n	801870c <__gethex+0xa6>
 801871a:	b10c      	cbz	r4, 8018720 <__gethex+0xba>
 801871c:	1ba4      	subs	r4, r4, r6
 801871e:	00a4      	lsls	r4, r4, #2
 8018720:	7833      	ldrb	r3, [r6, #0]
 8018722:	2b50      	cmp	r3, #80	; 0x50
 8018724:	d001      	beq.n	801872a <__gethex+0xc4>
 8018726:	2b70      	cmp	r3, #112	; 0x70
 8018728:	d140      	bne.n	80187ac <__gethex+0x146>
 801872a:	7873      	ldrb	r3, [r6, #1]
 801872c:	2b2b      	cmp	r3, #43	; 0x2b
 801872e:	d031      	beq.n	8018794 <__gethex+0x12e>
 8018730:	2b2d      	cmp	r3, #45	; 0x2d
 8018732:	d033      	beq.n	801879c <__gethex+0x136>
 8018734:	1c71      	adds	r1, r6, #1
 8018736:	f04f 0900 	mov.w	r9, #0
 801873a:	7808      	ldrb	r0, [r1, #0]
 801873c:	f7ff ff7e 	bl	801863c <__hexdig_fun>
 8018740:	1e43      	subs	r3, r0, #1
 8018742:	b2db      	uxtb	r3, r3
 8018744:	2b18      	cmp	r3, #24
 8018746:	d831      	bhi.n	80187ac <__gethex+0x146>
 8018748:	f1a0 0210 	sub.w	r2, r0, #16
 801874c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018750:	f7ff ff74 	bl	801863c <__hexdig_fun>
 8018754:	1e43      	subs	r3, r0, #1
 8018756:	b2db      	uxtb	r3, r3
 8018758:	2b18      	cmp	r3, #24
 801875a:	d922      	bls.n	80187a2 <__gethex+0x13c>
 801875c:	f1b9 0f00 	cmp.w	r9, #0
 8018760:	d000      	beq.n	8018764 <__gethex+0xfe>
 8018762:	4252      	negs	r2, r2
 8018764:	4414      	add	r4, r2
 8018766:	f8ca 1000 	str.w	r1, [sl]
 801876a:	b30d      	cbz	r5, 80187b0 <__gethex+0x14a>
 801876c:	f1bb 0f00 	cmp.w	fp, #0
 8018770:	bf0c      	ite	eq
 8018772:	2706      	moveq	r7, #6
 8018774:	2700      	movne	r7, #0
 8018776:	4638      	mov	r0, r7
 8018778:	b00b      	add	sp, #44	; 0x2c
 801877a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801877e:	f10b 0b01 	add.w	fp, fp, #1
 8018782:	e78a      	b.n	801869a <__gethex+0x34>
 8018784:	2500      	movs	r5, #0
 8018786:	462c      	mov	r4, r5
 8018788:	e7ae      	b.n	80186e8 <__gethex+0x82>
 801878a:	463e      	mov	r6, r7
 801878c:	2501      	movs	r5, #1
 801878e:	e7c7      	b.n	8018720 <__gethex+0xba>
 8018790:	4604      	mov	r4, r0
 8018792:	e7fb      	b.n	801878c <__gethex+0x126>
 8018794:	f04f 0900 	mov.w	r9, #0
 8018798:	1cb1      	adds	r1, r6, #2
 801879a:	e7ce      	b.n	801873a <__gethex+0xd4>
 801879c:	f04f 0901 	mov.w	r9, #1
 80187a0:	e7fa      	b.n	8018798 <__gethex+0x132>
 80187a2:	230a      	movs	r3, #10
 80187a4:	fb03 0202 	mla	r2, r3, r2, r0
 80187a8:	3a10      	subs	r2, #16
 80187aa:	e7cf      	b.n	801874c <__gethex+0xe6>
 80187ac:	4631      	mov	r1, r6
 80187ae:	e7da      	b.n	8018766 <__gethex+0x100>
 80187b0:	1bf3      	subs	r3, r6, r7
 80187b2:	3b01      	subs	r3, #1
 80187b4:	4629      	mov	r1, r5
 80187b6:	2b07      	cmp	r3, #7
 80187b8:	dc49      	bgt.n	801884e <__gethex+0x1e8>
 80187ba:	9802      	ldr	r0, [sp, #8]
 80187bc:	f000 faca 	bl	8018d54 <_Balloc>
 80187c0:	9b01      	ldr	r3, [sp, #4]
 80187c2:	f100 0914 	add.w	r9, r0, #20
 80187c6:	f04f 0b00 	mov.w	fp, #0
 80187ca:	f1c3 0301 	rsb	r3, r3, #1
 80187ce:	4605      	mov	r5, r0
 80187d0:	f8cd 9010 	str.w	r9, [sp, #16]
 80187d4:	46da      	mov	sl, fp
 80187d6:	9308      	str	r3, [sp, #32]
 80187d8:	42b7      	cmp	r7, r6
 80187da:	d33b      	bcc.n	8018854 <__gethex+0x1ee>
 80187dc:	9804      	ldr	r0, [sp, #16]
 80187de:	f840 ab04 	str.w	sl, [r0], #4
 80187e2:	eba0 0009 	sub.w	r0, r0, r9
 80187e6:	1080      	asrs	r0, r0, #2
 80187e8:	6128      	str	r0, [r5, #16]
 80187ea:	0147      	lsls	r7, r0, #5
 80187ec:	4650      	mov	r0, sl
 80187ee:	f000 fb75 	bl	8018edc <__hi0bits>
 80187f2:	f8d8 6000 	ldr.w	r6, [r8]
 80187f6:	1a3f      	subs	r7, r7, r0
 80187f8:	42b7      	cmp	r7, r6
 80187fa:	dd64      	ble.n	80188c6 <__gethex+0x260>
 80187fc:	1bbf      	subs	r7, r7, r6
 80187fe:	4639      	mov	r1, r7
 8018800:	4628      	mov	r0, r5
 8018802:	f000 fe85 	bl	8019510 <__any_on>
 8018806:	4682      	mov	sl, r0
 8018808:	b178      	cbz	r0, 801882a <__gethex+0x1c4>
 801880a:	1e7b      	subs	r3, r7, #1
 801880c:	1159      	asrs	r1, r3, #5
 801880e:	f003 021f 	and.w	r2, r3, #31
 8018812:	f04f 0a01 	mov.w	sl, #1
 8018816:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801881a:	fa0a f202 	lsl.w	r2, sl, r2
 801881e:	420a      	tst	r2, r1
 8018820:	d003      	beq.n	801882a <__gethex+0x1c4>
 8018822:	4553      	cmp	r3, sl
 8018824:	dc46      	bgt.n	80188b4 <__gethex+0x24e>
 8018826:	f04f 0a02 	mov.w	sl, #2
 801882a:	4639      	mov	r1, r7
 801882c:	4628      	mov	r0, r5
 801882e:	f7ff fecb 	bl	80185c8 <rshift>
 8018832:	443c      	add	r4, r7
 8018834:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018838:	42a3      	cmp	r3, r4
 801883a:	da52      	bge.n	80188e2 <__gethex+0x27c>
 801883c:	4629      	mov	r1, r5
 801883e:	9802      	ldr	r0, [sp, #8]
 8018840:	f000 fabc 	bl	8018dbc <_Bfree>
 8018844:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018846:	2300      	movs	r3, #0
 8018848:	6013      	str	r3, [r2, #0]
 801884a:	27a3      	movs	r7, #163	; 0xa3
 801884c:	e793      	b.n	8018776 <__gethex+0x110>
 801884e:	3101      	adds	r1, #1
 8018850:	105b      	asrs	r3, r3, #1
 8018852:	e7b0      	b.n	80187b6 <__gethex+0x150>
 8018854:	1e73      	subs	r3, r6, #1
 8018856:	9305      	str	r3, [sp, #20]
 8018858:	9a07      	ldr	r2, [sp, #28]
 801885a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801885e:	4293      	cmp	r3, r2
 8018860:	d018      	beq.n	8018894 <__gethex+0x22e>
 8018862:	f1bb 0f20 	cmp.w	fp, #32
 8018866:	d107      	bne.n	8018878 <__gethex+0x212>
 8018868:	9b04      	ldr	r3, [sp, #16]
 801886a:	f8c3 a000 	str.w	sl, [r3]
 801886e:	3304      	adds	r3, #4
 8018870:	f04f 0a00 	mov.w	sl, #0
 8018874:	9304      	str	r3, [sp, #16]
 8018876:	46d3      	mov	fp, sl
 8018878:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801887c:	f7ff fede 	bl	801863c <__hexdig_fun>
 8018880:	f000 000f 	and.w	r0, r0, #15
 8018884:	fa00 f00b 	lsl.w	r0, r0, fp
 8018888:	ea4a 0a00 	orr.w	sl, sl, r0
 801888c:	f10b 0b04 	add.w	fp, fp, #4
 8018890:	9b05      	ldr	r3, [sp, #20]
 8018892:	e00d      	b.n	80188b0 <__gethex+0x24a>
 8018894:	9b05      	ldr	r3, [sp, #20]
 8018896:	9a08      	ldr	r2, [sp, #32]
 8018898:	4413      	add	r3, r2
 801889a:	42bb      	cmp	r3, r7
 801889c:	d3e1      	bcc.n	8018862 <__gethex+0x1fc>
 801889e:	4618      	mov	r0, r3
 80188a0:	9a01      	ldr	r2, [sp, #4]
 80188a2:	9903      	ldr	r1, [sp, #12]
 80188a4:	9309      	str	r3, [sp, #36]	; 0x24
 80188a6:	f001 fd88 	bl	801a3ba <strncmp>
 80188aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80188ac:	2800      	cmp	r0, #0
 80188ae:	d1d8      	bne.n	8018862 <__gethex+0x1fc>
 80188b0:	461e      	mov	r6, r3
 80188b2:	e791      	b.n	80187d8 <__gethex+0x172>
 80188b4:	1eb9      	subs	r1, r7, #2
 80188b6:	4628      	mov	r0, r5
 80188b8:	f000 fe2a 	bl	8019510 <__any_on>
 80188bc:	2800      	cmp	r0, #0
 80188be:	d0b2      	beq.n	8018826 <__gethex+0x1c0>
 80188c0:	f04f 0a03 	mov.w	sl, #3
 80188c4:	e7b1      	b.n	801882a <__gethex+0x1c4>
 80188c6:	da09      	bge.n	80188dc <__gethex+0x276>
 80188c8:	1bf7      	subs	r7, r6, r7
 80188ca:	4629      	mov	r1, r5
 80188cc:	463a      	mov	r2, r7
 80188ce:	9802      	ldr	r0, [sp, #8]
 80188d0:	f000 fc40 	bl	8019154 <__lshift>
 80188d4:	1be4      	subs	r4, r4, r7
 80188d6:	4605      	mov	r5, r0
 80188d8:	f100 0914 	add.w	r9, r0, #20
 80188dc:	f04f 0a00 	mov.w	sl, #0
 80188e0:	e7a8      	b.n	8018834 <__gethex+0x1ce>
 80188e2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80188e6:	42a0      	cmp	r0, r4
 80188e8:	dd6a      	ble.n	80189c0 <__gethex+0x35a>
 80188ea:	1b04      	subs	r4, r0, r4
 80188ec:	42a6      	cmp	r6, r4
 80188ee:	dc2e      	bgt.n	801894e <__gethex+0x2e8>
 80188f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80188f4:	2b02      	cmp	r3, #2
 80188f6:	d022      	beq.n	801893e <__gethex+0x2d8>
 80188f8:	2b03      	cmp	r3, #3
 80188fa:	d024      	beq.n	8018946 <__gethex+0x2e0>
 80188fc:	2b01      	cmp	r3, #1
 80188fe:	d115      	bne.n	801892c <__gethex+0x2c6>
 8018900:	42a6      	cmp	r6, r4
 8018902:	d113      	bne.n	801892c <__gethex+0x2c6>
 8018904:	2e01      	cmp	r6, #1
 8018906:	dc0b      	bgt.n	8018920 <__gethex+0x2ba>
 8018908:	9a06      	ldr	r2, [sp, #24]
 801890a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801890e:	6013      	str	r3, [r2, #0]
 8018910:	2301      	movs	r3, #1
 8018912:	612b      	str	r3, [r5, #16]
 8018914:	f8c9 3000 	str.w	r3, [r9]
 8018918:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801891a:	2762      	movs	r7, #98	; 0x62
 801891c:	601d      	str	r5, [r3, #0]
 801891e:	e72a      	b.n	8018776 <__gethex+0x110>
 8018920:	1e71      	subs	r1, r6, #1
 8018922:	4628      	mov	r0, r5
 8018924:	f000 fdf4 	bl	8019510 <__any_on>
 8018928:	2800      	cmp	r0, #0
 801892a:	d1ed      	bne.n	8018908 <__gethex+0x2a2>
 801892c:	4629      	mov	r1, r5
 801892e:	9802      	ldr	r0, [sp, #8]
 8018930:	f000 fa44 	bl	8018dbc <_Bfree>
 8018934:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018936:	2300      	movs	r3, #0
 8018938:	6013      	str	r3, [r2, #0]
 801893a:	2750      	movs	r7, #80	; 0x50
 801893c:	e71b      	b.n	8018776 <__gethex+0x110>
 801893e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018940:	2b00      	cmp	r3, #0
 8018942:	d0e1      	beq.n	8018908 <__gethex+0x2a2>
 8018944:	e7f2      	b.n	801892c <__gethex+0x2c6>
 8018946:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018948:	2b00      	cmp	r3, #0
 801894a:	d1dd      	bne.n	8018908 <__gethex+0x2a2>
 801894c:	e7ee      	b.n	801892c <__gethex+0x2c6>
 801894e:	1e67      	subs	r7, r4, #1
 8018950:	f1ba 0f00 	cmp.w	sl, #0
 8018954:	d131      	bne.n	80189ba <__gethex+0x354>
 8018956:	b127      	cbz	r7, 8018962 <__gethex+0x2fc>
 8018958:	4639      	mov	r1, r7
 801895a:	4628      	mov	r0, r5
 801895c:	f000 fdd8 	bl	8019510 <__any_on>
 8018960:	4682      	mov	sl, r0
 8018962:	117a      	asrs	r2, r7, #5
 8018964:	2301      	movs	r3, #1
 8018966:	f007 071f 	and.w	r7, r7, #31
 801896a:	fa03 f707 	lsl.w	r7, r3, r7
 801896e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8018972:	4621      	mov	r1, r4
 8018974:	421f      	tst	r7, r3
 8018976:	4628      	mov	r0, r5
 8018978:	bf18      	it	ne
 801897a:	f04a 0a02 	orrne.w	sl, sl, #2
 801897e:	1b36      	subs	r6, r6, r4
 8018980:	f7ff fe22 	bl	80185c8 <rshift>
 8018984:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8018988:	2702      	movs	r7, #2
 801898a:	f1ba 0f00 	cmp.w	sl, #0
 801898e:	d048      	beq.n	8018a22 <__gethex+0x3bc>
 8018990:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018994:	2b02      	cmp	r3, #2
 8018996:	d015      	beq.n	80189c4 <__gethex+0x35e>
 8018998:	2b03      	cmp	r3, #3
 801899a:	d017      	beq.n	80189cc <__gethex+0x366>
 801899c:	2b01      	cmp	r3, #1
 801899e:	d109      	bne.n	80189b4 <__gethex+0x34e>
 80189a0:	f01a 0f02 	tst.w	sl, #2
 80189a4:	d006      	beq.n	80189b4 <__gethex+0x34e>
 80189a6:	f8d9 3000 	ldr.w	r3, [r9]
 80189aa:	ea4a 0a03 	orr.w	sl, sl, r3
 80189ae:	f01a 0f01 	tst.w	sl, #1
 80189b2:	d10e      	bne.n	80189d2 <__gethex+0x36c>
 80189b4:	f047 0710 	orr.w	r7, r7, #16
 80189b8:	e033      	b.n	8018a22 <__gethex+0x3bc>
 80189ba:	f04f 0a01 	mov.w	sl, #1
 80189be:	e7d0      	b.n	8018962 <__gethex+0x2fc>
 80189c0:	2701      	movs	r7, #1
 80189c2:	e7e2      	b.n	801898a <__gethex+0x324>
 80189c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80189c6:	f1c3 0301 	rsb	r3, r3, #1
 80189ca:	9315      	str	r3, [sp, #84]	; 0x54
 80189cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80189ce:	2b00      	cmp	r3, #0
 80189d0:	d0f0      	beq.n	80189b4 <__gethex+0x34e>
 80189d2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80189d6:	f105 0314 	add.w	r3, r5, #20
 80189da:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80189de:	eb03 010a 	add.w	r1, r3, sl
 80189e2:	f04f 0c00 	mov.w	ip, #0
 80189e6:	4618      	mov	r0, r3
 80189e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80189ec:	f1b2 3fff 	cmp.w	r2, #4294967295
 80189f0:	d01c      	beq.n	8018a2c <__gethex+0x3c6>
 80189f2:	3201      	adds	r2, #1
 80189f4:	6002      	str	r2, [r0, #0]
 80189f6:	2f02      	cmp	r7, #2
 80189f8:	f105 0314 	add.w	r3, r5, #20
 80189fc:	d138      	bne.n	8018a70 <__gethex+0x40a>
 80189fe:	f8d8 2000 	ldr.w	r2, [r8]
 8018a02:	3a01      	subs	r2, #1
 8018a04:	42b2      	cmp	r2, r6
 8018a06:	d10a      	bne.n	8018a1e <__gethex+0x3b8>
 8018a08:	1171      	asrs	r1, r6, #5
 8018a0a:	2201      	movs	r2, #1
 8018a0c:	f006 061f 	and.w	r6, r6, #31
 8018a10:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018a14:	fa02 f606 	lsl.w	r6, r2, r6
 8018a18:	421e      	tst	r6, r3
 8018a1a:	bf18      	it	ne
 8018a1c:	4617      	movne	r7, r2
 8018a1e:	f047 0720 	orr.w	r7, r7, #32
 8018a22:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018a24:	601d      	str	r5, [r3, #0]
 8018a26:	9b06      	ldr	r3, [sp, #24]
 8018a28:	601c      	str	r4, [r3, #0]
 8018a2a:	e6a4      	b.n	8018776 <__gethex+0x110>
 8018a2c:	4299      	cmp	r1, r3
 8018a2e:	f843 cc04 	str.w	ip, [r3, #-4]
 8018a32:	d8d8      	bhi.n	80189e6 <__gethex+0x380>
 8018a34:	68ab      	ldr	r3, [r5, #8]
 8018a36:	4599      	cmp	r9, r3
 8018a38:	db12      	blt.n	8018a60 <__gethex+0x3fa>
 8018a3a:	6869      	ldr	r1, [r5, #4]
 8018a3c:	9802      	ldr	r0, [sp, #8]
 8018a3e:	3101      	adds	r1, #1
 8018a40:	f000 f988 	bl	8018d54 <_Balloc>
 8018a44:	692a      	ldr	r2, [r5, #16]
 8018a46:	3202      	adds	r2, #2
 8018a48:	f105 010c 	add.w	r1, r5, #12
 8018a4c:	4683      	mov	fp, r0
 8018a4e:	0092      	lsls	r2, r2, #2
 8018a50:	300c      	adds	r0, #12
 8018a52:	f7fc fe99 	bl	8015788 <memcpy>
 8018a56:	4629      	mov	r1, r5
 8018a58:	9802      	ldr	r0, [sp, #8]
 8018a5a:	f000 f9af 	bl	8018dbc <_Bfree>
 8018a5e:	465d      	mov	r5, fp
 8018a60:	692b      	ldr	r3, [r5, #16]
 8018a62:	1c5a      	adds	r2, r3, #1
 8018a64:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8018a68:	612a      	str	r2, [r5, #16]
 8018a6a:	2201      	movs	r2, #1
 8018a6c:	615a      	str	r2, [r3, #20]
 8018a6e:	e7c2      	b.n	80189f6 <__gethex+0x390>
 8018a70:	692a      	ldr	r2, [r5, #16]
 8018a72:	454a      	cmp	r2, r9
 8018a74:	dd0b      	ble.n	8018a8e <__gethex+0x428>
 8018a76:	2101      	movs	r1, #1
 8018a78:	4628      	mov	r0, r5
 8018a7a:	f7ff fda5 	bl	80185c8 <rshift>
 8018a7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018a82:	3401      	adds	r4, #1
 8018a84:	42a3      	cmp	r3, r4
 8018a86:	f6ff aed9 	blt.w	801883c <__gethex+0x1d6>
 8018a8a:	2701      	movs	r7, #1
 8018a8c:	e7c7      	b.n	8018a1e <__gethex+0x3b8>
 8018a8e:	f016 061f 	ands.w	r6, r6, #31
 8018a92:	d0fa      	beq.n	8018a8a <__gethex+0x424>
 8018a94:	449a      	add	sl, r3
 8018a96:	f1c6 0620 	rsb	r6, r6, #32
 8018a9a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8018a9e:	f000 fa1d 	bl	8018edc <__hi0bits>
 8018aa2:	42b0      	cmp	r0, r6
 8018aa4:	dbe7      	blt.n	8018a76 <__gethex+0x410>
 8018aa6:	e7f0      	b.n	8018a8a <__gethex+0x424>

08018aa8 <L_shift>:
 8018aa8:	f1c2 0208 	rsb	r2, r2, #8
 8018aac:	0092      	lsls	r2, r2, #2
 8018aae:	b570      	push	{r4, r5, r6, lr}
 8018ab0:	f1c2 0620 	rsb	r6, r2, #32
 8018ab4:	6843      	ldr	r3, [r0, #4]
 8018ab6:	6804      	ldr	r4, [r0, #0]
 8018ab8:	fa03 f506 	lsl.w	r5, r3, r6
 8018abc:	432c      	orrs	r4, r5
 8018abe:	40d3      	lsrs	r3, r2
 8018ac0:	6004      	str	r4, [r0, #0]
 8018ac2:	f840 3f04 	str.w	r3, [r0, #4]!
 8018ac6:	4288      	cmp	r0, r1
 8018ac8:	d3f4      	bcc.n	8018ab4 <L_shift+0xc>
 8018aca:	bd70      	pop	{r4, r5, r6, pc}

08018acc <__match>:
 8018acc:	b530      	push	{r4, r5, lr}
 8018ace:	6803      	ldr	r3, [r0, #0]
 8018ad0:	3301      	adds	r3, #1
 8018ad2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018ad6:	b914      	cbnz	r4, 8018ade <__match+0x12>
 8018ad8:	6003      	str	r3, [r0, #0]
 8018ada:	2001      	movs	r0, #1
 8018adc:	bd30      	pop	{r4, r5, pc}
 8018ade:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018ae2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8018ae6:	2d19      	cmp	r5, #25
 8018ae8:	bf98      	it	ls
 8018aea:	3220      	addls	r2, #32
 8018aec:	42a2      	cmp	r2, r4
 8018aee:	d0f0      	beq.n	8018ad2 <__match+0x6>
 8018af0:	2000      	movs	r0, #0
 8018af2:	e7f3      	b.n	8018adc <__match+0x10>

08018af4 <__hexnan>:
 8018af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018af8:	680b      	ldr	r3, [r1, #0]
 8018afa:	6801      	ldr	r1, [r0, #0]
 8018afc:	115f      	asrs	r7, r3, #5
 8018afe:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8018b02:	f013 031f 	ands.w	r3, r3, #31
 8018b06:	b087      	sub	sp, #28
 8018b08:	bf18      	it	ne
 8018b0a:	3704      	addne	r7, #4
 8018b0c:	2500      	movs	r5, #0
 8018b0e:	1f3e      	subs	r6, r7, #4
 8018b10:	4682      	mov	sl, r0
 8018b12:	4690      	mov	r8, r2
 8018b14:	9301      	str	r3, [sp, #4]
 8018b16:	f847 5c04 	str.w	r5, [r7, #-4]
 8018b1a:	46b1      	mov	r9, r6
 8018b1c:	4634      	mov	r4, r6
 8018b1e:	9502      	str	r5, [sp, #8]
 8018b20:	46ab      	mov	fp, r5
 8018b22:	784a      	ldrb	r2, [r1, #1]
 8018b24:	1c4b      	adds	r3, r1, #1
 8018b26:	9303      	str	r3, [sp, #12]
 8018b28:	b342      	cbz	r2, 8018b7c <__hexnan+0x88>
 8018b2a:	4610      	mov	r0, r2
 8018b2c:	9105      	str	r1, [sp, #20]
 8018b2e:	9204      	str	r2, [sp, #16]
 8018b30:	f7ff fd84 	bl	801863c <__hexdig_fun>
 8018b34:	2800      	cmp	r0, #0
 8018b36:	d143      	bne.n	8018bc0 <__hexnan+0xcc>
 8018b38:	9a04      	ldr	r2, [sp, #16]
 8018b3a:	9905      	ldr	r1, [sp, #20]
 8018b3c:	2a20      	cmp	r2, #32
 8018b3e:	d818      	bhi.n	8018b72 <__hexnan+0x7e>
 8018b40:	9b02      	ldr	r3, [sp, #8]
 8018b42:	459b      	cmp	fp, r3
 8018b44:	dd13      	ble.n	8018b6e <__hexnan+0x7a>
 8018b46:	454c      	cmp	r4, r9
 8018b48:	d206      	bcs.n	8018b58 <__hexnan+0x64>
 8018b4a:	2d07      	cmp	r5, #7
 8018b4c:	dc04      	bgt.n	8018b58 <__hexnan+0x64>
 8018b4e:	462a      	mov	r2, r5
 8018b50:	4649      	mov	r1, r9
 8018b52:	4620      	mov	r0, r4
 8018b54:	f7ff ffa8 	bl	8018aa8 <L_shift>
 8018b58:	4544      	cmp	r4, r8
 8018b5a:	d944      	bls.n	8018be6 <__hexnan+0xf2>
 8018b5c:	2300      	movs	r3, #0
 8018b5e:	f1a4 0904 	sub.w	r9, r4, #4
 8018b62:	f844 3c04 	str.w	r3, [r4, #-4]
 8018b66:	f8cd b008 	str.w	fp, [sp, #8]
 8018b6a:	464c      	mov	r4, r9
 8018b6c:	461d      	mov	r5, r3
 8018b6e:	9903      	ldr	r1, [sp, #12]
 8018b70:	e7d7      	b.n	8018b22 <__hexnan+0x2e>
 8018b72:	2a29      	cmp	r2, #41	; 0x29
 8018b74:	d14a      	bne.n	8018c0c <__hexnan+0x118>
 8018b76:	3102      	adds	r1, #2
 8018b78:	f8ca 1000 	str.w	r1, [sl]
 8018b7c:	f1bb 0f00 	cmp.w	fp, #0
 8018b80:	d044      	beq.n	8018c0c <__hexnan+0x118>
 8018b82:	454c      	cmp	r4, r9
 8018b84:	d206      	bcs.n	8018b94 <__hexnan+0xa0>
 8018b86:	2d07      	cmp	r5, #7
 8018b88:	dc04      	bgt.n	8018b94 <__hexnan+0xa0>
 8018b8a:	462a      	mov	r2, r5
 8018b8c:	4649      	mov	r1, r9
 8018b8e:	4620      	mov	r0, r4
 8018b90:	f7ff ff8a 	bl	8018aa8 <L_shift>
 8018b94:	4544      	cmp	r4, r8
 8018b96:	d928      	bls.n	8018bea <__hexnan+0xf6>
 8018b98:	4643      	mov	r3, r8
 8018b9a:	f854 2b04 	ldr.w	r2, [r4], #4
 8018b9e:	f843 2b04 	str.w	r2, [r3], #4
 8018ba2:	42a6      	cmp	r6, r4
 8018ba4:	d2f9      	bcs.n	8018b9a <__hexnan+0xa6>
 8018ba6:	2200      	movs	r2, #0
 8018ba8:	f843 2b04 	str.w	r2, [r3], #4
 8018bac:	429e      	cmp	r6, r3
 8018bae:	d2fb      	bcs.n	8018ba8 <__hexnan+0xb4>
 8018bb0:	6833      	ldr	r3, [r6, #0]
 8018bb2:	b91b      	cbnz	r3, 8018bbc <__hexnan+0xc8>
 8018bb4:	4546      	cmp	r6, r8
 8018bb6:	d127      	bne.n	8018c08 <__hexnan+0x114>
 8018bb8:	2301      	movs	r3, #1
 8018bba:	6033      	str	r3, [r6, #0]
 8018bbc:	2005      	movs	r0, #5
 8018bbe:	e026      	b.n	8018c0e <__hexnan+0x11a>
 8018bc0:	3501      	adds	r5, #1
 8018bc2:	2d08      	cmp	r5, #8
 8018bc4:	f10b 0b01 	add.w	fp, fp, #1
 8018bc8:	dd06      	ble.n	8018bd8 <__hexnan+0xe4>
 8018bca:	4544      	cmp	r4, r8
 8018bcc:	d9cf      	bls.n	8018b6e <__hexnan+0x7a>
 8018bce:	2300      	movs	r3, #0
 8018bd0:	f844 3c04 	str.w	r3, [r4, #-4]
 8018bd4:	2501      	movs	r5, #1
 8018bd6:	3c04      	subs	r4, #4
 8018bd8:	6822      	ldr	r2, [r4, #0]
 8018bda:	f000 000f 	and.w	r0, r0, #15
 8018bde:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8018be2:	6020      	str	r0, [r4, #0]
 8018be4:	e7c3      	b.n	8018b6e <__hexnan+0x7a>
 8018be6:	2508      	movs	r5, #8
 8018be8:	e7c1      	b.n	8018b6e <__hexnan+0x7a>
 8018bea:	9b01      	ldr	r3, [sp, #4]
 8018bec:	2b00      	cmp	r3, #0
 8018bee:	d0df      	beq.n	8018bb0 <__hexnan+0xbc>
 8018bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8018bf4:	f1c3 0320 	rsb	r3, r3, #32
 8018bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8018bfc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8018c00:	401a      	ands	r2, r3
 8018c02:	f847 2c04 	str.w	r2, [r7, #-4]
 8018c06:	e7d3      	b.n	8018bb0 <__hexnan+0xbc>
 8018c08:	3e04      	subs	r6, #4
 8018c0a:	e7d1      	b.n	8018bb0 <__hexnan+0xbc>
 8018c0c:	2004      	movs	r0, #4
 8018c0e:	b007      	add	sp, #28
 8018c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018c14 <__locale_ctype_ptr_l>:
 8018c14:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8018c18:	4770      	bx	lr
	...

08018c1c <__locale_ctype_ptr>:
 8018c1c:	4b04      	ldr	r3, [pc, #16]	; (8018c30 <__locale_ctype_ptr+0x14>)
 8018c1e:	4a05      	ldr	r2, [pc, #20]	; (8018c34 <__locale_ctype_ptr+0x18>)
 8018c20:	681b      	ldr	r3, [r3, #0]
 8018c22:	6a1b      	ldr	r3, [r3, #32]
 8018c24:	2b00      	cmp	r3, #0
 8018c26:	bf08      	it	eq
 8018c28:	4613      	moveq	r3, r2
 8018c2a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8018c2e:	4770      	bx	lr
 8018c30:	2000002c 	.word	0x2000002c
 8018c34:	20000090 	.word	0x20000090

08018c38 <__localeconv_l>:
 8018c38:	30f0      	adds	r0, #240	; 0xf0
 8018c3a:	4770      	bx	lr

08018c3c <_localeconv_r>:
 8018c3c:	4b04      	ldr	r3, [pc, #16]	; (8018c50 <_localeconv_r+0x14>)
 8018c3e:	681b      	ldr	r3, [r3, #0]
 8018c40:	6a18      	ldr	r0, [r3, #32]
 8018c42:	4b04      	ldr	r3, [pc, #16]	; (8018c54 <_localeconv_r+0x18>)
 8018c44:	2800      	cmp	r0, #0
 8018c46:	bf08      	it	eq
 8018c48:	4618      	moveq	r0, r3
 8018c4a:	30f0      	adds	r0, #240	; 0xf0
 8018c4c:	4770      	bx	lr
 8018c4e:	bf00      	nop
 8018c50:	2000002c 	.word	0x2000002c
 8018c54:	20000090 	.word	0x20000090

08018c58 <__swhatbuf_r>:
 8018c58:	b570      	push	{r4, r5, r6, lr}
 8018c5a:	460e      	mov	r6, r1
 8018c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018c60:	2900      	cmp	r1, #0
 8018c62:	b096      	sub	sp, #88	; 0x58
 8018c64:	4614      	mov	r4, r2
 8018c66:	461d      	mov	r5, r3
 8018c68:	da07      	bge.n	8018c7a <__swhatbuf_r+0x22>
 8018c6a:	2300      	movs	r3, #0
 8018c6c:	602b      	str	r3, [r5, #0]
 8018c6e:	89b3      	ldrh	r3, [r6, #12]
 8018c70:	061a      	lsls	r2, r3, #24
 8018c72:	d410      	bmi.n	8018c96 <__swhatbuf_r+0x3e>
 8018c74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018c78:	e00e      	b.n	8018c98 <__swhatbuf_r+0x40>
 8018c7a:	466a      	mov	r2, sp
 8018c7c:	f001 fd18 	bl	801a6b0 <_fstat_r>
 8018c80:	2800      	cmp	r0, #0
 8018c82:	dbf2      	blt.n	8018c6a <__swhatbuf_r+0x12>
 8018c84:	9a01      	ldr	r2, [sp, #4]
 8018c86:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8018c8a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8018c8e:	425a      	negs	r2, r3
 8018c90:	415a      	adcs	r2, r3
 8018c92:	602a      	str	r2, [r5, #0]
 8018c94:	e7ee      	b.n	8018c74 <__swhatbuf_r+0x1c>
 8018c96:	2340      	movs	r3, #64	; 0x40
 8018c98:	2000      	movs	r0, #0
 8018c9a:	6023      	str	r3, [r4, #0]
 8018c9c:	b016      	add	sp, #88	; 0x58
 8018c9e:	bd70      	pop	{r4, r5, r6, pc}

08018ca0 <__smakebuf_r>:
 8018ca0:	898b      	ldrh	r3, [r1, #12]
 8018ca2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8018ca4:	079d      	lsls	r5, r3, #30
 8018ca6:	4606      	mov	r6, r0
 8018ca8:	460c      	mov	r4, r1
 8018caa:	d507      	bpl.n	8018cbc <__smakebuf_r+0x1c>
 8018cac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8018cb0:	6023      	str	r3, [r4, #0]
 8018cb2:	6123      	str	r3, [r4, #16]
 8018cb4:	2301      	movs	r3, #1
 8018cb6:	6163      	str	r3, [r4, #20]
 8018cb8:	b002      	add	sp, #8
 8018cba:	bd70      	pop	{r4, r5, r6, pc}
 8018cbc:	ab01      	add	r3, sp, #4
 8018cbe:	466a      	mov	r2, sp
 8018cc0:	f7ff ffca 	bl	8018c58 <__swhatbuf_r>
 8018cc4:	9900      	ldr	r1, [sp, #0]
 8018cc6:	4605      	mov	r5, r0
 8018cc8:	4630      	mov	r0, r6
 8018cca:	f000 fc9f 	bl	801960c <_malloc_r>
 8018cce:	b948      	cbnz	r0, 8018ce4 <__smakebuf_r+0x44>
 8018cd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018cd4:	059a      	lsls	r2, r3, #22
 8018cd6:	d4ef      	bmi.n	8018cb8 <__smakebuf_r+0x18>
 8018cd8:	f023 0303 	bic.w	r3, r3, #3
 8018cdc:	f043 0302 	orr.w	r3, r3, #2
 8018ce0:	81a3      	strh	r3, [r4, #12]
 8018ce2:	e7e3      	b.n	8018cac <__smakebuf_r+0xc>
 8018ce4:	4b0d      	ldr	r3, [pc, #52]	; (8018d1c <__smakebuf_r+0x7c>)
 8018ce6:	62b3      	str	r3, [r6, #40]	; 0x28
 8018ce8:	89a3      	ldrh	r3, [r4, #12]
 8018cea:	6020      	str	r0, [r4, #0]
 8018cec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018cf0:	81a3      	strh	r3, [r4, #12]
 8018cf2:	9b00      	ldr	r3, [sp, #0]
 8018cf4:	6163      	str	r3, [r4, #20]
 8018cf6:	9b01      	ldr	r3, [sp, #4]
 8018cf8:	6120      	str	r0, [r4, #16]
 8018cfa:	b15b      	cbz	r3, 8018d14 <__smakebuf_r+0x74>
 8018cfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018d00:	4630      	mov	r0, r6
 8018d02:	f001 fce7 	bl	801a6d4 <_isatty_r>
 8018d06:	b128      	cbz	r0, 8018d14 <__smakebuf_r+0x74>
 8018d08:	89a3      	ldrh	r3, [r4, #12]
 8018d0a:	f023 0303 	bic.w	r3, r3, #3
 8018d0e:	f043 0301 	orr.w	r3, r3, #1
 8018d12:	81a3      	strh	r3, [r4, #12]
 8018d14:	89a3      	ldrh	r3, [r4, #12]
 8018d16:	431d      	orrs	r5, r3
 8018d18:	81a5      	strh	r5, [r4, #12]
 8018d1a:	e7cd      	b.n	8018cb8 <__smakebuf_r+0x18>
 8018d1c:	08018445 	.word	0x08018445

08018d20 <malloc>:
 8018d20:	4b02      	ldr	r3, [pc, #8]	; (8018d2c <malloc+0xc>)
 8018d22:	4601      	mov	r1, r0
 8018d24:	6818      	ldr	r0, [r3, #0]
 8018d26:	f000 bc71 	b.w	801960c <_malloc_r>
 8018d2a:	bf00      	nop
 8018d2c:	2000002c 	.word	0x2000002c

08018d30 <__ascii_mbtowc>:
 8018d30:	b082      	sub	sp, #8
 8018d32:	b901      	cbnz	r1, 8018d36 <__ascii_mbtowc+0x6>
 8018d34:	a901      	add	r1, sp, #4
 8018d36:	b142      	cbz	r2, 8018d4a <__ascii_mbtowc+0x1a>
 8018d38:	b14b      	cbz	r3, 8018d4e <__ascii_mbtowc+0x1e>
 8018d3a:	7813      	ldrb	r3, [r2, #0]
 8018d3c:	600b      	str	r3, [r1, #0]
 8018d3e:	7812      	ldrb	r2, [r2, #0]
 8018d40:	1c10      	adds	r0, r2, #0
 8018d42:	bf18      	it	ne
 8018d44:	2001      	movne	r0, #1
 8018d46:	b002      	add	sp, #8
 8018d48:	4770      	bx	lr
 8018d4a:	4610      	mov	r0, r2
 8018d4c:	e7fb      	b.n	8018d46 <__ascii_mbtowc+0x16>
 8018d4e:	f06f 0001 	mvn.w	r0, #1
 8018d52:	e7f8      	b.n	8018d46 <__ascii_mbtowc+0x16>

08018d54 <_Balloc>:
 8018d54:	b570      	push	{r4, r5, r6, lr}
 8018d56:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8018d58:	4604      	mov	r4, r0
 8018d5a:	460e      	mov	r6, r1
 8018d5c:	b93d      	cbnz	r5, 8018d6e <_Balloc+0x1a>
 8018d5e:	2010      	movs	r0, #16
 8018d60:	f7ff ffde 	bl	8018d20 <malloc>
 8018d64:	6260      	str	r0, [r4, #36]	; 0x24
 8018d66:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8018d6a:	6005      	str	r5, [r0, #0]
 8018d6c:	60c5      	str	r5, [r0, #12]
 8018d6e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8018d70:	68eb      	ldr	r3, [r5, #12]
 8018d72:	b183      	cbz	r3, 8018d96 <_Balloc+0x42>
 8018d74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018d76:	68db      	ldr	r3, [r3, #12]
 8018d78:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8018d7c:	b9b8      	cbnz	r0, 8018dae <_Balloc+0x5a>
 8018d7e:	2101      	movs	r1, #1
 8018d80:	fa01 f506 	lsl.w	r5, r1, r6
 8018d84:	1d6a      	adds	r2, r5, #5
 8018d86:	0092      	lsls	r2, r2, #2
 8018d88:	4620      	mov	r0, r4
 8018d8a:	f000 fbe2 	bl	8019552 <_calloc_r>
 8018d8e:	b160      	cbz	r0, 8018daa <_Balloc+0x56>
 8018d90:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8018d94:	e00e      	b.n	8018db4 <_Balloc+0x60>
 8018d96:	2221      	movs	r2, #33	; 0x21
 8018d98:	2104      	movs	r1, #4
 8018d9a:	4620      	mov	r0, r4
 8018d9c:	f000 fbd9 	bl	8019552 <_calloc_r>
 8018da0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018da2:	60e8      	str	r0, [r5, #12]
 8018da4:	68db      	ldr	r3, [r3, #12]
 8018da6:	2b00      	cmp	r3, #0
 8018da8:	d1e4      	bne.n	8018d74 <_Balloc+0x20>
 8018daa:	2000      	movs	r0, #0
 8018dac:	bd70      	pop	{r4, r5, r6, pc}
 8018dae:	6802      	ldr	r2, [r0, #0]
 8018db0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8018db4:	2300      	movs	r3, #0
 8018db6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018dba:	e7f7      	b.n	8018dac <_Balloc+0x58>

08018dbc <_Bfree>:
 8018dbc:	b570      	push	{r4, r5, r6, lr}
 8018dbe:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8018dc0:	4606      	mov	r6, r0
 8018dc2:	460d      	mov	r5, r1
 8018dc4:	b93c      	cbnz	r4, 8018dd6 <_Bfree+0x1a>
 8018dc6:	2010      	movs	r0, #16
 8018dc8:	f7ff ffaa 	bl	8018d20 <malloc>
 8018dcc:	6270      	str	r0, [r6, #36]	; 0x24
 8018dce:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018dd2:	6004      	str	r4, [r0, #0]
 8018dd4:	60c4      	str	r4, [r0, #12]
 8018dd6:	b13d      	cbz	r5, 8018de8 <_Bfree+0x2c>
 8018dd8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8018dda:	686a      	ldr	r2, [r5, #4]
 8018ddc:	68db      	ldr	r3, [r3, #12]
 8018dde:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018de2:	6029      	str	r1, [r5, #0]
 8018de4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8018de8:	bd70      	pop	{r4, r5, r6, pc}

08018dea <__multadd>:
 8018dea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018dee:	690d      	ldr	r5, [r1, #16]
 8018df0:	461f      	mov	r7, r3
 8018df2:	4606      	mov	r6, r0
 8018df4:	460c      	mov	r4, r1
 8018df6:	f101 0c14 	add.w	ip, r1, #20
 8018dfa:	2300      	movs	r3, #0
 8018dfc:	f8dc 0000 	ldr.w	r0, [ip]
 8018e00:	b281      	uxth	r1, r0
 8018e02:	fb02 7101 	mla	r1, r2, r1, r7
 8018e06:	0c0f      	lsrs	r7, r1, #16
 8018e08:	0c00      	lsrs	r0, r0, #16
 8018e0a:	fb02 7000 	mla	r0, r2, r0, r7
 8018e0e:	b289      	uxth	r1, r1
 8018e10:	3301      	adds	r3, #1
 8018e12:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8018e16:	429d      	cmp	r5, r3
 8018e18:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8018e1c:	f84c 1b04 	str.w	r1, [ip], #4
 8018e20:	dcec      	bgt.n	8018dfc <__multadd+0x12>
 8018e22:	b1d7      	cbz	r7, 8018e5a <__multadd+0x70>
 8018e24:	68a3      	ldr	r3, [r4, #8]
 8018e26:	42ab      	cmp	r3, r5
 8018e28:	dc12      	bgt.n	8018e50 <__multadd+0x66>
 8018e2a:	6861      	ldr	r1, [r4, #4]
 8018e2c:	4630      	mov	r0, r6
 8018e2e:	3101      	adds	r1, #1
 8018e30:	f7ff ff90 	bl	8018d54 <_Balloc>
 8018e34:	6922      	ldr	r2, [r4, #16]
 8018e36:	3202      	adds	r2, #2
 8018e38:	f104 010c 	add.w	r1, r4, #12
 8018e3c:	4680      	mov	r8, r0
 8018e3e:	0092      	lsls	r2, r2, #2
 8018e40:	300c      	adds	r0, #12
 8018e42:	f7fc fca1 	bl	8015788 <memcpy>
 8018e46:	4621      	mov	r1, r4
 8018e48:	4630      	mov	r0, r6
 8018e4a:	f7ff ffb7 	bl	8018dbc <_Bfree>
 8018e4e:	4644      	mov	r4, r8
 8018e50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018e54:	3501      	adds	r5, #1
 8018e56:	615f      	str	r7, [r3, #20]
 8018e58:	6125      	str	r5, [r4, #16]
 8018e5a:	4620      	mov	r0, r4
 8018e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018e60 <__s2b>:
 8018e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018e64:	460c      	mov	r4, r1
 8018e66:	4615      	mov	r5, r2
 8018e68:	461f      	mov	r7, r3
 8018e6a:	2209      	movs	r2, #9
 8018e6c:	3308      	adds	r3, #8
 8018e6e:	4606      	mov	r6, r0
 8018e70:	fb93 f3f2 	sdiv	r3, r3, r2
 8018e74:	2100      	movs	r1, #0
 8018e76:	2201      	movs	r2, #1
 8018e78:	429a      	cmp	r2, r3
 8018e7a:	db20      	blt.n	8018ebe <__s2b+0x5e>
 8018e7c:	4630      	mov	r0, r6
 8018e7e:	f7ff ff69 	bl	8018d54 <_Balloc>
 8018e82:	9b08      	ldr	r3, [sp, #32]
 8018e84:	6143      	str	r3, [r0, #20]
 8018e86:	2d09      	cmp	r5, #9
 8018e88:	f04f 0301 	mov.w	r3, #1
 8018e8c:	6103      	str	r3, [r0, #16]
 8018e8e:	dd19      	ble.n	8018ec4 <__s2b+0x64>
 8018e90:	f104 0809 	add.w	r8, r4, #9
 8018e94:	46c1      	mov	r9, r8
 8018e96:	442c      	add	r4, r5
 8018e98:	f819 3b01 	ldrb.w	r3, [r9], #1
 8018e9c:	4601      	mov	r1, r0
 8018e9e:	3b30      	subs	r3, #48	; 0x30
 8018ea0:	220a      	movs	r2, #10
 8018ea2:	4630      	mov	r0, r6
 8018ea4:	f7ff ffa1 	bl	8018dea <__multadd>
 8018ea8:	45a1      	cmp	r9, r4
 8018eaa:	d1f5      	bne.n	8018e98 <__s2b+0x38>
 8018eac:	eb08 0405 	add.w	r4, r8, r5
 8018eb0:	3c08      	subs	r4, #8
 8018eb2:	1b2d      	subs	r5, r5, r4
 8018eb4:	1963      	adds	r3, r4, r5
 8018eb6:	42bb      	cmp	r3, r7
 8018eb8:	db07      	blt.n	8018eca <__s2b+0x6a>
 8018eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018ebe:	0052      	lsls	r2, r2, #1
 8018ec0:	3101      	adds	r1, #1
 8018ec2:	e7d9      	b.n	8018e78 <__s2b+0x18>
 8018ec4:	340a      	adds	r4, #10
 8018ec6:	2509      	movs	r5, #9
 8018ec8:	e7f3      	b.n	8018eb2 <__s2b+0x52>
 8018eca:	f814 3b01 	ldrb.w	r3, [r4], #1
 8018ece:	4601      	mov	r1, r0
 8018ed0:	3b30      	subs	r3, #48	; 0x30
 8018ed2:	220a      	movs	r2, #10
 8018ed4:	4630      	mov	r0, r6
 8018ed6:	f7ff ff88 	bl	8018dea <__multadd>
 8018eda:	e7eb      	b.n	8018eb4 <__s2b+0x54>

08018edc <__hi0bits>:
 8018edc:	0c02      	lsrs	r2, r0, #16
 8018ede:	0412      	lsls	r2, r2, #16
 8018ee0:	4603      	mov	r3, r0
 8018ee2:	b9b2      	cbnz	r2, 8018f12 <__hi0bits+0x36>
 8018ee4:	0403      	lsls	r3, r0, #16
 8018ee6:	2010      	movs	r0, #16
 8018ee8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8018eec:	bf04      	itt	eq
 8018eee:	021b      	lsleq	r3, r3, #8
 8018ef0:	3008      	addeq	r0, #8
 8018ef2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8018ef6:	bf04      	itt	eq
 8018ef8:	011b      	lsleq	r3, r3, #4
 8018efa:	3004      	addeq	r0, #4
 8018efc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8018f00:	bf04      	itt	eq
 8018f02:	009b      	lsleq	r3, r3, #2
 8018f04:	3002      	addeq	r0, #2
 8018f06:	2b00      	cmp	r3, #0
 8018f08:	db06      	blt.n	8018f18 <__hi0bits+0x3c>
 8018f0a:	005b      	lsls	r3, r3, #1
 8018f0c:	d503      	bpl.n	8018f16 <__hi0bits+0x3a>
 8018f0e:	3001      	adds	r0, #1
 8018f10:	4770      	bx	lr
 8018f12:	2000      	movs	r0, #0
 8018f14:	e7e8      	b.n	8018ee8 <__hi0bits+0xc>
 8018f16:	2020      	movs	r0, #32
 8018f18:	4770      	bx	lr

08018f1a <__lo0bits>:
 8018f1a:	6803      	ldr	r3, [r0, #0]
 8018f1c:	f013 0207 	ands.w	r2, r3, #7
 8018f20:	4601      	mov	r1, r0
 8018f22:	d00b      	beq.n	8018f3c <__lo0bits+0x22>
 8018f24:	07da      	lsls	r2, r3, #31
 8018f26:	d423      	bmi.n	8018f70 <__lo0bits+0x56>
 8018f28:	0798      	lsls	r0, r3, #30
 8018f2a:	bf49      	itett	mi
 8018f2c:	085b      	lsrmi	r3, r3, #1
 8018f2e:	089b      	lsrpl	r3, r3, #2
 8018f30:	2001      	movmi	r0, #1
 8018f32:	600b      	strmi	r3, [r1, #0]
 8018f34:	bf5c      	itt	pl
 8018f36:	600b      	strpl	r3, [r1, #0]
 8018f38:	2002      	movpl	r0, #2
 8018f3a:	4770      	bx	lr
 8018f3c:	b298      	uxth	r0, r3
 8018f3e:	b9a8      	cbnz	r0, 8018f6c <__lo0bits+0x52>
 8018f40:	0c1b      	lsrs	r3, r3, #16
 8018f42:	2010      	movs	r0, #16
 8018f44:	f013 0fff 	tst.w	r3, #255	; 0xff
 8018f48:	bf04      	itt	eq
 8018f4a:	0a1b      	lsreq	r3, r3, #8
 8018f4c:	3008      	addeq	r0, #8
 8018f4e:	071a      	lsls	r2, r3, #28
 8018f50:	bf04      	itt	eq
 8018f52:	091b      	lsreq	r3, r3, #4
 8018f54:	3004      	addeq	r0, #4
 8018f56:	079a      	lsls	r2, r3, #30
 8018f58:	bf04      	itt	eq
 8018f5a:	089b      	lsreq	r3, r3, #2
 8018f5c:	3002      	addeq	r0, #2
 8018f5e:	07da      	lsls	r2, r3, #31
 8018f60:	d402      	bmi.n	8018f68 <__lo0bits+0x4e>
 8018f62:	085b      	lsrs	r3, r3, #1
 8018f64:	d006      	beq.n	8018f74 <__lo0bits+0x5a>
 8018f66:	3001      	adds	r0, #1
 8018f68:	600b      	str	r3, [r1, #0]
 8018f6a:	4770      	bx	lr
 8018f6c:	4610      	mov	r0, r2
 8018f6e:	e7e9      	b.n	8018f44 <__lo0bits+0x2a>
 8018f70:	2000      	movs	r0, #0
 8018f72:	4770      	bx	lr
 8018f74:	2020      	movs	r0, #32
 8018f76:	4770      	bx	lr

08018f78 <__i2b>:
 8018f78:	b510      	push	{r4, lr}
 8018f7a:	460c      	mov	r4, r1
 8018f7c:	2101      	movs	r1, #1
 8018f7e:	f7ff fee9 	bl	8018d54 <_Balloc>
 8018f82:	2201      	movs	r2, #1
 8018f84:	6144      	str	r4, [r0, #20]
 8018f86:	6102      	str	r2, [r0, #16]
 8018f88:	bd10      	pop	{r4, pc}

08018f8a <__multiply>:
 8018f8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f8e:	4614      	mov	r4, r2
 8018f90:	690a      	ldr	r2, [r1, #16]
 8018f92:	6923      	ldr	r3, [r4, #16]
 8018f94:	429a      	cmp	r2, r3
 8018f96:	bfb8      	it	lt
 8018f98:	460b      	movlt	r3, r1
 8018f9a:	4688      	mov	r8, r1
 8018f9c:	bfbc      	itt	lt
 8018f9e:	46a0      	movlt	r8, r4
 8018fa0:	461c      	movlt	r4, r3
 8018fa2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8018fa6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8018faa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018fae:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8018fb2:	eb07 0609 	add.w	r6, r7, r9
 8018fb6:	42b3      	cmp	r3, r6
 8018fb8:	bfb8      	it	lt
 8018fba:	3101      	addlt	r1, #1
 8018fbc:	f7ff feca 	bl	8018d54 <_Balloc>
 8018fc0:	f100 0514 	add.w	r5, r0, #20
 8018fc4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8018fc8:	462b      	mov	r3, r5
 8018fca:	2200      	movs	r2, #0
 8018fcc:	4573      	cmp	r3, lr
 8018fce:	d316      	bcc.n	8018ffe <__multiply+0x74>
 8018fd0:	f104 0214 	add.w	r2, r4, #20
 8018fd4:	f108 0114 	add.w	r1, r8, #20
 8018fd8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8018fdc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8018fe0:	9300      	str	r3, [sp, #0]
 8018fe2:	9b00      	ldr	r3, [sp, #0]
 8018fe4:	9201      	str	r2, [sp, #4]
 8018fe6:	4293      	cmp	r3, r2
 8018fe8:	d80c      	bhi.n	8019004 <__multiply+0x7a>
 8018fea:	2e00      	cmp	r6, #0
 8018fec:	dd03      	ble.n	8018ff6 <__multiply+0x6c>
 8018fee:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8018ff2:	2b00      	cmp	r3, #0
 8018ff4:	d05d      	beq.n	80190b2 <__multiply+0x128>
 8018ff6:	6106      	str	r6, [r0, #16]
 8018ff8:	b003      	add	sp, #12
 8018ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018ffe:	f843 2b04 	str.w	r2, [r3], #4
 8019002:	e7e3      	b.n	8018fcc <__multiply+0x42>
 8019004:	f8b2 b000 	ldrh.w	fp, [r2]
 8019008:	f1bb 0f00 	cmp.w	fp, #0
 801900c:	d023      	beq.n	8019056 <__multiply+0xcc>
 801900e:	4689      	mov	r9, r1
 8019010:	46ac      	mov	ip, r5
 8019012:	f04f 0800 	mov.w	r8, #0
 8019016:	f859 4b04 	ldr.w	r4, [r9], #4
 801901a:	f8dc a000 	ldr.w	sl, [ip]
 801901e:	b2a3      	uxth	r3, r4
 8019020:	fa1f fa8a 	uxth.w	sl, sl
 8019024:	fb0b a303 	mla	r3, fp, r3, sl
 8019028:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801902c:	f8dc 4000 	ldr.w	r4, [ip]
 8019030:	4443      	add	r3, r8
 8019032:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8019036:	fb0b 840a 	mla	r4, fp, sl, r8
 801903a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801903e:	46e2      	mov	sl, ip
 8019040:	b29b      	uxth	r3, r3
 8019042:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8019046:	454f      	cmp	r7, r9
 8019048:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801904c:	f84a 3b04 	str.w	r3, [sl], #4
 8019050:	d82b      	bhi.n	80190aa <__multiply+0x120>
 8019052:	f8cc 8004 	str.w	r8, [ip, #4]
 8019056:	9b01      	ldr	r3, [sp, #4]
 8019058:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801905c:	3204      	adds	r2, #4
 801905e:	f1ba 0f00 	cmp.w	sl, #0
 8019062:	d020      	beq.n	80190a6 <__multiply+0x11c>
 8019064:	682b      	ldr	r3, [r5, #0]
 8019066:	4689      	mov	r9, r1
 8019068:	46a8      	mov	r8, r5
 801906a:	f04f 0b00 	mov.w	fp, #0
 801906e:	f8b9 c000 	ldrh.w	ip, [r9]
 8019072:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8019076:	fb0a 440c 	mla	r4, sl, ip, r4
 801907a:	445c      	add	r4, fp
 801907c:	46c4      	mov	ip, r8
 801907e:	b29b      	uxth	r3, r3
 8019080:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8019084:	f84c 3b04 	str.w	r3, [ip], #4
 8019088:	f859 3b04 	ldr.w	r3, [r9], #4
 801908c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8019090:	0c1b      	lsrs	r3, r3, #16
 8019092:	fb0a b303 	mla	r3, sl, r3, fp
 8019096:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801909a:	454f      	cmp	r7, r9
 801909c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80190a0:	d805      	bhi.n	80190ae <__multiply+0x124>
 80190a2:	f8c8 3004 	str.w	r3, [r8, #4]
 80190a6:	3504      	adds	r5, #4
 80190a8:	e79b      	b.n	8018fe2 <__multiply+0x58>
 80190aa:	46d4      	mov	ip, sl
 80190ac:	e7b3      	b.n	8019016 <__multiply+0x8c>
 80190ae:	46e0      	mov	r8, ip
 80190b0:	e7dd      	b.n	801906e <__multiply+0xe4>
 80190b2:	3e01      	subs	r6, #1
 80190b4:	e799      	b.n	8018fea <__multiply+0x60>
	...

080190b8 <__pow5mult>:
 80190b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80190bc:	4615      	mov	r5, r2
 80190be:	f012 0203 	ands.w	r2, r2, #3
 80190c2:	4606      	mov	r6, r0
 80190c4:	460f      	mov	r7, r1
 80190c6:	d007      	beq.n	80190d8 <__pow5mult+0x20>
 80190c8:	3a01      	subs	r2, #1
 80190ca:	4c21      	ldr	r4, [pc, #132]	; (8019150 <__pow5mult+0x98>)
 80190cc:	2300      	movs	r3, #0
 80190ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80190d2:	f7ff fe8a 	bl	8018dea <__multadd>
 80190d6:	4607      	mov	r7, r0
 80190d8:	10ad      	asrs	r5, r5, #2
 80190da:	d035      	beq.n	8019148 <__pow5mult+0x90>
 80190dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80190de:	b93c      	cbnz	r4, 80190f0 <__pow5mult+0x38>
 80190e0:	2010      	movs	r0, #16
 80190e2:	f7ff fe1d 	bl	8018d20 <malloc>
 80190e6:	6270      	str	r0, [r6, #36]	; 0x24
 80190e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80190ec:	6004      	str	r4, [r0, #0]
 80190ee:	60c4      	str	r4, [r0, #12]
 80190f0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80190f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80190f8:	b94c      	cbnz	r4, 801910e <__pow5mult+0x56>
 80190fa:	f240 2171 	movw	r1, #625	; 0x271
 80190fe:	4630      	mov	r0, r6
 8019100:	f7ff ff3a 	bl	8018f78 <__i2b>
 8019104:	2300      	movs	r3, #0
 8019106:	f8c8 0008 	str.w	r0, [r8, #8]
 801910a:	4604      	mov	r4, r0
 801910c:	6003      	str	r3, [r0, #0]
 801910e:	f04f 0800 	mov.w	r8, #0
 8019112:	07eb      	lsls	r3, r5, #31
 8019114:	d50a      	bpl.n	801912c <__pow5mult+0x74>
 8019116:	4639      	mov	r1, r7
 8019118:	4622      	mov	r2, r4
 801911a:	4630      	mov	r0, r6
 801911c:	f7ff ff35 	bl	8018f8a <__multiply>
 8019120:	4639      	mov	r1, r7
 8019122:	4681      	mov	r9, r0
 8019124:	4630      	mov	r0, r6
 8019126:	f7ff fe49 	bl	8018dbc <_Bfree>
 801912a:	464f      	mov	r7, r9
 801912c:	106d      	asrs	r5, r5, #1
 801912e:	d00b      	beq.n	8019148 <__pow5mult+0x90>
 8019130:	6820      	ldr	r0, [r4, #0]
 8019132:	b938      	cbnz	r0, 8019144 <__pow5mult+0x8c>
 8019134:	4622      	mov	r2, r4
 8019136:	4621      	mov	r1, r4
 8019138:	4630      	mov	r0, r6
 801913a:	f7ff ff26 	bl	8018f8a <__multiply>
 801913e:	6020      	str	r0, [r4, #0]
 8019140:	f8c0 8000 	str.w	r8, [r0]
 8019144:	4604      	mov	r4, r0
 8019146:	e7e4      	b.n	8019112 <__pow5mult+0x5a>
 8019148:	4638      	mov	r0, r7
 801914a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801914e:	bf00      	nop
 8019150:	0801ac90 	.word	0x0801ac90

08019154 <__lshift>:
 8019154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019158:	460c      	mov	r4, r1
 801915a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801915e:	6923      	ldr	r3, [r4, #16]
 8019160:	6849      	ldr	r1, [r1, #4]
 8019162:	eb0a 0903 	add.w	r9, sl, r3
 8019166:	68a3      	ldr	r3, [r4, #8]
 8019168:	4607      	mov	r7, r0
 801916a:	4616      	mov	r6, r2
 801916c:	f109 0501 	add.w	r5, r9, #1
 8019170:	42ab      	cmp	r3, r5
 8019172:	db32      	blt.n	80191da <__lshift+0x86>
 8019174:	4638      	mov	r0, r7
 8019176:	f7ff fded 	bl	8018d54 <_Balloc>
 801917a:	2300      	movs	r3, #0
 801917c:	4680      	mov	r8, r0
 801917e:	f100 0114 	add.w	r1, r0, #20
 8019182:	461a      	mov	r2, r3
 8019184:	4553      	cmp	r3, sl
 8019186:	db2b      	blt.n	80191e0 <__lshift+0x8c>
 8019188:	6920      	ldr	r0, [r4, #16]
 801918a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801918e:	f104 0314 	add.w	r3, r4, #20
 8019192:	f016 021f 	ands.w	r2, r6, #31
 8019196:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801919a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801919e:	d025      	beq.n	80191ec <__lshift+0x98>
 80191a0:	f1c2 0e20 	rsb	lr, r2, #32
 80191a4:	2000      	movs	r0, #0
 80191a6:	681e      	ldr	r6, [r3, #0]
 80191a8:	468a      	mov	sl, r1
 80191aa:	4096      	lsls	r6, r2
 80191ac:	4330      	orrs	r0, r6
 80191ae:	f84a 0b04 	str.w	r0, [sl], #4
 80191b2:	f853 0b04 	ldr.w	r0, [r3], #4
 80191b6:	459c      	cmp	ip, r3
 80191b8:	fa20 f00e 	lsr.w	r0, r0, lr
 80191bc:	d814      	bhi.n	80191e8 <__lshift+0x94>
 80191be:	6048      	str	r0, [r1, #4]
 80191c0:	b108      	cbz	r0, 80191c6 <__lshift+0x72>
 80191c2:	f109 0502 	add.w	r5, r9, #2
 80191c6:	3d01      	subs	r5, #1
 80191c8:	4638      	mov	r0, r7
 80191ca:	f8c8 5010 	str.w	r5, [r8, #16]
 80191ce:	4621      	mov	r1, r4
 80191d0:	f7ff fdf4 	bl	8018dbc <_Bfree>
 80191d4:	4640      	mov	r0, r8
 80191d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80191da:	3101      	adds	r1, #1
 80191dc:	005b      	lsls	r3, r3, #1
 80191de:	e7c7      	b.n	8019170 <__lshift+0x1c>
 80191e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80191e4:	3301      	adds	r3, #1
 80191e6:	e7cd      	b.n	8019184 <__lshift+0x30>
 80191e8:	4651      	mov	r1, sl
 80191ea:	e7dc      	b.n	80191a6 <__lshift+0x52>
 80191ec:	3904      	subs	r1, #4
 80191ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80191f2:	f841 2f04 	str.w	r2, [r1, #4]!
 80191f6:	459c      	cmp	ip, r3
 80191f8:	d8f9      	bhi.n	80191ee <__lshift+0x9a>
 80191fa:	e7e4      	b.n	80191c6 <__lshift+0x72>

080191fc <__mcmp>:
 80191fc:	6903      	ldr	r3, [r0, #16]
 80191fe:	690a      	ldr	r2, [r1, #16]
 8019200:	1a9b      	subs	r3, r3, r2
 8019202:	b530      	push	{r4, r5, lr}
 8019204:	d10c      	bne.n	8019220 <__mcmp+0x24>
 8019206:	0092      	lsls	r2, r2, #2
 8019208:	3014      	adds	r0, #20
 801920a:	3114      	adds	r1, #20
 801920c:	1884      	adds	r4, r0, r2
 801920e:	4411      	add	r1, r2
 8019210:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8019214:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8019218:	4295      	cmp	r5, r2
 801921a:	d003      	beq.n	8019224 <__mcmp+0x28>
 801921c:	d305      	bcc.n	801922a <__mcmp+0x2e>
 801921e:	2301      	movs	r3, #1
 8019220:	4618      	mov	r0, r3
 8019222:	bd30      	pop	{r4, r5, pc}
 8019224:	42a0      	cmp	r0, r4
 8019226:	d3f3      	bcc.n	8019210 <__mcmp+0x14>
 8019228:	e7fa      	b.n	8019220 <__mcmp+0x24>
 801922a:	f04f 33ff 	mov.w	r3, #4294967295
 801922e:	e7f7      	b.n	8019220 <__mcmp+0x24>

08019230 <__mdiff>:
 8019230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019234:	460d      	mov	r5, r1
 8019236:	4607      	mov	r7, r0
 8019238:	4611      	mov	r1, r2
 801923a:	4628      	mov	r0, r5
 801923c:	4614      	mov	r4, r2
 801923e:	f7ff ffdd 	bl	80191fc <__mcmp>
 8019242:	1e06      	subs	r6, r0, #0
 8019244:	d108      	bne.n	8019258 <__mdiff+0x28>
 8019246:	4631      	mov	r1, r6
 8019248:	4638      	mov	r0, r7
 801924a:	f7ff fd83 	bl	8018d54 <_Balloc>
 801924e:	2301      	movs	r3, #1
 8019250:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8019254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019258:	bfa4      	itt	ge
 801925a:	4623      	movge	r3, r4
 801925c:	462c      	movge	r4, r5
 801925e:	4638      	mov	r0, r7
 8019260:	6861      	ldr	r1, [r4, #4]
 8019262:	bfa6      	itte	ge
 8019264:	461d      	movge	r5, r3
 8019266:	2600      	movge	r6, #0
 8019268:	2601      	movlt	r6, #1
 801926a:	f7ff fd73 	bl	8018d54 <_Balloc>
 801926e:	692b      	ldr	r3, [r5, #16]
 8019270:	60c6      	str	r6, [r0, #12]
 8019272:	6926      	ldr	r6, [r4, #16]
 8019274:	f105 0914 	add.w	r9, r5, #20
 8019278:	f104 0214 	add.w	r2, r4, #20
 801927c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8019280:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8019284:	f100 0514 	add.w	r5, r0, #20
 8019288:	f04f 0e00 	mov.w	lr, #0
 801928c:	f852 ab04 	ldr.w	sl, [r2], #4
 8019290:	f859 4b04 	ldr.w	r4, [r9], #4
 8019294:	fa1e f18a 	uxtah	r1, lr, sl
 8019298:	b2a3      	uxth	r3, r4
 801929a:	1ac9      	subs	r1, r1, r3
 801929c:	0c23      	lsrs	r3, r4, #16
 801929e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80192a2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80192a6:	b289      	uxth	r1, r1
 80192a8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80192ac:	45c8      	cmp	r8, r9
 80192ae:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80192b2:	4694      	mov	ip, r2
 80192b4:	f845 3b04 	str.w	r3, [r5], #4
 80192b8:	d8e8      	bhi.n	801928c <__mdiff+0x5c>
 80192ba:	45bc      	cmp	ip, r7
 80192bc:	d304      	bcc.n	80192c8 <__mdiff+0x98>
 80192be:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80192c2:	b183      	cbz	r3, 80192e6 <__mdiff+0xb6>
 80192c4:	6106      	str	r6, [r0, #16]
 80192c6:	e7c5      	b.n	8019254 <__mdiff+0x24>
 80192c8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80192cc:	fa1e f381 	uxtah	r3, lr, r1
 80192d0:	141a      	asrs	r2, r3, #16
 80192d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80192d6:	b29b      	uxth	r3, r3
 80192d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80192dc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80192e0:	f845 3b04 	str.w	r3, [r5], #4
 80192e4:	e7e9      	b.n	80192ba <__mdiff+0x8a>
 80192e6:	3e01      	subs	r6, #1
 80192e8:	e7e9      	b.n	80192be <__mdiff+0x8e>
	...

080192ec <__ulp>:
 80192ec:	4b12      	ldr	r3, [pc, #72]	; (8019338 <__ulp+0x4c>)
 80192ee:	ee10 2a90 	vmov	r2, s1
 80192f2:	401a      	ands	r2, r3
 80192f4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80192f8:	2b00      	cmp	r3, #0
 80192fa:	dd04      	ble.n	8019306 <__ulp+0x1a>
 80192fc:	2000      	movs	r0, #0
 80192fe:	4619      	mov	r1, r3
 8019300:	ec41 0b10 	vmov	d0, r0, r1
 8019304:	4770      	bx	lr
 8019306:	425b      	negs	r3, r3
 8019308:	151b      	asrs	r3, r3, #20
 801930a:	2b13      	cmp	r3, #19
 801930c:	f04f 0000 	mov.w	r0, #0
 8019310:	f04f 0100 	mov.w	r1, #0
 8019314:	dc04      	bgt.n	8019320 <__ulp+0x34>
 8019316:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801931a:	fa42 f103 	asr.w	r1, r2, r3
 801931e:	e7ef      	b.n	8019300 <__ulp+0x14>
 8019320:	3b14      	subs	r3, #20
 8019322:	2b1e      	cmp	r3, #30
 8019324:	f04f 0201 	mov.w	r2, #1
 8019328:	bfda      	itte	le
 801932a:	f1c3 031f 	rsble	r3, r3, #31
 801932e:	fa02 f303 	lslle.w	r3, r2, r3
 8019332:	4613      	movgt	r3, r2
 8019334:	4618      	mov	r0, r3
 8019336:	e7e3      	b.n	8019300 <__ulp+0x14>
 8019338:	7ff00000 	.word	0x7ff00000

0801933c <__b2d>:
 801933c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801933e:	6905      	ldr	r5, [r0, #16]
 8019340:	f100 0714 	add.w	r7, r0, #20
 8019344:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8019348:	1f2e      	subs	r6, r5, #4
 801934a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801934e:	4620      	mov	r0, r4
 8019350:	f7ff fdc4 	bl	8018edc <__hi0bits>
 8019354:	f1c0 0320 	rsb	r3, r0, #32
 8019358:	280a      	cmp	r0, #10
 801935a:	600b      	str	r3, [r1, #0]
 801935c:	f8df c074 	ldr.w	ip, [pc, #116]	; 80193d4 <__b2d+0x98>
 8019360:	dc14      	bgt.n	801938c <__b2d+0x50>
 8019362:	f1c0 0e0b 	rsb	lr, r0, #11
 8019366:	fa24 f10e 	lsr.w	r1, r4, lr
 801936a:	42b7      	cmp	r7, r6
 801936c:	ea41 030c 	orr.w	r3, r1, ip
 8019370:	bf34      	ite	cc
 8019372:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8019376:	2100      	movcs	r1, #0
 8019378:	3015      	adds	r0, #21
 801937a:	fa04 f000 	lsl.w	r0, r4, r0
 801937e:	fa21 f10e 	lsr.w	r1, r1, lr
 8019382:	ea40 0201 	orr.w	r2, r0, r1
 8019386:	ec43 2b10 	vmov	d0, r2, r3
 801938a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801938c:	42b7      	cmp	r7, r6
 801938e:	bf3a      	itte	cc
 8019390:	f1a5 0608 	subcc.w	r6, r5, #8
 8019394:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8019398:	2100      	movcs	r1, #0
 801939a:	380b      	subs	r0, #11
 801939c:	d015      	beq.n	80193ca <__b2d+0x8e>
 801939e:	4084      	lsls	r4, r0
 80193a0:	f1c0 0520 	rsb	r5, r0, #32
 80193a4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80193a8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80193ac:	42be      	cmp	r6, r7
 80193ae:	fa21 fc05 	lsr.w	ip, r1, r5
 80193b2:	ea44 030c 	orr.w	r3, r4, ip
 80193b6:	bf8c      	ite	hi
 80193b8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80193bc:	2400      	movls	r4, #0
 80193be:	fa01 f000 	lsl.w	r0, r1, r0
 80193c2:	40ec      	lsrs	r4, r5
 80193c4:	ea40 0204 	orr.w	r2, r0, r4
 80193c8:	e7dd      	b.n	8019386 <__b2d+0x4a>
 80193ca:	ea44 030c 	orr.w	r3, r4, ip
 80193ce:	460a      	mov	r2, r1
 80193d0:	e7d9      	b.n	8019386 <__b2d+0x4a>
 80193d2:	bf00      	nop
 80193d4:	3ff00000 	.word	0x3ff00000

080193d8 <__d2b>:
 80193d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80193dc:	460e      	mov	r6, r1
 80193de:	2101      	movs	r1, #1
 80193e0:	ec59 8b10 	vmov	r8, r9, d0
 80193e4:	4615      	mov	r5, r2
 80193e6:	f7ff fcb5 	bl	8018d54 <_Balloc>
 80193ea:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80193ee:	4607      	mov	r7, r0
 80193f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80193f4:	bb34      	cbnz	r4, 8019444 <__d2b+0x6c>
 80193f6:	9301      	str	r3, [sp, #4]
 80193f8:	f1b8 0300 	subs.w	r3, r8, #0
 80193fc:	d027      	beq.n	801944e <__d2b+0x76>
 80193fe:	a802      	add	r0, sp, #8
 8019400:	f840 3d08 	str.w	r3, [r0, #-8]!
 8019404:	f7ff fd89 	bl	8018f1a <__lo0bits>
 8019408:	9900      	ldr	r1, [sp, #0]
 801940a:	b1f0      	cbz	r0, 801944a <__d2b+0x72>
 801940c:	9a01      	ldr	r2, [sp, #4]
 801940e:	f1c0 0320 	rsb	r3, r0, #32
 8019412:	fa02 f303 	lsl.w	r3, r2, r3
 8019416:	430b      	orrs	r3, r1
 8019418:	40c2      	lsrs	r2, r0
 801941a:	617b      	str	r3, [r7, #20]
 801941c:	9201      	str	r2, [sp, #4]
 801941e:	9b01      	ldr	r3, [sp, #4]
 8019420:	61bb      	str	r3, [r7, #24]
 8019422:	2b00      	cmp	r3, #0
 8019424:	bf14      	ite	ne
 8019426:	2102      	movne	r1, #2
 8019428:	2101      	moveq	r1, #1
 801942a:	6139      	str	r1, [r7, #16]
 801942c:	b1c4      	cbz	r4, 8019460 <__d2b+0x88>
 801942e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8019432:	4404      	add	r4, r0
 8019434:	6034      	str	r4, [r6, #0]
 8019436:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801943a:	6028      	str	r0, [r5, #0]
 801943c:	4638      	mov	r0, r7
 801943e:	b003      	add	sp, #12
 8019440:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019444:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8019448:	e7d5      	b.n	80193f6 <__d2b+0x1e>
 801944a:	6179      	str	r1, [r7, #20]
 801944c:	e7e7      	b.n	801941e <__d2b+0x46>
 801944e:	a801      	add	r0, sp, #4
 8019450:	f7ff fd63 	bl	8018f1a <__lo0bits>
 8019454:	9b01      	ldr	r3, [sp, #4]
 8019456:	617b      	str	r3, [r7, #20]
 8019458:	2101      	movs	r1, #1
 801945a:	6139      	str	r1, [r7, #16]
 801945c:	3020      	adds	r0, #32
 801945e:	e7e5      	b.n	801942c <__d2b+0x54>
 8019460:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8019464:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8019468:	6030      	str	r0, [r6, #0]
 801946a:	6918      	ldr	r0, [r3, #16]
 801946c:	f7ff fd36 	bl	8018edc <__hi0bits>
 8019470:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8019474:	e7e1      	b.n	801943a <__d2b+0x62>

08019476 <__ratio>:
 8019476:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801947a:	4688      	mov	r8, r1
 801947c:	4669      	mov	r1, sp
 801947e:	4681      	mov	r9, r0
 8019480:	f7ff ff5c 	bl	801933c <__b2d>
 8019484:	a901      	add	r1, sp, #4
 8019486:	4640      	mov	r0, r8
 8019488:	ec57 6b10 	vmov	r6, r7, d0
 801948c:	f7ff ff56 	bl	801933c <__b2d>
 8019490:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8019494:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8019498:	eba3 0c02 	sub.w	ip, r3, r2
 801949c:	e9dd 3200 	ldrd	r3, r2, [sp]
 80194a0:	1a9b      	subs	r3, r3, r2
 80194a2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80194a6:	ec5b ab10 	vmov	sl, fp, d0
 80194aa:	2b00      	cmp	r3, #0
 80194ac:	bfce      	itee	gt
 80194ae:	463a      	movgt	r2, r7
 80194b0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80194b4:	465a      	movle	r2, fp
 80194b6:	4659      	mov	r1, fp
 80194b8:	463d      	mov	r5, r7
 80194ba:	bfd4      	ite	le
 80194bc:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80194c0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80194c4:	4630      	mov	r0, r6
 80194c6:	ee10 2a10 	vmov	r2, s0
 80194ca:	460b      	mov	r3, r1
 80194cc:	4629      	mov	r1, r5
 80194ce:	f7ef f8f5 	bl	80086bc <__aeabi_ddiv>
 80194d2:	ec41 0b10 	vmov	d0, r0, r1
 80194d6:	b003      	add	sp, #12
 80194d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080194dc <__copybits>:
 80194dc:	3901      	subs	r1, #1
 80194de:	b510      	push	{r4, lr}
 80194e0:	1149      	asrs	r1, r1, #5
 80194e2:	6914      	ldr	r4, [r2, #16]
 80194e4:	3101      	adds	r1, #1
 80194e6:	f102 0314 	add.w	r3, r2, #20
 80194ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80194ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80194f2:	42a3      	cmp	r3, r4
 80194f4:	4602      	mov	r2, r0
 80194f6:	d303      	bcc.n	8019500 <__copybits+0x24>
 80194f8:	2300      	movs	r3, #0
 80194fa:	428a      	cmp	r2, r1
 80194fc:	d305      	bcc.n	801950a <__copybits+0x2e>
 80194fe:	bd10      	pop	{r4, pc}
 8019500:	f853 2b04 	ldr.w	r2, [r3], #4
 8019504:	f840 2b04 	str.w	r2, [r0], #4
 8019508:	e7f3      	b.n	80194f2 <__copybits+0x16>
 801950a:	f842 3b04 	str.w	r3, [r2], #4
 801950e:	e7f4      	b.n	80194fa <__copybits+0x1e>

08019510 <__any_on>:
 8019510:	f100 0214 	add.w	r2, r0, #20
 8019514:	6900      	ldr	r0, [r0, #16]
 8019516:	114b      	asrs	r3, r1, #5
 8019518:	4298      	cmp	r0, r3
 801951a:	b510      	push	{r4, lr}
 801951c:	db11      	blt.n	8019542 <__any_on+0x32>
 801951e:	dd0a      	ble.n	8019536 <__any_on+0x26>
 8019520:	f011 011f 	ands.w	r1, r1, #31
 8019524:	d007      	beq.n	8019536 <__any_on+0x26>
 8019526:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801952a:	fa24 f001 	lsr.w	r0, r4, r1
 801952e:	fa00 f101 	lsl.w	r1, r0, r1
 8019532:	428c      	cmp	r4, r1
 8019534:	d10b      	bne.n	801954e <__any_on+0x3e>
 8019536:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801953a:	4293      	cmp	r3, r2
 801953c:	d803      	bhi.n	8019546 <__any_on+0x36>
 801953e:	2000      	movs	r0, #0
 8019540:	bd10      	pop	{r4, pc}
 8019542:	4603      	mov	r3, r0
 8019544:	e7f7      	b.n	8019536 <__any_on+0x26>
 8019546:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801954a:	2900      	cmp	r1, #0
 801954c:	d0f5      	beq.n	801953a <__any_on+0x2a>
 801954e:	2001      	movs	r0, #1
 8019550:	e7f6      	b.n	8019540 <__any_on+0x30>

08019552 <_calloc_r>:
 8019552:	b538      	push	{r3, r4, r5, lr}
 8019554:	fb02 f401 	mul.w	r4, r2, r1
 8019558:	4621      	mov	r1, r4
 801955a:	f000 f857 	bl	801960c <_malloc_r>
 801955e:	4605      	mov	r5, r0
 8019560:	b118      	cbz	r0, 801956a <_calloc_r+0x18>
 8019562:	4622      	mov	r2, r4
 8019564:	2100      	movs	r1, #0
 8019566:	f7fc f91a 	bl	801579e <memset>
 801956a:	4628      	mov	r0, r5
 801956c:	bd38      	pop	{r3, r4, r5, pc}
	...

08019570 <_free_r>:
 8019570:	b538      	push	{r3, r4, r5, lr}
 8019572:	4605      	mov	r5, r0
 8019574:	2900      	cmp	r1, #0
 8019576:	d045      	beq.n	8019604 <_free_r+0x94>
 8019578:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801957c:	1f0c      	subs	r4, r1, #4
 801957e:	2b00      	cmp	r3, #0
 8019580:	bfb8      	it	lt
 8019582:	18e4      	addlt	r4, r4, r3
 8019584:	f001 f8e1 	bl	801a74a <__malloc_lock>
 8019588:	4a1f      	ldr	r2, [pc, #124]	; (8019608 <_free_r+0x98>)
 801958a:	6813      	ldr	r3, [r2, #0]
 801958c:	4610      	mov	r0, r2
 801958e:	b933      	cbnz	r3, 801959e <_free_r+0x2e>
 8019590:	6063      	str	r3, [r4, #4]
 8019592:	6014      	str	r4, [r2, #0]
 8019594:	4628      	mov	r0, r5
 8019596:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801959a:	f001 b8d7 	b.w	801a74c <__malloc_unlock>
 801959e:	42a3      	cmp	r3, r4
 80195a0:	d90c      	bls.n	80195bc <_free_r+0x4c>
 80195a2:	6821      	ldr	r1, [r4, #0]
 80195a4:	1862      	adds	r2, r4, r1
 80195a6:	4293      	cmp	r3, r2
 80195a8:	bf04      	itt	eq
 80195aa:	681a      	ldreq	r2, [r3, #0]
 80195ac:	685b      	ldreq	r3, [r3, #4]
 80195ae:	6063      	str	r3, [r4, #4]
 80195b0:	bf04      	itt	eq
 80195b2:	1852      	addeq	r2, r2, r1
 80195b4:	6022      	streq	r2, [r4, #0]
 80195b6:	6004      	str	r4, [r0, #0]
 80195b8:	e7ec      	b.n	8019594 <_free_r+0x24>
 80195ba:	4613      	mov	r3, r2
 80195bc:	685a      	ldr	r2, [r3, #4]
 80195be:	b10a      	cbz	r2, 80195c4 <_free_r+0x54>
 80195c0:	42a2      	cmp	r2, r4
 80195c2:	d9fa      	bls.n	80195ba <_free_r+0x4a>
 80195c4:	6819      	ldr	r1, [r3, #0]
 80195c6:	1858      	adds	r0, r3, r1
 80195c8:	42a0      	cmp	r0, r4
 80195ca:	d10b      	bne.n	80195e4 <_free_r+0x74>
 80195cc:	6820      	ldr	r0, [r4, #0]
 80195ce:	4401      	add	r1, r0
 80195d0:	1858      	adds	r0, r3, r1
 80195d2:	4282      	cmp	r2, r0
 80195d4:	6019      	str	r1, [r3, #0]
 80195d6:	d1dd      	bne.n	8019594 <_free_r+0x24>
 80195d8:	6810      	ldr	r0, [r2, #0]
 80195da:	6852      	ldr	r2, [r2, #4]
 80195dc:	605a      	str	r2, [r3, #4]
 80195de:	4401      	add	r1, r0
 80195e0:	6019      	str	r1, [r3, #0]
 80195e2:	e7d7      	b.n	8019594 <_free_r+0x24>
 80195e4:	d902      	bls.n	80195ec <_free_r+0x7c>
 80195e6:	230c      	movs	r3, #12
 80195e8:	602b      	str	r3, [r5, #0]
 80195ea:	e7d3      	b.n	8019594 <_free_r+0x24>
 80195ec:	6820      	ldr	r0, [r4, #0]
 80195ee:	1821      	adds	r1, r4, r0
 80195f0:	428a      	cmp	r2, r1
 80195f2:	bf04      	itt	eq
 80195f4:	6811      	ldreq	r1, [r2, #0]
 80195f6:	6852      	ldreq	r2, [r2, #4]
 80195f8:	6062      	str	r2, [r4, #4]
 80195fa:	bf04      	itt	eq
 80195fc:	1809      	addeq	r1, r1, r0
 80195fe:	6021      	streq	r1, [r4, #0]
 8019600:	605c      	str	r4, [r3, #4]
 8019602:	e7c7      	b.n	8019594 <_free_r+0x24>
 8019604:	bd38      	pop	{r3, r4, r5, pc}
 8019606:	bf00      	nop
 8019608:	200004d4 	.word	0x200004d4

0801960c <_malloc_r>:
 801960c:	b570      	push	{r4, r5, r6, lr}
 801960e:	1ccd      	adds	r5, r1, #3
 8019610:	f025 0503 	bic.w	r5, r5, #3
 8019614:	3508      	adds	r5, #8
 8019616:	2d0c      	cmp	r5, #12
 8019618:	bf38      	it	cc
 801961a:	250c      	movcc	r5, #12
 801961c:	2d00      	cmp	r5, #0
 801961e:	4606      	mov	r6, r0
 8019620:	db01      	blt.n	8019626 <_malloc_r+0x1a>
 8019622:	42a9      	cmp	r1, r5
 8019624:	d903      	bls.n	801962e <_malloc_r+0x22>
 8019626:	230c      	movs	r3, #12
 8019628:	6033      	str	r3, [r6, #0]
 801962a:	2000      	movs	r0, #0
 801962c:	bd70      	pop	{r4, r5, r6, pc}
 801962e:	f001 f88c 	bl	801a74a <__malloc_lock>
 8019632:	4a21      	ldr	r2, [pc, #132]	; (80196b8 <_malloc_r+0xac>)
 8019634:	6814      	ldr	r4, [r2, #0]
 8019636:	4621      	mov	r1, r4
 8019638:	b991      	cbnz	r1, 8019660 <_malloc_r+0x54>
 801963a:	4c20      	ldr	r4, [pc, #128]	; (80196bc <_malloc_r+0xb0>)
 801963c:	6823      	ldr	r3, [r4, #0]
 801963e:	b91b      	cbnz	r3, 8019648 <_malloc_r+0x3c>
 8019640:	4630      	mov	r0, r6
 8019642:	f000 fe35 	bl	801a2b0 <_sbrk_r>
 8019646:	6020      	str	r0, [r4, #0]
 8019648:	4629      	mov	r1, r5
 801964a:	4630      	mov	r0, r6
 801964c:	f000 fe30 	bl	801a2b0 <_sbrk_r>
 8019650:	1c43      	adds	r3, r0, #1
 8019652:	d124      	bne.n	801969e <_malloc_r+0x92>
 8019654:	230c      	movs	r3, #12
 8019656:	6033      	str	r3, [r6, #0]
 8019658:	4630      	mov	r0, r6
 801965a:	f001 f877 	bl	801a74c <__malloc_unlock>
 801965e:	e7e4      	b.n	801962a <_malloc_r+0x1e>
 8019660:	680b      	ldr	r3, [r1, #0]
 8019662:	1b5b      	subs	r3, r3, r5
 8019664:	d418      	bmi.n	8019698 <_malloc_r+0x8c>
 8019666:	2b0b      	cmp	r3, #11
 8019668:	d90f      	bls.n	801968a <_malloc_r+0x7e>
 801966a:	600b      	str	r3, [r1, #0]
 801966c:	50cd      	str	r5, [r1, r3]
 801966e:	18cc      	adds	r4, r1, r3
 8019670:	4630      	mov	r0, r6
 8019672:	f001 f86b 	bl	801a74c <__malloc_unlock>
 8019676:	f104 000b 	add.w	r0, r4, #11
 801967a:	1d23      	adds	r3, r4, #4
 801967c:	f020 0007 	bic.w	r0, r0, #7
 8019680:	1ac3      	subs	r3, r0, r3
 8019682:	d0d3      	beq.n	801962c <_malloc_r+0x20>
 8019684:	425a      	negs	r2, r3
 8019686:	50e2      	str	r2, [r4, r3]
 8019688:	e7d0      	b.n	801962c <_malloc_r+0x20>
 801968a:	428c      	cmp	r4, r1
 801968c:	684b      	ldr	r3, [r1, #4]
 801968e:	bf16      	itet	ne
 8019690:	6063      	strne	r3, [r4, #4]
 8019692:	6013      	streq	r3, [r2, #0]
 8019694:	460c      	movne	r4, r1
 8019696:	e7eb      	b.n	8019670 <_malloc_r+0x64>
 8019698:	460c      	mov	r4, r1
 801969a:	6849      	ldr	r1, [r1, #4]
 801969c:	e7cc      	b.n	8019638 <_malloc_r+0x2c>
 801969e:	1cc4      	adds	r4, r0, #3
 80196a0:	f024 0403 	bic.w	r4, r4, #3
 80196a4:	42a0      	cmp	r0, r4
 80196a6:	d005      	beq.n	80196b4 <_malloc_r+0xa8>
 80196a8:	1a21      	subs	r1, r4, r0
 80196aa:	4630      	mov	r0, r6
 80196ac:	f000 fe00 	bl	801a2b0 <_sbrk_r>
 80196b0:	3001      	adds	r0, #1
 80196b2:	d0cf      	beq.n	8019654 <_malloc_r+0x48>
 80196b4:	6025      	str	r5, [r4, #0]
 80196b6:	e7db      	b.n	8019670 <_malloc_r+0x64>
 80196b8:	200004d4 	.word	0x200004d4
 80196bc:	200004d8 	.word	0x200004d8

080196c0 <__ssputs_r>:
 80196c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80196c4:	688e      	ldr	r6, [r1, #8]
 80196c6:	429e      	cmp	r6, r3
 80196c8:	4682      	mov	sl, r0
 80196ca:	460c      	mov	r4, r1
 80196cc:	4690      	mov	r8, r2
 80196ce:	4699      	mov	r9, r3
 80196d0:	d837      	bhi.n	8019742 <__ssputs_r+0x82>
 80196d2:	898a      	ldrh	r2, [r1, #12]
 80196d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80196d8:	d031      	beq.n	801973e <__ssputs_r+0x7e>
 80196da:	6825      	ldr	r5, [r4, #0]
 80196dc:	6909      	ldr	r1, [r1, #16]
 80196de:	1a6f      	subs	r7, r5, r1
 80196e0:	6965      	ldr	r5, [r4, #20]
 80196e2:	2302      	movs	r3, #2
 80196e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80196e8:	fb95 f5f3 	sdiv	r5, r5, r3
 80196ec:	f109 0301 	add.w	r3, r9, #1
 80196f0:	443b      	add	r3, r7
 80196f2:	429d      	cmp	r5, r3
 80196f4:	bf38      	it	cc
 80196f6:	461d      	movcc	r5, r3
 80196f8:	0553      	lsls	r3, r2, #21
 80196fa:	d530      	bpl.n	801975e <__ssputs_r+0x9e>
 80196fc:	4629      	mov	r1, r5
 80196fe:	f7ff ff85 	bl	801960c <_malloc_r>
 8019702:	4606      	mov	r6, r0
 8019704:	b950      	cbnz	r0, 801971c <__ssputs_r+0x5c>
 8019706:	230c      	movs	r3, #12
 8019708:	f8ca 3000 	str.w	r3, [sl]
 801970c:	89a3      	ldrh	r3, [r4, #12]
 801970e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019712:	81a3      	strh	r3, [r4, #12]
 8019714:	f04f 30ff 	mov.w	r0, #4294967295
 8019718:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801971c:	463a      	mov	r2, r7
 801971e:	6921      	ldr	r1, [r4, #16]
 8019720:	f7fc f832 	bl	8015788 <memcpy>
 8019724:	89a3      	ldrh	r3, [r4, #12]
 8019726:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801972a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801972e:	81a3      	strh	r3, [r4, #12]
 8019730:	6126      	str	r6, [r4, #16]
 8019732:	6165      	str	r5, [r4, #20]
 8019734:	443e      	add	r6, r7
 8019736:	1bed      	subs	r5, r5, r7
 8019738:	6026      	str	r6, [r4, #0]
 801973a:	60a5      	str	r5, [r4, #8]
 801973c:	464e      	mov	r6, r9
 801973e:	454e      	cmp	r6, r9
 8019740:	d900      	bls.n	8019744 <__ssputs_r+0x84>
 8019742:	464e      	mov	r6, r9
 8019744:	4632      	mov	r2, r6
 8019746:	4641      	mov	r1, r8
 8019748:	6820      	ldr	r0, [r4, #0]
 801974a:	f000 ffe5 	bl	801a718 <memmove>
 801974e:	68a3      	ldr	r3, [r4, #8]
 8019750:	1b9b      	subs	r3, r3, r6
 8019752:	60a3      	str	r3, [r4, #8]
 8019754:	6823      	ldr	r3, [r4, #0]
 8019756:	441e      	add	r6, r3
 8019758:	6026      	str	r6, [r4, #0]
 801975a:	2000      	movs	r0, #0
 801975c:	e7dc      	b.n	8019718 <__ssputs_r+0x58>
 801975e:	462a      	mov	r2, r5
 8019760:	f000 fff5 	bl	801a74e <_realloc_r>
 8019764:	4606      	mov	r6, r0
 8019766:	2800      	cmp	r0, #0
 8019768:	d1e2      	bne.n	8019730 <__ssputs_r+0x70>
 801976a:	6921      	ldr	r1, [r4, #16]
 801976c:	4650      	mov	r0, sl
 801976e:	f7ff feff 	bl	8019570 <_free_r>
 8019772:	e7c8      	b.n	8019706 <__ssputs_r+0x46>

08019774 <_svfiprintf_r>:
 8019774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019778:	461d      	mov	r5, r3
 801977a:	898b      	ldrh	r3, [r1, #12]
 801977c:	061f      	lsls	r7, r3, #24
 801977e:	b09d      	sub	sp, #116	; 0x74
 8019780:	4680      	mov	r8, r0
 8019782:	460c      	mov	r4, r1
 8019784:	4616      	mov	r6, r2
 8019786:	d50f      	bpl.n	80197a8 <_svfiprintf_r+0x34>
 8019788:	690b      	ldr	r3, [r1, #16]
 801978a:	b96b      	cbnz	r3, 80197a8 <_svfiprintf_r+0x34>
 801978c:	2140      	movs	r1, #64	; 0x40
 801978e:	f7ff ff3d 	bl	801960c <_malloc_r>
 8019792:	6020      	str	r0, [r4, #0]
 8019794:	6120      	str	r0, [r4, #16]
 8019796:	b928      	cbnz	r0, 80197a4 <_svfiprintf_r+0x30>
 8019798:	230c      	movs	r3, #12
 801979a:	f8c8 3000 	str.w	r3, [r8]
 801979e:	f04f 30ff 	mov.w	r0, #4294967295
 80197a2:	e0c8      	b.n	8019936 <_svfiprintf_r+0x1c2>
 80197a4:	2340      	movs	r3, #64	; 0x40
 80197a6:	6163      	str	r3, [r4, #20]
 80197a8:	2300      	movs	r3, #0
 80197aa:	9309      	str	r3, [sp, #36]	; 0x24
 80197ac:	2320      	movs	r3, #32
 80197ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80197b2:	2330      	movs	r3, #48	; 0x30
 80197b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80197b8:	9503      	str	r5, [sp, #12]
 80197ba:	f04f 0b01 	mov.w	fp, #1
 80197be:	4637      	mov	r7, r6
 80197c0:	463d      	mov	r5, r7
 80197c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80197c6:	b10b      	cbz	r3, 80197cc <_svfiprintf_r+0x58>
 80197c8:	2b25      	cmp	r3, #37	; 0x25
 80197ca:	d13e      	bne.n	801984a <_svfiprintf_r+0xd6>
 80197cc:	ebb7 0a06 	subs.w	sl, r7, r6
 80197d0:	d00b      	beq.n	80197ea <_svfiprintf_r+0x76>
 80197d2:	4653      	mov	r3, sl
 80197d4:	4632      	mov	r2, r6
 80197d6:	4621      	mov	r1, r4
 80197d8:	4640      	mov	r0, r8
 80197da:	f7ff ff71 	bl	80196c0 <__ssputs_r>
 80197de:	3001      	adds	r0, #1
 80197e0:	f000 80a4 	beq.w	801992c <_svfiprintf_r+0x1b8>
 80197e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80197e6:	4453      	add	r3, sl
 80197e8:	9309      	str	r3, [sp, #36]	; 0x24
 80197ea:	783b      	ldrb	r3, [r7, #0]
 80197ec:	2b00      	cmp	r3, #0
 80197ee:	f000 809d 	beq.w	801992c <_svfiprintf_r+0x1b8>
 80197f2:	2300      	movs	r3, #0
 80197f4:	f04f 32ff 	mov.w	r2, #4294967295
 80197f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80197fc:	9304      	str	r3, [sp, #16]
 80197fe:	9307      	str	r3, [sp, #28]
 8019800:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019804:	931a      	str	r3, [sp, #104]	; 0x68
 8019806:	462f      	mov	r7, r5
 8019808:	2205      	movs	r2, #5
 801980a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801980e:	4850      	ldr	r0, [pc, #320]	; (8019950 <_svfiprintf_r+0x1dc>)
 8019810:	f7ee fc1e 	bl	8008050 <memchr>
 8019814:	9b04      	ldr	r3, [sp, #16]
 8019816:	b9d0      	cbnz	r0, 801984e <_svfiprintf_r+0xda>
 8019818:	06d9      	lsls	r1, r3, #27
 801981a:	bf44      	itt	mi
 801981c:	2220      	movmi	r2, #32
 801981e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019822:	071a      	lsls	r2, r3, #28
 8019824:	bf44      	itt	mi
 8019826:	222b      	movmi	r2, #43	; 0x2b
 8019828:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801982c:	782a      	ldrb	r2, [r5, #0]
 801982e:	2a2a      	cmp	r2, #42	; 0x2a
 8019830:	d015      	beq.n	801985e <_svfiprintf_r+0xea>
 8019832:	9a07      	ldr	r2, [sp, #28]
 8019834:	462f      	mov	r7, r5
 8019836:	2000      	movs	r0, #0
 8019838:	250a      	movs	r5, #10
 801983a:	4639      	mov	r1, r7
 801983c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019840:	3b30      	subs	r3, #48	; 0x30
 8019842:	2b09      	cmp	r3, #9
 8019844:	d94d      	bls.n	80198e2 <_svfiprintf_r+0x16e>
 8019846:	b1b8      	cbz	r0, 8019878 <_svfiprintf_r+0x104>
 8019848:	e00f      	b.n	801986a <_svfiprintf_r+0xf6>
 801984a:	462f      	mov	r7, r5
 801984c:	e7b8      	b.n	80197c0 <_svfiprintf_r+0x4c>
 801984e:	4a40      	ldr	r2, [pc, #256]	; (8019950 <_svfiprintf_r+0x1dc>)
 8019850:	1a80      	subs	r0, r0, r2
 8019852:	fa0b f000 	lsl.w	r0, fp, r0
 8019856:	4318      	orrs	r0, r3
 8019858:	9004      	str	r0, [sp, #16]
 801985a:	463d      	mov	r5, r7
 801985c:	e7d3      	b.n	8019806 <_svfiprintf_r+0x92>
 801985e:	9a03      	ldr	r2, [sp, #12]
 8019860:	1d11      	adds	r1, r2, #4
 8019862:	6812      	ldr	r2, [r2, #0]
 8019864:	9103      	str	r1, [sp, #12]
 8019866:	2a00      	cmp	r2, #0
 8019868:	db01      	blt.n	801986e <_svfiprintf_r+0xfa>
 801986a:	9207      	str	r2, [sp, #28]
 801986c:	e004      	b.n	8019878 <_svfiprintf_r+0x104>
 801986e:	4252      	negs	r2, r2
 8019870:	f043 0302 	orr.w	r3, r3, #2
 8019874:	9207      	str	r2, [sp, #28]
 8019876:	9304      	str	r3, [sp, #16]
 8019878:	783b      	ldrb	r3, [r7, #0]
 801987a:	2b2e      	cmp	r3, #46	; 0x2e
 801987c:	d10c      	bne.n	8019898 <_svfiprintf_r+0x124>
 801987e:	787b      	ldrb	r3, [r7, #1]
 8019880:	2b2a      	cmp	r3, #42	; 0x2a
 8019882:	d133      	bne.n	80198ec <_svfiprintf_r+0x178>
 8019884:	9b03      	ldr	r3, [sp, #12]
 8019886:	1d1a      	adds	r2, r3, #4
 8019888:	681b      	ldr	r3, [r3, #0]
 801988a:	9203      	str	r2, [sp, #12]
 801988c:	2b00      	cmp	r3, #0
 801988e:	bfb8      	it	lt
 8019890:	f04f 33ff 	movlt.w	r3, #4294967295
 8019894:	3702      	adds	r7, #2
 8019896:	9305      	str	r3, [sp, #20]
 8019898:	4d2e      	ldr	r5, [pc, #184]	; (8019954 <_svfiprintf_r+0x1e0>)
 801989a:	7839      	ldrb	r1, [r7, #0]
 801989c:	2203      	movs	r2, #3
 801989e:	4628      	mov	r0, r5
 80198a0:	f7ee fbd6 	bl	8008050 <memchr>
 80198a4:	b138      	cbz	r0, 80198b6 <_svfiprintf_r+0x142>
 80198a6:	2340      	movs	r3, #64	; 0x40
 80198a8:	1b40      	subs	r0, r0, r5
 80198aa:	fa03 f000 	lsl.w	r0, r3, r0
 80198ae:	9b04      	ldr	r3, [sp, #16]
 80198b0:	4303      	orrs	r3, r0
 80198b2:	3701      	adds	r7, #1
 80198b4:	9304      	str	r3, [sp, #16]
 80198b6:	7839      	ldrb	r1, [r7, #0]
 80198b8:	4827      	ldr	r0, [pc, #156]	; (8019958 <_svfiprintf_r+0x1e4>)
 80198ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80198be:	2206      	movs	r2, #6
 80198c0:	1c7e      	adds	r6, r7, #1
 80198c2:	f7ee fbc5 	bl	8008050 <memchr>
 80198c6:	2800      	cmp	r0, #0
 80198c8:	d038      	beq.n	801993c <_svfiprintf_r+0x1c8>
 80198ca:	4b24      	ldr	r3, [pc, #144]	; (801995c <_svfiprintf_r+0x1e8>)
 80198cc:	bb13      	cbnz	r3, 8019914 <_svfiprintf_r+0x1a0>
 80198ce:	9b03      	ldr	r3, [sp, #12]
 80198d0:	3307      	adds	r3, #7
 80198d2:	f023 0307 	bic.w	r3, r3, #7
 80198d6:	3308      	adds	r3, #8
 80198d8:	9303      	str	r3, [sp, #12]
 80198da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80198dc:	444b      	add	r3, r9
 80198de:	9309      	str	r3, [sp, #36]	; 0x24
 80198e0:	e76d      	b.n	80197be <_svfiprintf_r+0x4a>
 80198e2:	fb05 3202 	mla	r2, r5, r2, r3
 80198e6:	2001      	movs	r0, #1
 80198e8:	460f      	mov	r7, r1
 80198ea:	e7a6      	b.n	801983a <_svfiprintf_r+0xc6>
 80198ec:	2300      	movs	r3, #0
 80198ee:	3701      	adds	r7, #1
 80198f0:	9305      	str	r3, [sp, #20]
 80198f2:	4619      	mov	r1, r3
 80198f4:	250a      	movs	r5, #10
 80198f6:	4638      	mov	r0, r7
 80198f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80198fc:	3a30      	subs	r2, #48	; 0x30
 80198fe:	2a09      	cmp	r2, #9
 8019900:	d903      	bls.n	801990a <_svfiprintf_r+0x196>
 8019902:	2b00      	cmp	r3, #0
 8019904:	d0c8      	beq.n	8019898 <_svfiprintf_r+0x124>
 8019906:	9105      	str	r1, [sp, #20]
 8019908:	e7c6      	b.n	8019898 <_svfiprintf_r+0x124>
 801990a:	fb05 2101 	mla	r1, r5, r1, r2
 801990e:	2301      	movs	r3, #1
 8019910:	4607      	mov	r7, r0
 8019912:	e7f0      	b.n	80198f6 <_svfiprintf_r+0x182>
 8019914:	ab03      	add	r3, sp, #12
 8019916:	9300      	str	r3, [sp, #0]
 8019918:	4622      	mov	r2, r4
 801991a:	4b11      	ldr	r3, [pc, #68]	; (8019960 <_svfiprintf_r+0x1ec>)
 801991c:	a904      	add	r1, sp, #16
 801991e:	4640      	mov	r0, r8
 8019920:	f7fb ffda 	bl	80158d8 <_printf_float>
 8019924:	f1b0 3fff 	cmp.w	r0, #4294967295
 8019928:	4681      	mov	r9, r0
 801992a:	d1d6      	bne.n	80198da <_svfiprintf_r+0x166>
 801992c:	89a3      	ldrh	r3, [r4, #12]
 801992e:	065b      	lsls	r3, r3, #25
 8019930:	f53f af35 	bmi.w	801979e <_svfiprintf_r+0x2a>
 8019934:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019936:	b01d      	add	sp, #116	; 0x74
 8019938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801993c:	ab03      	add	r3, sp, #12
 801993e:	9300      	str	r3, [sp, #0]
 8019940:	4622      	mov	r2, r4
 8019942:	4b07      	ldr	r3, [pc, #28]	; (8019960 <_svfiprintf_r+0x1ec>)
 8019944:	a904      	add	r1, sp, #16
 8019946:	4640      	mov	r0, r8
 8019948:	f7fc fa7c 	bl	8015e44 <_printf_i>
 801994c:	e7ea      	b.n	8019924 <_svfiprintf_r+0x1b0>
 801994e:	bf00      	nop
 8019950:	0801ac9c 	.word	0x0801ac9c
 8019954:	0801aca2 	.word	0x0801aca2
 8019958:	0801aca6 	.word	0x0801aca6
 801995c:	080158d9 	.word	0x080158d9
 8019960:	080196c1 	.word	0x080196c1

08019964 <__sfputc_r>:
 8019964:	6893      	ldr	r3, [r2, #8]
 8019966:	3b01      	subs	r3, #1
 8019968:	2b00      	cmp	r3, #0
 801996a:	b410      	push	{r4}
 801996c:	6093      	str	r3, [r2, #8]
 801996e:	da08      	bge.n	8019982 <__sfputc_r+0x1e>
 8019970:	6994      	ldr	r4, [r2, #24]
 8019972:	42a3      	cmp	r3, r4
 8019974:	db01      	blt.n	801997a <__sfputc_r+0x16>
 8019976:	290a      	cmp	r1, #10
 8019978:	d103      	bne.n	8019982 <__sfputc_r+0x1e>
 801997a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801997e:	f7fd bd75 	b.w	801746c <__swbuf_r>
 8019982:	6813      	ldr	r3, [r2, #0]
 8019984:	1c58      	adds	r0, r3, #1
 8019986:	6010      	str	r0, [r2, #0]
 8019988:	7019      	strb	r1, [r3, #0]
 801998a:	4608      	mov	r0, r1
 801998c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019990:	4770      	bx	lr

08019992 <__sfputs_r>:
 8019992:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019994:	4606      	mov	r6, r0
 8019996:	460f      	mov	r7, r1
 8019998:	4614      	mov	r4, r2
 801999a:	18d5      	adds	r5, r2, r3
 801999c:	42ac      	cmp	r4, r5
 801999e:	d101      	bne.n	80199a4 <__sfputs_r+0x12>
 80199a0:	2000      	movs	r0, #0
 80199a2:	e007      	b.n	80199b4 <__sfputs_r+0x22>
 80199a4:	463a      	mov	r2, r7
 80199a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80199aa:	4630      	mov	r0, r6
 80199ac:	f7ff ffda 	bl	8019964 <__sfputc_r>
 80199b0:	1c43      	adds	r3, r0, #1
 80199b2:	d1f3      	bne.n	801999c <__sfputs_r+0xa>
 80199b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080199b8 <_vfiprintf_r>:
 80199b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80199bc:	460c      	mov	r4, r1
 80199be:	b09d      	sub	sp, #116	; 0x74
 80199c0:	4617      	mov	r7, r2
 80199c2:	461d      	mov	r5, r3
 80199c4:	4606      	mov	r6, r0
 80199c6:	b118      	cbz	r0, 80199d0 <_vfiprintf_r+0x18>
 80199c8:	6983      	ldr	r3, [r0, #24]
 80199ca:	b90b      	cbnz	r3, 80199d0 <_vfiprintf_r+0x18>
 80199cc:	f7fe fd56 	bl	801847c <__sinit>
 80199d0:	4b7c      	ldr	r3, [pc, #496]	; (8019bc4 <_vfiprintf_r+0x20c>)
 80199d2:	429c      	cmp	r4, r3
 80199d4:	d158      	bne.n	8019a88 <_vfiprintf_r+0xd0>
 80199d6:	6874      	ldr	r4, [r6, #4]
 80199d8:	89a3      	ldrh	r3, [r4, #12]
 80199da:	0718      	lsls	r0, r3, #28
 80199dc:	d55e      	bpl.n	8019a9c <_vfiprintf_r+0xe4>
 80199de:	6923      	ldr	r3, [r4, #16]
 80199e0:	2b00      	cmp	r3, #0
 80199e2:	d05b      	beq.n	8019a9c <_vfiprintf_r+0xe4>
 80199e4:	2300      	movs	r3, #0
 80199e6:	9309      	str	r3, [sp, #36]	; 0x24
 80199e8:	2320      	movs	r3, #32
 80199ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80199ee:	2330      	movs	r3, #48	; 0x30
 80199f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80199f4:	9503      	str	r5, [sp, #12]
 80199f6:	f04f 0b01 	mov.w	fp, #1
 80199fa:	46b8      	mov	r8, r7
 80199fc:	4645      	mov	r5, r8
 80199fe:	f815 3b01 	ldrb.w	r3, [r5], #1
 8019a02:	b10b      	cbz	r3, 8019a08 <_vfiprintf_r+0x50>
 8019a04:	2b25      	cmp	r3, #37	; 0x25
 8019a06:	d154      	bne.n	8019ab2 <_vfiprintf_r+0xfa>
 8019a08:	ebb8 0a07 	subs.w	sl, r8, r7
 8019a0c:	d00b      	beq.n	8019a26 <_vfiprintf_r+0x6e>
 8019a0e:	4653      	mov	r3, sl
 8019a10:	463a      	mov	r2, r7
 8019a12:	4621      	mov	r1, r4
 8019a14:	4630      	mov	r0, r6
 8019a16:	f7ff ffbc 	bl	8019992 <__sfputs_r>
 8019a1a:	3001      	adds	r0, #1
 8019a1c:	f000 80c2 	beq.w	8019ba4 <_vfiprintf_r+0x1ec>
 8019a20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019a22:	4453      	add	r3, sl
 8019a24:	9309      	str	r3, [sp, #36]	; 0x24
 8019a26:	f898 3000 	ldrb.w	r3, [r8]
 8019a2a:	2b00      	cmp	r3, #0
 8019a2c:	f000 80ba 	beq.w	8019ba4 <_vfiprintf_r+0x1ec>
 8019a30:	2300      	movs	r3, #0
 8019a32:	f04f 32ff 	mov.w	r2, #4294967295
 8019a36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019a3a:	9304      	str	r3, [sp, #16]
 8019a3c:	9307      	str	r3, [sp, #28]
 8019a3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019a42:	931a      	str	r3, [sp, #104]	; 0x68
 8019a44:	46a8      	mov	r8, r5
 8019a46:	2205      	movs	r2, #5
 8019a48:	f818 1b01 	ldrb.w	r1, [r8], #1
 8019a4c:	485e      	ldr	r0, [pc, #376]	; (8019bc8 <_vfiprintf_r+0x210>)
 8019a4e:	f7ee faff 	bl	8008050 <memchr>
 8019a52:	9b04      	ldr	r3, [sp, #16]
 8019a54:	bb78      	cbnz	r0, 8019ab6 <_vfiprintf_r+0xfe>
 8019a56:	06d9      	lsls	r1, r3, #27
 8019a58:	bf44      	itt	mi
 8019a5a:	2220      	movmi	r2, #32
 8019a5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019a60:	071a      	lsls	r2, r3, #28
 8019a62:	bf44      	itt	mi
 8019a64:	222b      	movmi	r2, #43	; 0x2b
 8019a66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019a6a:	782a      	ldrb	r2, [r5, #0]
 8019a6c:	2a2a      	cmp	r2, #42	; 0x2a
 8019a6e:	d02a      	beq.n	8019ac6 <_vfiprintf_r+0x10e>
 8019a70:	9a07      	ldr	r2, [sp, #28]
 8019a72:	46a8      	mov	r8, r5
 8019a74:	2000      	movs	r0, #0
 8019a76:	250a      	movs	r5, #10
 8019a78:	4641      	mov	r1, r8
 8019a7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019a7e:	3b30      	subs	r3, #48	; 0x30
 8019a80:	2b09      	cmp	r3, #9
 8019a82:	d969      	bls.n	8019b58 <_vfiprintf_r+0x1a0>
 8019a84:	b360      	cbz	r0, 8019ae0 <_vfiprintf_r+0x128>
 8019a86:	e024      	b.n	8019ad2 <_vfiprintf_r+0x11a>
 8019a88:	4b50      	ldr	r3, [pc, #320]	; (8019bcc <_vfiprintf_r+0x214>)
 8019a8a:	429c      	cmp	r4, r3
 8019a8c:	d101      	bne.n	8019a92 <_vfiprintf_r+0xda>
 8019a8e:	68b4      	ldr	r4, [r6, #8]
 8019a90:	e7a2      	b.n	80199d8 <_vfiprintf_r+0x20>
 8019a92:	4b4f      	ldr	r3, [pc, #316]	; (8019bd0 <_vfiprintf_r+0x218>)
 8019a94:	429c      	cmp	r4, r3
 8019a96:	bf08      	it	eq
 8019a98:	68f4      	ldreq	r4, [r6, #12]
 8019a9a:	e79d      	b.n	80199d8 <_vfiprintf_r+0x20>
 8019a9c:	4621      	mov	r1, r4
 8019a9e:	4630      	mov	r0, r6
 8019aa0:	f7fd fd36 	bl	8017510 <__swsetup_r>
 8019aa4:	2800      	cmp	r0, #0
 8019aa6:	d09d      	beq.n	80199e4 <_vfiprintf_r+0x2c>
 8019aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8019aac:	b01d      	add	sp, #116	; 0x74
 8019aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019ab2:	46a8      	mov	r8, r5
 8019ab4:	e7a2      	b.n	80199fc <_vfiprintf_r+0x44>
 8019ab6:	4a44      	ldr	r2, [pc, #272]	; (8019bc8 <_vfiprintf_r+0x210>)
 8019ab8:	1a80      	subs	r0, r0, r2
 8019aba:	fa0b f000 	lsl.w	r0, fp, r0
 8019abe:	4318      	orrs	r0, r3
 8019ac0:	9004      	str	r0, [sp, #16]
 8019ac2:	4645      	mov	r5, r8
 8019ac4:	e7be      	b.n	8019a44 <_vfiprintf_r+0x8c>
 8019ac6:	9a03      	ldr	r2, [sp, #12]
 8019ac8:	1d11      	adds	r1, r2, #4
 8019aca:	6812      	ldr	r2, [r2, #0]
 8019acc:	9103      	str	r1, [sp, #12]
 8019ace:	2a00      	cmp	r2, #0
 8019ad0:	db01      	blt.n	8019ad6 <_vfiprintf_r+0x11e>
 8019ad2:	9207      	str	r2, [sp, #28]
 8019ad4:	e004      	b.n	8019ae0 <_vfiprintf_r+0x128>
 8019ad6:	4252      	negs	r2, r2
 8019ad8:	f043 0302 	orr.w	r3, r3, #2
 8019adc:	9207      	str	r2, [sp, #28]
 8019ade:	9304      	str	r3, [sp, #16]
 8019ae0:	f898 3000 	ldrb.w	r3, [r8]
 8019ae4:	2b2e      	cmp	r3, #46	; 0x2e
 8019ae6:	d10e      	bne.n	8019b06 <_vfiprintf_r+0x14e>
 8019ae8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8019aec:	2b2a      	cmp	r3, #42	; 0x2a
 8019aee:	d138      	bne.n	8019b62 <_vfiprintf_r+0x1aa>
 8019af0:	9b03      	ldr	r3, [sp, #12]
 8019af2:	1d1a      	adds	r2, r3, #4
 8019af4:	681b      	ldr	r3, [r3, #0]
 8019af6:	9203      	str	r2, [sp, #12]
 8019af8:	2b00      	cmp	r3, #0
 8019afa:	bfb8      	it	lt
 8019afc:	f04f 33ff 	movlt.w	r3, #4294967295
 8019b00:	f108 0802 	add.w	r8, r8, #2
 8019b04:	9305      	str	r3, [sp, #20]
 8019b06:	4d33      	ldr	r5, [pc, #204]	; (8019bd4 <_vfiprintf_r+0x21c>)
 8019b08:	f898 1000 	ldrb.w	r1, [r8]
 8019b0c:	2203      	movs	r2, #3
 8019b0e:	4628      	mov	r0, r5
 8019b10:	f7ee fa9e 	bl	8008050 <memchr>
 8019b14:	b140      	cbz	r0, 8019b28 <_vfiprintf_r+0x170>
 8019b16:	2340      	movs	r3, #64	; 0x40
 8019b18:	1b40      	subs	r0, r0, r5
 8019b1a:	fa03 f000 	lsl.w	r0, r3, r0
 8019b1e:	9b04      	ldr	r3, [sp, #16]
 8019b20:	4303      	orrs	r3, r0
 8019b22:	f108 0801 	add.w	r8, r8, #1
 8019b26:	9304      	str	r3, [sp, #16]
 8019b28:	f898 1000 	ldrb.w	r1, [r8]
 8019b2c:	482a      	ldr	r0, [pc, #168]	; (8019bd8 <_vfiprintf_r+0x220>)
 8019b2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019b32:	2206      	movs	r2, #6
 8019b34:	f108 0701 	add.w	r7, r8, #1
 8019b38:	f7ee fa8a 	bl	8008050 <memchr>
 8019b3c:	2800      	cmp	r0, #0
 8019b3e:	d037      	beq.n	8019bb0 <_vfiprintf_r+0x1f8>
 8019b40:	4b26      	ldr	r3, [pc, #152]	; (8019bdc <_vfiprintf_r+0x224>)
 8019b42:	bb1b      	cbnz	r3, 8019b8c <_vfiprintf_r+0x1d4>
 8019b44:	9b03      	ldr	r3, [sp, #12]
 8019b46:	3307      	adds	r3, #7
 8019b48:	f023 0307 	bic.w	r3, r3, #7
 8019b4c:	3308      	adds	r3, #8
 8019b4e:	9303      	str	r3, [sp, #12]
 8019b50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019b52:	444b      	add	r3, r9
 8019b54:	9309      	str	r3, [sp, #36]	; 0x24
 8019b56:	e750      	b.n	80199fa <_vfiprintf_r+0x42>
 8019b58:	fb05 3202 	mla	r2, r5, r2, r3
 8019b5c:	2001      	movs	r0, #1
 8019b5e:	4688      	mov	r8, r1
 8019b60:	e78a      	b.n	8019a78 <_vfiprintf_r+0xc0>
 8019b62:	2300      	movs	r3, #0
 8019b64:	f108 0801 	add.w	r8, r8, #1
 8019b68:	9305      	str	r3, [sp, #20]
 8019b6a:	4619      	mov	r1, r3
 8019b6c:	250a      	movs	r5, #10
 8019b6e:	4640      	mov	r0, r8
 8019b70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019b74:	3a30      	subs	r2, #48	; 0x30
 8019b76:	2a09      	cmp	r2, #9
 8019b78:	d903      	bls.n	8019b82 <_vfiprintf_r+0x1ca>
 8019b7a:	2b00      	cmp	r3, #0
 8019b7c:	d0c3      	beq.n	8019b06 <_vfiprintf_r+0x14e>
 8019b7e:	9105      	str	r1, [sp, #20]
 8019b80:	e7c1      	b.n	8019b06 <_vfiprintf_r+0x14e>
 8019b82:	fb05 2101 	mla	r1, r5, r1, r2
 8019b86:	2301      	movs	r3, #1
 8019b88:	4680      	mov	r8, r0
 8019b8a:	e7f0      	b.n	8019b6e <_vfiprintf_r+0x1b6>
 8019b8c:	ab03      	add	r3, sp, #12
 8019b8e:	9300      	str	r3, [sp, #0]
 8019b90:	4622      	mov	r2, r4
 8019b92:	4b13      	ldr	r3, [pc, #76]	; (8019be0 <_vfiprintf_r+0x228>)
 8019b94:	a904      	add	r1, sp, #16
 8019b96:	4630      	mov	r0, r6
 8019b98:	f7fb fe9e 	bl	80158d8 <_printf_float>
 8019b9c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8019ba0:	4681      	mov	r9, r0
 8019ba2:	d1d5      	bne.n	8019b50 <_vfiprintf_r+0x198>
 8019ba4:	89a3      	ldrh	r3, [r4, #12]
 8019ba6:	065b      	lsls	r3, r3, #25
 8019ba8:	f53f af7e 	bmi.w	8019aa8 <_vfiprintf_r+0xf0>
 8019bac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019bae:	e77d      	b.n	8019aac <_vfiprintf_r+0xf4>
 8019bb0:	ab03      	add	r3, sp, #12
 8019bb2:	9300      	str	r3, [sp, #0]
 8019bb4:	4622      	mov	r2, r4
 8019bb6:	4b0a      	ldr	r3, [pc, #40]	; (8019be0 <_vfiprintf_r+0x228>)
 8019bb8:	a904      	add	r1, sp, #16
 8019bba:	4630      	mov	r0, r6
 8019bbc:	f7fc f942 	bl	8015e44 <_printf_i>
 8019bc0:	e7ec      	b.n	8019b9c <_vfiprintf_r+0x1e4>
 8019bc2:	bf00      	nop
 8019bc4:	0801ab50 	.word	0x0801ab50
 8019bc8:	0801ac9c 	.word	0x0801ac9c
 8019bcc:	0801ab70 	.word	0x0801ab70
 8019bd0:	0801ab30 	.word	0x0801ab30
 8019bd4:	0801aca2 	.word	0x0801aca2
 8019bd8:	0801aca6 	.word	0x0801aca6
 8019bdc:	080158d9 	.word	0x080158d9
 8019be0:	08019993 	.word	0x08019993

08019be4 <__svfiscanf_r>:
 8019be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019be8:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8019bec:	460c      	mov	r4, r1
 8019bee:	2100      	movs	r1, #0
 8019bf0:	9144      	str	r1, [sp, #272]	; 0x110
 8019bf2:	9145      	str	r1, [sp, #276]	; 0x114
 8019bf4:	499f      	ldr	r1, [pc, #636]	; (8019e74 <__svfiscanf_r+0x290>)
 8019bf6:	91a0      	str	r1, [sp, #640]	; 0x280
 8019bf8:	f10d 0804 	add.w	r8, sp, #4
 8019bfc:	499e      	ldr	r1, [pc, #632]	; (8019e78 <__svfiscanf_r+0x294>)
 8019bfe:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8019e7c <__svfiscanf_r+0x298>
 8019c02:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8019c06:	4606      	mov	r6, r0
 8019c08:	4692      	mov	sl, r2
 8019c0a:	91a1      	str	r1, [sp, #644]	; 0x284
 8019c0c:	9300      	str	r3, [sp, #0]
 8019c0e:	270a      	movs	r7, #10
 8019c10:	f89a 3000 	ldrb.w	r3, [sl]
 8019c14:	2b00      	cmp	r3, #0
 8019c16:	f000 812a 	beq.w	8019e6e <__svfiscanf_r+0x28a>
 8019c1a:	4655      	mov	r5, sl
 8019c1c:	f7fe fffe 	bl	8018c1c <__locale_ctype_ptr>
 8019c20:	f815 bb01 	ldrb.w	fp, [r5], #1
 8019c24:	4458      	add	r0, fp
 8019c26:	7843      	ldrb	r3, [r0, #1]
 8019c28:	f013 0308 	ands.w	r3, r3, #8
 8019c2c:	d01c      	beq.n	8019c68 <__svfiscanf_r+0x84>
 8019c2e:	6863      	ldr	r3, [r4, #4]
 8019c30:	2b00      	cmp	r3, #0
 8019c32:	dd12      	ble.n	8019c5a <__svfiscanf_r+0x76>
 8019c34:	f7fe fff2 	bl	8018c1c <__locale_ctype_ptr>
 8019c38:	6823      	ldr	r3, [r4, #0]
 8019c3a:	781a      	ldrb	r2, [r3, #0]
 8019c3c:	4410      	add	r0, r2
 8019c3e:	7842      	ldrb	r2, [r0, #1]
 8019c40:	0712      	lsls	r2, r2, #28
 8019c42:	d401      	bmi.n	8019c48 <__svfiscanf_r+0x64>
 8019c44:	46aa      	mov	sl, r5
 8019c46:	e7e3      	b.n	8019c10 <__svfiscanf_r+0x2c>
 8019c48:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8019c4a:	3201      	adds	r2, #1
 8019c4c:	9245      	str	r2, [sp, #276]	; 0x114
 8019c4e:	6862      	ldr	r2, [r4, #4]
 8019c50:	3301      	adds	r3, #1
 8019c52:	3a01      	subs	r2, #1
 8019c54:	6062      	str	r2, [r4, #4]
 8019c56:	6023      	str	r3, [r4, #0]
 8019c58:	e7e9      	b.n	8019c2e <__svfiscanf_r+0x4a>
 8019c5a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019c5c:	4621      	mov	r1, r4
 8019c5e:	4630      	mov	r0, r6
 8019c60:	4798      	blx	r3
 8019c62:	2800      	cmp	r0, #0
 8019c64:	d0e6      	beq.n	8019c34 <__svfiscanf_r+0x50>
 8019c66:	e7ed      	b.n	8019c44 <__svfiscanf_r+0x60>
 8019c68:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8019c6c:	f040 8082 	bne.w	8019d74 <__svfiscanf_r+0x190>
 8019c70:	9343      	str	r3, [sp, #268]	; 0x10c
 8019c72:	9341      	str	r3, [sp, #260]	; 0x104
 8019c74:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8019c78:	2b2a      	cmp	r3, #42	; 0x2a
 8019c7a:	d103      	bne.n	8019c84 <__svfiscanf_r+0xa0>
 8019c7c:	2310      	movs	r3, #16
 8019c7e:	9341      	str	r3, [sp, #260]	; 0x104
 8019c80:	f10a 0502 	add.w	r5, sl, #2
 8019c84:	46aa      	mov	sl, r5
 8019c86:	f815 1b01 	ldrb.w	r1, [r5], #1
 8019c8a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8019c8e:	2a09      	cmp	r2, #9
 8019c90:	d922      	bls.n	8019cd8 <__svfiscanf_r+0xf4>
 8019c92:	2203      	movs	r2, #3
 8019c94:	4879      	ldr	r0, [pc, #484]	; (8019e7c <__svfiscanf_r+0x298>)
 8019c96:	f7ee f9db 	bl	8008050 <memchr>
 8019c9a:	b138      	cbz	r0, 8019cac <__svfiscanf_r+0xc8>
 8019c9c:	eba0 0309 	sub.w	r3, r0, r9
 8019ca0:	2001      	movs	r0, #1
 8019ca2:	4098      	lsls	r0, r3
 8019ca4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019ca6:	4318      	orrs	r0, r3
 8019ca8:	9041      	str	r0, [sp, #260]	; 0x104
 8019caa:	46aa      	mov	sl, r5
 8019cac:	f89a 3000 	ldrb.w	r3, [sl]
 8019cb0:	2b67      	cmp	r3, #103	; 0x67
 8019cb2:	f10a 0501 	add.w	r5, sl, #1
 8019cb6:	d82b      	bhi.n	8019d10 <__svfiscanf_r+0x12c>
 8019cb8:	2b65      	cmp	r3, #101	; 0x65
 8019cba:	f080 809f 	bcs.w	8019dfc <__svfiscanf_r+0x218>
 8019cbe:	2b47      	cmp	r3, #71	; 0x47
 8019cc0:	d810      	bhi.n	8019ce4 <__svfiscanf_r+0x100>
 8019cc2:	2b45      	cmp	r3, #69	; 0x45
 8019cc4:	f080 809a 	bcs.w	8019dfc <__svfiscanf_r+0x218>
 8019cc8:	2b00      	cmp	r3, #0
 8019cca:	d06c      	beq.n	8019da6 <__svfiscanf_r+0x1c2>
 8019ccc:	2b25      	cmp	r3, #37	; 0x25
 8019cce:	d051      	beq.n	8019d74 <__svfiscanf_r+0x190>
 8019cd0:	2303      	movs	r3, #3
 8019cd2:	9347      	str	r3, [sp, #284]	; 0x11c
 8019cd4:	9742      	str	r7, [sp, #264]	; 0x108
 8019cd6:	e027      	b.n	8019d28 <__svfiscanf_r+0x144>
 8019cd8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8019cda:	fb07 1303 	mla	r3, r7, r3, r1
 8019cde:	3b30      	subs	r3, #48	; 0x30
 8019ce0:	9343      	str	r3, [sp, #268]	; 0x10c
 8019ce2:	e7cf      	b.n	8019c84 <__svfiscanf_r+0xa0>
 8019ce4:	2b5b      	cmp	r3, #91	; 0x5b
 8019ce6:	d06a      	beq.n	8019dbe <__svfiscanf_r+0x1da>
 8019ce8:	d80c      	bhi.n	8019d04 <__svfiscanf_r+0x120>
 8019cea:	2b58      	cmp	r3, #88	; 0x58
 8019cec:	d1f0      	bne.n	8019cd0 <__svfiscanf_r+0xec>
 8019cee:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8019cf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8019cf4:	9241      	str	r2, [sp, #260]	; 0x104
 8019cf6:	2210      	movs	r2, #16
 8019cf8:	9242      	str	r2, [sp, #264]	; 0x108
 8019cfa:	2b6e      	cmp	r3, #110	; 0x6e
 8019cfc:	bf8c      	ite	hi
 8019cfe:	2304      	movhi	r3, #4
 8019d00:	2303      	movls	r3, #3
 8019d02:	e010      	b.n	8019d26 <__svfiscanf_r+0x142>
 8019d04:	2b63      	cmp	r3, #99	; 0x63
 8019d06:	d065      	beq.n	8019dd4 <__svfiscanf_r+0x1f0>
 8019d08:	2b64      	cmp	r3, #100	; 0x64
 8019d0a:	d1e1      	bne.n	8019cd0 <__svfiscanf_r+0xec>
 8019d0c:	9742      	str	r7, [sp, #264]	; 0x108
 8019d0e:	e7f4      	b.n	8019cfa <__svfiscanf_r+0x116>
 8019d10:	2b70      	cmp	r3, #112	; 0x70
 8019d12:	d04b      	beq.n	8019dac <__svfiscanf_r+0x1c8>
 8019d14:	d826      	bhi.n	8019d64 <__svfiscanf_r+0x180>
 8019d16:	2b6e      	cmp	r3, #110	; 0x6e
 8019d18:	d062      	beq.n	8019de0 <__svfiscanf_r+0x1fc>
 8019d1a:	d84c      	bhi.n	8019db6 <__svfiscanf_r+0x1d2>
 8019d1c:	2b69      	cmp	r3, #105	; 0x69
 8019d1e:	d1d7      	bne.n	8019cd0 <__svfiscanf_r+0xec>
 8019d20:	2300      	movs	r3, #0
 8019d22:	9342      	str	r3, [sp, #264]	; 0x108
 8019d24:	2303      	movs	r3, #3
 8019d26:	9347      	str	r3, [sp, #284]	; 0x11c
 8019d28:	6863      	ldr	r3, [r4, #4]
 8019d2a:	2b00      	cmp	r3, #0
 8019d2c:	dd68      	ble.n	8019e00 <__svfiscanf_r+0x21c>
 8019d2e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019d30:	0659      	lsls	r1, r3, #25
 8019d32:	d407      	bmi.n	8019d44 <__svfiscanf_r+0x160>
 8019d34:	f7fe ff72 	bl	8018c1c <__locale_ctype_ptr>
 8019d38:	6823      	ldr	r3, [r4, #0]
 8019d3a:	781a      	ldrb	r2, [r3, #0]
 8019d3c:	4410      	add	r0, r2
 8019d3e:	7842      	ldrb	r2, [r0, #1]
 8019d40:	0712      	lsls	r2, r2, #28
 8019d42:	d464      	bmi.n	8019e0e <__svfiscanf_r+0x22a>
 8019d44:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8019d46:	2b02      	cmp	r3, #2
 8019d48:	dc73      	bgt.n	8019e32 <__svfiscanf_r+0x24e>
 8019d4a:	466b      	mov	r3, sp
 8019d4c:	4622      	mov	r2, r4
 8019d4e:	a941      	add	r1, sp, #260	; 0x104
 8019d50:	4630      	mov	r0, r6
 8019d52:	f000 f8bf 	bl	8019ed4 <_scanf_chars>
 8019d56:	2801      	cmp	r0, #1
 8019d58:	f000 8089 	beq.w	8019e6e <__svfiscanf_r+0x28a>
 8019d5c:	2802      	cmp	r0, #2
 8019d5e:	f47f af71 	bne.w	8019c44 <__svfiscanf_r+0x60>
 8019d62:	e01d      	b.n	8019da0 <__svfiscanf_r+0x1bc>
 8019d64:	2b75      	cmp	r3, #117	; 0x75
 8019d66:	d0d1      	beq.n	8019d0c <__svfiscanf_r+0x128>
 8019d68:	2b78      	cmp	r3, #120	; 0x78
 8019d6a:	d0c0      	beq.n	8019cee <__svfiscanf_r+0x10a>
 8019d6c:	2b73      	cmp	r3, #115	; 0x73
 8019d6e:	d1af      	bne.n	8019cd0 <__svfiscanf_r+0xec>
 8019d70:	2302      	movs	r3, #2
 8019d72:	e7d8      	b.n	8019d26 <__svfiscanf_r+0x142>
 8019d74:	6863      	ldr	r3, [r4, #4]
 8019d76:	2b00      	cmp	r3, #0
 8019d78:	dd0c      	ble.n	8019d94 <__svfiscanf_r+0x1b0>
 8019d7a:	6823      	ldr	r3, [r4, #0]
 8019d7c:	781a      	ldrb	r2, [r3, #0]
 8019d7e:	455a      	cmp	r2, fp
 8019d80:	d175      	bne.n	8019e6e <__svfiscanf_r+0x28a>
 8019d82:	3301      	adds	r3, #1
 8019d84:	6862      	ldr	r2, [r4, #4]
 8019d86:	6023      	str	r3, [r4, #0]
 8019d88:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8019d8a:	3a01      	subs	r2, #1
 8019d8c:	3301      	adds	r3, #1
 8019d8e:	6062      	str	r2, [r4, #4]
 8019d90:	9345      	str	r3, [sp, #276]	; 0x114
 8019d92:	e757      	b.n	8019c44 <__svfiscanf_r+0x60>
 8019d94:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019d96:	4621      	mov	r1, r4
 8019d98:	4630      	mov	r0, r6
 8019d9a:	4798      	blx	r3
 8019d9c:	2800      	cmp	r0, #0
 8019d9e:	d0ec      	beq.n	8019d7a <__svfiscanf_r+0x196>
 8019da0:	9844      	ldr	r0, [sp, #272]	; 0x110
 8019da2:	2800      	cmp	r0, #0
 8019da4:	d159      	bne.n	8019e5a <__svfiscanf_r+0x276>
 8019da6:	f04f 30ff 	mov.w	r0, #4294967295
 8019daa:	e05c      	b.n	8019e66 <__svfiscanf_r+0x282>
 8019dac:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8019dae:	f042 0220 	orr.w	r2, r2, #32
 8019db2:	9241      	str	r2, [sp, #260]	; 0x104
 8019db4:	e79b      	b.n	8019cee <__svfiscanf_r+0x10a>
 8019db6:	2308      	movs	r3, #8
 8019db8:	9342      	str	r3, [sp, #264]	; 0x108
 8019dba:	2304      	movs	r3, #4
 8019dbc:	e7b3      	b.n	8019d26 <__svfiscanf_r+0x142>
 8019dbe:	4629      	mov	r1, r5
 8019dc0:	4640      	mov	r0, r8
 8019dc2:	f000 fa85 	bl	801a2d0 <__sccl>
 8019dc6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019dc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019dcc:	9341      	str	r3, [sp, #260]	; 0x104
 8019dce:	4605      	mov	r5, r0
 8019dd0:	2301      	movs	r3, #1
 8019dd2:	e7a8      	b.n	8019d26 <__svfiscanf_r+0x142>
 8019dd4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019dd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019dda:	9341      	str	r3, [sp, #260]	; 0x104
 8019ddc:	2300      	movs	r3, #0
 8019dde:	e7a2      	b.n	8019d26 <__svfiscanf_r+0x142>
 8019de0:	9841      	ldr	r0, [sp, #260]	; 0x104
 8019de2:	06c3      	lsls	r3, r0, #27
 8019de4:	f53f af2e 	bmi.w	8019c44 <__svfiscanf_r+0x60>
 8019de8:	9b00      	ldr	r3, [sp, #0]
 8019dea:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8019dec:	1d19      	adds	r1, r3, #4
 8019dee:	9100      	str	r1, [sp, #0]
 8019df0:	681b      	ldr	r3, [r3, #0]
 8019df2:	07c0      	lsls	r0, r0, #31
 8019df4:	bf4c      	ite	mi
 8019df6:	801a      	strhmi	r2, [r3, #0]
 8019df8:	601a      	strpl	r2, [r3, #0]
 8019dfa:	e723      	b.n	8019c44 <__svfiscanf_r+0x60>
 8019dfc:	2305      	movs	r3, #5
 8019dfe:	e792      	b.n	8019d26 <__svfiscanf_r+0x142>
 8019e00:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019e02:	4621      	mov	r1, r4
 8019e04:	4630      	mov	r0, r6
 8019e06:	4798      	blx	r3
 8019e08:	2800      	cmp	r0, #0
 8019e0a:	d090      	beq.n	8019d2e <__svfiscanf_r+0x14a>
 8019e0c:	e7c8      	b.n	8019da0 <__svfiscanf_r+0x1bc>
 8019e0e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8019e10:	3201      	adds	r2, #1
 8019e12:	9245      	str	r2, [sp, #276]	; 0x114
 8019e14:	6862      	ldr	r2, [r4, #4]
 8019e16:	3a01      	subs	r2, #1
 8019e18:	2a00      	cmp	r2, #0
 8019e1a:	6062      	str	r2, [r4, #4]
 8019e1c:	dd02      	ble.n	8019e24 <__svfiscanf_r+0x240>
 8019e1e:	3301      	adds	r3, #1
 8019e20:	6023      	str	r3, [r4, #0]
 8019e22:	e787      	b.n	8019d34 <__svfiscanf_r+0x150>
 8019e24:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019e26:	4621      	mov	r1, r4
 8019e28:	4630      	mov	r0, r6
 8019e2a:	4798      	blx	r3
 8019e2c:	2800      	cmp	r0, #0
 8019e2e:	d081      	beq.n	8019d34 <__svfiscanf_r+0x150>
 8019e30:	e7b6      	b.n	8019da0 <__svfiscanf_r+0x1bc>
 8019e32:	2b04      	cmp	r3, #4
 8019e34:	dc06      	bgt.n	8019e44 <__svfiscanf_r+0x260>
 8019e36:	466b      	mov	r3, sp
 8019e38:	4622      	mov	r2, r4
 8019e3a:	a941      	add	r1, sp, #260	; 0x104
 8019e3c:	4630      	mov	r0, r6
 8019e3e:	f000 f8ad 	bl	8019f9c <_scanf_i>
 8019e42:	e788      	b.n	8019d56 <__svfiscanf_r+0x172>
 8019e44:	4b0e      	ldr	r3, [pc, #56]	; (8019e80 <__svfiscanf_r+0x29c>)
 8019e46:	2b00      	cmp	r3, #0
 8019e48:	f43f aefc 	beq.w	8019c44 <__svfiscanf_r+0x60>
 8019e4c:	466b      	mov	r3, sp
 8019e4e:	4622      	mov	r2, r4
 8019e50:	a941      	add	r1, sp, #260	; 0x104
 8019e52:	4630      	mov	r0, r6
 8019e54:	f7fc f908 	bl	8016068 <_scanf_float>
 8019e58:	e77d      	b.n	8019d56 <__svfiscanf_r+0x172>
 8019e5a:	89a3      	ldrh	r3, [r4, #12]
 8019e5c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8019e60:	bf18      	it	ne
 8019e62:	f04f 30ff 	movne.w	r0, #4294967295
 8019e66:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8019e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019e6e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8019e70:	e7f9      	b.n	8019e66 <__svfiscanf_r+0x282>
 8019e72:	bf00      	nop
 8019e74:	0801a56d 	.word	0x0801a56d
 8019e78:	0801a199 	.word	0x0801a199
 8019e7c:	0801aca2 	.word	0x0801aca2
 8019e80:	08016069 	.word	0x08016069

08019e84 <_vfiscanf_r>:
 8019e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019e88:	460c      	mov	r4, r1
 8019e8a:	4616      	mov	r6, r2
 8019e8c:	461f      	mov	r7, r3
 8019e8e:	4605      	mov	r5, r0
 8019e90:	b118      	cbz	r0, 8019e9a <_vfiscanf_r+0x16>
 8019e92:	6983      	ldr	r3, [r0, #24]
 8019e94:	b90b      	cbnz	r3, 8019e9a <_vfiscanf_r+0x16>
 8019e96:	f7fe faf1 	bl	801847c <__sinit>
 8019e9a:	4b0b      	ldr	r3, [pc, #44]	; (8019ec8 <_vfiscanf_r+0x44>)
 8019e9c:	429c      	cmp	r4, r3
 8019e9e:	d108      	bne.n	8019eb2 <_vfiscanf_r+0x2e>
 8019ea0:	686c      	ldr	r4, [r5, #4]
 8019ea2:	463b      	mov	r3, r7
 8019ea4:	4632      	mov	r2, r6
 8019ea6:	4621      	mov	r1, r4
 8019ea8:	4628      	mov	r0, r5
 8019eaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019eae:	f7ff be99 	b.w	8019be4 <__svfiscanf_r>
 8019eb2:	4b06      	ldr	r3, [pc, #24]	; (8019ecc <_vfiscanf_r+0x48>)
 8019eb4:	429c      	cmp	r4, r3
 8019eb6:	d101      	bne.n	8019ebc <_vfiscanf_r+0x38>
 8019eb8:	68ac      	ldr	r4, [r5, #8]
 8019eba:	e7f2      	b.n	8019ea2 <_vfiscanf_r+0x1e>
 8019ebc:	4b04      	ldr	r3, [pc, #16]	; (8019ed0 <_vfiscanf_r+0x4c>)
 8019ebe:	429c      	cmp	r4, r3
 8019ec0:	bf08      	it	eq
 8019ec2:	68ec      	ldreq	r4, [r5, #12]
 8019ec4:	e7ed      	b.n	8019ea2 <_vfiscanf_r+0x1e>
 8019ec6:	bf00      	nop
 8019ec8:	0801ab50 	.word	0x0801ab50
 8019ecc:	0801ab70 	.word	0x0801ab70
 8019ed0:	0801ab30 	.word	0x0801ab30

08019ed4 <_scanf_chars>:
 8019ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019ed8:	4615      	mov	r5, r2
 8019eda:	688a      	ldr	r2, [r1, #8]
 8019edc:	4680      	mov	r8, r0
 8019ede:	460c      	mov	r4, r1
 8019ee0:	b932      	cbnz	r2, 8019ef0 <_scanf_chars+0x1c>
 8019ee2:	698a      	ldr	r2, [r1, #24]
 8019ee4:	2a00      	cmp	r2, #0
 8019ee6:	bf14      	ite	ne
 8019ee8:	f04f 32ff 	movne.w	r2, #4294967295
 8019eec:	2201      	moveq	r2, #1
 8019eee:	608a      	str	r2, [r1, #8]
 8019ef0:	6822      	ldr	r2, [r4, #0]
 8019ef2:	06d1      	lsls	r1, r2, #27
 8019ef4:	bf5f      	itttt	pl
 8019ef6:	681a      	ldrpl	r2, [r3, #0]
 8019ef8:	1d11      	addpl	r1, r2, #4
 8019efa:	6019      	strpl	r1, [r3, #0]
 8019efc:	6817      	ldrpl	r7, [r2, #0]
 8019efe:	2600      	movs	r6, #0
 8019f00:	69a3      	ldr	r3, [r4, #24]
 8019f02:	b1db      	cbz	r3, 8019f3c <_scanf_chars+0x68>
 8019f04:	2b01      	cmp	r3, #1
 8019f06:	d107      	bne.n	8019f18 <_scanf_chars+0x44>
 8019f08:	682b      	ldr	r3, [r5, #0]
 8019f0a:	6962      	ldr	r2, [r4, #20]
 8019f0c:	781b      	ldrb	r3, [r3, #0]
 8019f0e:	5cd3      	ldrb	r3, [r2, r3]
 8019f10:	b9a3      	cbnz	r3, 8019f3c <_scanf_chars+0x68>
 8019f12:	2e00      	cmp	r6, #0
 8019f14:	d132      	bne.n	8019f7c <_scanf_chars+0xa8>
 8019f16:	e006      	b.n	8019f26 <_scanf_chars+0x52>
 8019f18:	2b02      	cmp	r3, #2
 8019f1a:	d007      	beq.n	8019f2c <_scanf_chars+0x58>
 8019f1c:	2e00      	cmp	r6, #0
 8019f1e:	d12d      	bne.n	8019f7c <_scanf_chars+0xa8>
 8019f20:	69a3      	ldr	r3, [r4, #24]
 8019f22:	2b01      	cmp	r3, #1
 8019f24:	d12a      	bne.n	8019f7c <_scanf_chars+0xa8>
 8019f26:	2001      	movs	r0, #1
 8019f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019f2c:	f7fe fe76 	bl	8018c1c <__locale_ctype_ptr>
 8019f30:	682b      	ldr	r3, [r5, #0]
 8019f32:	781b      	ldrb	r3, [r3, #0]
 8019f34:	4418      	add	r0, r3
 8019f36:	7843      	ldrb	r3, [r0, #1]
 8019f38:	071b      	lsls	r3, r3, #28
 8019f3a:	d4ef      	bmi.n	8019f1c <_scanf_chars+0x48>
 8019f3c:	6823      	ldr	r3, [r4, #0]
 8019f3e:	06da      	lsls	r2, r3, #27
 8019f40:	bf5e      	ittt	pl
 8019f42:	682b      	ldrpl	r3, [r5, #0]
 8019f44:	781b      	ldrbpl	r3, [r3, #0]
 8019f46:	703b      	strbpl	r3, [r7, #0]
 8019f48:	682a      	ldr	r2, [r5, #0]
 8019f4a:	686b      	ldr	r3, [r5, #4]
 8019f4c:	f102 0201 	add.w	r2, r2, #1
 8019f50:	602a      	str	r2, [r5, #0]
 8019f52:	68a2      	ldr	r2, [r4, #8]
 8019f54:	f103 33ff 	add.w	r3, r3, #4294967295
 8019f58:	f102 32ff 	add.w	r2, r2, #4294967295
 8019f5c:	606b      	str	r3, [r5, #4]
 8019f5e:	f106 0601 	add.w	r6, r6, #1
 8019f62:	bf58      	it	pl
 8019f64:	3701      	addpl	r7, #1
 8019f66:	60a2      	str	r2, [r4, #8]
 8019f68:	b142      	cbz	r2, 8019f7c <_scanf_chars+0xa8>
 8019f6a:	2b00      	cmp	r3, #0
 8019f6c:	dcc8      	bgt.n	8019f00 <_scanf_chars+0x2c>
 8019f6e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019f72:	4629      	mov	r1, r5
 8019f74:	4640      	mov	r0, r8
 8019f76:	4798      	blx	r3
 8019f78:	2800      	cmp	r0, #0
 8019f7a:	d0c1      	beq.n	8019f00 <_scanf_chars+0x2c>
 8019f7c:	6823      	ldr	r3, [r4, #0]
 8019f7e:	f013 0310 	ands.w	r3, r3, #16
 8019f82:	d105      	bne.n	8019f90 <_scanf_chars+0xbc>
 8019f84:	68e2      	ldr	r2, [r4, #12]
 8019f86:	3201      	adds	r2, #1
 8019f88:	60e2      	str	r2, [r4, #12]
 8019f8a:	69a2      	ldr	r2, [r4, #24]
 8019f8c:	b102      	cbz	r2, 8019f90 <_scanf_chars+0xbc>
 8019f8e:	703b      	strb	r3, [r7, #0]
 8019f90:	6923      	ldr	r3, [r4, #16]
 8019f92:	441e      	add	r6, r3
 8019f94:	6126      	str	r6, [r4, #16]
 8019f96:	2000      	movs	r0, #0
 8019f98:	e7c6      	b.n	8019f28 <_scanf_chars+0x54>
	...

08019f9c <_scanf_i>:
 8019f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019fa0:	469a      	mov	sl, r3
 8019fa2:	4b74      	ldr	r3, [pc, #464]	; (801a174 <_scanf_i+0x1d8>)
 8019fa4:	460c      	mov	r4, r1
 8019fa6:	4683      	mov	fp, r0
 8019fa8:	4616      	mov	r6, r2
 8019faa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8019fae:	b087      	sub	sp, #28
 8019fb0:	ab03      	add	r3, sp, #12
 8019fb2:	68a7      	ldr	r7, [r4, #8]
 8019fb4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019fb8:	4b6f      	ldr	r3, [pc, #444]	; (801a178 <_scanf_i+0x1dc>)
 8019fba:	69a1      	ldr	r1, [r4, #24]
 8019fbc:	4a6f      	ldr	r2, [pc, #444]	; (801a17c <_scanf_i+0x1e0>)
 8019fbe:	2903      	cmp	r1, #3
 8019fc0:	bf08      	it	eq
 8019fc2:	461a      	moveq	r2, r3
 8019fc4:	1e7b      	subs	r3, r7, #1
 8019fc6:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8019fca:	bf84      	itt	hi
 8019fcc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8019fd0:	60a3      	strhi	r3, [r4, #8]
 8019fd2:	6823      	ldr	r3, [r4, #0]
 8019fd4:	9200      	str	r2, [sp, #0]
 8019fd6:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8019fda:	bf88      	it	hi
 8019fdc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8019fe0:	f104 091c 	add.w	r9, r4, #28
 8019fe4:	6023      	str	r3, [r4, #0]
 8019fe6:	bf8c      	ite	hi
 8019fe8:	197f      	addhi	r7, r7, r5
 8019fea:	2700      	movls	r7, #0
 8019fec:	464b      	mov	r3, r9
 8019fee:	f04f 0800 	mov.w	r8, #0
 8019ff2:	9301      	str	r3, [sp, #4]
 8019ff4:	6831      	ldr	r1, [r6, #0]
 8019ff6:	ab03      	add	r3, sp, #12
 8019ff8:	2202      	movs	r2, #2
 8019ffa:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8019ffe:	7809      	ldrb	r1, [r1, #0]
 801a000:	f7ee f826 	bl	8008050 <memchr>
 801a004:	9b01      	ldr	r3, [sp, #4]
 801a006:	b330      	cbz	r0, 801a056 <_scanf_i+0xba>
 801a008:	f1b8 0f01 	cmp.w	r8, #1
 801a00c:	d15a      	bne.n	801a0c4 <_scanf_i+0x128>
 801a00e:	6862      	ldr	r2, [r4, #4]
 801a010:	b92a      	cbnz	r2, 801a01e <_scanf_i+0x82>
 801a012:	6822      	ldr	r2, [r4, #0]
 801a014:	2108      	movs	r1, #8
 801a016:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801a01a:	6061      	str	r1, [r4, #4]
 801a01c:	6022      	str	r2, [r4, #0]
 801a01e:	6822      	ldr	r2, [r4, #0]
 801a020:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801a024:	6022      	str	r2, [r4, #0]
 801a026:	68a2      	ldr	r2, [r4, #8]
 801a028:	1e51      	subs	r1, r2, #1
 801a02a:	60a1      	str	r1, [r4, #8]
 801a02c:	b19a      	cbz	r2, 801a056 <_scanf_i+0xba>
 801a02e:	6832      	ldr	r2, [r6, #0]
 801a030:	1c51      	adds	r1, r2, #1
 801a032:	6031      	str	r1, [r6, #0]
 801a034:	7812      	ldrb	r2, [r2, #0]
 801a036:	701a      	strb	r2, [r3, #0]
 801a038:	1c5d      	adds	r5, r3, #1
 801a03a:	6873      	ldr	r3, [r6, #4]
 801a03c:	3b01      	subs	r3, #1
 801a03e:	2b00      	cmp	r3, #0
 801a040:	6073      	str	r3, [r6, #4]
 801a042:	dc07      	bgt.n	801a054 <_scanf_i+0xb8>
 801a044:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801a048:	4631      	mov	r1, r6
 801a04a:	4658      	mov	r0, fp
 801a04c:	4798      	blx	r3
 801a04e:	2800      	cmp	r0, #0
 801a050:	f040 8086 	bne.w	801a160 <_scanf_i+0x1c4>
 801a054:	462b      	mov	r3, r5
 801a056:	f108 0801 	add.w	r8, r8, #1
 801a05a:	f1b8 0f03 	cmp.w	r8, #3
 801a05e:	d1c8      	bne.n	8019ff2 <_scanf_i+0x56>
 801a060:	6862      	ldr	r2, [r4, #4]
 801a062:	b90a      	cbnz	r2, 801a068 <_scanf_i+0xcc>
 801a064:	220a      	movs	r2, #10
 801a066:	6062      	str	r2, [r4, #4]
 801a068:	6862      	ldr	r2, [r4, #4]
 801a06a:	4945      	ldr	r1, [pc, #276]	; (801a180 <_scanf_i+0x1e4>)
 801a06c:	6960      	ldr	r0, [r4, #20]
 801a06e:	9301      	str	r3, [sp, #4]
 801a070:	1a89      	subs	r1, r1, r2
 801a072:	f000 f92d 	bl	801a2d0 <__sccl>
 801a076:	9b01      	ldr	r3, [sp, #4]
 801a078:	f04f 0800 	mov.w	r8, #0
 801a07c:	461d      	mov	r5, r3
 801a07e:	68a3      	ldr	r3, [r4, #8]
 801a080:	6822      	ldr	r2, [r4, #0]
 801a082:	2b00      	cmp	r3, #0
 801a084:	d03a      	beq.n	801a0fc <_scanf_i+0x160>
 801a086:	6831      	ldr	r1, [r6, #0]
 801a088:	6960      	ldr	r0, [r4, #20]
 801a08a:	f891 c000 	ldrb.w	ip, [r1]
 801a08e:	f810 000c 	ldrb.w	r0, [r0, ip]
 801a092:	2800      	cmp	r0, #0
 801a094:	d032      	beq.n	801a0fc <_scanf_i+0x160>
 801a096:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801a09a:	d121      	bne.n	801a0e0 <_scanf_i+0x144>
 801a09c:	0510      	lsls	r0, r2, #20
 801a09e:	d51f      	bpl.n	801a0e0 <_scanf_i+0x144>
 801a0a0:	f108 0801 	add.w	r8, r8, #1
 801a0a4:	b117      	cbz	r7, 801a0ac <_scanf_i+0x110>
 801a0a6:	3301      	adds	r3, #1
 801a0a8:	3f01      	subs	r7, #1
 801a0aa:	60a3      	str	r3, [r4, #8]
 801a0ac:	6873      	ldr	r3, [r6, #4]
 801a0ae:	3b01      	subs	r3, #1
 801a0b0:	2b00      	cmp	r3, #0
 801a0b2:	6073      	str	r3, [r6, #4]
 801a0b4:	dd1b      	ble.n	801a0ee <_scanf_i+0x152>
 801a0b6:	6833      	ldr	r3, [r6, #0]
 801a0b8:	3301      	adds	r3, #1
 801a0ba:	6033      	str	r3, [r6, #0]
 801a0bc:	68a3      	ldr	r3, [r4, #8]
 801a0be:	3b01      	subs	r3, #1
 801a0c0:	60a3      	str	r3, [r4, #8]
 801a0c2:	e7dc      	b.n	801a07e <_scanf_i+0xe2>
 801a0c4:	f1b8 0f02 	cmp.w	r8, #2
 801a0c8:	d1ad      	bne.n	801a026 <_scanf_i+0x8a>
 801a0ca:	6822      	ldr	r2, [r4, #0]
 801a0cc:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801a0d0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801a0d4:	d1bf      	bne.n	801a056 <_scanf_i+0xba>
 801a0d6:	2110      	movs	r1, #16
 801a0d8:	6061      	str	r1, [r4, #4]
 801a0da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801a0de:	e7a1      	b.n	801a024 <_scanf_i+0x88>
 801a0e0:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801a0e4:	6022      	str	r2, [r4, #0]
 801a0e6:	780b      	ldrb	r3, [r1, #0]
 801a0e8:	702b      	strb	r3, [r5, #0]
 801a0ea:	3501      	adds	r5, #1
 801a0ec:	e7de      	b.n	801a0ac <_scanf_i+0x110>
 801a0ee:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801a0f2:	4631      	mov	r1, r6
 801a0f4:	4658      	mov	r0, fp
 801a0f6:	4798      	blx	r3
 801a0f8:	2800      	cmp	r0, #0
 801a0fa:	d0df      	beq.n	801a0bc <_scanf_i+0x120>
 801a0fc:	6823      	ldr	r3, [r4, #0]
 801a0fe:	05d9      	lsls	r1, r3, #23
 801a100:	d50c      	bpl.n	801a11c <_scanf_i+0x180>
 801a102:	454d      	cmp	r5, r9
 801a104:	d908      	bls.n	801a118 <_scanf_i+0x17c>
 801a106:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801a10a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801a10e:	4632      	mov	r2, r6
 801a110:	4658      	mov	r0, fp
 801a112:	4798      	blx	r3
 801a114:	1e6f      	subs	r7, r5, #1
 801a116:	463d      	mov	r5, r7
 801a118:	454d      	cmp	r5, r9
 801a11a:	d029      	beq.n	801a170 <_scanf_i+0x1d4>
 801a11c:	6822      	ldr	r2, [r4, #0]
 801a11e:	f012 0210 	ands.w	r2, r2, #16
 801a122:	d113      	bne.n	801a14c <_scanf_i+0x1b0>
 801a124:	702a      	strb	r2, [r5, #0]
 801a126:	6863      	ldr	r3, [r4, #4]
 801a128:	9e00      	ldr	r6, [sp, #0]
 801a12a:	4649      	mov	r1, r9
 801a12c:	4658      	mov	r0, fp
 801a12e:	47b0      	blx	r6
 801a130:	f8da 3000 	ldr.w	r3, [sl]
 801a134:	6821      	ldr	r1, [r4, #0]
 801a136:	1d1a      	adds	r2, r3, #4
 801a138:	f8ca 2000 	str.w	r2, [sl]
 801a13c:	f011 0f20 	tst.w	r1, #32
 801a140:	681b      	ldr	r3, [r3, #0]
 801a142:	d010      	beq.n	801a166 <_scanf_i+0x1ca>
 801a144:	6018      	str	r0, [r3, #0]
 801a146:	68e3      	ldr	r3, [r4, #12]
 801a148:	3301      	adds	r3, #1
 801a14a:	60e3      	str	r3, [r4, #12]
 801a14c:	eba5 0509 	sub.w	r5, r5, r9
 801a150:	44a8      	add	r8, r5
 801a152:	6925      	ldr	r5, [r4, #16]
 801a154:	4445      	add	r5, r8
 801a156:	6125      	str	r5, [r4, #16]
 801a158:	2000      	movs	r0, #0
 801a15a:	b007      	add	sp, #28
 801a15c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a160:	f04f 0800 	mov.w	r8, #0
 801a164:	e7ca      	b.n	801a0fc <_scanf_i+0x160>
 801a166:	07ca      	lsls	r2, r1, #31
 801a168:	bf4c      	ite	mi
 801a16a:	8018      	strhmi	r0, [r3, #0]
 801a16c:	6018      	strpl	r0, [r3, #0]
 801a16e:	e7ea      	b.n	801a146 <_scanf_i+0x1aa>
 801a170:	2001      	movs	r0, #1
 801a172:	e7f2      	b.n	801a15a <_scanf_i+0x1be>
 801a174:	0801aa5c 	.word	0x0801aa5c
 801a178:	08017449 	.word	0x08017449
 801a17c:	0801a4d5 	.word	0x0801a4d5
 801a180:	0801acbd 	.word	0x0801acbd

0801a184 <lflush>:
 801a184:	8983      	ldrh	r3, [r0, #12]
 801a186:	f003 0309 	and.w	r3, r3, #9
 801a18a:	2b09      	cmp	r3, #9
 801a18c:	d101      	bne.n	801a192 <lflush+0xe>
 801a18e:	f7fe b923 	b.w	80183d8 <fflush>
 801a192:	2000      	movs	r0, #0
 801a194:	4770      	bx	lr
	...

0801a198 <__srefill_r>:
 801a198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a19a:	460c      	mov	r4, r1
 801a19c:	4605      	mov	r5, r0
 801a19e:	b118      	cbz	r0, 801a1a8 <__srefill_r+0x10>
 801a1a0:	6983      	ldr	r3, [r0, #24]
 801a1a2:	b90b      	cbnz	r3, 801a1a8 <__srefill_r+0x10>
 801a1a4:	f7fe f96a 	bl	801847c <__sinit>
 801a1a8:	4b3c      	ldr	r3, [pc, #240]	; (801a29c <__srefill_r+0x104>)
 801a1aa:	429c      	cmp	r4, r3
 801a1ac:	d10a      	bne.n	801a1c4 <__srefill_r+0x2c>
 801a1ae:	686c      	ldr	r4, [r5, #4]
 801a1b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a1b4:	2300      	movs	r3, #0
 801a1b6:	6063      	str	r3, [r4, #4]
 801a1b8:	b293      	uxth	r3, r2
 801a1ba:	069e      	lsls	r6, r3, #26
 801a1bc:	d50c      	bpl.n	801a1d8 <__srefill_r+0x40>
 801a1be:	f04f 30ff 	mov.w	r0, #4294967295
 801a1c2:	e067      	b.n	801a294 <__srefill_r+0xfc>
 801a1c4:	4b36      	ldr	r3, [pc, #216]	; (801a2a0 <__srefill_r+0x108>)
 801a1c6:	429c      	cmp	r4, r3
 801a1c8:	d101      	bne.n	801a1ce <__srefill_r+0x36>
 801a1ca:	68ac      	ldr	r4, [r5, #8]
 801a1cc:	e7f0      	b.n	801a1b0 <__srefill_r+0x18>
 801a1ce:	4b35      	ldr	r3, [pc, #212]	; (801a2a4 <__srefill_r+0x10c>)
 801a1d0:	429c      	cmp	r4, r3
 801a1d2:	bf08      	it	eq
 801a1d4:	68ec      	ldreq	r4, [r5, #12]
 801a1d6:	e7eb      	b.n	801a1b0 <__srefill_r+0x18>
 801a1d8:	0758      	lsls	r0, r3, #29
 801a1da:	d449      	bmi.n	801a270 <__srefill_r+0xd8>
 801a1dc:	06d9      	lsls	r1, r3, #27
 801a1de:	d405      	bmi.n	801a1ec <__srefill_r+0x54>
 801a1e0:	2309      	movs	r3, #9
 801a1e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801a1e6:	602b      	str	r3, [r5, #0]
 801a1e8:	81a2      	strh	r2, [r4, #12]
 801a1ea:	e7e8      	b.n	801a1be <__srefill_r+0x26>
 801a1ec:	071a      	lsls	r2, r3, #28
 801a1ee:	d50b      	bpl.n	801a208 <__srefill_r+0x70>
 801a1f0:	4621      	mov	r1, r4
 801a1f2:	4628      	mov	r0, r5
 801a1f4:	f7fe f8c6 	bl	8018384 <_fflush_r>
 801a1f8:	2800      	cmp	r0, #0
 801a1fa:	d1e0      	bne.n	801a1be <__srefill_r+0x26>
 801a1fc:	89a3      	ldrh	r3, [r4, #12]
 801a1fe:	60a0      	str	r0, [r4, #8]
 801a200:	f023 0308 	bic.w	r3, r3, #8
 801a204:	81a3      	strh	r3, [r4, #12]
 801a206:	61a0      	str	r0, [r4, #24]
 801a208:	89a3      	ldrh	r3, [r4, #12]
 801a20a:	f043 0304 	orr.w	r3, r3, #4
 801a20e:	81a3      	strh	r3, [r4, #12]
 801a210:	6923      	ldr	r3, [r4, #16]
 801a212:	b91b      	cbnz	r3, 801a21c <__srefill_r+0x84>
 801a214:	4621      	mov	r1, r4
 801a216:	4628      	mov	r0, r5
 801a218:	f7fe fd42 	bl	8018ca0 <__smakebuf_r>
 801a21c:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 801a220:	b2be      	uxth	r6, r7
 801a222:	07b3      	lsls	r3, r6, #30
 801a224:	d00f      	beq.n	801a246 <__srefill_r+0xae>
 801a226:	2301      	movs	r3, #1
 801a228:	81a3      	strh	r3, [r4, #12]
 801a22a:	4b1f      	ldr	r3, [pc, #124]	; (801a2a8 <__srefill_r+0x110>)
 801a22c:	491f      	ldr	r1, [pc, #124]	; (801a2ac <__srefill_r+0x114>)
 801a22e:	6818      	ldr	r0, [r3, #0]
 801a230:	f006 0609 	and.w	r6, r6, #9
 801a234:	f7fe f98e 	bl	8018554 <_fwalk>
 801a238:	2e09      	cmp	r6, #9
 801a23a:	81a7      	strh	r7, [r4, #12]
 801a23c:	d103      	bne.n	801a246 <__srefill_r+0xae>
 801a23e:	4621      	mov	r1, r4
 801a240:	4628      	mov	r0, r5
 801a242:	f7fe f819 	bl	8018278 <__sflush_r>
 801a246:	6922      	ldr	r2, [r4, #16]
 801a248:	6022      	str	r2, [r4, #0]
 801a24a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801a24c:	6963      	ldr	r3, [r4, #20]
 801a24e:	6a21      	ldr	r1, [r4, #32]
 801a250:	4628      	mov	r0, r5
 801a252:	47b0      	blx	r6
 801a254:	2800      	cmp	r0, #0
 801a256:	6060      	str	r0, [r4, #4]
 801a258:	dc1d      	bgt.n	801a296 <__srefill_r+0xfe>
 801a25a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a25e:	bf17      	itett	ne
 801a260:	2200      	movne	r2, #0
 801a262:	f043 0320 	orreq.w	r3, r3, #32
 801a266:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 801a26a:	6062      	strne	r2, [r4, #4]
 801a26c:	81a3      	strh	r3, [r4, #12]
 801a26e:	e7a6      	b.n	801a1be <__srefill_r+0x26>
 801a270:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a272:	2900      	cmp	r1, #0
 801a274:	d0cc      	beq.n	801a210 <__srefill_r+0x78>
 801a276:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a27a:	4299      	cmp	r1, r3
 801a27c:	d002      	beq.n	801a284 <__srefill_r+0xec>
 801a27e:	4628      	mov	r0, r5
 801a280:	f7ff f976 	bl	8019570 <_free_r>
 801a284:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a286:	6063      	str	r3, [r4, #4]
 801a288:	2000      	movs	r0, #0
 801a28a:	6360      	str	r0, [r4, #52]	; 0x34
 801a28c:	2b00      	cmp	r3, #0
 801a28e:	d0bf      	beq.n	801a210 <__srefill_r+0x78>
 801a290:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801a292:	6023      	str	r3, [r4, #0]
 801a294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a296:	2000      	movs	r0, #0
 801a298:	e7fc      	b.n	801a294 <__srefill_r+0xfc>
 801a29a:	bf00      	nop
 801a29c:	0801ab50 	.word	0x0801ab50
 801a2a0:	0801ab70 	.word	0x0801ab70
 801a2a4:	0801ab30 	.word	0x0801ab30
 801a2a8:	0801aa90 	.word	0x0801aa90
 801a2ac:	0801a185 	.word	0x0801a185

0801a2b0 <_sbrk_r>:
 801a2b0:	b538      	push	{r3, r4, r5, lr}
 801a2b2:	4c06      	ldr	r4, [pc, #24]	; (801a2cc <_sbrk_r+0x1c>)
 801a2b4:	2300      	movs	r3, #0
 801a2b6:	4605      	mov	r5, r0
 801a2b8:	4608      	mov	r0, r1
 801a2ba:	6023      	str	r3, [r4, #0]
 801a2bc:	f7f4 fe2e 	bl	800ef1c <_sbrk>
 801a2c0:	1c43      	adds	r3, r0, #1
 801a2c2:	d102      	bne.n	801a2ca <_sbrk_r+0x1a>
 801a2c4:	6823      	ldr	r3, [r4, #0]
 801a2c6:	b103      	cbz	r3, 801a2ca <_sbrk_r+0x1a>
 801a2c8:	602b      	str	r3, [r5, #0]
 801a2ca:	bd38      	pop	{r3, r4, r5, pc}
 801a2cc:	20000eb4 	.word	0x20000eb4

0801a2d0 <__sccl>:
 801a2d0:	b570      	push	{r4, r5, r6, lr}
 801a2d2:	780b      	ldrb	r3, [r1, #0]
 801a2d4:	2b5e      	cmp	r3, #94	; 0x5e
 801a2d6:	bf13      	iteet	ne
 801a2d8:	1c4a      	addne	r2, r1, #1
 801a2da:	1c8a      	addeq	r2, r1, #2
 801a2dc:	784b      	ldrbeq	r3, [r1, #1]
 801a2de:	2100      	movne	r1, #0
 801a2e0:	bf08      	it	eq
 801a2e2:	2101      	moveq	r1, #1
 801a2e4:	1e44      	subs	r4, r0, #1
 801a2e6:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801a2ea:	f804 1f01 	strb.w	r1, [r4, #1]!
 801a2ee:	42ac      	cmp	r4, r5
 801a2f0:	d1fb      	bne.n	801a2ea <__sccl+0x1a>
 801a2f2:	b913      	cbnz	r3, 801a2fa <__sccl+0x2a>
 801a2f4:	3a01      	subs	r2, #1
 801a2f6:	4610      	mov	r0, r2
 801a2f8:	bd70      	pop	{r4, r5, r6, pc}
 801a2fa:	f081 0401 	eor.w	r4, r1, #1
 801a2fe:	54c4      	strb	r4, [r0, r3]
 801a300:	1c51      	adds	r1, r2, #1
 801a302:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 801a306:	2d2d      	cmp	r5, #45	; 0x2d
 801a308:	f101 36ff 	add.w	r6, r1, #4294967295
 801a30c:	460a      	mov	r2, r1
 801a30e:	d006      	beq.n	801a31e <__sccl+0x4e>
 801a310:	2d5d      	cmp	r5, #93	; 0x5d
 801a312:	d0f0      	beq.n	801a2f6 <__sccl+0x26>
 801a314:	b90d      	cbnz	r5, 801a31a <__sccl+0x4a>
 801a316:	4632      	mov	r2, r6
 801a318:	e7ed      	b.n	801a2f6 <__sccl+0x26>
 801a31a:	462b      	mov	r3, r5
 801a31c:	e7ef      	b.n	801a2fe <__sccl+0x2e>
 801a31e:	780e      	ldrb	r6, [r1, #0]
 801a320:	2e5d      	cmp	r6, #93	; 0x5d
 801a322:	d0fa      	beq.n	801a31a <__sccl+0x4a>
 801a324:	42b3      	cmp	r3, r6
 801a326:	dcf8      	bgt.n	801a31a <__sccl+0x4a>
 801a328:	3301      	adds	r3, #1
 801a32a:	429e      	cmp	r6, r3
 801a32c:	54c4      	strb	r4, [r0, r3]
 801a32e:	dcfb      	bgt.n	801a328 <__sccl+0x58>
 801a330:	3102      	adds	r1, #2
 801a332:	e7e6      	b.n	801a302 <__sccl+0x32>

0801a334 <__sread>:
 801a334:	b510      	push	{r4, lr}
 801a336:	460c      	mov	r4, r1
 801a338:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a33c:	f000 fa2e 	bl	801a79c <_read_r>
 801a340:	2800      	cmp	r0, #0
 801a342:	bfab      	itete	ge
 801a344:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801a346:	89a3      	ldrhlt	r3, [r4, #12]
 801a348:	181b      	addge	r3, r3, r0
 801a34a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801a34e:	bfac      	ite	ge
 801a350:	6563      	strge	r3, [r4, #84]	; 0x54
 801a352:	81a3      	strhlt	r3, [r4, #12]
 801a354:	bd10      	pop	{r4, pc}

0801a356 <__swrite>:
 801a356:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a35a:	461f      	mov	r7, r3
 801a35c:	898b      	ldrh	r3, [r1, #12]
 801a35e:	05db      	lsls	r3, r3, #23
 801a360:	4605      	mov	r5, r0
 801a362:	460c      	mov	r4, r1
 801a364:	4616      	mov	r6, r2
 801a366:	d505      	bpl.n	801a374 <__swrite+0x1e>
 801a368:	2302      	movs	r3, #2
 801a36a:	2200      	movs	r2, #0
 801a36c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a370:	f000 f9c0 	bl	801a6f4 <_lseek_r>
 801a374:	89a3      	ldrh	r3, [r4, #12]
 801a376:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a37a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801a37e:	81a3      	strh	r3, [r4, #12]
 801a380:	4632      	mov	r2, r6
 801a382:	463b      	mov	r3, r7
 801a384:	4628      	mov	r0, r5
 801a386:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a38a:	f000 b96f 	b.w	801a66c <_write_r>

0801a38e <__sseek>:
 801a38e:	b510      	push	{r4, lr}
 801a390:	460c      	mov	r4, r1
 801a392:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a396:	f000 f9ad 	bl	801a6f4 <_lseek_r>
 801a39a:	1c43      	adds	r3, r0, #1
 801a39c:	89a3      	ldrh	r3, [r4, #12]
 801a39e:	bf15      	itete	ne
 801a3a0:	6560      	strne	r0, [r4, #84]	; 0x54
 801a3a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801a3a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801a3aa:	81a3      	strheq	r3, [r4, #12]
 801a3ac:	bf18      	it	ne
 801a3ae:	81a3      	strhne	r3, [r4, #12]
 801a3b0:	bd10      	pop	{r4, pc}

0801a3b2 <__sclose>:
 801a3b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a3b6:	f000 b96b 	b.w	801a690 <_close_r>

0801a3ba <strncmp>:
 801a3ba:	b510      	push	{r4, lr}
 801a3bc:	b16a      	cbz	r2, 801a3da <strncmp+0x20>
 801a3be:	3901      	subs	r1, #1
 801a3c0:	1884      	adds	r4, r0, r2
 801a3c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 801a3c6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801a3ca:	4293      	cmp	r3, r2
 801a3cc:	d103      	bne.n	801a3d6 <strncmp+0x1c>
 801a3ce:	42a0      	cmp	r0, r4
 801a3d0:	d001      	beq.n	801a3d6 <strncmp+0x1c>
 801a3d2:	2b00      	cmp	r3, #0
 801a3d4:	d1f5      	bne.n	801a3c2 <strncmp+0x8>
 801a3d6:	1a98      	subs	r0, r3, r2
 801a3d8:	bd10      	pop	{r4, pc}
 801a3da:	4610      	mov	r0, r2
 801a3dc:	e7fc      	b.n	801a3d8 <strncmp+0x1e>

0801a3de <_strtoul_l.isra.0>:
 801a3de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a3e2:	4680      	mov	r8, r0
 801a3e4:	4689      	mov	r9, r1
 801a3e6:	4692      	mov	sl, r2
 801a3e8:	461e      	mov	r6, r3
 801a3ea:	460f      	mov	r7, r1
 801a3ec:	463d      	mov	r5, r7
 801a3ee:	9808      	ldr	r0, [sp, #32]
 801a3f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 801a3f4:	f7fe fc0e 	bl	8018c14 <__locale_ctype_ptr_l>
 801a3f8:	4420      	add	r0, r4
 801a3fa:	7843      	ldrb	r3, [r0, #1]
 801a3fc:	f013 0308 	ands.w	r3, r3, #8
 801a400:	d130      	bne.n	801a464 <_strtoul_l.isra.0+0x86>
 801a402:	2c2d      	cmp	r4, #45	; 0x2d
 801a404:	d130      	bne.n	801a468 <_strtoul_l.isra.0+0x8a>
 801a406:	787c      	ldrb	r4, [r7, #1]
 801a408:	1cbd      	adds	r5, r7, #2
 801a40a:	2101      	movs	r1, #1
 801a40c:	2e00      	cmp	r6, #0
 801a40e:	d05c      	beq.n	801a4ca <_strtoul_l.isra.0+0xec>
 801a410:	2e10      	cmp	r6, #16
 801a412:	d109      	bne.n	801a428 <_strtoul_l.isra.0+0x4a>
 801a414:	2c30      	cmp	r4, #48	; 0x30
 801a416:	d107      	bne.n	801a428 <_strtoul_l.isra.0+0x4a>
 801a418:	782b      	ldrb	r3, [r5, #0]
 801a41a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801a41e:	2b58      	cmp	r3, #88	; 0x58
 801a420:	d14e      	bne.n	801a4c0 <_strtoul_l.isra.0+0xe2>
 801a422:	786c      	ldrb	r4, [r5, #1]
 801a424:	2610      	movs	r6, #16
 801a426:	3502      	adds	r5, #2
 801a428:	f04f 32ff 	mov.w	r2, #4294967295
 801a42c:	2300      	movs	r3, #0
 801a42e:	fbb2 f2f6 	udiv	r2, r2, r6
 801a432:	fb06 fc02 	mul.w	ip, r6, r2
 801a436:	ea6f 0c0c 	mvn.w	ip, ip
 801a43a:	4618      	mov	r0, r3
 801a43c:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801a440:	2f09      	cmp	r7, #9
 801a442:	d817      	bhi.n	801a474 <_strtoul_l.isra.0+0x96>
 801a444:	463c      	mov	r4, r7
 801a446:	42a6      	cmp	r6, r4
 801a448:	dd23      	ble.n	801a492 <_strtoul_l.isra.0+0xb4>
 801a44a:	2b00      	cmp	r3, #0
 801a44c:	db1e      	blt.n	801a48c <_strtoul_l.isra.0+0xae>
 801a44e:	4282      	cmp	r2, r0
 801a450:	d31c      	bcc.n	801a48c <_strtoul_l.isra.0+0xae>
 801a452:	d101      	bne.n	801a458 <_strtoul_l.isra.0+0x7a>
 801a454:	45a4      	cmp	ip, r4
 801a456:	db19      	blt.n	801a48c <_strtoul_l.isra.0+0xae>
 801a458:	fb00 4006 	mla	r0, r0, r6, r4
 801a45c:	2301      	movs	r3, #1
 801a45e:	f815 4b01 	ldrb.w	r4, [r5], #1
 801a462:	e7eb      	b.n	801a43c <_strtoul_l.isra.0+0x5e>
 801a464:	462f      	mov	r7, r5
 801a466:	e7c1      	b.n	801a3ec <_strtoul_l.isra.0+0xe>
 801a468:	2c2b      	cmp	r4, #43	; 0x2b
 801a46a:	bf04      	itt	eq
 801a46c:	1cbd      	addeq	r5, r7, #2
 801a46e:	787c      	ldrbeq	r4, [r7, #1]
 801a470:	4619      	mov	r1, r3
 801a472:	e7cb      	b.n	801a40c <_strtoul_l.isra.0+0x2e>
 801a474:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801a478:	2f19      	cmp	r7, #25
 801a47a:	d801      	bhi.n	801a480 <_strtoul_l.isra.0+0xa2>
 801a47c:	3c37      	subs	r4, #55	; 0x37
 801a47e:	e7e2      	b.n	801a446 <_strtoul_l.isra.0+0x68>
 801a480:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801a484:	2f19      	cmp	r7, #25
 801a486:	d804      	bhi.n	801a492 <_strtoul_l.isra.0+0xb4>
 801a488:	3c57      	subs	r4, #87	; 0x57
 801a48a:	e7dc      	b.n	801a446 <_strtoul_l.isra.0+0x68>
 801a48c:	f04f 33ff 	mov.w	r3, #4294967295
 801a490:	e7e5      	b.n	801a45e <_strtoul_l.isra.0+0x80>
 801a492:	2b00      	cmp	r3, #0
 801a494:	da09      	bge.n	801a4aa <_strtoul_l.isra.0+0xcc>
 801a496:	2322      	movs	r3, #34	; 0x22
 801a498:	f8c8 3000 	str.w	r3, [r8]
 801a49c:	f04f 30ff 	mov.w	r0, #4294967295
 801a4a0:	f1ba 0f00 	cmp.w	sl, #0
 801a4a4:	d107      	bne.n	801a4b6 <_strtoul_l.isra.0+0xd8>
 801a4a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a4aa:	b101      	cbz	r1, 801a4ae <_strtoul_l.isra.0+0xd0>
 801a4ac:	4240      	negs	r0, r0
 801a4ae:	f1ba 0f00 	cmp.w	sl, #0
 801a4b2:	d0f8      	beq.n	801a4a6 <_strtoul_l.isra.0+0xc8>
 801a4b4:	b10b      	cbz	r3, 801a4ba <_strtoul_l.isra.0+0xdc>
 801a4b6:	f105 39ff 	add.w	r9, r5, #4294967295
 801a4ba:	f8ca 9000 	str.w	r9, [sl]
 801a4be:	e7f2      	b.n	801a4a6 <_strtoul_l.isra.0+0xc8>
 801a4c0:	2430      	movs	r4, #48	; 0x30
 801a4c2:	2e00      	cmp	r6, #0
 801a4c4:	d1b0      	bne.n	801a428 <_strtoul_l.isra.0+0x4a>
 801a4c6:	2608      	movs	r6, #8
 801a4c8:	e7ae      	b.n	801a428 <_strtoul_l.isra.0+0x4a>
 801a4ca:	2c30      	cmp	r4, #48	; 0x30
 801a4cc:	d0a4      	beq.n	801a418 <_strtoul_l.isra.0+0x3a>
 801a4ce:	260a      	movs	r6, #10
 801a4d0:	e7aa      	b.n	801a428 <_strtoul_l.isra.0+0x4a>
	...

0801a4d4 <_strtoul_r>:
 801a4d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801a4d6:	4c06      	ldr	r4, [pc, #24]	; (801a4f0 <_strtoul_r+0x1c>)
 801a4d8:	4d06      	ldr	r5, [pc, #24]	; (801a4f4 <_strtoul_r+0x20>)
 801a4da:	6824      	ldr	r4, [r4, #0]
 801a4dc:	6a24      	ldr	r4, [r4, #32]
 801a4de:	2c00      	cmp	r4, #0
 801a4e0:	bf08      	it	eq
 801a4e2:	462c      	moveq	r4, r5
 801a4e4:	9400      	str	r4, [sp, #0]
 801a4e6:	f7ff ff7a 	bl	801a3de <_strtoul_l.isra.0>
 801a4ea:	b003      	add	sp, #12
 801a4ec:	bd30      	pop	{r4, r5, pc}
 801a4ee:	bf00      	nop
 801a4f0:	2000002c 	.word	0x2000002c
 801a4f4:	20000090 	.word	0x20000090

0801a4f8 <__submore>:
 801a4f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a4fc:	460c      	mov	r4, r1
 801a4fe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801a500:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a504:	4299      	cmp	r1, r3
 801a506:	d11d      	bne.n	801a544 <__submore+0x4c>
 801a508:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801a50c:	f7ff f87e 	bl	801960c <_malloc_r>
 801a510:	b918      	cbnz	r0, 801a51a <__submore+0x22>
 801a512:	f04f 30ff 	mov.w	r0, #4294967295
 801a516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a51a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a51e:	63a3      	str	r3, [r4, #56]	; 0x38
 801a520:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801a524:	6360      	str	r0, [r4, #52]	; 0x34
 801a526:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801a52a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801a52e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801a532:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801a536:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801a53a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801a53e:	6020      	str	r0, [r4, #0]
 801a540:	2000      	movs	r0, #0
 801a542:	e7e8      	b.n	801a516 <__submore+0x1e>
 801a544:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801a546:	0077      	lsls	r7, r6, #1
 801a548:	463a      	mov	r2, r7
 801a54a:	f000 f900 	bl	801a74e <_realloc_r>
 801a54e:	4605      	mov	r5, r0
 801a550:	2800      	cmp	r0, #0
 801a552:	d0de      	beq.n	801a512 <__submore+0x1a>
 801a554:	eb00 0806 	add.w	r8, r0, r6
 801a558:	4601      	mov	r1, r0
 801a55a:	4632      	mov	r2, r6
 801a55c:	4640      	mov	r0, r8
 801a55e:	f7fb f913 	bl	8015788 <memcpy>
 801a562:	f8c4 8000 	str.w	r8, [r4]
 801a566:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801a56a:	e7e9      	b.n	801a540 <__submore+0x48>

0801a56c <_ungetc_r>:
 801a56c:	1c4b      	adds	r3, r1, #1
 801a56e:	b570      	push	{r4, r5, r6, lr}
 801a570:	4606      	mov	r6, r0
 801a572:	460d      	mov	r5, r1
 801a574:	4614      	mov	r4, r2
 801a576:	d103      	bne.n	801a580 <_ungetc_r+0x14>
 801a578:	f04f 35ff 	mov.w	r5, #4294967295
 801a57c:	4628      	mov	r0, r5
 801a57e:	bd70      	pop	{r4, r5, r6, pc}
 801a580:	b118      	cbz	r0, 801a58a <_ungetc_r+0x1e>
 801a582:	6983      	ldr	r3, [r0, #24]
 801a584:	b90b      	cbnz	r3, 801a58a <_ungetc_r+0x1e>
 801a586:	f7fd ff79 	bl	801847c <__sinit>
 801a58a:	4b2e      	ldr	r3, [pc, #184]	; (801a644 <_ungetc_r+0xd8>)
 801a58c:	429c      	cmp	r4, r3
 801a58e:	d12c      	bne.n	801a5ea <_ungetc_r+0x7e>
 801a590:	6874      	ldr	r4, [r6, #4]
 801a592:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a596:	f023 0320 	bic.w	r3, r3, #32
 801a59a:	81a3      	strh	r3, [r4, #12]
 801a59c:	b29b      	uxth	r3, r3
 801a59e:	0759      	lsls	r1, r3, #29
 801a5a0:	d413      	bmi.n	801a5ca <_ungetc_r+0x5e>
 801a5a2:	06da      	lsls	r2, r3, #27
 801a5a4:	d5e8      	bpl.n	801a578 <_ungetc_r+0xc>
 801a5a6:	071b      	lsls	r3, r3, #28
 801a5a8:	d50b      	bpl.n	801a5c2 <_ungetc_r+0x56>
 801a5aa:	4621      	mov	r1, r4
 801a5ac:	4630      	mov	r0, r6
 801a5ae:	f7fd fee9 	bl	8018384 <_fflush_r>
 801a5b2:	2800      	cmp	r0, #0
 801a5b4:	d1e0      	bne.n	801a578 <_ungetc_r+0xc>
 801a5b6:	89a3      	ldrh	r3, [r4, #12]
 801a5b8:	60a0      	str	r0, [r4, #8]
 801a5ba:	f023 0308 	bic.w	r3, r3, #8
 801a5be:	81a3      	strh	r3, [r4, #12]
 801a5c0:	61a0      	str	r0, [r4, #24]
 801a5c2:	89a3      	ldrh	r3, [r4, #12]
 801a5c4:	f043 0304 	orr.w	r3, r3, #4
 801a5c8:	81a3      	strh	r3, [r4, #12]
 801a5ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a5cc:	6862      	ldr	r2, [r4, #4]
 801a5ce:	b2ed      	uxtb	r5, r5
 801a5d0:	b1e3      	cbz	r3, 801a60c <_ungetc_r+0xa0>
 801a5d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801a5d4:	4293      	cmp	r3, r2
 801a5d6:	dd12      	ble.n	801a5fe <_ungetc_r+0x92>
 801a5d8:	6823      	ldr	r3, [r4, #0]
 801a5da:	1e5a      	subs	r2, r3, #1
 801a5dc:	6022      	str	r2, [r4, #0]
 801a5de:	f803 5c01 	strb.w	r5, [r3, #-1]
 801a5e2:	6863      	ldr	r3, [r4, #4]
 801a5e4:	3301      	adds	r3, #1
 801a5e6:	6063      	str	r3, [r4, #4]
 801a5e8:	e7c8      	b.n	801a57c <_ungetc_r+0x10>
 801a5ea:	4b17      	ldr	r3, [pc, #92]	; (801a648 <_ungetc_r+0xdc>)
 801a5ec:	429c      	cmp	r4, r3
 801a5ee:	d101      	bne.n	801a5f4 <_ungetc_r+0x88>
 801a5f0:	68b4      	ldr	r4, [r6, #8]
 801a5f2:	e7ce      	b.n	801a592 <_ungetc_r+0x26>
 801a5f4:	4b15      	ldr	r3, [pc, #84]	; (801a64c <_ungetc_r+0xe0>)
 801a5f6:	429c      	cmp	r4, r3
 801a5f8:	bf08      	it	eq
 801a5fa:	68f4      	ldreq	r4, [r6, #12]
 801a5fc:	e7c9      	b.n	801a592 <_ungetc_r+0x26>
 801a5fe:	4621      	mov	r1, r4
 801a600:	4630      	mov	r0, r6
 801a602:	f7ff ff79 	bl	801a4f8 <__submore>
 801a606:	2800      	cmp	r0, #0
 801a608:	d0e6      	beq.n	801a5d8 <_ungetc_r+0x6c>
 801a60a:	e7b5      	b.n	801a578 <_ungetc_r+0xc>
 801a60c:	6921      	ldr	r1, [r4, #16]
 801a60e:	6823      	ldr	r3, [r4, #0]
 801a610:	b151      	cbz	r1, 801a628 <_ungetc_r+0xbc>
 801a612:	4299      	cmp	r1, r3
 801a614:	d208      	bcs.n	801a628 <_ungetc_r+0xbc>
 801a616:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801a61a:	42a9      	cmp	r1, r5
 801a61c:	d104      	bne.n	801a628 <_ungetc_r+0xbc>
 801a61e:	3b01      	subs	r3, #1
 801a620:	3201      	adds	r2, #1
 801a622:	6023      	str	r3, [r4, #0]
 801a624:	6062      	str	r2, [r4, #4]
 801a626:	e7a9      	b.n	801a57c <_ungetc_r+0x10>
 801a628:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801a62c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a630:	6363      	str	r3, [r4, #52]	; 0x34
 801a632:	2303      	movs	r3, #3
 801a634:	63a3      	str	r3, [r4, #56]	; 0x38
 801a636:	4623      	mov	r3, r4
 801a638:	f803 5f46 	strb.w	r5, [r3, #70]!
 801a63c:	6023      	str	r3, [r4, #0]
 801a63e:	2301      	movs	r3, #1
 801a640:	e7d1      	b.n	801a5e6 <_ungetc_r+0x7a>
 801a642:	bf00      	nop
 801a644:	0801ab50 	.word	0x0801ab50
 801a648:	0801ab70 	.word	0x0801ab70
 801a64c:	0801ab30 	.word	0x0801ab30

0801a650 <__ascii_wctomb>:
 801a650:	b149      	cbz	r1, 801a666 <__ascii_wctomb+0x16>
 801a652:	2aff      	cmp	r2, #255	; 0xff
 801a654:	bf85      	ittet	hi
 801a656:	238a      	movhi	r3, #138	; 0x8a
 801a658:	6003      	strhi	r3, [r0, #0]
 801a65a:	700a      	strbls	r2, [r1, #0]
 801a65c:	f04f 30ff 	movhi.w	r0, #4294967295
 801a660:	bf98      	it	ls
 801a662:	2001      	movls	r0, #1
 801a664:	4770      	bx	lr
 801a666:	4608      	mov	r0, r1
 801a668:	4770      	bx	lr
	...

0801a66c <_write_r>:
 801a66c:	b538      	push	{r3, r4, r5, lr}
 801a66e:	4c07      	ldr	r4, [pc, #28]	; (801a68c <_write_r+0x20>)
 801a670:	4605      	mov	r5, r0
 801a672:	4608      	mov	r0, r1
 801a674:	4611      	mov	r1, r2
 801a676:	2200      	movs	r2, #0
 801a678:	6022      	str	r2, [r4, #0]
 801a67a:	461a      	mov	r2, r3
 801a67c:	f7f4 fbfd 	bl	800ee7a <_write>
 801a680:	1c43      	adds	r3, r0, #1
 801a682:	d102      	bne.n	801a68a <_write_r+0x1e>
 801a684:	6823      	ldr	r3, [r4, #0]
 801a686:	b103      	cbz	r3, 801a68a <_write_r+0x1e>
 801a688:	602b      	str	r3, [r5, #0]
 801a68a:	bd38      	pop	{r3, r4, r5, pc}
 801a68c:	20000eb4 	.word	0x20000eb4

0801a690 <_close_r>:
 801a690:	b538      	push	{r3, r4, r5, lr}
 801a692:	4c06      	ldr	r4, [pc, #24]	; (801a6ac <_close_r+0x1c>)
 801a694:	2300      	movs	r3, #0
 801a696:	4605      	mov	r5, r0
 801a698:	4608      	mov	r0, r1
 801a69a:	6023      	str	r3, [r4, #0]
 801a69c:	f7f4 fc09 	bl	800eeb2 <_close>
 801a6a0:	1c43      	adds	r3, r0, #1
 801a6a2:	d102      	bne.n	801a6aa <_close_r+0x1a>
 801a6a4:	6823      	ldr	r3, [r4, #0]
 801a6a6:	b103      	cbz	r3, 801a6aa <_close_r+0x1a>
 801a6a8:	602b      	str	r3, [r5, #0]
 801a6aa:	bd38      	pop	{r3, r4, r5, pc}
 801a6ac:	20000eb4 	.word	0x20000eb4

0801a6b0 <_fstat_r>:
 801a6b0:	b538      	push	{r3, r4, r5, lr}
 801a6b2:	4c07      	ldr	r4, [pc, #28]	; (801a6d0 <_fstat_r+0x20>)
 801a6b4:	2300      	movs	r3, #0
 801a6b6:	4605      	mov	r5, r0
 801a6b8:	4608      	mov	r0, r1
 801a6ba:	4611      	mov	r1, r2
 801a6bc:	6023      	str	r3, [r4, #0]
 801a6be:	f7f4 fc04 	bl	800eeca <_fstat>
 801a6c2:	1c43      	adds	r3, r0, #1
 801a6c4:	d102      	bne.n	801a6cc <_fstat_r+0x1c>
 801a6c6:	6823      	ldr	r3, [r4, #0]
 801a6c8:	b103      	cbz	r3, 801a6cc <_fstat_r+0x1c>
 801a6ca:	602b      	str	r3, [r5, #0]
 801a6cc:	bd38      	pop	{r3, r4, r5, pc}
 801a6ce:	bf00      	nop
 801a6d0:	20000eb4 	.word	0x20000eb4

0801a6d4 <_isatty_r>:
 801a6d4:	b538      	push	{r3, r4, r5, lr}
 801a6d6:	4c06      	ldr	r4, [pc, #24]	; (801a6f0 <_isatty_r+0x1c>)
 801a6d8:	2300      	movs	r3, #0
 801a6da:	4605      	mov	r5, r0
 801a6dc:	4608      	mov	r0, r1
 801a6de:	6023      	str	r3, [r4, #0]
 801a6e0:	f7f4 fc03 	bl	800eeea <_isatty>
 801a6e4:	1c43      	adds	r3, r0, #1
 801a6e6:	d102      	bne.n	801a6ee <_isatty_r+0x1a>
 801a6e8:	6823      	ldr	r3, [r4, #0]
 801a6ea:	b103      	cbz	r3, 801a6ee <_isatty_r+0x1a>
 801a6ec:	602b      	str	r3, [r5, #0]
 801a6ee:	bd38      	pop	{r3, r4, r5, pc}
 801a6f0:	20000eb4 	.word	0x20000eb4

0801a6f4 <_lseek_r>:
 801a6f4:	b538      	push	{r3, r4, r5, lr}
 801a6f6:	4c07      	ldr	r4, [pc, #28]	; (801a714 <_lseek_r+0x20>)
 801a6f8:	4605      	mov	r5, r0
 801a6fa:	4608      	mov	r0, r1
 801a6fc:	4611      	mov	r1, r2
 801a6fe:	2200      	movs	r2, #0
 801a700:	6022      	str	r2, [r4, #0]
 801a702:	461a      	mov	r2, r3
 801a704:	f7f4 fbfc 	bl	800ef00 <_lseek>
 801a708:	1c43      	adds	r3, r0, #1
 801a70a:	d102      	bne.n	801a712 <_lseek_r+0x1e>
 801a70c:	6823      	ldr	r3, [r4, #0]
 801a70e:	b103      	cbz	r3, 801a712 <_lseek_r+0x1e>
 801a710:	602b      	str	r3, [r5, #0]
 801a712:	bd38      	pop	{r3, r4, r5, pc}
 801a714:	20000eb4 	.word	0x20000eb4

0801a718 <memmove>:
 801a718:	4288      	cmp	r0, r1
 801a71a:	b510      	push	{r4, lr}
 801a71c:	eb01 0302 	add.w	r3, r1, r2
 801a720:	d807      	bhi.n	801a732 <memmove+0x1a>
 801a722:	1e42      	subs	r2, r0, #1
 801a724:	4299      	cmp	r1, r3
 801a726:	d00a      	beq.n	801a73e <memmove+0x26>
 801a728:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a72c:	f802 4f01 	strb.w	r4, [r2, #1]!
 801a730:	e7f8      	b.n	801a724 <memmove+0xc>
 801a732:	4283      	cmp	r3, r0
 801a734:	d9f5      	bls.n	801a722 <memmove+0xa>
 801a736:	1881      	adds	r1, r0, r2
 801a738:	1ad2      	subs	r2, r2, r3
 801a73a:	42d3      	cmn	r3, r2
 801a73c:	d100      	bne.n	801a740 <memmove+0x28>
 801a73e:	bd10      	pop	{r4, pc}
 801a740:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a744:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801a748:	e7f7      	b.n	801a73a <memmove+0x22>

0801a74a <__malloc_lock>:
 801a74a:	4770      	bx	lr

0801a74c <__malloc_unlock>:
 801a74c:	4770      	bx	lr

0801a74e <_realloc_r>:
 801a74e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a750:	4607      	mov	r7, r0
 801a752:	4614      	mov	r4, r2
 801a754:	460e      	mov	r6, r1
 801a756:	b921      	cbnz	r1, 801a762 <_realloc_r+0x14>
 801a758:	4611      	mov	r1, r2
 801a75a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801a75e:	f7fe bf55 	b.w	801960c <_malloc_r>
 801a762:	b922      	cbnz	r2, 801a76e <_realloc_r+0x20>
 801a764:	f7fe ff04 	bl	8019570 <_free_r>
 801a768:	4625      	mov	r5, r4
 801a76a:	4628      	mov	r0, r5
 801a76c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a76e:	f000 f827 	bl	801a7c0 <_malloc_usable_size_r>
 801a772:	42a0      	cmp	r0, r4
 801a774:	d20f      	bcs.n	801a796 <_realloc_r+0x48>
 801a776:	4621      	mov	r1, r4
 801a778:	4638      	mov	r0, r7
 801a77a:	f7fe ff47 	bl	801960c <_malloc_r>
 801a77e:	4605      	mov	r5, r0
 801a780:	2800      	cmp	r0, #0
 801a782:	d0f2      	beq.n	801a76a <_realloc_r+0x1c>
 801a784:	4631      	mov	r1, r6
 801a786:	4622      	mov	r2, r4
 801a788:	f7fa fffe 	bl	8015788 <memcpy>
 801a78c:	4631      	mov	r1, r6
 801a78e:	4638      	mov	r0, r7
 801a790:	f7fe feee 	bl	8019570 <_free_r>
 801a794:	e7e9      	b.n	801a76a <_realloc_r+0x1c>
 801a796:	4635      	mov	r5, r6
 801a798:	e7e7      	b.n	801a76a <_realloc_r+0x1c>
	...

0801a79c <_read_r>:
 801a79c:	b538      	push	{r3, r4, r5, lr}
 801a79e:	4c07      	ldr	r4, [pc, #28]	; (801a7bc <_read_r+0x20>)
 801a7a0:	4605      	mov	r5, r0
 801a7a2:	4608      	mov	r0, r1
 801a7a4:	4611      	mov	r1, r2
 801a7a6:	2200      	movs	r2, #0
 801a7a8:	6022      	str	r2, [r4, #0]
 801a7aa:	461a      	mov	r2, r3
 801a7ac:	f7f4 fb48 	bl	800ee40 <_read>
 801a7b0:	1c43      	adds	r3, r0, #1
 801a7b2:	d102      	bne.n	801a7ba <_read_r+0x1e>
 801a7b4:	6823      	ldr	r3, [r4, #0]
 801a7b6:	b103      	cbz	r3, 801a7ba <_read_r+0x1e>
 801a7b8:	602b      	str	r3, [r5, #0]
 801a7ba:	bd38      	pop	{r3, r4, r5, pc}
 801a7bc:	20000eb4 	.word	0x20000eb4

0801a7c0 <_malloc_usable_size_r>:
 801a7c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a7c4:	1f18      	subs	r0, r3, #4
 801a7c6:	2b00      	cmp	r3, #0
 801a7c8:	bfbc      	itt	lt
 801a7ca:	580b      	ldrlt	r3, [r1, r0]
 801a7cc:	18c0      	addlt	r0, r0, r3
 801a7ce:	4770      	bx	lr

0801a7d0 <_init>:
 801a7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a7d2:	bf00      	nop
 801a7d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a7d6:	bc08      	pop	{r3}
 801a7d8:	469e      	mov	lr, r3
 801a7da:	4770      	bx	lr

0801a7dc <_fini>:
 801a7dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a7de:	bf00      	nop
 801a7e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a7e2:	bc08      	pop	{r3}
 801a7e4:	469e      	mov	lr, r3
 801a7e6:	4770      	bx	lr
