{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 12:30:12 2017 " "Info: Processing started: Mon Oct 30 12:30:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sim1 -c sim1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sim1 -c sim1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "16fc " "Info: Assuming node \"16fc\" is an undefined clock" {  } { { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 336 320 488 352 "16fc" "" } { 328 488 525 347 "16fc" "" } } } } { "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "16fc" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "16fc " "Info: No valid register-to-register data paths exist for clock \"16fc\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "1 RxD 16fc 4.468 ns register " "Info: tsu for register \"1\" (data pin = \"RxD\", clock pin = \"16fc\") is 4.468 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.376 ns + Longest pin register " "Info: + Longest pin to register delay is 7.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns RxD 1 PIN PIN_C2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_C2; Fanout = 2; PIN Node = 'RxD'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RxD } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 248 368 536 264 "RxD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.981 ns) + CELL(0.460 ns) 7.376 ns 1 2 REG LCFF_X1_Y6_N9 1 " "Info: 2: + IC(5.981 ns) + CELL(0.460 ns) = 7.376 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 1; REG Node = '1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { RxD 1 } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 232 632 696 312 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.395 ns ( 18.91 % ) " "Info: Total cell delay = 1.395 ns ( 18.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.981 ns ( 81.09 % ) " "Info: Total interconnect delay = 5.981 ns ( 81.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.376 ns" { RxD 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.376 ns" { RxD {} RxD~combout {} 1 {} } { 0.000ns 0.000ns 5.981ns } { 0.000ns 0.935ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 232 632 696 312 "1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16fc destination 2.868 ns - Shortest register " "Info: - Shortest clock path from clock \"16fc\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns 16fc 1 CLK PIN_K4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_K4; Fanout = 1; CLK Node = '16fc'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16fc } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 336 320 488 352 "16fc" "" } { 328 488 525 347 "16fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.666 ns) 2.868 ns 1 2 REG LCFF_X1_Y6_N9 1 " "Info: 2: + IC(1.287 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 1; REG Node = '1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { 16fc 1 } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 232 632 696 312 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.581 ns ( 55.13 % ) " "Info: Total cell delay = 1.581 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 44.87 % ) " "Info: Total interconnect delay = 1.287 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { 16fc 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { 16fc {} 16fc~combout {} 1 {} } { 0.000ns 0.000ns 1.287ns } { 0.000ns 0.915ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.376 ns" { RxD 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.376 ns" { RxD {} RxD~combout {} 1 {} } { 0.000ns 0.000ns 5.981ns } { 0.000ns 0.935ns 0.460ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { 16fc 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { 16fc {} 16fc~combout {} 1 {} } { 0.000ns 0.000ns 1.287ns } { 0.000ns 0.915ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "16fc d 1 7.657 ns register " "Info: tco from clock \"16fc\" to destination pin \"d\" through register \"1\" is 7.657 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16fc source 2.868 ns + Longest register " "Info: + Longest clock path from clock \"16fc\" to source register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns 16fc 1 CLK PIN_K4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_K4; Fanout = 1; CLK Node = '16fc'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16fc } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 336 320 488 352 "16fc" "" } { 328 488 525 347 "16fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.666 ns) 2.868 ns 1 2 REG LCFF_X1_Y6_N9 1 " "Info: 2: + IC(1.287 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 1; REG Node = '1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { 16fc 1 } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 232 632 696 312 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.581 ns ( 55.13 % ) " "Info: Total cell delay = 1.581 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 44.87 % ) " "Info: Total interconnect delay = 1.287 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { 16fc 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { 16fc {} 16fc~combout {} 1 {} } { 0.000ns 0.000ns 1.287ns } { 0.000ns 0.915ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 232 632 696 312 "1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.485 ns + Longest register pin " "Info: + Longest register to pin delay is 4.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 1 1 REG LCFF_X1_Y6_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 1; REG Node = '1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1 } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 232 632 696 312 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns 11 2 COMB LCCOMB_X1_Y6_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 1; COMB Node = '11'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { 1 11 } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 224 792 856 272 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(3.036 ns) 4.485 ns d 3 PIN PIN_L2 0 " "Info: 3: + IC(1.056 ns) + CELL(3.036 ns) = 4.485 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'd'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.092 ns" { 11 d } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 240 872 1048 256 "d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.429 ns ( 76.45 % ) " "Info: Total cell delay = 3.429 ns ( 76.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 23.55 % ) " "Info: Total interconnect delay = 1.056 ns ( 23.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.485 ns" { 1 11 d } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.485 ns" { 1 {} 11 {} d {} } { 0.000ns 0.000ns 1.056ns } { 0.000ns 0.393ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { 16fc 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { 16fc {} 16fc~combout {} 1 {} } { 0.000ns 0.000ns 1.287ns } { 0.000ns 0.915ns 0.666ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.485 ns" { 1 11 d } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.485 ns" { 1 {} 11 {} d {} } { 0.000ns 0.000ns 1.056ns } { 0.000ns 0.393ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RxD d 11.681 ns Longest " "Info: Longest tpd from source pin \"RxD\" to destination pin \"d\" is 11.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns RxD 1 PIN PIN_C2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_C2; Fanout = 2; PIN Node = 'RxD'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RxD } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 248 368 536 264 "RxD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.003 ns) + CELL(0.651 ns) 7.589 ns 11 2 COMB LCCOMB_X1_Y6_N8 1 " "Info: 2: + IC(6.003 ns) + CELL(0.651 ns) = 7.589 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 1; COMB Node = '11'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.654 ns" { RxD 11 } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 224 792 856 272 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(3.036 ns) 11.681 ns d 3 PIN PIN_L2 0 " "Info: 3: + IC(1.056 ns) + CELL(3.036 ns) = 11.681 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'd'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.092 ns" { 11 d } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 240 872 1048 256 "d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.622 ns ( 39.57 % ) " "Info: Total cell delay = 4.622 ns ( 39.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.059 ns ( 60.43 % ) " "Info: Total interconnect delay = 7.059 ns ( 60.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "11.681 ns" { RxD 11 d } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "11.681 ns" { RxD {} RxD~combout {} 11 {} d {} } { 0.000ns 0.000ns 6.003ns 1.056ns } { 0.000ns 0.935ns 0.651ns 3.036ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "1 RxD 16fc -4.202 ns register " "Info: th for register \"1\" (data pin = \"RxD\", clock pin = \"16fc\") is -4.202 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16fc destination 2.868 ns + Longest register " "Info: + Longest clock path from clock \"16fc\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns 16fc 1 CLK PIN_K4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_K4; Fanout = 1; CLK Node = '16fc'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16fc } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 336 320 488 352 "16fc" "" } { 328 488 525 347 "16fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.666 ns) 2.868 ns 1 2 REG LCFF_X1_Y6_N9 1 " "Info: 2: + IC(1.287 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 1; REG Node = '1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { 16fc 1 } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 232 632 696 312 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.581 ns ( 55.13 % ) " "Info: Total cell delay = 1.581 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 44.87 % ) " "Info: Total interconnect delay = 1.287 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { 16fc 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { 16fc {} 16fc~combout {} 1 {} } { 0.000ns 0.000ns 1.287ns } { 0.000ns 0.915ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 232 632 696 312 "1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.376 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns RxD 1 PIN PIN_C2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_C2; Fanout = 2; PIN Node = 'RxD'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RxD } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 248 368 536 264 "RxD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.981 ns) + CELL(0.460 ns) 7.376 ns 1 2 REG LCFF_X1_Y6_N9 1 " "Info: 2: + IC(5.981 ns) + CELL(0.460 ns) = 7.376 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 1; REG Node = '1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { RxD 1 } "NODE_NAME" } } { "sim1.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim1/sim1.bdf" { { 232 632 696 312 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.395 ns ( 18.91 % ) " "Info: Total cell delay = 1.395 ns ( 18.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.981 ns ( 81.09 % ) " "Info: Total interconnect delay = 5.981 ns ( 81.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.376 ns" { RxD 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.376 ns" { RxD {} RxD~combout {} 1 {} } { 0.000ns 0.000ns 5.981ns } { 0.000ns 0.935ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { 16fc 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { 16fc {} 16fc~combout {} 1 {} } { 0.000ns 0.000ns 1.287ns } { 0.000ns 0.915ns 0.666ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.376 ns" { RxD 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.376 ns" { RxD {} RxD~combout {} 1 {} } { 0.000ns 0.000ns 5.981ns } { 0.000ns 0.935ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 12:30:12 2017 " "Info: Processing ended: Mon Oct 30 12:30:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
