Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 14 13:17:52 2021
| Host         : DESKTOP-766IFVP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file prueba_v1_0_control_sets_placed.rpt
| Design       : prueba_v1_0
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      3 |            1 |
|      6 |            1 |
|      8 |           16 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              34 |           10 |
| No           | Yes                   | No                     |               9 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             164 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------+----------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                 Enable Signal                 |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/axi_awready0         | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/axi_arready0         | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              2 |
|                                                 |                                               | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              3 |
|  prueba_v1_0_S00_AXI_inst/S3482BS/relojit/reloj |                                               | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              6 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/p_1_in[15]           | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/p_1_in[31]           | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0 | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0 | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/p_1_in[7]            | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0 | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0 | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0 | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0 | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0 | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0  | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0  | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0 | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0  | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/p_1_in[23]           | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0 | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                         | prueba_v1_0_S00_AXI_inst/slv_reg_rden         | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |               10 |             32 |
|  s00_axi_aclk_IBUF_BUFG                         |                                               | prueba_v1_0_S00_AXI_inst/S3482BS/relojit/s00_axi_aresetn |               12 |             34 |
+-------------------------------------------------+-----------------------------------------------+----------------------------------------------------------+------------------+----------------+


