5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (real8.vcd) 2 -o (real8.cdd) 2 -v (real8.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 real8.v 9 31 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 11 1110005 1 0 63 0 64 53 0 0.000000
1 b 2 12 1070005 1 0 0 0 1 17 0 1 0 1 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 real8.v 0 20 1
2 2 0 15 5000b 1 1004 0 0 64 20 1 123.456
2 3 1 15 10001 0 1410 0 0 64 37 a
2 4 37 15 1000b 1 16 2 3
2 5 0 16 50008 1 21004 0 0 1 16 0 0
2 6 1 16 10001 0 1410 0 0 1 1 b
2 7 37 16 10008 1 16 5 6
2 8 0 17 20002 1 1008 0 0 32 48 5 0
2 9 2c 17 10002 2 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 0 18 50018 1 61000 0 0 64 16 0 ffffffff 0 ffffffff
2 11 1 18 10001 0 1410 0 0 64 37 a
2 12 37 18 10018 1 12 10 11
2 13 0 19 b000d 1 1008 0 0 64 20 1 0.0
2 14 1 19 60006 1 1008 0 0 64 37 a
2 15 11 19 6000d 1 201208 13 14 1 18 0 1 0 1 0 0
2 16 1 19 10001 0 1410 0 0 1 1 b
2 17 37 19 1000e 1 1a 15 16
4 4 15 1 11 7 7 4
4 7 16 1 0 9 9 4
4 9 17 1 0 12 0 4
4 12 18 1 0 17 17 4
4 17 19 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 real8.v 0 29 1
