"PLD Database AmPAL29M16"
32 24 58
1 clock @
2 input 0 1 2 0
   0 0 0 0
   # combinatorial -1
   @
3 io 2 3 2 0
   0 0 0 0
   # combinatorial -1
   @
4 io 6 7 2 0
   0 0 0 0
   # combinatorial -1
   @
5 io 10 11 1 0
    12 2204
    0 1 10846 1 1218
"S0" # active_low 10936 1 + active_high 10936 0
"S1" # combinatorial 10937 1 + reg_latch 10937 0
"S2" # registered 10938 1 + latched 10938 0
"S3" # out_cell 10939 1 + inp_cell 10939 0
"S4" # S4_1 10940 1 + S4_0 10940 0
"S5" # S5_1 10941 1 + S5_0 10941 0
"S6" # S6_1 10942 1 + S6_0 10942 0
"S7" # S7_1 10943 1 + S7_0 10943 0
"S8" # reg_feedback 10944 1 + io_feedback 10944 0
    ! xor_enable 2 464
    ! observe 1 580
    ! preload 1 10208
  @
6 io 12 13 1 0
    16 3596
    0 1 10846 1 1218
"S0" # active_low 10954 1 + active_high 10954 0
"S1" # combinatorial 10955 1 + reg_latch 10955 0
"S2" # registered 10956 1 + latched 10956 0
"S3" # out_cell 10957 1 + inp_cell 10957 0
"S4" # S4_1 10958 1 + S4_0 10958 0
"S5" # S5_1 10959 1 + S5_0 10959 0
"S6" # S6_1 10960 1 + S6_0 10960 0
"S7" # S7_1 10961 1 + S7_0 10961 0
"S8" # reg_feedback 10962 1 + io_feedback 10962 0
    ! xor_enable 2 464
    ! observe 1 580
    ! preload 1 10208
  @
7 io 14 15 1 0
    16 5452
    0 1 10846 1 1218
"S0" # active_low 10972 1 + active_high 10972 0
"S1" # combinatorial 10973 1 + reg_latch 10973 0
"S2" # registered 10974 1 + latched 10974 0
"S3" # out_cell 10975 1 + inp_cell 10975 0
"S4" # S4_1 10976 1 + S4_0 10976 0
"S5" # S5_1 10977 1 + S5_0 10977 0
"S6" # S6_1 10978 1 + S6_0 10978 0
"S7" # S7_1 10979 1 + S7_0 10979 0
"S8" # reg_feedback 10980 1 + io_feedback 10980 0
    ! xor_enable 2 10092
    ! observe 1 580
    ! preload 1 10208
  @
8 io 16 17 1 0
    12 7308
    0 1 10846 1 1218
"S0" # active_low 10990 1 + active_high 10990 0
"S1" # combinatorial 10991 1 + reg_latch 10991 0
"S2" # registered 10992 1 + latched 10992 0
"S3" # out_cell 10993 1 + inp_cell 10993 0
"S4" # S4_1 10994 1 + S4_0 10994 0
"S5" # S5_1 10995 1 + S5_0 10995 0
"S6" # S6_1 10996 1 + S6_0 10996 0
"S7" # S7_1 10997 1 + S7_0 10997 0
"S8" # reg_feedback 10998 1 + io_feedback 10998 0
    ! xor_enable 2 10092
    ! observe 1 580
    ! preload 1 10208
  @
9 io 18 19 2 0
   0 0 0 0
   # combinatorial -1
   @
10 io 22 23 2 0
   0 0 0 0
   # combinatorial -1
   @
11 input 26 27 2 0
   0 0 0 0
   # combinatorial -1
   @
12 gnd @
13 clk_input 28 29 2 0
   0 0 0 0
   # combinatorial -1
   @
14 input 30 31 2 0
   0 0 0 0
   # combinatorial -1
   @
15 io 32 33 2 0
   0 0 0 0
   # combinatorial -1
   @
16 io 36 37 2 0
   0 0 0 0
   # combinatorial -1
   @
17 io 40 41 1 0
    12 8004
    0 1 10846 1 1218
"S0" # active_low 10999 1 + active_high 10999 0
"S1" # combinatorial 11000 1 + reg_latch 11000 0
"S2" # registered 11001 1 + latched 11001 0
"S3" # out_cell 11002 1 + inp_cell 11002 0
"S4" # S4_1 11003 1 + S4_0 11003 0
"S5" # S5_1 11004 1 + S5_0 11004 0
"S6" # S6_1 11005 1 + S6_0 11005 0
"S7" # S7_1 11006 1 + S7_0 11006 0
"S8" # reg_feedback 11007 1 + io_feedback 11007 0
    ! xor_enable 2 10730
    ! observe 1 580
    ! preload 1 10208
  @
18 io 42 43 1 0
    16 6380
    0 1 10846 1 1218
"S0" # active_low 10981 1 + active_high 10981 0
"S1" # combinatorial 10982 1 + reg_latch 10982 0
"S2" # registered 10983 1 + latched 10983 0
"S3" # out_cell 10984 1 + inp_cell 10984 0
"S4" # S4_1 10985 1 + S4_0 10985 0
"S5" # S5_1 10986 1 + S5_0 10986 0
"S6" # S6_1 10987 1 + S6_0 10987 0
"S7" # S7_1 10988 1 + S7_0 10988 0
"S8" # reg_feedback 10989 1 + io_feedback 10989 0
    ! xor_enable 2 10730
    ! observe 1 580
    ! preload 1 10208
  @
19 io 44 45 1 0
    16 4524
    0 1 10846 1 1218
"S0" # active_low 10963 1 + active_high 10963 0
"S1" # combinatorial 10964 1 + reg_latch 10964 0
"S2" # registered 10965 1 + latched 10965 0
"S3" # out_cell 10966 1 + inp_cell 10966 0
"S4" # S4_1 10967 1 + S4_0 10967 0
"S5" # S5_1 10968 1 + S5_0 10968 0
"S6" # S6_1 10969 1 + S6_0 10969 0
"S7" # S7_1 10970 1 + S7_0 10970 0
"S8" # reg_feedback 10971 1 + io_feedback 10971 0
    ! xor_enable 2 1102
    ! observe 1 580
    ! preload 1 10208
  @
20 io 46 47 1 0
    12 2900
    0 1 10846 1 1218
"S0" # active_low 10945 1 + active_high 10945 0
"S1" # combinatorial 10946 1 + reg_latch 10946 0
"S2" # registered 10947 1 + latched 10947 0
"S3" # out_cell 10948 1 + inp_cell 10948 0
"S4" # S4_1 10949 1 + S4_0 10949 0
"S5" # S5_1 10950 1 + S5_0 10950 0
"S6" # S6_1 10951 1 + S6_0 10951 0
"S7" # S7_1 10952 1 + S7_0 10952 0
"S8" # reg_feedback 10953 1 + io_feedback 10953 0
    ! xor_enable 2 1102
    ! observe 1 580
    ! preload 1 10208
  @
21 io 48 49 2 0
   0 0 0 0
   # combinatorial -1
   @
22 io 52 53 2 0
   0 0 0 0
   # combinatorial -1
   @
23 input 56 57 2 0
   0 0 0 0
   # combinatorial -1
   @
24 vcc @
25 breg 3 4 5 1 0
    8 0
    0 1 10846 1 1218
"S0" # active_low 10904 1 + active_high 10904 0
"S1" # combinatorial 10905 1 + reg_latch 10905 0
"S2" # registered 10906 1 + latched 10906 0
"S3" # out_cell 10907 1 + inp_cell 10907 0
"S4" # S4_1 10908 1 + S4_0 10908 0
"S5" # S5_1 10909 1 + S5_0 10909 0
"S6" # S6_1 10910 1 + S6_0 10910 0
"S7" # S7_1 10911 1 + S7_0 10911 0
    ! xor_enable 2 464
    ! observe 1 580
    ! preload 1 10208
  @
26 breg 4 8 9 1 0
    8 1276
    0 1 10846 1 1218
"S0" # active_low 10920 1 + active_high 10920 0
"S1" # combinatorial 10921 1 + reg_latch 10921 0
"S2" # registered 10922 1 + latched 10922 0
"S3" # out_cell 10923 1 + inp_cell 10923 0
"S4" # S4_1 10924 1 + S4_0 10924 0
"S5" # S5_1 10925 1 + S5_0 10925 0
"S6" # S6_1 10926 1 + S6_0 10926 0
"S7" # S7_1 10927 1 + S7_0 10927 0
    ! xor_enable 2 464
    ! observe 1 580
    ! preload 1 10208
  @
27 breg 9 20 21 1 0
    8 8700
    0 1 10846 1 1218
"S0" # active_low 11008 1 + active_high 11008 0
"S1" # combinatorial 11009 1 + reg_latch 11009 0
"S2" # registered 11010 1 + latched 11010 0
"S3" # out_cell 11011 1 + inp_cell 11011 0
"S4" # S4_1 11012 1 + S4_0 11012 0
"S5" # S5_1 11013 1 + S5_0 11013 0
"S6" # S6_1 11014 1 + S6_0 11014 0
"S7" # S7_1 11015 1 + S7_0 11015 0
    ! xor_enable 2 10092
    ! observe 1 580
    ! preload 1 10208
  @
28 breg 10 24 25 1 0
    8 9628
    0 1 10846 1 1218
"S0" # active_low 11024 1 + active_high 11024 0
"S1" # combinatorial 11025 1 + reg_latch 11025 0
"S2" # registered 11026 1 + latched 11026 0
"S3" # out_cell 11027 1 + inp_cell 11027 0
"S4" # S4_1 11028 1 + S4_0 11028 0
"S5" # S5_1 11029 1 + S5_0 11029 0
"S6" # S6_1 11030 1 + S6_0 11030 0
"S7" # S7_1 11031 1 + S7_0 11031 0
    ! xor_enable 2 10092
    ! observe 1 580
    ! preload 1 10208
  @
29 breg 15 34 35 1 0
    8 10266
    0 1 10846 1 1218
"S0" # active_low 11032 1 + active_high 11032 0
"S1" # combinatorial 11033 1 + reg_latch 11033 0
"S2" # registered 11034 1 + latched 11034 0
"S3" # out_cell 11035 1 + inp_cell 11035 0
"S4" # S4_1 11036 1 + S4_0 11036 0
"S5" # S5_1 11037 1 + S5_0 11037 0
"S6" # S6_1 11038 1 + S6_0 11038 0
"S7" # S7_1 11039 1 + S7_0 11039 0
    ! xor_enable 2 10730
    ! observe 1 580
    ! preload 1 10208
  @
30 breg 16 38 39 1 0
    8 9164
    0 1 10846 1 1218
"S0" # active_low 11016 1 + active_high 11016 0
"S1" # combinatorial 11017 1 + reg_latch 11017 0
"S2" # registered 11018 1 + latched 11018 0
"S3" # out_cell 11019 1 + inp_cell 11019 0
"S4" # S4_1 11020 1 + S4_0 11020 0
"S5" # S5_1 11021 1 + S5_0 11021 0
"S6" # S6_1 11022 1 + S6_0 11022 0
"S7" # S7_1 11023 1 + S7_0 11023 0
    ! xor_enable 2 10730
    ! observe 1 580
    ! preload 1 10208
  @
31 breg 21 50 51 1 0
    8 1740
    0 1 10846 1 1218
"S0" # active_low 10928 1 + active_high 10928 0
"S1" # combinatorial 10929 1 + reg_latch 10929 0
"S2" # registered 10930 1 + latched 10930 0
"S3" # out_cell 10931 1 + inp_cell 10931 0
"S4" # S4_1 10932 1 + S4_0 10932 0
"S5" # S5_1 10933 1 + S5_0 10933 0
"S6" # S6_1 10934 1 + S6_0 10934 0
"S7" # S7_1 10935 1 + S7_0 10935 0
    ! xor_enable 2 1102
    ! observe 1 580
    ! preload 1 10208
  @
32 breg 22 54 55 1 0
    8 638
    0 1 10846 1 1218
"S0" # active_low 10912 1 + active_high 10912 0
"S1" # combinatorial 10913 1 + reg_latch 10913 0
"S2" # registered 10914 1 + latched 10914 0
"S3" # out_cell 10915 1 + inp_cell 10915 0
"S4" # S4_1 10916 1 + S4_0 10916 0
"S5" # S5_1 10917 1 + S5_0 10917 0
"S6" # S6_1 10918 1 + S6_0 10918 0
"S7" # S7_1 10919 1 + S7_0 10919 0
    ! xor_enable 2 1102
    ! observe 1 580
    ! preload 1 10208
  @
$
