$date
	Thu Sep 20 20:29:37 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testMultiplexer $end
$var wire 1 ! out $end
$var reg 1 " address0 $end
$var reg 1 # address1 $end
$var reg 1 $ in0 $end
$var reg 1 % in1 $end
$var reg 1 & in2 $end
$var reg 1 ' in3 $end
$scope module multiplexer $end
$var wire 1 " address0 $end
$var wire 1 # address1 $end
$var wire 1 $ in0 $end
$var wire 1 % in1 $end
$var wire 1 & in2 $end
$var wire 1 ' in3 $end
$var wire 1 ( n1 $end
$var wire 1 ) n2 $end
$var wire 1 * n3 $end
$var wire 1 + n4 $end
$var wire 1 , o1 $end
$var wire 1 - o2 $end
$var wire 1 . o3 $end
$var wire 1 / o4 $end
$var wire 1 ! out $end
$var wire 1 0 x1 $end
$var wire 1 1 x2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#1000000
$dumpvars
01
00
0/
0.
0-
0,
0+
0*
0)
1(
0'
0&
1%
1$
0#
1"
0!
$end
#1050000
10
11
1,
#1100000
1)
1!
#1150000
1-
#2000000
1#
0"
1&
0%
#2050000
1*
0)
0-
#2100000
1.
#3000000
1"
1%
#3050000
0(
00
1)
01
1+
#3100000
0,
0)
1-
0*
#3150000
0-
0.
#3200000
0!
#4000000
0#
0"
1'
#4050000
1(
0+
1/
#4100000
1,
0/
1!
#5000000
1"
0$
#5050000
10
11
0,
#5100000
1)
0!
#5150000
1-
#5200000
1!
#6000000
1#
0"
0&
#6050000
1*
0)
#6100000
0-
#6150000
0!
#7000000
1"
0'
#7050000
0(
00
1)
01
1+
#7100000
0)
1-
0*
#7150000
0-
1!
#7200000
0!
#8000000
