Return-Path: <linux-kernel+bounces-607383-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org [147.75.199.223])
	by mail.lfdr.de (Postfix) with ESMTPS id A312AA9058B
	for <lists+linux-kernel@lfdr.de>; Wed, 16 Apr 2025 16:09:54 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by ny.mirrors.kernel.org (Postfix) with ESMTPS id 557E916336B
	for <lists+linux-kernel@lfdr.de>; Wed, 16 Apr 2025 14:06:57 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 496FF1F8744;
	Wed, 16 Apr 2025 13:56:28 +0000 (UTC)
Received: from relay8-d.mail.gandi.net (relay8-d.mail.gandi.net [217.70.183.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8E4421C4A16
	for <linux-kernel@vger.kernel.org>; Wed, 16 Apr 2025 13:56:25 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.70.183.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1744811787; cv=none; b=Rb0aoHL8U1islqkIypkqCncBeasytRlaM1wwaDMoit0PW0e76kZNiDS1BPrK+YVQTftK9ifaHR71EgKsOVPP7Pt1agLQsgdcoX55hTdf0am4BjWRIhaSi1pZry+i0Ohh0O9e/2vTI/KCoMNzcCTtve9Nh6KtfUAqw9NRZ7HqO9w=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1744811787; c=relaxed/simple;
	bh=zZLxdYtpHKtk30grrzq4WPbhhpQWjKSki1XHKNWlJ1Q=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=gc7gX3Mu5WXO0FZugcNczPb7zvxQJCahaoOZLTLxMjZ+FcqAtq1ON2KG0fpNXHuBlepgfIbFLdIgeV9u85R2rp+vtqlfG+9fnmZKcEqlCKm/zsguKnm3i9gjPYC5Jlg4a52YNhVg1DcwCHvjtcyf3GFrPWCPqGW9VjXZ0gc3OpA=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ghiti.fr; spf=pass smtp.mailfrom=ghiti.fr; arc=none smtp.client-ip=217.70.183.201
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ghiti.fr
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ghiti.fr
Received: by mail.gandi.net (Postfix) with ESMTPSA id 5EA3143B27;
	Wed, 16 Apr 2025 13:56:21 +0000 (UTC)
Message-ID: <ee5afc32-04d3-49c2-8366-90dfbc4bede5@ghiti.fr>
Date: Wed, 16 Apr 2025 15:56:20 +0200
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH RFC] riscv: mm: fix boot hang when the kernel is loaded
 into a non-canonical address
To: Ignacio Encinas Rubio <ignacio@iencinas.com>,
 Paul Walmsley <paul.walmsley@sifive.com>, Palmer Dabbelt <palmer@dabbelt.com>
Cc: linux-kernel-mentees@lists.linux.dev, skhan@linuxfoundation.org,
 Palmer Dabbelt <palmer@rivosinc.com>, linux-kernel@vger.kernel.org,
 linux-riscv@lists.infradead.org, Nick Kossifidis <mick@ics.forth.gr>
References: <20250411-riscv-dont-hang-on-noncanonical-paddr-v1-1-dc665a46246d@iencinas.com>
 <109bdc38-b510-48bd-8c18-2a858bd9d168@ghiti.fr>
 <4e75e319-e1d5-4760-8b89-663a2a4e8f88@iencinas.com>
Content-Language: en-US
From: Alexandre Ghiti <alex@ghiti.fr>
In-Reply-To: <4e75e319-e1d5-4760-8b89-663a2a4e8f88@iencinas.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-GND-State: clean
X-GND-Score: -100
X-GND-Cause: gggruggvucftvghtrhhoucdtuddrgeefvddrtddtgddvvdeiheehucetufdoteggodetrfdotffvucfrrhhofhhilhgvmecuifetpfffkfdpucggtfgfnhhsuhgsshgtrhhisggvnecuuegrihhlohhuthemuceftddunecusecvtfgvtghiphhivghnthhsucdlqddutddtmdenucfjughrpefkffggfgfuvfevfhfhjggtgfesthekredttddvjeenucfhrhhomheptehlvgigrghnughrvgcuifhhihhtihcuoegrlhgvgiesghhhihhtihdrfhhrqeenucggtffrrghtthgvrhhnpeduffeugedvtdegleeuhfeuteetueegfeefkefhheffvdduhfegvdehuddukeffgeenucffohhmrghinhepkhgvrhhnvghlrdhorhhgpdhinhhfrhgruggvrggurdhorhhgnecukfhppedvtddtudemkeeiudemfeefkedvmegvfheltdemfhgvkegrmeegugelsgemrgefheegmeegfhejfhenucevlhhushhtvghrufhiiigvpedtnecurfgrrhgrmhepihhnvghtpedvtddtudemkeeiudemfeefkedvmegvfheltdemfhgvkegrmeegugelsgemrgefheegmeegfhejfhdphhgvlhhopeglkffrggeimedvtddtudemkeeiudemfeefkedvmegvfheltdemfhgvkegrmeegugelsgemrgefheegmeegfhejfhgnpdhmrghilhhfrhhomheprghlvgigsehghhhithhirdhfrhdpnhgspghrtghpthhtohepledprhgtphhtthhopehighhnrggtihhosehivghntghinhgrshdrtghomhdprhgtphhtthhopehprghulhdrfigrlhhmshhlvgihsehsihhfi
 hhvvgdrtghomhdprhgtphhtthhopehprghlmhgvrhesuggrsggsvghlthdrtghomhdprhgtphhtthhopehlihhnuhigqdhkvghrnhgvlhdqmhgvnhhtvggvsheslhhishhtshdrlhhinhhugidruggvvhdprhgtphhtthhopehskhhhrghnsehlihhnuhigfhhouhhnuggrthhiohhnrdhorhhgpdhrtghpthhtohepphgrlhhmvghrsehrihhvohhsihhntgdrtghomhdprhgtphhtthhopehlihhnuhigqdhkvghrnhgvlhesvhhgvghrrdhkvghrnhgvlhdrohhrghdprhgtphhtthhopehlihhnuhigqdhrihhstghvsehlihhsthhsrdhinhhfrhgruggvrggurdhorhhg
X-GND-Sasl: alex@ghiti.fr


On 15/04/2025 09:15, Ignacio Encinas Rubio wrote:
>
> On 14/4/25 16:03, Alexandre Ghiti wrote:
>> Hi Ignacio,
>>
>> On 11/04/2025 22:15, Ignacio Encinas wrote:
>>> Virtual memory systems usually impose restrictions on the virtual
>>> addresses that can be translated. For RISC-V, this is specified in
>>> the Subsection "Addressing and Memory protection" of "The RISC-V
>>> Instruction Set Manual: Volume II: Privileged Architecture" associated
>>> with each SV{39,48,59} mode.
>>>
>>> Addresses that can be translated are also known as "canonical
>>> addresses". Using SV39 as an example and quoting the ISA Manual:
>>>
>>>      Instruction fetch addresses and load and store effective
>>>      addresses, which are 64 bits, must have bits 63–39 all equal to
>>>      bit 38, or else a page-fault exception will occur.
>>>
>>> Given that RISC-V systems don't advertise which SV modes are supported,
>>> this has to be detected at boot time (this is currently done by
>>> set_satp_mode). In order to do so, a temporary 1:1 mapping is set. If
>>> the set_satp_mode function is loaded into a "non-canonical" physical
>>> address, this 1:1 mapping will make the boot hang.
>>>
>>> Fix the issue by avoiding SV modes that would trigger the aforementioned
>>> bug.
>>>
>>> Fixes: e8a62cc26ddf ("riscv: Implement sv48 support")
>>> Reported-by: Nick Kossifidis <mick@ics.forth.gr>
>>> Closes: https://lore.kernel.org/all/ff85cdc4-b1e3-06a3-19fc-a7e1acf99d40@ics.forth.gr/
>>> Signed-off-by: Ignacio Encinas <ignacio@iencinas.com>
>>> ---
>>> This isn't bulletproof because we might skip the *only* level supported
>>> by a CPU (AFAIK implementations are only required to support 1 SV mode).
>>
>> Implementations have to support all the lower sv modes (sv57 implies sv48 which implies sv39).
> You're right. The manual says
>
>    "Implementations that support Sv48 must also support Sv39."
>
>    ...
>
>    "Implementations that support Sv57 must also support Sv48."
>
> I was quite sure this was no the case, my memory failed me. Thanks for
> pointing it out :)
>
>>> SV48 might be the only supported mode and the kernel might be loaded
>>> into a "non-canonical" address for SV48. The kernel will assume SV39
>>> is supported and try to boot it. However, this is a strict improvement
>>> over what is already there.
>>>
>>> This issue would go away if we could do the SATP probing in Machine
>>> mode, as that wouldn't turn virtual memory on. Perhaps this "SV mode
>>> supported" discovery should be offered by SBI?
>>>
>>> This was pointed out in the original patch review [1]. This issue seems
>>> to be of no practical relevance (nobody has complained)
>>>
>>> [1] https://lore.kernel.org/all/ff85cdc4-b1e3-06a3-19fc-a7e1acf99d40@ics.forth.gr/
>>>
>>> In order to reproduce the issue it suffices to tweak qemu
>>>
>>> --- START DIFF ---
>>>    diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c
>>>    index 45a8c4f8190d..16c5a63176c5 100644
>>>    --- a/hw/riscv/virt.c
>>>    +++ b/hw/riscv/virt.c
>>>    @@ -88,7 +88,7 @@ static const MemMapEntry virt_memmap[] = {
>>>         [VIRT_IMSIC_S] =      { 0x28000000, VIRT_IMSIC_MAX_SIZE },
>>>         [VIRT_PCIE_ECAM] =    { 0x30000000,    0x10000000 },
>>>         [VIRT_PCIE_MMIO] =    { 0x40000000,    0x40000000 },
>>>    -    [VIRT_DRAM] =         { 0x80000000,           0x0 },
>>>    +    [VIRT_DRAM] =         { 0x800000000000,           0x0 },
>>>     };
>>>
>>>     /* PCIe high mmio is fixed for RV32 */
>>> --- END DIFF ---
>>>
>>> qemu-system-riscv64 -nographic -machine virt -kernel Image -initrd initramfs -append "no5lvl"
>>>
>>> should work but
>>>
>>> patched-qemu-system-riscv64 -nographic -machine virt -kernel Image -initrd initramfs -append "no5lvl"
>>>
>>> will not boot.
>>>
>>> (*) I use SV48 to trigger the issue (no5lvl) because doing this with
>>> SV57 triggers a warning regarding PMP and I don't know if that might
>>> affect something else. The SV mode doesn't really matter here.
>>>
>>> A couple of things I'm not sure about:
>>>      1. canonical_vaddr won't be called outside CONFIG_64BIT. I
>>>         figured the #ifdef doesn't hurt all that much despite being
>>>         useless
>>>      2. Is panicking ok? I don't quite like it but I can't think of
>>>         anything else
>>> ---
>>>    arch/riscv/mm/init.c | 43 +++++++++++++++++++++++++++++++++++++++----
>>>    1 file changed, 39 insertions(+), 4 deletions(-)
>>>
>>> diff --git a/arch/riscv/mm/init.c b/arch/riscv/mm/init.c
>>> index ab475ec6ca42..6cd5abc0e26a 100644
>>> --- a/arch/riscv/mm/init.c
>>> +++ b/arch/riscv/mm/init.c
>>> @@ -7,6 +7,7 @@
>>>     */
>>>      #include <linux/init.h>
>>> +#include <linux/bits.h>
>>>    #include <linux/mm.h>
>>>    #include <linux/memblock.h>
>>>    #include <linux/initrd.h>
>>> @@ -844,6 +845,37 @@ static void __init set_mmap_rnd_bits_max(void)
>>>        mmap_rnd_bits_max = MMAP_VA_BITS - PAGE_SHIFT - 3;
>>>    }
>>>    +static int __init canonical_vaddr(unsigned long vaddr)
>>> +{
>>> +#ifdef CONFIG_64BIT
>>> +    unsigned long sv_mode_mask;
>>> +    unsigned long masked_vaddr;
>>> +    unsigned long mask_begin;
>>> +
>>> +    switch (satp_mode) {
>>> +    case SATP_MODE_57:
>>> +        mask_begin = 56;
>>> +        break;
>>> +    case SATP_MODE_48:
>>> +        mask_begin = 47;
>>> +        break;
>>> +    case SATP_MODE_39:
>>> +        mask_begin = 38;
>>> +        break;
>>> +    default:
>>> +        panic("Unknown Virtual Memory mode!");
>>> +    }
>>> +
>>> +    sv_mode_mask = GENMASK(63, mask_begin);
>>> +    masked_vaddr = vaddr & sv_mode_mask;
>>> +
>>> +    // For SV<X> bits [63, X-1] must be all ones or zeros
>>> +    return masked_vaddr == 0 || masked_vaddr == sv_mode_mask;
>>> +#else
>>> +    return true;
>>> +#endif
>>> +}
>>> +
>>>    /*
>>>     * There is a simple way to determine if 4-level is supported by the
>>>     * underlying hardware: establish 1:1 mapping in 4-level page table mode
>>> @@ -887,12 +919,15 @@ static __init void set_satp_mode(uintptr_t dtb_pa)
>>>                    (uintptr_t)early_p4d : (uintptr_t)early_pud,
>>>                   PGDIR_SIZE, PAGE_TABLE);
>>>    +    hw_satp = 0ULL;
>>>        identity_satp = PFN_DOWN((uintptr_t)&early_pg_dir) | satp_mode;
>>>    -    local_flush_tlb_all();
>>> -    csr_write(CSR_SATP, identity_satp);
>>> -    hw_satp = csr_swap(CSR_SATP, 0ULL);
>>> -    local_flush_tlb_all();
>>> +    if (canonical_vaddr((uint64_t)set_satp_mode_pmd)) {
>>
>> set_satp_mode() starts by checking sv57, then falls back to sv48 and finally boots using sv39.
>>
>> The thing is if the address where the kernel is loaded is not canonical for sv57, it won't be for lower modes so no need to continue, the only valid fallback would then be sv39.
> Right, we could directly go into SV39 (perhaps that would be easier
> to read). However, the exact same thing will happen as it is, we'll
> just waste some extra cycles.
>
>> So we indeed prevent booting in a higher mode just because we use this 1:1 mapping...
>>
>> Maybe the right solution is to use the mode defined in the device tree if there's one?
> Makes sense. Using the mmu-type from the device tree + "no5lvl" "no4lvl"
> boot arguments the user can boot into their desired mode.0
>
> Should we leave the current code as a fallback if the device tree
> doesn't contain such information? I'm not sure if it is mandatory
> or if assuming it is might break some platform.


Yes, I would leave the current code since it always worked this way, so 
maybe some platforms omit mmu-type and rely on the current behavior.

Thanks,

Alex


>
> I will try changing the flow and exiting early into SV39 once a non
> canonical address is encountered in case we need to keep the
> probing part.
>
> Thanks!
>
> _______________________________________________
> linux-riscv mailing list
> linux-riscv@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-riscv

