// Seed: 882970117
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input wire id_2,
    input wire id_3,
    input wire id_4,
    output tri1 id_5,
    input supply0 id_6
);
  wand id_8 = (1'b0);
  assign id_0 = id_2;
  assign id_1 = 1 ? 1 : 1;
  logic id_9;
  assign id_9 = "";
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input wand id_4,
    output logic id_5,
    input tri1 id_6,
    input wor id_7,
    output supply0 id_8
);
  always @(posedge id_4 or -1'b0) begin : LABEL_0
    if (-1 < 1) #1 id_5 = -1;
  end
  module_0 modCall_1 (
      id_0,
      id_8,
      id_1,
      id_3,
      id_3,
      id_8,
      id_6
  );
endmodule
