--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml LCD1602_Top.twx LCD1602_Top.ncd -o LCD1602_Top.twr
LCD1602_Top.pcf

Design file:              LCD1602_Top.ncd
Physical constraint file: LCD1602_Top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 361 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.515ns.
--------------------------------------------------------------------------------

Paths for end point count_10 (SLICE_X11Y28.D1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_14 (FF)
  Destination:          count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_14 to count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.DQ      Tcko                  0.430   count<14>
                                                       count_14
    SLICE_X11Y27.B1      net (fanout=2)        0.929   count<14>
    SLICE_X11Y27.B       Tilo                  0.259   count<2>
                                                       count[14]_PWR_1_o_equal_1_o<14>1
    SLICE_X11Y28.D1      net (fanout=16)       1.476   count[14]_PWR_1_o_equal_1_o<14>
    SLICE_X11Y28.CLK     Tas                   0.373   count<10>
                                                       Mcount_count_eqn_101
                                                       count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (1.062ns logic, 2.405ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_13 (FF)
  Destination:          count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.306ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_13 to count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.CQ      Tcko                  0.430   count<14>
                                                       count_13
    SLICE_X11Y27.B2      net (fanout=2)        0.768   count<13>
    SLICE_X11Y27.B       Tilo                  0.259   count<2>
                                                       count[14]_PWR_1_o_equal_1_o<14>1
    SLICE_X11Y28.D1      net (fanout=16)       1.476   count[14]_PWR_1_o_equal_1_o<14>
    SLICE_X11Y28.CLK     Tas                   0.373   count<10>
                                                       Mcount_count_eqn_101
                                                       count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (1.062ns logic, 2.244ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.320 - 0.336)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_5 to count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.CQ       Tcko                  0.525   count<6>
                                                       count_5
    SLICE_X11Y27.B3      net (fanout=2)        0.584   count<5>
    SLICE_X11Y27.B       Tilo                  0.259   count<2>
                                                       count[14]_PWR_1_o_equal_1_o<14>1
    SLICE_X11Y28.D1      net (fanout=16)       1.476   count[14]_PWR_1_o_equal_1_o<14>
    SLICE_X11Y28.CLK     Tas                   0.373   count<10>
                                                       Mcount_count_eqn_101
                                                       count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (1.157ns logic, 2.060ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point count_14 (SLICE_X11Y29.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.225ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.194 - 0.201)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.CQ      Tcko                  0.430   count<2>
                                                       count_1
    SLICE_X10Y26.B1      net (fanout=2)        0.737   count<1>
    SLICE_X10Y26.COUT    Topcyb                0.448   Mcount_count_cy<3>
                                                       count<1>_rt
                                                       Mcount_count_cy<3>
    SLICE_X10Y27.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X10Y27.COUT    Tbyp                  0.091   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X10Y28.COUT    Tbyp                  0.091   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X10Y29.CMUX    Tcinc                 0.289   Result<14>
                                                       Mcount_count_xor<14>
    SLICE_X11Y29.D2      net (fanout=1)        0.757   Result<14>
    SLICE_X11Y29.CLK     Tas                   0.373   count<14>
                                                       Mcount_count_eqn_141
                                                       count_14
    -------------------------------------------------  ---------------------------
    Total                                      3.225ns (1.722ns logic, 1.503ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          count_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.322 - 0.336)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_5 to count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.CQ       Tcko                  0.525   count<6>
                                                       count_5
    SLICE_X10Y27.B3      net (fanout=2)        0.616   count<5>
    SLICE_X10Y27.COUT    Topcyb                0.448   Mcount_count_cy<7>
                                                       count<5>_rt
                                                       Mcount_count_cy<7>
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X10Y28.COUT    Tbyp                  0.091   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X10Y29.CMUX    Tcinc                 0.289   Result<14>
                                                       Mcount_count_xor<14>
    SLICE_X11Y29.D2      net (fanout=1)        0.757   Result<14>
    SLICE_X11Y29.CLK     Tas                   0.373   count<14>
                                                       Mcount_count_eqn_141
                                                       count_14
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (1.726ns logic, 1.379ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.322 - 0.336)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.BQ       Tcko                  0.525   count<6>
                                                       count_4
    SLICE_X10Y27.A4      net (fanout=2)        0.501   count<4>
    SLICE_X10Y27.COUT    Topcya                0.472   Mcount_count_cy<7>
                                                       count<4>_rt
                                                       Mcount_count_cy<7>
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X10Y28.COUT    Tbyp                  0.091   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X10Y29.CMUX    Tcinc                 0.289   Result<14>
                                                       Mcount_count_xor<14>
    SLICE_X11Y29.D2      net (fanout=1)        0.757   Result<14>
    SLICE_X11Y29.CLK     Tas                   0.373   count<14>
                                                       Mcount_count_eqn_141
                                                       count_14
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (1.750ns logic, 1.264ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point count_8 (SLICE_X11Y28.B5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_14 (FF)
  Destination:          count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.171ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_14 to count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.DQ      Tcko                  0.430   count<14>
                                                       count_14
    SLICE_X11Y27.B1      net (fanout=2)        0.929   count<14>
    SLICE_X11Y27.B       Tilo                  0.259   count<2>
                                                       count[14]_PWR_1_o_equal_1_o<14>1
    SLICE_X11Y28.B5      net (fanout=16)       1.180   count[14]_PWR_1_o_equal_1_o<14>
    SLICE_X11Y28.CLK     Tas                   0.373   count<10>
                                                       Mcount_count_eqn_81
                                                       count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (1.062ns logic, 2.109ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_13 (FF)
  Destination:          count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.010ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_13 to count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.CQ      Tcko                  0.430   count<14>
                                                       count_13
    SLICE_X11Y27.B2      net (fanout=2)        0.768   count<13>
    SLICE_X11Y27.B       Tilo                  0.259   count<2>
                                                       count[14]_PWR_1_o_equal_1_o<14>1
    SLICE_X11Y28.B5      net (fanout=16)       1.180   count[14]_PWR_1_o_equal_1_o<14>
    SLICE_X11Y28.CLK     Tas                   0.373   count<10>
                                                       Mcount_count_eqn_81
                                                       count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (1.062ns logic, 1.948ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.921ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.320 - 0.336)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_5 to count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.CQ       Tcko                  0.525   count<6>
                                                       count_5
    SLICE_X11Y27.B3      net (fanout=2)        0.584   count<5>
    SLICE_X11Y27.B       Tilo                  0.259   count<2>
                                                       count[14]_PWR_1_o_equal_1_o<14>1
    SLICE_X11Y28.B5      net (fanout=16)       1.180   count[14]_PWR_1_o_equal_1_o<14>
    SLICE_X11Y28.CLK     Tas                   0.373   count<10>
                                                       Mcount_count_eqn_81
                                                       count_8
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (1.157ns logic, 1.764ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lcd_clk (SLICE_X9Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_clk (FF)
  Destination:          lcd_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_clk to lcd_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.198   lcd_clk
                                                       lcd_clk
    SLICE_X9Y27.A6       net (fanout=3)        0.026   lcd_clk
    SLICE_X9Y27.CLK      Tah         (-Th)    -0.215   lcd_clk
                                                       lcd_clk_rstpot
                                                       lcd_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point count_11 (SLICE_X11Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_11 (FF)
  Destination:          count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_11 to count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.AQ      Tcko                  0.198   count<14>
                                                       count_11
    SLICE_X11Y29.A6      net (fanout=17)       0.040   count<11>
    SLICE_X11Y29.CLK     Tah         (-Th)    -0.215   count<14>
                                                       Mcount_count_eqn_111
                                                       count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.413ns logic, 0.040ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point count_10 (SLICE_X11Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_10 (FF)
  Destination:          count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_10 to count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.DQ      Tcko                  0.198   count<10>
                                                       count_10
    SLICE_X11Y28.D6      net (fanout=17)       0.053   count<10>
    SLICE_X11Y28.CLK     Tah         (-Th)    -0.215   count<10>
                                                       Mcount_count_eqn_101
                                                       count_10
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.413ns logic, 0.053ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sys_clk_BUFGP/BUFG/I0
  Logical resource: sys_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: sys_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count<6>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: sys_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: count<6>/SR
  Logical resource: count_3/SR
  Location pin: SLICE_X8Y27.SR
  Clock network: LCD1602_U1/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    3.515|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 361 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   3.515ns{1}   (Maximum frequency: 284.495MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 26 11:55:15 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



