# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pruebaDivider.srcs/sim_1/imports/pruebaDivider/tb.vhd" \

# Do not sort compile order
nosort
