"f0100000.gpio"	,	L_71
gpt3_parents	,	V_46
spear6xx_clk_init	,	F_1
CLCD_CLK_SHIFT	,	V_31
FIRDA_CLK_ENB	,	V_28
"gmac_clk"	,	L_60
HCLK_RATIO_SHIFT	,	V_14
"firda_syn_clk"	,	L_23
USBD_CLK_ENB	,	V_51
"adc_clk"	,	L_68
PERIP1_CLK_ENB	,	V_4
"ssp-pl022.0"	,	L_77
"gpt0_1_syn_clk"	,	L_33
UART_CLK_SYNT	,	V_16
PERIP_CLK_CFG	,	V_19
"fc980000.gpio"	,	L_73
GPT2_CLK_SHIFT	,	V_43
"gpt0"	,	L_35
ARRAY_SIZE	,	F_6
SSP2_CLK_ENB	,	V_69
clk	,	V_1
"uart0"	,	L_19
"i2c_clk"	,	L_62
GPT1_CLK_SHIFT	,	V_39
MCTR_CLK_SHIFT	,	V_54
"clcd_mclk"	,	L_30
MCTR_CLK_MASK	,	V_55
GMAC_CLK_ENB	,	V_60
"usbh.0_clk"	,	L_48
"gpt1_clk"	,	L_37
"clcd_syn_clk"	,	L_28
PRSC0_CLK_CFG	,	V_34
UART1_CLK_ENB	,	V_23
CORE_CLK_CFG	,	V_13
"ssp2_clk"	,	L_80
"designware_udc"	,	L_52
JPEG_CLK_ENB	,	V_62
"pll1_clk"	,	L_9
UART0_CLK_ENB	,	V_22
"gpt3_syn_clk"	,	L_43
"jpeg_clk"	,	L_64
HCLK_RATIO_MASK	,	V_15
"dma_clk"	,	L_56
uart_parents	,	V_18
"usbh0_clk"	,	L_47
"gpt2_mclk"	,	L_40
"fc000000.flash"	,	L_67
I2C_CLK_ENB	,	V_61
USBH0_CLK_ENB	,	V_49
"uart_syn_gclk"	,	L_17
"firda_mclk"	,	L_25
"wdt_clk"	,	L_12
firda_parents	,	V_25
clk_register_fixed_factor	,	F_7
"clcd"	,	L_32
GPIO1_CLK_ENB	,	V_65
"d0080000.serial"	,	L_22
clk1	,	V_2
PLL1_FRQ	,	V_8
"ddr_clk"	,	L_54
SMI_CLK_ENB	,	V_63
PLL1_CTR	,	V_7
_lock	,	V_6
aux_rtbl	,	V_17
PCLK_RATIO_MASK	,	V_57
FSMC_CLK_ENB	,	V_59
SSP1_CLK_ENB	,	V_68
"apb_pclk"	,	L_1
FIRDA_CLK_MASK	,	V_27
"cpu_clk"	,	L_14
"gpt2_clk"	,	L_41
CLCD_CLK_MASK	,	V_32
CLK_IS_ROOT	,	V_3
CLK_SET_RATE_PARENT	,	V_12
"fsmc_clk"	,	L_58
ADC_CLK_ENB	,	V_64
"gpt1_mclk"	,	L_36
__init	,	T_1
ddr_parents	,	V_52
PLL_CLK_CFG	,	V_53
"d0000000.serial"	,	L_20
"gpio0_clk"	,	L_70
GPT1_CLK_ENB	,	V_40
"usbd_clk"	,	L_51
GPT3_CLK_ENB	,	V_48
"uart_syn_clk"	,	L_16
"smi_clk"	,	L_66
clk_register_gpt	,	F_11
PRSC2_CLK_CFG	,	V_45
DMA_CLK_ENB	,	V_58
"ahb_clk"	,	L_15
UART_CLK_SHIFT	,	V_20
"clcd_syn_gclk"	,	L_29
clk_register_clkdev	,	F_3
gpt_rtbl	,	V_35
USBH1_CLK_ENB	,	V_50
"gpt2_syn_clk"	,	L_39
PCLK_RATIO_SHIFT	,	V_56
"rtc_spear"	,	L_4
"pll3_clk"	,	L_6
"d1800000.flash"	,	L_59
"gpio2_clk"	,	L_74
pll_rtbl	,	V_9
clk_register_aux	,	F_9
"firda_syn_gclk"	,	L_24
UART_CLK_MASK	,	V_21
FIRDA_CLK_SYNT	,	V_24
"adc"	,	L_69
SSP0_CLK_ENB	,	V_67
"ssp0_clk"	,	L_76
"firda_clk"	,	L_26
"gpio1_clk"	,	L_72
"gpt0_mclk"	,	L_34
gpt0_1_parents	,	V_36
FIRDA_CLK_SHIFT	,	V_26
CLCD_CLK_SYNT	,	V_29
"d8100000.gpio"	,	L_75
"vco1_clk"	,	L_8
"gpt3_mclk"	,	L_44
clk_register_vco_pll	,	F_5
"pll2_clk"	,	L_11
clk_register_mux	,	F_10
"osc_30m_clk"	,	L_3
"gpt3"	,	L_46
"ahbmult2_clk"	,	L_53
"clcd_clk"	,	L_31
"e0800000.ethernet"	,	L_61
"vco2_clk"	,	L_10
clcd_parents	,	V_30
gpt2_parents	,	V_42
"gpt3_clk"	,	L_45
"uart1"	,	L_21
GPT2_CLK_ENB	,	V_44
"apb_clk"	,	L_55
"wdt"	,	L_13
clk_register_divider	,	F_8
GPT0_CLK_SHIFT	,	V_37
"rtc-spear"	,	L_5
clk_register_gate	,	F_4
"jpeg"	,	L_65
"ssp-pl022.2"	,	L_81
"ssp1_clk"	,	L_78
"usbh.1_clk"	,	L_50
"osc_32k_clk"	,	L_2
"uart_mclk"	,	L_18
"gpt2"	,	L_42
CLCD_CLK_ENB	,	V_33
GPT_CLK_MASK	,	V_38
"usbh1_clk"	,	L_49
"firda"	,	L_27
GPIO2_CLK_ENB	,	V_66
"osc_24m_clk"	,	L_7
RTC_CLK_ENB	,	V_5
PLL2_CTR	,	V_10
"fc400000.dma"	,	L_57
"ssp-pl022.1"	,	L_79
"d0200000.i2c"	,	L_63
PRSC1_CLK_CFG	,	V_41
GPT3_CLK_SHIFT	,	V_47
PLL2_FRQ	,	V_11
clk_register_fixed_rate	,	F_2
"gpt1"	,	L_38
