// Seed: 1255535867
module module_0 ();
  module_2 modCall_1 ();
endmodule
module module_1;
  parameter id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
macromodule module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_5, id_6 = id_6, id_7;
  initial id_5 <= 1;
  wire id_8;
  module_2 modCall_1 ();
  wire id_9, id_10;
endmodule
module module_4 (
    id_1
);
  input wire id_1;
  uwire id_2, id_3, id_4;
  module_2 modCall_1 ();
  assign id_2 = 1;
  wire id_5, id_6;
endmodule
