@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT529 :"c:\lscc\ulx3s-passthru\rtl\ulx3s_v20_passthru_wifi.vhd":137:6:137:7|Found inferred clock ulx3s_passthru_wifi|clk_25mhz which controls 28 sequential elements including R_prog_release[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\lscc\ulx3s-passthru\rtl\ulx3s_v20_passthru_wifi.vhd":151:4:151:5|Found inferred clock ulx3s_passthru_wifi|sd_clk which controls 8 sequential elements including R_spi_miso[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
