#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55c151a86840 .scope module, "fifo_single_read_tb" "fifo_single_read_tb" 2 3;
 .timescale -9 -12;
P_0x55c151a2c620 .param/l "CLK_PERIOD" 0 2 8, +C4<00000000000000000000000000001010>;
P_0x55c151a2c660 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x55c151a2c6a0 .param/l "DEPTH" 0 2 7, +C4<00000000000000000000000000001000>;
v0x55c151ac7020_0 .net "almost_full", 0 0, L_0x55c151ada090;  1 drivers
v0x55c151ac7110_0 .var "clk", 0 0;
v0x55c151ac71b0_0 .net "empty", 0 0, L_0x55c151ad99a0;  1 drivers
v0x55c151ac72b0_0 .net "full", 0 0, L_0x55c151a89600;  1 drivers
v0x55c151ac7380_0 .net "rd_data", 7 0, L_0x55c151a8c9a0;  1 drivers
v0x55c151ac7420_0 .var "rd_en", 0 0;
v0x55c151ac7510_0 .var "rst_n", 0 0;
v0x55c151ac75b0_0 .var "wr_data", 7 0;
v0x55c151ac76a0_0 .var "wr_en", 0 0;
S_0x55c151a84770 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 71, 2 71 0, S_0x55c151a86840;
 .timescale -9 -12;
v0x55c151a2b290_0 .var/i "i", 31 0;
S_0x55c151ab16d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 83, 2 83 0, S_0x55c151a86840;
 .timescale -9 -12;
v0x55c151a5df30_0 .var/i "i", 31 0;
S_0x55c151ab1910 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 94, 2 94 0, S_0x55c151a86840;
 .timescale -9 -12;
v0x55c151a5e030_0 .var/i "i", 31 0;
S_0x55c151ab1b30 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 111, 2 111 0, S_0x55c151a86840;
 .timescale -9 -12;
v0x55c151a5f4d0_0 .var/i "i", 31 0;
S_0x55c151ab1d70 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 2 120, 2 120 0, S_0x55c151a86840;
 .timescale -9 -12;
v0x55c151a8d550_0 .var/i "i", 31 0;
S_0x55c151ab2000 .scope module, "dut" "fifo_single_read" 2 27, 3 3 0, S_0x55c151a86840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "rd_data";
    .port_info 1 /OUTPUT 1 "empty";
    .port_info 2 /OUTPUT 1 "full";
    .port_info 3 /OUTPUT 1 "almost_full";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /INPUT 1 "rst_n";
    .port_info 8 /INPUT 1 "clk";
P_0x55c151a88f70 .param/l "ADDR_WIDTH" 1 3 19, +C4<00000000000000000000000000000011>;
P_0x55c151a88fb0 .param/l "ALMOST_FULL_THRES" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x55c151a88ff0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x55c151a89030 .param/l "DEPTH" 0 3 5, +C4<00000000000000000000000000001000>;
L_0x55c151ad8b60 .functor XOR 1, L_0x55c151ad8d10, L_0x55c151ad8ec0, C4<0>, C4<0>;
L_0x55c151a89600 .functor AND 1, L_0x55c151ad8bd0, L_0x55c151ad8b60, C4<1>, C4<1>;
L_0x55c151a8bc00 .functor NOT 1, L_0x55c151ad8b60, C4<0>, C4<0>, C4<0>;
L_0x55c151ad99a0 .functor AND 1, L_0x55c151ad8bd0, L_0x55c151a8bc00, C4<1>, C4<1>;
L_0x55c151ada090 .functor AND 1, L_0x55c151ad9b80, L_0x55c151ad9ec0, C4<1>, C4<1>;
v0x55c151ac4c00_0 .net *"_ivl_0", 7 0, L_0x55c151ad80d0;  1 drivers
L_0x7f00664b4138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c151ac4d00_0 .net/2u *"_ivl_12", 0 0, L_0x7f00664b4138;  1 drivers
v0x55c151ac4de0_0 .net *"_ivl_15", 2 0, L_0x55c151ad8730;  1 drivers
L_0x7f00664b4180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c151ac4ea0_0 .net/2u *"_ivl_18", 0 0, L_0x7f00664b4180;  1 drivers
v0x55c151ac4f80_0 .net *"_ivl_21", 2 0, L_0x55c151ad89a0;  1 drivers
v0x55c151ac5060_0 .net *"_ivl_27", 0 0, L_0x55c151ad8d10;  1 drivers
v0x55c151ac5140_0 .net *"_ivl_29", 0 0, L_0x55c151ad8ec0;  1 drivers
v0x55c151ac5220_0 .net/s *"_ivl_32", 4 0, L_0x55c151ad8ff0;  1 drivers
v0x55c151ac5300_0 .net/s *"_ivl_34", 4 0, L_0x55c151ad9120;  1 drivers
L_0x7f00664b41c8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55c151ac5470_0 .net/2s *"_ivl_38", 31 0, L_0x7f00664b41c8;  1 drivers
v0x55c151ac5550_0 .net *"_ivl_4", 1 0, L_0x55c151ad8210;  1 drivers
v0x55c151ac5630_0 .net/s *"_ivl_40", 31 0, L_0x55c151ad93d0;  1 drivers
v0x55c151ac5710_0 .net/s *"_ivl_42", 31 0, L_0x55c151ad94c0;  1 drivers
v0x55c151ac57f0_0 .net *"_ivl_50", 0 0, L_0x55c151a8bc00;  1 drivers
v0x55c151ac58d0_0 .net/s *"_ivl_54", 31 0, L_0x55c151ad9a90;  1 drivers
L_0x7f00664b4210 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55c151ac59b0_0 .net/2s *"_ivl_56", 31 0, L_0x7f00664b4210;  1 drivers
v0x55c151ac5a90_0 .net *"_ivl_58", 0 0, L_0x55c151ad9b80;  1 drivers
v0x55c151ac5c60_0 .net/s *"_ivl_60", 31 0, L_0x55c151ad9d90;  1 drivers
L_0x7f00664b4258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c151ac5d40_0 .net/2s *"_ivl_62", 31 0, L_0x7f00664b4258;  1 drivers
v0x55c151ac5e20_0 .net *"_ivl_64", 0 0, L_0x55c151ad9ec0;  1 drivers
v0x55c151ac5ee0_0 .net/s "addr_diff_1", 4 0, L_0x55c151ad91c0;  1 drivers
v0x55c151ac5fc0_0 .net/s "addr_diff_2", 4 0, L_0x55c151ad9330;  1 drivers
v0x55c151ac60a0_0 .net/s "addr_diff_3", 4 0, L_0x55c151ad9700;  1 drivers
v0x55c151ac6180_0 .net "addr_eq", 0 0, L_0x55c151ad8bd0;  1 drivers
v0x55c151ac6240_0 .net "almost_full", 0 0, L_0x55c151ada090;  alias, 1 drivers
v0x55c151ac6300_0 .net "clk", 0 0, v0x55c151ac7110_0;  1 drivers
v0x55c151ac63a0_0 .net "cnt_overlap", 0 0, L_0x55c151ad8b60;  1 drivers
v0x55c151ac6460_0 .net "empty", 0 0, L_0x55c151ad99a0;  alias, 1 drivers
v0x55c151ac6520_0 .net "full", 0 0, L_0x55c151a89600;  alias, 1 drivers
v0x55c151ac65e0_0 .net/s "rd_addr", 3 0, L_0x55c151ad8a40;  1 drivers
v0x55c151ac66c0_0 .net "rd_cnt", 3 0, L_0x55c151ad7fb0;  1 drivers
v0x55c151ac67a0_0 .net "rd_data", 7 0, L_0x55c151a8c9a0;  alias, 1 drivers
v0x55c151ac6860_0 .net "rd_en", 0 0, v0x55c151ac7420_0;  1 drivers
v0x55c151ac6b40_0 .net "rst_n", 0 0, v0x55c151ac7510_0;  1 drivers
v0x55c151ac6be0_0 .net/s "wr_addr", 3 0, L_0x55c151ad87d0;  1 drivers
v0x55c151ac6c80_0 .net "wr_cnt", 3 0, L_0x55c151ad7f10;  1 drivers
v0x55c151ac6d60_0 .net "wr_data", 7 0, v0x55c151ac75b0_0;  1 drivers
v0x55c151ac6e20_0 .net "wr_en", 0 0, v0x55c151ac76a0_0;  1 drivers
L_0x55c151ad7f10 .part L_0x55c151ad80d0, 4, 4;
L_0x55c151ad7fb0 .part L_0x55c151ad80d0, 0, 4;
L_0x55c151ad80d0 .concat [ 4 4 0 0], L_0x55c151ac77d0, L_0x55c151ad7b30;
L_0x55c151ad8210 .concat [ 1 1 0 0], v0x55c151ac7420_0, v0x55c151ac76a0_0;
L_0x55c151ad82e0 .part L_0x55c151ad8210, 0, 1;
L_0x55c151ad83d0 .part L_0x55c151ad8210, 1, 1;
L_0x55c151ad84b0 .part L_0x55c151ad7f10, 0, 3;
L_0x55c151ad85a0 .part L_0x55c151ad7fb0, 0, 3;
L_0x55c151ad8730 .part L_0x55c151ad7f10, 0, 3;
L_0x55c151ad87d0 .concat [ 3 1 0 0], L_0x55c151ad8730, L_0x7f00664b4138;
L_0x55c151ad89a0 .part L_0x55c151ad7fb0, 0, 3;
L_0x55c151ad8a40 .concat [ 3 1 0 0], L_0x55c151ad89a0, L_0x7f00664b4180;
L_0x55c151ad8bd0 .cmp/eq 4, L_0x55c151ad87d0, L_0x55c151ad8a40;
L_0x55c151ad8d10 .part L_0x55c151ad7f10, 3, 1;
L_0x55c151ad8ec0 .part L_0x55c151ad7fb0, 3, 1;
L_0x55c151ad8ff0 .extend/s 5, L_0x55c151ad8a40;
L_0x55c151ad9120 .extend/s 5, L_0x55c151ad87d0;
L_0x55c151ad91c0 .arith/sub 5, L_0x55c151ad8ff0, L_0x55c151ad9120;
L_0x55c151ad93d0 .extend/s 32, L_0x55c151ad91c0;
L_0x55c151ad94c0 .arith/sum 32, L_0x7f00664b41c8, L_0x55c151ad93d0;
L_0x55c151ad9330 .part L_0x55c151ad94c0, 0, 5;
L_0x55c151ad9700 .functor MUXZ 5, L_0x55c151ad9330, L_0x55c151ad91c0, L_0x55c151ad8b60, C4<>;
L_0x55c151ad9a90 .extend/s 32, L_0x55c151ad9700;
L_0x55c151ad9b80 .cmp/ge.s 32, L_0x7f00664b4210, L_0x55c151ad9a90;
L_0x55c151ad9d90 .extend/s 32, L_0x55c151ad9700;
L_0x55c151ad9ec0 .cmp/ne 32, L_0x55c151ad9d90, L_0x7f00664b4258;
S_0x55c151ab24b0 .scope module, "u_bram" "block_ram_single_port" 3 38, 4 3 0, S_0x55c151ab2000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "rd_data";
    .port_info 1 /INPUT 8 "wr_data";
    .port_info 2 /INPUT 3 "wr_addr";
    .port_info 3 /INPUT 3 "rd_addr";
    .port_info 4 /INPUT 1 "wr_en";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /INPUT 1 "clk";
P_0x55c151a89080 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x55c151a890c0 .param/l "DEPTH" 0 4 5, +C4<00000000000000000000000000001000>;
P_0x55c151a89100 .param/str "OUTPUT_REGISTER" 0 4 7, "false";
P_0x55c151a89140 .param/str "RAM_STYLE" 0 4 6, "auto";
v0x55c151a896f0_0 .net "clk", 0 0, v0x55c151ac7110_0;  alias, 1 drivers
v0x55c151a89790 .array "ram", 7 0, 7 0;
v0x55c151ac2b60_0 .net "rd_addr", 2 0, L_0x55c151ad85a0;  1 drivers
v0x55c151ac2c50_0 .net "rd_data", 7 0, L_0x55c151a8c9a0;  alias, 1 drivers
v0x55c151ac2d30_0 .var "rd_data_reg", 7 0;
v0x55c151ac2e60_0 .net "rd_en", 0 0, v0x55c151ac7420_0;  alias, 1 drivers
v0x55c151ac2f20_0 .net "wr_addr", 2 0, L_0x55c151ad84b0;  1 drivers
v0x55c151ac3000_0 .net "wr_data", 7 0, v0x55c151ac75b0_0;  alias, 1 drivers
v0x55c151ac30e0_0 .net "wr_en", 0 0, v0x55c151ac76a0_0;  alias, 1 drivers
E_0x55c151a7e230 .event posedge, v0x55c151a896f0_0;
S_0x55c151ab28d0 .scope generate, "gen1" "gen1" 4 51, 4 51 0, S_0x55c151ab24b0;
 .timescale -9 -12;
L_0x55c151a8c9a0 .functor BUFZ 8, v0x55c151ac2d30_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x55c151ac3280 .scope module, "u_cnt[0]" "fifo_counter" 3 26, 5 3 0, S_0x55c151ab2000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "cnt";
    .port_info 1 /INPUT 1 "cnt_en";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "clk";
P_0x55c151a93010 .param/l "ADDR_WIDTH" 1 5 12, +C4<00000000000000000000000000000011>;
P_0x55c151a93050 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0x55c151ac3600_0 .net *"_ivl_2", 31 0, L_0x55c151ac7870;  1 drivers
L_0x7f00664b4018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c151ac3700_0 .net *"_ivl_5", 28 0, L_0x7f00664b4018;  1 drivers
L_0x7f00664b4060 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55c151ac37e0_0 .net/2u *"_ivl_6", 31 0, L_0x7f00664b4060;  1 drivers
v0x55c151ac38d0_0 .net "at_limit", 0 0, L_0x55c151ad79c0;  1 drivers
v0x55c151ac3990_0 .net "clk", 0 0, v0x55c151ac7110_0;  alias, 1 drivers
v0x55c151ac3a80_0 .net "cnt", 3 0, L_0x55c151ac77d0;  1 drivers
v0x55c151ac3b40_0 .net "cnt_en", 0 0, L_0x55c151ad82e0;  1 drivers
v0x55c151ac3c00_0 .var "cnt_low", 2 0;
v0x55c151ac3ce0_0 .var "cnt_msb", 0 0;
v0x55c151ac3da0_0 .net "rst_n", 0 0, v0x55c151ac7510_0;  alias, 1 drivers
E_0x55c151a7e860/0 .event negedge, v0x55c151ac3da0_0;
E_0x55c151a7e860/1 .event posedge, v0x55c151a896f0_0;
E_0x55c151a7e860 .event/or E_0x55c151a7e860/0, E_0x55c151a7e860/1;
L_0x55c151ac77d0 .concat [ 3 1 0 0], v0x55c151ac3c00_0, v0x55c151ac3ce0_0;
L_0x55c151ac7870 .concat [ 3 29 0 0], v0x55c151ac3c00_0, L_0x7f00664b4018;
L_0x55c151ad79c0 .cmp/eq 32, L_0x55c151ac7870, L_0x7f00664b4060;
S_0x55c151ac3f10 .scope module, "u_cnt[1]" "fifo_counter" 3 26, 5 3 0, S_0x55c151ab2000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "cnt";
    .port_info 1 /INPUT 1 "cnt_en";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "clk";
P_0x55c151ac40c0 .param/l "ADDR_WIDTH" 1 5 12, +C4<00000000000000000000000000000011>;
P_0x55c151ac4100 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0x55c151ac4310_0 .net *"_ivl_2", 31 0, L_0x55c151ad7c00;  1 drivers
L_0x7f00664b40a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c151ac43f0_0 .net *"_ivl_5", 28 0, L_0x7f00664b40a8;  1 drivers
L_0x7f00664b40f0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55c151ac44d0_0 .net/2u *"_ivl_6", 31 0, L_0x7f00664b40f0;  1 drivers
v0x55c151ac45c0_0 .net "at_limit", 0 0, L_0x55c151ad7da0;  1 drivers
v0x55c151ac4680_0 .net "clk", 0 0, v0x55c151ac7110_0;  alias, 1 drivers
v0x55c151ac47c0_0 .net "cnt", 3 0, L_0x55c151ad7b30;  1 drivers
v0x55c151ac48a0_0 .net "cnt_en", 0 0, L_0x55c151ad83d0;  1 drivers
v0x55c151ac4960_0 .var "cnt_low", 2 0;
v0x55c151ac4a40_0 .var "cnt_msb", 0 0;
v0x55c151ac4b00_0 .net "rst_n", 0 0, v0x55c151ac7510_0;  alias, 1 drivers
L_0x55c151ad7b30 .concat [ 3 1 0 0], v0x55c151ac4960_0, v0x55c151ac4a40_0;
L_0x55c151ad7c00 .concat [ 3 29 0 0], v0x55c151ac4960_0, L_0x7f00664b40a8;
L_0x55c151ad7da0 .cmp/eq 32, L_0x55c151ad7c00, L_0x7f00664b40f0;
    .scope S_0x55c151ac3280;
T_0 ;
    %wait E_0x55c151a7e860;
    %load/vec4 v0x55c151ac3da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 3;
    %assign/vec4 v0x55c151ac3c00_0, 0;
    %assign/vec4 v0x55c151ac3ce0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c151ac3b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55c151ac38d0_0;
    %load/vec4 v0x55c151ac3ce0_0;
    %xor;
    %assign/vec4 v0x55c151ac3ce0_0, 0;
    %load/vec4 v0x55c151ac38d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x55c151ac3c00_0;
    %addi 1, 0, 3;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0x55c151ac3c00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c151ac3f10;
T_1 ;
    %wait E_0x55c151a7e860;
    %load/vec4 v0x55c151ac4b00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 3;
    %assign/vec4 v0x55c151ac4960_0, 0;
    %assign/vec4 v0x55c151ac4a40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c151ac48a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55c151ac45c0_0;
    %load/vec4 v0x55c151ac4a40_0;
    %xor;
    %assign/vec4 v0x55c151ac4a40_0, 0;
    %load/vec4 v0x55c151ac45c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x55c151ac4960_0;
    %addi 1, 0, 3;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v0x55c151ac4960_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c151ab24b0;
T_2 ;
    %wait E_0x55c151a7e230;
    %load/vec4 v0x55c151ac30e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55c151ac3000_0;
    %load/vec4 v0x55c151ac2f20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c151a89790, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c151ab24b0;
T_3 ;
    %wait E_0x55c151a7e230;
    %load/vec4 v0x55c151ac2e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55c151ac2b60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c151a89790, 4;
    %assign/vec4 v0x55c151ac2d30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c151ac2d30_0;
    %assign/vec4 v0x55c151ac2d30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c151a86840;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x55c151ac7110_0;
    %inv;
    %store/vec4 v0x55c151ac7110_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c151a86840;
T_5 ;
    %vpi_call 2 46 "$monitor", "Time=%0t, wr_en=%b, rd_en=%b, wr_data=%h, rd_data=%h, empty=%b, full=%b, almost_full=%b", $time, v0x55c151ac76a0_0, v0x55c151ac7420_0, v0x55c151ac75b0_0, v0x55c151ac7380_0, v0x55c151ac71b0_0, v0x55c151ac72b0_0, v0x55c151ac7020_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55c151a86840;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c151ac7110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c151ac7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c151ac76a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c151ac7420_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c151ac75b0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c151ac7510_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 64 "$display", "1. Ki\341\273\203m tra tr\341\272\241ng th\303\241i sau reset" {0 0 0};
    %load/vec4 v0x55c151ac71b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 2 65 "$display", "PASS: FIFO r\341\273\227ng sau reset" {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call 2 66 "$display", "FAIL: FIFO kh\303\264ng r\341\273\227ng sau reset" {0 0 0};
T_6.1 ;
    %vpi_call 2 69 "$display", "2. Ghi d\341\273\257 li\341\273\207u v\303\240o FIFO \304\221\341\272\277n khi \304\221\341\272\247y" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c151ac76a0_0, 0, 1;
    %fork t_1, S_0x55c151a84770;
    %jmp t_0;
    .scope S_0x55c151a84770;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c151a2b290_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55c151a2b290_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.3, 5;
    %load/vec4 v0x55c151a2b290_0;
    %pad/s 8;
    %store/vec4 v0x55c151ac75b0_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x55c151a2b290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c151a2b290_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0x55c151a86840;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c151ac76a0_0, 0, 1;
    %load/vec4 v0x55c151ac72b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %vpi_call 2 77 "$display", "PASS: FIFO \304\221\341\272\247y sau khi ghi %0d ph\341\272\247n t\341\273\255", P_0x55c151a2c6a0 {0 0 0};
    %jmp T_6.5;
T_6.4 ;
    %vpi_call 2 78 "$display", "FAIL: FIFO kh\303\264ng \304\221\341\272\247y sau khi ghi %0d ph\341\272\247n t\341\273\255", P_0x55c151a2c6a0 {0 0 0};
T_6.5 ;
    %vpi_call 2 81 "$display", "3. \304\220\341\273\215c d\341\273\257 li\341\273\207u t\341\273\253 FIFO" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c151ac7420_0, 0, 1;
    %fork t_3, S_0x55c151ab16d0;
    %jmp t_2;
    .scope S_0x55c151ab16d0;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c151a5df30_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x55c151a5df30_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.7, 5;
    %delay 10000, 0;
    %vpi_call 2 85 "$display", "\304\220\341\273\215c d\341\273\257 li\341\273\207u th\341\273\251 %0d: %h", v0x55c151a5df30_0, v0x55c151ac7380_0 {0 0 0};
    %load/vec4 v0x55c151a5df30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c151a5df30_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %end;
    .scope S_0x55c151a86840;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c151ac7420_0, 0, 1;
    %load/vec4 v0x55c151ac71b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %vpi_call 2 89 "$display", "PASS: FIFO r\341\273\227ng sau khi \304\221\341\273\215c h\341\272\277t" {0 0 0};
    %jmp T_6.9;
T_6.8 ;
    %vpi_call 2 90 "$display", "FAIL: FIFO kh\303\264ng r\341\273\227ng sau khi \304\221\341\273\215c h\341\272\277t" {0 0 0};
T_6.9 ;
    %vpi_call 2 93 "$display", "4. Ghi v\303\240 \304\221\341\273\215c \304\221an xen" {0 0 0};
    %fork t_5, S_0x55c151ab1910;
    %jmp t_4;
    .scope S_0x55c151ab1910;
t_5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c151a5e030_0, 0, 32;
T_6.10 ;
    %load/vec4 v0x55c151a5e030_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.11, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c151ac76a0_0, 0, 1;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x55c151a5e030_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x55c151ac75b0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c151ac76a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c151ac7420_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c151ac7420_0, 0, 1;
    %vpi_call 2 105 "$display", "\304\220\341\273\215c d\341\273\257 li\341\273\207u: %h", v0x55c151ac7380_0 {0 0 0};
    %load/vec4 v0x55c151a5e030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c151a5e030_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
    %end;
    .scope S_0x55c151a86840;
t_4 %join;
    %vpi_call 2 109 "$display", "5. Ki\341\273\203m tra t\303\255n hi\341\273\207u almost_full" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c151ac76a0_0, 0, 1;
    %fork t_7, S_0x55c151ab1b30;
    %jmp t_6;
    .scope S_0x55c151ab1b30;
t_7 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c151a5f4d0_0, 0, 32;
T_6.12 ;
    %load/vec4 v0x55c151a5f4d0_0;
    %cmpi/s 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.13, 5;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x55c151a5f4d0_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x55c151ac75b0_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x55c151a5f4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c151a5f4d0_0, 0, 32;
    %jmp T_6.12;
T_6.13 ;
    %end;
    .scope S_0x55c151a86840;
t_6 %join;
    %load/vec4 v0x55c151ac7020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %vpi_call 2 116 "$display", "PASS: FIFO b\303\241o almost_full khi c\303\262n 2 v\341\273\213 tr\303\255 tr\341\273\221ng" {0 0 0};
    %jmp T_6.15;
T_6.14 ;
    %vpi_call 2 117 "$display", "FAIL: FIFO kh\303\264ng b\303\241o almost_full khi c\303\262n 2 v\341\273\213 tr\303\255 tr\341\273\221ng" {0 0 0};
T_6.15 ;
    %fork t_9, S_0x55c151ab1d70;
    %jmp t_8;
    .scope S_0x55c151ab1d70;
t_9 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c151a8d550_0, 0, 32;
T_6.16 ;
    %load/vec4 v0x55c151a8d550_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.17, 5;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x55c151a8d550_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x55c151ac75b0_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x55c151a8d550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c151a8d550_0, 0, 32;
    %jmp T_6.16;
T_6.17 ;
    %end;
    .scope S_0x55c151a86840;
t_8 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c151ac76a0_0, 0, 1;
    %vpi_call 2 127 "$display", "K\341\272\277t th\303\272c m\303\264 ph\341\273\217ng" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "fifo_single_read.v";
    "block_ram_single_port.v";
    "fifo_counter.v";
