Project Information                           d:\maxplus2\max2lib\lab5\res.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 11/09/2010 22:39:51

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

res       EP1800ILC-70     31       0        2       23          47 %
res1      EP910ILC-12      14       5        0       15          62 %
res2      EP1800ILC-70     31       0        2       22          45 %
res3      EP1800ILC-70     31       0        2       23          47 %
res4      EP1800ILC-70     31       0        2       23          47 %
res5      EP1800ILC-70     27       12       0       20          41 %
res6      EP1800ILC-70     31       0        2       23          47 %
res7      EP1800ILC-70     31       0        2       22          45 %
res8      EP1800ILC-70     31       0        2       22          45 %
res9      EP910ILC-12      17       7        0       17          70 %
res10     EP1800ILC-70     31       4        2       30          62 %

TOTAL:                     306      28       16      240         50 %

User Pins:                 15       0        16 



Project Information                           d:\maxplus2\max2lib\lab5\res.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                           d:\maxplus2\max2lib\lab5\res.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'P7'
Connect: {res6@57,      res5@58}

For node name 'P6'
Connect: {res@57,       res5@59}

For node name 'P5'
Connect: {res8@57,      res5@44}

For node name 'P4'
Connect: {res7@57,      res10@65}

For node name 'P3'
Connect: {res10@44,     res5@19}

For node name 'P2'
Connect: {res3@57,      res5@60}

For node name 'P1'
Connect: {res4@57,      res5@47}

For node name 'P0'
Connect: {res2@57,      res9@29}

For node name 'Q7'
Connect: {res6@58,      res5@46}

For node name 'Q6'
Connect: {res@58,       res5@62}

For node name 'Q5'
Connect: {res8@58,      res5@45}

For node name 'Q4'
Connect: {res7@58,      res10@66}

For node name 'Q3'
Connect: {res10@45,     res5@57}

For node name 'Q2'
Connect: {res3@58,      res5@61}

For node name 'Q1'
Connect: {res4@58,      res5@36}

For node name 'Q0'
Connect: {res2@58,      res9@30}

For node name 'AP5'
Connect: {res6@48,      res2@48,      res4@48,      res3@48,      res7@48,
          res8@48,      res@48,       res9@25,      res5@48,      res1@25,
          res10@48}

For node name 'AP4'
Connect: {res6@49,      res2@49,      res4@49,      res3@49,      res7@49,
          res8@49,      res@49,       res9@26,      res5@49,      res1@26,
          res10@49}

For node name 'AP3'
Connect: {res6@50,      res2@50,      res4@50,      res3@50,      res7@50,
          res8@50,      res@50,       res9@27,      res5@50,      res1@27,
          res10@50}

For node name 'AP2'
Connect: {res6@54,      res2@54,      res4@54,      res3@54,      res7@54,
          res8@54,      res@54,       res9@41,      res5@54,      res1@41,
          res10@54}

For node name 'WP'
Connect: {res6@51,      res2@51,      res4@51,      res3@51,      res7@51,
          res8@51,      res@51,       res9@31,      res5@51,      res1@28,
          res10@51}

For node name 'AQ5'
Connect: {res6@14,      res2@14,      res4@14,      res3@14,      res7@14,
          res8@14,      res@14,       res9@3,       res5@14,      res1@3,
          res10@14}

For node name 'AQ4'
Connect: {res6@15,      res2@15,      res4@15,      res3@15,      res7@15,
          res8@15,      res@15,       res9@4,       res5@15,      res1@4,
          res10@15}

For node name 'AQ3'
Connect: {res6@16,      res2@16,      res4@16,      res3@16,      res7@16,
          res8@16,      res@16,       res9@5,       res5@16,      res1@5,
          res10@16}

For node name 'AQ2'
Connect: {res6@20,      res2@20,      res4@20,      res3@20,      res7@20,
          res8@20,      res@20,       res9@19,      res5@20,      res1@19,
          res10@20}

For node name 'AQ1'
Connect: {res6@21,      res2@21,      res4@21,      res3@21,      res7@21,
          res8@21,      res@21,       res9@20,      res5@21,      res1@20,
          res10@21}

For node name 'AQ0'
Connect: {res6@22,      res2@22,      res4@22,      res3@22,      res7@22,
          res8@22,      res@22,       res9@21,      res5@22,      res1@21,
          res10@22}

For node name 'WQ'
Connect: {res6@53,      res2@53,      res4@53,      res3@53,      res7@53,
          res8@53,      res@53,       res9@32,      res5@53,      res1@29,
          res10@53}

For node name 'AP1'
Connect: {res6@55,      res2@55,      res4@55,      res3@55,      res7@55,
          res8@55,      res@55,       res9@42,      res5@55,      res1@42,
          res10@55}

For node name 'AP0'
Connect: {res6@56,      res2@56,      res4@56,      res3@56,      res7@56,
          res8@56,      res@56,       res9@43,      res5@56,      res1@43,
          res10@56}

For node name 'CLK'
Connect: {res6@17,      res9@28,      res2@17,      res4@17,      res3@17,
          res10@17,     res7@17,      res8@17,      res@17,       res5@17}

Connect: {res5@68,      res6@19}

Connect: {res5@67,      res@19}

Connect: {res5@42,      res8@19}

Connect: {res5@66,      res8@47}

Connect: {res10@68,     res7@19}

Connect: {res10@67,     res7@68}

Connect: {res5@64,      res10@43}

Connect: {res5@41,      res10@19}

Connect: {res5@63,      res3@19}

Connect: {res5@40,      res4@19}

Connect: {res9@36,      res2@19}

Connect: {res9@35,      res2@68}

Connect: {res1@18,      res2@36,      res4@60,      res3@2,       res10@61,
          res7@60,      res8@60,      res@2,        res6@2}

Connect: {res10@34,     res2@2,       res4@2,       res3@60,      res7@27,
          res8@36,      res@60,       res6@60}

Connect: {res1@16,      res2@37,      res4@27,      res3@3,       res10@47,
          res7@36,      res8@37,      res@3,        res6@3}

Connect: {res5@43,      res2@3,       res4@59,      res3@27,      res10@62,
          res7@59,      res@27,       res6@27}

Connect: {res5@65,      res2@59,      res4@68,      res7@13}

Connect: {res1@40,      res2@4,       res4@36,      res3@28,      res10@63,
          res7@2,       res8@59,      res@28,       res6@28}

Connect: {res5@34,      res2@5,       res4@3,       res3@4,       res10@2,
          res7@37,      res8@68,      res@4,        res6@4}

Connect: {res10@33,     res2@38,      res4@37,      res3@29,      res7@38,
          res8@2,       res@29,       res6@29}

Connect: {res1@38,      res2@27,      res4@28,      res3@59,      res10@31,
          res7@39,      res8@27,      res@59,       res6@59}

Connect: {res9@18,      res2@39,      res4@29,      res3@36,      res10@13,
          res8@28,      res@36,       res6@36}

Connect: {res9@16,      res2@26,      res4@4,       res3@30,      res10@32,
          res7@28,      res8@3,       res@30,       res6@30}

Connect: {res9@40,      res2@60,      res4@38,      res3@68,      res10@3,
          res7@3,       res8@4,       res@68,       res6@68}

Connect: {res9@38,      res4@39,      res3@5,       res10@46,     res7@29,
          res8@29,      res@5,        res6@5}

Connect: {res5@10,      res2@28,      res3@37,      res7@4,       res8@30,
          res@37,       res6@37}

Connect: {res1@37,      res2@29,      res4@30,      res3@38,      res10@64,
          res8@38,      res@38,       res6@38}

Connect: {res9@37,      res4@5,       res3@39,      res10@4,      res7@30,
          res8@5,       res@39,       res6@39}


Project Information                           d:\maxplus2\max2lib\lab5\res.rpt

** FILE HIERARCHY **



|dc4:8|
|dc4:9|
|out8_8:24|
|out8_8:24|out8_4:13|
|out8_8:24|out8_4:13|out:1|
|out8_8:24|out8_4:13|out:22|
|out8_8:24|out8_4:13|out:21|
|out8_8:24|out8_4:13|out:20|
|out8_8:24|out8_4:13|out:19|
|out8_8:24|out8_4:13|out:18|
|out8_8:24|out8_4:13|out:17|
|out8_8:24|out8_4:13|out:16|
|out8_8:24|out8_4:16|
|out8_8:24|out8_4:16|out:1|
|out8_8:24|out8_4:16|out:22|
|out8_8:24|out8_4:16|out:21|
|out8_8:24|out8_4:16|out:20|
|out8_8:24|out8_4:16|out:19|
|out8_8:24|out8_4:16|out:18|
|out8_8:24|out8_4:16|out:17|
|out8_8:24|out8_4:16|out:16|
|out8_8:24|out8_4:15|
|out8_8:24|out8_4:15|out:1|
|out8_8:24|out8_4:15|out:22|
|out8_8:24|out8_4:15|out:21|
|out8_8:24|out8_4:15|out:20|
|out8_8:24|out8_4:15|out:19|
|out8_8:24|out8_4:15|out:18|
|out8_8:24|out8_4:15|out:17|
|out8_8:24|out8_4:15|out:16|
|out8_8:24|out8_4:14|
|out8_8:24|out8_4:14|out:1|
|out8_8:24|out8_4:14|out:22|
|out8_8:24|out8_4:14|out:21|
|out8_8:24|out8_4:14|out:20|
|out8_8:24|out8_4:14|out:19|
|out8_8:24|out8_4:14|out:18|
|out8_8:24|out8_4:14|out:17|
|out8_8:24|out8_4:14|out:16|
|out8_8:32|
|out8_8:32|out8_4:13|
|out8_8:32|out8_4:13|out:1|
|out8_8:32|out8_4:13|out:22|
|out8_8:32|out8_4:13|out:21|
|out8_8:32|out8_4:13|out:20|
|out8_8:32|out8_4:13|out:19|
|out8_8:32|out8_4:13|out:18|
|out8_8:32|out8_4:13|out:17|
|out8_8:32|out8_4:13|out:16|
|out8_8:32|out8_4:16|
|out8_8:32|out8_4:16|out:1|
|out8_8:32|out8_4:16|out:22|
|out8_8:32|out8_4:16|out:21|
|out8_8:32|out8_4:16|out:20|
|out8_8:32|out8_4:16|out:19|
|out8_8:32|out8_4:16|out:18|
|out8_8:32|out8_4:16|out:17|
|out8_8:32|out8_4:16|out:16|
|out8_8:32|out8_4:15|
|out8_8:32|out8_4:15|out:1|
|out8_8:32|out8_4:15|out:22|
|out8_8:32|out8_4:15|out:21|
|out8_8:32|out8_4:15|out:20|
|out8_8:32|out8_4:15|out:19|
|out8_8:32|out8_4:15|out:18|
|out8_8:32|out8_4:15|out:17|
|out8_8:32|out8_4:15|out:16|
|out8_8:32|out8_4:14|
|out8_8:32|out8_4:14|out:1|
|out8_8:32|out8_4:14|out:22|
|out8_8:32|out8_4:14|out:21|
|out8_8:32|out8_4:14|out:20|
|out8_8:32|out8_4:14|out:19|
|out8_8:32|out8_4:14|out:18|
|out8_8:32|out8_4:14|out:17|
|out8_8:32|out8_4:14|out:16|
|d8_4:45|
|d8_4:45|cxcy4:19|
|d8_4:45|d8_1:22|
|d8_4:45|d8_1:22|d1:24|
|d8_4:45|d8_1:22|d1:30|
|d8_4:45|d8_1:22|d1:31|
|d8_4:45|d8_1:22|d1:28|
|d8_4:45|d8_1:22|d1:29|
|d8_4:45|d8_1:22|d1:27|
|d8_4:45|d8_1:22|d1:26|
|d8_4:45|d8_1:22|d1:25|
|d8_4:45|d8_1:25|
|d8_4:45|d8_1:25|d1:24|
|d8_4:45|d8_1:25|d1:30|
|d8_4:45|d8_1:25|d1:31|
|d8_4:45|d8_1:25|d1:28|
|d8_4:45|d8_1:25|d1:29|
|d8_4:45|d8_1:25|d1:27|
|d8_4:45|d8_1:25|d1:26|
|d8_4:45|d8_1:25|d1:25|
|d8_4:45|d8_1:24|
|d8_4:45|d8_1:24|d1:24|
|d8_4:45|d8_1:24|d1:30|
|d8_4:45|d8_1:24|d1:31|
|d8_4:45|d8_1:24|d1:28|
|d8_4:45|d8_1:24|d1:29|
|d8_4:45|d8_1:24|d1:27|
|d8_4:45|d8_1:24|d1:26|
|d8_4:45|d8_1:24|d1:25|
|d8_4:45|d8_1:23|
|d8_4:45|d8_1:23|d1:24|
|d8_4:45|d8_1:23|d1:30|
|d8_4:45|d8_1:23|d1:31|
|d8_4:45|d8_1:23|d1:28|
|d8_4:45|d8_1:23|d1:29|
|d8_4:45|d8_1:23|d1:27|
|d8_4:45|d8_1:23|d1:26|
|d8_4:45|d8_1:23|d1:25|
|d8_4:45|c4:26|
|d8_4:48|
|d8_4:48|cxcy4:19|
|d8_4:48|d8_1:22|
|d8_4:48|d8_1:22|d1:24|
|d8_4:48|d8_1:22|d1:30|
|d8_4:48|d8_1:22|d1:31|
|d8_4:48|d8_1:22|d1:28|
|d8_4:48|d8_1:22|d1:29|
|d8_4:48|d8_1:22|d1:27|
|d8_4:48|d8_1:22|d1:26|
|d8_4:48|d8_1:22|d1:25|
|d8_4:48|d8_1:25|
|d8_4:48|d8_1:25|d1:24|
|d8_4:48|d8_1:25|d1:30|
|d8_4:48|d8_1:25|d1:31|
|d8_4:48|d8_1:25|d1:28|
|d8_4:48|d8_1:25|d1:29|
|d8_4:48|d8_1:25|d1:27|
|d8_4:48|d8_1:25|d1:26|
|d8_4:48|d8_1:25|d1:25|
|d8_4:48|d8_1:24|
|d8_4:48|d8_1:24|d1:24|
|d8_4:48|d8_1:24|d1:30|
|d8_4:48|d8_1:24|d1:31|
|d8_4:48|d8_1:24|d1:28|
|d8_4:48|d8_1:24|d1:29|
|d8_4:48|d8_1:24|d1:27|
|d8_4:48|d8_1:24|d1:26|
|d8_4:48|d8_1:24|d1:25|
|d8_4:48|d8_1:23|
|d8_4:48|d8_1:23|d1:24|
|d8_4:48|d8_1:23|d1:30|
|d8_4:48|d8_1:23|d1:31|
|d8_4:48|d8_1:23|d1:28|
|d8_4:48|d8_1:23|d1:29|
|d8_4:48|d8_1:23|d1:27|
|d8_4:48|d8_1:23|d1:26|
|d8_4:48|d8_1:23|d1:25|
|d8_4:48|c4:26|
|d8_4:47|
|d8_4:47|cxcy4:19|
|d8_4:47|d8_1:22|
|d8_4:47|d8_1:22|d1:24|
|d8_4:47|d8_1:22|d1:30|
|d8_4:47|d8_1:22|d1:31|
|d8_4:47|d8_1:22|d1:28|
|d8_4:47|d8_1:22|d1:29|
|d8_4:47|d8_1:22|d1:27|
|d8_4:47|d8_1:22|d1:26|
|d8_4:47|d8_1:22|d1:25|
|d8_4:47|d8_1:25|
|d8_4:47|d8_1:25|d1:24|
|d8_4:47|d8_1:25|d1:30|
|d8_4:47|d8_1:25|d1:31|
|d8_4:47|d8_1:25|d1:28|
|d8_4:47|d8_1:25|d1:29|
|d8_4:47|d8_1:25|d1:27|
|d8_4:47|d8_1:25|d1:26|
|d8_4:47|d8_1:25|d1:25|
|d8_4:47|d8_1:24|
|d8_4:47|d8_1:24|d1:24|
|d8_4:47|d8_1:24|d1:30|
|d8_4:47|d8_1:24|d1:31|
|d8_4:47|d8_1:24|d1:28|
|d8_4:47|d8_1:24|d1:29|
|d8_4:47|d8_1:24|d1:27|
|d8_4:47|d8_1:24|d1:26|
|d8_4:47|d8_1:24|d1:25|
|d8_4:47|d8_1:23|
|d8_4:47|d8_1:23|d1:24|
|d8_4:47|d8_1:23|d1:30|
|d8_4:47|d8_1:23|d1:31|
|d8_4:47|d8_1:23|d1:28|
|d8_4:47|d8_1:23|d1:29|
|d8_4:47|d8_1:23|d1:27|
|d8_4:47|d8_1:23|d1:26|
|d8_4:47|d8_1:23|d1:25|
|d8_4:47|c4:26|
|d8_4:46|
|d8_4:46|cxcy4:19|
|d8_4:46|d8_1:22|
|d8_4:46|d8_1:22|d1:24|
|d8_4:46|d8_1:22|d1:30|
|d8_4:46|d8_1:22|d1:31|
|d8_4:46|d8_1:22|d1:28|
|d8_4:46|d8_1:22|d1:29|
|d8_4:46|d8_1:22|d1:27|
|d8_4:46|d8_1:22|d1:26|
|d8_4:46|d8_1:22|d1:25|
|d8_4:46|d8_1:25|
|d8_4:46|d8_1:25|d1:24|
|d8_4:46|d8_1:25|d1:30|
|d8_4:46|d8_1:25|d1:31|
|d8_4:46|d8_1:25|d1:28|
|d8_4:46|d8_1:25|d1:29|
|d8_4:46|d8_1:25|d1:27|
|d8_4:46|d8_1:25|d1:26|
|d8_4:46|d8_1:25|d1:25|
|d8_4:46|d8_1:24|
|d8_4:46|d8_1:24|d1:24|
|d8_4:46|d8_1:24|d1:30|
|d8_4:46|d8_1:24|d1:31|
|d8_4:46|d8_1:24|d1:28|
|d8_4:46|d8_1:24|d1:29|
|d8_4:46|d8_1:24|d1:27|
|d8_4:46|d8_1:24|d1:26|
|d8_4:46|d8_1:24|d1:25|
|d8_4:46|d8_1:23|
|d8_4:46|d8_1:23|d1:24|
|d8_4:46|d8_1:23|d1:30|
|d8_4:46|d8_1:23|d1:31|
|d8_4:46|d8_1:23|d1:28|
|d8_4:46|d8_1:23|d1:29|
|d8_4:46|d8_1:23|d1:27|
|d8_4:46|d8_1:23|d1:26|
|d8_4:46|d8_1:23|d1:25|
|d8_4:46|c4:26|


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res

***** Logic for device 'res' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R                    R  R  R  R  R  R  R  
              E  E  E  E  ~  ~  ~  ~     ~  E  E  E  E  E  E  E  
              S  S  S  S  P  P  P  P     P  S  S  S  S  S  S  S  
              E  E  E  E  I  I  I  I     I  E  E  E  E  E  E  E  
              R  R  R  R  N  N  N  N     N  R  R  R  R  R  R  R  
              V  V  V  V  0  0  0  0  G  0  V  V  V  V  V  V  V  
              E  E  E  E  1  0  0  0  N  1  E  E  E  E  E  E  E  
              D  D  D  D  3  7  4  2  D  2  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | ~PIN003 
RESERVED | 11                                                  59 | ~PIN009 
RESERVED | 12                                                  58 | Q6 
RESERVED | 13                                                  57 | P6 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
     CLK | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN017 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  ~  ~  ~  R  R  R  R  G  ~  ~  ~  ~  R  R  R  R  
              P  P  P  P  E  E  E  E  N  P  P  P  P  E  E  E  E  
              I  I  I  I  S  S  S  S  D  I  I  I  I  S  S  S  S  
              N  N  N  N  E  E  E  E     N  N  N  N  E  E  E  E  
              0  0  0  0  R  R  R  R     0  0  0  0  R  R  R  R  
              0  0  0  1  V  V  V  V     1  1  1  1  V  V  V  V  
              5  6  8  1  E  E  E  E     0  4  5  6  E  E  E  E  
                          D  D  D  D                 D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     4/12( 33%)   4/12( 33%) 
B:    LC13 - LC24     4/12( 33%)   4/12( 33%) 
C:    LC25 - LC36     4/12( 33%)   4/12( 33%) 
D:    LC37 - LC48    11/12( 91%)   5/12( 41%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            17/48     ( 35%)
Total logic cells used:                         23/48     ( 47%)
Average fan-in:                                  16.52
Total fan-in:                                   380

Total input pins required:                      31
Total output pins required:                      0
Total bidirectional pins required:               2
Total logic cells required:                     23
Total flipflops required:                       15

Synthesized logic cells:                         6/  48   ( 12%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    0   18  AP0
  55      -   -       INPUT              0    0    0   18  AP1
  54      -   -       INPUT              0    0    0   18  AP2
  50      -   -       INPUT              0    0    0   18  AP3
  49      -   -       INPUT              0    0    1   18  AP4
  48      -   -       INPUT              0    0    1   18  AP5
  22      -   -       INPUT              0    0    0   18  AQ0
  21      -   -       INPUT              0    0    0   18  AQ1
  20      -   -       INPUT              0    0    0   18  AQ2
  16      -   -       INPUT              0    0    0   18  AQ3
  15      -   -       INPUT              0    0    1   18  AQ4
  14      -   -       INPUT              0    0    1   18  AQ5
  17      -   -       INPUT              0    0    0   15  CLK
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN002
  60   (40)  (D)      INPUT    sg        0    0    0    1  ~PIN003
   3    (2)  (A)      INPUT    s         0    0    0    1  ~PIN004
  27   (17)  (B)      INPUT    s         0    0    0    1  ~PIN005
  28   (18)  (B)      INPUT    s         0    0    0    1  ~PIN006
   4    (3)  (A)      INPUT    s         0    0    0    1  ~PIN007
  29   (19)  (B)      INPUT    s         0    0    0    1  ~PIN008
  59   (39)  (D)      INPUT    sg        0    0    0    1  ~PIN009
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN010
  30   (20)  (B)      INPUT    s         0    0    0    1  ~PIN011
  68   (48)  (D)      INPUT    s         0    0    0    1  ~PIN012
   5    (4)  (A)      INPUT    s         0    0    0    1  ~PIN013
  37   (26)  (C)      INPUT    s         0    0    0    1  ~PIN014
  38   (27)  (C)      INPUT    s         0    0    0    1  ~PIN015
  39   (28)  (C)      INPUT    s         0    0    0    1  ~PIN016
  19      -   -       INPUT    s         0    0    0    2  ~PIN017
  57     37    D      BIDIR     g        3    3    0   15  P6
  58     38    D      BIDIR     g        3    3    0   15  Q6
  51      -   -       INPUT              0    0    1   18  WP
  53      -   -       INPUT              0    0    1   18  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  57     37    D        TRI     g        3    3    0   15  P6
  58     38    D        TRI     g        3    3    0   15  Q6


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (10)     9    A        DFF     g       16    2    0    4  |d8_4:45|d8_1:22|d1:25|O (|d8_4:45|d8_1:22|d1:25|:9)
 (44)    33    C        DFF     g       16    2    0    4  |d8_4:45|d8_1:23|d1:25|O (|d8_4:45|d8_1:23|d1:25|:9)
 (45)    34    C        DFF     g       16    2    0    4  |d8_4:45|d8_1:24|d1:25|O (|d8_4:45|d8_1:24|d1:25|:9)
 (46)    35    C        DFF     g       16    2    0    4  |d8_4:45|d8_1:25|d1:25|O (|d8_4:45|d8_1:25|d1:25|:9)
 (60)    40    D        DFF             16    2    0    2  |d8_4:46|d8_1:22|d1:25|O (|d8_4:46|d8_1:22|d1:25|:9)
 (59)    39    D        DFF             16    2    0    4  |d8_4:46|d8_1:23|d1:25|O (|d8_4:46|d8_1:23|d1:25|:9)
 (23)    13    B        DFF     g       16    2    0    4  |d8_4:46|d8_1:24|d1:25|O (|d8_4:46|d8_1:24|d1:25|:9)
 (47)    36    C        DFF     g       16    2    0    4  |d8_4:46|d8_1:25|d1:25|O (|d8_4:46|d8_1:25|d1:25|:9)
 (24)    14    B        DFF     g       16    2    0    4  |d8_4:47|d8_1:23|d1:25|O (|d8_4:47|d8_1:23|d1:25|:9)
 (11)    10    A        DFF     g       16    2    0    4  |d8_4:47|d8_1:24|d1:25|O (|d8_4:47|d8_1:24|d1:25|:9)
 (25)    15    B        DFF     g       16    2    0    4  |d8_4:47|d8_1:25|d1:25|O (|d8_4:47|d8_1:25|d1:25|:9)
 (12)    11    A        DFF     g       16    2    0    2  |d8_4:48|d8_1:22|d1:25|O (|d8_4:48|d8_1:22|d1:25|:9)
 (26)    16    B        DFF     g       16    2    0    2  |d8_4:48|d8_1:23|d1:25|O (|d8_4:48|d8_1:23|d1:25|:9)
 (13)    12    A        DFF     g       16    2    0    4  |d8_4:48|d8_1:24|d1:25|O (|d8_4:48|d8_1:24|d1:25|:9)
 (61)    41    D        DFF             16    2    0    4  |d8_4:48|d8_1:25|d1:25|O (|d8_4:48|d8_1:25|d1:25|:9)
 (62)    42    D       SOFT    s         8   15    1    0  |out8_8:24|out8_4:13|out:16|~8~1~3~2
 (63)    43    D       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:16|~8~1~3~3
 (64)    44    D       SOFT    s         7    4    1    0  |out8_8:24|out8_4:13|out:16|~8~1~3~4
 (65)    45    D       SOFT    s         8   15    1    0  |out8_8:32|out8_4:13|out:16|~8~1~3~2
 (66)    46    D       SOFT    s         7    8    1    0  |out8_8:32|out8_4:13|out:16|~8~1~3~3
 (67)    47    D       SOFT    s         7    4    1    0  |out8_8:32|out8_4:13|out:16|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'A'
        +------- LC9 |d8_4:45|d8_1:22|d1:25|O
        | +----- LC10 |d8_4:47|d8_1:24|d1:25|O
        | | +--- LC11 |d8_4:48|d8_1:22|d1:25|O
        | | | +- LC12 |d8_4:48|d8_1:24|d1:25|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | 
LC9  -> - - - - | <-- |d8_4:45|d8_1:22|d1:25|O
LC10 -> - - - - | <-- |d8_4:47|d8_1:24|d1:25|O
LC11 -> - - - - | <-- |d8_4:48|d8_1:22|d1:25|O
LC12 -> - - - - | <-- |d8_4:48|d8_1:24|d1:25|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
2    -> - - * - | <-- ~PIN002
3    -> - - - * | <-- ~PIN004
4    -> - * - - | <-- ~PIN007
5    -> * - - - | <-- ~PIN013
19   -> - - - - | <-- ~PIN017
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P6
LC38 -> * * * * | <-- Q6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'B'
        +------- LC13 |d8_4:46|d8_1:24|d1:25|O
        | +----- LC14 |d8_4:47|d8_1:23|d1:25|O
        | | +--- LC15 |d8_4:47|d8_1:25|d1:25|O
        | | | +- LC16 |d8_4:48|d8_1:23|d1:25|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'B'
LC      | | | | 
LC13 -> - - - - | <-- |d8_4:46|d8_1:24|d1:25|O
LC14 -> - - - - | <-- |d8_4:47|d8_1:23|d1:25|O
LC15 -> - - - - | <-- |d8_4:47|d8_1:25|d1:25|O
LC16 -> - - - - | <-- |d8_4:48|d8_1:23|d1:25|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
27   -> - - - * | <-- ~PIN005
28   -> - - * - | <-- ~PIN006
29   -> - * - - | <-- ~PIN008
30   -> * - - - | <-- ~PIN011
19   -> - - - - | <-- ~PIN017
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P6
LC38 -> * * * * | <-- Q6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC33 |d8_4:45|d8_1:23|d1:25|O
        | +----- LC34 |d8_4:45|d8_1:24|d1:25|O
        | | +--- LC35 |d8_4:45|d8_1:25|d1:25|O
        | | | +- LC36 |d8_4:46|d8_1:25|d1:25|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC33 -> - - - - | <-- |d8_4:45|d8_1:23|d1:25|O
LC34 -> - - - - | <-- |d8_4:45|d8_1:24|d1:25|O
LC35 -> - - - - | <-- |d8_4:45|d8_1:25|d1:25|O
LC36 -> - - - - | <-- |d8_4:46|d8_1:25|d1:25|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
36   -> - - - * | <-- ~PIN010
37   -> - - * - | <-- ~PIN014
38   -> - * - - | <-- ~PIN015
39   -> * - - - | <-- ~PIN016
19   -> - - - - | <-- ~PIN017
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P6
LC38 -> * * * * | <-- Q6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'D'
        +--------------------- LC40 |d8_4:46|d8_1:22|d1:25|O
        | +------------------- LC39 |d8_4:46|d8_1:23|d1:25|O
        | | +----------------- LC41 |d8_4:48|d8_1:25|d1:25|O
        | | | +--------------- LC42 |out8_8:24|out8_4:13|out:16|~8~1~3~2
        | | | | +------------- LC43 |out8_8:24|out8_4:13|out:16|~8~1~3~3
        | | | | | +----------- LC44 |out8_8:24|out8_4:13|out:16|~8~1~3~4
        | | | | | | +--------- LC45 |out8_8:32|out8_4:13|out:16|~8~1~3~2
        | | | | | | | +------- LC46 |out8_8:32|out8_4:13|out:16|~8~1~3~3
        | | | | | | | | +----- LC47 |out8_8:32|out8_4:13|out:16|~8~1~3~4
        | | | | | | | | | +--- LC37 P6
        | | | | | | | | | | +- LC38 Q6
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | 
LC40 -> - - - @ - - @ - - - - | <-- |d8_4:46|d8_1:22|d1:25|O
LC39 -> - - - @ @ - @ @ - - - | <-- |d8_4:46|d8_1:23|d1:25|O
LC41 -> - - - @ @ - @ @ - - - | <-- |d8_4:48|d8_1:25|d1:25|O
LC42 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:16|~8~1~3~2
LC43 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:16|~8~1~3~3
LC44 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:16|~8~1~3~4
LC45 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:16|~8~1~3~2
LC46 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:16|~8~1~3~3
LC47 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:16|~8~1~3~4
LC37 -> * * * - - - - - - - - | <-- P6
LC38 -> * * * - - - - - - - - | <-- Q6

Pin
56   -> @ @ @ @ @ @ - - - - - | <-- AP0
55   -> @ @ @ @ @ @ - - - - - | <-- AP1
54   -> @ @ @ @ @ @ - - - - - | <-- AP2
50   -> @ @ @ @ @ @ - - - - - | <-- AP3
49   -> @ @ @ @ @ @ - - - @ - | <-- AP4
48   -> @ @ @ @ @ @ - - - @ - | <-- AP5
22   -> @ @ @ - - - @ @ @ - - | <-- AQ0
21   -> @ @ @ - - - @ @ @ - - | <-- AQ1
20   -> @ @ @ - - - @ @ @ - - | <-- AQ2
16   -> @ @ @ - - - @ @ @ - - | <-- AQ3
15   -> @ @ @ - - - @ @ @ - @ | <-- AQ4
14   -> @ @ @ - - - @ @ @ - @ | <-- AQ5
17   -> @ @ @ - - - - - - - - | <-- CLK
60   -> - - * - - - - - - - - | <-- ~PIN003
59   -> * - - - - - - - - - - | <-- ~PIN009
68   -> - * - - - - - - - - - | <-- ~PIN012
19   -> - - - @ - - @ - - - - | <-- ~PIN017
51   -> @ @ @ @ @ @ - - - @ - | <-- WP
53   -> @ @ @ - - - @ @ @ - @ | <-- WQ
LC9  -> - - - * * - * * - - - | <-- |d8_4:45|d8_1:22|d1:25|O
LC33 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:23|d1:25|O
LC34 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:24|d1:25|O
LC35 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:25|d1:25|O
LC13 -> - - - * * - * * - - - | <-- |d8_4:46|d8_1:24|d1:25|O
LC36 -> - - - * - * * - * - - | <-- |d8_4:46|d8_1:25|d1:25|O
LC14 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:23|d1:25|O
LC10 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:24|d1:25|O
LC15 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:25|d1:25|O
LC11 -> - - - * - - * - - - - | <-- |d8_4:48|d8_1:22|d1:25|O
LC16 -> - - - * - - * - - - - | <-- |d8_4:48|d8_1:23|d1:25|O
LC12 -> - - - * * - * * - - - | <-- |d8_4:48|d8_1:24|d1:25|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
CLK      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;
~PIN016  : INPUT;
~PIN017  : INPUT;

-- Node name is 'P6' 
-- Equation name is 'P6', location is LC037, type is bidir.
P6       = TRI(_LC037,  _EQ001);
_LC037   = LCELL( _EQ002);
  _EQ002 = !_LC042 & !_LC043 & !_LC044;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q6' 
-- Equation name is 'Q6', location is LC038, type is bidir.
Q6       = TRI(_LC038,  _EQ003);
_LC038   = LCELL( _EQ004);
  _EQ004 = !_LC045 & !_LC046 & !_LC047;
  _EQ003 = !AQ4 & !AQ5 & !WQ;

-- Node name is '|d8_4:45|d8_1:22|d1:25|:9' = '|d8_4:45|d8_1:22|d1:25|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ006 =  CLK & !~PIN013;

-- Node name is '|d8_4:45|d8_1:23|d1:25|:9' = '|d8_4:45|d8_1:23|d1:25|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ008 =  CLK & !~PIN016;

-- Node name is '|d8_4:45|d8_1:24|d1:25|:9' = '|d8_4:45|d8_1:24|d1:25|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ010 =  CLK & !~PIN015;

-- Node name is '|d8_4:45|d8_1:25|d1:25|:9' = '|d8_4:45|d8_1:25|d1:25|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ012 =  CLK & !~PIN014;

-- Node name is '|d8_4:46|d8_1:22|d1:25|:9' = '|d8_4:46|d8_1:22|d1:25|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ014 =  CLK & !~PIN009;

-- Node name is '|d8_4:46|d8_1:23|d1:25|:9' = '|d8_4:46|d8_1:23|d1:25|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ016 =  CLK & !~PIN012;

-- Node name is '|d8_4:46|d8_1:24|d1:25|:9' = '|d8_4:46|d8_1:24|d1:25|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ018 =  CLK & !~PIN011;

-- Node name is '|d8_4:46|d8_1:25|d1:25|:9' = '|d8_4:46|d8_1:25|d1:25|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ020 =  CLK & !~PIN010;

-- Node name is '|d8_4:47|d8_1:23|d1:25|:9' = '|d8_4:47|d8_1:23|d1:25|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ022 =  CLK & !~PIN008;

-- Node name is '|d8_4:47|d8_1:24|d1:25|:9' = '|d8_4:47|d8_1:24|d1:25|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ024 =  CLK & !~PIN007;

-- Node name is '|d8_4:47|d8_1:25|d1:25|:9' = '|d8_4:47|d8_1:25|d1:25|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ026 =  CLK & !~PIN006;

-- Node name is '|d8_4:48|d8_1:22|d1:25|:9' = '|d8_4:48|d8_1:22|d1:25|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ028 =  CLK & !~PIN002;

-- Node name is '|d8_4:48|d8_1:23|d1:25|:9' = '|d8_4:48|d8_1:23|d1:25|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ030 =  CLK & !~PIN005;

-- Node name is '|d8_4:48|d8_1:24|d1:25|:9' = '|d8_4:48|d8_1:24|d1:25|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ032 =  CLK & !~PIN004;

-- Node name is '|d8_4:48|d8_1:25|d1:25|:9' = '|d8_4:48|d8_1:25|d1:25|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( _EQ033,  _EQ034,  VCC,  VCC);
  _EQ033 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ034 =  CLK & !~PIN003;

-- Node name is '|out8_8:24|out8_4:13|out:16|~8~1~3~2' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ035);
  _EQ035 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !_LC012 & !_LC016 & !_LC041 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !_LC014 & !_LC015 & !~PIN017 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !_LC036 & !_LC039 & !_LC040 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !_LC033 & !_LC034 & !_LC035 & 
             !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !~PIN017 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC040 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:16|~8~1~3~3' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ036);
  _EQ036 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC012 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC014 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC039 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC041 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:16|~8~1~3~4' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ037);
  _EQ037 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC036 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC034 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC035 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:16|~8~1~3~2' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ038);
  _EQ038 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !_LC012 & !_LC016 & !_LC041 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !_LC014 & !_LC015 & !~PIN017 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !_LC036 & !_LC039 & !_LC040 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC033 & !_LC034 & !_LC035 & 
             !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !~PIN017 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC040 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:16|~8~1~3~3' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ039);
  _EQ039 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC012 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC041 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:16|~8~1~3~4' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ040);
  _EQ040 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC036 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC034 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ;



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res1

***** Logic for device 'res1' compiled without errors.




Device: EP910ILC-12

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R                                
              E                             ~  
              S                             P  
              E                             I  
              R                             N  
              V  A  A  A  G  V  V  A  A  A  0  
              E  Q  Q  Q  N  C  C  P  P  P  0  
              D  3  4  5  D  C  C  0  1  2  6  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
RESERVED |  7                                39 | N.C. 
RESERVED |  8                                38 | ~PIN009 
RESERVED |  9                                37 | ~PIN015 
RESERVED | 10                                36 | RESERVED 
RESERVED | 11                                35 | RESERVED 
RESERVED | 12          EP910ILC-12           34 | RESERVED 
RESERVED | 13                                33 | RESERVED 
RESERVED | 14                                32 | RESERVED 
RESERVED | 15                                31 | RESERVED 
 ~PIN004 | 16                                30 | RESERVED 
    N.C. | 17                                29 | WQ 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              ~  A  A  A  G  G  G  A  A  A  W  
              P  Q  Q  Q  N  N  N  P  P  P  P  
              I  2  1  0  D  D  D  5  4  3     
              N                                
              0                                
              0                                
              2                                
                                               


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res1

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     3/12( 25%)   5/12( 41%) 
B:    LC13 - LC24    12/12(100%)   2/12( 16%) 


Total dedicated input pins used:                12/12     (100%)
Total I/O pins used:                             7/24     ( 29%)
Total logic cells used:                         15/24     ( 62%)
Average fan-in:                                  5.33
Total fan-in:                                    80

Total input pins required:                      14
Total output pins required:                      5
Total bidirectional pins required:               0
Total logic cells required:                     15
Total flipflops required:                        0

Synthesized logic cells:                        15/  24   ( 62%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res1

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43      -   -       INPUT              0    0    0    5  AP0
  42      -   -       INPUT              0    0    0    5  AP1
  41      -   -       INPUT              0    0    0    5  AP2
  27      -   -       INPUT              0    0    0    5  AP3
  26      -   -       INPUT              0    0    0    5  AP4
  25      -   -       INPUT              0    0    0    5  AP5
  21      -   -       INPUT              0    0    0    5  AQ0
  20      -   -       INPUT              0    0    0    5  AQ1
  19      -   -       INPUT              0    0    0    5  AQ2
   5      -   -       INPUT              0    0    0    5  AQ3
   4      -   -       INPUT              0    0    0    5  AQ4
   3      -   -       INPUT              0    0    0    5  AQ5
  28   (12)  (A)      INPUT              0    0    0    5  WP
  29   (11)  (A)      INPUT              0    0    0    5  WQ


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res1

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  18     24    B     OUTPUT    s         0    2    0    0  ~PIN002
  16     23    B     OUTPUT    s         0    2    0    0  ~PIN004
  40      1    A     OUTPUT    s         0    2    0    0  ~PIN006
  38      2    A     OUTPUT    s         0    2    0    0  ~PIN009
  37      3    A     OUTPUT    s         0    2    0    0  ~PIN015


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res1

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  (6)    13    B       SOFT    s         7    0    1    0  |d8_4:45|c4:26|~16~1
  (7)    14    B       SOFT    s         7    0    1    0  |d8_4:45|c4:26|~17~1
  (8)    15    B       SOFT    s         7    0    1    0  |d8_4:46|c4:26|~2~1
  (9)    16    B       SOFT    s         7    0    1    0  |d8_4:46|c4:26|~3~1
 (10)    17    B       SOFT    s         7    0    1    0  |d8_4:47|c4:26|~20~1
 (11)    18    B       SOFT    s         7    0    1    0  |d8_4:47|c4:26|~21~1
 (12)    19    B       SOFT    s         7    0    1    0  |d8_4:48|c4:26|~2~1
 (13)    20    B       SOFT    s         7    0    1    0  |d8_4:48|c4:26|~3~1
 (14)    21    B       SOFT    s         7    0    1    0  |d8_4:48|c4:26|~16~1
 (15)    22    B       SOFT    s         7    0    1    0  |d8_4:48|c4:26|~17~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res1

** LOGIC CELL INTERCONNECTIONS **

               Logic cells placed in LAB 'A'
        +----- LC1 ~PIN006
        | +--- LC2 ~PIN009
        | | +- LC3 ~PIN015
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'A'
LC      | | | 
LC1  -> - - - | <-- ~PIN006
LC2  -> - - - | <-- ~PIN009
LC3  -> - - - | <-- ~PIN015

Pin
43   -> - - - | <-- AP0
42   -> - - - | <-- AP1
41   -> - - - | <-- AP2
27   -> - - - | <-- AP3
26   -> - - - | <-- AP4
25   -> - - - | <-- AP5
21   -> - - - | <-- AQ0
20   -> - - - | <-- AQ1
19   -> - - - | <-- AQ2
5    -> - - - | <-- AQ3
4    -> - - - | <-- AQ4
3    -> - - - | <-- AQ5
LC13 -> - - * | <-- |d8_4:45|c4:26|~16~1
LC14 -> - - * | <-- |d8_4:45|c4:26|~17~1
LC15 -> - * - | <-- |d8_4:46|c4:26|~2~1
LC16 -> - * - | <-- |d8_4:46|c4:26|~3~1
LC17 -> * - - | <-- |d8_4:47|c4:26|~20~1
LC18 -> * - - | <-- |d8_4:47|c4:26|~21~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res1

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC13 |d8_4:45|c4:26|~16~1
        | +--------------------- LC14 |d8_4:45|c4:26|~17~1
        | | +------------------- LC15 |d8_4:46|c4:26|~2~1
        | | | +----------------- LC16 |d8_4:46|c4:26|~3~1
        | | | | +--------------- LC17 |d8_4:47|c4:26|~20~1
        | | | | | +------------- LC18 |d8_4:47|c4:26|~21~1
        | | | | | | +----------- LC19 |d8_4:48|c4:26|~2~1
        | | | | | | | +--------- LC20 |d8_4:48|c4:26|~3~1
        | | | | | | | | +------- LC21 |d8_4:48|c4:26|~16~1
        | | | | | | | | | +----- LC22 |d8_4:48|c4:26|~17~1
        | | | | | | | | | | +--- LC24 ~PIN002
        | | | | | | | | | | | +- LC23 ~PIN004
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC13 -> - - - - - - - - - - - - | <-- |d8_4:45|c4:26|~16~1
LC14 -> - - - - - - - - - - - - | <-- |d8_4:45|c4:26|~17~1
LC15 -> - - - - - - - - - - - - | <-- |d8_4:46|c4:26|~2~1
LC16 -> - - - - - - - - - - - - | <-- |d8_4:46|c4:26|~3~1
LC17 -> - - - - - - - - - - - - | <-- |d8_4:47|c4:26|~20~1
LC18 -> - - - - - - - - - - - - | <-- |d8_4:47|c4:26|~21~1
LC19 -> - - - - - - - - - - * - | <-- |d8_4:48|c4:26|~2~1
LC20 -> - - - - - - - - - - * - | <-- |d8_4:48|c4:26|~3~1
LC21 -> - - - - - - - - - - - * | <-- |d8_4:48|c4:26|~16~1
LC22 -> - - - - - - - - - - - * | <-- |d8_4:48|c4:26|~17~1
LC24 -> - - - - - - - - - - - - | <-- ~PIN002
LC23 -> - - - - - - - - - - - - | <-- ~PIN004

Pin
43   -> @ - @ - @ - @ - @ - - - | <-- AP0
42   -> @ - @ - @ - @ - @ - - - | <-- AP1
41   -> @ - @ - @ - @ - @ - - - | <-- AP2
27   -> @ - @ - @ - @ - @ - - - | <-- AP3
26   -> @ - @ - @ - @ - @ - - - | <-- AP4
25   -> @ - @ - @ - @ - @ - - - | <-- AP5
21   -> - @ - @ - @ - @ - @ - - | <-- AQ0
20   -> - @ - @ - @ - @ - @ - - | <-- AQ1
19   -> - @ - @ - @ - @ - @ - - | <-- AQ2
5    -> - @ - @ - @ - @ - @ - - | <-- AQ3
4    -> - @ - @ - @ - @ - @ - - | <-- AQ4
3    -> - @ - @ - @ - @ - @ - - | <-- AQ5
28   -> * - * - * - * - * - - - | <-- WP
29   -> - * - * - * - * - * - - | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res1

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
WP       : INPUT;
WQ       : INPUT;

-- Node name is '|d8_4:45|c4:26|~16~1' 
-- Equation name is '_LC013', type is buried 
-- synthesized logic cell 
_LC013   = LCELL( _EQ001);
  _EQ001 =  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:45|c4:26|~17~1' 
-- Equation name is '_LC014', type is buried 
-- synthesized logic cell 
_LC014   = LCELL( _EQ002);
  _EQ002 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:46|c4:26|~2~1' 
-- Equation name is '_LC015', type is buried 
-- synthesized logic cell 
_LC015   = LCELL( _EQ003);
  _EQ003 =  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:46|c4:26|~3~1' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ004);
  _EQ004 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:47|c4:26|~20~1' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ005);
  _EQ005 = !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:47|c4:26|~21~1' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ006);
  _EQ006 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:48|c4:26|~2~1' 
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ007);
  _EQ007 =  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:48|c4:26|~3~1' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ008);
  _EQ008 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:48|c4:26|~16~1' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ009);
  _EQ009 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:48|c4:26|~17~1' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ010);
  _EQ010 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:48|c4:26|~31~1~2' = '~PIN002' 
-- Equation name is '_LC024', location is LC024, type is output.
 ~PIN002 = LCELL( _EQ011);
  _EQ011 = !_LC019 & !_LC020;

-- Node name is '|d8_4:48|c4:26|~33~1~2' = '~PIN004' 
-- Equation name is '_LC023', location is LC023, type is output.
 ~PIN004 = LCELL( _EQ012);
  _EQ012 = !_LC021 & !_LC022;

-- Node name is '|d8_4:47|c4:26|~34~1~2' = '~PIN006' 
-- Equation name is '_LC001', location is LC001, type is output.
 ~PIN006 = LCELL( _EQ013);
  _EQ013 = !_LC017 & !_LC018;

-- Node name is '|d8_4:46|c4:26|~31~1~2' = '~PIN009' 
-- Equation name is '_LC002', location is LC002, type is output.
 ~PIN009 = LCELL( _EQ014);
  _EQ014 = !_LC015 & !_LC016;

-- Node name is '|d8_4:45|c4:26|~33~1~2' = '~PIN015' 
-- Equation name is '_LC003', location is LC003, type is output.
 ~PIN015 = LCELL( _EQ015);
  _EQ015 = !_LC013 & !_LC014;



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res2

***** Logic for device 'res2' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R                    R  R  R  R  R  R  R  
              E  E  E  E  ~  ~  ~  ~     ~  E  E  E  E  E  E  E  
              S  S  S  S  P  P  P  P     P  S  S  S  S  S  S  S  
              E  E  E  E  I  I  I  I     I  E  E  E  E  E  E  E  
              R  R  R  R  N  N  N  N     N  R  R  R  R  R  R  R  
              V  V  V  V  0  0  0  0  G  0  V  V  V  V  V  V  V  
              E  E  E  E  0  0  0  0  N  2  E  E  E  E  E  E  E  
              D  D  D  D  7  6  5  3  D  8  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | ~PIN012 
RESERVED | 11                                                  59 | ~PIN022 
RESERVED | 12                                                  58 | Q0 
RESERVED | 13                                                  57 | P0 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
     CLK | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN027 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
 ~PIN011 | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  ~  ~  R  R  R  R  R  G  ~  ~  ~  ~  R  R  R  R  
              P  P  P  E  E  E  E  E  N  P  P  P  P  E  E  E  E  
              I  I  I  S  S  S  S  S  D  I  I  I  I  S  S  S  S  
              N  N  N  E  E  E  E  E     N  N  N  N  E  E  E  E  
              0  0  0  R  R  R  R  R     0  0  0  0  R  R  R  R  
              0  1  1  V  V  V  V  V     0  0  0  1  V  V  V  V  
              9  4  5  E  E  E  E  E     2  4  8  0  E  E  E  E  
                       D  D  D  D  D                 D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res2

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     4/12( 33%)   4/12( 33%) 
B:    LC13 - LC24     3/12( 25%)   4/12( 33%) 
C:    LC25 - LC36     4/12( 33%)   4/12( 33%) 
D:    LC37 - LC48    11/12( 91%)   5/12( 41%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            17/48     ( 35%)
Total logic cells used:                         22/48     ( 45%)
Average fan-in:                                  16.45
Total fan-in:                                   362

Total input pins required:                      31
Total output pins required:                      0
Total bidirectional pins required:               2
Total logic cells required:                     22
Total flipflops required:                       14

Synthesized logic cells:                         6/  48   ( 12%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res2

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    0   17  AP0
  55      -   -       INPUT              0    0    0   17  AP1
  54      -   -       INPUT              0    0    0   17  AP2
  50      -   -       INPUT              0    0    0   17  AP3
  49      -   -       INPUT              0    0    1   17  AP4
  48      -   -       INPUT              0    0    1   17  AP5
  22      -   -       INPUT              0    0    0   17  AQ0
  21      -   -       INPUT              0    0    0   17  AQ1
  20      -   -       INPUT              0    0    0   17  AQ2
  16      -   -       INPUT              0    0    0   17  AQ3
  15      -   -       INPUT              0    0    1   17  AQ4
  14      -   -       INPUT              0    0    1   17  AQ5
  17      -   -       INPUT              0    0    0   14  CLK
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN002
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN003
  37   (26)  (C)      INPUT    s         0    0    0    1  ~PIN004
   3    (2)  (A)      INPUT    s         0    0    0    1  ~PIN005
   4    (3)  (A)      INPUT    s         0    0    0    1  ~PIN006
   5    (4)  (A)      INPUT    s         0    0    0    1  ~PIN007
  38   (27)  (C)      INPUT    s         0    0    0    1  ~PIN008
  27   (17)  (B)      INPUT    s         0    0    0    1  ~PIN009
  39   (28)  (C)      INPUT    s         0    0    0    1  ~PIN010
  26   (16)  (B)      INPUT    sg        0    0    0    1  ~PIN011
  60   (40)  (D)      INPUT    sg        0    0    0    1  ~PIN012
  28   (18)  (B)      INPUT    s         0    0    0    1  ~PIN014
  29   (19)  (B)      INPUT    s         0    0    0    1  ~PIN015
  59   (39)  (D)      INPUT    sg        0    0    0    1  ~PIN022
  19      -   -       INPUT    s         0    0    0    4  ~PIN027
  68   (48)  (D)      INPUT    s         0    0    0    4  ~PIN028
  57     37    D      BIDIR     g        3    3    0   14  P0
  58     38    D      BIDIR     g        3    3    0   14  Q0
  51      -   -       INPUT              0    0    1   17  WP
  53      -   -       INPUT              0    0    1   17  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res2

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  57     37    D        TRI     g        3    3    0   14  P0
  58     38    D        TRI     g        3    3    0   14  Q0


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res2

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (23)    13    B        DFF     g       16    2    0    4  |d8_4:45|d8_1:24|d1:31|O (|d8_4:45|d8_1:24|d1:31|:9)
 (24)    14    B        DFF     g       16    2    0    4  |d8_4:45|d8_1:25|d1:31|O (|d8_4:45|d8_1:25|d1:31|:9)
 (25)    15    B        DFF     g       16    2    0    2  |d8_4:46|d8_1:22|d1:31|O (|d8_4:46|d8_1:22|d1:31|:9)
 (60)    40    D        DFF             16    2    0    4  |d8_4:46|d8_1:23|d1:31|O (|d8_4:46|d8_1:23|d1:31|:9)
 (59)    39    D        DFF             16    2    0    4  |d8_4:46|d8_1:24|d1:31|O (|d8_4:46|d8_1:24|d1:31|:9)
 (44)    33    C        DFF     g       16    2    0    4  |d8_4:46|d8_1:25|d1:31|O (|d8_4:46|d8_1:25|d1:31|:9)
 (61)    41    D        DFF             16    2    0    2  |d8_4:47|d8_1:22|d1:31|O (|d8_4:47|d8_1:22|d1:31|:9)
 (45)    34    C        DFF     g       16    2    0    4  |d8_4:47|d8_1:23|d1:31|O (|d8_4:47|d8_1:23|d1:31|:9)
 (10)     9    A        DFF     g       16    2    0    4  |d8_4:47|d8_1:24|d1:31|O (|d8_4:47|d8_1:24|d1:31|:9)
 (11)    10    A        DFF     g       16    2    0    4  |d8_4:47|d8_1:25|d1:31|O (|d8_4:47|d8_1:25|d1:31|:9)
 (46)    35    C        DFF     g       16    2    0    2  |d8_4:48|d8_1:22|d1:31|O (|d8_4:48|d8_1:22|d1:31|:9)
 (12)    11    A        DFF     g       16    2    0    2  |d8_4:48|d8_1:23|d1:31|O (|d8_4:48|d8_1:23|d1:31|:9)
 (47)    36    C        DFF     g       16    2    0    4  |d8_4:48|d8_1:24|d1:31|O (|d8_4:48|d8_1:24|d1:31|:9)
 (13)    12    A        DFF     g       16    2    0    4  |d8_4:48|d8_1:25|d1:31|O (|d8_4:48|d8_1:25|d1:31|:9)
 (62)    42    D       SOFT    s         9   14    1    0  |out8_8:24|out8_4:13|out:22|~8~1~3~2
 (63)    43    D       SOFT    s         8    7    1    0  |out8_8:24|out8_4:13|out:22|~8~1~3~3
 (64)    44    D       SOFT    s         8    3    1    0  |out8_8:24|out8_4:13|out:22|~8~1~3~4
 (65)    45    D       SOFT    s         9   14    1    0  |out8_8:32|out8_4:13|out:22|~8~1~3~2
 (66)    46    D       SOFT    s         8    7    1    0  |out8_8:32|out8_4:13|out:22|~8~1~3~3
 (67)    47    D       SOFT    s         8    3    1    0  |out8_8:32|out8_4:13|out:22|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res2

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'A'
        +------- LC9 |d8_4:47|d8_1:24|d1:31|O
        | +----- LC10 |d8_4:47|d8_1:25|d1:31|O
        | | +--- LC11 |d8_4:48|d8_1:23|d1:31|O
        | | | +- LC12 |d8_4:48|d8_1:25|d1:31|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | 
LC9  -> - - - - | <-- |d8_4:47|d8_1:24|d1:31|O
LC10 -> - - - - | <-- |d8_4:47|d8_1:25|d1:31|O
LC11 -> - - - - | <-- |d8_4:48|d8_1:23|d1:31|O
LC12 -> - - - - | <-- |d8_4:48|d8_1:25|d1:31|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
2    -> - - - * | <-- ~PIN003
3    -> - - * - | <-- ~PIN005
4    -> - * - - | <-- ~PIN006
5    -> * - - - | <-- ~PIN007
19   -> - - - - | <-- ~PIN027
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P0
LC38 -> * * * * | <-- Q0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res2

** LOGIC CELL INTERCONNECTIONS **

               Logic cells placed in LAB 'B'
        +----- LC13 |d8_4:45|d8_1:24|d1:31|O
        | +--- LC14 |d8_4:45|d8_1:25|d1:31|O
        | | +- LC15 |d8_4:46|d8_1:22|d1:31|O
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'B'
LC      | | | 
LC13 -> - - - | <-- |d8_4:45|d8_1:24|d1:31|O
LC14 -> - - - | <-- |d8_4:45|d8_1:25|d1:31|O
LC15 -> - - - | <-- |d8_4:46|d8_1:22|d1:31|O

Pin
56   -> @ @ @ | <-- AP0
55   -> @ @ @ | <-- AP1
54   -> @ @ @ | <-- AP2
50   -> @ @ @ | <-- AP3
49   -> @ @ @ | <-- AP4
48   -> @ @ @ | <-- AP5
22   -> @ @ @ | <-- AQ0
21   -> @ @ @ | <-- AQ1
20   -> @ @ @ | <-- AQ2
16   -> @ @ @ | <-- AQ3
15   -> @ @ @ | <-- AQ4
14   -> @ @ @ | <-- AQ5
17   -> @ @ @ | <-- CLK
27   -> - - * | <-- ~PIN009
28   -> - * - | <-- ~PIN014
29   -> * - - | <-- ~PIN015
19   -> - - - | <-- ~PIN027
51   -> @ @ @ | <-- WP
53   -> @ @ @ | <-- WQ
LC37 -> * * * | <-- P0
LC38 -> * * * | <-- Q0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res2

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC33 |d8_4:46|d8_1:25|d1:31|O
        | +----- LC34 |d8_4:47|d8_1:23|d1:31|O
        | | +--- LC35 |d8_4:48|d8_1:22|d1:31|O
        | | | +- LC36 |d8_4:48|d8_1:24|d1:31|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC33 -> - - - - | <-- |d8_4:46|d8_1:25|d1:31|O
LC34 -> - - - - | <-- |d8_4:47|d8_1:23|d1:31|O
LC35 -> - - - - | <-- |d8_4:48|d8_1:22|d1:31|O
LC36 -> - - - - | <-- |d8_4:48|d8_1:24|d1:31|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
36   -> - - * - | <-- ~PIN002
37   -> - - - * | <-- ~PIN004
38   -> - * - - | <-- ~PIN008
39   -> * - - - | <-- ~PIN010
19   -> - - - - | <-- ~PIN027
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P0
LC38 -> * * * * | <-- Q0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res2

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'D'
        +--------------------- LC40 |d8_4:46|d8_1:23|d1:31|O
        | +------------------- LC39 |d8_4:46|d8_1:24|d1:31|O
        | | +----------------- LC41 |d8_4:47|d8_1:22|d1:31|O
        | | | +--------------- LC42 |out8_8:24|out8_4:13|out:22|~8~1~3~2
        | | | | +------------- LC43 |out8_8:24|out8_4:13|out:22|~8~1~3~3
        | | | | | +----------- LC44 |out8_8:24|out8_4:13|out:22|~8~1~3~4
        | | | | | | +--------- LC45 |out8_8:32|out8_4:13|out:22|~8~1~3~2
        | | | | | | | +------- LC46 |out8_8:32|out8_4:13|out:22|~8~1~3~3
        | | | | | | | | +----- LC47 |out8_8:32|out8_4:13|out:22|~8~1~3~4
        | | | | | | | | | +--- LC37 P0
        | | | | | | | | | | +- LC38 Q0
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | 
LC40 -> - - - @ @ - @ @ - - - | <-- |d8_4:46|d8_1:23|d1:31|O
LC39 -> - - - @ @ - @ @ - - - | <-- |d8_4:46|d8_1:24|d1:31|O
LC41 -> - - - @ - - @ - - - - | <-- |d8_4:47|d8_1:22|d1:31|O
LC42 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:22|~8~1~3~2
LC43 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:22|~8~1~3~3
LC44 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:22|~8~1~3~4
LC45 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:22|~8~1~3~2
LC46 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:22|~8~1~3~3
LC47 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:22|~8~1~3~4
LC37 -> * * * - - - - - - - - | <-- P0
LC38 -> * * * - - - - - - - - | <-- Q0

Pin
56   -> @ @ @ @ @ @ - - - - - | <-- AP0
55   -> @ @ @ @ @ @ - - - - - | <-- AP1
54   -> @ @ @ @ @ @ - - - - - | <-- AP2
50   -> @ @ @ @ @ @ - - - - - | <-- AP3
49   -> @ @ @ @ @ @ - - - @ - | <-- AP4
48   -> @ @ @ @ @ @ - - - @ - | <-- AP5
22   -> @ @ @ - - - @ @ @ - - | <-- AQ0
21   -> @ @ @ - - - @ @ @ - - | <-- AQ1
20   -> @ @ @ - - - @ @ @ - - | <-- AQ2
16   -> @ @ @ - - - @ @ @ - - | <-- AQ3
15   -> @ @ @ - - - @ @ @ - @ | <-- AQ4
14   -> @ @ @ - - - @ @ @ - @ | <-- AQ5
17   -> @ @ @ - - - - - - - - | <-- CLK
26   -> - * - - - - - - - - - | <-- ~PIN011
60   -> * - - - - - - - - - - | <-- ~PIN012
59   -> - - * - - - - - - - - | <-- ~PIN022
19   -> - - - @ @ - @ @ - - - | <-- ~PIN027
68   -> - - - * - * * - * - - | <-- ~PIN028
51   -> @ @ @ @ @ @ - - - @ - | <-- WP
53   -> @ @ @ - - - @ @ @ - @ | <-- WQ
LC13 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:24|d1:31|O
LC14 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:25|d1:31|O
LC15 -> - - - * - - * - - - - | <-- |d8_4:46|d8_1:22|d1:31|O
LC33 -> - - - * - * * - * - - | <-- |d8_4:46|d8_1:25|d1:31|O
LC34 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:23|d1:31|O
LC9  -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:24|d1:31|O
LC10 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:25|d1:31|O
LC35 -> - - - * - - * - - - - | <-- |d8_4:48|d8_1:22|d1:31|O
LC11 -> - - - * - - * - - - - | <-- |d8_4:48|d8_1:23|d1:31|O
LC36 -> - - - * * - * * - - - | <-- |d8_4:48|d8_1:24|d1:31|O
LC12 -> - - - * * - * * - - - | <-- |d8_4:48|d8_1:25|d1:31|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res2

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
CLK      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;
~PIN022  : INPUT;
~PIN027  : INPUT;
~PIN028  : INPUT;

-- Node name is 'P0' 
-- Equation name is 'P0', location is LC037, type is bidir.
P0       = TRI(_LC037,  _EQ001);
_LC037   = LCELL( _EQ002);
  _EQ002 = !_LC042 & !_LC043 & !_LC044;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q0' 
-- Equation name is 'Q0', location is LC038, type is bidir.
Q0       = TRI(_LC038,  _EQ003);
_LC038   = LCELL( _EQ004);
  _EQ004 = !_LC045 & !_LC046 & !_LC047;
  _EQ003 = !AQ4 & !AQ5 & !WQ;

-- Node name is '|d8_4:45|d8_1:24|d1:31|:9' = '|d8_4:45|d8_1:24|d1:31|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ006 =  CLK & !~PIN015;

-- Node name is '|d8_4:45|d8_1:25|d1:31|:9' = '|d8_4:45|d8_1:25|d1:31|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ008 =  CLK & !~PIN014;

-- Node name is '|d8_4:46|d8_1:22|d1:31|:9' = '|d8_4:46|d8_1:22|d1:31|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ010 =  CLK & !~PIN009;

-- Node name is '|d8_4:46|d8_1:23|d1:31|:9' = '|d8_4:46|d8_1:23|d1:31|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ012 =  CLK & !~PIN012;

-- Node name is '|d8_4:46|d8_1:24|d1:31|:9' = '|d8_4:46|d8_1:24|d1:31|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ014 =  CLK & !~PIN011;

-- Node name is '|d8_4:46|d8_1:25|d1:31|:9' = '|d8_4:46|d8_1:25|d1:31|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ016 =  CLK & !~PIN010;

-- Node name is '|d8_4:47|d8_1:22|d1:31|:9' = '|d8_4:47|d8_1:22|d1:31|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ018 =  CLK & !~PIN022;

-- Node name is '|d8_4:47|d8_1:23|d1:31|:9' = '|d8_4:47|d8_1:23|d1:31|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ020 =  CLK & !~PIN008;

-- Node name is '|d8_4:47|d8_1:24|d1:31|:9' = '|d8_4:47|d8_1:24|d1:31|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ022 =  CLK & !~PIN007;

-- Node name is '|d8_4:47|d8_1:25|d1:31|:9' = '|d8_4:47|d8_1:25|d1:31|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ024 =  CLK & !~PIN006;

-- Node name is '|d8_4:48|d8_1:22|d1:31|:9' = '|d8_4:48|d8_1:22|d1:31|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ026 =  CLK & !~PIN002;

-- Node name is '|d8_4:48|d8_1:23|d1:31|:9' = '|d8_4:48|d8_1:23|d1:31|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ028 =  CLK & !~PIN005;

-- Node name is '|d8_4:48|d8_1:24|d1:31|:9' = '|d8_4:48|d8_1:24|d1:31|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ030 =  CLK & !~PIN004;

-- Node name is '|d8_4:48|d8_1:25|d1:31|:9' = '|d8_4:48|d8_1:25|d1:31|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ032 =  CLK & !~PIN003;

-- Node name is '|out8_8:24|out8_4:13|out:22|~8~1~3~2' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ033);
  _EQ033 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !_LC012 & !_LC035 & !_LC036 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC009 & !_LC010 & !_LC034 & !_LC041 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC015 & !_LC033 & !_LC039 & !_LC040 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !_LC014 & !~PIN027 & 
             !~PIN028 & !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC035 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC041 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC015 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:22|~8~1~3~3' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ034);
  _EQ034 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC036 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC034 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC009 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC040 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC039 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC012 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !~PIN027 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:22|~8~1~3~4' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ035);
  _EQ035 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !~PIN028 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC014 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:22|~8~1~3~2' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ036);
  _EQ036 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !_LC012 & !_LC035 & !_LC036 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC010 & !_LC034 & !_LC041 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC015 & !_LC033 & !_LC039 & !_LC040 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !_LC014 & !~PIN027 & 
             !~PIN028 & !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC041 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:22|~8~1~3~3' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ037);
  _EQ037 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC036 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC034 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC040 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC012 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !~PIN027 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:22|~8~1~3~4' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ038);
  _EQ038 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !~PIN028 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ;



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res3

***** Logic for device 'res3' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R                    R  R  R  R  R  R  R  
              E  E  E  E  ~  ~  ~  ~     ~  E  E  E  E  E  E  E  
              S  S  S  S  P  P  P  P     P  S  S  S  S  S  S  S  
              E  E  E  E  I  I  I  I     I  E  E  E  E  E  E  E  
              R  R  R  R  N  N  N  N     N  R  R  R  R  R  R  R  
              V  V  V  V  0  0  0  0  G  0  V  V  V  V  V  V  V  
              E  E  E  E  1  0  0  0  N  1  E  E  E  E  E  E  E  
              D  D  D  D  3  7  4  2  D  2  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | ~PIN003 
RESERVED | 11                                                  59 | ~PIN009 
RESERVED | 12                                                  58 | Q2 
RESERVED | 13                                                  57 | P2 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
     CLK | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN025 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  ~  ~  ~  R  R  R  R  G  ~  ~  ~  ~  R  R  R  R  
              P  P  P  P  E  E  E  E  N  P  P  P  P  E  E  E  E  
              I  I  I  I  S  S  S  S  D  I  I  I  I  S  S  S  S  
              N  N  N  N  E  E  E  E     N  N  N  N  E  E  E  E  
              0  0  0  0  R  R  R  R     0  0  0  0  R  R  R  R  
              0  0  0  1  V  V  V  V     1  1  1  1  V  V  V  V  
              5  6  8  1  E  E  E  E     0  4  5  6  E  E  E  E  
                          D  D  D  D                 D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res3

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     4/12( 33%)   4/12( 33%) 
B:    LC13 - LC24     4/12( 33%)   4/12( 33%) 
C:    LC25 - LC36     4/12( 33%)   4/12( 33%) 
D:    LC37 - LC48    11/12( 91%)   5/12( 41%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            17/48     ( 35%)
Total logic cells used:                         23/48     ( 47%)
Average fan-in:                                  16.52
Total fan-in:                                   380

Total input pins required:                      31
Total output pins required:                      0
Total bidirectional pins required:               2
Total logic cells required:                     23
Total flipflops required:                       15

Synthesized logic cells:                         6/  48   ( 12%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res3

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    0   18  AP0
  55      -   -       INPUT              0    0    0   18  AP1
  54      -   -       INPUT              0    0    0   18  AP2
  50      -   -       INPUT              0    0    0   18  AP3
  49      -   -       INPUT              0    0    1   18  AP4
  48      -   -       INPUT              0    0    1   18  AP5
  22      -   -       INPUT              0    0    0   18  AQ0
  21      -   -       INPUT              0    0    0   18  AQ1
  20      -   -       INPUT              0    0    0   18  AQ2
  16      -   -       INPUT              0    0    0   18  AQ3
  15      -   -       INPUT              0    0    1   18  AQ4
  14      -   -       INPUT              0    0    1   18  AQ5
  17      -   -       INPUT              0    0    0   15  CLK
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN002
  60   (40)  (D)      INPUT    sg        0    0    0    1  ~PIN003
   3    (2)  (A)      INPUT    s         0    0    0    1  ~PIN004
  27   (17)  (B)      INPUT    s         0    0    0    1  ~PIN005
  28   (18)  (B)      INPUT    s         0    0    0    1  ~PIN006
   4    (3)  (A)      INPUT    s         0    0    0    1  ~PIN007
  29   (19)  (B)      INPUT    s         0    0    0    1  ~PIN008
  59   (39)  (D)      INPUT    sg        0    0    0    1  ~PIN009
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN010
  30   (20)  (B)      INPUT    s         0    0    0    1  ~PIN011
  68   (48)  (D)      INPUT    s         0    0    0    1  ~PIN012
   5    (4)  (A)      INPUT    s         0    0    0    1  ~PIN013
  37   (26)  (C)      INPUT    s         0    0    0    1  ~PIN014
  38   (27)  (C)      INPUT    s         0    0    0    1  ~PIN015
  39   (28)  (C)      INPUT    s         0    0    0    1  ~PIN016
  19      -   -       INPUT    s         0    0    0    2  ~PIN025
  57     37    D      BIDIR     g        3    3    0   15  P2
  58     38    D      BIDIR     g        3    3    0   15  Q2
  51      -   -       INPUT              0    0    1   18  WP
  53      -   -       INPUT              0    0    1   18  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res3

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  57     37    D        TRI     g        3    3    0   15  P2
  58     38    D        TRI     g        3    3    0   15  Q2


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res3

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (10)     9    A        DFF     g       16    2    0    4  |d8_4:45|d8_1:22|d1:29|O (|d8_4:45|d8_1:22|d1:29|:9)
 (44)    33    C        DFF     g       16    2    0    4  |d8_4:45|d8_1:23|d1:29|O (|d8_4:45|d8_1:23|d1:29|:9)
 (45)    34    C        DFF     g       16    2    0    4  |d8_4:45|d8_1:24|d1:29|O (|d8_4:45|d8_1:24|d1:29|:9)
 (46)    35    C        DFF     g       16    2    0    4  |d8_4:45|d8_1:25|d1:29|O (|d8_4:45|d8_1:25|d1:29|:9)
 (60)    40    D        DFF             16    2    0    2  |d8_4:46|d8_1:22|d1:29|O (|d8_4:46|d8_1:22|d1:29|:9)
 (59)    39    D        DFF             16    2    0    4  |d8_4:46|d8_1:23|d1:29|O (|d8_4:46|d8_1:23|d1:29|:9)
 (23)    13    B        DFF     g       16    2    0    4  |d8_4:46|d8_1:24|d1:29|O (|d8_4:46|d8_1:24|d1:29|:9)
 (47)    36    C        DFF     g       16    2    0    4  |d8_4:46|d8_1:25|d1:29|O (|d8_4:46|d8_1:25|d1:29|:9)
 (24)    14    B        DFF     g       16    2    0    4  |d8_4:47|d8_1:23|d1:29|O (|d8_4:47|d8_1:23|d1:29|:9)
 (11)    10    A        DFF     g       16    2    0    4  |d8_4:47|d8_1:24|d1:29|O (|d8_4:47|d8_1:24|d1:29|:9)
 (25)    15    B        DFF     g       16    2    0    4  |d8_4:47|d8_1:25|d1:29|O (|d8_4:47|d8_1:25|d1:29|:9)
 (12)    11    A        DFF     g       16    2    0    2  |d8_4:48|d8_1:22|d1:29|O (|d8_4:48|d8_1:22|d1:29|:9)
 (26)    16    B        DFF     g       16    2    0    2  |d8_4:48|d8_1:23|d1:29|O (|d8_4:48|d8_1:23|d1:29|:9)
 (13)    12    A        DFF     g       16    2    0    4  |d8_4:48|d8_1:24|d1:29|O (|d8_4:48|d8_1:24|d1:29|:9)
 (61)    41    D        DFF             16    2    0    4  |d8_4:48|d8_1:25|d1:29|O (|d8_4:48|d8_1:25|d1:29|:9)
 (62)    42    D       SOFT    s         8   15    1    0  |out8_8:24|out8_4:13|out:20|~8~1~3~2
 (63)    43    D       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:20|~8~1~3~3
 (64)    44    D       SOFT    s         7    4    1    0  |out8_8:24|out8_4:13|out:20|~8~1~3~4
 (65)    45    D       SOFT    s         8   15    1    0  |out8_8:32|out8_4:13|out:20|~8~1~3~2
 (66)    46    D       SOFT    s         7    8    1    0  |out8_8:32|out8_4:13|out:20|~8~1~3~3
 (67)    47    D       SOFT    s         7    4    1    0  |out8_8:32|out8_4:13|out:20|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res3

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'A'
        +------- LC9 |d8_4:45|d8_1:22|d1:29|O
        | +----- LC10 |d8_4:47|d8_1:24|d1:29|O
        | | +--- LC11 |d8_4:48|d8_1:22|d1:29|O
        | | | +- LC12 |d8_4:48|d8_1:24|d1:29|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | 
LC9  -> - - - - | <-- |d8_4:45|d8_1:22|d1:29|O
LC10 -> - - - - | <-- |d8_4:47|d8_1:24|d1:29|O
LC11 -> - - - - | <-- |d8_4:48|d8_1:22|d1:29|O
LC12 -> - - - - | <-- |d8_4:48|d8_1:24|d1:29|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
2    -> - - * - | <-- ~PIN002
3    -> - - - * | <-- ~PIN004
4    -> - * - - | <-- ~PIN007
5    -> * - - - | <-- ~PIN013
19   -> - - - - | <-- ~PIN025
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P2
LC38 -> * * * * | <-- Q2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res3

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'B'
        +------- LC13 |d8_4:46|d8_1:24|d1:29|O
        | +----- LC14 |d8_4:47|d8_1:23|d1:29|O
        | | +--- LC15 |d8_4:47|d8_1:25|d1:29|O
        | | | +- LC16 |d8_4:48|d8_1:23|d1:29|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'B'
LC      | | | | 
LC13 -> - - - - | <-- |d8_4:46|d8_1:24|d1:29|O
LC14 -> - - - - | <-- |d8_4:47|d8_1:23|d1:29|O
LC15 -> - - - - | <-- |d8_4:47|d8_1:25|d1:29|O
LC16 -> - - - - | <-- |d8_4:48|d8_1:23|d1:29|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
27   -> - - - * | <-- ~PIN005
28   -> - - * - | <-- ~PIN006
29   -> - * - - | <-- ~PIN008
30   -> * - - - | <-- ~PIN011
19   -> - - - - | <-- ~PIN025
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P2
LC38 -> * * * * | <-- Q2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res3

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC33 |d8_4:45|d8_1:23|d1:29|O
        | +----- LC34 |d8_4:45|d8_1:24|d1:29|O
        | | +--- LC35 |d8_4:45|d8_1:25|d1:29|O
        | | | +- LC36 |d8_4:46|d8_1:25|d1:29|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC33 -> - - - - | <-- |d8_4:45|d8_1:23|d1:29|O
LC34 -> - - - - | <-- |d8_4:45|d8_1:24|d1:29|O
LC35 -> - - - - | <-- |d8_4:45|d8_1:25|d1:29|O
LC36 -> - - - - | <-- |d8_4:46|d8_1:25|d1:29|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
36   -> - - - * | <-- ~PIN010
37   -> - - * - | <-- ~PIN014
38   -> - * - - | <-- ~PIN015
39   -> * - - - | <-- ~PIN016
19   -> - - - - | <-- ~PIN025
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P2
LC38 -> * * * * | <-- Q2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res3

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'D'
        +--------------------- LC40 |d8_4:46|d8_1:22|d1:29|O
        | +------------------- LC39 |d8_4:46|d8_1:23|d1:29|O
        | | +----------------- LC41 |d8_4:48|d8_1:25|d1:29|O
        | | | +--------------- LC42 |out8_8:24|out8_4:13|out:20|~8~1~3~2
        | | | | +------------- LC43 |out8_8:24|out8_4:13|out:20|~8~1~3~3
        | | | | | +----------- LC44 |out8_8:24|out8_4:13|out:20|~8~1~3~4
        | | | | | | +--------- LC45 |out8_8:32|out8_4:13|out:20|~8~1~3~2
        | | | | | | | +------- LC46 |out8_8:32|out8_4:13|out:20|~8~1~3~3
        | | | | | | | | +----- LC47 |out8_8:32|out8_4:13|out:20|~8~1~3~4
        | | | | | | | | | +--- LC37 P2
        | | | | | | | | | | +- LC38 Q2
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | 
LC40 -> - - - @ - - @ - - - - | <-- |d8_4:46|d8_1:22|d1:29|O
LC39 -> - - - @ @ - @ @ - - - | <-- |d8_4:46|d8_1:23|d1:29|O
LC41 -> - - - @ @ - @ @ - - - | <-- |d8_4:48|d8_1:25|d1:29|O
LC42 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:20|~8~1~3~2
LC43 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:20|~8~1~3~3
LC44 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:20|~8~1~3~4
LC45 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:20|~8~1~3~2
LC46 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:20|~8~1~3~3
LC47 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:20|~8~1~3~4
LC37 -> * * * - - - - - - - - | <-- P2
LC38 -> * * * - - - - - - - - | <-- Q2

Pin
56   -> @ @ @ @ @ @ - - - - - | <-- AP0
55   -> @ @ @ @ @ @ - - - - - | <-- AP1
54   -> @ @ @ @ @ @ - - - - - | <-- AP2
50   -> @ @ @ @ @ @ - - - - - | <-- AP3
49   -> @ @ @ @ @ @ - - - @ - | <-- AP4
48   -> @ @ @ @ @ @ - - - @ - | <-- AP5
22   -> @ @ @ - - - @ @ @ - - | <-- AQ0
21   -> @ @ @ - - - @ @ @ - - | <-- AQ1
20   -> @ @ @ - - - @ @ @ - - | <-- AQ2
16   -> @ @ @ - - - @ @ @ - - | <-- AQ3
15   -> @ @ @ - - - @ @ @ - @ | <-- AQ4
14   -> @ @ @ - - - @ @ @ - @ | <-- AQ5
17   -> @ @ @ - - - - - - - - | <-- CLK
60   -> - - * - - - - - - - - | <-- ~PIN003
59   -> * - - - - - - - - - - | <-- ~PIN009
68   -> - * - - - - - - - - - | <-- ~PIN012
19   -> - - - @ - - @ - - - - | <-- ~PIN025
51   -> @ @ @ @ @ @ - - - @ - | <-- WP
53   -> @ @ @ - - - @ @ @ - @ | <-- WQ
LC9  -> - - - * * - * * - - - | <-- |d8_4:45|d8_1:22|d1:29|O
LC33 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:23|d1:29|O
LC34 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:24|d1:29|O
LC35 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:25|d1:29|O
LC13 -> - - - * * - * * - - - | <-- |d8_4:46|d8_1:24|d1:29|O
LC36 -> - - - * - * * - * - - | <-- |d8_4:46|d8_1:25|d1:29|O
LC14 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:23|d1:29|O
LC10 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:24|d1:29|O
LC15 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:25|d1:29|O
LC11 -> - - - * - - * - - - - | <-- |d8_4:48|d8_1:22|d1:29|O
LC16 -> - - - * - - * - - - - | <-- |d8_4:48|d8_1:23|d1:29|O
LC12 -> - - - * * - * * - - - | <-- |d8_4:48|d8_1:24|d1:29|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res3

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
CLK      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;
~PIN016  : INPUT;
~PIN025  : INPUT;

-- Node name is 'P2' 
-- Equation name is 'P2', location is LC037, type is bidir.
P2       = TRI(_LC037,  _EQ001);
_LC037   = LCELL( _EQ002);
  _EQ002 = !_LC042 & !_LC043 & !_LC044;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q2' 
-- Equation name is 'Q2', location is LC038, type is bidir.
Q2       = TRI(_LC038,  _EQ003);
_LC038   = LCELL( _EQ004);
  _EQ004 = !_LC045 & !_LC046 & !_LC047;
  _EQ003 = !AQ4 & !AQ5 & !WQ;

-- Node name is '|d8_4:45|d8_1:22|d1:29|:9' = '|d8_4:45|d8_1:22|d1:29|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ006 =  CLK & !~PIN013;

-- Node name is '|d8_4:45|d8_1:23|d1:29|:9' = '|d8_4:45|d8_1:23|d1:29|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ008 =  CLK & !~PIN016;

-- Node name is '|d8_4:45|d8_1:24|d1:29|:9' = '|d8_4:45|d8_1:24|d1:29|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ010 =  CLK & !~PIN015;

-- Node name is '|d8_4:45|d8_1:25|d1:29|:9' = '|d8_4:45|d8_1:25|d1:29|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ012 =  CLK & !~PIN014;

-- Node name is '|d8_4:46|d8_1:22|d1:29|:9' = '|d8_4:46|d8_1:22|d1:29|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ014 =  CLK & !~PIN009;

-- Node name is '|d8_4:46|d8_1:23|d1:29|:9' = '|d8_4:46|d8_1:23|d1:29|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ016 =  CLK & !~PIN012;

-- Node name is '|d8_4:46|d8_1:24|d1:29|:9' = '|d8_4:46|d8_1:24|d1:29|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ018 =  CLK & !~PIN011;

-- Node name is '|d8_4:46|d8_1:25|d1:29|:9' = '|d8_4:46|d8_1:25|d1:29|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ020 =  CLK & !~PIN010;

-- Node name is '|d8_4:47|d8_1:23|d1:29|:9' = '|d8_4:47|d8_1:23|d1:29|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ022 =  CLK & !~PIN008;

-- Node name is '|d8_4:47|d8_1:24|d1:29|:9' = '|d8_4:47|d8_1:24|d1:29|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ024 =  CLK & !~PIN007;

-- Node name is '|d8_4:47|d8_1:25|d1:29|:9' = '|d8_4:47|d8_1:25|d1:29|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ026 =  CLK & !~PIN006;

-- Node name is '|d8_4:48|d8_1:22|d1:29|:9' = '|d8_4:48|d8_1:22|d1:29|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ028 =  CLK & !~PIN002;

-- Node name is '|d8_4:48|d8_1:23|d1:29|:9' = '|d8_4:48|d8_1:23|d1:29|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ030 =  CLK & !~PIN005;

-- Node name is '|d8_4:48|d8_1:24|d1:29|:9' = '|d8_4:48|d8_1:24|d1:29|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ032 =  CLK & !~PIN004;

-- Node name is '|d8_4:48|d8_1:25|d1:29|:9' = '|d8_4:48|d8_1:25|d1:29|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( _EQ033,  _EQ034,  VCC,  VCC);
  _EQ033 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ034 =  CLK & !~PIN003;

-- Node name is '|out8_8:24|out8_4:13|out:20|~8~1~3~2' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ035);
  _EQ035 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !_LC012 & !_LC016 & !_LC041 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !_LC014 & !_LC015 & !~PIN025 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !_LC036 & !_LC039 & !_LC040 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !_LC033 & !_LC034 & !_LC035 & 
             !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !~PIN025 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC040 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:20|~8~1~3~3' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ036);
  _EQ036 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC012 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC014 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC039 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC041 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:20|~8~1~3~4' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ037);
  _EQ037 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC036 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC034 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC035 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:20|~8~1~3~2' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ038);
  _EQ038 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !_LC012 & !_LC016 & !_LC041 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !_LC014 & !_LC015 & !~PIN025 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !_LC036 & !_LC039 & !_LC040 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC033 & !_LC034 & !_LC035 & 
             !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !~PIN025 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC040 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:20|~8~1~3~3' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ039);
  _EQ039 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC012 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC041 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:20|~8~1~3~4' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ040);
  _EQ040 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC036 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC034 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ;



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res4

***** Logic for device 'res4' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R                    R  R  R  R  R  R  R  
              E  E  E  E  ~  ~  ~  ~     ~  E  E  E  E  E  E  E  
              S  S  S  S  P  P  P  P     P  S  S  S  S  S  S  S  
              E  E  E  E  I  I  I  I     I  E  E  E  E  E  E  E  
              R  R  R  R  N  N  N  N     N  R  R  R  R  R  R  R  
              V  V  V  V  0  0  0  0  G  0  V  V  V  V  V  V  V  
              E  E  E  E  1  1  0  0  N  2  E  E  E  E  E  E  E  
              D  D  D  D  6  1  7  3  D  2  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | ~PIN002 
RESERVED | 11                                                  59 | ~PIN005 
RESERVED | 12                                                  58 | Q1 
RESERVED | 13                                                  57 | P1 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
     CLK | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN026 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  ~  ~  ~  R  R  R  R  G  ~  ~  ~  ~  R  R  R  R  
              P  P  P  P  E  E  E  E  N  P  P  P  P  E  E  E  E  
              I  I  I  I  S  S  S  S  D  I  I  I  I  S  S  S  S  
              N  N  N  N  E  E  E  E     N  N  N  N  E  E  E  E  
              0  0  0  0  R  R  R  R     0  0  0  0  R  R  R  R  
              0  0  1  1  V  V  V  V     0  0  1  1  V  V  V  V  
              4  9  0  5  E  E  E  E     6  8  2  3  E  E  E  E  
                          D  D  D  D                 D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res4

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     4/12( 33%)   4/12( 33%) 
B:    LC13 - LC24     4/12( 33%)   4/12( 33%) 
C:    LC25 - LC36     4/12( 33%)   4/12( 33%) 
D:    LC37 - LC48    11/12( 91%)   5/12( 41%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            17/48     ( 35%)
Total logic cells used:                         23/48     ( 47%)
Average fan-in:                                  16.52
Total fan-in:                                   380

Total input pins required:                      31
Total output pins required:                      0
Total bidirectional pins required:               2
Total logic cells required:                     23
Total flipflops required:                       15

Synthesized logic cells:                         6/  48   ( 12%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res4

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    0   18  AP0
  55      -   -       INPUT              0    0    0   18  AP1
  54      -   -       INPUT              0    0    0   18  AP2
  50      -   -       INPUT              0    0    0   18  AP3
  49      -   -       INPUT              0    0    1   18  AP4
  48      -   -       INPUT              0    0    1   18  AP5
  22      -   -       INPUT              0    0    0   18  AQ0
  21      -   -       INPUT              0    0    0   18  AQ1
  20      -   -       INPUT              0    0    0   18  AQ2
  16      -   -       INPUT              0    0    0   18  AQ3
  15      -   -       INPUT              0    0    1   18  AQ4
  14      -   -       INPUT              0    0    1   18  AQ5
  17      -   -       INPUT              0    0    0   15  CLK
  60   (40)  (D)      INPUT    sg        0    0    0    1  ~PIN002
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN003
  27   (17)  (B)      INPUT    s         0    0    0    1  ~PIN004
  59   (39)  (D)      INPUT    sg        0    0    0    1  ~PIN005
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN006
   3    (2)  (A)      INPUT    s         0    0    0    1  ~PIN007
  37   (26)  (C)      INPUT    s         0    0    0    1  ~PIN008
  28   (18)  (B)      INPUT    s         0    0    0    1  ~PIN009
  29   (19)  (B)      INPUT    s         0    0    0    1  ~PIN010
   4    (3)  (A)      INPUT    s         0    0    0    1  ~PIN011
  38   (27)  (C)      INPUT    s         0    0    0    1  ~PIN012
  39   (28)  (C)      INPUT    s         0    0    0    1  ~PIN013
  30   (20)  (B)      INPUT    s         0    0    0    1  ~PIN015
   5    (4)  (A)      INPUT    s         0    0    0    1  ~PIN016
  68   (48)  (D)      INPUT    s         0    0    0    1  ~PIN022
  19      -   -       INPUT    s         0    0    0    4  ~PIN026
  57     37    D      BIDIR     g        3    3    0   15  P1
  58     38    D      BIDIR     g        3    3    0   15  Q1
  51      -   -       INPUT              0    0    1   18  WP
  53      -   -       INPUT              0    0    1   18  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res4

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  57     37    D        TRI     g        3    3    0   15  P1
  58     38    D        TRI     g        3    3    0   15  Q1


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res4

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (44)    33    C        DFF     g       16    2    0    4  |d8_4:45|d8_1:22|d1:30|O (|d8_4:45|d8_1:22|d1:30|:9)
 (10)     9    A        DFF     g       16    2    0    4  |d8_4:45|d8_1:23|d1:30|O (|d8_4:45|d8_1:23|d1:30|:9)
 (23)    13    B        DFF     g       16    2    0    4  |d8_4:45|d8_1:24|d1:30|O (|d8_4:45|d8_1:24|d1:30|:9)
 (24)    14    B        DFF     g       16    2    0    2  |d8_4:46|d8_1:22|d1:30|O (|d8_4:46|d8_1:22|d1:30|:9)
 (45)    34    C        DFF     g       16    2    0    4  |d8_4:46|d8_1:23|d1:30|O (|d8_4:46|d8_1:23|d1:30|:9)
 (11)    10    A        DFF     g       16    2    0    4  |d8_4:46|d8_1:24|d1:30|O (|d8_4:46|d8_1:24|d1:30|:9)
 (25)    15    B        DFF     g       16    2    0    4  |d8_4:46|d8_1:25|d1:30|O (|d8_4:46|d8_1:25|d1:30|:9)
 (60)    40    D        DFF             16    2    0    2  |d8_4:47|d8_1:22|d1:30|O (|d8_4:47|d8_1:22|d1:30|:9)
 (46)    35    C        DFF     g       16    2    0    4  |d8_4:47|d8_1:23|d1:30|O (|d8_4:47|d8_1:23|d1:30|:9)
 (12)    11    A        DFF     g       16    2    0    4  |d8_4:47|d8_1:24|d1:30|O (|d8_4:47|d8_1:24|d1:30|:9)
 (47)    36    C        DFF     g       16    2    0    4  |d8_4:47|d8_1:25|d1:30|O (|d8_4:47|d8_1:25|d1:30|:9)
 (59)    39    D        DFF             16    2    0    2  |d8_4:48|d8_1:22|d1:30|O (|d8_4:48|d8_1:22|d1:30|:9)
 (61)    41    D        DFF             16    2    0    2  |d8_4:48|d8_1:23|d1:30|O (|d8_4:48|d8_1:23|d1:30|:9)
 (26)    16    B        DFF     g       16    2    0    4  |d8_4:48|d8_1:24|d1:30|O (|d8_4:48|d8_1:24|d1:30|:9)
 (13)    12    A        DFF     g       16    2    0    4  |d8_4:48|d8_1:25|d1:30|O (|d8_4:48|d8_1:25|d1:30|:9)
 (62)    42    D       SOFT    s         8   15    1    0  |out8_8:24|out8_4:13|out:21|~8~1~3~2
 (63)    43    D       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:21|~8~1~3~3
 (64)    44    D       SOFT    s         8    3    1    0  |out8_8:24|out8_4:13|out:21|~8~1~3~4
 (65)    45    D       SOFT    s         8   15    1    0  |out8_8:32|out8_4:13|out:21|~8~1~3~2
 (66)    46    D       SOFT    s         7    8    1    0  |out8_8:32|out8_4:13|out:21|~8~1~3~3
 (67)    47    D       SOFT    s         8    3    1    0  |out8_8:32|out8_4:13|out:21|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res4

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'A'
        +------- LC9 |d8_4:45|d8_1:23|d1:30|O
        | +----- LC10 |d8_4:46|d8_1:24|d1:30|O
        | | +--- LC11 |d8_4:47|d8_1:24|d1:30|O
        | | | +- LC12 |d8_4:48|d8_1:25|d1:30|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | 
LC9  -> - - - - | <-- |d8_4:45|d8_1:23|d1:30|O
LC10 -> - - - - | <-- |d8_4:46|d8_1:24|d1:30|O
LC11 -> - - - - | <-- |d8_4:47|d8_1:24|d1:30|O
LC12 -> - - - - | <-- |d8_4:48|d8_1:25|d1:30|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
2    -> - - - * | <-- ~PIN003
3    -> - - * - | <-- ~PIN007
4    -> - * - - | <-- ~PIN011
5    -> * - - - | <-- ~PIN016
19   -> - - - - | <-- ~PIN026
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P1
LC38 -> * * * * | <-- Q1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res4

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'B'
        +------- LC13 |d8_4:45|d8_1:24|d1:30|O
        | +----- LC14 |d8_4:46|d8_1:22|d1:30|O
        | | +--- LC15 |d8_4:46|d8_1:25|d1:30|O
        | | | +- LC16 |d8_4:48|d8_1:24|d1:30|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'B'
LC      | | | | 
LC13 -> - - - - | <-- |d8_4:45|d8_1:24|d1:30|O
LC14 -> - - - - | <-- |d8_4:46|d8_1:22|d1:30|O
LC15 -> - - - - | <-- |d8_4:46|d8_1:25|d1:30|O
LC16 -> - - - - | <-- |d8_4:48|d8_1:24|d1:30|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
27   -> - - - * | <-- ~PIN004
28   -> - * - - | <-- ~PIN009
29   -> - - * - | <-- ~PIN010
30   -> * - - - | <-- ~PIN015
19   -> - - - - | <-- ~PIN026
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P1
LC38 -> * * * * | <-- Q1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res4

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC33 |d8_4:45|d8_1:22|d1:30|O
        | +----- LC34 |d8_4:46|d8_1:23|d1:30|O
        | | +--- LC35 |d8_4:47|d8_1:23|d1:30|O
        | | | +- LC36 |d8_4:47|d8_1:25|d1:30|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC33 -> - - - - | <-- |d8_4:45|d8_1:22|d1:30|O
LC34 -> - - - - | <-- |d8_4:46|d8_1:23|d1:30|O
LC35 -> - - - - | <-- |d8_4:47|d8_1:23|d1:30|O
LC36 -> - - - - | <-- |d8_4:47|d8_1:25|d1:30|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
36   -> - - - * | <-- ~PIN006
37   -> - - * - | <-- ~PIN008
38   -> - * - - | <-- ~PIN012
39   -> * - - - | <-- ~PIN013
19   -> - - - - | <-- ~PIN026
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P1
LC38 -> * * * * | <-- Q1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res4

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'D'
        +--------------------- LC40 |d8_4:47|d8_1:22|d1:30|O
        | +------------------- LC39 |d8_4:48|d8_1:22|d1:30|O
        | | +----------------- LC41 |d8_4:48|d8_1:23|d1:30|O
        | | | +--------------- LC42 |out8_8:24|out8_4:13|out:21|~8~1~3~2
        | | | | +------------- LC43 |out8_8:24|out8_4:13|out:21|~8~1~3~3
        | | | | | +----------- LC44 |out8_8:24|out8_4:13|out:21|~8~1~3~4
        | | | | | | +--------- LC45 |out8_8:32|out8_4:13|out:21|~8~1~3~2
        | | | | | | | +------- LC46 |out8_8:32|out8_4:13|out:21|~8~1~3~3
        | | | | | | | | +----- LC47 |out8_8:32|out8_4:13|out:21|~8~1~3~4
        | | | | | | | | | +--- LC37 P1
        | | | | | | | | | | +- LC38 Q1
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | 
LC40 -> - - - @ - - @ - - - - | <-- |d8_4:47|d8_1:22|d1:30|O
LC39 -> - - - @ - - @ - - - - | <-- |d8_4:48|d8_1:22|d1:30|O
LC41 -> - - - @ - - @ - - - - | <-- |d8_4:48|d8_1:23|d1:30|O
LC42 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:21|~8~1~3~2
LC43 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:21|~8~1~3~3
LC44 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:21|~8~1~3~4
LC45 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:21|~8~1~3~2
LC46 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:21|~8~1~3~3
LC47 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:21|~8~1~3~4
LC37 -> * * * - - - - - - - - | <-- P1
LC38 -> * * * - - - - - - - - | <-- Q1

Pin
56   -> @ @ @ @ @ @ - - - - - | <-- AP0
55   -> @ @ @ @ @ @ - - - - - | <-- AP1
54   -> @ @ @ @ @ @ - - - - - | <-- AP2
50   -> @ @ @ @ @ @ - - - - - | <-- AP3
49   -> @ @ @ @ @ @ - - - @ - | <-- AP4
48   -> @ @ @ @ @ @ - - - @ - | <-- AP5
22   -> @ @ @ - - - @ @ @ - - | <-- AQ0
21   -> @ @ @ - - - @ @ @ - - | <-- AQ1
20   -> @ @ @ - - - @ @ @ - - | <-- AQ2
16   -> @ @ @ - - - @ @ @ - - | <-- AQ3
15   -> @ @ @ - - - @ @ @ - @ | <-- AQ4
14   -> @ @ @ - - - @ @ @ - @ | <-- AQ5
17   -> @ @ @ - - - - - - - - | <-- CLK
60   -> - * - - - - - - - - - | <-- ~PIN002
59   -> - - * - - - - - - - - | <-- ~PIN005
68   -> * - - - - - - - - - - | <-- ~PIN022
19   -> - - - @ - @ @ - @ - - | <-- ~PIN026
51   -> @ @ @ @ @ @ - - - @ - | <-- WP
53   -> @ @ @ - - - @ @ @ - @ | <-- WQ
LC33 -> - - - * * - * * - - - | <-- |d8_4:45|d8_1:22|d1:30|O
LC9  -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:23|d1:30|O
LC13 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:24|d1:30|O
LC14 -> - - - * - - * - - - - | <-- |d8_4:46|d8_1:22|d1:30|O
LC34 -> - - - * * - * * - - - | <-- |d8_4:46|d8_1:23|d1:30|O
LC10 -> - - - * * - * * - - - | <-- |d8_4:46|d8_1:24|d1:30|O
LC15 -> - - - * - * * - * - - | <-- |d8_4:46|d8_1:25|d1:30|O
LC35 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:23|d1:30|O
LC11 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:24|d1:30|O
LC36 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:25|d1:30|O
LC16 -> - - - * * - * * - - - | <-- |d8_4:48|d8_1:24|d1:30|O
LC12 -> - - - * * - * * - - - | <-- |d8_4:48|d8_1:25|d1:30|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res4

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
CLK      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN015  : INPUT;
~PIN016  : INPUT;
~PIN022  : INPUT;
~PIN026  : INPUT;

-- Node name is 'P1' 
-- Equation name is 'P1', location is LC037, type is bidir.
P1       = TRI(_LC037,  _EQ001);
_LC037   = LCELL( _EQ002);
  _EQ002 = !_LC042 & !_LC043 & !_LC044;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q1' 
-- Equation name is 'Q1', location is LC038, type is bidir.
Q1       = TRI(_LC038,  _EQ003);
_LC038   = LCELL( _EQ004);
  _EQ004 = !_LC045 & !_LC046 & !_LC047;
  _EQ003 = !AQ4 & !AQ5 & !WQ;

-- Node name is '|d8_4:45|d8_1:22|d1:30|:9' = '|d8_4:45|d8_1:22|d1:30|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ006 =  CLK & !~PIN013;

-- Node name is '|d8_4:45|d8_1:23|d1:30|:9' = '|d8_4:45|d8_1:23|d1:30|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ008 =  CLK & !~PIN016;

-- Node name is '|d8_4:45|d8_1:24|d1:30|:9' = '|d8_4:45|d8_1:24|d1:30|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ010 =  CLK & !~PIN015;

-- Node name is '|d8_4:46|d8_1:22|d1:30|:9' = '|d8_4:46|d8_1:22|d1:30|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ012 =  CLK & !~PIN009;

-- Node name is '|d8_4:46|d8_1:23|d1:30|:9' = '|d8_4:46|d8_1:23|d1:30|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ014 =  CLK & !~PIN012;

-- Node name is '|d8_4:46|d8_1:24|d1:30|:9' = '|d8_4:46|d8_1:24|d1:30|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ016 =  CLK & !~PIN011;

-- Node name is '|d8_4:46|d8_1:25|d1:30|:9' = '|d8_4:46|d8_1:25|d1:30|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ018 =  CLK & !~PIN010;

-- Node name is '|d8_4:47|d8_1:22|d1:30|:9' = '|d8_4:47|d8_1:22|d1:30|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ020 =  CLK & !~PIN022;

-- Node name is '|d8_4:47|d8_1:23|d1:30|:9' = '|d8_4:47|d8_1:23|d1:30|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ022 =  CLK & !~PIN008;

-- Node name is '|d8_4:47|d8_1:24|d1:30|:9' = '|d8_4:47|d8_1:24|d1:30|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ024 =  CLK & !~PIN007;

-- Node name is '|d8_4:47|d8_1:25|d1:30|:9' = '|d8_4:47|d8_1:25|d1:30|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ026 =  CLK & !~PIN006;

-- Node name is '|d8_4:48|d8_1:22|d1:30|:9' = '|d8_4:48|d8_1:22|d1:30|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ028 =  CLK & !~PIN002;

-- Node name is '|d8_4:48|d8_1:23|d1:30|:9' = '|d8_4:48|d8_1:23|d1:30|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ030 =  CLK & !~PIN005;

-- Node name is '|d8_4:48|d8_1:24|d1:30|:9' = '|d8_4:48|d8_1:24|d1:30|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ032 =  CLK & !~PIN004;

-- Node name is '|d8_4:48|d8_1:25|d1:30|:9' = '|d8_4:48|d8_1:25|d1:30|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( _EQ033,  _EQ034,  VCC,  VCC);
  _EQ033 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ034 =  CLK & !~PIN003;

-- Node name is '|out8_8:24|out8_4:13|out:21|~8~1~3~2' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ035);
  _EQ035 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC012 & !_LC016 & !_LC039 & !_LC041 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !_LC035 & !_LC036 & !_LC040 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC010 & !_LC014 & !_LC015 & !_LC034 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !_LC013 & !_LC033 & !~PIN026 & 
             !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC039 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC040 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC014 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC041 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:21|~8~1~3~3' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ036);
  _EQ036 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC035 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC034 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC010 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC012 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC036 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:21|~8~1~3~4' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ037);
  _EQ037 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC015 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !~PIN026 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:21|~8~1~3~2' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ038);
  _EQ038 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC012 & !_LC016 & !_LC039 & !_LC041 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !_LC035 & !_LC036 & !_LC040 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC010 & !_LC014 & !_LC015 & !_LC034 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC013 & !_LC033 & !~PIN026 & 
             !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC040 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC041 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:21|~8~1~3~3' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ039);
  _EQ039 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC034 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC012 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC036 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:21|~8~1~3~4' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ040);
  _EQ040 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !~PIN026 & !WQ;



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res5

***** Logic for device 'res5' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R                             
              E  E  E  E  E  E  E  E     ~  ~  ~  ~  ~  ~        
              S  S  S  S  S  S  S  S     P  P  P  P  P  P        
              E  E  E  E  E  E  E  E     I  I  I  I  I  I        
              R  R  R  R  R  R  R  R     N  N  N  N  N  N        
              V  V  V  V  V  V  V  V  G  0  0  0  0  0  0        
              E  E  E  E  E  E  E  E  N  0  1  1  2  2  2  Q  Q  
              D  D  D  D  D  D  D  D  D  1  7  9  2  3  5  6  2  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
 ~PIN014 | 10                                                  60 | P2 
RESERVED | 11                                                  59 | P6 
RESERVED | 12                                                  58 | P7 
RESERVED | 13                                                  57 | Q3 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
     CLK | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
      P3 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | P1 
RESERVED | 24                                                  46 | Q7 
RESERVED | 25                                                  45 | Q5 
RESERVED | 26                                                  44 | P5 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  ~  G  Q  R  R  R  ~  ~  ~  ~  
              E  E  E  E  E  E  E  P  N  1  E  E  E  P  P  P  P  
              S  S  S  S  S  S  S  I  D     S  S  S  I  I  I  I  
              E  E  E  E  E  E  E  N        E  E  E  N  N  N  N  
              R  R  R  R  R  R  R  0        R  R  R  0  0  0  0  
              V  V  V  V  V  V  V  0        V  V  V  2  2  1  0  
              E  E  E  E  E  E  E  7        E  E  E  6  4  8  5  
              D  D  D  D  D  D  D           D  D  D              


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res5

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     1/12(  8%)   1/12(  8%) 
B:    LC13 - LC24     5/12( 41%)   1/12(  8%) 
C:    LC25 - LC36     6/12( 50%)   9/12( 75%) 
D:    LC37 - LC48     8/12( 66%)  12/12(100%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            23/48     ( 47%)
Total logic cells used:                         20/48     ( 41%)
Average fan-in:                                  10.40
Total fan-in:                                   208

Total input pins required:                      27
Total output pins required:                     12
Total bidirectional pins required:               0
Total logic cells required:                     20
Total flipflops required:                        8

Synthesized logic cells:                        12/  48   ( 25%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res5

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    8    4  AP0
  55      -   -       INPUT              0    0    8    4  AP1
  54      -   -       INPUT              0    0    8    4  AP2
  50      -   -       INPUT              0    0    8    4  AP3
  49      -   -       INPUT              0    0    8    4  AP4
  48      -   -       INPUT              0    0    8    4  AP5
  22      -   -       INPUT              0    0    8    4  AQ0
  21      -   -       INPUT              0    0    8    4  AQ1
  20      -   -       INPUT              0    0    8    4  AQ2
  16      -   -       INPUT              0    0    8    4  AQ3
  15      -   -       INPUT              0    0    8    4  AQ4
  14      -   -       INPUT              0    0    8    4  AQ5
  17      -   -       INPUT              0    0    8    0  CLK
  47   (36)  (C)      INPUT    sg        0    0    1    0  P1
  60   (40)  (D)      INPUT    sg        0    0    1    0  P2
  19      -   -       INPUT    s         0    0    2    0  P3
  44   (33)  (C)      INPUT    sg        0    0    2    0  P5
  59   (39)  (D)      INPUT    sg        0    0    1    0  P6
  58   (38)  (D)      INPUT    sg        0    0    1    0  P7
  36   (25)  (C)      INPUT    s         0    0    1    0  Q1
  61   (41)  (D)      INPUT    s         0    0    1    0  Q2
  57   (37)  (D)      INPUT    sg        0    0    2    0  Q3
  45   (34)  (C)      INPUT    sg        0    0    2    0  Q5
  62   (42)  (D)      INPUT    s         0    0    1    0  Q6
  46   (35)  (C)      INPUT    sg        0    0    1    0  Q7
  51      -   -       INPUT              0    0    8    4  WP
  53      -   -       INPUT              0    0    8    4  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res5

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  68     48    D         FF             17    1    0    0  ~PIN001 (|d8_4:47|d8_1:22|d1:24|:9)
  43     32    C     OUTPUT    s         0    2    1    0  ~PIN005
  34     24    B     OUTPUT    s         0    2    0    0  ~PIN007
  10      9    A     OUTPUT    sg        0    2    2    0  ~PIN014
  67     47    D         FF             17    1    0    0  ~PIN017 (|d8_4:47|d8_1:22|d1:25|:9)
  42     31    C         FF             17    1    0    0  ~PIN018 (|d8_4:48|d8_1:23|d1:26|:9)
  66     46    D         FF             17    1    0    0  ~PIN019 (|d8_4:47|d8_1:22|d1:26|:9)
  65     45    D     OUTPUT    s         0    2    5    0  ~PIN022
  64     44    D         FF             17    1    0    0  ~PIN023 (|d8_4:47|d8_1:22|d1:28|:9)
  41     30    C         FF             17    1    0    0  ~PIN024 (|d8_4:45|d8_1:25|d1:28|:9)
  63     43    D         FF             17    1    0    0  ~PIN025 (|d8_4:47|d8_1:22|d1:29|:9)
  40     29    C         FF             17    1    0    0  ~PIN026 (|d8_4:45|d8_1:25|d1:30|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res5

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (23)    13    B       SOFT    sg        7    0    1    0  |d8_4:45|c4:26|~20~1
 (24)    14    B       SOFT    sg        7    0    1    0  |d8_4:45|c4:26|~21~1
 (57)    37    D       SOFT    s         7    0    1    0  |d8_4:47|c4:26|~2~1
 (60)    40    D       SOFT    s         7    0    1    0  |d8_4:47|c4:26|~3~1
 (26)    16    B       SOFT    s         7    0    1    0  |d8_4:47|c4:26|~16~1
 (25)    15    B       SOFT    s         7    0    1    0  |d8_4:47|c4:26|~17~1
 (46)    35    C       SOFT    s         7    0    1    0  |d8_4:48|c4:26|~12~1
 (45)    34    C       SOFT    s         7    0    1    0  |d8_4:48|c4:26|~13~1


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res5

** LOGIC CELL INTERCONNECTIONS **

           Logic cells placed in LAB 'A'
        +- LC9 ~PIN014
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'A'
LC      | 
LC9  -> - | <-- ~PIN014

Pin
56   -> - | <-- AP0
55   -> - | <-- AP1
54   -> - | <-- AP2
50   -> - | <-- AP3
49   -> - | <-- AP4
48   -> - | <-- AP5
22   -> - | <-- AQ0
21   -> - | <-- AQ1
20   -> - | <-- AQ2
16   -> - | <-- AQ3
15   -> - | <-- AQ4
14   -> - | <-- AQ5
17   -> - | <-- CLK
19   -> - | <-- P3
51   -> - | <-- WP
53   -> - | <-- WQ
LC13 -> * | <-- |d8_4:45|c4:26|~20~1
LC14 -> * | <-- |d8_4:45|c4:26|~21~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res5

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'B'
        +--------- LC13 |d8_4:45|c4:26|~20~1
        | +------- LC14 |d8_4:45|c4:26|~21~1
        | | +----- LC16 |d8_4:47|c4:26|~16~1
        | | | +--- LC15 |d8_4:47|c4:26|~17~1
        | | | | +- LC24 ~PIN007
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'B'
LC      | | | | | 
LC13 -> - - - - - | <-- |d8_4:45|c4:26|~20~1
LC14 -> - - - - - | <-- |d8_4:45|c4:26|~21~1
LC16 -> - - - - @ | <-- |d8_4:47|c4:26|~16~1
LC15 -> - - - - @ | <-- |d8_4:47|c4:26|~17~1
LC24 -> - - - - - | <-- ~PIN007

Pin
56   -> @ - @ - - | <-- AP0
55   -> @ - @ - - | <-- AP1
54   -> @ - @ - - | <-- AP2
50   -> @ - @ - - | <-- AP3
49   -> @ - @ - - | <-- AP4
48   -> @ - @ - - | <-- AP5
22   -> - @ - @ - | <-- AQ0
21   -> - @ - @ - | <-- AQ1
20   -> - @ - @ - | <-- AQ2
16   -> - @ - @ - | <-- AQ3
15   -> - @ - @ - | <-- AQ4
14   -> - @ - @ - | <-- AQ5
17   -> - - - - - | <-- CLK
19   -> - - - - - | <-- P3
51   -> @ - @ - - | <-- WP
53   -> - @ - @ - | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res5

** LOGIC CELL INTERCONNECTIONS **

                     Logic cells placed in LAB 'C'
        +----------- LC35 |d8_4:48|c4:26|~12~1
        | +--------- LC34 |d8_4:48|c4:26|~13~1
        | | +------- LC32 ~PIN005
        | | | +----- LC31 ~PIN018
        | | | | +--- LC30 ~PIN024
        | | | | | +- LC29 ~PIN026
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'C'
LC      | | | | | | 
LC35 -> - - @ - - - | <-- |d8_4:48|c4:26|~12~1
LC34 -> - - @ - - - | <-- |d8_4:48|c4:26|~13~1
LC32 -> - - - @ - - | <-- ~PIN005
LC31 -> - - - - - - | <-- ~PIN018
LC30 -> - - - - - - | <-- ~PIN024
LC29 -> - - - - - - | <-- ~PIN026

Pin
56   -> @ - - @ @ @ | <-- AP0
55   -> @ - - @ @ @ | <-- AP1
54   -> @ - - @ @ @ | <-- AP2
50   -> @ - - @ @ @ | <-- AP3
49   -> @ - - @ @ @ | <-- AP4
48   -> @ - - @ @ @ | <-- AP5
22   -> - @ - @ @ @ | <-- AQ0
21   -> - @ - @ @ @ | <-- AQ1
20   -> - @ - @ @ @ | <-- AQ2
16   -> - @ - @ @ @ | <-- AQ3
15   -> - @ - @ @ @ | <-- AQ4
14   -> - @ - @ @ @ | <-- AQ5
17   -> - - - @ @ @ | <-- CLK
47   -> - - - - - * | <-- P1
19   -> - - - - @ - | <-- P3
44   -> - - - * - - | <-- P5
36   -> - - - - - * | <-- Q1
57   -> - - - - * - | <-- Q3
45   -> - - - * - - | <-- Q5
51   -> @ - - @ @ @ | <-- WP
53   -> - @ - @ @ @ | <-- WQ
LC9  -> - - - - * * | <-- ~PIN014


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res5

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'D'
        +--------------- LC37 |d8_4:47|c4:26|~2~1
        | +------------- LC40 |d8_4:47|c4:26|~3~1
        | | +----------- LC48 ~PIN001
        | | | +--------- LC47 ~PIN017
        | | | | +------- LC46 ~PIN019
        | | | | | +----- LC45 ~PIN022
        | | | | | | +--- LC44 ~PIN023
        | | | | | | | +- LC43 ~PIN025
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | 
LC37 -> - - - - - @ - - | <-- |d8_4:47|c4:26|~2~1
LC40 -> - - - - - @ - - | <-- |d8_4:47|c4:26|~3~1
LC48 -> - - - - - - - - | <-- ~PIN001
LC47 -> - - - - - - - - | <-- ~PIN017
LC46 -> - - - - - - - - | <-- ~PIN019
LC45 -> - - @ @ @ - @ @ | <-- ~PIN022
LC44 -> - - - - - - - - | <-- ~PIN023
LC43 -> - - - - - - - - | <-- ~PIN025

Pin
56   -> @ - @ @ @ - @ @ | <-- AP0
55   -> @ - @ @ @ - @ @ | <-- AP1
54   -> @ - @ @ @ - @ @ | <-- AP2
50   -> @ - @ @ @ - @ @ | <-- AP3
49   -> @ - @ @ @ - @ @ | <-- AP4
48   -> @ - @ @ @ - @ @ | <-- AP5
22   -> - @ @ @ @ - @ @ | <-- AQ0
21   -> - @ @ @ @ - @ @ | <-- AQ1
20   -> - @ @ @ @ - @ @ | <-- AQ2
16   -> - @ @ @ @ - @ @ | <-- AQ3
15   -> - @ @ @ @ - @ @ | <-- AQ4
14   -> - @ @ @ @ - @ @ | <-- AQ5
17   -> - - @ @ @ - @ @ | <-- CLK
60   -> - - - - - - - * | <-- P2
19   -> - - - - - - @ - | <-- P3
44   -> - - - - * - - - | <-- P5
59   -> - - - * - - - - | <-- P6
58   -> - - * - - - - - | <-- P7
61   -> - - - - - - - * | <-- Q2
57   -> - - - - - - * - | <-- Q3
45   -> - - - - * - - - | <-- Q5
62   -> - - - * - - - - | <-- Q6
46   -> - - * - - - - - | <-- Q7
51   -> @ - @ @ @ - @ @ | <-- WP
53   -> - @ @ @ @ - @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res5

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
CLK      : INPUT;
P1       : INPUT;
P2       : INPUT;
P3       : INPUT;
P5       : INPUT;
P6       : INPUT;
P7       : INPUT;
Q1       : INPUT;
Q2       : INPUT;
Q3       : INPUT;
Q5       : INPUT;
Q6       : INPUT;
Q7       : INPUT;
WP       : INPUT;
WQ       : INPUT;

-- Node name is '|d8_4:45|c4:26|~20~1' 
-- Equation name is '_LC013', type is buried 
-- synthesized logic cell 
_LC013   = LCELL( _EQ001);
  _EQ001 = !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:45|c4:26|~21~1' 
-- Equation name is '_LC014', type is buried 
-- synthesized logic cell 
_LC014   = LCELL( _EQ002);
  _EQ002 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:47|c4:26|~2~1' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ003);
  _EQ003 =  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:47|c4:26|~3~1' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ004);
  _EQ004 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:47|c4:26|~16~1' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ005);
  _EQ005 =  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:47|c4:26|~17~1' 
-- Equation name is '_LC015', type is buried 
-- synthesized logic cell 
_LC015   = LCELL( _EQ006);
  _EQ006 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:48|c4:26|~12~1' 
-- Equation name is '_LC035', type is buried 
-- synthesized logic cell 
_LC035   = LCELL( _EQ007);
  _EQ007 = !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:48|c4:26|~13~1' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ008);
  _EQ008 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:47|d8_1:22|d1:24|:9' = '~PIN001' 
-- Equation name is '~PIN001', location is LC048, type is output.
 ~PIN001 = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ010 =  CLK & !~PIN022;

-- Node name is '|d8_4:48|c4:26|~32~1~2' = '~PIN005' 
-- Equation name is '_LC032', location is LC032, type is output.
 ~PIN005 = LCELL( _EQ011);
  _EQ011 = !_LC034 & !_LC035;

-- Node name is '|d8_4:47|c4:26|~33~1~2' = '~PIN007' 
-- Equation name is '_LC024', location is LC024, type is output.
 ~PIN007 = LCELL( _EQ012);
  _EQ012 = !_LC015 & !_LC016;

-- Node name is '|d8_4:45|c4:26|~34~1~2' = '~PIN014' 
-- Equation name is '_LC009', location is LC009, type is output.
 ~PIN014 = LCELL( _EQ013);
  _EQ013 = !_LC013 & !_LC014;

-- Node name is '|d8_4:47|d8_1:22|d1:25|:9' = '~PIN017' 
-- Equation name is '~PIN017', location is LC047, type is output.
 ~PIN017 = DFF( _EQ014,  _EQ015,  VCC,  VCC);
  _EQ014 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;
  _EQ015 =  CLK & !~PIN022;

-- Node name is '|d8_4:48|d8_1:23|d1:26|:9' = '~PIN018' 
-- Equation name is '~PIN018', location is LC031, type is output.
 ~PIN018 = DFF( _EQ016,  _EQ017,  VCC,  VCC);
  _EQ016 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ017 =  CLK & !~PIN005;

-- Node name is '|d8_4:47|d8_1:22|d1:26|:9' = '~PIN019' 
-- Equation name is '~PIN019', location is LC046, type is output.
 ~PIN019 = DFF( _EQ018,  _EQ019,  VCC,  VCC);
  _EQ018 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ019 =  CLK & !~PIN022;

-- Node name is '|d8_4:47|c4:26|~31~1~2' = '~PIN022' 
-- Equation name is '_LC045', location is LC045, type is output.
 ~PIN022 = LCELL( _EQ020);
  _EQ020 = !_LC037 & !_LC040;

-- Node name is '|d8_4:47|d8_1:22|d1:28|:9' = '~PIN023' 
-- Equation name is '~PIN023', location is LC044, type is output.
 ~PIN023 = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ022 =  CLK & !~PIN022;

-- Node name is '|d8_4:45|d8_1:25|d1:28|:9' = '~PIN024' 
-- Equation name is '~PIN024', location is LC030, type is output.
 ~PIN024 = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ024 =  CLK & !~PIN014;

-- Node name is '|d8_4:47|d8_1:22|d1:29|:9' = '~PIN025' 
-- Equation name is '~PIN025', location is LC043, type is output.
 ~PIN025 = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;
  _EQ026 =  CLK & !~PIN022;

-- Node name is '|d8_4:45|d8_1:25|d1:30|:9' = '~PIN026' 
-- Equation name is '~PIN026', location is LC029, type is output.
 ~PIN026 = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;
  _EQ028 =  CLK & !~PIN014;



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res6

***** Logic for device 'res6' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R                    R  R  R  R  R  R  R  
              E  E  E  E  ~  ~  ~  ~     ~  E  E  E  E  E  E  E  
              S  S  S  S  P  P  P  P     P  S  S  S  S  S  S  S  
              E  E  E  E  I  I  I  I     I  E  E  E  E  E  E  E  
              R  R  R  R  N  N  N  N     N  R  R  R  R  R  R  R  
              V  V  V  V  0  0  0  0  G  0  V  V  V  V  V  V  V  
              E  E  E  E  1  0  0  0  N  1  E  E  E  E  E  E  E  
              D  D  D  D  3  7  4  2  D  2  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | ~PIN003 
RESERVED | 11                                                  59 | ~PIN009 
RESERVED | 12                                                  58 | Q7 
RESERVED | 13                                                  57 | P7 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
     CLK | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN001 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  ~  ~  ~  R  R  R  R  G  ~  ~  ~  ~  R  R  R  R  
              P  P  P  P  E  E  E  E  N  P  P  P  P  E  E  E  E  
              I  I  I  I  S  S  S  S  D  I  I  I  I  S  S  S  S  
              N  N  N  N  E  E  E  E     N  N  N  N  E  E  E  E  
              0  0  0  0  R  R  R  R     0  0  0  0  R  R  R  R  
              0  0  0  1  V  V  V  V     1  1  1  1  V  V  V  V  
              5  6  8  1  E  E  E  E     0  4  5  6  E  E  E  E  
                          D  D  D  D                 D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res6

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     4/12( 33%)   4/12( 33%) 
B:    LC13 - LC24     4/12( 33%)   4/12( 33%) 
C:    LC25 - LC36     4/12( 33%)   4/12( 33%) 
D:    LC37 - LC48    11/12( 91%)   5/12( 41%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            17/48     ( 35%)
Total logic cells used:                         23/48     ( 47%)
Average fan-in:                                  16.52
Total fan-in:                                   380

Total input pins required:                      31
Total output pins required:                      0
Total bidirectional pins required:               2
Total logic cells required:                     23
Total flipflops required:                       15

Synthesized logic cells:                         6/  48   ( 12%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res6

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    0   18  AP0
  55      -   -       INPUT              0    0    0   18  AP1
  54      -   -       INPUT              0    0    0   18  AP2
  50      -   -       INPUT              0    0    0   18  AP3
  49      -   -       INPUT              0    0    1   18  AP4
  48      -   -       INPUT              0    0    1   18  AP5
  22      -   -       INPUT              0    0    0   18  AQ0
  21      -   -       INPUT              0    0    0   18  AQ1
  20      -   -       INPUT              0    0    0   18  AQ2
  16      -   -       INPUT              0    0    0   18  AQ3
  15      -   -       INPUT              0    0    1   18  AQ4
  14      -   -       INPUT              0    0    1   18  AQ5
  17      -   -       INPUT              0    0    0   15  CLK
  19      -   -       INPUT    s         0    0    0    2  ~PIN001
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN002
  60   (40)  (D)      INPUT    sg        0    0    0    1  ~PIN003
   3    (2)  (A)      INPUT    s         0    0    0    1  ~PIN004
  27   (17)  (B)      INPUT    s         0    0    0    1  ~PIN005
  28   (18)  (B)      INPUT    s         0    0    0    1  ~PIN006
   4    (3)  (A)      INPUT    s         0    0    0    1  ~PIN007
  29   (19)  (B)      INPUT    s         0    0    0    1  ~PIN008
  59   (39)  (D)      INPUT    sg        0    0    0    1  ~PIN009
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN010
  30   (20)  (B)      INPUT    s         0    0    0    1  ~PIN011
  68   (48)  (D)      INPUT    s         0    0    0    1  ~PIN012
   5    (4)  (A)      INPUT    s         0    0    0    1  ~PIN013
  37   (26)  (C)      INPUT    s         0    0    0    1  ~PIN014
  38   (27)  (C)      INPUT    s         0    0    0    1  ~PIN015
  39   (28)  (C)      INPUT    s         0    0    0    1  ~PIN016
  57     37    D      BIDIR     g        3    3    0   15  P7
  58     38    D      BIDIR     g        3    3    0   15  Q7
  51      -   -       INPUT              0    0    1   18  WP
  53      -   -       INPUT              0    0    1   18  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res6

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  57     37    D        TRI     g        3    3    0   15  P7
  58     38    D        TRI     g        3    3    0   15  Q7


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res6

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (10)     9    A        DFF     g       16    2    0    4  |d8_4:45|d8_1:22|d1:24|O (|d8_4:45|d8_1:22|d1:24|:9)
 (44)    33    C        DFF     g       16    2    0    4  |d8_4:45|d8_1:23|d1:24|O (|d8_4:45|d8_1:23|d1:24|:9)
 (45)    34    C        DFF     g       16    2    0    4  |d8_4:45|d8_1:24|d1:24|O (|d8_4:45|d8_1:24|d1:24|:9)
 (46)    35    C        DFF     g       16    2    0    4  |d8_4:45|d8_1:25|d1:24|O (|d8_4:45|d8_1:25|d1:24|:9)
 (60)    40    D        DFF             16    2    0    2  |d8_4:46|d8_1:22|d1:24|O (|d8_4:46|d8_1:22|d1:24|:9)
 (59)    39    D        DFF             16    2    0    4  |d8_4:46|d8_1:23|d1:24|O (|d8_4:46|d8_1:23|d1:24|:9)
 (23)    13    B        DFF     g       16    2    0    4  |d8_4:46|d8_1:24|d1:24|O (|d8_4:46|d8_1:24|d1:24|:9)
 (47)    36    C        DFF     g       16    2    0    4  |d8_4:46|d8_1:25|d1:24|O (|d8_4:46|d8_1:25|d1:24|:9)
 (24)    14    B        DFF     g       16    2    0    4  |d8_4:47|d8_1:23|d1:24|O (|d8_4:47|d8_1:23|d1:24|:9)
 (11)    10    A        DFF     g       16    2    0    4  |d8_4:47|d8_1:24|d1:24|O (|d8_4:47|d8_1:24|d1:24|:9)
 (25)    15    B        DFF     g       16    2    0    4  |d8_4:47|d8_1:25|d1:24|O (|d8_4:47|d8_1:25|d1:24|:9)
 (12)    11    A        DFF     g       16    2    0    2  |d8_4:48|d8_1:22|d1:24|O (|d8_4:48|d8_1:22|d1:24|:9)
 (26)    16    B        DFF     g       16    2    0    2  |d8_4:48|d8_1:23|d1:24|O (|d8_4:48|d8_1:23|d1:24|:9)
 (13)    12    A        DFF     g       16    2    0    4  |d8_4:48|d8_1:24|d1:24|O (|d8_4:48|d8_1:24|d1:24|:9)
 (61)    41    D        DFF             16    2    0    4  |d8_4:48|d8_1:25|d1:24|O (|d8_4:48|d8_1:25|d1:24|:9)
 (62)    42    D       SOFT    s         8   15    1    0  |out8_8:24|out8_4:13|out:1|~8~1~3~2
 (63)    43    D       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:1|~8~1~3~3
 (64)    44    D       SOFT    s         7    4    1    0  |out8_8:24|out8_4:13|out:1|~8~1~3~4
 (65)    45    D       SOFT    s         8   15    1    0  |out8_8:32|out8_4:13|out:1|~8~1~3~2
 (66)    46    D       SOFT    s         7    8    1    0  |out8_8:32|out8_4:13|out:1|~8~1~3~3
 (67)    47    D       SOFT    s         7    4    1    0  |out8_8:32|out8_4:13|out:1|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res6

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'A'
        +------- LC9 |d8_4:45|d8_1:22|d1:24|O
        | +----- LC10 |d8_4:47|d8_1:24|d1:24|O
        | | +--- LC11 |d8_4:48|d8_1:22|d1:24|O
        | | | +- LC12 |d8_4:48|d8_1:24|d1:24|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | 
LC9  -> - - - - | <-- |d8_4:45|d8_1:22|d1:24|O
LC10 -> - - - - | <-- |d8_4:47|d8_1:24|d1:24|O
LC11 -> - - - - | <-- |d8_4:48|d8_1:22|d1:24|O
LC12 -> - - - - | <-- |d8_4:48|d8_1:24|d1:24|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
19   -> - - - - | <-- ~PIN001
2    -> - - * - | <-- ~PIN002
3    -> - - - * | <-- ~PIN004
4    -> - * - - | <-- ~PIN007
5    -> * - - - | <-- ~PIN013
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P7
LC38 -> * * * * | <-- Q7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res6

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'B'
        +------- LC13 |d8_4:46|d8_1:24|d1:24|O
        | +----- LC14 |d8_4:47|d8_1:23|d1:24|O
        | | +--- LC15 |d8_4:47|d8_1:25|d1:24|O
        | | | +- LC16 |d8_4:48|d8_1:23|d1:24|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'B'
LC      | | | | 
LC13 -> - - - - | <-- |d8_4:46|d8_1:24|d1:24|O
LC14 -> - - - - | <-- |d8_4:47|d8_1:23|d1:24|O
LC15 -> - - - - | <-- |d8_4:47|d8_1:25|d1:24|O
LC16 -> - - - - | <-- |d8_4:48|d8_1:23|d1:24|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
19   -> - - - - | <-- ~PIN001
27   -> - - - * | <-- ~PIN005
28   -> - - * - | <-- ~PIN006
29   -> - * - - | <-- ~PIN008
30   -> * - - - | <-- ~PIN011
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P7
LC38 -> * * * * | <-- Q7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res6

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC33 |d8_4:45|d8_1:23|d1:24|O
        | +----- LC34 |d8_4:45|d8_1:24|d1:24|O
        | | +--- LC35 |d8_4:45|d8_1:25|d1:24|O
        | | | +- LC36 |d8_4:46|d8_1:25|d1:24|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC33 -> - - - - | <-- |d8_4:45|d8_1:23|d1:24|O
LC34 -> - - - - | <-- |d8_4:45|d8_1:24|d1:24|O
LC35 -> - - - - | <-- |d8_4:45|d8_1:25|d1:24|O
LC36 -> - - - - | <-- |d8_4:46|d8_1:25|d1:24|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
19   -> - - - - | <-- ~PIN001
36   -> - - - * | <-- ~PIN010
37   -> - - * - | <-- ~PIN014
38   -> - * - - | <-- ~PIN015
39   -> * - - - | <-- ~PIN016
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P7
LC38 -> * * * * | <-- Q7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res6

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'D'
        +--------------------- LC40 |d8_4:46|d8_1:22|d1:24|O
        | +------------------- LC39 |d8_4:46|d8_1:23|d1:24|O
        | | +----------------- LC41 |d8_4:48|d8_1:25|d1:24|O
        | | | +--------------- LC42 |out8_8:24|out8_4:13|out:1|~8~1~3~2
        | | | | +------------- LC43 |out8_8:24|out8_4:13|out:1|~8~1~3~3
        | | | | | +----------- LC44 |out8_8:24|out8_4:13|out:1|~8~1~3~4
        | | | | | | +--------- LC45 |out8_8:32|out8_4:13|out:1|~8~1~3~2
        | | | | | | | +------- LC46 |out8_8:32|out8_4:13|out:1|~8~1~3~3
        | | | | | | | | +----- LC47 |out8_8:32|out8_4:13|out:1|~8~1~3~4
        | | | | | | | | | +--- LC37 P7
        | | | | | | | | | | +- LC38 Q7
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | 
LC40 -> - - - @ - - @ - - - - | <-- |d8_4:46|d8_1:22|d1:24|O
LC39 -> - - - @ @ - @ @ - - - | <-- |d8_4:46|d8_1:23|d1:24|O
LC41 -> - - - @ @ - @ @ - - - | <-- |d8_4:48|d8_1:25|d1:24|O
LC42 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:1|~8~1~3~2
LC43 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:1|~8~1~3~3
LC44 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:1|~8~1~3~4
LC45 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:1|~8~1~3~2
LC46 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:1|~8~1~3~3
LC47 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:1|~8~1~3~4
LC37 -> * * * - - - - - - - - | <-- P7
LC38 -> * * * - - - - - - - - | <-- Q7

Pin
56   -> @ @ @ @ @ @ - - - - - | <-- AP0
55   -> @ @ @ @ @ @ - - - - - | <-- AP1
54   -> @ @ @ @ @ @ - - - - - | <-- AP2
50   -> @ @ @ @ @ @ - - - - - | <-- AP3
49   -> @ @ @ @ @ @ - - - @ - | <-- AP4
48   -> @ @ @ @ @ @ - - - @ - | <-- AP5
22   -> @ @ @ - - - @ @ @ - - | <-- AQ0
21   -> @ @ @ - - - @ @ @ - - | <-- AQ1
20   -> @ @ @ - - - @ @ @ - - | <-- AQ2
16   -> @ @ @ - - - @ @ @ - - | <-- AQ3
15   -> @ @ @ - - - @ @ @ - @ | <-- AQ4
14   -> @ @ @ - - - @ @ @ - @ | <-- AQ5
17   -> @ @ @ - - - - - - - - | <-- CLK
19   -> - - - @ - - @ - - - - | <-- ~PIN001
60   -> - - * - - - - - - - - | <-- ~PIN003
59   -> * - - - - - - - - - - | <-- ~PIN009
68   -> - * - - - - - - - - - | <-- ~PIN012
51   -> @ @ @ @ @ @ - - - @ - | <-- WP
53   -> @ @ @ - - - @ @ @ - @ | <-- WQ
LC9  -> - - - * * - * * - - - | <-- |d8_4:45|d8_1:22|d1:24|O
LC33 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:23|d1:24|O
LC34 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:24|d1:24|O
LC35 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:25|d1:24|O
LC13 -> - - - * * - * * - - - | <-- |d8_4:46|d8_1:24|d1:24|O
LC36 -> - - - * - * * - * - - | <-- |d8_4:46|d8_1:25|d1:24|O
LC14 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:23|d1:24|O
LC10 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:24|d1:24|O
LC15 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:25|d1:24|O
LC11 -> - - - * - - * - - - - | <-- |d8_4:48|d8_1:22|d1:24|O
LC16 -> - - - * - - * - - - - | <-- |d8_4:48|d8_1:23|d1:24|O
LC12 -> - - - * * - * * - - - | <-- |d8_4:48|d8_1:24|d1:24|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res6

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
CLK      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;
~PIN016  : INPUT;

-- Node name is 'P7' 
-- Equation name is 'P7', location is LC037, type is bidir.
P7       = TRI(_LC037,  _EQ001);
_LC037   = LCELL( _EQ002);
  _EQ002 = !_LC042 & !_LC043 & !_LC044;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q7' 
-- Equation name is 'Q7', location is LC038, type is bidir.
Q7       = TRI(_LC038,  _EQ003);
_LC038   = LCELL( _EQ004);
  _EQ004 = !_LC045 & !_LC046 & !_LC047;
  _EQ003 = !AQ4 & !AQ5 & !WQ;

-- Node name is '|d8_4:45|d8_1:22|d1:24|:9' = '|d8_4:45|d8_1:22|d1:24|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ006 =  CLK & !~PIN013;

-- Node name is '|d8_4:45|d8_1:23|d1:24|:9' = '|d8_4:45|d8_1:23|d1:24|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ008 =  CLK & !~PIN016;

-- Node name is '|d8_4:45|d8_1:24|d1:24|:9' = '|d8_4:45|d8_1:24|d1:24|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ010 =  CLK & !~PIN015;

-- Node name is '|d8_4:45|d8_1:25|d1:24|:9' = '|d8_4:45|d8_1:25|d1:24|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ012 =  CLK & !~PIN014;

-- Node name is '|d8_4:46|d8_1:22|d1:24|:9' = '|d8_4:46|d8_1:22|d1:24|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ014 =  CLK & !~PIN009;

-- Node name is '|d8_4:46|d8_1:23|d1:24|:9' = '|d8_4:46|d8_1:23|d1:24|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ016 =  CLK & !~PIN012;

-- Node name is '|d8_4:46|d8_1:24|d1:24|:9' = '|d8_4:46|d8_1:24|d1:24|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ018 =  CLK & !~PIN011;

-- Node name is '|d8_4:46|d8_1:25|d1:24|:9' = '|d8_4:46|d8_1:25|d1:24|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ020 =  CLK & !~PIN010;

-- Node name is '|d8_4:47|d8_1:23|d1:24|:9' = '|d8_4:47|d8_1:23|d1:24|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ022 =  CLK & !~PIN008;

-- Node name is '|d8_4:47|d8_1:24|d1:24|:9' = '|d8_4:47|d8_1:24|d1:24|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ024 =  CLK & !~PIN007;

-- Node name is '|d8_4:47|d8_1:25|d1:24|:9' = '|d8_4:47|d8_1:25|d1:24|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ026 =  CLK & !~PIN006;

-- Node name is '|d8_4:48|d8_1:22|d1:24|:9' = '|d8_4:48|d8_1:22|d1:24|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ028 =  CLK & !~PIN002;

-- Node name is '|d8_4:48|d8_1:23|d1:24|:9' = '|d8_4:48|d8_1:23|d1:24|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ030 =  CLK & !~PIN005;

-- Node name is '|d8_4:48|d8_1:24|d1:24|:9' = '|d8_4:48|d8_1:24|d1:24|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ032 =  CLK & !~PIN004;

-- Node name is '|d8_4:48|d8_1:25|d1:24|:9' = '|d8_4:48|d8_1:25|d1:24|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( _EQ033,  _EQ034,  VCC,  VCC);
  _EQ033 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;
  _EQ034 =  CLK & !~PIN003;

-- Node name is '|out8_8:24|out8_4:13|out:1|~8~1~3~2' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ035);
  _EQ035 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !_LC012 & !_LC016 & !_LC041 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !_LC014 & !_LC015 & !~PIN001 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !_LC036 & !_LC039 & !_LC040 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !_LC033 & !_LC034 & !_LC035 & 
             !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !~PIN001 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC040 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:1|~8~1~3~3' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ036);
  _EQ036 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC012 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC014 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC039 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC041 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:1|~8~1~3~4' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ037);
  _EQ037 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC036 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC034 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC035 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:1|~8~1~3~2' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ038);
  _EQ038 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !_LC012 & !_LC016 & !_LC041 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !_LC014 & !_LC015 & !~PIN001 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !_LC036 & !_LC039 & !_LC040 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC033 & !_LC034 & !_LC035 & 
             !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !~PIN001 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC040 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:1|~8~1~3~3' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ039);
  _EQ039 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC012 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC041 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:1|~8~1~3~4' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ040);
  _EQ040 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC036 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC034 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ;



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res7

***** Logic for device 'res7' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R                 R  R  R  R  R  R  R  
              E  E  E  E  E  ~  ~  ~     ~  E  E  E  E  E  E  E  
              S  S  S  S  S  P  P  P     P  S  S  S  S  S  S  S  
              E  E  E  E  E  I  I  I     I  E  E  E  E  E  E  E  
              R  R  R  R  R  N  N  N     N  R  R  R  R  R  R  R  
              V  V  V  V  V  0  0  0  G  0  V  V  V  V  V  V  V  
              E  E  E  E  E  1  1  0  N  2  E  E  E  E  E  E  E  
              D  D  D  D  D  4  2  6  D  1  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | ~PIN002 
RESERVED | 11                                                  59 | ~PIN005 
RESERVED | 12                                                  58 | Q4 
 ~PIN022 | 13                                                  57 | P4 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
     CLK | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN020 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  ~  ~  ~  R  R  R  R  G  ~  ~  ~  ~  R  R  R  R  
              P  P  P  P  E  E  E  E  N  P  P  P  P  E  E  E  E  
              I  I  I  I  S  S  S  S  D  I  I  I  I  S  S  S  S  
              N  N  N  N  E  E  E  E     N  N  N  N  E  E  E  E  
              0  0  0  0  R  R  R  R     0  0  0  0  R  R  R  R  
              0  1  1  1  V  V  V  V     0  0  0  0  V  V  V  V  
              3  1  3  6  E  E  E  E     4  7  8  9  E  E  E  E  
                          D  D  D  D                 D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res7

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     3/12( 25%)   4/12( 33%) 
B:    LC13 - LC24     4/12( 33%)   4/12( 33%) 
C:    LC25 - LC36     4/12( 33%)   4/12( 33%) 
D:    LC37 - LC48    11/12( 91%)   5/12( 41%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            17/48     ( 35%)
Total logic cells used:                         22/48     ( 45%)
Average fan-in:                                  16.45
Total fan-in:                                   362

Total input pins required:                      31
Total output pins required:                      0
Total bidirectional pins required:               2
Total logic cells required:                     22
Total flipflops required:                       14

Synthesized logic cells:                         6/  48   ( 12%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res7

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    0   17  AP0
  55      -   -       INPUT              0    0    0   17  AP1
  54      -   -       INPUT              0    0    0   17  AP2
  50      -   -       INPUT              0    0    0   17  AP3
  49      -   -       INPUT              0    0    1   17  AP4
  48      -   -       INPUT              0    0    1   17  AP5
  22      -   -       INPUT              0    0    0   17  AQ0
  21      -   -       INPUT              0    0    0   17  AQ1
  20      -   -       INPUT              0    0    0   17  AQ2
  16      -   -       INPUT              0    0    0   17  AQ3
  15      -   -       INPUT              0    0    1   17  AQ4
  14      -   -       INPUT              0    0    1   17  AQ5
  17      -   -       INPUT              0    0    0   14  CLK
  60   (40)  (D)      INPUT    sg        0    0    0    1  ~PIN002
  27   (17)  (B)      INPUT    s         0    0    0    1  ~PIN003
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN004
  59   (39)  (D)      INPUT    sg        0    0    0    1  ~PIN005
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN006
  37   (26)  (C)      INPUT    s         0    0    0    1  ~PIN007
  38   (27)  (C)      INPUT    s         0    0    0    1  ~PIN008
  39   (28)  (C)      INPUT    s         0    0    0    1  ~PIN009
  28   (18)  (B)      INPUT    s         0    0    0    1  ~PIN011
   3    (2)  (A)      INPUT    s         0    0    0    1  ~PIN012
  29   (19)  (B)      INPUT    s         0    0    0    1  ~PIN013
   4    (3)  (A)      INPUT    s         0    0    0    1  ~PIN014
  30   (20)  (B)      INPUT    s         0    0    0    1  ~PIN016
  19      -   -       INPUT    s         0    0    0    4  ~PIN020
  68   (48)  (D)      INPUT    s         0    0    0    4  ~PIN021
  13   (12)  (A)      INPUT    sg        0    0    0    1  ~PIN022
  57     37    D      BIDIR     g        3    3    0   14  P4
  58     38    D      BIDIR     g        3    3    0   14  Q4
  51      -   -       INPUT              0    0    1   17  WP
  53      -   -       INPUT              0    0    1   17  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res7

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  57     37    D        TRI     g        3    3    0   14  P4
  58     38    D        TRI     g        3    3    0   14  Q4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res7

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (23)    13    B        DFF     g       16    2    0    4  |d8_4:45|d8_1:22|d1:27|O (|d8_4:45|d8_1:22|d1:27|:9)
 (24)    14    B        DFF     g       16    2    0    4  |d8_4:45|d8_1:23|d1:27|O (|d8_4:45|d8_1:23|d1:27|:9)
 (10)     9    A        DFF     g       16    2    0    4  |d8_4:45|d8_1:25|d1:27|O (|d8_4:45|d8_1:25|d1:27|:9)
 (44)    33    C        DFF     g       16    2    0    2  |d8_4:46|d8_1:22|d1:27|O (|d8_4:46|d8_1:22|d1:27|:9)
 (11)    10    A        DFF     g       16    2    0    4  |d8_4:46|d8_1:23|d1:27|O (|d8_4:46|d8_1:23|d1:27|:9)
 (25)    15    B        DFF     g       16    2    0    4  |d8_4:46|d8_1:24|d1:27|O (|d8_4:46|d8_1:24|d1:27|:9)
 (60)    40    D        DFF             16    2    0    2  |d8_4:47|d8_1:22|d1:27|O (|d8_4:47|d8_1:22|d1:27|:9)
 (45)    34    C        DFF     g       16    2    0    4  |d8_4:47|d8_1:23|d1:27|O (|d8_4:47|d8_1:23|d1:27|:9)
 (46)    35    C        DFF     g       16    2    0    4  |d8_4:47|d8_1:24|d1:27|O (|d8_4:47|d8_1:24|d1:27|:9)
 (12)    11    A        DFF     g       16    2    0    4  |d8_4:47|d8_1:25|d1:27|O (|d8_4:47|d8_1:25|d1:27|:9)
 (59)    39    D        DFF             16    2    0    2  |d8_4:48|d8_1:22|d1:27|O (|d8_4:48|d8_1:22|d1:27|:9)
 (61)    41    D        DFF             16    2    0    2  |d8_4:48|d8_1:23|d1:27|O (|d8_4:48|d8_1:23|d1:27|:9)
 (47)    36    C        DFF     g       16    2    0    4  |d8_4:48|d8_1:24|d1:27|O (|d8_4:48|d8_1:24|d1:27|:9)
 (26)    16    B        DFF     g       16    2    0    4  |d8_4:48|d8_1:25|d1:27|O (|d8_4:48|d8_1:25|d1:27|:9)
 (62)    42    D       SOFT    s         9   14    1    0  |out8_8:24|out8_4:13|out:18|~8~1~3~2
 (63)    43    D       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:18|~8~1~3~3
 (64)    44    D       SOFT    s         9    2    1    0  |out8_8:24|out8_4:13|out:18|~8~1~3~4
 (65)    45    D       SOFT    s         9   14    1    0  |out8_8:32|out8_4:13|out:18|~8~1~3~2
 (66)    46    D       SOFT    s         7    8    1    0  |out8_8:32|out8_4:13|out:18|~8~1~3~3
 (67)    47    D       SOFT    s         9    2    1    0  |out8_8:32|out8_4:13|out:18|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res7

** LOGIC CELL INTERCONNECTIONS **

               Logic cells placed in LAB 'A'
        +----- LC9 |d8_4:45|d8_1:25|d1:27|O
        | +--- LC10 |d8_4:46|d8_1:23|d1:27|O
        | | +- LC11 |d8_4:47|d8_1:25|d1:27|O
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'A'
LC      | | | 
LC9  -> - - - | <-- |d8_4:45|d8_1:25|d1:27|O
LC10 -> - - - | <-- |d8_4:46|d8_1:23|d1:27|O
LC11 -> - - - | <-- |d8_4:47|d8_1:25|d1:27|O

Pin
56   -> @ @ @ | <-- AP0
55   -> @ @ @ | <-- AP1
54   -> @ @ @ | <-- AP2
50   -> @ @ @ | <-- AP3
49   -> @ @ @ | <-- AP4
48   -> @ @ @ | <-- AP5
22   -> @ @ @ | <-- AQ0
21   -> @ @ @ | <-- AQ1
20   -> @ @ @ | <-- AQ2
16   -> @ @ @ | <-- AQ3
15   -> @ @ @ | <-- AQ4
14   -> @ @ @ | <-- AQ5
17   -> @ @ @ | <-- CLK
2    -> - - * | <-- ~PIN006
3    -> - * - | <-- ~PIN012
4    -> * - - | <-- ~PIN014
19   -> - - - | <-- ~PIN020
51   -> @ @ @ | <-- WP
53   -> @ @ @ | <-- WQ
LC37 -> * * * | <-- P4
LC38 -> * * * | <-- Q4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res7

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'B'
        +------- LC13 |d8_4:45|d8_1:22|d1:27|O
        | +----- LC14 |d8_4:45|d8_1:23|d1:27|O
        | | +--- LC15 |d8_4:46|d8_1:24|d1:27|O
        | | | +- LC16 |d8_4:48|d8_1:25|d1:27|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'B'
LC      | | | | 
LC13 -> - - - - | <-- |d8_4:45|d8_1:22|d1:27|O
LC14 -> - - - - | <-- |d8_4:45|d8_1:23|d1:27|O
LC15 -> - - - - | <-- |d8_4:46|d8_1:24|d1:27|O
LC16 -> - - - - | <-- |d8_4:48|d8_1:25|d1:27|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
27   -> - - - * | <-- ~PIN003
28   -> - - * - | <-- ~PIN011
29   -> * - - - | <-- ~PIN013
30   -> - * - - | <-- ~PIN016
19   -> - - - - | <-- ~PIN020
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P4
LC38 -> * * * * | <-- Q4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res7

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC33 |d8_4:46|d8_1:22|d1:27|O
        | +----- LC34 |d8_4:47|d8_1:23|d1:27|O
        | | +--- LC35 |d8_4:47|d8_1:24|d1:27|O
        | | | +- LC36 |d8_4:48|d8_1:24|d1:27|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC33 -> - - - - | <-- |d8_4:46|d8_1:22|d1:27|O
LC34 -> - - - - | <-- |d8_4:47|d8_1:23|d1:27|O
LC35 -> - - - - | <-- |d8_4:47|d8_1:24|d1:27|O
LC36 -> - - - - | <-- |d8_4:48|d8_1:24|d1:27|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
36   -> - - - * | <-- ~PIN004
37   -> - - * - | <-- ~PIN007
38   -> - * - - | <-- ~PIN008
39   -> * - - - | <-- ~PIN009
19   -> - - - - | <-- ~PIN020
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P4
LC38 -> * * * * | <-- Q4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res7

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'D'
        +--------------------- LC40 |d8_4:47|d8_1:22|d1:27|O
        | +------------------- LC39 |d8_4:48|d8_1:22|d1:27|O
        | | +----------------- LC41 |d8_4:48|d8_1:23|d1:27|O
        | | | +--------------- LC42 |out8_8:24|out8_4:13|out:18|~8~1~3~2
        | | | | +------------- LC43 |out8_8:24|out8_4:13|out:18|~8~1~3~3
        | | | | | +----------- LC44 |out8_8:24|out8_4:13|out:18|~8~1~3~4
        | | | | | | +--------- LC45 |out8_8:32|out8_4:13|out:18|~8~1~3~2
        | | | | | | | +------- LC46 |out8_8:32|out8_4:13|out:18|~8~1~3~3
        | | | | | | | | +----- LC47 |out8_8:32|out8_4:13|out:18|~8~1~3~4
        | | | | | | | | | +--- LC37 P4
        | | | | | | | | | | +- LC38 Q4
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | 
LC40 -> - - - @ - - @ - - - - | <-- |d8_4:47|d8_1:22|d1:27|O
LC39 -> - - - @ - - @ - - - - | <-- |d8_4:48|d8_1:22|d1:27|O
LC41 -> - - - @ - - @ - - - - | <-- |d8_4:48|d8_1:23|d1:27|O
LC42 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:18|~8~1~3~2
LC43 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:18|~8~1~3~3
LC44 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:18|~8~1~3~4
LC45 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:18|~8~1~3~2
LC46 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:18|~8~1~3~3
LC47 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:18|~8~1~3~4
LC37 -> * * * - - - - - - - - | <-- P4
LC38 -> * * * - - - - - - - - | <-- Q4

Pin
56   -> @ @ @ @ @ @ - - - - - | <-- AP0
55   -> @ @ @ @ @ @ - - - - - | <-- AP1
54   -> @ @ @ @ @ @ - - - - - | <-- AP2
50   -> @ @ @ @ @ @ - - - - - | <-- AP3
49   -> @ @ @ @ @ @ - - - @ - | <-- AP4
48   -> @ @ @ @ @ @ - - - @ - | <-- AP5
22   -> @ @ @ - - - @ @ @ - - | <-- AQ0
21   -> @ @ @ - - - @ @ @ - - | <-- AQ1
20   -> @ @ @ - - - @ @ @ - - | <-- AQ2
16   -> @ @ @ - - - @ @ @ - - | <-- AQ3
15   -> @ @ @ - - - @ @ @ - @ | <-- AQ4
14   -> @ @ @ - - - @ @ @ - @ | <-- AQ5
17   -> @ @ @ - - - - - - - - | <-- CLK
60   -> - * - - - - - - - - - | <-- ~PIN002
59   -> - - * - - - - - - - - | <-- ~PIN005
19   -> - - - @ - @ @ - @ - - | <-- ~PIN020
68   -> - - - * - * * - * - - | <-- ~PIN021
13   -> * - - - - - - - - - - | <-- ~PIN022
51   -> @ @ @ @ @ @ - - - @ - | <-- WP
53   -> @ @ @ - - - @ @ @ - @ | <-- WQ
LC13 -> - - - * * - * * - - - | <-- |d8_4:45|d8_1:22|d1:27|O
LC14 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:23|d1:27|O
LC9  -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:25|d1:27|O
LC33 -> - - - * - - * - - - - | <-- |d8_4:46|d8_1:22|d1:27|O
LC10 -> - - - * * - * * - - - | <-- |d8_4:46|d8_1:23|d1:27|O
LC15 -> - - - * * - * * - - - | <-- |d8_4:46|d8_1:24|d1:27|O
LC34 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:23|d1:27|O
LC35 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:24|d1:27|O
LC11 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:25|d1:27|O
LC36 -> - - - * * - * * - - - | <-- |d8_4:48|d8_1:24|d1:27|O
LC16 -> - - - * * - * * - - - | <-- |d8_4:48|d8_1:25|d1:27|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res7

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
CLK      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~PIN016  : INPUT;
~PIN020  : INPUT;
~PIN021  : INPUT;
~PIN022  : INPUT;

-- Node name is 'P4' 
-- Equation name is 'P4', location is LC037, type is bidir.
P4       = TRI(_LC037,  _EQ001);
_LC037   = LCELL( _EQ002);
  _EQ002 = !_LC042 & !_LC043 & !_LC044;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q4' 
-- Equation name is 'Q4', location is LC038, type is bidir.
Q4       = TRI(_LC038,  _EQ003);
_LC038   = LCELL( _EQ004);
  _EQ004 = !_LC045 & !_LC046 & !_LC047;
  _EQ003 = !AQ4 & !AQ5 & !WQ;

-- Node name is '|d8_4:45|d8_1:22|d1:27|:9' = '|d8_4:45|d8_1:22|d1:27|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ006 =  CLK & !~PIN013;

-- Node name is '|d8_4:45|d8_1:23|d1:27|:9' = '|d8_4:45|d8_1:23|d1:27|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ008 =  CLK & !~PIN016;

-- Node name is '|d8_4:45|d8_1:25|d1:27|:9' = '|d8_4:45|d8_1:25|d1:27|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ010 =  CLK & !~PIN014;

-- Node name is '|d8_4:46|d8_1:22|d1:27|:9' = '|d8_4:46|d8_1:22|d1:27|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ012 =  CLK & !~PIN009;

-- Node name is '|d8_4:46|d8_1:23|d1:27|:9' = '|d8_4:46|d8_1:23|d1:27|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ014 =  CLK & !~PIN012;

-- Node name is '|d8_4:46|d8_1:24|d1:27|:9' = '|d8_4:46|d8_1:24|d1:27|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ016 =  CLK & !~PIN011;

-- Node name is '|d8_4:47|d8_1:22|d1:27|:9' = '|d8_4:47|d8_1:22|d1:27|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ018 =  CLK & !~PIN022;

-- Node name is '|d8_4:47|d8_1:23|d1:27|:9' = '|d8_4:47|d8_1:23|d1:27|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ020 =  CLK & !~PIN008;

-- Node name is '|d8_4:47|d8_1:24|d1:27|:9' = '|d8_4:47|d8_1:24|d1:27|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ022 =  CLK & !~PIN007;

-- Node name is '|d8_4:47|d8_1:25|d1:27|:9' = '|d8_4:47|d8_1:25|d1:27|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ024 =  CLK & !~PIN006;

-- Node name is '|d8_4:48|d8_1:22|d1:27|:9' = '|d8_4:48|d8_1:22|d1:27|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ026 =  CLK & !~PIN002;

-- Node name is '|d8_4:48|d8_1:23|d1:27|:9' = '|d8_4:48|d8_1:23|d1:27|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ028 =  CLK & !~PIN005;

-- Node name is '|d8_4:48|d8_1:24|d1:27|:9' = '|d8_4:48|d8_1:24|d1:27|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ030 =  CLK & !~PIN004;

-- Node name is '|d8_4:48|d8_1:25|d1:27|:9' = '|d8_4:48|d8_1:25|d1:27|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ032 =  CLK & !~PIN003;

-- Node name is '|out8_8:24|out8_4:13|out:18|~8~1~3~2' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ033);
  _EQ033 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !_LC036 & !_LC039 & !_LC041 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !_LC034 & !_LC035 & !_LC040 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC010 & !_LC015 & !_LC033 & !~PIN020 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !_LC013 & !_LC014 & !~PIN021 & 
             !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC039 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC040 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC041 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:18|~8~1~3~3' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ034);
  _EQ034 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC036 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC034 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC035 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC010 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC015 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:18|~8~1~3~4' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ035);
  _EQ035 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !~PIN020 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC014 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !~PIN021 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:18|~8~1~3~2' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ036);
  _EQ036 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !_LC036 & !_LC039 & !_LC041 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !_LC034 & !_LC035 & !_LC040 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC010 & !_LC015 & !_LC033 & !~PIN020 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC013 & !_LC014 & !~PIN021 & 
             !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC040 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC041 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:18|~8~1~3~3' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ037);
  _EQ037 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC036 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC034 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:18|~8~1~3~4' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ038);
  _EQ038 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !~PIN020 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !~PIN021 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ;



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res8

***** Logic for device 'res8' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R                    R  R  R  R  R  R  R  
              E  E  E  E  ~  ~  ~  ~     ~  E  E  E  E  E  E  E  
              S  S  S  S  P  P  P  P     P  S  S  S  S  S  S  S  
              E  E  E  E  I  I  I  I     I  E  E  E  E  E  E  E  
              R  R  R  R  N  N  N  N     N  R  R  R  R  R  R  R  
              V  V  V  V  0  0  0  0  G  0  V  V  V  V  V  V  V  
              E  E  E  E  1  1  1  0  N  0  E  E  E  E  E  E  E  
              D  D  D  D  6  2  1  8  D  7  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | ~PIN002 
RESERVED | 11                                                  59 | ~PIN006 
RESERVED | 12                                                  58 | Q5 
RESERVED | 13                                                  57 | P5 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
     CLK | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN018 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | ~PIN019 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  ~  ~  ~  R  R  R  R  G  ~  ~  ~  R  R  R  R  R  
              P  P  P  P  E  E  E  E  N  P  P  P  E  E  E  E  E  
              I  I  I  I  S  S  S  S  D  I  I  I  S  S  S  S  S  
              N  N  N  N  E  E  E  E     N  N  N  E  E  E  E  E  
              0  0  0  0  R  R  R  R     0  0  0  R  R  R  R  R  
              0  1  1  1  V  V  V  V     0  0  1  V  V  V  V  V  
              9  0  3  4  E  E  E  E     3  4  5  E  E  E  E  E  
                          D  D  D  D              D  D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res8

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     4/12( 33%)   4/12( 33%) 
B:    LC13 - LC24     4/12( 33%)   4/12( 33%) 
C:    LC25 - LC36     3/12( 25%)   4/12( 33%) 
D:    LC37 - LC48    11/12( 91%)   5/12( 41%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            17/48     ( 35%)
Total logic cells used:                         22/48     ( 45%)
Average fan-in:                                  16.45
Total fan-in:                                   362

Total input pins required:                      31
Total output pins required:                      0
Total bidirectional pins required:               2
Total logic cells required:                     22
Total flipflops required:                       14

Synthesized logic cells:                         6/  48   ( 12%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res8

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    0   17  AP0
  55      -   -       INPUT              0    0    0   17  AP1
  54      -   -       INPUT              0    0    0   17  AP2
  50      -   -       INPUT              0    0    0   17  AP3
  49      -   -       INPUT              0    0    1   17  AP4
  48      -   -       INPUT              0    0    1   17  AP5
  22      -   -       INPUT              0    0    0   17  AQ0
  21      -   -       INPUT              0    0    0   17  AQ1
  20      -   -       INPUT              0    0    0   17  AQ2
  16      -   -       INPUT              0    0    0   17  AQ3
  15      -   -       INPUT              0    0    1   17  AQ4
  14      -   -       INPUT              0    0    1   17  AQ5
  17      -   -       INPUT              0    0    0   14  CLK
  60   (40)  (D)      INPUT    sg        0    0    0    1  ~PIN002
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN003
  37   (26)  (C)      INPUT    s         0    0    0    1  ~PIN004
  59   (39)  (D)      INPUT    sg        0    0    0    1  ~PIN006
  68   (48)  (D)      INPUT    s         0    0    0    1  ~PIN007
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN008
  27   (17)  (B)      INPUT    s         0    0    0    1  ~PIN009
  28   (18)  (B)      INPUT    s         0    0    0    1  ~PIN010
   3    (2)  (A)      INPUT    s         0    0    0    1  ~PIN011
   4    (3)  (A)      INPUT    s         0    0    0    1  ~PIN012
  29   (19)  (B)      INPUT    s         0    0    0    1  ~PIN013
  30   (20)  (B)      INPUT    s         0    0    0    1  ~PIN014
  38   (27)  (C)      INPUT    s         0    0    0    1  ~PIN015
   5    (4)  (A)      INPUT    s         0    0    0    1  ~PIN016
  19      -   -       INPUT    s         0    0    0    2  ~PIN018
  47   (36)  (C)      INPUT    sg        0    0    0    2  ~PIN019
  57     37    D      BIDIR     g        3    3    0   14  P5
  58     38    D      BIDIR     g        3    3    0   14  Q5
  51      -   -       INPUT              0    0    1   17  WP
  53      -   -       INPUT              0    0    1   17  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res8

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  57     37    D        TRI     g        3    3    0   14  P5
  58     38    D        TRI     g        3    3    0   14  Q5


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res8

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (23)    13    B        DFF     g       16    2    0    4  |d8_4:45|d8_1:22|d1:26|O (|d8_4:45|d8_1:22|d1:26|:9)
 (10)     9    A        DFF     g       16    2    0    4  |d8_4:45|d8_1:23|d1:26|O (|d8_4:45|d8_1:23|d1:26|:9)
 (44)    33    C        DFF     g       16    2    0    4  |d8_4:45|d8_1:24|d1:26|O (|d8_4:45|d8_1:24|d1:26|:9)
 (24)    14    B        DFF     g       16    2    0    4  |d8_4:45|d8_1:25|d1:26|O (|d8_4:45|d8_1:25|d1:26|:9)
 (25)    15    B        DFF     g       16    2    0    2  |d8_4:46|d8_1:22|d1:26|O (|d8_4:46|d8_1:22|d1:26|:9)
 (11)    10    A        DFF     g       16    2    0    4  |d8_4:46|d8_1:23|d1:26|O (|d8_4:46|d8_1:23|d1:26|:9)
 (12)    11    A        DFF     g       16    2    0    4  |d8_4:46|d8_1:24|d1:26|O (|d8_4:46|d8_1:24|d1:26|:9)
 (26)    16    B        DFF     g       16    2    0    4  |d8_4:46|d8_1:25|d1:26|O (|d8_4:46|d8_1:25|d1:26|:9)
 (13)    12    A        DFF     g       16    2    0    4  |d8_4:47|d8_1:23|d1:26|O (|d8_4:47|d8_1:23|d1:26|:9)
 (60)    40    D        DFF             16    2    0    4  |d8_4:47|d8_1:24|d1:26|O (|d8_4:47|d8_1:24|d1:26|:9)
 (59)    39    D        DFF             16    2    0    4  |d8_4:47|d8_1:25|d1:26|O (|d8_4:47|d8_1:25|d1:26|:9)
 (61)    41    D        DFF             16    2    0    2  |d8_4:48|d8_1:22|d1:26|O (|d8_4:48|d8_1:22|d1:26|:9)
 (45)    34    C        DFF     g       16    2    0    4  |d8_4:48|d8_1:24|d1:26|O (|d8_4:48|d8_1:24|d1:26|:9)
 (46)    35    C        DFF     g       16    2    0    4  |d8_4:48|d8_1:25|d1:26|O (|d8_4:48|d8_1:25|d1:26|:9)
 (62)    42    D       SOFT    s         9   14    1    0  |out8_8:24|out8_4:13|out:17|~8~1~3~2
 (63)    43    D       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:17|~8~1~3~3
 (64)    44    D       SOFT    s         7    4    1    0  |out8_8:24|out8_4:13|out:17|~8~1~3~4
 (65)    45    D       SOFT    s         9   14    1    0  |out8_8:32|out8_4:13|out:17|~8~1~3~2
 (66)    46    D       SOFT    s         7    8    1    0  |out8_8:32|out8_4:13|out:17|~8~1~3~3
 (67)    47    D       SOFT    s         7    4    1    0  |out8_8:32|out8_4:13|out:17|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res8

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'A'
        +------- LC9 |d8_4:45|d8_1:23|d1:26|O
        | +----- LC10 |d8_4:46|d8_1:23|d1:26|O
        | | +--- LC11 |d8_4:46|d8_1:24|d1:26|O
        | | | +- LC12 |d8_4:47|d8_1:23|d1:26|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | 
LC9  -> - - - - | <-- |d8_4:45|d8_1:23|d1:26|O
LC10 -> - - - - | <-- |d8_4:46|d8_1:23|d1:26|O
LC11 -> - - - - | <-- |d8_4:46|d8_1:24|d1:26|O
LC12 -> - - - - | <-- |d8_4:47|d8_1:23|d1:26|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
2    -> - - - * | <-- ~PIN008
3    -> - - * - | <-- ~PIN011
4    -> - * - - | <-- ~PIN012
5    -> * - - - | <-- ~PIN016
19   -> - - - - | <-- ~PIN018
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P5
LC38 -> * * * * | <-- Q5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res8

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'B'
        +------- LC13 |d8_4:45|d8_1:22|d1:26|O
        | +----- LC14 |d8_4:45|d8_1:25|d1:26|O
        | | +--- LC15 |d8_4:46|d8_1:22|d1:26|O
        | | | +- LC16 |d8_4:46|d8_1:25|d1:26|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'B'
LC      | | | | 
LC13 -> - - - - | <-- |d8_4:45|d8_1:22|d1:26|O
LC14 -> - - - - | <-- |d8_4:45|d8_1:25|d1:26|O
LC15 -> - - - - | <-- |d8_4:46|d8_1:22|d1:26|O
LC16 -> - - - - | <-- |d8_4:46|d8_1:25|d1:26|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> @ @ @ @ | <-- CLK
27   -> - - * - | <-- ~PIN009
28   -> - - - * | <-- ~PIN010
29   -> * - - - | <-- ~PIN013
30   -> - * - - | <-- ~PIN014
19   -> - - - - | <-- ~PIN018
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P5
LC38 -> * * * * | <-- Q5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res8

** LOGIC CELL INTERCONNECTIONS **

               Logic cells placed in LAB 'C'
        +----- LC33 |d8_4:45|d8_1:24|d1:26|O
        | +--- LC34 |d8_4:48|d8_1:24|d1:26|O
        | | +- LC35 |d8_4:48|d8_1:25|d1:26|O
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'C'
LC      | | | 
LC33 -> - - - | <-- |d8_4:45|d8_1:24|d1:26|O
LC34 -> - - - | <-- |d8_4:48|d8_1:24|d1:26|O
LC35 -> - - - | <-- |d8_4:48|d8_1:25|d1:26|O

Pin
56   -> @ @ @ | <-- AP0
55   -> @ @ @ | <-- AP1
54   -> @ @ @ | <-- AP2
50   -> @ @ @ | <-- AP3
49   -> @ @ @ | <-- AP4
48   -> @ @ @ | <-- AP5
22   -> @ @ @ | <-- AQ0
21   -> @ @ @ | <-- AQ1
20   -> @ @ @ | <-- AQ2
16   -> @ @ @ | <-- AQ3
15   -> @ @ @ | <-- AQ4
14   -> @ @ @ | <-- AQ5
17   -> @ @ @ | <-- CLK
36   -> - - * | <-- ~PIN003
37   -> - * - | <-- ~PIN004
38   -> * - - | <-- ~PIN015
19   -> - - - | <-- ~PIN018
51   -> @ @ @ | <-- WP
53   -> @ @ @ | <-- WQ
LC37 -> * * * | <-- P5
LC38 -> * * * | <-- Q5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res8

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'D'
        +--------------------- LC40 |d8_4:47|d8_1:24|d1:26|O
        | +------------------- LC39 |d8_4:47|d8_1:25|d1:26|O
        | | +----------------- LC41 |d8_4:48|d8_1:22|d1:26|O
        | | | +--------------- LC42 |out8_8:24|out8_4:13|out:17|~8~1~3~2
        | | | | +------------- LC43 |out8_8:24|out8_4:13|out:17|~8~1~3~3
        | | | | | +----------- LC44 |out8_8:24|out8_4:13|out:17|~8~1~3~4
        | | | | | | +--------- LC45 |out8_8:32|out8_4:13|out:17|~8~1~3~2
        | | | | | | | +------- LC46 |out8_8:32|out8_4:13|out:17|~8~1~3~3
        | | | | | | | | +----- LC47 |out8_8:32|out8_4:13|out:17|~8~1~3~4
        | | | | | | | | | +--- LC37 P5
        | | | | | | | | | | +- LC38 Q5
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | 
LC40 -> - - - @ @ - @ @ - - - | <-- |d8_4:47|d8_1:24|d1:26|O
LC39 -> - - - @ @ - @ @ - - - | <-- |d8_4:47|d8_1:25|d1:26|O
LC41 -> - - - @ - - @ - - - - | <-- |d8_4:48|d8_1:22|d1:26|O
LC42 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:17|~8~1~3~2
LC43 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:17|~8~1~3~3
LC44 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:17|~8~1~3~4
LC45 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:17|~8~1~3~2
LC46 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:17|~8~1~3~3
LC47 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:17|~8~1~3~4
LC37 -> * * * - - - - - - - - | <-- P5
LC38 -> * * * - - - - - - - - | <-- Q5

Pin
56   -> @ @ @ @ @ @ - - - - - | <-- AP0
55   -> @ @ @ @ @ @ - - - - - | <-- AP1
54   -> @ @ @ @ @ @ - - - - - | <-- AP2
50   -> @ @ @ @ @ @ - - - - - | <-- AP3
49   -> @ @ @ @ @ @ - - - @ - | <-- AP4
48   -> @ @ @ @ @ @ - - - @ - | <-- AP5
22   -> @ @ @ - - - @ @ @ - - | <-- AQ0
21   -> @ @ @ - - - @ @ @ - - | <-- AQ1
20   -> @ @ @ - - - @ @ @ - - | <-- AQ2
16   -> @ @ @ - - - @ @ @ - - | <-- AQ3
15   -> @ @ @ - - - @ @ @ - @ | <-- AQ4
14   -> @ @ @ - - - @ @ @ - @ | <-- AQ5
17   -> @ @ @ - - - - - - - - | <-- CLK
60   -> - - * - - - - - - - - | <-- ~PIN002
59   -> - * - - - - - - - - - | <-- ~PIN006
68   -> * - - - - - - - - - - | <-- ~PIN007
19   -> - - - @ - - @ - - - - | <-- ~PIN018
47   -> - - - * - - * - - - - | <-- ~PIN019
51   -> @ @ @ @ @ @ - - - @ - | <-- WP
53   -> @ @ @ - - - @ @ @ - @ | <-- WQ
LC13 -> - - - * * - * * - - - | <-- |d8_4:45|d8_1:22|d1:26|O
LC9  -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:23|d1:26|O
LC33 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:24|d1:26|O
LC14 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:25|d1:26|O
LC15 -> - - - * - - * - - - - | <-- |d8_4:46|d8_1:22|d1:26|O
LC10 -> - - - * * - * * - - - | <-- |d8_4:46|d8_1:23|d1:26|O
LC11 -> - - - * * - * * - - - | <-- |d8_4:46|d8_1:24|d1:26|O
LC16 -> - - - * - * * - * - - | <-- |d8_4:46|d8_1:25|d1:26|O
LC12 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:23|d1:26|O
LC34 -> - - - * * - * * - - - | <-- |d8_4:48|d8_1:24|d1:26|O
LC35 -> - - - * * - * * - - - | <-- |d8_4:48|d8_1:25|d1:26|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res8

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
CLK      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;
~PIN016  : INPUT;
~PIN018  : INPUT;
~PIN019  : INPUT;

-- Node name is 'P5' 
-- Equation name is 'P5', location is LC037, type is bidir.
P5       = TRI(_LC037,  _EQ001);
_LC037   = LCELL( _EQ002);
  _EQ002 = !_LC042 & !_LC043 & !_LC044;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q5' 
-- Equation name is 'Q5', location is LC038, type is bidir.
Q5       = TRI(_LC038,  _EQ003);
_LC038   = LCELL( _EQ004);
  _EQ004 = !_LC045 & !_LC046 & !_LC047;
  _EQ003 = !AQ4 & !AQ5 & !WQ;

-- Node name is '|d8_4:45|d8_1:22|d1:26|:9' = '|d8_4:45|d8_1:22|d1:26|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ006 =  CLK & !~PIN013;

-- Node name is '|d8_4:45|d8_1:23|d1:26|:9' = '|d8_4:45|d8_1:23|d1:26|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ008 =  CLK & !~PIN016;

-- Node name is '|d8_4:45|d8_1:24|d1:26|:9' = '|d8_4:45|d8_1:24|d1:26|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ010 =  CLK & !~PIN015;

-- Node name is '|d8_4:45|d8_1:25|d1:26|:9' = '|d8_4:45|d8_1:25|d1:26|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ012 =  CLK & !~PIN014;

-- Node name is '|d8_4:46|d8_1:22|d1:26|:9' = '|d8_4:46|d8_1:22|d1:26|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ014 =  CLK & !~PIN009;

-- Node name is '|d8_4:46|d8_1:23|d1:26|:9' = '|d8_4:46|d8_1:23|d1:26|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ016 =  CLK & !~PIN012;

-- Node name is '|d8_4:46|d8_1:24|d1:26|:9' = '|d8_4:46|d8_1:24|d1:26|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ018 =  CLK & !~PIN011;

-- Node name is '|d8_4:46|d8_1:25|d1:26|:9' = '|d8_4:46|d8_1:25|d1:26|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ020 =  CLK & !~PIN010;

-- Node name is '|d8_4:47|d8_1:23|d1:26|:9' = '|d8_4:47|d8_1:23|d1:26|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ022 =  CLK & !~PIN008;

-- Node name is '|d8_4:47|d8_1:24|d1:26|:9' = '|d8_4:47|d8_1:24|d1:26|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ024 =  CLK & !~PIN007;

-- Node name is '|d8_4:47|d8_1:25|d1:26|:9' = '|d8_4:47|d8_1:25|d1:26|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ026 =  CLK & !~PIN006;

-- Node name is '|d8_4:48|d8_1:22|d1:26|:9' = '|d8_4:48|d8_1:22|d1:26|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ028 =  CLK & !~PIN002;

-- Node name is '|d8_4:48|d8_1:24|d1:26|:9' = '|d8_4:48|d8_1:24|d1:26|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ030 =  CLK & !~PIN004;

-- Node name is '|d8_4:48|d8_1:25|d1:26|:9' = '|d8_4:48|d8_1:25|d1:26|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;
  _EQ032 =  CLK & !~PIN003;

-- Node name is '|out8_8:24|out8_4:13|out:17|~8~1~3~2' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ033);
  _EQ033 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC034 & !_LC035 & !_LC041 & !~PIN018 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC012 & !_LC039 & !_LC040 & !~PIN019 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC010 & !_LC011 & !_LC015 & !_LC016 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !_LC013 & !_LC014 & !_LC033 & 
             !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC041 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !~PIN019 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC015 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !~PIN018 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:17|~8~1~3~3' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ034);
  _EQ034 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC034 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC012 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC040 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC010 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC011 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC035 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC039 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:17|~8~1~3~4' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ035);
  _EQ035 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC016 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC014 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:17|~8~1~3~2' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ036);
  _EQ036 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC034 & !_LC035 & !_LC041 & !~PIN018 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC012 & !_LC039 & !_LC040 & !~PIN019 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC010 & !_LC011 & !_LC015 & !_LC016 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC013 & !_LC014 & !_LC033 & 
             !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC041 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !~PIN019 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !~PIN018 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:17|~8~1~3~3' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ037);
  _EQ037 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC034 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC012 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC040 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:17|~8~1~3~4' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ038);
  _EQ038 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC016 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ;



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res9

***** Logic for device 'res9' compiled without errors.




Device: EP910ILC-12

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R                                
              E                             ~  
              S                             P  
              E                             I  
              R                             N  
              V  A  A  A  G  V  V  A  A  A  0  
              E  Q  Q  Q  N  C  C  P  P  P  1  
              D  3  4  5  D  C  C  0  1  2  2  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
RESERVED |  7                                39 | N.C. 
RESERVED |  8                                38 | ~PIN013 
RESERVED |  9                                37 | ~PIN016 
RESERVED | 10                                36 | ~PIN027 
RESERVED | 11                                35 | ~PIN028 
RESERVED | 12          EP910ILC-12           34 | RESERVED 
RESERVED | 13                                33 | RESERVED 
RESERVED | 14                                32 | WQ 
RESERVED | 15                                31 | WP 
 ~PIN011 | 16                                30 | Q0 
    N.C. | 17                                29 | P0 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              ~  A  A  A  G  G  G  A  A  A  C  
              P  Q  Q  Q  N  N  N  P  P  P  L  
              I  2  1  0  D  D  D  5  4  3  K  
              N                                
              0                                
              1                                
              0                                
                                               


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res9

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     5/12( 41%)  10/12( 83%) 
B:    LC13 - LC24    12/12(100%)   2/12( 16%) 


Total dedicated input pins used:                12/12     (100%)
Total I/O pins used:                            12/24     ( 50%)
Total logic cells used:                         17/24     ( 70%)
Average fan-in:                                  6.82
Total fan-in:                                   116

Total input pins required:                      17
Total output pins required:                      7
Total bidirectional pins required:               0
Total logic cells required:                     17
Total flipflops required:                        2

Synthesized logic cells:                        15/  24   ( 62%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res9

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43      -   -       INPUT              0    0    2    5  AP0
  42      -   -       INPUT              0    0    2    5  AP1
  41      -   -       INPUT              0    0    2    5  AP2
  27      -   -       INPUT              0    0    2    5  AP3
  26      -   -       INPUT              0    0    2    5  AP4
  25      -   -       INPUT              0    0    2    5  AP5
  21      -   -       INPUT              0    0    2    5  AQ0
  20      -   -       INPUT              0    0    2    5  AQ1
  19      -   -       INPUT              0    0    2    5  AQ2
   5      -   -       INPUT              0    0    2    5  AQ3
   4      -   -       INPUT              0    0    2    5  AQ4
   3      -   -       INPUT              0    0    2    5  AQ5
  28   (12)  (A)      INPUT              0    0    2    0  CLK
  29   (11)  (A)      INPUT    s         0    0    2    0  P0
  30   (10)  (A)      INPUT    s         0    0    2    0  Q0
  31    (9)  (A)      INPUT              0    0    2    5  WP
  32    (8)  (A)      INPUT              0    0    2    5  WQ


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res9

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  18     24    B     OUTPUT    s         0    2    0    0  ~PIN010
  16     23    B     OUTPUT    s         0    2    0    0  ~PIN011
  40      1    A     OUTPUT    s         0    2    0    0  ~PIN012
  38      2    A     OUTPUT    s         0    2    1    0  ~PIN013
  37      3    A     OUTPUT    s         0    2    1    0  ~PIN016
  36      4    A         FF             17    1    0    0  ~PIN027 (|d8_4:45|d8_1:22|d1:31|:9)
  35      5    A         FF             17    1    0    0  ~PIN028 (|d8_4:45|d8_1:23|d1:31|:9)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res9

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  (6)    13    B       SOFT    s         7    0    1    0  |d8_4:45|c4:26|~2~1
  (7)    14    B       SOFT    s         7    0    1    0  |d8_4:45|c4:26|~3~1
  (8)    15    B       SOFT    s         7    0    1    0  |d8_4:45|c4:26|~12~1
  (9)    16    B       SOFT    s         7    0    1    0  |d8_4:45|c4:26|~13~1
 (10)    17    B       SOFT    s         7    0    1    0  |d8_4:46|c4:26|~12~1
 (11)    18    B       SOFT    s         7    0    1    0  |d8_4:46|c4:26|~13~1
 (12)    19    B       SOFT    s         7    0    1    0  |d8_4:46|c4:26|~16~1
 (13)    20    B       SOFT    s         7    0    1    0  |d8_4:46|c4:26|~17~1
 (14)    21    B       SOFT    s         7    0    1    0  |d8_4:46|c4:26|~20~1
 (15)    22    B       SOFT    s         7    0    1    0  |d8_4:46|c4:26|~21~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res9

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'A'
        +--------- LC1 ~PIN012
        | +------- LC2 ~PIN013
        | | +----- LC3 ~PIN016
        | | | +--- LC4 ~PIN027
        | | | | +- LC5 ~PIN028
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'A'
LC      | | | | | 
LC1  -> - - - - - | <-- ~PIN012
LC2  -> - - - * - | <-- ~PIN013
LC3  -> - - - - * | <-- ~PIN016
LC4  -> - - - - - | <-- ~PIN027
LC5  -> - - - - - | <-- ~PIN028

Pin
43   -> - - - @ @ | <-- AP0
42   -> - - - @ @ | <-- AP1
41   -> - - - @ @ | <-- AP2
27   -> - - - @ @ | <-- AP3
26   -> - - - @ @ | <-- AP4
25   -> - - - @ @ | <-- AP5
21   -> - - - @ @ | <-- AQ0
20   -> - - - @ @ | <-- AQ1
19   -> - - - @ @ | <-- AQ2
5    -> - - - @ @ | <-- AQ3
4    -> - - - @ @ | <-- AQ4
3    -> - - - @ @ | <-- AQ5
28   -> - - - * * | <-- CLK
29   -> - - - * * | <-- P0
30   -> - - - * * | <-- Q0
31   -> - - - * * | <-- WP
32   -> - - - * * | <-- WQ
LC13 -> - * - - - | <-- |d8_4:45|c4:26|~2~1
LC14 -> - * - - - | <-- |d8_4:45|c4:26|~3~1
LC15 -> - - * - - | <-- |d8_4:45|c4:26|~12~1
LC16 -> - - * - - | <-- |d8_4:45|c4:26|~13~1
LC17 -> * - - - - | <-- |d8_4:46|c4:26|~12~1
LC18 -> * - - - - | <-- |d8_4:46|c4:26|~13~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res9

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC13 |d8_4:45|c4:26|~2~1
        | +--------------------- LC14 |d8_4:45|c4:26|~3~1
        | | +------------------- LC15 |d8_4:45|c4:26|~12~1
        | | | +----------------- LC16 |d8_4:45|c4:26|~13~1
        | | | | +--------------- LC17 |d8_4:46|c4:26|~12~1
        | | | | | +------------- LC18 |d8_4:46|c4:26|~13~1
        | | | | | | +----------- LC19 |d8_4:46|c4:26|~16~1
        | | | | | | | +--------- LC20 |d8_4:46|c4:26|~17~1
        | | | | | | | | +------- LC21 |d8_4:46|c4:26|~20~1
        | | | | | | | | | +----- LC22 |d8_4:46|c4:26|~21~1
        | | | | | | | | | | +--- LC24 ~PIN010
        | | | | | | | | | | | +- LC23 ~PIN011
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC13 -> - - - - - - - - - - - - | <-- |d8_4:45|c4:26|~2~1
LC14 -> - - - - - - - - - - - - | <-- |d8_4:45|c4:26|~3~1
LC15 -> - - - - - - - - - - - - | <-- |d8_4:45|c4:26|~12~1
LC16 -> - - - - - - - - - - - - | <-- |d8_4:45|c4:26|~13~1
LC17 -> - - - - - - - - - - - - | <-- |d8_4:46|c4:26|~12~1
LC18 -> - - - - - - - - - - - - | <-- |d8_4:46|c4:26|~13~1
LC19 -> - - - - - - - - - - - * | <-- |d8_4:46|c4:26|~16~1
LC20 -> - - - - - - - - - - - * | <-- |d8_4:46|c4:26|~17~1
LC21 -> - - - - - - - - - - * - | <-- |d8_4:46|c4:26|~20~1
LC22 -> - - - - - - - - - - * - | <-- |d8_4:46|c4:26|~21~1
LC24 -> - - - - - - - - - - - - | <-- ~PIN010
LC23 -> - - - - - - - - - - - - | <-- ~PIN011

Pin
43   -> @ - @ - @ - @ - @ - - - | <-- AP0
42   -> @ - @ - @ - @ - @ - - - | <-- AP1
41   -> @ - @ - @ - @ - @ - - - | <-- AP2
27   -> @ - @ - @ - @ - @ - - - | <-- AP3
26   -> @ - @ - @ - @ - @ - - - | <-- AP4
25   -> @ - @ - @ - @ - @ - - - | <-- AP5
21   -> - @ - @ - @ - @ - @ - - | <-- AQ0
20   -> - @ - @ - @ - @ - @ - - | <-- AQ1
19   -> - @ - @ - @ - @ - @ - - | <-- AQ2
5    -> - @ - @ - @ - @ - @ - - | <-- AQ3
4    -> - @ - @ - @ - @ - @ - - | <-- AQ4
3    -> - @ - @ - @ - @ - @ - - | <-- AQ5
31   -> * - * - * - * - * - - - | <-- WP
32   -> - * - * - * - * - * - - | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res9

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
CLK      : INPUT;
P0       : INPUT;
Q0       : INPUT;
WP       : INPUT;
WQ       : INPUT;

-- Node name is '|d8_4:45|c4:26|~2~1' 
-- Equation name is '_LC013', type is buried 
-- synthesized logic cell 
_LC013   = LCELL( _EQ001);
  _EQ001 =  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:45|c4:26|~3~1' 
-- Equation name is '_LC014', type is buried 
-- synthesized logic cell 
_LC014   = LCELL( _EQ002);
  _EQ002 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:45|c4:26|~12~1' 
-- Equation name is '_LC015', type is buried 
-- synthesized logic cell 
_LC015   = LCELL( _EQ003);
  _EQ003 = !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:45|c4:26|~13~1' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ004);
  _EQ004 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:46|c4:26|~12~1' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ005);
  _EQ005 = !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:46|c4:26|~13~1' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ006);
  _EQ006 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:46|c4:26|~16~1' 
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ007);
  _EQ007 =  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:46|c4:26|~17~1' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ008);
  _EQ008 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:46|c4:26|~20~1' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ009);
  _EQ009 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:46|c4:26|~21~1' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ010);
  _EQ010 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:46|c4:26|~34~1~2' = '~PIN010' 
-- Equation name is '_LC024', location is LC024, type is output.
 ~PIN010 = LCELL( _EQ011);
  _EQ011 = !_LC021 & !_LC022;

-- Node name is '|d8_4:46|c4:26|~33~1~2' = '~PIN011' 
-- Equation name is '_LC023', location is LC023, type is output.
 ~PIN011 = LCELL( _EQ012);
  _EQ012 = !_LC019 & !_LC020;

-- Node name is '|d8_4:46|c4:26|~32~1~2' = '~PIN012' 
-- Equation name is '_LC001', location is LC001, type is output.
 ~PIN012 = LCELL( _EQ013);
  _EQ013 = !_LC017 & !_LC018;

-- Node name is '|d8_4:45|c4:26|~31~1~2' = '~PIN013' 
-- Equation name is '_LC002', location is LC002, type is output.
 ~PIN013 = LCELL( _EQ014);
  _EQ014 = !_LC013 & !_LC014;

-- Node name is '|d8_4:45|c4:26|~32~1~2' = '~PIN016' 
-- Equation name is '_LC003', location is LC003, type is output.
 ~PIN016 = LCELL( _EQ015);
  _EQ015 = !_LC015 & !_LC016;

-- Node name is '|d8_4:45|d8_1:22|d1:31|:9' = '~PIN027' 
-- Equation name is '~PIN027', location is LC004, type is output.
 ~PIN027 = DFF( _EQ016,  _EQ017,  VCC,  VCC);
  _EQ016 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ017 =  CLK & !~PIN013;

-- Node name is '|d8_4:45|d8_1:23|d1:31|:9' = '~PIN028' 
-- Equation name is '~PIN028', location is LC005, type is output.
 ~PIN028 = DFF( _EQ018,  _EQ019,  VCC,  VCC);
  _EQ018 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;
  _EQ019 =  CLK & !~PIN016;



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res10

***** Logic for device 'res10' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R                                      
              E  E  E  E  E  ~  ~  ~     ~  ~        ~  ~  ~  ~  
              S  S  S  S  S  P  P  P     P  P        P  P  P  P  
              E  E  E  E  E  I  I  I     I  I        I  I  I  I  
              R  R  R  R  R  N  N  N     N  N        N  N  N  N  
              V  V  V  V  V  0  0  0  G  0  0        0  0  0  0  
              E  E  E  E  E  1  1  0  N  2  2  Q  P  1  0  0  0  
              D  D  D  D  D  6  2  7  D  0  1  4  4  5  6  5  2  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
 ~PIN010 | 13                                                  57 | RESERVED 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
     CLK | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN024 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | ~PIN004 
RESERVED | 24                                                  46 | ~PIN013 
RESERVED | 25                                                  45 | Q3 
RESERVED | 26                                                  44 | P3 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  ~  ~  ~  ~  G  R  R  R  R  R  R  R  ~  
              E  E  E  E  P  P  P  P  N  E  E  E  E  E  E  E  P  
              S  S  S  S  I  I  I  I  D  S  S  S  S  S  S  S  I  
              E  E  E  E  N  N  N  N     E  E  E  E  E  E  E  N  
              R  R  R  R  0  0  0  0     R  R  R  R  R  R  R  0  
              V  V  V  V  0  1  0  0     V  V  V  V  V  V  V  2  
              E  E  E  E  9  1  8  3     E  E  E  E  E  E  E  3  
              D  D  D  D                 D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res10

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     3/12( 25%)   4/12( 33%) 
B:    LC13 - LC24    10/12( 83%)   4/12( 33%) 
C:    LC25 - LC36    11/12( 91%)   5/12( 41%) 
D:    LC37 - LC48     6/12( 50%)   8/12( 66%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            21/48     ( 43%)
Total logic cells used:                         30/48     ( 62%)
Average fan-in:                                  14.33
Total fan-in:                                   430

Total input pins required:                      31
Total output pins required:                      4
Total bidirectional pins required:               2
Total logic cells required:                     30
Total flipflops required:                       16

Synthesized logic cells:                        12/  48   ( 25%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res10

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    2   19  AP0
  55      -   -       INPUT              0    0    2   19  AP1
  54      -   -       INPUT              0    0    2   19  AP2
  50      -   -       INPUT              0    0    2   19  AP3
  49      -   -       INPUT              0    0    3   19  AP4
  48      -   -       INPUT              0    0    3   19  AP5
  22      -   -       INPUT              0    0    2   19  AQ0
  21      -   -       INPUT              0    0    2   19  AQ1
  20      -   -       INPUT              0    0    2   19  AQ2
  16      -   -       INPUT              0    0    2   19  AQ3
  15      -   -       INPUT              0    0    3   19  AQ4
  14      -   -       INPUT              0    0    3   19  AQ5
  17      -   -       INPUT              0    0    2   14  CLK
  61   (41)  (D)      INPUT    s         0    0    0    1  ~PIN002
  47   (36)  (C)      INPUT    sg        0    0    0    1  ~PIN004
  62   (42)  (D)      INPUT    s         0    0    0    1  ~PIN005
  63   (43)  (D)      INPUT    s         0    0    0    1  ~PIN006
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN007
  31   (21)  (B)      INPUT    s         0    0    0    1  ~PIN009
  13   (12)  (A)      INPUT    sg        0    0    1    1  ~PIN010
  32   (22)  (B)      INPUT    s         0    0    0    1  ~PIN011
   3    (2)  (A)      INPUT    s         0    0    0    1  ~PIN012
  46   (35)  (C)      INPUT    sg        0    0    0    1  ~PIN013
  64   (44)  (D)      INPUT    s         0    0    1    1  ~PIN015
   4    (3)  (A)      INPUT    s         0    0    0    1  ~PIN016
  43   (32)  (C)      INPUT    s         0    0    0    2  ~PIN023
  19      -   -       INPUT    s         0    0    0    4  ~PIN024
  44     33    C      BIDIR     g        3    3    0   14  P3
  65   (45)  (D)      INPUT    s         0    0    2    0  P4
  45     34    C      BIDIR     g        3    3    0   14  Q3
  66   (46)  (D)      INPUT    s         0    0    2    0  Q4
  51      -   -       INPUT              0    0    3   19  WP
  53      -   -       INPUT              0    0    3   19  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res10

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  34     24    B     OUTPUT    s         0    2    0    1  ~PIN003
  33     23    B     OUTPUT    s         0    2    0    1  ~PIN008
  68     48    D         FF             18    0    0    0  ~PIN020 (|d8_4:46|d8_1:25|d1:27|:9)
  67     47    D         FF             18    0    0    0  ~PIN021 (|d8_4:45|d8_1:24|d1:27|:9)
  44     33    C        TRI     g        3    3    0   14  P3
  45     34    C        TRI     g        3    3    0   14  Q3


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res10

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (47)    36    C        DFF             16    2    0    4  |d8_4:45|d8_1:22|d1:28|O (|d8_4:45|d8_1:22|d1:28|:9)
 (10)     9    A        DFF     g       16    2    0    4  |d8_4:45|d8_1:23|d1:28|O (|d8_4:45|d8_1:23|d1:28|:9)
 (57)    37    D        DFF     g       16    2    0    4  |d8_4:45|d8_1:24|d1:28|O (|d8_4:45|d8_1:24|d1:28|:9)
 (23)    13    B        DFF     g       16    2    0    2  |d8_4:46|d8_1:22|d1:28|O (|d8_4:46|d8_1:22|d1:28|:9)
 (11)    10    A        DFF     g       16    2    0    4  |d8_4:46|d8_1:23|d1:28|O (|d8_4:46|d8_1:23|d1:28|:9)
 (24)    14    B        DFF     g       16    2    0    4  |d8_4:46|d8_1:24|d1:28|O (|d8_4:46|d8_1:24|d1:28|:9)
 (46)    35    C        DFF             16    2    0    4  |d8_4:46|d8_1:25|d1:28|O (|d8_4:46|d8_1:25|d1:28|:9)
 (27)    17    B       SOFT    s         7    0    1    0  |d8_4:47|c4:26|~12~1
 (28)    18    B       SOFT    s         7    0    1    0  |d8_4:47|c4:26|~13~1
 (25)    15    B        DFF     g       15    3    0    4  |d8_4:47|d8_1:23|d1:28|O (|d8_4:47|d8_1:23|d1:28|:9)
 (12)    11    A        DFF     g       16    2    0    4  |d8_4:47|d8_1:24|d1:28|O (|d8_4:47|d8_1:24|d1:28|:9)
 (58)    38    D        DFF     g       16    2    0    4  |d8_4:47|d8_1:25|d1:28|O (|d8_4:47|d8_1:25|d1:28|:9)
 (29)    19    B       SOFT    s         7    0    1    0  |d8_4:48|c4:26|~20~1
 (30)    20    B       SOFT    s         7    0    1    0  |d8_4:48|c4:26|~21~1
 (59)    39    D        DFF     g       16    2    0    2  |d8_4:48|d8_1:22|d1:28|O (|d8_4:48|d8_1:22|d1:28|:9)
 (60)    40    D        DFF     g       16    2    0    2  |d8_4:48|d8_1:23|d1:28|O (|d8_4:48|d8_1:23|d1:28|:9)
 (36)    25    C        DFF             16    2    0    4  |d8_4:48|d8_1:24|d1:28|O (|d8_4:48|d8_1:24|d1:28|:9)
 (26)    16    B        DFF     g       15    3    0    4  |d8_4:48|d8_1:25|d1:28|O (|d8_4:48|d8_1:25|d1:28|:9)
 (37)    26    C       SOFT    s         9   14    1    0  |out8_8:24|out8_4:13|out:19|~8~1~3~2
 (38)    27    C       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:19|~8~1~3~3
 (39)    28    C       SOFT    s         8    3    1    0  |out8_8:24|out8_4:13|out:19|~8~1~3~4
 (40)    29    C       SOFT    s         9   14    1    0  |out8_8:32|out8_4:13|out:19|~8~1~3~2
 (41)    30    C       SOFT    s         7    8    1    0  |out8_8:32|out8_4:13|out:19|~8~1~3~3
 (42)    31    C       SOFT    s         8    3    1    0  |out8_8:32|out8_4:13|out:19|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res10

** LOGIC CELL INTERCONNECTIONS **

               Logic cells placed in LAB 'A'
        +----- LC9 |d8_4:45|d8_1:23|d1:28|O
        | +--- LC10 |d8_4:46|d8_1:23|d1:28|O
        | | +- LC11 |d8_4:47|d8_1:24|d1:28|O
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'A'
LC      | | | 
LC9  -> - - - | <-- |d8_4:45|d8_1:23|d1:28|O
LC10 -> - - - | <-- |d8_4:46|d8_1:23|d1:28|O
LC11 -> - - - | <-- |d8_4:47|d8_1:24|d1:28|O

Pin
56   -> @ @ @ | <-- AP0
55   -> @ @ @ | <-- AP1
54   -> @ @ @ | <-- AP2
50   -> @ @ @ | <-- AP3
49   -> @ @ @ | <-- AP4
48   -> @ @ @ | <-- AP5
22   -> @ @ @ | <-- AQ0
21   -> @ @ @ | <-- AQ1
20   -> @ @ @ | <-- AQ2
16   -> @ @ @ | <-- AQ3
15   -> @ @ @ | <-- AQ4
14   -> @ @ @ | <-- AQ5
17   -> @ @ @ | <-- CLK
2    -> - - * | <-- ~PIN007
3    -> - * - | <-- ~PIN012
4    -> * - - | <-- ~PIN016
19   -> - - - | <-- ~PIN024
51   -> @ @ @ | <-- WP
53   -> @ @ @ | <-- WQ
LC33 -> * * * | <-- P3
LC34 -> * * * | <-- Q3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res10

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'B'
        +------------------- LC13 |d8_4:46|d8_1:22|d1:28|O
        | +----------------- LC14 |d8_4:46|d8_1:24|d1:28|O
        | | +--------------- LC17 |d8_4:47|c4:26|~12~1
        | | | +------------- LC18 |d8_4:47|c4:26|~13~1
        | | | | +----------- LC15 |d8_4:47|d8_1:23|d1:28|O
        | | | | | +--------- LC19 |d8_4:48|c4:26|~20~1
        | | | | | | +------- LC20 |d8_4:48|c4:26|~21~1
        | | | | | | | +----- LC16 |d8_4:48|d8_1:25|d1:28|O
        | | | | | | | | +--- LC24 ~PIN003
        | | | | | | | | | +- LC23 ~PIN008
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | 
LC13 -> - - - - - - - - - - | <-- |d8_4:46|d8_1:22|d1:28|O
LC14 -> - - - - - - - - - - | <-- |d8_4:46|d8_1:24|d1:28|O
LC17 -> - - - - - - - - - @ | <-- |d8_4:47|c4:26|~12~1
LC18 -> - - - - - - - - - @ | <-- |d8_4:47|c4:26|~13~1
LC15 -> - - - - - - - - - - | <-- |d8_4:47|d8_1:23|d1:28|O
LC19 -> - - - - - - - - @ - | <-- |d8_4:48|c4:26|~20~1
LC20 -> - - - - - - - - @ - | <-- |d8_4:48|c4:26|~21~1
LC16 -> - - - - - - - - - - | <-- |d8_4:48|d8_1:25|d1:28|O
LC24 -> - - - - - - - @ - - | <-- ~PIN003
LC23 -> - - - - @ - - - - - | <-- ~PIN008

Pin
56   -> @ @ @ - @ @ - @ - - | <-- AP0
55   -> @ @ @ - @ @ - @ - - | <-- AP1
54   -> @ @ @ - @ @ - @ - - | <-- AP2
50   -> @ @ @ - @ @ - @ - - | <-- AP3
49   -> @ @ @ - @ @ - @ - - | <-- AP4
48   -> @ @ @ - @ @ - @ - - | <-- AP5
22   -> @ @ - @ @ - @ @ - - | <-- AQ0
21   -> @ @ - @ @ - @ @ - - | <-- AQ1
20   -> @ @ - @ @ - @ @ - - | <-- AQ2
16   -> @ @ - @ @ - @ @ - - | <-- AQ3
15   -> @ @ - @ @ - @ @ - - | <-- AQ4
14   -> @ @ - @ @ - @ @ - - | <-- AQ5
17   -> @ @ - - @ - - @ - - | <-- CLK
31   -> * - - - - - - - - - | <-- ~PIN009
32   -> - * - - - - - - - - | <-- ~PIN011
19   -> - - - - - - - - - - | <-- ~PIN024
51   -> @ @ @ - @ @ - @ - - | <-- WP
53   -> @ @ - @ @ - @ @ - - | <-- WQ
LC33 -> * * - - * - - * - - | <-- P3
LC34 -> * * - - * - - * - - | <-- Q3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res10

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'C'
        +--------------------- LC36 |d8_4:45|d8_1:22|d1:28|O
        | +------------------- LC35 |d8_4:46|d8_1:25|d1:28|O
        | | +----------------- LC25 |d8_4:48|d8_1:24|d1:28|O
        | | | +--------------- LC26 |out8_8:24|out8_4:13|out:19|~8~1~3~2
        | | | | +------------- LC27 |out8_8:24|out8_4:13|out:19|~8~1~3~3
        | | | | | +----------- LC28 |out8_8:24|out8_4:13|out:19|~8~1~3~4
        | | | | | | +--------- LC29 |out8_8:32|out8_4:13|out:19|~8~1~3~2
        | | | | | | | +------- LC30 |out8_8:32|out8_4:13|out:19|~8~1~3~3
        | | | | | | | | +----- LC31 |out8_8:32|out8_4:13|out:19|~8~1~3~4
        | | | | | | | | | +--- LC33 P3
        | | | | | | | | | | +- LC34 Q3
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | 
LC36 -> - - - @ @ - @ @ - - - | <-- |d8_4:45|d8_1:22|d1:28|O
LC35 -> - - - @ - @ @ - @ - - | <-- |d8_4:46|d8_1:25|d1:28|O
LC25 -> - - - @ @ - @ @ - - - | <-- |d8_4:48|d8_1:24|d1:28|O
LC26 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:19|~8~1~3~2
LC27 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:19|~8~1~3~3
LC28 -> - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:19|~8~1~3~4
LC29 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:19|~8~1~3~2
LC30 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:19|~8~1~3~3
LC31 -> - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:19|~8~1~3~4
LC33 -> * * * - - - - - - - - | <-- P3
LC34 -> * * * - - - - - - - - | <-- Q3

Pin
56   -> @ @ @ @ @ @ - - - - - | <-- AP0
55   -> @ @ @ @ @ @ - - - - - | <-- AP1
54   -> @ @ @ @ @ @ - - - - - | <-- AP2
50   -> @ @ @ @ @ @ - - - - - | <-- AP3
49   -> @ @ @ @ @ @ - - - @ - | <-- AP4
48   -> @ @ @ @ @ @ - - - @ - | <-- AP5
22   -> @ @ @ - - - @ @ @ - - | <-- AQ0
21   -> @ @ @ - - - @ @ @ - - | <-- AQ1
20   -> @ @ @ - - - @ @ @ - - | <-- AQ2
16   -> @ @ @ - - - @ @ @ - - | <-- AQ3
15   -> @ @ @ - - - @ @ @ - @ | <-- AQ4
14   -> @ @ @ - - - @ @ @ - @ | <-- AQ5
17   -> @ @ @ - - - - - - - - | <-- CLK
47   -> - - * - - - - - - - - | <-- ~PIN004
13   -> - * - - - - - - - - - | <-- ~PIN010
46   -> * - - - - - - - - - - | <-- ~PIN013
43   -> - - - * - - * - - - - | <-- ~PIN023
19   -> - - - @ - @ @ - @ - - | <-- ~PIN024
51   -> @ @ @ @ @ @ - - - @ - | <-- WP
53   -> @ @ @ - - - @ @ @ - @ | <-- WQ
LC9  -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:23|d1:28|O
LC37 -> - - - * - * * - * - - | <-- |d8_4:45|d8_1:24|d1:28|O
LC13 -> - - - * - - * - - - - | <-- |d8_4:46|d8_1:22|d1:28|O
LC10 -> - - - * * - * * - - - | <-- |d8_4:46|d8_1:23|d1:28|O
LC14 -> - - - * * - * * - - - | <-- |d8_4:46|d8_1:24|d1:28|O
LC15 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:23|d1:28|O
LC11 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:24|d1:28|O
LC38 -> - - - * * - * * - - - | <-- |d8_4:47|d8_1:25|d1:28|O
LC39 -> - - - * - - * - - - - | <-- |d8_4:48|d8_1:22|d1:28|O
LC40 -> - - - * - - * - - - - | <-- |d8_4:48|d8_1:23|d1:28|O
LC16 -> - - - * * - * * - - - | <-- |d8_4:48|d8_1:25|d1:28|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res10

** LOGIC CELL INTERCONNECTIONS **

                     Logic cells placed in LAB 'D'
        +----------- LC37 |d8_4:45|d8_1:24|d1:28|O
        | +--------- LC38 |d8_4:47|d8_1:25|d1:28|O
        | | +------- LC39 |d8_4:48|d8_1:22|d1:28|O
        | | | +----- LC40 |d8_4:48|d8_1:23|d1:28|O
        | | | | +--- LC48 ~PIN020
        | | | | | +- LC47 ~PIN021
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'D'
LC      | | | | | | 
LC37 -> - - - - - - | <-- |d8_4:45|d8_1:24|d1:28|O
LC38 -> - - - - - - | <-- |d8_4:47|d8_1:25|d1:28|O
LC39 -> - - - - - - | <-- |d8_4:48|d8_1:22|d1:28|O
LC40 -> - - - - - - | <-- |d8_4:48|d8_1:23|d1:28|O
LC48 -> - - - - - - | <-- ~PIN020
LC47 -> - - - - - - | <-- ~PIN021

Pin
56   -> @ @ @ @ @ @ | <-- AP0
55   -> @ @ @ @ @ @ | <-- AP1
54   -> @ @ @ @ @ @ | <-- AP2
50   -> @ @ @ @ @ @ | <-- AP3
49   -> @ @ @ @ @ @ | <-- AP4
48   -> @ @ @ @ @ @ | <-- AP5
22   -> @ @ @ @ @ @ | <-- AQ0
21   -> @ @ @ @ @ @ | <-- AQ1
20   -> @ @ @ @ @ @ | <-- AQ2
16   -> @ @ @ @ @ @ | <-- AQ3
15   -> @ @ @ @ @ @ | <-- AQ4
14   -> @ @ @ @ @ @ | <-- AQ5
17   -> @ @ @ @ @ @ | <-- CLK
61   -> - - * - - - | <-- ~PIN002
62   -> - - - * - - | <-- ~PIN005
63   -> - * - - - - | <-- ~PIN006
13   -> - - - - * - | <-- ~PIN010
64   -> * - - - - * | <-- ~PIN015
19   -> - - - - - - | <-- ~PIN024
65   -> - - - - * * | <-- P4
66   -> - - - - * * | <-- Q4
51   -> @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ | <-- WQ
LC33 -> * * * * - - | <-- P3
LC34 -> * * * * - - | <-- Q3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab5\res.rpt
res10

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
CLK      : INPUT;
P4       : INPUT;
Q4       : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN002  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN015  : INPUT;
~PIN016  : INPUT;
~PIN023  : INPUT;
~PIN024  : INPUT;

-- Node name is 'P3' 
-- Equation name is 'P3', location is LC033, type is bidir.
P3       = TRI(_LC033,  _EQ001);
_LC033   = LCELL( _EQ002);
  _EQ002 = !_LC026 & !_LC027 & !_LC028;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q3' 
-- Equation name is 'Q3', location is LC034, type is bidir.
Q3       = TRI(_LC034,  _EQ003);
_LC034   = LCELL( _EQ004);
  _EQ004 = !_LC029 & !_LC030 & !_LC031;
  _EQ003 = !AQ4 & !AQ5 & !WQ;

-- Node name is '|d8_4:45|d8_1:22|d1:28|:9' = '|d8_4:45|d8_1:22|d1:28|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ006 =  CLK & !~PIN013;

-- Node name is '|d8_4:45|d8_1:23|d1:28|:9' = '|d8_4:45|d8_1:23|d1:28|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ008 =  CLK & !~PIN016;

-- Node name is '|d8_4:45|d8_1:24|d1:28|:9' = '|d8_4:45|d8_1:24|d1:28|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ010 =  CLK & !~PIN015;

-- Node name is '|d8_4:46|d8_1:22|d1:28|:9' = '|d8_4:46|d8_1:22|d1:28|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ012 =  CLK & !~PIN009;

-- Node name is '|d8_4:46|d8_1:23|d1:28|:9' = '|d8_4:46|d8_1:23|d1:28|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ014 =  CLK & !~PIN012;

-- Node name is '|d8_4:46|d8_1:24|d1:28|:9' = '|d8_4:46|d8_1:24|d1:28|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ016 =  CLK & !~PIN011;

-- Node name is '|d8_4:46|d8_1:25|d1:28|:9' = '|d8_4:46|d8_1:25|d1:28|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ018 =  CLK & !~PIN010;

-- Node name is '|d8_4:47|c4:26|~12~1' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ019);
  _EQ019 = !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:47|c4:26|~13~1' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ020);
  _EQ020 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:47|d8_1:23|d1:28|:9' = '|d8_4:47|d8_1:23|d1:28|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ022 =  CLK & !~PIN008;

-- Node name is '|d8_4:47|d8_1:24|d1:28|:9' = '|d8_4:47|d8_1:24|d1:28|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ024 =  CLK & !~PIN007;

-- Node name is '|d8_4:47|d8_1:25|d1:28|:9' = '|d8_4:47|d8_1:25|d1:28|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ026 =  CLK & !~PIN006;

-- Node name is '|d8_4:48|c4:26|~20~1' 
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ027);
  _EQ027 = !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:48|c4:26|~21~1' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ028);
  _EQ028 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ;

-- Node name is '|d8_4:48|d8_1:22|d1:28|:9' = '|d8_4:48|d8_1:22|d1:28|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ030 =  CLK & !~PIN002;

-- Node name is '|d8_4:48|d8_1:23|d1:28|:9' = '|d8_4:48|d8_1:23|d1:28|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ032 =  CLK & !~PIN005;

-- Node name is '|d8_4:48|d8_1:24|d1:28|:9' = '|d8_4:48|d8_1:24|d1:28|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( _EQ033,  _EQ034,  VCC,  VCC);
  _EQ033 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ034 =  CLK & !~PIN004;

-- Node name is '|d8_4:48|d8_1:25|d1:28|:9' = '|d8_4:48|d8_1:25|d1:28|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( _EQ035,  _EQ036,  VCC,  VCC);
  _EQ035 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;
  _EQ036 =  CLK & !~PIN003;

-- Node name is '|out8_8:24|out8_4:13|out:19|~8~1~3~2' 
-- Equation name is '_LC026', type is buried 
-- synthesized logic cell 
_LC026   = LCELL( _EQ037);
  _EQ037 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !_LC025 & !_LC039 & !_LC040 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !_LC015 & !_LC038 & !~PIN023 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC010 & !_LC013 & !_LC014 & !_LC035 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !_LC036 & !_LC037 & !~PIN024 & 
             !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC039 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !~PIN023 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC040 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:19|~8~1~3~3' 
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ038);
  _EQ038 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC025 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC010 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC014 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC036 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC038 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:19|~8~1~3~4' 
-- Equation name is '_LC028', type is buried 
-- synthesized logic cell 
_LC028   = LCELL( _EQ039);
  _EQ039 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC035 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !_LC037 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !~PIN024 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:19|~8~1~3~2' 
-- Equation name is '_LC029', type is buried 
-- synthesized logic cell 
_LC029   = LCELL( _EQ040);
  _EQ040 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !_LC025 & !_LC039 & !_LC040 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !_LC015 & !_LC038 & !~PIN023 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC010 & !_LC013 & !_LC014 & !_LC035 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC036 & !_LC037 & !~PIN024 & 
             !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !~PIN023 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC040 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:19|~8~1~3~3' 
-- Equation name is '_LC030', type is buried 
-- synthesized logic cell 
_LC030   = LCELL( _EQ041);
  _EQ041 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC025 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC036 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC038 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:19|~8~1~3~4' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ042);
  _EQ042 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC037 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !~PIN024 & !WQ;

-- Node name is '|d8_4:48|c4:26|~34~1~2' = '~PIN003' 
-- Equation name is '_LC024', location is LC024, type is output.
 ~PIN003 = LCELL( _EQ043);
  _EQ043 = !_LC019 & !_LC020;

-- Node name is '|d8_4:47|c4:26|~32~1~2' = '~PIN008' 
-- Equation name is '_LC023', location is LC023, type is output.
 ~PIN008 = LCELL( _EQ044);
  _EQ044 = !_LC017 & !_LC018;

-- Node name is '|d8_4:46|d8_1:25|d1:27|:9' = '~PIN020' 
-- Equation name is '~PIN020', location is LC048, type is output.
 ~PIN020 = DFF( _EQ045,  _EQ046,  VCC,  VCC);
  _EQ045 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ046 =  CLK & !~PIN010;

-- Node name is '|d8_4:45|d8_1:24|d1:27|:9' = '~PIN021' 
-- Equation name is '~PIN021', location is LC047, type is output.
 ~PIN021 = DFF( _EQ047,  _EQ048,  VCC,  VCC);
  _EQ047 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;
  _EQ048 =  CLK & !~PIN015;



Project Information                           d:\maxplus2\max2lib\lab5\res.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:17
   Fitter                                 00:00:53
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:01:11


Memory Allocated
-----------------

Peak memory allocated during compilation  = 7,579K
