

================================================================
== Vivado HLS Report for 'mac_header_add'
================================================================
* Date:           Wed Oct 14 13:19:45 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        macHeaderAdd_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.373|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    2|    2| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+-----+-----+-----+-----+----------+
        |                   |                |  Latency  |  Interval | Pipeline |
        |      Instance     |     Module     | min | max | min | max |   Type   |
        +-------------------+----------------+-----+-----+-----+-----+----------+
        |add_mac_header_U0  |add_mac_header  |    2|    2|    2|    2| function |
        |edit_len_field_U0  |edit_len_field  |    2|    2|    1|    1| function |
        +-------------------+----------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |       11|      -|     206|     165|
|Instance         |        -|      -|     773|    1134|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       11|      0|     979|    1299|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+-----+-----+
    |      Instance     |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+----------------+---------+-------+-----+-----+
    |add_mac_header_U0  |add_mac_header  |        0|      0|  380|  829|
    |edit_len_field_U0  |edit_len_field  |        0|      0|  393|  305|
    +-------------------+----------------+---------+-------+-----+-----+
    |Total              |                |        0|      0|  773| 1134|
    +-------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT | Depth| Bits| Size:D*B|
    +-------------------+---------+-----+-----+------+-----+---------+
    |dataFifo_V_U       |       11|  201|  137|    16|  185|     2960|
    |dataLenFifo_V_V_U  |        0|    5|   28|     4|   16|       64|
    +-------------------+---------+-----+-----+------+-----+---------+
    |Total              |       11|  206|  165|    20|  201|     3024|
    +-------------------+---------+-----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------+-----+-----+--------------+------------------+--------------+
|dataIn_TDATA      |  in |   64|     axis     |  dataIn_V_data_V |    pointer   |
|dataIn_TKEEP      |  in |    8|     axis     |  dataIn_V_keep_V |    pointer   |
|dataIn_TLAST      |  in |    1|     axis     |  dataIn_V_last_V |    pointer   |
|dataIn_TUSER      |  in |  112|     axis     |  dataIn_V_user_V |    pointer   |
|dataIn_TVALID     |  in |    1|     axis     |  dataIn_V_user_V |    pointer   |
|dataIn_TREADY     | out |    1|     axis     |  dataIn_V_user_V |    pointer   |
|dataOut_TDATA     | out |   64|     axis     | dataOut_V_data_V |    pointer   |
|dataOut_TKEEP     | out |    8|     axis     | dataOut_V_keep_V |    pointer   |
|dataOut_TLAST     | out |    1|     axis     | dataOut_V_last_V |    pointer   |
|dataOut_TUSER     | out |  112|     axis     | dataOut_V_user_V |    pointer   |
|dataOut_TVALID    | out |    1|     axis     | dataOut_V_user_V |    pointer   |
|dataOut_TREADY    |  in |    1|     axis     | dataOut_V_user_V |    pointer   |
|SrcMacAddress_V   |  in |   48|   ap_stable  |  SrcMacAddress_V |    scalar    |
|DestMacAddress_V  |  in |   48|   ap_stable  | DestMacAddress_V |    scalar    |
|ap_clk            |  in |    1| ap_ctrl_none |  mac_header_add  | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none |  mac_header_add  | return value |
+------------------+-----+-----+--------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.73>
ST_1 : Operation 8 [3/3] (4.73ns)   --->   "call fastcc void @add_mac_header(i64* %dataIn_V_data_V, i8* %dataIn_V_keep_V, i1* %dataIn_V_last_V, i112* %dataIn_V_user_V)" [src/mac_header_add/mac_header_add.cpp:259]   --->   Operation 8 'call' <Predicate = true> <Delay = 4.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [2/3] (0.00ns)   --->   "call fastcc void @add_mac_header(i64* %dataIn_V_data_V, i8* %dataIn_V_keep_V, i1* %dataIn_V_last_V, i112* %dataIn_V_user_V)" [src/mac_header_add/mac_header_add.cpp:259]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/3] (0.00ns)   --->   "call fastcc void @add_mac_header(i64* %dataIn_V_data_V, i8* %dataIn_V_keep_V, i1* %dataIn_V_last_V, i112* %dataIn_V_user_V)" [src/mac_header_add/mac_header_add.cpp:259]   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [3/3] (0.00ns)   --->   "call fastcc void @edit_len_field(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V)" [src/mac_header_add/mac_header_add.cpp:260]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 12 [2/3] (2.26ns)   --->   "call fastcc void @edit_len_field(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V)" [src/mac_header_add/mac_header_add.cpp:260]   --->   Operation 12 'call' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 13 [1/3] (0.00ns)   --->   "call fastcc void @edit_len_field(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V)" [src/mac_header_add/mac_header_add.cpp:260]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [src/mac_header_add/mac_header_add.cpp:242]   --->   Operation 14 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @dataFifo_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i185* @dataFifo_V, i185* @dataFifo_V)"   --->   Operation 15 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i185* @dataFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 17 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @dataLenFifo_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i16* @dataLenFifo_V_V, i16* @dataLenFifo_V_V)"   --->   Operation 17 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @dataLenFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dataIn_V_data_V), !map !138"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dataIn_V_keep_V), !map !142"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dataIn_V_last_V), !map !146"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i112* %dataIn_V_user_V), !map !150"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dataOut_V_data_V), !map !154"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dataOut_V_keep_V), !map !158"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dataOut_V_last_V), !map !162"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i112* %dataOut_V_user_V), !map !166"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48 %SrcMacAddress_V), !map !170"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48 %DestMacAddress_V), !map !176"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @mac_header_add_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/mac_header_add/mac_header_add.cpp:243]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %dataIn_V_data_V, i8* %dataIn_V_keep_V, i1* %dataIn_V_last_V, i112* %dataIn_V_user_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/mac_header_add/mac_header_add.cpp:245]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/mac_header_add/mac_header_add.cpp:246]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48 %SrcMacAddress_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/mac_header_add/mac_header_add.cpp:248]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48 %DestMacAddress_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/mac_header_add/mac_header_add.cpp:249]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [src/mac_header_add/mac_header_add.cpp:261]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ dataIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SrcMacAddress_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ DestMacAddress_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ mw_writeLast]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mw_prevWord_data_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mw_prevWord_keep_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dataFifo_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mw_state]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ headWord_data_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ headWord_keep_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ headWord_last_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dataLen_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dataLenW]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ srcMacAddress_V_r]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dataLenFifo_V_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ pkt_state]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dataLen_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10 (call                ) [ 00000000]
StgValue_13 (call                ) [ 00000000]
StgValue_14 (specdataflowpipeline) [ 00000000]
empty       (specchannel         ) [ 00000000]
StgValue_16 (specinterface       ) [ 00000000]
empty_17    (specchannel         ) [ 00000000]
StgValue_18 (specinterface       ) [ 00000000]
StgValue_19 (specbitsmap         ) [ 00000000]
StgValue_20 (specbitsmap         ) [ 00000000]
StgValue_21 (specbitsmap         ) [ 00000000]
StgValue_22 (specbitsmap         ) [ 00000000]
StgValue_23 (specbitsmap         ) [ 00000000]
StgValue_24 (specbitsmap         ) [ 00000000]
StgValue_25 (specbitsmap         ) [ 00000000]
StgValue_26 (specbitsmap         ) [ 00000000]
StgValue_27 (specbitsmap         ) [ 00000000]
StgValue_28 (specbitsmap         ) [ 00000000]
StgValue_29 (spectopmodule       ) [ 00000000]
StgValue_30 (specinterface       ) [ 00000000]
StgValue_31 (specinterface       ) [ 00000000]
StgValue_32 (specinterface       ) [ 00000000]
StgValue_33 (specinterface       ) [ 00000000]
StgValue_34 (specinterface       ) [ 00000000]
StgValue_35 (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dataIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataIn_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dataIn_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataIn_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dataOut_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dataOut_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dataOut_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dataOut_V_user_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="SrcMacAddress_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SrcMacAddress_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="DestMacAddress_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DestMacAddress_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mw_writeLast">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mw_writeLast"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mw_prevWord_data_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mw_prevWord_data_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mw_prevWord_keep_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mw_prevWord_keep_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dataFifo_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataFifo_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mw_state">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mw_state"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="headWord_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="headWord_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="headWord_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="headWord_keep_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="headWord_last_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="headWord_last_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dataLen_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataLen_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dataLenW">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataLenW"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="srcMacAddress_V_r">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcMacAddress_V_r"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dataLenFifo_V_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataLenFifo_V_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pkt_state">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkt_state"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dataLen_V_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataLen_V_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_mac_header"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edit_len_field"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataFifo_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataLenFifo_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_header_add_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="grp_add_mac_header_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="0" index="3" bw="1" slack="0"/>
<pin id="97" dir="0" index="4" bw="112" slack="0"/>
<pin id="98" dir="0" index="5" bw="1" slack="0"/>
<pin id="99" dir="0" index="6" bw="64" slack="0"/>
<pin id="100" dir="0" index="7" bw="8" slack="0"/>
<pin id="101" dir="0" index="8" bw="185" slack="0"/>
<pin id="102" dir="0" index="9" bw="2" slack="0"/>
<pin id="103" dir="0" index="10" bw="64" slack="0"/>
<pin id="104" dir="0" index="11" bw="8" slack="0"/>
<pin id="105" dir="0" index="12" bw="1" slack="0"/>
<pin id="106" dir="0" index="13" bw="16" slack="0"/>
<pin id="107" dir="0" index="14" bw="1" slack="0"/>
<pin id="108" dir="0" index="15" bw="48" slack="0"/>
<pin id="109" dir="0" index="16" bw="16" slack="0"/>
<pin id="110" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_8/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_edit_len_field_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="0" index="3" bw="1" slack="0"/>
<pin id="133" dir="0" index="4" bw="112" slack="0"/>
<pin id="134" dir="0" index="5" bw="2" slack="0"/>
<pin id="135" dir="0" index="6" bw="16" slack="0"/>
<pin id="136" dir="0" index="7" bw="185" slack="0"/>
<pin id="137" dir="0" index="8" bw="16" slack="0"/>
<pin id="138" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="92" pin=5"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="92" pin=7"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="92" pin=8"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="92" pin=9"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="92" pin=10"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="92" pin=11"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="92" pin=12"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="92" pin=13"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="92" pin=14"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="92" pin=15"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="92" pin=16"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="128" pin=6"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="128" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataOut_V_data_V | {6 }
	Port: dataOut_V_keep_V | {6 }
	Port: dataOut_V_last_V | {6 }
	Port: dataOut_V_user_V | {6 }
	Port: mw_writeLast | {2 }
	Port: mw_prevWord_data_V | {2 }
	Port: mw_prevWord_keep_V | {1 }
	Port: dataFifo_V | {2 3 }
	Port: mw_state | {2 }
	Port: headWord_data_V | {2 }
	Port: headWord_keep_V | {2 }
	Port: headWord_last_V | {2 }
	Port: dataLen_V | {1 }
	Port: dataLenW | {2 }
	Port: srcMacAddress_V_r | {2 }
	Port: dataLenFifo_V_V | {2 3 }
	Port: pkt_state | {4 }
	Port: dataLen_V_1 | {4 }
 - Input state : 
	Port: mac_header_add : dataIn_V_data_V | {1 2 }
	Port: mac_header_add : dataIn_V_keep_V | {1 2 }
	Port: mac_header_add : dataIn_V_last_V | {1 2 }
	Port: mac_header_add : dataIn_V_user_V | {1 2 }
	Port: mac_header_add : mw_writeLast | {1 }
	Port: mac_header_add : mw_prevWord_data_V | {2 }
	Port: mac_header_add : mw_prevWord_keep_V | {1 }
	Port: mac_header_add : dataFifo_V | {4 }
	Port: mac_header_add : mw_state | {1 }
	Port: mac_header_add : headWord_data_V | {2 }
	Port: mac_header_add : headWord_keep_V | {1 }
	Port: mac_header_add : headWord_last_V | {1 }
	Port: mac_header_add : dataLen_V | {1 }
	Port: mac_header_add : dataLenW | {1 }
	Port: mac_header_add : srcMacAddress_V_r | {3 }
	Port: mac_header_add : dataLenFifo_V_V | {4 }
	Port: mac_header_add : pkt_state | {4 }
	Port: mac_header_add : dataLen_V_1 | {4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   call   |  grp_add_mac_header_fu_92 |  8.7675 |   307   |   449   |
|          | grp_edit_len_field_fu_128 |  1.9205 |   266   |    65   |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  10.688 |   573   |   514   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   10   |   573  |   514  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   573  |   514  |
+-----------+--------+--------+--------+
