.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SS */
.set SS__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set SS__0__MASK, 0x40
.set SS__0__PC, CYREG_PRT1_PC6
.set SS__0__PORT, 1
.set SS__0__SHIFT, 6
.set SS__AG, CYREG_PRT1_AG
.set SS__AMUX, CYREG_PRT1_AMUX
.set SS__BIE, CYREG_PRT1_BIE
.set SS__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SS__BYP, CYREG_PRT1_BYP
.set SS__CTL, CYREG_PRT1_CTL
.set SS__DM0, CYREG_PRT1_DM0
.set SS__DM1, CYREG_PRT1_DM1
.set SS__DM2, CYREG_PRT1_DM2
.set SS__DR, CYREG_PRT1_DR
.set SS__INP_DIS, CYREG_PRT1_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SS__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SS__LCD_EN, CYREG_PRT1_LCD_EN
.set SS__MASK, 0x40
.set SS__PORT, 1
.set SS__PRT, CYREG_PRT1_PRT
.set SS__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SS__PS, CYREG_PRT1_PS
.set SS__SHIFT, 6
.set SS__SLW, CYREG_PRT1_SLW

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set MISO__0__MASK, 0x10
.set MISO__0__PC, CYREG_PRT1_PC4
.set MISO__0__PORT, 1
.set MISO__0__SHIFT, 4
.set MISO__AG, CYREG_PRT1_AG
.set MISO__AMUX, CYREG_PRT1_AMUX
.set MISO__BIE, CYREG_PRT1_BIE
.set MISO__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MISO__BYP, CYREG_PRT1_BYP
.set MISO__CTL, CYREG_PRT1_CTL
.set MISO__DM0, CYREG_PRT1_DM0
.set MISO__DM1, CYREG_PRT1_DM1
.set MISO__DM2, CYREG_PRT1_DM2
.set MISO__DR, CYREG_PRT1_DR
.set MISO__INP_DIS, CYREG_PRT1_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MISO__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT1_LCD_EN
.set MISO__MASK, 0x10
.set MISO__PORT, 1
.set MISO__PRT, CYREG_PRT1_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MISO__PS, CYREG_PRT1_PS
.set MISO__SHIFT, 4
.set MISO__SLW, CYREG_PRT1_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set MOSI__0__MASK, 0x20
.set MOSI__0__PC, CYREG_PRT1_PC5
.set MOSI__0__PORT, 1
.set MOSI__0__SHIFT, 5
.set MOSI__AG, CYREG_PRT1_AG
.set MOSI__AMUX, CYREG_PRT1_AMUX
.set MOSI__BIE, CYREG_PRT1_BIE
.set MOSI__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MOSI__BYP, CYREG_PRT1_BYP
.set MOSI__CTL, CYREG_PRT1_CTL
.set MOSI__DM0, CYREG_PRT1_DM0
.set MOSI__DM1, CYREG_PRT1_DM1
.set MOSI__DM2, CYREG_PRT1_DM2
.set MOSI__DR, CYREG_PRT1_DR
.set MOSI__INP_DIS, CYREG_PRT1_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MOSI__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT1_LCD_EN
.set MOSI__MASK, 0x20
.set MOSI__PORT, 1
.set MOSI__PRT, CYREG_PRT1_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MOSI__PS, CYREG_PRT1_PS
.set MOSI__SHIFT, 5
.set MOSI__SLW, CYREG_PRT1_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCLK__0__MASK, 0x01
.set SCLK__0__PC, CYREG_PRT12_PC0
.set SCLK__0__PORT, 12
.set SCLK__0__SHIFT, 0
.set SCLK__AG, CYREG_PRT12_AG
.set SCLK__BIE, CYREG_PRT12_BIE
.set SCLK__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCLK__BYP, CYREG_PRT12_BYP
.set SCLK__DM0, CYREG_PRT12_DM0
.set SCLK__DM1, CYREG_PRT12_DM1
.set SCLK__DM2, CYREG_PRT12_DM2
.set SCLK__DR, CYREG_PRT12_DR
.set SCLK__INP_DIS, CYREG_PRT12_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCLK__MASK, 0x01
.set SCLK__PORT, 12
.set SCLK__PRT, CYREG_PRT12_PRT
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCLK__PS, CYREG_PRT12_PS
.set SCLK__SHIFT, 0
.set SCLK__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCLK__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCLK__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCLK__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCLK__SLW, CYREG_PRT12_SLW

/* SPIM_BSPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB09_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB09_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB09_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB09_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB09_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB09_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB09_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB09_F1
.set SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB08_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB08_ST

/* SPIM_RxInternalInterrupt */
.set SPIM_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_RxInternalInterrupt__INTC_MASK, 0x02
.set SPIM_RxInternalInterrupt__INTC_NUMBER, 1
.set SPIM_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIM_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set SPIM_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIM_TxInternalInterrupt */
.set SPIM_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_TxInternalInterrupt__INTC_MASK, 0x04
.set SPIM_TxInternalInterrupt__INTC_NUMBER, 2
.set SPIM_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIM_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set SPIM_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_arb_int */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Dm */
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_Dp */
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x08
.set USBUART_ep_1__INTC_NUMBER, 3
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x10
.set USBUART_ep_2__INTC_NUMBER, 4
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x20
.set USBUART_ep_3__INTC_NUMBER, 5
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ord_int */
.set USBUART_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ord_int__INTC_MASK, 0x2000000
.set USBUART_ord_int__INTC_NUMBER, 25
.set USBUART_ord_int__INTC_PRIOR_NUM, 7
.set USBUART_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBUART_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_USB */
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Ready_Pin */
.set Ready_Pin__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Ready_Pin__0__MASK, 0x80
.set Ready_Pin__0__PC, CYREG_PRT1_PC7
.set Ready_Pin__0__PORT, 1
.set Ready_Pin__0__SHIFT, 7
.set Ready_Pin__AG, CYREG_PRT1_AG
.set Ready_Pin__AMUX, CYREG_PRT1_AMUX
.set Ready_Pin__BIE, CYREG_PRT1_BIE
.set Ready_Pin__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Ready_Pin__BYP, CYREG_PRT1_BYP
.set Ready_Pin__CTL, CYREG_PRT1_CTL
.set Ready_Pin__DM0, CYREG_PRT1_DM0
.set Ready_Pin__DM1, CYREG_PRT1_DM1
.set Ready_Pin__DM2, CYREG_PRT1_DM2
.set Ready_Pin__DR, CYREG_PRT1_DR
.set Ready_Pin__INP_DIS, CYREG_PRT1_INP_DIS
.set Ready_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Ready_Pin__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Ready_Pin__LCD_EN, CYREG_PRT1_LCD_EN
.set Ready_Pin__MASK, 0x80
.set Ready_Pin__PORT, 1
.set Ready_Pin__PRT, CYREG_PRT1_PRT
.set Ready_Pin__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Ready_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Ready_Pin__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Ready_Pin__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Ready_Pin__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Ready_Pin__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Ready_Pin__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Ready_Pin__PS, CYREG_PRT1_PS
.set Ready_Pin__SHIFT, 7
.set Ready_Pin__SLW, CYREG_PRT1_SLW

/* SPI_Clock */
.set SPI_Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPI_Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPI_Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPI_Clock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_Clock__INDEX, 0x01
.set SPI_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_Clock__PM_ACT_MSK, 0x02
.set SPI_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_Clock__PM_STBY_MSK, 0x02

/* CapSense_1_BufCH0 */
.set CapSense_1_BufCH0__CFG0, CYREG_CAPSL_CFG0
.set CapSense_1_BufCH0__CFG1, CYREG_CAPSL_CFG1
.set CapSense_1_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_1_BufCH0__PM_ACT_MSK, 0x10
.set CapSense_1_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_1_BufCH0__PM_STBY_MSK, 0x10

/* CapSense_1_ClockGen */
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_1_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set CapSense_1_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B0_UDB09_CTL
.set CapSense_1_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set CapSense_1_ClockGen_ScanSpeed__COUNT_REG, CYREG_B0_UDB09_CTL
.set CapSense_1_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set CapSense_1_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CapSense_1_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CapSense_1_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B0_UDB09_MSK
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__0__POS, 0
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__1__POS, 1
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__2__POS, 2
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__4__MASK, 0x10
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__4__POS, 4
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__COUNT_REG, CYREG_B1_UDB11_CTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__MASK, 0x17
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set CapSense_1_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_REG, CYREG_B0_UDB08_A0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__A1_REG, CYREG_B0_UDB08_A1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_REG, CYREG_B0_UDB08_D0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__D1_REG, CYREG_B0_UDB08_D1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_REG, CYREG_B0_UDB08_F0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__F1_REG, CYREG_B0_UDB08_F1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL

/* CapSense_1_CmodCH0 */
.set CapSense_1_CmodCH0__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set CapSense_1_CmodCH0__0__MASK, 0x01
.set CapSense_1_CmodCH0__0__PC, CYREG_PRT2_PC0
.set CapSense_1_CmodCH0__0__PORT, 2
.set CapSense_1_CmodCH0__0__SHIFT, 0
.set CapSense_1_CmodCH0__AG, CYREG_PRT2_AG
.set CapSense_1_CmodCH0__AMUX, CYREG_PRT2_AMUX
.set CapSense_1_CmodCH0__BIE, CYREG_PRT2_BIE
.set CapSense_1_CmodCH0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_1_CmodCH0__BYP, CYREG_PRT2_BYP
.set CapSense_1_CmodCH0__Cmod_CH0__INTTYPE, CYREG_PICU2_INTTYPE0
.set CapSense_1_CmodCH0__Cmod_CH0__MASK, 0x01
.set CapSense_1_CmodCH0__Cmod_CH0__PC, CYREG_PRT2_PC0
.set CapSense_1_CmodCH0__Cmod_CH0__PORT, 2
.set CapSense_1_CmodCH0__Cmod_CH0__SHIFT, 0
.set CapSense_1_CmodCH0__CTL, CYREG_PRT2_CTL
.set CapSense_1_CmodCH0__DM0, CYREG_PRT2_DM0
.set CapSense_1_CmodCH0__DM1, CYREG_PRT2_DM1
.set CapSense_1_CmodCH0__DM2, CYREG_PRT2_DM2
.set CapSense_1_CmodCH0__DR, CYREG_PRT2_DR
.set CapSense_1_CmodCH0__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_1_CmodCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CapSense_1_CmodCH0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_1_CmodCH0__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_1_CmodCH0__MASK, 0x01
.set CapSense_1_CmodCH0__PORT, 2
.set CapSense_1_CmodCH0__PRT, CYREG_PRT2_PRT
.set CapSense_1_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_1_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_1_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_1_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_1_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_1_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_1_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_1_CmodCH0__PS, CYREG_PRT2_PS
.set CapSense_1_CmodCH0__SHIFT, 0
.set CapSense_1_CmodCH0__SLW, CYREG_PRT2_SLW

/* CapSense_1_CompCH0_ctComp */
.set CapSense_1_CompCH0_ctComp__CLK, CYREG_CMP0_CLK
.set CapSense_1_CompCH0_ctComp__CMP_MASK, 0x01
.set CapSense_1_CompCH0_ctComp__CMP_NUMBER, 0
.set CapSense_1_CompCH0_ctComp__CR, CYREG_CMP0_CR
.set CapSense_1_CompCH0_ctComp__LUT__CR, CYREG_LUT0_CR
.set CapSense_1_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_1_CompCH0_ctComp__LUT__MSK_MASK, 0x01
.set CapSense_1_CompCH0_ctComp__LUT__MSK_SHIFT, 0
.set CapSense_1_CompCH0_ctComp__LUT__MX, CYREG_LUT0_MX
.set CapSense_1_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_1_CompCH0_ctComp__LUT__SR_MASK, 0x01
.set CapSense_1_CompCH0_ctComp__LUT__SR_SHIFT, 0
.set CapSense_1_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_1_CompCH0_ctComp__PM_ACT_MSK, 0x01
.set CapSense_1_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_1_CompCH0_ctComp__PM_STBY_MSK, 0x01
.set CapSense_1_CompCH0_ctComp__SW0, CYREG_CMP0_SW0
.set CapSense_1_CompCH0_ctComp__SW2, CYREG_CMP0_SW2
.set CapSense_1_CompCH0_ctComp__SW3, CYREG_CMP0_SW3
.set CapSense_1_CompCH0_ctComp__SW4, CYREG_CMP0_SW4
.set CapSense_1_CompCH0_ctComp__SW6, CYREG_CMP0_SW6
.set CapSense_1_CompCH0_ctComp__TR0, CYREG_CMP0_TR0
.set CapSense_1_CompCH0_ctComp__TR1, CYREG_CMP0_TR1
.set CapSense_1_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set CapSense_1_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set CapSense_1_CompCH0_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set CapSense_1_CompCH0_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set CapSense_1_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_1_CompCH0_ctComp__WRK_MASK, 0x01
.set CapSense_1_CompCH0_ctComp__WRK_SHIFT, 0

/* CapSense_1_IdacCH0_viDAC8 */
.set CapSense_1_IdacCH0_viDAC8__CR0, CYREG_DAC0_CR0
.set CapSense_1_IdacCH0_viDAC8__CR1, CYREG_DAC0_CR1
.set CapSense_1_IdacCH0_viDAC8__D, CYREG_DAC0_D
.set CapSense_1_IdacCH0_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_1_IdacCH0_viDAC8__PM_ACT_MSK, 0x01
.set CapSense_1_IdacCH0_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_1_IdacCH0_viDAC8__PM_STBY_MSK, 0x01
.set CapSense_1_IdacCH0_viDAC8__STROBE, CYREG_DAC0_STROBE
.set CapSense_1_IdacCH0_viDAC8__SW0, CYREG_DAC0_SW0
.set CapSense_1_IdacCH0_viDAC8__SW2, CYREG_DAC0_SW2
.set CapSense_1_IdacCH0_viDAC8__SW3, CYREG_DAC0_SW3
.set CapSense_1_IdacCH0_viDAC8__SW4, CYREG_DAC0_SW4
.set CapSense_1_IdacCH0_viDAC8__TR, CYREG_DAC0_TR
.set CapSense_1_IdacCH0_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set CapSense_1_IdacCH0_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set CapSense_1_IdacCH0_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set CapSense_1_IdacCH0_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set CapSense_1_IdacCH0_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set CapSense_1_IdacCH0_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set CapSense_1_IdacCH0_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set CapSense_1_IdacCH0_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set CapSense_1_IdacCH0_viDAC8__TST, CYREG_DAC0_TST

/* CapSense_1_IntClock */
.set CapSense_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CapSense_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CapSense_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CapSense_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CapSense_1_IntClock__INDEX, 0x00
.set CapSense_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CapSense_1_IntClock__PM_ACT_MSK, 0x01
.set CapSense_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CapSense_1_IntClock__PM_STBY_MSK, 0x01

/* CapSense_1_IsrCH0 */
.set CapSense_1_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_1_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_1_IsrCH0__INTC_MASK, 0x01
.set CapSense_1_IsrCH0__INTC_NUMBER, 0
.set CapSense_1_IsrCH0__INTC_PRIOR_NUM, 7
.set CapSense_1_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set CapSense_1_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_1_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CapSense_1_MeasureCH0 */
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B1_UDB10_A0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B1_UDB10_A1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B1_UDB10_D0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B1_UDB10_D1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set CapSense_1_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B1_UDB10_F0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B1_UDB10_F1
.set CapSense_1_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set CapSense_1_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B1_UDB11_A0
.set CapSense_1_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B1_UDB11_A1
.set CapSense_1_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set CapSense_1_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B1_UDB11_D0
.set CapSense_1_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B1_UDB11_D1
.set CapSense_1_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set CapSense_1_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set CapSense_1_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B1_UDB11_F0
.set CapSense_1_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B1_UDB11_F1
.set CapSense_1_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set CapSense_1_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL

/* CapSense_1_PortCH0 */
.set CapSense_1_PortCH0__0__AG, CYREG_PRT2_AG
.set CapSense_1_PortCH0__0__AMUX, CYREG_PRT2_AMUX
.set CapSense_1_PortCH0__0__BIE, CYREG_PRT2_BIE
.set CapSense_1_PortCH0__0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_1_PortCH0__0__BYP, CYREG_PRT2_BYP
.set CapSense_1_PortCH0__0__CTL, CYREG_PRT2_CTL
.set CapSense_1_PortCH0__0__DM0, CYREG_PRT2_DM0
.set CapSense_1_PortCH0__0__DM1, CYREG_PRT2_DM1
.set CapSense_1_PortCH0__0__DM2, CYREG_PRT2_DM2
.set CapSense_1_PortCH0__0__DR, CYREG_PRT2_DR
.set CapSense_1_PortCH0__0__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_1_PortCH0__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set CapSense_1_PortCH0__0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_1_PortCH0__0__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_1_PortCH0__0__MASK, 0x40
.set CapSense_1_PortCH0__0__PC, CYREG_PRT2_PC6
.set CapSense_1_PortCH0__0__PORT, 2
.set CapSense_1_PortCH0__0__PRT, CYREG_PRT2_PRT
.set CapSense_1_PortCH0__0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_1_PortCH0__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_1_PortCH0__0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_1_PortCH0__0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_1_PortCH0__0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_1_PortCH0__0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_1_PortCH0__0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_1_PortCH0__0__PS, CYREG_PRT2_PS
.set CapSense_1_PortCH0__0__SHIFT, 6
.set CapSense_1_PortCH0__0__SLW, CYREG_PRT2_SLW
.set CapSense_1_PortCH0__1__AG, CYREG_PRT2_AG
.set CapSense_1_PortCH0__1__AMUX, CYREG_PRT2_AMUX
.set CapSense_1_PortCH0__1__BIE, CYREG_PRT2_BIE
.set CapSense_1_PortCH0__1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_1_PortCH0__1__BYP, CYREG_PRT2_BYP
.set CapSense_1_PortCH0__1__CTL, CYREG_PRT2_CTL
.set CapSense_1_PortCH0__1__DM0, CYREG_PRT2_DM0
.set CapSense_1_PortCH0__1__DM1, CYREG_PRT2_DM1
.set CapSense_1_PortCH0__1__DM2, CYREG_PRT2_DM2
.set CapSense_1_PortCH0__1__DR, CYREG_PRT2_DR
.set CapSense_1_PortCH0__1__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_1_PortCH0__1__INTTYPE, CYREG_PICU2_INTTYPE7
.set CapSense_1_PortCH0__1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_1_PortCH0__1__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_1_PortCH0__1__MASK, 0x80
.set CapSense_1_PortCH0__1__PC, CYREG_PRT2_PC7
.set CapSense_1_PortCH0__1__PORT, 2
.set CapSense_1_PortCH0__1__PRT, CYREG_PRT2_PRT
.set CapSense_1_PortCH0__1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_1_PortCH0__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_1_PortCH0__1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_1_PortCH0__1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_1_PortCH0__1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_1_PortCH0__1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_1_PortCH0__1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_1_PortCH0__1__PS, CYREG_PRT2_PS
.set CapSense_1_PortCH0__1__SHIFT, 7
.set CapSense_1_PortCH0__1__SLW, CYREG_PRT2_SLW
.set CapSense_1_PortCH0__10__AG, CYREG_PRT2_AG
.set CapSense_1_PortCH0__10__AMUX, CYREG_PRT2_AMUX
.set CapSense_1_PortCH0__10__BIE, CYREG_PRT2_BIE
.set CapSense_1_PortCH0__10__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_1_PortCH0__10__BYP, CYREG_PRT2_BYP
.set CapSense_1_PortCH0__10__CTL, CYREG_PRT2_CTL
.set CapSense_1_PortCH0__10__DM0, CYREG_PRT2_DM0
.set CapSense_1_PortCH0__10__DM1, CYREG_PRT2_DM1
.set CapSense_1_PortCH0__10__DM2, CYREG_PRT2_DM2
.set CapSense_1_PortCH0__10__DR, CYREG_PRT2_DR
.set CapSense_1_PortCH0__10__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_1_PortCH0__10__INTTYPE, CYREG_PICU2_INTTYPE4
.set CapSense_1_PortCH0__10__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_1_PortCH0__10__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_1_PortCH0__10__MASK, 0x10
.set CapSense_1_PortCH0__10__PC, CYREG_PRT2_PC4
.set CapSense_1_PortCH0__10__PORT, 2
.set CapSense_1_PortCH0__10__PRT, CYREG_PRT2_PRT
.set CapSense_1_PortCH0__10__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_1_PortCH0__10__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_1_PortCH0__10__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_1_PortCH0__10__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_1_PortCH0__10__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_1_PortCH0__10__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_1_PortCH0__10__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_1_PortCH0__10__PS, CYREG_PRT2_PS
.set CapSense_1_PortCH0__10__SHIFT, 4
.set CapSense_1_PortCH0__10__SLW, CYREG_PRT2_SLW
.set CapSense_1_PortCH0__11__AG, CYREG_PRT15_AG
.set CapSense_1_PortCH0__11__AMUX, CYREG_PRT15_AMUX
.set CapSense_1_PortCH0__11__BIE, CYREG_PRT15_BIE
.set CapSense_1_PortCH0__11__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CapSense_1_PortCH0__11__BYP, CYREG_PRT15_BYP
.set CapSense_1_PortCH0__11__CTL, CYREG_PRT15_CTL
.set CapSense_1_PortCH0__11__DM0, CYREG_PRT15_DM0
.set CapSense_1_PortCH0__11__DM1, CYREG_PRT15_DM1
.set CapSense_1_PortCH0__11__DM2, CYREG_PRT15_DM2
.set CapSense_1_PortCH0__11__DR, CYREG_PRT15_DR
.set CapSense_1_PortCH0__11__INP_DIS, CYREG_PRT15_INP_DIS
.set CapSense_1_PortCH0__11__INTTYPE, CYREG_PICU15_INTTYPE2
.set CapSense_1_PortCH0__11__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CapSense_1_PortCH0__11__LCD_EN, CYREG_PRT15_LCD_EN
.set CapSense_1_PortCH0__11__MASK, 0x04
.set CapSense_1_PortCH0__11__PC, CYREG_IO_PC_PRT15_PC2
.set CapSense_1_PortCH0__11__PORT, 15
.set CapSense_1_PortCH0__11__PRT, CYREG_PRT15_PRT
.set CapSense_1_PortCH0__11__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CapSense_1_PortCH0__11__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CapSense_1_PortCH0__11__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CapSense_1_PortCH0__11__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CapSense_1_PortCH0__11__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CapSense_1_PortCH0__11__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CapSense_1_PortCH0__11__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CapSense_1_PortCH0__11__PS, CYREG_PRT15_PS
.set CapSense_1_PortCH0__11__SHIFT, 2
.set CapSense_1_PortCH0__11__SLW, CYREG_PRT15_SLW
.set CapSense_1_PortCH0__12__AG, CYREG_PRT15_AG
.set CapSense_1_PortCH0__12__AMUX, CYREG_PRT15_AMUX
.set CapSense_1_PortCH0__12__BIE, CYREG_PRT15_BIE
.set CapSense_1_PortCH0__12__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CapSense_1_PortCH0__12__BYP, CYREG_PRT15_BYP
.set CapSense_1_PortCH0__12__CTL, CYREG_PRT15_CTL
.set CapSense_1_PortCH0__12__DM0, CYREG_PRT15_DM0
.set CapSense_1_PortCH0__12__DM1, CYREG_PRT15_DM1
.set CapSense_1_PortCH0__12__DM2, CYREG_PRT15_DM2
.set CapSense_1_PortCH0__12__DR, CYREG_PRT15_DR
.set CapSense_1_PortCH0__12__INP_DIS, CYREG_PRT15_INP_DIS
.set CapSense_1_PortCH0__12__INTTYPE, CYREG_PICU15_INTTYPE1
.set CapSense_1_PortCH0__12__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CapSense_1_PortCH0__12__LCD_EN, CYREG_PRT15_LCD_EN
.set CapSense_1_PortCH0__12__MASK, 0x02
.set CapSense_1_PortCH0__12__PC, CYREG_IO_PC_PRT15_PC1
.set CapSense_1_PortCH0__12__PORT, 15
.set CapSense_1_PortCH0__12__PRT, CYREG_PRT15_PRT
.set CapSense_1_PortCH0__12__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CapSense_1_PortCH0__12__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CapSense_1_PortCH0__12__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CapSense_1_PortCH0__12__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CapSense_1_PortCH0__12__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CapSense_1_PortCH0__12__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CapSense_1_PortCH0__12__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CapSense_1_PortCH0__12__PS, CYREG_PRT15_PS
.set CapSense_1_PortCH0__12__SHIFT, 1
.set CapSense_1_PortCH0__12__SLW, CYREG_PRT15_SLW
.set CapSense_1_PortCH0__13__AG, CYREG_PRT15_AG
.set CapSense_1_PortCH0__13__AMUX, CYREG_PRT15_AMUX
.set CapSense_1_PortCH0__13__BIE, CYREG_PRT15_BIE
.set CapSense_1_PortCH0__13__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CapSense_1_PortCH0__13__BYP, CYREG_PRT15_BYP
.set CapSense_1_PortCH0__13__CTL, CYREG_PRT15_CTL
.set CapSense_1_PortCH0__13__DM0, CYREG_PRT15_DM0
.set CapSense_1_PortCH0__13__DM1, CYREG_PRT15_DM1
.set CapSense_1_PortCH0__13__DM2, CYREG_PRT15_DM2
.set CapSense_1_PortCH0__13__DR, CYREG_PRT15_DR
.set CapSense_1_PortCH0__13__INP_DIS, CYREG_PRT15_INP_DIS
.set CapSense_1_PortCH0__13__INTTYPE, CYREG_PICU15_INTTYPE0
.set CapSense_1_PortCH0__13__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CapSense_1_PortCH0__13__LCD_EN, CYREG_PRT15_LCD_EN
.set CapSense_1_PortCH0__13__MASK, 0x01
.set CapSense_1_PortCH0__13__PC, CYREG_IO_PC_PRT15_PC0
.set CapSense_1_PortCH0__13__PORT, 15
.set CapSense_1_PortCH0__13__PRT, CYREG_PRT15_PRT
.set CapSense_1_PortCH0__13__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CapSense_1_PortCH0__13__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CapSense_1_PortCH0__13__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CapSense_1_PortCH0__13__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CapSense_1_PortCH0__13__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CapSense_1_PortCH0__13__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CapSense_1_PortCH0__13__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CapSense_1_PortCH0__13__PS, CYREG_PRT15_PS
.set CapSense_1_PortCH0__13__SHIFT, 0
.set CapSense_1_PortCH0__13__SLW, CYREG_PRT15_SLW
.set CapSense_1_PortCH0__14__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__14__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__14__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__14__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__14__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__14__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__14__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__14__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__14__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__14__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__14__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__14__INTTYPE, CYREG_PICU3_INTTYPE7
.set CapSense_1_PortCH0__14__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__14__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__14__MASK, 0x80
.set CapSense_1_PortCH0__14__PC, CYREG_PRT3_PC7
.set CapSense_1_PortCH0__14__PORT, 3
.set CapSense_1_PortCH0__14__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__14__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__14__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__14__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__14__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__14__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__14__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__14__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__14__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__14__SHIFT, 7
.set CapSense_1_PortCH0__14__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__15__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__15__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__15__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__15__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__15__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__15__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__15__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__15__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__15__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__15__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__15__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__15__INTTYPE, CYREG_PICU3_INTTYPE6
.set CapSense_1_PortCH0__15__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__15__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__15__MASK, 0x40
.set CapSense_1_PortCH0__15__PC, CYREG_PRT3_PC6
.set CapSense_1_PortCH0__15__PORT, 3
.set CapSense_1_PortCH0__15__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__15__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__15__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__15__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__15__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__15__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__15__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__15__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__15__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__15__SHIFT, 6
.set CapSense_1_PortCH0__15__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__16__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__16__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__16__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__16__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__16__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__16__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__16__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__16__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__16__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__16__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__16__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__16__INTTYPE, CYREG_PICU3_INTTYPE5
.set CapSense_1_PortCH0__16__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__16__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__16__MASK, 0x20
.set CapSense_1_PortCH0__16__PC, CYREG_PRT3_PC5
.set CapSense_1_PortCH0__16__PORT, 3
.set CapSense_1_PortCH0__16__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__16__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__16__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__16__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__16__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__16__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__16__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__16__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__16__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__16__SHIFT, 5
.set CapSense_1_PortCH0__16__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__17__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__17__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__17__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__17__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__17__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__17__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__17__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__17__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__17__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__17__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__17__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__17__INTTYPE, CYREG_PICU3_INTTYPE4
.set CapSense_1_PortCH0__17__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__17__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__17__MASK, 0x10
.set CapSense_1_PortCH0__17__PC, CYREG_PRT3_PC4
.set CapSense_1_PortCH0__17__PORT, 3
.set CapSense_1_PortCH0__17__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__17__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__17__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__17__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__17__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__17__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__17__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__17__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__17__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__17__SHIFT, 4
.set CapSense_1_PortCH0__17__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__18__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__18__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__18__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__18__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__18__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__18__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__18__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__18__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__18__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__18__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__18__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__18__INTTYPE, CYREG_PICU3_INTTYPE3
.set CapSense_1_PortCH0__18__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__18__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__18__MASK, 0x08
.set CapSense_1_PortCH0__18__PC, CYREG_PRT3_PC3
.set CapSense_1_PortCH0__18__PORT, 3
.set CapSense_1_PortCH0__18__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__18__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__18__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__18__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__18__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__18__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__18__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__18__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__18__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__18__SHIFT, 3
.set CapSense_1_PortCH0__18__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__19__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__19__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__19__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__19__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__19__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__19__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__19__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__19__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__19__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__19__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__19__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__19__INTTYPE, CYREG_PICU3_INTTYPE1
.set CapSense_1_PortCH0__19__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__19__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__19__MASK, 0x02
.set CapSense_1_PortCH0__19__PC, CYREG_PRT3_PC1
.set CapSense_1_PortCH0__19__PORT, 3
.set CapSense_1_PortCH0__19__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__19__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__19__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__19__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__19__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__19__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__19__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__19__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__19__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__19__SHIFT, 1
.set CapSense_1_PortCH0__19__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__2__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__2__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__2__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__2__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__2__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__2__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__2__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__2__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__2__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__2__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__2__INTTYPE, CYREG_PICU0_INTTYPE7
.set CapSense_1_PortCH0__2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__2__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__2__MASK, 0x80
.set CapSense_1_PortCH0__2__PC, CYREG_PRT0_PC7
.set CapSense_1_PortCH0__2__PORT, 0
.set CapSense_1_PortCH0__2__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__2__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__2__SHIFT, 7
.set CapSense_1_PortCH0__2__SLW, CYREG_PRT0_SLW
.set CapSense_1_PortCH0__20__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__20__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__20__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__20__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__20__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__20__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__20__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__20__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__20__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__20__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__20__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__20__INTTYPE, CYREG_PICU3_INTTYPE0
.set CapSense_1_PortCH0__20__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__20__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__20__MASK, 0x01
.set CapSense_1_PortCH0__20__PC, CYREG_PRT3_PC0
.set CapSense_1_PortCH0__20__PORT, 3
.set CapSense_1_PortCH0__20__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__20__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__20__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__20__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__20__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__20__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__20__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__20__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__20__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__20__SHIFT, 0
.set CapSense_1_PortCH0__20__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__21__AG, CYREG_PRT2_AG
.set CapSense_1_PortCH0__21__AMUX, CYREG_PRT2_AMUX
.set CapSense_1_PortCH0__21__BIE, CYREG_PRT2_BIE
.set CapSense_1_PortCH0__21__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_1_PortCH0__21__BYP, CYREG_PRT2_BYP
.set CapSense_1_PortCH0__21__CTL, CYREG_PRT2_CTL
.set CapSense_1_PortCH0__21__DM0, CYREG_PRT2_DM0
.set CapSense_1_PortCH0__21__DM1, CYREG_PRT2_DM1
.set CapSense_1_PortCH0__21__DM2, CYREG_PRT2_DM2
.set CapSense_1_PortCH0__21__DR, CYREG_PRT2_DR
.set CapSense_1_PortCH0__21__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_1_PortCH0__21__INTTYPE, CYREG_PICU2_INTTYPE5
.set CapSense_1_PortCH0__21__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_1_PortCH0__21__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_1_PortCH0__21__MASK, 0x20
.set CapSense_1_PortCH0__21__PC, CYREG_PRT2_PC5
.set CapSense_1_PortCH0__21__PORT, 2
.set CapSense_1_PortCH0__21__PRT, CYREG_PRT2_PRT
.set CapSense_1_PortCH0__21__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_1_PortCH0__21__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_1_PortCH0__21__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_1_PortCH0__21__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_1_PortCH0__21__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_1_PortCH0__21__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_1_PortCH0__21__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_1_PortCH0__21__PS, CYREG_PRT2_PS
.set CapSense_1_PortCH0__21__SHIFT, 5
.set CapSense_1_PortCH0__21__SLW, CYREG_PRT2_SLW
.set CapSense_1_PortCH0__3__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__3__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__3__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__3__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__3__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__3__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__3__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__3__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__3__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__3__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__3__INTTYPE, CYREG_PICU0_INTTYPE6
.set CapSense_1_PortCH0__3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__3__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__3__MASK, 0x40
.set CapSense_1_PortCH0__3__PC, CYREG_PRT0_PC6
.set CapSense_1_PortCH0__3__PORT, 0
.set CapSense_1_PortCH0__3__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__3__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__3__SHIFT, 6
.set CapSense_1_PortCH0__3__SLW, CYREG_PRT0_SLW
.set CapSense_1_PortCH0__4__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__4__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__4__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__4__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__4__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__4__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__4__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__4__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__4__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__4__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__4__INTTYPE, CYREG_PICU0_INTTYPE5
.set CapSense_1_PortCH0__4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__4__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__4__MASK, 0x20
.set CapSense_1_PortCH0__4__PC, CYREG_PRT0_PC5
.set CapSense_1_PortCH0__4__PORT, 0
.set CapSense_1_PortCH0__4__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__4__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__4__SHIFT, 5
.set CapSense_1_PortCH0__4__SLW, CYREG_PRT0_SLW
.set CapSense_1_PortCH0__5__AG, CYREG_PRT2_AG
.set CapSense_1_PortCH0__5__AMUX, CYREG_PRT2_AMUX
.set CapSense_1_PortCH0__5__BIE, CYREG_PRT2_BIE
.set CapSense_1_PortCH0__5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_1_PortCH0__5__BYP, CYREG_PRT2_BYP
.set CapSense_1_PortCH0__5__CTL, CYREG_PRT2_CTL
.set CapSense_1_PortCH0__5__DM0, CYREG_PRT2_DM0
.set CapSense_1_PortCH0__5__DM1, CYREG_PRT2_DM1
.set CapSense_1_PortCH0__5__DM2, CYREG_PRT2_DM2
.set CapSense_1_PortCH0__5__DR, CYREG_PRT2_DR
.set CapSense_1_PortCH0__5__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_1_PortCH0__5__INTTYPE, CYREG_PICU2_INTTYPE3
.set CapSense_1_PortCH0__5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_1_PortCH0__5__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_1_PortCH0__5__MASK, 0x08
.set CapSense_1_PortCH0__5__PC, CYREG_PRT2_PC3
.set CapSense_1_PortCH0__5__PORT, 2
.set CapSense_1_PortCH0__5__PRT, CYREG_PRT2_PRT
.set CapSense_1_PortCH0__5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_1_PortCH0__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_1_PortCH0__5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_1_PortCH0__5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_1_PortCH0__5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_1_PortCH0__5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_1_PortCH0__5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_1_PortCH0__5__PS, CYREG_PRT2_PS
.set CapSense_1_PortCH0__5__SHIFT, 3
.set CapSense_1_PortCH0__5__SLW, CYREG_PRT2_SLW
.set CapSense_1_PortCH0__6__AG, CYREG_PRT2_AG
.set CapSense_1_PortCH0__6__AMUX, CYREG_PRT2_AMUX
.set CapSense_1_PortCH0__6__BIE, CYREG_PRT2_BIE
.set CapSense_1_PortCH0__6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_1_PortCH0__6__BYP, CYREG_PRT2_BYP
.set CapSense_1_PortCH0__6__CTL, CYREG_PRT2_CTL
.set CapSense_1_PortCH0__6__DM0, CYREG_PRT2_DM0
.set CapSense_1_PortCH0__6__DM1, CYREG_PRT2_DM1
.set CapSense_1_PortCH0__6__DM2, CYREG_PRT2_DM2
.set CapSense_1_PortCH0__6__DR, CYREG_PRT2_DR
.set CapSense_1_PortCH0__6__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_1_PortCH0__6__INTTYPE, CYREG_PICU2_INTTYPE2
.set CapSense_1_PortCH0__6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_1_PortCH0__6__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_1_PortCH0__6__MASK, 0x04
.set CapSense_1_PortCH0__6__PC, CYREG_PRT2_PC2
.set CapSense_1_PortCH0__6__PORT, 2
.set CapSense_1_PortCH0__6__PRT, CYREG_PRT2_PRT
.set CapSense_1_PortCH0__6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_1_PortCH0__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_1_PortCH0__6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_1_PortCH0__6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_1_PortCH0__6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_1_PortCH0__6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_1_PortCH0__6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_1_PortCH0__6__PS, CYREG_PRT2_PS
.set CapSense_1_PortCH0__6__SHIFT, 2
.set CapSense_1_PortCH0__6__SLW, CYREG_PRT2_SLW
.set CapSense_1_PortCH0__7__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__7__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__7__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__7__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__7__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__7__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__7__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__7__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__7__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__7__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__7__INTTYPE, CYREG_PICU0_INTTYPE1
.set CapSense_1_PortCH0__7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__7__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__7__MASK, 0x02
.set CapSense_1_PortCH0__7__PC, CYREG_PRT0_PC1
.set CapSense_1_PortCH0__7__PORT, 0
.set CapSense_1_PortCH0__7__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__7__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__7__SHIFT, 1
.set CapSense_1_PortCH0__7__SLW, CYREG_PRT0_SLW
.set CapSense_1_PortCH0__8__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__8__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__8__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__8__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__8__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__8__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__8__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__8__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__8__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__8__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__8__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__8__INTTYPE, CYREG_PICU0_INTTYPE0
.set CapSense_1_PortCH0__8__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__8__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__8__MASK, 0x01
.set CapSense_1_PortCH0__8__PC, CYREG_PRT0_PC0
.set CapSense_1_PortCH0__8__PORT, 0
.set CapSense_1_PortCH0__8__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__8__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__8__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__8__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__8__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__8__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__8__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__8__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__8__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__8__SHIFT, 0
.set CapSense_1_PortCH0__8__SLW, CYREG_PRT0_SLW
.set CapSense_1_PortCH0__9__AG, CYREG_PRT15_AG
.set CapSense_1_PortCH0__9__AMUX, CYREG_PRT15_AMUX
.set CapSense_1_PortCH0__9__BIE, CYREG_PRT15_BIE
.set CapSense_1_PortCH0__9__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CapSense_1_PortCH0__9__BYP, CYREG_PRT15_BYP
.set CapSense_1_PortCH0__9__CTL, CYREG_PRT15_CTL
.set CapSense_1_PortCH0__9__DM0, CYREG_PRT15_DM0
.set CapSense_1_PortCH0__9__DM1, CYREG_PRT15_DM1
.set CapSense_1_PortCH0__9__DM2, CYREG_PRT15_DM2
.set CapSense_1_PortCH0__9__DR, CYREG_PRT15_DR
.set CapSense_1_PortCH0__9__INP_DIS, CYREG_PRT15_INP_DIS
.set CapSense_1_PortCH0__9__INTTYPE, CYREG_PICU15_INTTYPE5
.set CapSense_1_PortCH0__9__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CapSense_1_PortCH0__9__LCD_EN, CYREG_PRT15_LCD_EN
.set CapSense_1_PortCH0__9__MASK, 0x20
.set CapSense_1_PortCH0__9__PC, CYREG_IO_PC_PRT15_PC5
.set CapSense_1_PortCH0__9__PORT, 15
.set CapSense_1_PortCH0__9__PRT, CYREG_PRT15_PRT
.set CapSense_1_PortCH0__9__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CapSense_1_PortCH0__9__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CapSense_1_PortCH0__9__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CapSense_1_PortCH0__9__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CapSense_1_PortCH0__9__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CapSense_1_PortCH0__9__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CapSense_1_PortCH0__9__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CapSense_1_PortCH0__9__PS, CYREG_PRT15_PS
.set CapSense_1_PortCH0__9__SHIFT, 5
.set CapSense_1_PortCH0__9__SLW, CYREG_PRT15_SLW
.set CapSense_1_PortCH0__Button0__BTN__AG, CYREG_PRT2_AG
.set CapSense_1_PortCH0__Button0__BTN__AMUX, CYREG_PRT2_AMUX
.set CapSense_1_PortCH0__Button0__BTN__BIE, CYREG_PRT2_BIE
.set CapSense_1_PortCH0__Button0__BTN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_1_PortCH0__Button0__BTN__BYP, CYREG_PRT2_BYP
.set CapSense_1_PortCH0__Button0__BTN__CTL, CYREG_PRT2_CTL
.set CapSense_1_PortCH0__Button0__BTN__DM0, CYREG_PRT2_DM0
.set CapSense_1_PortCH0__Button0__BTN__DM1, CYREG_PRT2_DM1
.set CapSense_1_PortCH0__Button0__BTN__DM2, CYREG_PRT2_DM2
.set CapSense_1_PortCH0__Button0__BTN__DR, CYREG_PRT2_DR
.set CapSense_1_PortCH0__Button0__BTN__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_1_PortCH0__Button0__BTN__INTTYPE, CYREG_PICU2_INTTYPE6
.set CapSense_1_PortCH0__Button0__BTN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_1_PortCH0__Button0__BTN__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_1_PortCH0__Button0__BTN__MASK, 0x40
.set CapSense_1_PortCH0__Button0__BTN__PC, CYREG_PRT2_PC6
.set CapSense_1_PortCH0__Button0__BTN__PORT, 2
.set CapSense_1_PortCH0__Button0__BTN__PRT, CYREG_PRT2_PRT
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_1_PortCH0__Button0__BTN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_1_PortCH0__Button0__BTN__PS, CYREG_PRT2_PS
.set CapSense_1_PortCH0__Button0__BTN__SHIFT, 6
.set CapSense_1_PortCH0__Button0__BTN__SLW, CYREG_PRT2_SLW
.set CapSense_1_PortCH0__Button1__BTN__AG, CYREG_PRT2_AG
.set CapSense_1_PortCH0__Button1__BTN__AMUX, CYREG_PRT2_AMUX
.set CapSense_1_PortCH0__Button1__BTN__BIE, CYREG_PRT2_BIE
.set CapSense_1_PortCH0__Button1__BTN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_1_PortCH0__Button1__BTN__BYP, CYREG_PRT2_BYP
.set CapSense_1_PortCH0__Button1__BTN__CTL, CYREG_PRT2_CTL
.set CapSense_1_PortCH0__Button1__BTN__DM0, CYREG_PRT2_DM0
.set CapSense_1_PortCH0__Button1__BTN__DM1, CYREG_PRT2_DM1
.set CapSense_1_PortCH0__Button1__BTN__DM2, CYREG_PRT2_DM2
.set CapSense_1_PortCH0__Button1__BTN__DR, CYREG_PRT2_DR
.set CapSense_1_PortCH0__Button1__BTN__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_1_PortCH0__Button1__BTN__INTTYPE, CYREG_PICU2_INTTYPE7
.set CapSense_1_PortCH0__Button1__BTN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_1_PortCH0__Button1__BTN__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_1_PortCH0__Button1__BTN__MASK, 0x80
.set CapSense_1_PortCH0__Button1__BTN__PC, CYREG_PRT2_PC7
.set CapSense_1_PortCH0__Button1__BTN__PORT, 2
.set CapSense_1_PortCH0__Button1__BTN__PRT, CYREG_PRT2_PRT
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_1_PortCH0__Button1__BTN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_1_PortCH0__Button1__BTN__PS, CYREG_PRT2_PS
.set CapSense_1_PortCH0__Button1__BTN__SHIFT, 7
.set CapSense_1_PortCH0__Button1__BTN__SLW, CYREG_PRT2_SLW
.set CapSense_1_PortCH0__Button2__BTN__AG, CYREG_PRT2_AG
.set CapSense_1_PortCH0__Button2__BTN__AMUX, CYREG_PRT2_AMUX
.set CapSense_1_PortCH0__Button2__BTN__BIE, CYREG_PRT2_BIE
.set CapSense_1_PortCH0__Button2__BTN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_1_PortCH0__Button2__BTN__BYP, CYREG_PRT2_BYP
.set CapSense_1_PortCH0__Button2__BTN__CTL, CYREG_PRT2_CTL
.set CapSense_1_PortCH0__Button2__BTN__DM0, CYREG_PRT2_DM0
.set CapSense_1_PortCH0__Button2__BTN__DM1, CYREG_PRT2_DM1
.set CapSense_1_PortCH0__Button2__BTN__DM2, CYREG_PRT2_DM2
.set CapSense_1_PortCH0__Button2__BTN__DR, CYREG_PRT2_DR
.set CapSense_1_PortCH0__Button2__BTN__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_1_PortCH0__Button2__BTN__INTTYPE, CYREG_PICU2_INTTYPE5
.set CapSense_1_PortCH0__Button2__BTN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_1_PortCH0__Button2__BTN__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_1_PortCH0__Button2__BTN__MASK, 0x20
.set CapSense_1_PortCH0__Button2__BTN__PC, CYREG_PRT2_PC5
.set CapSense_1_PortCH0__Button2__BTN__PORT, 2
.set CapSense_1_PortCH0__Button2__BTN__PRT, CYREG_PRT2_PRT
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_1_PortCH0__Button2__BTN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_1_PortCH0__Button2__BTN__PS, CYREG_PRT2_PS
.set CapSense_1_PortCH0__Button2__BTN__SHIFT, 5
.set CapSense_1_PortCH0__Button2__BTN__SLW, CYREG_PRT2_SLW
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__INTTYPE, CYREG_PICU0_INTTYPE7
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__MASK, 0x80
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__PC, CYREG_PRT0_PC7
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__PORT, 0
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__SHIFT, 7
.set CapSense_1_PortCH0__LinearSlider0_e0__LS__SLW, CYREG_PRT0_SLW
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__INTTYPE, CYREG_PICU0_INTTYPE6
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__MASK, 0x40
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__PC, CYREG_PRT0_PC6
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__PORT, 0
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__SHIFT, 6
.set CapSense_1_PortCH0__LinearSlider0_e1__LS__SLW, CYREG_PRT0_SLW
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__AG, CYREG_PRT15_AG
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__AMUX, CYREG_PRT15_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__BIE, CYREG_PRT15_BIE
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__BYP, CYREG_PRT15_BYP
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__CTL, CYREG_PRT15_CTL
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__DM0, CYREG_PRT15_DM0
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__DM1, CYREG_PRT15_DM1
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__DM2, CYREG_PRT15_DM2
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__DR, CYREG_PRT15_DR
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__INP_DIS, CYREG_PRT15_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__INTTYPE, CYREG_PICU15_INTTYPE1
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__LCD_EN, CYREG_PRT15_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__MASK, 0x02
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__PC, CYREG_IO_PC_PRT15_PC1
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__PORT, 15
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__PRT, CYREG_PRT15_PRT
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__PS, CYREG_PRT15_PS
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__SHIFT, 1
.set CapSense_1_PortCH0__LinearSlider0_e10__LS__SLW, CYREG_PRT15_SLW
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__AG, CYREG_PRT15_AG
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__AMUX, CYREG_PRT15_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__BIE, CYREG_PRT15_BIE
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__BYP, CYREG_PRT15_BYP
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__CTL, CYREG_PRT15_CTL
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__DM0, CYREG_PRT15_DM0
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__DM1, CYREG_PRT15_DM1
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__DM2, CYREG_PRT15_DM2
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__DR, CYREG_PRT15_DR
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__INP_DIS, CYREG_PRT15_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__INTTYPE, CYREG_PICU15_INTTYPE0
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__LCD_EN, CYREG_PRT15_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__MASK, 0x01
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__PC, CYREG_IO_PC_PRT15_PC0
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__PORT, 15
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__PRT, CYREG_PRT15_PRT
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__PS, CYREG_PRT15_PS
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__SHIFT, 0
.set CapSense_1_PortCH0__LinearSlider0_e11__LS__SLW, CYREG_PRT15_SLW
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__INTTYPE, CYREG_PICU3_INTTYPE7
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__MASK, 0x80
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__PC, CYREG_PRT3_PC7
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__PORT, 3
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__SHIFT, 7
.set CapSense_1_PortCH0__LinearSlider0_e12__LS__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__INTTYPE, CYREG_PICU3_INTTYPE6
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__MASK, 0x40
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__PC, CYREG_PRT3_PC6
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__PORT, 3
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__SHIFT, 6
.set CapSense_1_PortCH0__LinearSlider0_e13__LS__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__INTTYPE, CYREG_PICU3_INTTYPE5
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__MASK, 0x20
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__PC, CYREG_PRT3_PC5
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__PORT, 3
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__SHIFT, 5
.set CapSense_1_PortCH0__LinearSlider0_e14__LS__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__INTTYPE, CYREG_PICU3_INTTYPE4
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__MASK, 0x10
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__PC, CYREG_PRT3_PC4
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__PORT, 3
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__SHIFT, 4
.set CapSense_1_PortCH0__LinearSlider0_e15__LS__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__INTTYPE, CYREG_PICU3_INTTYPE3
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__MASK, 0x08
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__PC, CYREG_PRT3_PC3
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__PORT, 3
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__SHIFT, 3
.set CapSense_1_PortCH0__LinearSlider0_e16__LS__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__INTTYPE, CYREG_PICU3_INTTYPE1
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__MASK, 0x02
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__PC, CYREG_PRT3_PC1
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__PORT, 3
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__SHIFT, 1
.set CapSense_1_PortCH0__LinearSlider0_e17__LS__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__AG, CYREG_PRT3_AG
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__AMUX, CYREG_PRT3_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__BIE, CYREG_PRT3_BIE
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__BYP, CYREG_PRT3_BYP
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__CTL, CYREG_PRT3_CTL
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__DM0, CYREG_PRT3_DM0
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__DM1, CYREG_PRT3_DM1
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__DM2, CYREG_PRT3_DM2
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__DR, CYREG_PRT3_DR
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__INP_DIS, CYREG_PRT3_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__INTTYPE, CYREG_PICU3_INTTYPE0
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__LCD_EN, CYREG_PRT3_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__MASK, 0x01
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__PC, CYREG_PRT3_PC0
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__PORT, 3
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__PRT, CYREG_PRT3_PRT
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__PS, CYREG_PRT3_PS
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__SHIFT, 0
.set CapSense_1_PortCH0__LinearSlider0_e18__LS__SLW, CYREG_PRT3_SLW
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__INTTYPE, CYREG_PICU0_INTTYPE5
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__MASK, 0x20
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__PC, CYREG_PRT0_PC5
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__PORT, 0
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__SHIFT, 5
.set CapSense_1_PortCH0__LinearSlider0_e2__LS__SLW, CYREG_PRT0_SLW
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__AG, CYREG_PRT2_AG
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__AMUX, CYREG_PRT2_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__BIE, CYREG_PRT2_BIE
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__BYP, CYREG_PRT2_BYP
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__CTL, CYREG_PRT2_CTL
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__DM0, CYREG_PRT2_DM0
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__DM1, CYREG_PRT2_DM1
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__DM2, CYREG_PRT2_DM2
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__DR, CYREG_PRT2_DR
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__INTTYPE, CYREG_PICU2_INTTYPE3
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__MASK, 0x08
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__PC, CYREG_PRT2_PC3
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__PORT, 2
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__PRT, CYREG_PRT2_PRT
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__PS, CYREG_PRT2_PS
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__SHIFT, 3
.set CapSense_1_PortCH0__LinearSlider0_e3__LS__SLW, CYREG_PRT2_SLW
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__AG, CYREG_PRT2_AG
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__AMUX, CYREG_PRT2_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__BIE, CYREG_PRT2_BIE
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__BYP, CYREG_PRT2_BYP
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__CTL, CYREG_PRT2_CTL
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__DM0, CYREG_PRT2_DM0
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__DM1, CYREG_PRT2_DM1
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__DM2, CYREG_PRT2_DM2
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__DR, CYREG_PRT2_DR
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__INTTYPE, CYREG_PICU2_INTTYPE2
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__MASK, 0x04
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__PC, CYREG_PRT2_PC2
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__PORT, 2
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__PRT, CYREG_PRT2_PRT
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__PS, CYREG_PRT2_PS
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__SHIFT, 2
.set CapSense_1_PortCH0__LinearSlider0_e4__LS__SLW, CYREG_PRT2_SLW
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__INTTYPE, CYREG_PICU0_INTTYPE1
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__MASK, 0x02
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__PC, CYREG_PRT0_PC1
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__PORT, 0
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__SHIFT, 1
.set CapSense_1_PortCH0__LinearSlider0_e5__LS__SLW, CYREG_PRT0_SLW
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__INTTYPE, CYREG_PICU0_INTTYPE0
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__MASK, 0x01
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__PC, CYREG_PRT0_PC0
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__PORT, 0
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__SHIFT, 0
.set CapSense_1_PortCH0__LinearSlider0_e6__LS__SLW, CYREG_PRT0_SLW
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__AG, CYREG_PRT15_AG
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__AMUX, CYREG_PRT15_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__BIE, CYREG_PRT15_BIE
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__BYP, CYREG_PRT15_BYP
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__CTL, CYREG_PRT15_CTL
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__DM0, CYREG_PRT15_DM0
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__DM1, CYREG_PRT15_DM1
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__DM2, CYREG_PRT15_DM2
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__DR, CYREG_PRT15_DR
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__INP_DIS, CYREG_PRT15_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__INTTYPE, CYREG_PICU15_INTTYPE5
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__LCD_EN, CYREG_PRT15_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__MASK, 0x20
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__PC, CYREG_IO_PC_PRT15_PC5
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__PORT, 15
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__PRT, CYREG_PRT15_PRT
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__PS, CYREG_PRT15_PS
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__SHIFT, 5
.set CapSense_1_PortCH0__LinearSlider0_e7__LS__SLW, CYREG_PRT15_SLW
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__AG, CYREG_PRT2_AG
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__AMUX, CYREG_PRT2_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__BIE, CYREG_PRT2_BIE
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__BYP, CYREG_PRT2_BYP
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__CTL, CYREG_PRT2_CTL
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__DM0, CYREG_PRT2_DM0
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__DM1, CYREG_PRT2_DM1
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__DM2, CYREG_PRT2_DM2
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__DR, CYREG_PRT2_DR
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__INTTYPE, CYREG_PICU2_INTTYPE4
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__MASK, 0x10
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__PC, CYREG_PRT2_PC4
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__PORT, 2
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__PRT, CYREG_PRT2_PRT
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__PS, CYREG_PRT2_PS
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__SHIFT, 4
.set CapSense_1_PortCH0__LinearSlider0_e8__LS__SLW, CYREG_PRT2_SLW
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__AG, CYREG_PRT15_AG
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__AMUX, CYREG_PRT15_AMUX
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__BIE, CYREG_PRT15_BIE
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__BYP, CYREG_PRT15_BYP
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__CTL, CYREG_PRT15_CTL
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__DM0, CYREG_PRT15_DM0
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__DM1, CYREG_PRT15_DM1
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__DM2, CYREG_PRT15_DM2
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__DR, CYREG_PRT15_DR
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__INP_DIS, CYREG_PRT15_INP_DIS
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__INTTYPE, CYREG_PICU15_INTTYPE2
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__LCD_EN, CYREG_PRT15_LCD_EN
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__MASK, 0x04
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__PC, CYREG_IO_PC_PRT15_PC2
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__PORT, 15
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__PRT, CYREG_PRT15_PRT
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__PS, CYREG_PRT15_PS
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__SHIFT, 2
.set CapSense_1_PortCH0__LinearSlider0_e9__LS__SLW, CYREG_PRT15_SLW

/* Get_state_Pin */
.set Get_state_Pin__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Get_state_Pin__0__MASK, 0x04
.set Get_state_Pin__0__PC, CYREG_PRT1_PC2
.set Get_state_Pin__0__PORT, 1
.set Get_state_Pin__0__SHIFT, 2
.set Get_state_Pin__AG, CYREG_PRT1_AG
.set Get_state_Pin__AMUX, CYREG_PRT1_AMUX
.set Get_state_Pin__BIE, CYREG_PRT1_BIE
.set Get_state_Pin__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Get_state_Pin__BYP, CYREG_PRT1_BYP
.set Get_state_Pin__CTL, CYREG_PRT1_CTL
.set Get_state_Pin__DM0, CYREG_PRT1_DM0
.set Get_state_Pin__DM1, CYREG_PRT1_DM1
.set Get_state_Pin__DM2, CYREG_PRT1_DM2
.set Get_state_Pin__DR, CYREG_PRT1_DR
.set Get_state_Pin__INP_DIS, CYREG_PRT1_INP_DIS
.set Get_state_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Get_state_Pin__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Get_state_Pin__LCD_EN, CYREG_PRT1_LCD_EN
.set Get_state_Pin__MASK, 0x04
.set Get_state_Pin__PORT, 1
.set Get_state_Pin__PRT, CYREG_PRT1_PRT
.set Get_state_Pin__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Get_state_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Get_state_Pin__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Get_state_Pin__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Get_state_Pin__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Get_state_Pin__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Get_state_Pin__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Get_state_Pin__PS, CYREG_PRT1_PS
.set Get_state_Pin__SHIFT, 2
.set Get_state_Pin__SLW, CYREG_PRT1_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 33000000
.set BCLK__BUS_CLK__KHZ, 33000
.set BCLK__BUS_CLK__MHZ, 33
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
