rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/Casezx/top.sv" TOP_MODULE="top_xx" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/Casezx/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/Casezx/top.sv:1:1: No timescale set for "top_za".

[WRN:PA0205] UHDM-integration-tests/tests/Casezx/top.sv:11:1: No timescale set for "top_zz".

[WRN:PA0205] UHDM-integration-tests/tests/Casezx/top.sv:21:1: No timescale set for "top_zx".

[WRN:PA0205] UHDM-integration-tests/tests/Casezx/top.sv:31:1: No timescale set for "top_xa".

[WRN:PA0205] UHDM-integration-tests/tests/Casezx/top.sv:41:1: No timescale set for "top_xx".

[WRN:PA0205] UHDM-integration-tests/tests/Casezx/top.sv:51:1: No timescale set for "top_xz".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/Casezx/top.sv:31:1: Compile module "work@top_xa".

[INF:CP0303] UHDM-integration-tests/tests/Casezx/top.sv:41:1: Compile module "work@top_xx".

[INF:CP0303] UHDM-integration-tests/tests/Casezx/top.sv:51:1: Compile module "work@top_xz".

[INF:CP0303] UHDM-integration-tests/tests/Casezx/top.sv:1:1: Compile module "work@top_za".

[INF:CP0303] UHDM-integration-tests/tests/Casezx/top.sv:21:1: Compile module "work@top_zx".

[INF:CP0303] UHDM-integration-tests/tests/Casezx/top.sv:11:1: Compile module "work@top_zz".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/Casezx/top.sv:1:1: Top level module "work@top_za".

[NTE:EL0503] UHDM-integration-tests/tests/Casezx/top.sv:11:1: Top level module "work@top_zz".

[NTE:EL0503] UHDM-integration-tests/tests/Casezx/top.sv:21:1: Top level module "work@top_zx".

[NTE:EL0503] UHDM-integration-tests/tests/Casezx/top.sv:31:1: Top level module "work@top_xa".

[NTE:EL0503] UHDM-integration-tests/tests/Casezx/top.sv:41:1: Top level module "work@top_xx".

[NTE:EL0503] UHDM-integration-tests/tests/Casezx/top.sv:51:1: Top level module "work@top_xz".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 6.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 6.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 11
design: (work@top_za)
|vpiName:work@top_za
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top_za)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top_za)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top_za)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top_za)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top_za)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
  |vpiParent:
  \_design: (work@top_za)
  |vpiFullName:work@top_xa
  |vpiDefName:work@top_xa
  |vpiNet:
  \_logic_net: (work@top_xa.s), line:31:33, endln:31:34
    |vpiParent:
    \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
    |vpiName:s
    |vpiFullName:work@top_xa.s
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
    |vpiParent:
    \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
    |vpiName:y
    |vpiFullName:work@top_xa.y
    |vpiNetType:36
  |vpiPort:
  \_port: (s), line:31:33, endln:31:34
    |vpiParent:
    \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top_xa.s), line:31:33, endln:31:34
    |vpiTypedef:
    \_logic_typespec: , line:31:21, endln:31:32
      |vpiRange:
      \_range: , line:31:27, endln:31:32
        |vpiLeftRange:
        \_constant: , line:31:28, endln:31:29
          |vpiParent:
          \_range: , line:31:27, endln:31:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:31:30, endln:31:31
          |vpiParent:
          \_range: , line:31:27, endln:31:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (y), line:31:55, endln:31:56
    |vpiParent:
    \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
    |vpiTypedef:
    \_logic_typespec: , line:31:43, endln:31:54
      |vpiRange:
      \_range: , line:31:49, endln:31:54
        |vpiLeftRange:
        \_constant: , line:31:50, endln:31:51
          |vpiParent:
          \_range: , line:31:49, endln:31:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:31:52, endln:31:53
          |vpiParent:
          \_range: , line:31:49, endln:31:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:32:1, endln:38:9
    |vpiParent:
    \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
    |vpiStmt:
    \_case_stmt: , line:33:2, endln:38:9
      |vpiParent:
      \_always: , line:32:1, endln:38:9
      |vpiCaseType:2
      |vpiCondition:
      \_ref_obj: (work@top_xa.s), line:33:9, endln:33:10
        |vpiParent:
        \_always: , line:32:1, endln:38:9
        |vpiName:s
        |vpiFullName:work@top_xa.s
        |vpiActual:
        \_logic_net: (work@top_xa.s), line:31:33, endln:31:34
      |vpiCaseItem:
      \_case_item: , line:34:3, endln:34:22
        |vpiParent:
        \_case_stmt: , line:33:2, endln:38:9
        |vpiExpr:
        \_constant: , line:34:3, endln:34:9
          |vpiParent:
          \_case_item: , line:34:3, endln:34:22
          |vpiDecompile:3'b1??
          |vpiSize:3
          |BIN:1??
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:34:12, endln:34:21
          |vpiParent:
          \_case_item: , line:34:3, endln:34:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:34:16, endln:34:21
            |vpiParent:
            \_assignment: , line:34:12, endln:34:21
            |vpiDecompile:2'b11
            |vpiSize:2
            |BIN:11
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_xa.y), line:34:12, endln:34:13
            |vpiParent:
            \_case_item: , line:34:3, endln:34:22
            |vpiName:y
            |vpiFullName:work@top_xa.y
            |vpiActual:
            \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
      |vpiCaseItem:
      \_case_item: , line:35:3, endln:35:22
        |vpiParent:
        \_case_stmt: , line:33:2, endln:38:9
        |vpiExpr:
        \_constant: , line:35:3, endln:35:9
          |vpiParent:
          \_case_item: , line:35:3, endln:35:22
          |vpiDecompile:3'b01?
          |vpiSize:3
          |BIN:01?
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:35:12, endln:35:21
          |vpiParent:
          \_case_item: , line:35:3, endln:35:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:35:16, endln:35:21
            |vpiParent:
            \_assignment: , line:35:12, endln:35:21
            |vpiDecompile:2'b10
            |vpiSize:2
            |BIN:10
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_xa.y), line:35:12, endln:35:13
            |vpiParent:
            \_case_item: , line:35:3, endln:35:22
            |vpiName:y
            |vpiFullName:work@top_xa.y
            |vpiActual:
            \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
      |vpiCaseItem:
      \_case_item: , line:36:3, endln:36:22
        |vpiParent:
        \_case_stmt: , line:33:2, endln:38:9
        |vpiExpr:
        \_constant: , line:36:3, endln:36:9
          |vpiParent:
          \_case_item: , line:36:3, endln:36:22
          |vpiDecompile:3'b001
          |vpiSize:3
          |BIN:001
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:36:12, endln:36:21
          |vpiParent:
          \_case_item: , line:36:3, endln:36:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:36:16, endln:36:21
            |vpiParent:
            \_assignment: , line:36:12, endln:36:21
            |vpiDecompile:2'b01
            |vpiSize:2
            |BIN:01
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_xa.y), line:36:12, endln:36:13
            |vpiParent:
            \_case_item: , line:36:3, endln:36:22
            |vpiName:y
            |vpiFullName:work@top_xa.y
            |vpiActual:
            \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
      |vpiCaseItem:
      \_case_item: , line:37:3, endln:37:22
        |vpiParent:
        \_case_stmt: , line:33:2, endln:38:9
        |vpiStmt:
        \_assignment: , line:37:13, endln:37:21
          |vpiParent:
          \_case_item: , line:37:3, endln:37:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:37:16, endln:37:21
            |vpiParent:
            \_assignment: , line:37:13, endln:37:21
            |vpiDecompile:2'b00
            |vpiSize:2
            |BIN:00
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_xa.y), line:37:13, endln:37:14
            |vpiParent:
            \_case_item: , line:37:3, endln:37:22
            |vpiName:y
            |vpiFullName:work@top_xa.y
            |vpiActual:
            \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
    |vpiAlwaysType:2
|uhdmallModules:
\_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
  |vpiParent:
  \_design: (work@top_za)
  |vpiFullName:work@top_xx
  |vpiDefName:work@top_xx
  |vpiNet:
  \_logic_net: (work@top_xx.s), line:41:33, endln:41:34
    |vpiParent:
    \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
    |vpiName:s
    |vpiFullName:work@top_xx.s
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
    |vpiParent:
    \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
    |vpiName:y
    |vpiFullName:work@top_xx.y
    |vpiNetType:36
  |vpiPort:
  \_port: (s), line:41:33, endln:41:34
    |vpiParent:
    \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top_xx.s), line:41:33, endln:41:34
    |vpiTypedef:
    \_logic_typespec: , line:41:21, endln:41:32
      |vpiRange:
      \_range: , line:41:27, endln:41:32
        |vpiLeftRange:
        \_constant: , line:41:28, endln:41:29
          |vpiParent:
          \_range: , line:41:27, endln:41:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:41:30, endln:41:31
          |vpiParent:
          \_range: , line:41:27, endln:41:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (y), line:41:55, endln:41:56
    |vpiParent:
    \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
    |vpiTypedef:
    \_logic_typespec: , line:41:43, endln:41:54
      |vpiRange:
      \_range: , line:41:49, endln:41:54
        |vpiLeftRange:
        \_constant: , line:41:50, endln:41:51
          |vpiParent:
          \_range: , line:41:49, endln:41:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:41:52, endln:41:53
          |vpiParent:
          \_range: , line:41:49, endln:41:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:42:1, endln:48:9
    |vpiParent:
    \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
    |vpiStmt:
    \_case_stmt: , line:43:2, endln:48:9
      |vpiParent:
      \_always: , line:42:1, endln:48:9
      |vpiCaseType:2
      |vpiCondition:
      \_ref_obj: (work@top_xx.s), line:43:9, endln:43:10
        |vpiParent:
        \_always: , line:42:1, endln:48:9
        |vpiName:s
        |vpiFullName:work@top_xx.s
        |vpiActual:
        \_logic_net: (work@top_xx.s), line:41:33, endln:41:34
      |vpiCaseItem:
      \_case_item: , line:44:3, endln:44:22
        |vpiParent:
        \_case_stmt: , line:43:2, endln:48:9
        |vpiExpr:
        \_constant: , line:44:3, endln:44:9
          |vpiParent:
          \_case_item: , line:44:3, endln:44:22
          |vpiDecompile:3'b1xx
          |vpiSize:3
          |BIN:1xx
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:44:12, endln:44:21
          |vpiParent:
          \_case_item: , line:44:3, endln:44:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:44:16, endln:44:21
            |vpiParent:
            \_assignment: , line:44:12, endln:44:21
            |vpiDecompile:2'b11
            |vpiSize:2
            |BIN:11
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_xx.y), line:44:12, endln:44:13
            |vpiParent:
            \_case_item: , line:44:3, endln:44:22
            |vpiName:y
            |vpiFullName:work@top_xx.y
            |vpiActual:
            \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
      |vpiCaseItem:
      \_case_item: , line:45:3, endln:45:22
        |vpiParent:
        \_case_stmt: , line:43:2, endln:48:9
        |vpiExpr:
        \_constant: , line:45:3, endln:45:9
          |vpiParent:
          \_case_item: , line:45:3, endln:45:22
          |vpiDecompile:3'b01x
          |vpiSize:3
          |BIN:01x
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:45:12, endln:45:21
          |vpiParent:
          \_case_item: , line:45:3, endln:45:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:45:16, endln:45:21
            |vpiParent:
            \_assignment: , line:45:12, endln:45:21
            |vpiDecompile:2'b10
            |vpiSize:2
            |BIN:10
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_xx.y), line:45:12, endln:45:13
            |vpiParent:
            \_case_item: , line:45:3, endln:45:22
            |vpiName:y
            |vpiFullName:work@top_xx.y
            |vpiActual:
            \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
      |vpiCaseItem:
      \_case_item: , line:46:3, endln:46:22
        |vpiParent:
        \_case_stmt: , line:43:2, endln:48:9
        |vpiExpr:
        \_constant: , line:46:3, endln:46:9
          |vpiParent:
          \_case_item: , line:46:3, endln:46:22
          |vpiDecompile:3'b001
          |vpiSize:3
          |BIN:001
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:46:12, endln:46:21
          |vpiParent:
          \_case_item: , line:46:3, endln:46:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:46:16, endln:46:21
            |vpiParent:
            \_assignment: , line:46:12, endln:46:21
            |vpiDecompile:2'b01
            |vpiSize:2
            |BIN:01
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_xx.y), line:46:12, endln:46:13
            |vpiParent:
            \_case_item: , line:46:3, endln:46:22
            |vpiName:y
            |vpiFullName:work@top_xx.y
            |vpiActual:
            \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
      |vpiCaseItem:
      \_case_item: , line:47:3, endln:47:22
        |vpiParent:
        \_case_stmt: , line:43:2, endln:48:9
        |vpiStmt:
        \_assignment: , line:47:13, endln:47:21
          |vpiParent:
          \_case_item: , line:47:3, endln:47:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:47:16, endln:47:21
            |vpiParent:
            \_assignment: , line:47:13, endln:47:21
            |vpiDecompile:2'b00
            |vpiSize:2
            |BIN:00
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_xx.y), line:47:13, endln:47:14
            |vpiParent:
            \_case_item: , line:47:3, endln:47:22
            |vpiName:y
            |vpiFullName:work@top_xx.y
            |vpiActual:
            \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
    |vpiAlwaysType:2
|uhdmallModules:
\_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
  |vpiParent:
  \_design: (work@top_za)
  |vpiFullName:work@top_xz
  |vpiDefName:work@top_xz
  |vpiNet:
  \_logic_net: (work@top_xz.s), line:51:33, endln:51:34
    |vpiParent:
    \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
    |vpiName:s
    |vpiFullName:work@top_xz.s
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
    |vpiParent:
    \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
    |vpiName:y
    |vpiFullName:work@top_xz.y
    |vpiNetType:36
  |vpiPort:
  \_port: (s), line:51:33, endln:51:34
    |vpiParent:
    \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top_xz.s), line:51:33, endln:51:34
    |vpiTypedef:
    \_logic_typespec: , line:51:21, endln:51:32
      |vpiRange:
      \_range: , line:51:27, endln:51:32
        |vpiLeftRange:
        \_constant: , line:51:28, endln:51:29
          |vpiParent:
          \_range: , line:51:27, endln:51:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:51:30, endln:51:31
          |vpiParent:
          \_range: , line:51:27, endln:51:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (y), line:51:55, endln:51:56
    |vpiParent:
    \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
    |vpiTypedef:
    \_logic_typespec: , line:51:43, endln:51:54
      |vpiRange:
      \_range: , line:51:49, endln:51:54
        |vpiLeftRange:
        \_constant: , line:51:50, endln:51:51
          |vpiParent:
          \_range: , line:51:49, endln:51:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:51:52, endln:51:53
          |vpiParent:
          \_range: , line:51:49, endln:51:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:52:1, endln:58:9
    |vpiParent:
    \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
    |vpiStmt:
    \_case_stmt: , line:53:2, endln:58:9
      |vpiParent:
      \_always: , line:52:1, endln:58:9
      |vpiCaseType:2
      |vpiCondition:
      \_ref_obj: (work@top_xz.s), line:53:9, endln:53:10
        |vpiParent:
        \_always: , line:52:1, endln:58:9
        |vpiName:s
        |vpiFullName:work@top_xz.s
        |vpiActual:
        \_logic_net: (work@top_xz.s), line:51:33, endln:51:34
      |vpiCaseItem:
      \_case_item: , line:54:3, endln:54:22
        |vpiParent:
        \_case_stmt: , line:53:2, endln:58:9
        |vpiExpr:
        \_constant: , line:54:3, endln:54:9
          |vpiParent:
          \_case_item: , line:54:3, endln:54:22
          |vpiDecompile:3'b1zz
          |vpiSize:3
          |BIN:1zz
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:54:12, endln:54:21
          |vpiParent:
          \_case_item: , line:54:3, endln:54:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:54:16, endln:54:21
            |vpiParent:
            \_assignment: , line:54:12, endln:54:21
            |vpiDecompile:2'b11
            |vpiSize:2
            |BIN:11
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_xz.y), line:54:12, endln:54:13
            |vpiParent:
            \_case_item: , line:54:3, endln:54:22
            |vpiName:y
            |vpiFullName:work@top_xz.y
            |vpiActual:
            \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
      |vpiCaseItem:
      \_case_item: , line:55:3, endln:55:22
        |vpiParent:
        \_case_stmt: , line:53:2, endln:58:9
        |vpiExpr:
        \_constant: , line:55:3, endln:55:9
          |vpiParent:
          \_case_item: , line:55:3, endln:55:22
          |vpiDecompile:3'b01z
          |vpiSize:3
          |BIN:01z
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:55:12, endln:55:21
          |vpiParent:
          \_case_item: , line:55:3, endln:55:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:55:16, endln:55:21
            |vpiParent:
            \_assignment: , line:55:12, endln:55:21
            |vpiDecompile:2'b10
            |vpiSize:2
            |BIN:10
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_xz.y), line:55:12, endln:55:13
            |vpiParent:
            \_case_item: , line:55:3, endln:55:22
            |vpiName:y
            |vpiFullName:work@top_xz.y
            |vpiActual:
            \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
      |vpiCaseItem:
      \_case_item: , line:56:3, endln:56:22
        |vpiParent:
        \_case_stmt: , line:53:2, endln:58:9
        |vpiExpr:
        \_constant: , line:56:3, endln:56:9
          |vpiParent:
          \_case_item: , line:56:3, endln:56:22
          |vpiDecompile:3'b001
          |vpiSize:3
          |BIN:001
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:56:12, endln:56:21
          |vpiParent:
          \_case_item: , line:56:3, endln:56:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:56:16, endln:56:21
            |vpiParent:
            \_assignment: , line:56:12, endln:56:21
            |vpiDecompile:2'b01
            |vpiSize:2
            |BIN:01
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_xz.y), line:56:12, endln:56:13
            |vpiParent:
            \_case_item: , line:56:3, endln:56:22
            |vpiName:y
            |vpiFullName:work@top_xz.y
            |vpiActual:
            \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
      |vpiCaseItem:
      \_case_item: , line:57:3, endln:57:22
        |vpiParent:
        \_case_stmt: , line:53:2, endln:58:9
        |vpiStmt:
        \_assignment: , line:57:13, endln:57:21
          |vpiParent:
          \_case_item: , line:57:3, endln:57:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:57:16, endln:57:21
            |vpiParent:
            \_assignment: , line:57:13, endln:57:21
            |vpiDecompile:2'b00
            |vpiSize:2
            |BIN:00
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_xz.y), line:57:13, endln:57:14
            |vpiParent:
            \_case_item: , line:57:3, endln:57:22
            |vpiName:y
            |vpiFullName:work@top_xz.y
            |vpiActual:
            \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
    |vpiAlwaysType:2
|uhdmallModules:
\_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
  |vpiParent:
  \_design: (work@top_za)
  |vpiFullName:work@top_za
  |vpiDefName:work@top_za
  |vpiNet:
  \_logic_net: (work@top_za.s), line:1:33, endln:1:34
    |vpiParent:
    \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
    |vpiName:s
    |vpiFullName:work@top_za.s
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top_za.y), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
    |vpiName:y
    |vpiFullName:work@top_za.y
    |vpiNetType:36
  |vpiPort:
  \_port: (s), line:1:33, endln:1:34
    |vpiParent:
    \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top_za.s), line:1:33, endln:1:34
    |vpiTypedef:
    \_logic_typespec: , line:1:21, endln:1:32
      |vpiRange:
      \_range: , line:1:27, endln:1:32
        |vpiLeftRange:
        \_constant: , line:1:28, endln:1:29
          |vpiParent:
          \_range: , line:1:27, endln:1:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:30, endln:1:31
          |vpiParent:
          \_range: , line:1:27, endln:1:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (y), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top_za.y), line:1:55, endln:1:56
    |vpiTypedef:
    \_logic_typespec: , line:1:43, endln:1:54
      |vpiRange:
      \_range: , line:1:49, endln:1:54
        |vpiLeftRange:
        \_constant: , line:1:50, endln:1:51
          |vpiParent:
          \_range: , line:1:49, endln:1:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:52, endln:1:53
          |vpiParent:
          \_range: , line:1:49, endln:1:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:2:1, endln:8:9
    |vpiParent:
    \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
    |vpiStmt:
    \_case_stmt: , line:3:2, endln:8:9
      |vpiParent:
      \_always: , line:2:1, endln:8:9
      |vpiCaseType:3
      |vpiCondition:
      \_ref_obj: (work@top_za.s), line:3:9, endln:3:10
        |vpiParent:
        \_always: , line:2:1, endln:8:9
        |vpiName:s
        |vpiFullName:work@top_za.s
        |vpiActual:
        \_logic_net: (work@top_za.s), line:1:33, endln:1:34
      |vpiCaseItem:
      \_case_item: , line:4:3, endln:4:22
        |vpiParent:
        \_case_stmt: , line:3:2, endln:8:9
        |vpiExpr:
        \_constant: , line:4:3, endln:4:9
          |vpiParent:
          \_case_item: , line:4:3, endln:4:22
          |vpiDecompile:3'b1??
          |vpiSize:3
          |BIN:1??
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:4:12, endln:4:21
          |vpiParent:
          \_case_item: , line:4:3, endln:4:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:4:16, endln:4:21
            |vpiParent:
            \_assignment: , line:4:12, endln:4:21
            |vpiDecompile:2'b11
            |vpiSize:2
            |BIN:11
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_za.y), line:4:12, endln:4:13
            |vpiParent:
            \_case_item: , line:4:3, endln:4:22
            |vpiName:y
            |vpiFullName:work@top_za.y
            |vpiActual:
            \_logic_net: (work@top_za.y), line:1:55, endln:1:56
      |vpiCaseItem:
      \_case_item: , line:5:3, endln:5:22
        |vpiParent:
        \_case_stmt: , line:3:2, endln:8:9
        |vpiExpr:
        \_constant: , line:5:3, endln:5:9
          |vpiParent:
          \_case_item: , line:5:3, endln:5:22
          |vpiDecompile:3'b01?
          |vpiSize:3
          |BIN:01?
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:5:12, endln:5:21
          |vpiParent:
          \_case_item: , line:5:3, endln:5:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:5:16, endln:5:21
            |vpiParent:
            \_assignment: , line:5:12, endln:5:21
            |vpiDecompile:2'b10
            |vpiSize:2
            |BIN:10
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_za.y), line:5:12, endln:5:13
            |vpiParent:
            \_case_item: , line:5:3, endln:5:22
            |vpiName:y
            |vpiFullName:work@top_za.y
            |vpiActual:
            \_logic_net: (work@top_za.y), line:1:55, endln:1:56
      |vpiCaseItem:
      \_case_item: , line:6:3, endln:6:22
        |vpiParent:
        \_case_stmt: , line:3:2, endln:8:9
        |vpiExpr:
        \_constant: , line:6:3, endln:6:9
          |vpiParent:
          \_case_item: , line:6:3, endln:6:22
          |vpiDecompile:3'b001
          |vpiSize:3
          |BIN:001
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:6:12, endln:6:21
          |vpiParent:
          \_case_item: , line:6:3, endln:6:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:6:16, endln:6:21
            |vpiParent:
            \_assignment: , line:6:12, endln:6:21
            |vpiDecompile:2'b01
            |vpiSize:2
            |BIN:01
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_za.y), line:6:12, endln:6:13
            |vpiParent:
            \_case_item: , line:6:3, endln:6:22
            |vpiName:y
            |vpiFullName:work@top_za.y
            |vpiActual:
            \_logic_net: (work@top_za.y), line:1:55, endln:1:56
      |vpiCaseItem:
      \_case_item: , line:7:3, endln:7:22
        |vpiParent:
        \_case_stmt: , line:3:2, endln:8:9
        |vpiStmt:
        \_assignment: , line:7:13, endln:7:21
          |vpiParent:
          \_case_item: , line:7:3, endln:7:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:7:16, endln:7:21
            |vpiParent:
            \_assignment: , line:7:13, endln:7:21
            |vpiDecompile:2'b00
            |vpiSize:2
            |BIN:00
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_za.y), line:7:13, endln:7:14
            |vpiParent:
            \_case_item: , line:7:3, endln:7:22
            |vpiName:y
            |vpiFullName:work@top_za.y
            |vpiActual:
            \_logic_net: (work@top_za.y), line:1:55, endln:1:56
    |vpiAlwaysType:2
|uhdmallModules:
\_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
  |vpiParent:
  \_design: (work@top_za)
  |vpiFullName:work@top_zx
  |vpiDefName:work@top_zx
  |vpiNet:
  \_logic_net: (work@top_zx.s), line:21:33, endln:21:34
    |vpiParent:
    \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
    |vpiName:s
    |vpiFullName:work@top_zx.s
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
    |vpiParent:
    \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
    |vpiName:y
    |vpiFullName:work@top_zx.y
    |vpiNetType:36
  |vpiPort:
  \_port: (s), line:21:33, endln:21:34
    |vpiParent:
    \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top_zx.s), line:21:33, endln:21:34
    |vpiTypedef:
    \_logic_typespec: , line:21:21, endln:21:32
      |vpiRange:
      \_range: , line:21:27, endln:21:32
        |vpiLeftRange:
        \_constant: , line:21:28, endln:21:29
          |vpiParent:
          \_range: , line:21:27, endln:21:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:21:30, endln:21:31
          |vpiParent:
          \_range: , line:21:27, endln:21:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (y), line:21:55, endln:21:56
    |vpiParent:
    \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
    |vpiTypedef:
    \_logic_typespec: , line:21:43, endln:21:54
      |vpiRange:
      \_range: , line:21:49, endln:21:54
        |vpiLeftRange:
        \_constant: , line:21:50, endln:21:51
          |vpiParent:
          \_range: , line:21:49, endln:21:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:21:52, endln:21:53
          |vpiParent:
          \_range: , line:21:49, endln:21:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:22:1, endln:28:9
    |vpiParent:
    \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
    |vpiStmt:
    \_case_stmt: , line:23:2, endln:28:9
      |vpiParent:
      \_always: , line:22:1, endln:28:9
      |vpiCaseType:3
      |vpiCondition:
      \_ref_obj: (work@top_zx.s), line:23:9, endln:23:10
        |vpiParent:
        \_always: , line:22:1, endln:28:9
        |vpiName:s
        |vpiFullName:work@top_zx.s
        |vpiActual:
        \_logic_net: (work@top_zx.s), line:21:33, endln:21:34
      |vpiCaseItem:
      \_case_item: , line:24:3, endln:24:22
        |vpiParent:
        \_case_stmt: , line:23:2, endln:28:9
        |vpiExpr:
        \_constant: , line:24:3, endln:24:9
          |vpiParent:
          \_case_item: , line:24:3, endln:24:22
          |vpiDecompile:3'b1xx
          |vpiSize:3
          |BIN:1xx
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:24:12, endln:24:21
          |vpiParent:
          \_case_item: , line:24:3, endln:24:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:24:16, endln:24:21
            |vpiParent:
            \_assignment: , line:24:12, endln:24:21
            |vpiDecompile:2'b11
            |vpiSize:2
            |BIN:11
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_zx.y), line:24:12, endln:24:13
            |vpiParent:
            \_case_item: , line:24:3, endln:24:22
            |vpiName:y
            |vpiFullName:work@top_zx.y
            |vpiActual:
            \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
      |vpiCaseItem:
      \_case_item: , line:25:3, endln:25:22
        |vpiParent:
        \_case_stmt: , line:23:2, endln:28:9
        |vpiExpr:
        \_constant: , line:25:3, endln:25:9
          |vpiParent:
          \_case_item: , line:25:3, endln:25:22
          |vpiDecompile:3'b01x
          |vpiSize:3
          |BIN:01x
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:25:12, endln:25:21
          |vpiParent:
          \_case_item: , line:25:3, endln:25:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:25:16, endln:25:21
            |vpiParent:
            \_assignment: , line:25:12, endln:25:21
            |vpiDecompile:2'b10
            |vpiSize:2
            |BIN:10
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_zx.y), line:25:12, endln:25:13
            |vpiParent:
            \_case_item: , line:25:3, endln:25:22
            |vpiName:y
            |vpiFullName:work@top_zx.y
            |vpiActual:
            \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
      |vpiCaseItem:
      \_case_item: , line:26:3, endln:26:22
        |vpiParent:
        \_case_stmt: , line:23:2, endln:28:9
        |vpiExpr:
        \_constant: , line:26:3, endln:26:9
          |vpiParent:
          \_case_item: , line:26:3, endln:26:22
          |vpiDecompile:3'b001
          |vpiSize:3
          |BIN:001
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:26:12, endln:26:21
          |vpiParent:
          \_case_item: , line:26:3, endln:26:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:26:16, endln:26:21
            |vpiParent:
            \_assignment: , line:26:12, endln:26:21
            |vpiDecompile:2'b01
            |vpiSize:2
            |BIN:01
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_zx.y), line:26:12, endln:26:13
            |vpiParent:
            \_case_item: , line:26:3, endln:26:22
            |vpiName:y
            |vpiFullName:work@top_zx.y
            |vpiActual:
            \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
      |vpiCaseItem:
      \_case_item: , line:27:3, endln:27:22
        |vpiParent:
        \_case_stmt: , line:23:2, endln:28:9
        |vpiStmt:
        \_assignment: , line:27:13, endln:27:21
          |vpiParent:
          \_case_item: , line:27:3, endln:27:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:27:16, endln:27:21
            |vpiParent:
            \_assignment: , line:27:13, endln:27:21
            |vpiDecompile:2'b00
            |vpiSize:2
            |BIN:00
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_zx.y), line:27:13, endln:27:14
            |vpiParent:
            \_case_item: , line:27:3, endln:27:22
            |vpiName:y
            |vpiFullName:work@top_zx.y
            |vpiActual:
            \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
    |vpiAlwaysType:2
|uhdmallModules:
\_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
  |vpiParent:
  \_design: (work@top_za)
  |vpiFullName:work@top_zz
  |vpiDefName:work@top_zz
  |vpiNet:
  \_logic_net: (work@top_zz.s), line:11:33, endln:11:34
    |vpiParent:
    \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
    |vpiName:s
    |vpiFullName:work@top_zz.s
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
    |vpiParent:
    \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
    |vpiName:y
    |vpiFullName:work@top_zz.y
    |vpiNetType:36
  |vpiPort:
  \_port: (s), line:11:33, endln:11:34
    |vpiParent:
    \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top_zz.s), line:11:33, endln:11:34
    |vpiTypedef:
    \_logic_typespec: , line:11:21, endln:11:32
      |vpiRange:
      \_range: , line:11:27, endln:11:32
        |vpiLeftRange:
        \_constant: , line:11:28, endln:11:29
          |vpiParent:
          \_range: , line:11:27, endln:11:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:11:30, endln:11:31
          |vpiParent:
          \_range: , line:11:27, endln:11:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (y), line:11:55, endln:11:56
    |vpiParent:
    \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
    |vpiTypedef:
    \_logic_typespec: , line:11:43, endln:11:54
      |vpiRange:
      \_range: , line:11:49, endln:11:54
        |vpiLeftRange:
        \_constant: , line:11:50, endln:11:51
          |vpiParent:
          \_range: , line:11:49, endln:11:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:11:52, endln:11:53
          |vpiParent:
          \_range: , line:11:49, endln:11:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:12:1, endln:18:9
    |vpiParent:
    \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
    |vpiStmt:
    \_case_stmt: , line:13:2, endln:18:9
      |vpiParent:
      \_always: , line:12:1, endln:18:9
      |vpiCaseType:3
      |vpiCondition:
      \_ref_obj: (work@top_zz.s), line:13:9, endln:13:10
        |vpiParent:
        \_always: , line:12:1, endln:18:9
        |vpiName:s
        |vpiFullName:work@top_zz.s
        |vpiActual:
        \_logic_net: (work@top_zz.s), line:11:33, endln:11:34
      |vpiCaseItem:
      \_case_item: , line:14:3, endln:14:22
        |vpiParent:
        \_case_stmt: , line:13:2, endln:18:9
        |vpiExpr:
        \_constant: , line:14:3, endln:14:9
          |vpiParent:
          \_case_item: , line:14:3, endln:14:22
          |vpiDecompile:3'b1zz
          |vpiSize:3
          |BIN:1zz
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:14:12, endln:14:21
          |vpiParent:
          \_case_item: , line:14:3, endln:14:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:14:16, endln:14:21
            |vpiParent:
            \_assignment: , line:14:12, endln:14:21
            |vpiDecompile:2'b11
            |vpiSize:2
            |BIN:11
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_zz.y), line:14:12, endln:14:13
            |vpiParent:
            \_case_item: , line:14:3, endln:14:22
            |vpiName:y
            |vpiFullName:work@top_zz.y
            |vpiActual:
            \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
      |vpiCaseItem:
      \_case_item: , line:15:3, endln:15:22
        |vpiParent:
        \_case_stmt: , line:13:2, endln:18:9
        |vpiExpr:
        \_constant: , line:15:3, endln:15:9
          |vpiParent:
          \_case_item: , line:15:3, endln:15:22
          |vpiDecompile:3'b01z
          |vpiSize:3
          |BIN:01z
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:15:12, endln:15:21
          |vpiParent:
          \_case_item: , line:15:3, endln:15:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:15:16, endln:15:21
            |vpiParent:
            \_assignment: , line:15:12, endln:15:21
            |vpiDecompile:2'b10
            |vpiSize:2
            |BIN:10
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_zz.y), line:15:12, endln:15:13
            |vpiParent:
            \_case_item: , line:15:3, endln:15:22
            |vpiName:y
            |vpiFullName:work@top_zz.y
            |vpiActual:
            \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
      |vpiCaseItem:
      \_case_item: , line:16:3, endln:16:22
        |vpiParent:
        \_case_stmt: , line:13:2, endln:18:9
        |vpiExpr:
        \_constant: , line:16:3, endln:16:9
          |vpiParent:
          \_case_item: , line:16:3, endln:16:22
          |vpiDecompile:3'b001
          |vpiSize:3
          |BIN:001
          |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:16:12, endln:16:21
          |vpiParent:
          \_case_item: , line:16:3, endln:16:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:16:16, endln:16:21
            |vpiParent:
            \_assignment: , line:16:12, endln:16:21
            |vpiDecompile:2'b01
            |vpiSize:2
            |BIN:01
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_zz.y), line:16:12, endln:16:13
            |vpiParent:
            \_case_item: , line:16:3, endln:16:22
            |vpiName:y
            |vpiFullName:work@top_zz.y
            |vpiActual:
            \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
      |vpiCaseItem:
      \_case_item: , line:17:3, endln:17:22
        |vpiParent:
        \_case_stmt: , line:13:2, endln:18:9
        |vpiStmt:
        \_assignment: , line:17:13, endln:17:21
          |vpiParent:
          \_case_item: , line:17:3, endln:17:22
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:17:16, endln:17:21
            |vpiParent:
            \_assignment: , line:17:13, endln:17:21
            |vpiDecompile:2'b00
            |vpiSize:2
            |BIN:00
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top_zz.y), line:17:13, endln:17:14
            |vpiParent:
            \_case_item: , line:17:3, endln:17:22
            |vpiName:y
            |vpiFullName:work@top_zz.y
            |vpiActual:
            \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
    |vpiAlwaysType:2
|uhdmtopModules:
\_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
  |vpiName:work@top_za
  |vpiDefName:work@top_za
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top_za.s), line:1:33, endln:1:34
    |vpiParent:
    \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_logic_typespec: , line:1:21, endln:1:32
      |vpiRange:
      \_range: , line:1:27, endln:1:32
        |vpiLeftRange:
        \_constant: , line:1:28, endln:1:29
          |vpiParent:
          \_range: , line:1:27, endln:1:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:30, endln:1:31
          |vpiParent:
          \_range: , line:1:27, endln:1:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:s
    |vpiFullName:work@top_za.s
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top_za.y), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_logic_typespec: , line:1:43, endln:1:54
      |vpiRange:
      \_range: , line:1:49, endln:1:54
        |vpiLeftRange:
        \_constant: , line:1:50, endln:1:51
          |vpiParent:
          \_range: , line:1:49, endln:1:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:52, endln:1:53
          |vpiParent:
          \_range: , line:1:49, endln:1:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:y
    |vpiFullName:work@top_za.y
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (s), line:1:33, endln:1:34
    |vpiParent:
    \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top_za.s), line:1:33, endln:1:34
      |vpiName:s
      |vpiFullName:work@top_za.s
      |vpiActual:
      \_logic_net: (work@top_za.s), line:1:33, endln:1:34
    |vpiTypedef:
    \_logic_typespec: , line:1:21, endln:1:32
      |vpiRange:
      \_range: , line:1:27, endln:1:32
        |vpiParent:
        \_port: (s), line:1:33, endln:1:34
        |vpiLeftRange:
        \_constant: , line:1:28, endln:1:29
          |vpiParent:
          \_range: , line:1:27, endln:1:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:30, endln:1:31
          |vpiParent:
          \_range: , line:1:27, endln:1:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (y), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top_za.y), line:1:55, endln:1:56
      |vpiName:y
      |vpiFullName:work@top_za.y
      |vpiActual:
      \_logic_net: (work@top_za.y), line:1:55, endln:1:56
    |vpiTypedef:
    \_logic_typespec: , line:1:43, endln:1:54
      |vpiRange:
      \_range: , line:1:49, endln:1:54
        |vpiParent:
        \_port: (y), line:1:55, endln:1:56
        |vpiLeftRange:
        \_constant: , line:1:50, endln:1:51
          |vpiParent:
          \_range: , line:1:49, endln:1:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:52, endln:1:53
          |vpiParent:
          \_range: , line:1:49, endln:1:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:2:1, endln:8:9
|uhdmtopModules:
\_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
  |vpiName:work@top_zz
  |vpiDefName:work@top_zz
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top_zz.s), line:11:33, endln:11:34
    |vpiParent:
    \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
    |vpiTypespec:
    \_logic_typespec: , line:11:21, endln:11:32
      |vpiRange:
      \_range: , line:11:27, endln:11:32
        |vpiLeftRange:
        \_constant: , line:11:28, endln:11:29
          |vpiParent:
          \_range: , line:11:27, endln:11:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:11:30, endln:11:31
          |vpiParent:
          \_range: , line:11:27, endln:11:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:s
    |vpiFullName:work@top_zz.s
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
    |vpiParent:
    \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
    |vpiTypespec:
    \_logic_typespec: , line:11:43, endln:11:54
      |vpiRange:
      \_range: , line:11:49, endln:11:54
        |vpiLeftRange:
        \_constant: , line:11:50, endln:11:51
          |vpiParent:
          \_range: , line:11:49, endln:11:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:11:52, endln:11:53
          |vpiParent:
          \_range: , line:11:49, endln:11:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:y
    |vpiFullName:work@top_zz.y
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (s), line:11:33, endln:11:34
    |vpiParent:
    \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top_zz.s), line:11:33, endln:11:34
      |vpiName:s
      |vpiFullName:work@top_zz.s
      |vpiActual:
      \_logic_net: (work@top_zz.s), line:11:33, endln:11:34
    |vpiTypedef:
    \_logic_typespec: , line:11:21, endln:11:32
      |vpiRange:
      \_range: , line:11:27, endln:11:32
        |vpiParent:
        \_port: (s), line:11:33, endln:11:34
        |vpiLeftRange:
        \_constant: , line:11:28, endln:11:29
          |vpiParent:
          \_range: , line:11:27, endln:11:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:11:30, endln:11:31
          |vpiParent:
          \_range: , line:11:27, endln:11:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (y), line:11:55, endln:11:56
    |vpiParent:
    \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top_zz.y), line:11:55, endln:11:56
      |vpiName:y
      |vpiFullName:work@top_zz.y
      |vpiActual:
      \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
    |vpiTypedef:
    \_logic_typespec: , line:11:43, endln:11:54
      |vpiRange:
      \_range: , line:11:49, endln:11:54
        |vpiParent:
        \_port: (y), line:11:55, endln:11:56
        |vpiLeftRange:
        \_constant: , line:11:50, endln:11:51
          |vpiParent:
          \_range: , line:11:49, endln:11:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:11:52, endln:11:53
          |vpiParent:
          \_range: , line:11:49, endln:11:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:12:1, endln:18:9
|uhdmtopModules:
\_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
  |vpiName:work@top_zx
  |vpiDefName:work@top_zx
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top_zx.s), line:21:33, endln:21:34
    |vpiParent:
    \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
    |vpiTypespec:
    \_logic_typespec: , line:21:21, endln:21:32
      |vpiRange:
      \_range: , line:21:27, endln:21:32
        |vpiLeftRange:
        \_constant: , line:21:28, endln:21:29
          |vpiParent:
          \_range: , line:21:27, endln:21:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:21:30, endln:21:31
          |vpiParent:
          \_range: , line:21:27, endln:21:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:s
    |vpiFullName:work@top_zx.s
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
    |vpiParent:
    \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
    |vpiTypespec:
    \_logic_typespec: , line:21:43, endln:21:54
      |vpiRange:
      \_range: , line:21:49, endln:21:54
        |vpiLeftRange:
        \_constant: , line:21:50, endln:21:51
          |vpiParent:
          \_range: , line:21:49, endln:21:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:21:52, endln:21:53
          |vpiParent:
          \_range: , line:21:49, endln:21:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:y
    |vpiFullName:work@top_zx.y
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (s), line:21:33, endln:21:34
    |vpiParent:
    \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top_zx.s), line:21:33, endln:21:34
      |vpiName:s
      |vpiFullName:work@top_zx.s
      |vpiActual:
      \_logic_net: (work@top_zx.s), line:21:33, endln:21:34
    |vpiTypedef:
    \_logic_typespec: , line:21:21, endln:21:32
      |vpiRange:
      \_range: , line:21:27, endln:21:32
        |vpiParent:
        \_port: (s), line:21:33, endln:21:34
        |vpiLeftRange:
        \_constant: , line:21:28, endln:21:29
          |vpiParent:
          \_range: , line:21:27, endln:21:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:21:30, endln:21:31
          |vpiParent:
          \_range: , line:21:27, endln:21:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (y), line:21:55, endln:21:56
    |vpiParent:
    \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top_zx.y), line:21:55, endln:21:56
      |vpiName:y
      |vpiFullName:work@top_zx.y
      |vpiActual:
      \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
    |vpiTypedef:
    \_logic_typespec: , line:21:43, endln:21:54
      |vpiRange:
      \_range: , line:21:49, endln:21:54
        |vpiParent:
        \_port: (y), line:21:55, endln:21:56
        |vpiLeftRange:
        \_constant: , line:21:50, endln:21:51
          |vpiParent:
          \_range: , line:21:49, endln:21:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:21:52, endln:21:53
          |vpiParent:
          \_range: , line:21:49, endln:21:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:22:1, endln:28:9
|uhdmtopModules:
\_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
  |vpiName:work@top_xa
  |vpiDefName:work@top_xa
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top_xa.s), line:31:33, endln:31:34
    |vpiParent:
    \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
    |vpiTypespec:
    \_logic_typespec: , line:31:21, endln:31:32
      |vpiRange:
      \_range: , line:31:27, endln:31:32
        |vpiLeftRange:
        \_constant: , line:31:28, endln:31:29
          |vpiParent:
          \_range: , line:31:27, endln:31:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:31:30, endln:31:31
          |vpiParent:
          \_range: , line:31:27, endln:31:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:s
    |vpiFullName:work@top_xa.s
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
    |vpiParent:
    \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
    |vpiTypespec:
    \_logic_typespec: , line:31:43, endln:31:54
      |vpiRange:
      \_range: , line:31:49, endln:31:54
        |vpiLeftRange:
        \_constant: , line:31:50, endln:31:51
          |vpiParent:
          \_range: , line:31:49, endln:31:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:31:52, endln:31:53
          |vpiParent:
          \_range: , line:31:49, endln:31:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:y
    |vpiFullName:work@top_xa.y
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (s), line:31:33, endln:31:34
    |vpiParent:
    \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top_xa.s), line:31:33, endln:31:34
      |vpiName:s
      |vpiFullName:work@top_xa.s
      |vpiActual:
      \_logic_net: (work@top_xa.s), line:31:33, endln:31:34
    |vpiTypedef:
    \_logic_typespec: , line:31:21, endln:31:32
      |vpiRange:
      \_range: , line:31:27, endln:31:32
        |vpiParent:
        \_port: (s), line:31:33, endln:31:34
        |vpiLeftRange:
        \_constant: , line:31:28, endln:31:29
          |vpiParent:
          \_range: , line:31:27, endln:31:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:31:30, endln:31:31
          |vpiParent:
          \_range: , line:31:27, endln:31:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (y), line:31:55, endln:31:56
    |vpiParent:
    \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top_xa.y), line:31:55, endln:31:56
      |vpiName:y
      |vpiFullName:work@top_xa.y
      |vpiActual:
      \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
    |vpiTypedef:
    \_logic_typespec: , line:31:43, endln:31:54
      |vpiRange:
      \_range: , line:31:49, endln:31:54
        |vpiParent:
        \_port: (y), line:31:55, endln:31:56
        |vpiLeftRange:
        \_constant: , line:31:50, endln:31:51
          |vpiParent:
          \_range: , line:31:49, endln:31:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:31:52, endln:31:53
          |vpiParent:
          \_range: , line:31:49, endln:31:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:32:1, endln:38:9
|uhdmtopModules:
\_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
  |vpiName:work@top_xx
  |vpiDefName:work@top_xx
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top_xx.s), line:41:33, endln:41:34
    |vpiParent:
    \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
    |vpiTypespec:
    \_logic_typespec: , line:41:21, endln:41:32
      |vpiRange:
      \_range: , line:41:27, endln:41:32
        |vpiLeftRange:
        \_constant: , line:41:28, endln:41:29
          |vpiParent:
          \_range: , line:41:27, endln:41:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:41:30, endln:41:31
          |vpiParent:
          \_range: , line:41:27, endln:41:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:s
    |vpiFullName:work@top_xx.s
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
    |vpiParent:
    \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
    |vpiTypespec:
    \_logic_typespec: , line:41:43, endln:41:54
      |vpiRange:
      \_range: , line:41:49, endln:41:54
        |vpiLeftRange:
        \_constant: , line:41:50, endln:41:51
          |vpiParent:
          \_range: , line:41:49, endln:41:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:41:52, endln:41:53
          |vpiParent:
          \_range: , line:41:49, endln:41:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:y
    |vpiFullName:work@top_xx.y
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (s), line:41:33, endln:41:34
    |vpiParent:
    \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top_xx.s), line:41:33, endln:41:34
      |vpiName:s
      |vpiFullName:work@top_xx.s
      |vpiActual:
      \_logic_net: (work@top_xx.s), line:41:33, endln:41:34
    |vpiTypedef:
    \_logic_typespec: , line:41:21, endln:41:32
      |vpiRange:
      \_range: , line:41:27, endln:41:32
        |vpiParent:
        \_port: (s), line:41:33, endln:41:34
        |vpiLeftRange:
        \_constant: , line:41:28, endln:41:29
          |vpiParent:
          \_range: , line:41:27, endln:41:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:41:30, endln:41:31
          |vpiParent:
          \_range: , line:41:27, endln:41:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (y), line:41:55, endln:41:56
    |vpiParent:
    \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top_xx.y), line:41:55, endln:41:56
      |vpiName:y
      |vpiFullName:work@top_xx.y
      |vpiActual:
      \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
    |vpiTypedef:
    \_logic_typespec: , line:41:43, endln:41:54
      |vpiRange:
      \_range: , line:41:49, endln:41:54
        |vpiParent:
        \_port: (y), line:41:55, endln:41:56
        |vpiLeftRange:
        \_constant: , line:41:50, endln:41:51
          |vpiParent:
          \_range: , line:41:49, endln:41:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:41:52, endln:41:53
          |vpiParent:
          \_range: , line:41:49, endln:41:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:42:1, endln:48:9
|uhdmtopModules:
\_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
  |vpiName:work@top_xz
  |vpiDefName:work@top_xz
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top_xz.s), line:51:33, endln:51:34
    |vpiParent:
    \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
    |vpiTypespec:
    \_logic_typespec: , line:51:21, endln:51:32
      |vpiRange:
      \_range: , line:51:27, endln:51:32
        |vpiLeftRange:
        \_constant: , line:51:28, endln:51:29
          |vpiParent:
          \_range: , line:51:27, endln:51:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:51:30, endln:51:31
          |vpiParent:
          \_range: , line:51:27, endln:51:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:s
    |vpiFullName:work@top_xz.s
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
    |vpiParent:
    \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
    |vpiTypespec:
    \_logic_typespec: , line:51:43, endln:51:54
      |vpiRange:
      \_range: , line:51:49, endln:51:54
        |vpiLeftRange:
        \_constant: , line:51:50, endln:51:51
          |vpiParent:
          \_range: , line:51:49, endln:51:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:51:52, endln:51:53
          |vpiParent:
          \_range: , line:51:49, endln:51:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:y
    |vpiFullName:work@top_xz.y
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (s), line:51:33, endln:51:34
    |vpiParent:
    \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top_xz.s), line:51:33, endln:51:34
      |vpiName:s
      |vpiFullName:work@top_xz.s
      |vpiActual:
      \_logic_net: (work@top_xz.s), line:51:33, endln:51:34
    |vpiTypedef:
    \_logic_typespec: , line:51:21, endln:51:32
      |vpiRange:
      \_range: , line:51:27, endln:51:32
        |vpiParent:
        \_port: (s), line:51:33, endln:51:34
        |vpiLeftRange:
        \_constant: , line:51:28, endln:51:29
          |vpiParent:
          \_range: , line:51:27, endln:51:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:51:30, endln:51:31
          |vpiParent:
          \_range: , line:51:27, endln:51:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (y), line:51:55, endln:51:56
    |vpiParent:
    \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top_xz.y), line:51:55, endln:51:56
      |vpiName:y
      |vpiFullName:work@top_xz.y
      |vpiActual:
      \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
    |vpiTypedef:
    \_logic_typespec: , line:51:43, endln:51:54
      |vpiRange:
      \_range: , line:51:49, endln:51:54
        |vpiParent:
        \_port: (y), line:51:55, endln:51:56
        |vpiLeftRange:
        \_constant: , line:51:50, endln:51:51
          |vpiParent:
          \_range: , line:51:49, endln:51:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:51:52, endln:51:53
          |vpiParent:
          \_range: , line:51:49, endln:51:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:52:1, endln:58:9
Object 'work@top_za' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 's' of type 'logic_net'
    Object 'y' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'case_stmt'
        Object 's' of type 'ref_obj'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 's' of type 'logic_net'
    Object 'y' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'case_stmt'
        Object 's' of type 'ref_obj'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 's' of type 'logic_net'
    Object 'y' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'case_stmt'
        Object 's' of type 'ref_obj'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 's' of type 'logic_net'
    Object 'y' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'case_stmt'
        Object 's' of type 'ref_obj'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 's' of type 'logic_net'
    Object 'y' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'case_stmt'
        Object 's' of type 'ref_obj'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 's' of type 'logic_net'
    Object 'y' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'case_stmt'
        Object 's' of type 'ref_obj'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
  Object 'work@top_za' of type 'module_inst'
    Object 's' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 's' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
  Object 'work@top_zz' of type 'module_inst'
    Object 's' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 's' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
  Object 'work@top_zx' of type 'module_inst'
    Object 's' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 's' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
  Object 'work@top_xa' of type 'module_inst'
    Object 's' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 's' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
  Object 'work@top_xx' of type 'module_inst'
    Object 's' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 's' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
  Object 'work@top_xz' of type 'module_inst'
    Object 's' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 's' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
