

================================================================
== Vitis HLS Report for 'scheduler_hls'
================================================================
* Date:           Tue Nov 25 16:31:25 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        scheduler_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.760 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:9]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_reset_n"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_reset_n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cntrl_layer_idx"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cntrl_layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_busy"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_busy, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start_out"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_valid"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_valid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_last"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_last, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_ready"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_ready"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_start"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_addr_sel"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_addr_sel, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_layer"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_layer, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_head"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_head, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_tile"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_tile, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dma_done"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dma_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_ready"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_done"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_ready"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_done"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_start"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compute_op"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compute_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_start"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %requant_op"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %requant_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_ready"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_start"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_done"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %done"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %STATE"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %STATE, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%stream_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_done" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:13]   --->   Operation 59 'read' 'stream_done_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%stream_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_ready" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:13]   --->   Operation 60 'read' 'stream_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%compute_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_done" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:13]   --->   Operation 61 'read' 'compute_done_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%compute_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_ready" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:13]   --->   Operation 62 'read' 'compute_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%axis_in_last_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_last" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:13]   --->   Operation 63 'read' 'axis_in_last_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%axis_in_valid_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_valid" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:13]   --->   Operation 64 'read' 'axis_in_valid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cntrl_reset_n_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_reset_n" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:13]   --->   Operation 65 'read' 'cntrl_reset_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%cntrl_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_start" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:13]   --->   Operation 66 'read' 'cntrl_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specreset_ln69 = specreset void @_ssdm_op_SpecReset, i4 %st, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:69]   --->   Operation 67 'specreset' 'specreset_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specreset_ln71 = specreset void @_ssdm_op_SpecReset, i32 %layer_idx, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:71]   --->   Operation 68 'specreset' 'specreset_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specreset_ln75 = specreset void @_ssdm_op_SpecReset, i1 %attn_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:75]   --->   Operation 69 'specreset' 'specreset_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specreset_ln83 = specreset void @_ssdm_op_SpecReset, i1 %concat_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:83]   --->   Operation 70 'specreset' 'specreset_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specreset_ln85 = specreset void @_ssdm_op_SpecReset, i1 %outproj_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:85]   --->   Operation 71 'specreset' 'specreset_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specreset_ln87 = specreset void @_ssdm_op_SpecReset, i1 %resid0_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:87]   --->   Operation 72 'specreset' 'specreset_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specreset_ln89 = specreset void @_ssdm_op_SpecReset, i1 %ln0_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:89]   --->   Operation 73 'specreset' 'specreset_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specreset_ln92 = specreset void @_ssdm_op_SpecReset, i2 %ffn_stage, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:92]   --->   Operation 74 'specreset' 'specreset_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specreset_ln94 = specreset void @_ssdm_op_SpecReset, i1 %ffn_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:94]   --->   Operation 75 'specreset' 'specreset_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specreset_ln96 = specreset void @_ssdm_op_SpecReset, i1 %resid1_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:96]   --->   Operation 76 'specreset' 'specreset_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specreset_ln98 = specreset void @_ssdm_op_SpecReset, i1 %ln1_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:98]   --->   Operation 77 'specreset' 'specreset_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specreset_ln100 = specreset void @_ssdm_op_SpecReset, i1 %stream_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:100]   --->   Operation 78 'specreset' 'specreset_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %wl_start, i1 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:124]   --->   Operation 79 'write' 'write_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_addr_sel, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:125]   --->   Operation 80 'write' 'write_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln127 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_head, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:127]   --->   Operation 81 'write' 'write_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln128 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_tile, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:128]   --->   Operation 82 'write' 'write_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %requant_start, i1 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:131]   --->   Operation 83 'write' 'write_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %requant_op, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:132]   --->   Operation 84 'write' 'write_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%ffn_started_load = load i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248]   --->   Operation 85 'load' 'ffn_started_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %cntrl_reset_n_read, void %if.end.thread, void %if.end3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:103]   --->   Operation 86 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.66ns)   --->   "%store_ln104 = store i4 0, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:104]   --->   Operation 87 'store' 'store_ln104' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.66>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln105 = store i32 0, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:105]   --->   Operation 88 'store' 'store_ln105' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln106 = store i1 0, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:106]   --->   Operation 89 'store' 'store_ln106' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln109 = store i1 0, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:109]   --->   Operation 90 'store' 'store_ln109' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln110 = store i1 0, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:110]   --->   Operation 91 'store' 'store_ln110' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln111 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:111]   --->   Operation 92 'store' 'store_ln111' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln112 = store i1 0, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:112]   --->   Operation 93 'store' 'store_ln112' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.47ns)   --->   "%store_ln113 = store i2 0, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:113]   --->   Operation 94 'store' 'store_ln113' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.47>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln114 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:114]   --->   Operation 95 'store' 'store_ln114' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln115 = store i1 0, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:115]   --->   Operation 96 'store' 'store_ln115' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln116 = store i1 0, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:116]   --->   Operation 97 'store' 'store_ln116' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln117 = store i1 0, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:117]   --->   Operation 98 'store' 'store_ln117' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.73ns)   --->   "%br_ln139 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:139]   --->   Operation 99 'br' 'br_ln139' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.73>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%layer_idx_load = load i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:122]   --->   Operation 100 'load' 'layer_idx_load' <Predicate = (cntrl_reset_n_read)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%st_load = load i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:135]   --->   Operation 101 'load' 'st_load' <Predicate = (cntrl_reset_n_read)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.79ns)   --->   "%switch_ln144 = switch i4 %st_load, void %sw.bb, i4 12, void %sw.bb95, i4 1, void %sw.bb6, i4 2, void %sw.bb9, i4 3, void %sw.bb10, i4 4, void %sw.bb17, i4 5, void %sw.bb25, i4 6, void %sw.bb33, i4 7, void %sw.bb41, i4 8, void %sw.bb49, i4 9, void %sw.bb74, i4 10, void %sw.bb82, i4 11, void %sw.bb90" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:144]   --->   Operation 102 'switch' 'switch_ln144' <Predicate = (cntrl_reset_n_read)> <Delay = 0.79>
ST_1 : Operation 103 [1/1] (1.01ns)   --->   "%add_ln304 = add i32 %layer_idx_load, i32 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:304]   --->   Operation 103 'add' 'add_ln304' <Predicate = (cntrl_reset_n_read & st_load == 11)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln304, i32 1, i32 31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:304]   --->   Operation 104 'partselect' 'tmp' <Predicate = (cntrl_reset_n_read & st_load == 11)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%icmp_ln304 = icmp_slt  i31 %tmp, i31 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:304]   --->   Operation 105 'icmp' 'icmp_ln304' <Predicate = (cntrl_reset_n_read & st_load == 11)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln304, void %if.else93, void %if.then92" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:304]   --->   Operation 106 'br' 'br_ln304' <Predicate = (cntrl_reset_n_read & st_load == 11)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.66ns)   --->   "%store_ln308 = store i4 12, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:308]   --->   Operation 107 'store' 'store_ln308' <Predicate = (cntrl_reset_n_read & st_load == 11 & !icmp_ln304)> <Delay = 0.66>
ST_1 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln309 = store i1 0, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:309]   --->   Operation 108 'store' 'store_ln309' <Predicate = (cntrl_reset_n_read & st_load == 11 & !icmp_ln304)> <Delay = 0.42>
ST_1 : Operation 109 [1/1] (0.73ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 109 'br' 'br_ln0' <Predicate = (cntrl_reset_n_read & st_load == 11 & !icmp_ln304)> <Delay = 0.73>
ST_1 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln305 = store i32 %add_ln304, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:305]   --->   Operation 110 'store' 'store_ln305' <Predicate = (cntrl_reset_n_read & st_load == 11 & icmp_ln304)> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.66ns)   --->   "%store_ln306 = store i4 2, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:306]   --->   Operation 111 'store' 'store_ln306' <Predicate = (cntrl_reset_n_read & st_load == 11 & icmp_ln304)> <Delay = 0.66>
ST_1 : Operation 112 [1/1] (0.73ns)   --->   "%br_ln307 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:307]   --->   Operation 112 'br' 'br_ln307' <Predicate = (cntrl_reset_n_read & st_load == 11 & icmp_ln304)> <Delay = 0.73>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%ln1_started_load = load i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:293]   --->   Operation 113 'load' 'ln1_started_load' <Predicate = (cntrl_reset_n_read & st_load == 10)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln293)   --->   "%xor_ln293 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:293]   --->   Operation 114 'xor' 'xor_ln293' <Predicate = (cntrl_reset_n_read & st_load == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln293 = or i1 %ln1_started_load, i1 %xor_ln293" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:293]   --->   Operation 115 'or' 'or_ln293' <Predicate = (cntrl_reset_n_read & st_load == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %or_ln293, void %if.then84, void %if.else85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:293]   --->   Operation 116 'br' 'br_ln293' <Predicate = (cntrl_reset_n_read & st_load == 10)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln296 = store i1 1, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:296]   --->   Operation 117 'store' 'store_ln296' <Predicate = (cntrl_reset_n_read & st_load == 10 & !or_ln293)> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.73ns)   --->   "%br_ln297 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:297]   --->   Operation 118 'br' 'br_ln297' <Predicate = (cntrl_reset_n_read & st_load == 10 & !or_ln293)> <Delay = 0.73>
ST_1 : Operation 119 [1/1] (0.28ns)   --->   "%and_ln297 = and i1 %ln1_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:297]   --->   Operation 119 'and' 'and_ln297' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln293)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.73ns)   --->   "%br_ln297 = br i1 %and_ln297, void %cleanup, void %if.then87" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:297]   --->   Operation 120 'br' 'br_ln297' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln293)> <Delay = 0.73>
ST_1 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln298 = store i1 0, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:298]   --->   Operation 121 'store' 'store_ln298' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln293 & and_ln297)> <Delay = 0.42>
ST_1 : Operation 122 [1/1] (0.66ns)   --->   "%store_ln299 = store i4 11, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:299]   --->   Operation 122 'store' 'store_ln299' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln293 & and_ln297)> <Delay = 0.66>
ST_1 : Operation 123 [1/1] (0.73ns)   --->   "%br_ln300 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:300]   --->   Operation 123 'br' 'br_ln300' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln293 & and_ln297)> <Delay = 0.73>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%resid1_started_load = load i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:282]   --->   Operation 124 'load' 'resid1_started_load' <Predicate = (cntrl_reset_n_read & st_load == 9)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln282)   --->   "%xor_ln282 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:282]   --->   Operation 125 'xor' 'xor_ln282' <Predicate = (cntrl_reset_n_read & st_load == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln282 = or i1 %resid1_started_load, i1 %xor_ln282" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:282]   --->   Operation 126 'or' 'or_ln282' <Predicate = (cntrl_reset_n_read & st_load == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln282 = br i1 %or_ln282, void %if.then76, void %if.else77" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:282]   --->   Operation 127 'br' 'br_ln282' <Predicate = (cntrl_reset_n_read & st_load == 9)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln285 = store i1 1, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:285]   --->   Operation 128 'store' 'store_ln285' <Predicate = (cntrl_reset_n_read & st_load == 9 & !or_ln282)> <Delay = 0.42>
ST_1 : Operation 129 [1/1] (0.73ns)   --->   "%br_ln286 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:286]   --->   Operation 129 'br' 'br_ln286' <Predicate = (cntrl_reset_n_read & st_load == 9 & !or_ln282)> <Delay = 0.73>
ST_1 : Operation 130 [1/1] (0.28ns)   --->   "%and_ln286 = and i1 %resid1_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:286]   --->   Operation 130 'and' 'and_ln286' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln282)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.73ns)   --->   "%br_ln286 = br i1 %and_ln286, void %cleanup, void %if.then79" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:286]   --->   Operation 131 'br' 'br_ln286' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln282)> <Delay = 0.73>
ST_1 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln287 = store i1 0, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:287]   --->   Operation 132 'store' 'store_ln287' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln282 & and_ln286)> <Delay = 0.42>
ST_1 : Operation 133 [1/1] (0.66ns)   --->   "%store_ln288 = store i4 10, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:288]   --->   Operation 133 'store' 'store_ln288' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln282 & and_ln286)> <Delay = 0.66>
ST_1 : Operation 134 [1/1] (0.73ns)   --->   "%br_ln289 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:289]   --->   Operation 134 'br' 'br_ln289' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln282 & and_ln286)> <Delay = 0.73>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%ffn_stage_load = load i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:246]   --->   Operation 135 'load' 'ffn_stage_load' <Predicate = (cntrl_reset_n_read & st_load == 8)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.54ns)   --->   "%switch_ln246 = switch i2 %ffn_stage_load, void %sw.bb50, i2 2, void %sw.bb66, i2 1, void %sw.bb58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:246]   --->   Operation 136 'switch' 'switch_ln246' <Predicate = (cntrl_reset_n_read & st_load == 8)> <Delay = 0.54>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln258)   --->   "%xor_ln258 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:258]   --->   Operation 137 'xor' 'xor_ln258' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln258 = or i1 %ffn_started_load, i1 %xor_ln258" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:258]   --->   Operation 138 'or' 'or_ln258' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln258 = br i1 %or_ln258, void %if.then60, void %if.else61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:258]   --->   Operation 139 'br' 'br_ln258' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln261 = store i1 1, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:261]   --->   Operation 140 'store' 'store_ln261' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & !or_ln258)> <Delay = 0.42>
ST_1 : Operation 141 [1/1] (0.73ns)   --->   "%br_ln262 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:262]   --->   Operation 141 'br' 'br_ln262' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & !or_ln258)> <Delay = 0.73>
ST_1 : Operation 142 [1/1] (0.28ns)   --->   "%and_ln262 = and i1 %ffn_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:262]   --->   Operation 142 'and' 'and_ln262' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln258)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln262 = br i1 %and_ln262, void %if.end64, void %if.then63" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:262]   --->   Operation 143 'br' 'br_ln262' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln258)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln263 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:263]   --->   Operation 144 'store' 'store_ln263' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln258 & and_ln262)> <Delay = 0.42>
ST_1 : Operation 145 [1/1] (0.47ns)   --->   "%store_ln264 = store i2 2, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:264]   --->   Operation 145 'store' 'store_ln264' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln258 & and_ln262)> <Delay = 0.47>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln265 = br void %if.end64" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:265]   --->   Operation 146 'br' 'br_ln265' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln258 & and_ln262)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.73ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 147 'br' 'br_ln0' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln258)> <Delay = 0.73>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln268)   --->   "%xor_ln268 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:268]   --->   Operation 148 'xor' 'xor_ln268' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln268 = or i1 %ffn_started_load, i1 %xor_ln268" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:268]   --->   Operation 149 'or' 'or_ln268' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %or_ln268, void %if.then68, void %if.else69" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:268]   --->   Operation 150 'br' 'br_ln268' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln271 = store i1 1, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:271]   --->   Operation 151 'store' 'store_ln271' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & !or_ln268)> <Delay = 0.42>
ST_1 : Operation 152 [1/1] (0.73ns)   --->   "%br_ln272 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:272]   --->   Operation 152 'br' 'br_ln272' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & !or_ln268)> <Delay = 0.73>
ST_1 : Operation 153 [1/1] (0.28ns)   --->   "%and_ln272 = and i1 %ffn_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:272]   --->   Operation 153 'and' 'and_ln272' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & or_ln268)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.73ns)   --->   "%br_ln272 = br i1 %and_ln272, void %cleanup, void %if.then71" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:272]   --->   Operation 154 'br' 'br_ln272' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & or_ln268)> <Delay = 0.73>
ST_1 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln273 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:273]   --->   Operation 155 'store' 'store_ln273' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & or_ln268 & and_ln272)> <Delay = 0.42>
ST_1 : Operation 156 [1/1] (0.47ns)   --->   "%store_ln274 = store i2 0, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:274]   --->   Operation 156 'store' 'store_ln274' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & or_ln268 & and_ln272)> <Delay = 0.47>
ST_1 : Operation 157 [1/1] (0.66ns)   --->   "%store_ln275 = store i4 9, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:275]   --->   Operation 157 'store' 'store_ln275' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & or_ln268 & and_ln272)> <Delay = 0.66>
ST_1 : Operation 158 [1/1] (0.73ns)   --->   "%br_ln276 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:276]   --->   Operation 158 'br' 'br_ln276' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & or_ln268 & and_ln272)> <Delay = 0.73>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln248)   --->   "%xor_ln248 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248]   --->   Operation 159 'xor' 'xor_ln248' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln248 = or i1 %ffn_started_load, i1 %xor_ln248" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248]   --->   Operation 160 'or' 'or_ln248' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %or_ln248, void %if.then52, void %if.else53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248]   --->   Operation 161 'br' 'br_ln248' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln251 = store i1 1, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:251]   --->   Operation 162 'store' 'store_ln251' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & !or_ln248)> <Delay = 0.42>
ST_1 : Operation 163 [1/1] (0.73ns)   --->   "%br_ln252 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:252]   --->   Operation 163 'br' 'br_ln252' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & !or_ln248)> <Delay = 0.73>
ST_1 : Operation 164 [1/1] (0.28ns)   --->   "%and_ln252 = and i1 %ffn_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:252]   --->   Operation 164 'and' 'and_ln252' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & or_ln248)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %and_ln252, void %if.end56, void %if.then55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:252]   --->   Operation 165 'br' 'br_ln252' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & or_ln248)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.42ns)   --->   "%store_ln253 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:253]   --->   Operation 166 'store' 'store_ln253' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & or_ln248 & and_ln252)> <Delay = 0.42>
ST_1 : Operation 167 [1/1] (0.47ns)   --->   "%store_ln254 = store i2 1, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:254]   --->   Operation 167 'store' 'store_ln254' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & or_ln248 & and_ln252)> <Delay = 0.47>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln255 = br void %if.end56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:255]   --->   Operation 168 'br' 'br_ln255' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & or_ln248 & and_ln252)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.73ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 169 'br' 'br_ln0' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & or_ln248)> <Delay = 0.73>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%ln0_started_load = load i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:234]   --->   Operation 170 'load' 'ln0_started_load' <Predicate = (cntrl_reset_n_read & st_load == 7)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln234)   --->   "%xor_ln234 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:234]   --->   Operation 171 'xor' 'xor_ln234' <Predicate = (cntrl_reset_n_read & st_load == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln234 = or i1 %ln0_started_load, i1 %xor_ln234" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:234]   --->   Operation 172 'or' 'or_ln234' <Predicate = (cntrl_reset_n_read & st_load == 7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %or_ln234, void %if.then43, void %if.else44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:234]   --->   Operation 173 'br' 'br_ln234' <Predicate = (cntrl_reset_n_read & st_load == 7)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.42ns)   --->   "%store_ln237 = store i1 1, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:237]   --->   Operation 174 'store' 'store_ln237' <Predicate = (cntrl_reset_n_read & st_load == 7 & !or_ln234)> <Delay = 0.42>
ST_1 : Operation 175 [1/1] (0.73ns)   --->   "%br_ln238 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:238]   --->   Operation 175 'br' 'br_ln238' <Predicate = (cntrl_reset_n_read & st_load == 7 & !or_ln234)> <Delay = 0.73>
ST_1 : Operation 176 [1/1] (0.28ns)   --->   "%and_ln238 = and i1 %ln0_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:238]   --->   Operation 176 'and' 'and_ln238' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln234)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.73ns)   --->   "%br_ln238 = br i1 %and_ln238, void %cleanup, void %if.then46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:238]   --->   Operation 177 'br' 'br_ln238' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln234)> <Delay = 0.73>
ST_1 : Operation 178 [1/1] (0.42ns)   --->   "%store_ln239 = store i1 0, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:239]   --->   Operation 178 'store' 'store_ln239' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln234 & and_ln238)> <Delay = 0.42>
ST_1 : Operation 179 [1/1] (0.66ns)   --->   "%store_ln240 = store i4 8, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:240]   --->   Operation 179 'store' 'store_ln240' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln234 & and_ln238)> <Delay = 0.66>
ST_1 : Operation 180 [1/1] (0.73ns)   --->   "%br_ln241 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:241]   --->   Operation 180 'br' 'br_ln241' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln234 & and_ln238)> <Delay = 0.73>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%resid0_started_load = load i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:223]   --->   Operation 181 'load' 'resid0_started_load' <Predicate = (cntrl_reset_n_read & st_load == 6)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln223)   --->   "%xor_ln223 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:223]   --->   Operation 182 'xor' 'xor_ln223' <Predicate = (cntrl_reset_n_read & st_load == 6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln223 = or i1 %resid0_started_load, i1 %xor_ln223" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:223]   --->   Operation 183 'or' 'or_ln223' <Predicate = (cntrl_reset_n_read & st_load == 6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %or_ln223, void %if.then35, void %if.else36" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:223]   --->   Operation 184 'br' 'br_ln223' <Predicate = (cntrl_reset_n_read & st_load == 6)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.42ns)   --->   "%store_ln226 = store i1 1, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:226]   --->   Operation 185 'store' 'store_ln226' <Predicate = (cntrl_reset_n_read & st_load == 6 & !or_ln223)> <Delay = 0.42>
ST_1 : Operation 186 [1/1] (0.73ns)   --->   "%br_ln227 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:227]   --->   Operation 186 'br' 'br_ln227' <Predicate = (cntrl_reset_n_read & st_load == 6 & !or_ln223)> <Delay = 0.73>
ST_1 : Operation 187 [1/1] (0.28ns)   --->   "%and_ln227 = and i1 %resid0_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:227]   --->   Operation 187 'and' 'and_ln227' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln223)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.73ns)   --->   "%br_ln227 = br i1 %and_ln227, void %cleanup, void %if.then38" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:227]   --->   Operation 188 'br' 'br_ln227' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln223)> <Delay = 0.73>
ST_1 : Operation 189 [1/1] (0.42ns)   --->   "%store_ln228 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:228]   --->   Operation 189 'store' 'store_ln228' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln223 & and_ln227)> <Delay = 0.42>
ST_1 : Operation 190 [1/1] (0.66ns)   --->   "%store_ln229 = store i4 7, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:229]   --->   Operation 190 'store' 'store_ln229' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln223 & and_ln227)> <Delay = 0.66>
ST_1 : Operation 191 [1/1] (0.73ns)   --->   "%br_ln230 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:230]   --->   Operation 191 'br' 'br_ln230' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln223 & and_ln227)> <Delay = 0.73>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%outproj_started_load = load i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:212]   --->   Operation 192 'load' 'outproj_started_load' <Predicate = (cntrl_reset_n_read & st_load == 5)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln212)   --->   "%xor_ln212 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:212]   --->   Operation 193 'xor' 'xor_ln212' <Predicate = (cntrl_reset_n_read & st_load == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln212 = or i1 %outproj_started_load, i1 %xor_ln212" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:212]   --->   Operation 194 'or' 'or_ln212' <Predicate = (cntrl_reset_n_read & st_load == 5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %or_ln212, void %if.then27, void %if.else28" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:212]   --->   Operation 195 'br' 'br_ln212' <Predicate = (cntrl_reset_n_read & st_load == 5)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.42ns)   --->   "%store_ln215 = store i1 1, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:215]   --->   Operation 196 'store' 'store_ln215' <Predicate = (cntrl_reset_n_read & st_load == 5 & !or_ln212)> <Delay = 0.42>
ST_1 : Operation 197 [1/1] (0.73ns)   --->   "%br_ln216 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:216]   --->   Operation 197 'br' 'br_ln216' <Predicate = (cntrl_reset_n_read & st_load == 5 & !or_ln212)> <Delay = 0.73>
ST_1 : Operation 198 [1/1] (0.28ns)   --->   "%and_ln216 = and i1 %outproj_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:216]   --->   Operation 198 'and' 'and_ln216' <Predicate = (cntrl_reset_n_read & st_load == 5 & or_ln212)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.73ns)   --->   "%br_ln216 = br i1 %and_ln216, void %cleanup, void %if.then30" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:216]   --->   Operation 199 'br' 'br_ln216' <Predicate = (cntrl_reset_n_read & st_load == 5 & or_ln212)> <Delay = 0.73>
ST_1 : Operation 200 [1/1] (0.42ns)   --->   "%store_ln217 = store i1 0, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:217]   --->   Operation 200 'store' 'store_ln217' <Predicate = (cntrl_reset_n_read & st_load == 5 & or_ln212 & and_ln216)> <Delay = 0.42>
ST_1 : Operation 201 [1/1] (0.66ns)   --->   "%store_ln218 = store i4 6, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:218]   --->   Operation 201 'store' 'store_ln218' <Predicate = (cntrl_reset_n_read & st_load == 5 & or_ln212 & and_ln216)> <Delay = 0.66>
ST_1 : Operation 202 [1/1] (0.73ns)   --->   "%br_ln219 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:219]   --->   Operation 202 'br' 'br_ln219' <Predicate = (cntrl_reset_n_read & st_load == 5 & or_ln212 & and_ln216)> <Delay = 0.73>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%concat_started_load = load i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:201]   --->   Operation 203 'load' 'concat_started_load' <Predicate = (cntrl_reset_n_read & st_load == 4)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln201)   --->   "%xor_ln201 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:201]   --->   Operation 204 'xor' 'xor_ln201' <Predicate = (cntrl_reset_n_read & st_load == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln201 = or i1 %concat_started_load, i1 %xor_ln201" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:201]   --->   Operation 205 'or' 'or_ln201' <Predicate = (cntrl_reset_n_read & st_load == 4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %or_ln201, void %if.then19, void %if.else20" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:201]   --->   Operation 206 'br' 'br_ln201' <Predicate = (cntrl_reset_n_read & st_load == 4)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.42ns)   --->   "%store_ln204 = store i1 1, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:204]   --->   Operation 207 'store' 'store_ln204' <Predicate = (cntrl_reset_n_read & st_load == 4 & !or_ln201)> <Delay = 0.42>
ST_1 : Operation 208 [1/1] (0.73ns)   --->   "%br_ln205 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:205]   --->   Operation 208 'br' 'br_ln205' <Predicate = (cntrl_reset_n_read & st_load == 4 & !or_ln201)> <Delay = 0.73>
ST_1 : Operation 209 [1/1] (0.28ns)   --->   "%and_ln205 = and i1 %concat_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:205]   --->   Operation 209 'and' 'and_ln205' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln201)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.73ns)   --->   "%br_ln205 = br i1 %and_ln205, void %cleanup, void %if.then22" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:205]   --->   Operation 210 'br' 'br_ln205' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln201)> <Delay = 0.73>
ST_1 : Operation 211 [1/1] (0.42ns)   --->   "%store_ln206 = store i1 0, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:206]   --->   Operation 211 'store' 'store_ln206' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln201 & and_ln205)> <Delay = 0.42>
ST_1 : Operation 212 [1/1] (0.66ns)   --->   "%store_ln207 = store i4 5, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:207]   --->   Operation 212 'store' 'store_ln207' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln201 & and_ln205)> <Delay = 0.66>
ST_1 : Operation 213 [1/1] (0.73ns)   --->   "%br_ln208 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:208]   --->   Operation 213 'br' 'br_ln208' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln201 & and_ln205)> <Delay = 0.73>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%attn_started_load = load i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:190]   --->   Operation 214 'load' 'attn_started_load' <Predicate = (cntrl_reset_n_read & st_load == 3)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln190)   --->   "%xor_ln190 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:190]   --->   Operation 215 'xor' 'xor_ln190' <Predicate = (cntrl_reset_n_read & st_load == 3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln190 = or i1 %attn_started_load, i1 %xor_ln190" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:190]   --->   Operation 216 'or' 'or_ln190' <Predicate = (cntrl_reset_n_read & st_load == 3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %or_ln190, void %if.then12, void %if.else" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:190]   --->   Operation 217 'br' 'br_ln190' <Predicate = (cntrl_reset_n_read & st_load == 3)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.42ns)   --->   "%store_ln193 = store i1 1, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:193]   --->   Operation 218 'store' 'store_ln193' <Predicate = (cntrl_reset_n_read & st_load == 3 & !or_ln190)> <Delay = 0.42>
ST_1 : Operation 219 [1/1] (0.73ns)   --->   "%br_ln194 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:194]   --->   Operation 219 'br' 'br_ln194' <Predicate = (cntrl_reset_n_read & st_load == 3 & !or_ln190)> <Delay = 0.73>
ST_1 : Operation 220 [1/1] (0.28ns)   --->   "%and_ln194 = and i1 %attn_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:194]   --->   Operation 220 'and' 'and_ln194' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln190)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.73ns)   --->   "%br_ln194 = br i1 %and_ln194, void %cleanup, void %if.then14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:194]   --->   Operation 221 'br' 'br_ln194' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln190)> <Delay = 0.73>
ST_1 : Operation 222 [1/1] (0.42ns)   --->   "%store_ln195 = store i1 0, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:195]   --->   Operation 222 'store' 'store_ln195' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln190 & and_ln194)> <Delay = 0.42>
ST_1 : Operation 223 [1/1] (0.66ns)   --->   "%store_ln196 = store i4 4, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:196]   --->   Operation 223 'store' 'store_ln196' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln190 & and_ln194)> <Delay = 0.66>
ST_1 : Operation 224 [1/1] (0.73ns)   --->   "%br_ln197 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:197]   --->   Operation 224 'br' 'br_ln197' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln190 & and_ln194)> <Delay = 0.73>
ST_1 : Operation 225 [1/1] (0.42ns)   --->   "%store_ln173 = store i1 0, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:173]   --->   Operation 225 'store' 'store_ln173' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 226 [1/1] (0.42ns)   --->   "%store_ln176 = store i1 0, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:176]   --->   Operation 226 'store' 'store_ln176' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 227 [1/1] (0.42ns)   --->   "%store_ln177 = store i1 0, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:177]   --->   Operation 227 'store' 'store_ln177' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 228 [1/1] (0.42ns)   --->   "%store_ln178 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:178]   --->   Operation 228 'store' 'store_ln178' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 229 [1/1] (0.42ns)   --->   "%store_ln179 = store i1 0, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:179]   --->   Operation 229 'store' 'store_ln179' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 230 [1/1] (0.47ns)   --->   "%store_ln180 = store i2 0, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:180]   --->   Operation 230 'store' 'store_ln180' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.47>
ST_1 : Operation 231 [1/1] (0.42ns)   --->   "%store_ln181 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:181]   --->   Operation 231 'store' 'store_ln181' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 232 [1/1] (0.42ns)   --->   "%store_ln182 = store i1 0, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:182]   --->   Operation 232 'store' 'store_ln182' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 233 [1/1] (0.42ns)   --->   "%store_ln183 = store i1 0, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:183]   --->   Operation 233 'store' 'store_ln183' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 234 [1/1] (0.66ns)   --->   "%store_ln184 = store i4 3, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:184]   --->   Operation 234 'store' 'store_ln184' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.66>
ST_1 : Operation 235 [1/1] (0.73ns)   --->   "%br_ln186 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:186]   --->   Operation 235 'br' 'br_ln186' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.73>
ST_1 : Operation 236 [1/1] (0.28ns)   --->   "%and_ln166 = and i1 %axis_in_valid_read, i1 %axis_in_last_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:166]   --->   Operation 236 'and' 'and_ln166' <Predicate = (cntrl_reset_n_read & st_load == 1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.73ns)   --->   "%br_ln166 = br i1 %and_ln166, void %cleanup, void %if.then7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:166]   --->   Operation 237 'br' 'br_ln166' <Predicate = (cntrl_reset_n_read & st_load == 1)> <Delay = 0.73>
ST_1 : Operation 238 [1/1] (0.66ns)   --->   "%store_ln167 = store i4 2, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:167]   --->   Operation 238 'store' 'store_ln167' <Predicate = (cntrl_reset_n_read & st_load == 1 & and_ln166)> <Delay = 0.66>
ST_1 : Operation 239 [1/1] (0.73ns)   --->   "%br_ln168 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:168]   --->   Operation 239 'br' 'br_ln168' <Predicate = (cntrl_reset_n_read & st_load == 1 & and_ln166)> <Delay = 0.73>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%stream_started_load = load i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:314]   --->   Operation 240 'load' 'stream_started_load' <Predicate = (cntrl_reset_n_read & st_load == 12)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln314)   --->   "%xor_ln314 = xor i1 %stream_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:314]   --->   Operation 241 'xor' 'xor_ln314' <Predicate = (cntrl_reset_n_read & st_load == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln314 = or i1 %stream_started_load, i1 %xor_ln314" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:314]   --->   Operation 242 'or' 'or_ln314' <Predicate = (cntrl_reset_n_read & st_load == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %or_ln314, void %if.then97, void %if.else98" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:314]   --->   Operation 243 'br' 'br_ln314' <Predicate = (cntrl_reset_n_read & st_load == 12)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.42ns)   --->   "%store_ln316 = store i1 1, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:316]   --->   Operation 244 'store' 'store_ln316' <Predicate = (cntrl_reset_n_read & st_load == 12 & !or_ln314)> <Delay = 0.42>
ST_1 : Operation 245 [1/1] (0.73ns)   --->   "%br_ln317 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:317]   --->   Operation 245 'br' 'br_ln317' <Predicate = (cntrl_reset_n_read & st_load == 12 & !or_ln314)> <Delay = 0.73>
ST_1 : Operation 246 [1/1] (0.28ns)   --->   "%and_ln317 = and i1 %stream_started_load, i1 %stream_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:317]   --->   Operation 246 'and' 'and_ln317' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln314)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.73ns)   --->   "%br_ln317 = br i1 %and_ln317, void %cleanup, void %if.then100" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:317]   --->   Operation 247 'br' 'br_ln317' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln314)> <Delay = 0.73>
ST_1 : Operation 248 [1/1] (0.42ns)   --->   "%store_ln318 = store i1 0, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:318]   --->   Operation 248 'store' 'store_ln318' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln314 & and_ln317)> <Delay = 0.42>
ST_1 : Operation 249 [1/1] (0.73ns)   --->   "%br_ln320 = br i1 %cntrl_start_read, void %if.then101, void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:320]   --->   Operation 249 'br' 'br_ln320' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln314 & and_ln317)> <Delay = 0.73>
ST_1 : Operation 250 [1/1] (0.66ns)   --->   "%store_ln321 = store i4 0, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:321]   --->   Operation 250 'store' 'store_ln321' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln314 & and_ln317 & !cntrl_start_read)> <Delay = 0.66>
ST_1 : Operation 251 [1/1] (0.73ns)   --->   "%br_ln322 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:322]   --->   Operation 251 'br' 'br_ln322' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln314 & and_ln317 & !cntrl_start_read)> <Delay = 0.73>
ST_1 : Operation 252 [1/1] (0.73ns)   --->   "%br_ln146 = br i1 %cntrl_start_read, void %cleanup, void %if.then4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:146]   --->   Operation 252 'br' 'br_ln146' <Predicate = (cntrl_reset_n_read & st_load == 15) | (cntrl_reset_n_read & st_load == 14) | (cntrl_reset_n_read & st_load == 13) | (cntrl_reset_n_read & st_load == 0)> <Delay = 0.73>
ST_1 : Operation 253 [1/1] (0.66ns)   --->   "%store_ln147 = store i4 1, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:147]   --->   Operation 253 'store' 'store_ln147' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.66>
ST_1 : Operation 254 [1/1] (0.42ns)   --->   "%store_ln148 = store i1 0, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:148]   --->   Operation 254 'store' 'store_ln148' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 255 [1/1] (0.42ns)   --->   "%store_ln151 = store i1 0, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:151]   --->   Operation 255 'store' 'store_ln151' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 256 [1/1] (0.42ns)   --->   "%store_ln152 = store i1 0, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:152]   --->   Operation 256 'store' 'store_ln152' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 257 [1/1] (0.42ns)   --->   "%store_ln153 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:153]   --->   Operation 257 'store' 'store_ln153' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 258 [1/1] (0.42ns)   --->   "%store_ln154 = store i1 0, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:154]   --->   Operation 258 'store' 'store_ln154' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 259 [1/1] (0.42ns)   --->   "%store_ln155 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:155]   --->   Operation 259 'store' 'store_ln155' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 260 [1/1] (0.42ns)   --->   "%store_ln156 = store i1 0, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:156]   --->   Operation 260 'store' 'store_ln156' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 261 [1/1] (0.42ns)   --->   "%store_ln157 = store i1 0, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:157]   --->   Operation 261 'store' 'store_ln157' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 262 [1/1] (0.42ns)   --->   "%store_ln158 = store i1 0, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:158]   --->   Operation 262 'store' 'store_ln158' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 263 [1/1] (0.73ns)   --->   "%br_ln160 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:160]   --->   Operation 263 'br' 'br_ln160' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.73>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%axis_in_ready_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then92, i1 0, void %if.else93, i1 0, void %if.then87, i1 0, void %if.else85, i1 0, void %if.then84, i1 0, void %if.then79, i1 0, void %if.else77, i1 0, void %if.then76, i1 0, void %if.then71, i1 0, void %if.else69, i1 0, void %if.then68, i1 0, void %if.then46, i1 0, void %if.else44, i1 0, void %if.then43, i1 0, void %if.then38, i1 0, void %if.else36, i1 0, void %if.then35, i1 0, void %if.then30, i1 0, void %if.else28, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 1, void %if.then7, i1 1, void %sw.bb6, i1 0, void %if.then100, i1 0, void %if.then101, i1 0, void %if.else98, i1 0, void %if.then97, i1 0, void %if.end.thread, i1 0, void %if.end56, i1 0, void %if.then52, i1 0, void %if.end64, i1 0, void %if.then60"   --->   Operation 264 'phi' 'axis_in_ready_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%compute_start_new_2 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then92, i1 0, void %if.else93, i1 0, void %if.then87, i1 0, void %if.else85, i1 1, void %if.then84, i1 0, void %if.then79, i1 0, void %if.else77, i1 1, void %if.then76, i1 0, void %if.then71, i1 0, void %if.else69, i1 1, void %if.then68, i1 0, void %if.then46, i1 0, void %if.else44, i1 1, void %if.then43, i1 0, void %if.then38, i1 0, void %if.else36, i1 1, void %if.then35, i1 0, void %if.then30, i1 0, void %if.else28, i1 1, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 1, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 1, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then100, i1 0, void %if.then101, i1 0, void %if.else98, i1 0, void %if.then97, i1 0, void %if.end.thread, i1 0, void %if.end56, i1 1, void %if.then52, i1 0, void %if.end64, i1 1, void %if.then60"   --->   Operation 265 'phi' 'compute_start_new_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%compute_op_new_2 = phi i5 0, void %if.then4, i5 0, void %sw.bb, i5 0, void %if.then92, i5 0, void %if.else93, i5 0, void %if.then87, i5 0, void %if.else85, i5 17, void %if.then84, i5 0, void %if.then79, i5 0, void %if.else77, i5 16, void %if.then76, i5 0, void %if.then71, i5 0, void %if.else69, i5 15, void %if.then68, i5 0, void %if.then46, i5 0, void %if.else44, i5 12, void %if.then43, i5 0, void %if.then38, i5 0, void %if.else36, i5 11, void %if.then35, i5 0, void %if.then30, i5 0, void %if.else28, i5 10, void %if.then27, i5 0, void %if.then22, i5 0, void %if.else20, i5 9, void %if.then19, i5 0, void %if.then14, i5 0, void %if.else, i5 4, void %if.then12, i5 0, void %sw.bb9, i5 0, void %if.then7, i5 0, void %sw.bb6, i5 0, void %if.then100, i5 0, void %if.then101, i5 0, void %if.else98, i5 0, void %if.then97, i5 0, void %if.end.thread, i5 0, void %if.end56, i5 13, void %if.then52, i5 0, void %if.end64, i5 14, void %if.then60"   --->   Operation 266 'phi' 'compute_op_new_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%stream_start_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then92, i1 0, void %if.else93, i1 0, void %if.then87, i1 0, void %if.else85, i1 0, void %if.then84, i1 0, void %if.then79, i1 0, void %if.else77, i1 0, void %if.then76, i1 0, void %if.then71, i1 0, void %if.else69, i1 0, void %if.then68, i1 0, void %if.then46, i1 0, void %if.else44, i1 0, void %if.then43, i1 0, void %if.then38, i1 0, void %if.else36, i1 0, void %if.then35, i1 0, void %if.then30, i1 0, void %if.else28, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then100, i1 0, void %if.then101, i1 0, void %if.else98, i1 1, void %if.then97, i1 0, void %if.end.thread, i1 0, void %if.end56, i1 0, void %if.then52, i1 0, void %if.end64, i1 0, void %if.then60"   --->   Operation 267 'phi' 'stream_start_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%done_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then92, i1 0, void %if.else93, i1 0, void %if.then87, i1 0, void %if.else85, i1 0, void %if.then84, i1 0, void %if.then79, i1 0, void %if.else77, i1 0, void %if.then76, i1 0, void %if.then71, i1 0, void %if.else69, i1 0, void %if.then68, i1 0, void %if.then46, i1 0, void %if.else44, i1 0, void %if.then43, i1 0, void %if.then38, i1 0, void %if.else36, i1 0, void %if.then35, i1 0, void %if.then30, i1 0, void %if.else28, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 1, void %if.then100, i1 1, void %if.then101, i1 0, void %if.else98, i1 0, void %if.then97, i1 0, void %if.end.thread, i1 0, void %if.end56, i1 0, void %if.then52, i1 0, void %if.end64, i1 0, void %if.then60"   --->   Operation 268 'phi' 'done_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%storemerge52 = phi i4 1, void %if.then4, i4 0, void %sw.bb, i4 2, void %if.then92, i4 12, void %if.else93, i4 11, void %if.then87, i4 10, void %if.else85, i4 10, void %if.then84, i4 10, void %if.then79, i4 9, void %if.else77, i4 9, void %if.then76, i4 9, void %if.then71, i4 8, void %if.else69, i4 8, void %if.then68, i4 8, void %if.then46, i4 7, void %if.else44, i4 7, void %if.then43, i4 7, void %if.then38, i4 6, void %if.else36, i4 6, void %if.then35, i4 6, void %if.then30, i4 5, void %if.else28, i4 5, void %if.then27, i4 5, void %if.then22, i4 4, void %if.else20, i4 4, void %if.then19, i4 4, void %if.then14, i4 3, void %if.else, i4 3, void %if.then12, i4 3, void %sw.bb9, i4 2, void %if.then7, i4 1, void %sw.bb6, i4 12, void %if.then100, i4 0, void %if.then101, i4 12, void %if.else98, i4 12, void %if.then97, i4 0, void %if.end.thread, i4 8, void %if.end56, i4 8, void %if.then52, i4 8, void %if.end64, i4 8, void %if.then60"   --->   Operation 269 'phi' 'storemerge52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%empty = phi i32 %layer_idx_load, void %if.then4, i32 %layer_idx_load, void %sw.bb, i32 %layer_idx_load, void %if.then92, i32 %layer_idx_load, void %if.else93, i32 %layer_idx_load, void %if.then87, i32 %layer_idx_load, void %if.else85, i32 %layer_idx_load, void %if.then84, i32 %layer_idx_load, void %if.then79, i32 %layer_idx_load, void %if.else77, i32 %layer_idx_load, void %if.then76, i32 %layer_idx_load, void %if.then71, i32 %layer_idx_load, void %if.else69, i32 %layer_idx_load, void %if.then68, i32 %layer_idx_load, void %if.then46, i32 %layer_idx_load, void %if.else44, i32 %layer_idx_load, void %if.then43, i32 %layer_idx_load, void %if.then38, i32 %layer_idx_load, void %if.else36, i32 %layer_idx_load, void %if.then35, i32 %layer_idx_load, void %if.then30, i32 %layer_idx_load, void %if.else28, i32 %layer_idx_load, void %if.then27, i32 %layer_idx_load, void %if.then22, i32 %layer_idx_load, void %if.else20, i32 %layer_idx_load, void %if.then19, i32 %layer_idx_load, void %if.then14, i32 %layer_idx_load, void %if.else, i32 %layer_idx_load, void %if.then12, i32 %layer_idx_load, void %sw.bb9, i32 %layer_idx_load, void %if.then7, i32 %layer_idx_load, void %sw.bb6, i32 %layer_idx_load, void %if.then100, i32 %layer_idx_load, void %if.then101, i32 %layer_idx_load, void %if.else98, i32 %layer_idx_load, void %if.then97, i32 0, void %if.end.thread, i32 %layer_idx_load, void %if.end56, i32 %layer_idx_load, void %if.then52, i32 %layer_idx_load, void %if.end64, i32 %layer_idx_load, void %if.then60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:122]   --->   Operation 270 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%phi_ln135 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 1, void %if.then92, i1 1, void %if.else93, i1 1, void %if.then87, i1 1, void %if.else85, i1 1, void %if.then84, i1 1, void %if.then79, i1 1, void %if.else77, i1 1, void %if.then76, i1 1, void %if.then71, i1 1, void %if.else69, i1 1, void %if.then68, i1 1, void %if.then46, i1 1, void %if.else44, i1 1, void %if.then43, i1 1, void %if.then38, i1 1, void %if.else36, i1 1, void %if.then35, i1 1, void %if.then30, i1 1, void %if.else28, i1 1, void %if.then27, i1 1, void %if.then22, i1 1, void %if.else20, i1 1, void %if.then19, i1 1, void %if.then14, i1 1, void %if.else, i1 1, void %if.then12, i1 1, void %sw.bb9, i1 1, void %if.then7, i1 1, void %sw.bb6, i1 1, void %if.then100, i1 1, void %if.then101, i1 1, void %if.else98, i1 1, void %if.then97, i1 0, void %if.end.thread, i1 1, void %if.end56, i1 1, void %if.then52, i1 1, void %if.end64, i1 1, void %if.then60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:135]   --->   Operation 271 'phi' 'phi_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%empty_6 = phi i1 1, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then92, i1 0, void %if.else93, i1 0, void %if.then87, i1 0, void %if.else85, i1 0, void %if.then84, i1 0, void %if.then79, i1 0, void %if.else77, i1 0, void %if.then76, i1 0, void %if.then71, i1 0, void %if.else69, i1 0, void %if.then68, i1 0, void %if.then46, i1 0, void %if.else44, i1 0, void %if.then43, i1 0, void %if.then38, i1 0, void %if.else36, i1 0, void %if.then35, i1 0, void %if.then30, i1 0, void %if.else28, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then100, i1 0, void %if.then101, i1 0, void %if.else98, i1 0, void %if.then97, i1 %cntrl_start_read, void %if.end.thread, i1 0, void %if.end56, i1 0, void %if.then52, i1 0, void %if.end64, i1 0, void %if.then60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:13]   --->   Operation 272 'phi' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i4 %storemerge52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:122]   --->   Operation 273 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i5 %compute_op_new_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:122]   --->   Operation 274 'zext' 'zext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %cntrl_layer_idx, i32 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:122]   --->   Operation 275 'write' 'write_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_layer, i32 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:126]   --->   Operation 276 'write' 'write_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_busy, i1 %phi_ln135" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:135]   --->   Operation 277 'write' 'write_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%write_ln137 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_start_out, i1 %empty_6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:137]   --->   Operation 278 'write' 'write_ln137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %STATE, i32 %zext_ln122" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:122]   --->   Operation 279 'write' 'write_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done, i1 %done_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:134]   --->   Operation 280 'write' 'write_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%write_ln133 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %stream_start, i1 %stream_start_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:133]   --->   Operation 281 'write' 'write_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compute_op, i32 %zext_ln122_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:130]   --->   Operation 282 'write' 'write_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %compute_start, i1 %compute_start_new_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:129]   --->   Operation 283 'write' 'write_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %axis_in_ready, i1 %axis_in_ready_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:123]   --->   Operation 284 'write' 'write_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%ret_ln328 = ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:328]   --->   Operation 285 'ret' 'ret_ln328' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.760ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_idx_load', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:122) on static variable 'layer_idx' [141]  (0.000 ns)
	'add' operation 32 bit ('add_ln304', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:304) [145]  (1.016 ns)
	'icmp' operation 1 bit ('icmp_ln304', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:304) [147]  (1.006 ns)
	multiplexor before 'phi' operation 32 bit ('empty', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:122) with incoming values : ('layer_idx_load', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:122) [368]  (0.739 ns)
	'phi' operation 32 bit ('empty', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:122) with incoming values : ('layer_idx_load', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:122) [368]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
