{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716748846005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716748846005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 12:40:45 2024 " "Processing started: Sun May 26 12:40:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716748846005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1716748846005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1716748846005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1716748846235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1716748846235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/register_file.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/instruction_memory.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file microprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor " "Found entity 1: Microprocessor" {  } { { "Microprocessor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "ProgramCounter.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ProgramCounter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Memory.sv(28) " "Verilog HDL information at Memory.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "Memory.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Memory.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1716748851653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file microprocessor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor_tb " "Found entity 1: Microprocessor_tb" {  } { { "Microprocessor_tb.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ands.sv 1 1 " "Found 1 design units, including 1 entities, in source file ands.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANDS " "Found entity 1: ANDS" {  } { { "ANDS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ANDS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asr.sv 1 1 " "Found 1 design units, including 1 entities, in source file asr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASR " "Found entity 1: ASR" {  } { { "ASR.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ASR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwisenot.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwisenot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseNot " "Found entity 1: BitwiseNot" {  } { { "BitwiseNot.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/BitwiseNot.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmul.sv 1 1 " "Found 1 design units, including 1 entities, in source file boothmul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Booth " "Found entity 1: Booth" {  } { { "BoothMul.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Comparator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eors.sv 1 1 " "Found 1 design units, including 1 entities, in source file eors.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EORS " "Found entity 1: EORS" {  } { { "EORS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/EORS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext.sv 1 1 " "Found 1 design units, including 1 entities, in source file ext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UXTB " "Found entity 1: UXTB" {  } { { "EXT.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/EXT.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LSLS LSLS.sv(6) " "Verilog Module Declaration warning at LSLS.sv(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LSLS\"" {  } { { "LSLS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/LSLS.sv" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsls.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSLS " "Found entity 1: LSLS" {  } { { "LSLS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/LSLS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsrs.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsrs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSRS " "Found entity 1: LSRS" {  } { { "LSRS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/LSRS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND " "Entity \"NAND\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "NAND.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/NAND.sv" 3 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand.sv 1 1 " "Found 1 design units, including 1 entities, in source file nand.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orrs.sv 1 1 " "Found 1 design units, including 1 entities, in source file orrs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ORRS " "Found entity 1: ORRS" {  } { { "ORRS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ORRS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.sv 1 1 " "Found 1 design units, including 1 entities, in source file ror.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROR " "Found entity 1: ROR" {  } { { "ROR.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ROR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/FullAdder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/HalfAdder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Subtractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractorcarry.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractorcarry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SubtractorCarry " "Found entity 1: SubtractorCarry" {  } { { "SubtractorCarry.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/SubtractorCarry.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Microprocessor Microprocessor.sv(15) " "Verilog HDL Parameter Declaration warning at Microprocessor.sv(15): Parameter Declaration in module \"Microprocessor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Microprocessor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Microprocessor Microprocessor.sv(40) " "Verilog HDL Parameter Declaration warning at Microprocessor.sv(40): Parameter Declaration in module \"Microprocessor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Microprocessor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Microprocessor Microprocessor.sv(63) " "Verilog HDL Parameter Declaration warning at Microprocessor.sv(63): Parameter Declaration in module \"Microprocessor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Microprocessor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 63 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control_Unit Control_Unit.sv(46) " "Verilog HDL Parameter Declaration warning at Control_Unit.sv(46): Parameter Declaration in module \"Control_Unit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control_Unit Control_Unit.sv(51) " "Verilog HDL Parameter Declaration warning at Control_Unit.sv(51): Parameter Declaration in module \"Control_Unit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Microprocessor.sv(82) " "Verilog HDL Instantiation warning at Microprocessor.sv(82): instance has no name" {  } { { "Microprocessor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 82 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1716748851663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instruction_memory " "Elaborating entity \"instruction_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1716748851693 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instruction_memory.sv(41) " "Net \"mem.data_a\" at instruction_memory.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/instruction_memory.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1716748851713 "|instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instruction_memory.sv(41) " "Net \"mem.waddr_a\" at instruction_memory.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/instruction_memory.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1716748851713 "|instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instruction_memory.sv(41) " "Net \"mem.we_a\" at instruction_memory.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/instruction_memory.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1716748851713 "|instruction_memory"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/MiniMicro/Microprocessor/output_files/Microprocessor.map.smsg " "Generated suppressed messages file D:/Documentos/MiniMicro/Microprocessor/output_files/Microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1716748851773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716748851783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 12:40:51 2024 " "Processing ended: Sun May 26 12:40:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716748851783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716748851783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716748851783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1716748851783 ""}
