
sync-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f08  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08005140  08005140  00006140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005234  08005234  00006234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800523c  0800523c  0000623c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08005240  08005240  00006240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000020  20000000  08005244  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000e4  20000020  08005264  00007020  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000104  08005264  00007104  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00007020  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000ef3e  00000000  00000000  00007056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002127  00000000  00000000  00015f94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000c80  00000000  00000000  000180c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000984  00000000  00000000  00018d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002d388  00000000  00000000  000196c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000feff  00000000  00000000  00046a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001192d1  00000000  00000000  0005694b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0016fc1c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000321c  00000000  00000000  0016fc60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000072  00000000  00000000  00172e7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000020 	.word	0x20000020
 8000254:	00000000 	.word	0x00000000
 8000258:	08005128 	.word	0x08005128

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000024 	.word	0x20000024
 8000274:	08005128 	.word	0x08005128

08000278 <__aeabi_uldivmod>:
 8000278:	b953      	cbnz	r3, 8000290 <__aeabi_uldivmod+0x18>
 800027a:	b94a      	cbnz	r2, 8000290 <__aeabi_uldivmod+0x18>
 800027c:	2900      	cmp	r1, #0
 800027e:	bf08      	it	eq
 8000280:	2800      	cmpeq	r0, #0
 8000282:	bf1c      	itt	ne
 8000284:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000288:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800028c:	f000 b9b0 	b.w	80005f0 <__aeabi_idiv0>
 8000290:	f1ad 0c08 	sub.w	ip, sp, #8
 8000294:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000298:	f000 f806 	bl	80002a8 <__udivmoddi4>
 800029c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a4:	b004      	add	sp, #16
 80002a6:	4770      	bx	lr

080002a8 <__udivmoddi4>:
 80002a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002ac:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ae:	4688      	mov	r8, r1
 80002b0:	4604      	mov	r4, r0
 80002b2:	468e      	mov	lr, r1
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d14a      	bne.n	800034e <__udivmoddi4+0xa6>
 80002b8:	428a      	cmp	r2, r1
 80002ba:	4617      	mov	r7, r2
 80002bc:	d95f      	bls.n	800037e <__udivmoddi4+0xd6>
 80002be:	fab2 f682 	clz	r6, r2
 80002c2:	b14e      	cbz	r6, 80002d8 <__udivmoddi4+0x30>
 80002c4:	f1c6 0320 	rsb	r3, r6, #32
 80002c8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002cc:	40b7      	lsls	r7, r6
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	ea43 0e0e 	orr.w	lr, r3, lr
 80002d8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002dc:	fa1f fc87 	uxth.w	ip, r7
 80002e0:	0c23      	lsrs	r3, r4, #16
 80002e2:	fbbe f1f8 	udiv	r1, lr, r8
 80002e6:	fb08 ee11 	mls	lr, r8, r1, lr
 80002ea:	fb01 f20c 	mul.w	r2, r1, ip
 80002ee:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80002f2:	429a      	cmp	r2, r3
 80002f4:	d907      	bls.n	8000306 <__udivmoddi4+0x5e>
 80002f6:	18fb      	adds	r3, r7, r3
 80002f8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002fc:	d202      	bcs.n	8000304 <__udivmoddi4+0x5c>
 80002fe:	429a      	cmp	r2, r3
 8000300:	f200 8154 	bhi.w	80005ac <__udivmoddi4+0x304>
 8000304:	4601      	mov	r1, r0
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	b2a2      	uxth	r2, r4
 800030a:	fbb3 f0f8 	udiv	r0, r3, r8
 800030e:	fb08 3310 	mls	r3, r8, r0, r3
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800031a:	4594      	cmp	ip, r2
 800031c:	d90b      	bls.n	8000336 <__udivmoddi4+0x8e>
 800031e:	18ba      	adds	r2, r7, r2
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000324:	bf2c      	ite	cs
 8000326:	2401      	movcs	r4, #1
 8000328:	2400      	movcc	r4, #0
 800032a:	4594      	cmp	ip, r2
 800032c:	d902      	bls.n	8000334 <__udivmoddi4+0x8c>
 800032e:	2c00      	cmp	r4, #0
 8000330:	f000 813f 	beq.w	80005b2 <__udivmoddi4+0x30a>
 8000334:	4618      	mov	r0, r3
 8000336:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800033a:	eba2 020c 	sub.w	r2, r2, ip
 800033e:	2100      	movs	r1, #0
 8000340:	b11d      	cbz	r5, 800034a <__udivmoddi4+0xa2>
 8000342:	40f2      	lsrs	r2, r6
 8000344:	2300      	movs	r3, #0
 8000346:	e9c5 2300 	strd	r2, r3, [r5]
 800034a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800034e:	428b      	cmp	r3, r1
 8000350:	d905      	bls.n	800035e <__udivmoddi4+0xb6>
 8000352:	b10d      	cbz	r5, 8000358 <__udivmoddi4+0xb0>
 8000354:	e9c5 0100 	strd	r0, r1, [r5]
 8000358:	2100      	movs	r1, #0
 800035a:	4608      	mov	r0, r1
 800035c:	e7f5      	b.n	800034a <__udivmoddi4+0xa2>
 800035e:	fab3 f183 	clz	r1, r3
 8000362:	2900      	cmp	r1, #0
 8000364:	d14e      	bne.n	8000404 <__udivmoddi4+0x15c>
 8000366:	4543      	cmp	r3, r8
 8000368:	f0c0 8112 	bcc.w	8000590 <__udivmoddi4+0x2e8>
 800036c:	4282      	cmp	r2, r0
 800036e:	f240 810f 	bls.w	8000590 <__udivmoddi4+0x2e8>
 8000372:	4608      	mov	r0, r1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e8      	beq.n	800034a <__udivmoddi4+0xa2>
 8000378:	e9c5 4e00 	strd	r4, lr, [r5]
 800037c:	e7e5      	b.n	800034a <__udivmoddi4+0xa2>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f000 80ac 	beq.w	80004dc <__udivmoddi4+0x234>
 8000384:	fab2 f682 	clz	r6, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	f040 80bb 	bne.w	8000504 <__udivmoddi4+0x25c>
 800038e:	1a8b      	subs	r3, r1, r2
 8000390:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000394:	b2bc      	uxth	r4, r7
 8000396:	2101      	movs	r1, #1
 8000398:	0c02      	lsrs	r2, r0, #16
 800039a:	b280      	uxth	r0, r0
 800039c:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003a8:	fb04 f20c 	mul.w	r2, r4, ip
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d90e      	bls.n	80003ce <__udivmoddi4+0x126>
 80003b0:	18fb      	adds	r3, r7, r3
 80003b2:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b6:	bf2c      	ite	cs
 80003b8:	f04f 0901 	movcs.w	r9, #1
 80003bc:	f04f 0900 	movcc.w	r9, #0
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d903      	bls.n	80003cc <__udivmoddi4+0x124>
 80003c4:	f1b9 0f00 	cmp.w	r9, #0
 80003c8:	f000 80ec 	beq.w	80005a4 <__udivmoddi4+0x2fc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f8fe 	udiv	r8, r3, lr
 80003d4:	fb0e 3318 	mls	r3, lr, r8, r3
 80003d8:	fb04 f408 	mul.w	r4, r4, r8
 80003dc:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003e0:	4294      	cmp	r4, r2
 80003e2:	d90b      	bls.n	80003fc <__udivmoddi4+0x154>
 80003e4:	18ba      	adds	r2, r7, r2
 80003e6:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80003ea:	bf2c      	ite	cs
 80003ec:	2001      	movcs	r0, #1
 80003ee:	2000      	movcc	r0, #0
 80003f0:	4294      	cmp	r4, r2
 80003f2:	d902      	bls.n	80003fa <__udivmoddi4+0x152>
 80003f4:	2800      	cmp	r0, #0
 80003f6:	f000 80d1 	beq.w	800059c <__udivmoddi4+0x2f4>
 80003fa:	4698      	mov	r8, r3
 80003fc:	1b12      	subs	r2, r2, r4
 80003fe:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000402:	e79d      	b.n	8000340 <__udivmoddi4+0x98>
 8000404:	f1c1 0620 	rsb	r6, r1, #32
 8000408:	408b      	lsls	r3, r1
 800040a:	fa08 f401 	lsl.w	r4, r8, r1
 800040e:	fa00 f901 	lsl.w	r9, r0, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	fa28 f806 	lsr.w	r8, r8, r6
 800041a:	408a      	lsls	r2, r1
 800041c:	431f      	orrs	r7, r3
 800041e:	fa20 f306 	lsr.w	r3, r0, r6
 8000422:	0c38      	lsrs	r0, r7, #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fa1f fc87 	uxth.w	ip, r7
 800042a:	0c1c      	lsrs	r4, r3, #16
 800042c:	fbb8 fef0 	udiv	lr, r8, r0
 8000430:	fb00 881e 	mls	r8, r0, lr, r8
 8000434:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000438:	fb0e f80c 	mul.w	r8, lr, ip
 800043c:	45a0      	cmp	r8, r4
 800043e:	d90e      	bls.n	800045e <__udivmoddi4+0x1b6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	bf2c      	ite	cs
 8000448:	f04f 0b01 	movcs.w	fp, #1
 800044c:	f04f 0b00 	movcc.w	fp, #0
 8000450:	45a0      	cmp	r8, r4
 8000452:	d903      	bls.n	800045c <__udivmoddi4+0x1b4>
 8000454:	f1bb 0f00 	cmp.w	fp, #0
 8000458:	f000 80b8 	beq.w	80005cc <__udivmoddi4+0x324>
 800045c:	46d6      	mov	lr, sl
 800045e:	eba4 0408 	sub.w	r4, r4, r8
 8000462:	fa1f f883 	uxth.w	r8, r3
 8000466:	fbb4 f3f0 	udiv	r3, r4, r0
 800046a:	fb00 4413 	mls	r4, r0, r3, r4
 800046e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000472:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000476:	45a4      	cmp	ip, r4
 8000478:	d90e      	bls.n	8000498 <__udivmoddi4+0x1f0>
 800047a:	193c      	adds	r4, r7, r4
 800047c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000480:	bf2c      	ite	cs
 8000482:	f04f 0801 	movcs.w	r8, #1
 8000486:	f04f 0800 	movcc.w	r8, #0
 800048a:	45a4      	cmp	ip, r4
 800048c:	d903      	bls.n	8000496 <__udivmoddi4+0x1ee>
 800048e:	f1b8 0f00 	cmp.w	r8, #0
 8000492:	f000 809f 	beq.w	80005d4 <__udivmoddi4+0x32c>
 8000496:	4603      	mov	r3, r0
 8000498:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800049c:	eba4 040c 	sub.w	r4, r4, ip
 80004a0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004a4:	4564      	cmp	r4, ip
 80004a6:	4673      	mov	r3, lr
 80004a8:	46e0      	mov	r8, ip
 80004aa:	d302      	bcc.n	80004b2 <__udivmoddi4+0x20a>
 80004ac:	d107      	bne.n	80004be <__udivmoddi4+0x216>
 80004ae:	45f1      	cmp	r9, lr
 80004b0:	d205      	bcs.n	80004be <__udivmoddi4+0x216>
 80004b2:	ebbe 0302 	subs.w	r3, lr, r2
 80004b6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ba:	3801      	subs	r0, #1
 80004bc:	46e0      	mov	r8, ip
 80004be:	b15d      	cbz	r5, 80004d8 <__udivmoddi4+0x230>
 80004c0:	ebb9 0203 	subs.w	r2, r9, r3
 80004c4:	eb64 0408 	sbc.w	r4, r4, r8
 80004c8:	fa04 f606 	lsl.w	r6, r4, r6
 80004cc:	fa22 f301 	lsr.w	r3, r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	431e      	orrs	r6, r3
 80004d4:	e9c5 6400 	strd	r6, r4, [r5]
 80004d8:	2100      	movs	r1, #0
 80004da:	e736      	b.n	800034a <__udivmoddi4+0xa2>
 80004dc:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e0:	0c01      	lsrs	r1, r0, #16
 80004e2:	4614      	mov	r4, r2
 80004e4:	b280      	uxth	r0, r0
 80004e6:	4696      	mov	lr, r2
 80004e8:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004ec:	2620      	movs	r6, #32
 80004ee:	4690      	mov	r8, r2
 80004f0:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80004f4:	4610      	mov	r0, r2
 80004f6:	fbb1 f1f2 	udiv	r1, r1, r2
 80004fa:	eba3 0308 	sub.w	r3, r3, r8
 80004fe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000502:	e74b      	b.n	800039c <__udivmoddi4+0xf4>
 8000504:	40b7      	lsls	r7, r6
 8000506:	f1c6 0320 	rsb	r3, r6, #32
 800050a:	fa01 f206 	lsl.w	r2, r1, r6
 800050e:	fa21 f803 	lsr.w	r8, r1, r3
 8000512:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000516:	fa20 f303 	lsr.w	r3, r0, r3
 800051a:	b2bc      	uxth	r4, r7
 800051c:	40b0      	lsls	r0, r6
 800051e:	4313      	orrs	r3, r2
 8000520:	0c02      	lsrs	r2, r0, #16
 8000522:	0c19      	lsrs	r1, r3, #16
 8000524:	b280      	uxth	r0, r0
 8000526:	fbb8 f9fe 	udiv	r9, r8, lr
 800052a:	fb0e 8819 	mls	r8, lr, r9, r8
 800052e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	4588      	cmp	r8, r1
 8000538:	d951      	bls.n	80005de <__udivmoddi4+0x336>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000540:	bf2c      	ite	cs
 8000542:	f04f 0a01 	movcs.w	sl, #1
 8000546:	f04f 0a00 	movcc.w	sl, #0
 800054a:	4588      	cmp	r8, r1
 800054c:	d902      	bls.n	8000554 <__udivmoddi4+0x2ac>
 800054e:	f1ba 0f00 	cmp.w	sl, #0
 8000552:	d031      	beq.n	80005b8 <__udivmoddi4+0x310>
 8000554:	eba1 0108 	sub.w	r1, r1, r8
 8000558:	fbb1 f9fe 	udiv	r9, r1, lr
 800055c:	fb09 f804 	mul.w	r8, r9, r4
 8000560:	fb0e 1119 	mls	r1, lr, r9, r1
 8000564:	b29b      	uxth	r3, r3
 8000566:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800056a:	4543      	cmp	r3, r8
 800056c:	d235      	bcs.n	80005da <__udivmoddi4+0x332>
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000574:	bf2c      	ite	cs
 8000576:	f04f 0a01 	movcs.w	sl, #1
 800057a:	f04f 0a00 	movcc.w	sl, #0
 800057e:	4543      	cmp	r3, r8
 8000580:	d2bb      	bcs.n	80004fa <__udivmoddi4+0x252>
 8000582:	f1ba 0f00 	cmp.w	sl, #0
 8000586:	d1b8      	bne.n	80004fa <__udivmoddi4+0x252>
 8000588:	f1a9 0102 	sub.w	r1, r9, #2
 800058c:	443b      	add	r3, r7
 800058e:	e7b4      	b.n	80004fa <__udivmoddi4+0x252>
 8000590:	1a84      	subs	r4, r0, r2
 8000592:	eb68 0203 	sbc.w	r2, r8, r3
 8000596:	2001      	movs	r0, #1
 8000598:	4696      	mov	lr, r2
 800059a:	e6eb      	b.n	8000374 <__udivmoddi4+0xcc>
 800059c:	443a      	add	r2, r7
 800059e:	f1a8 0802 	sub.w	r8, r8, #2
 80005a2:	e72b      	b.n	80003fc <__udivmoddi4+0x154>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	443b      	add	r3, r7
 80005aa:	e710      	b.n	80003ce <__udivmoddi4+0x126>
 80005ac:	3902      	subs	r1, #2
 80005ae:	443b      	add	r3, r7
 80005b0:	e6a9      	b.n	8000306 <__udivmoddi4+0x5e>
 80005b2:	443a      	add	r2, r7
 80005b4:	3802      	subs	r0, #2
 80005b6:	e6be      	b.n	8000336 <__udivmoddi4+0x8e>
 80005b8:	eba7 0808 	sub.w	r8, r7, r8
 80005bc:	f1a9 0c02 	sub.w	ip, r9, #2
 80005c0:	4441      	add	r1, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c9      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80005d0:	443c      	add	r4, r7
 80005d2:	e744      	b.n	800045e <__udivmoddi4+0x1b6>
 80005d4:	3b02      	subs	r3, #2
 80005d6:	443c      	add	r4, r7
 80005d8:	e75e      	b.n	8000498 <__udivmoddi4+0x1f0>
 80005da:	4649      	mov	r1, r9
 80005dc:	e78d      	b.n	80004fa <__udivmoddi4+0x252>
 80005de:	eba1 0108 	sub.w	r1, r1, r8
 80005e2:	46cc      	mov	ip, r9
 80005e4:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e8:	fb09 f804 	mul.w	r8, r9, r4
 80005ec:	e7b8      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005ee:	bf00      	nop

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b08a      	sub	sp, #40	@ 0x28
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80005fe:	2300      	movs	r3, #0
 8000600:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d003      	beq.n	8000610 <BSP_LED_Init+0x1c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000608:	f06f 0301 	mvn.w	r3, #1
 800060c:	627b      	str	r3, [r7, #36]	@ 0x24
 800060e:	e023      	b.n	8000658 <BSP_LED_Init+0x64>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 8000610:	79fb      	ldrb	r3, [r7, #7]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d10e      	bne.n	8000634 <BSP_LED_Init+0x40>
    {
      LED2_GPIO_CLK_ENABLE();
 8000616:	4b13      	ldr	r3, [pc, #76]	@ (8000664 <BSP_LED_Init+0x70>)
 8000618:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800061c:	4a11      	ldr	r2, [pc, #68]	@ (8000664 <BSP_LED_Init+0x70>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000626:	4b0f      	ldr	r3, [pc, #60]	@ (8000664 <BSP_LED_Init+0x70>)
 8000628:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800062c:	f003 0301 	and.w	r3, r3, #1
 8000630:	60fb      	str	r3, [r7, #12]
 8000632:	68fb      	ldr	r3, [r7, #12]

      LED3_GPIO_CLK_ENABLE();
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000634:	2320      	movs	r3, #32
 8000636:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000638:	2301      	movs	r3, #1
 800063a:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800063c:	2300      	movs	r3, #0
 800063e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000640:	2303      	movs	r3, #3
 8000642:	61fb      	str	r3, [r7, #28]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	4a08      	ldr	r2, [pc, #32]	@ (8000668 <BSP_LED_Init+0x74>)
 8000648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800064c:	f107 0210 	add.w	r2, r7, #16
 8000650:	4611      	mov	r1, r2
 8000652:	4618      	mov	r0, r3
 8000654:	f000 fc4a 	bl	8000eec <HAL_GPIO_Init>
  }

  return ret;
 8000658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800065a:	4618      	mov	r0, r3
 800065c:	3728      	adds	r7, #40	@ 0x28
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	46020c00 	.word	0x46020c00
 8000668:	20000004 	.word	0x20000004

0800066c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b088      	sub	sp, #32
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	460a      	mov	r2, r1
 8000676:	71fb      	strb	r3, [r7, #7]
 8000678:	4613      	mov	r3, r2
 800067a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 800067c:	4b30      	ldr	r3, [pc, #192]	@ (8000740 <BSP_PB_Init+0xd4>)
 800067e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000682:	4a2f      	ldr	r2, [pc, #188]	@ (8000740 <BSP_PB_Init+0xd4>)
 8000684:	f043 0304 	orr.w	r3, r3, #4
 8000688:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800068c:	4b2c      	ldr	r3, [pc, #176]	@ (8000740 <BSP_PB_Init+0xd4>)
 800068e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000692:	f003 0304 	and.w	r3, r3, #4
 8000696:	60bb      	str	r3, [r7, #8]
 8000698:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800069a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800069e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80006a0:	2302      	movs	r3, #2
 80006a2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80006a4:	2302      	movs	r3, #2
 80006a6:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80006a8:	79bb      	ldrb	r3, [r7, #6]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d10c      	bne.n	80006c8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80006ae:	2300      	movs	r3, #0
 80006b0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	4a23      	ldr	r2, [pc, #140]	@ (8000744 <BSP_PB_Init+0xd8>)
 80006b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006ba:	f107 020c 	add.w	r2, r7, #12
 80006be:	4611      	mov	r1, r2
 80006c0:	4618      	mov	r0, r3
 80006c2:	f000 fc13 	bl	8000eec <HAL_GPIO_Init>
 80006c6:	e036      	b.n	8000736 <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80006c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000748 <BSP_PB_Init+0xdc>)
 80006ca:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	4a1d      	ldr	r2, [pc, #116]	@ (8000744 <BSP_PB_Init+0xd8>)
 80006d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006d4:	f107 020c 	add.w	r2, r7, #12
 80006d8:	4611      	mov	r1, r2
 80006da:	4618      	mov	r0, r3
 80006dc:	f000 fc06 	bl	8000eec <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80006e0:	79fa      	ldrb	r2, [r7, #7]
 80006e2:	4613      	mov	r3, r2
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	4413      	add	r3, r2
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	4a18      	ldr	r2, [pc, #96]	@ (800074c <BSP_PB_Init+0xe0>)
 80006ec:	441a      	add	r2, r3
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	4917      	ldr	r1, [pc, #92]	@ (8000750 <BSP_PB_Init+0xe4>)
 80006f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80006f6:	4619      	mov	r1, r3
 80006f8:	4610      	mov	r0, r2
 80006fa:	f000 fb9b 	bl	8000e34 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80006fe:	79fa      	ldrb	r2, [r7, #7]
 8000700:	4613      	mov	r3, r2
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	4413      	add	r3, r2
 8000706:	009b      	lsls	r3, r3, #2
 8000708:	4a10      	ldr	r2, [pc, #64]	@ (800074c <BSP_PB_Init+0xe0>)
 800070a:	1898      	adds	r0, r3, r2
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	4a11      	ldr	r2, [pc, #68]	@ (8000754 <BSP_PB_Init+0xe8>)
 8000710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000714:	461a      	mov	r2, r3
 8000716:	2100      	movs	r1, #0
 8000718:	f000 fb60 	bl	8000ddc <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800071c:	2018      	movs	r0, #24
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	4a0d      	ldr	r2, [pc, #52]	@ (8000758 <BSP_PB_Init+0xec>)
 8000722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000726:	2200      	movs	r2, #0
 8000728:	4619      	mov	r1, r3
 800072a:	f000 fa7b 	bl	8000c24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800072e:	2318      	movs	r3, #24
 8000730:	4618      	mov	r0, r3
 8000732:	f000 fa91 	bl	8000c58 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000736:	2300      	movs	r3, #0
}
 8000738:	4618      	mov	r0, r3
 800073a:	3720      	adds	r7, #32
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	46020c00 	.word	0x46020c00
 8000744:	20000008 	.word	0x20000008
 8000748:	10110000 	.word	0x10110000
 800074c:	2000003c 	.word	0x2000003c
 8000750:	08005140 	.word	0x08005140
 8000754:	2000000c 	.word	0x2000000c
 8000758:	20000010 	.word	0x20000010

0800075c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000766:	79fa      	ldrb	r2, [r7, #7]
 8000768:	4613      	mov	r3, r2
 800076a:	005b      	lsls	r3, r3, #1
 800076c:	4413      	add	r3, r2
 800076e:	009b      	lsls	r3, r3, #2
 8000770:	4a04      	ldr	r2, [pc, #16]	@ (8000784 <BSP_PB_IRQHandler+0x28>)
 8000772:	4413      	add	r3, r2
 8000774:	4618      	mov	r0, r3
 8000776:	f000 fb71 	bl	8000e5c <HAL_EXTI_IRQHandler>
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	2000003c 	.word	0x2000003c

08000788 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000792:	bf00      	nop
 8000794:	370c      	adds	r7, #12
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
	...

080007a0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	6039      	str	r1, [r7, #0]
 80007aa:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80007ac:	2300      	movs	r3, #0
 80007ae:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d003      	beq.n	80007be <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80007b6:	f06f 0301 	mvn.w	r3, #1
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	e018      	b.n	80007f0 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	2294      	movs	r2, #148	@ 0x94
 80007c2:	fb02 f303 	mul.w	r3, r2, r3
 80007c6:	4a0d      	ldr	r2, [pc, #52]	@ (80007fc <BSP_COM_Init+0x5c>)
 80007c8:	4413      	add	r3, r2
 80007ca:	4618      	mov	r0, r3
 80007cc:	f000 f854 	bl	8000878 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	2294      	movs	r2, #148	@ 0x94
 80007d4:	fb02 f303 	mul.w	r3, r2, r3
 80007d8:	4a08      	ldr	r2, [pc, #32]	@ (80007fc <BSP_COM_Init+0x5c>)
 80007da:	4413      	add	r3, r2
 80007dc:	6839      	ldr	r1, [r7, #0]
 80007de:	4618      	mov	r0, r3
 80007e0:	f000 f80e 	bl	8000800 <MX_USART1_Init>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d002      	beq.n	80007f0 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80007ea:	f06f 0303 	mvn.w	r3, #3
 80007ee:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80007f0:	68fb      	ldr	r3, [r7, #12]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3710      	adds	r7, #16
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20000048 	.word	0x20000048

08000800 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 800080a:	4b16      	ldr	r3, [pc, #88]	@ (8000864 <MX_USART1_Init+0x64>)
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	220c      	movs	r2, #12
 800081e:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	895b      	ldrh	r3, [r3, #10]
 8000824:	461a      	mov	r2, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	685a      	ldr	r2, [r3, #4]
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	891b      	ldrh	r3, [r3, #8]
 8000836:	461a      	mov	r2, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	899b      	ldrh	r3, [r3, #12]
 8000840:	461a      	mov	r2, r3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800084c:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	2200      	movs	r2, #0
 8000852:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f003 fe5b 	bl	8004510 <HAL_UART_Init>
 800085a:	4603      	mov	r3, r0
}
 800085c:	4618      	mov	r0, r3
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20000000 	.word	0x20000000

08000868 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800086c:	2000      	movs	r0, #0
 800086e:	f7ff ff8b 	bl	8000788 <BSP_PB_Callback>
}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
	...

08000878 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08a      	sub	sp, #40	@ 0x28
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000880:	4b27      	ldr	r3, [pc, #156]	@ (8000920 <COM1_MspInit+0xa8>)
 8000882:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000886:	4a26      	ldr	r2, [pc, #152]	@ (8000920 <COM1_MspInit+0xa8>)
 8000888:	f043 0301 	orr.w	r3, r3, #1
 800088c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000890:	4b23      	ldr	r3, [pc, #140]	@ (8000920 <COM1_MspInit+0xa8>)
 8000892:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	613b      	str	r3, [r7, #16]
 800089c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800089e:	4b20      	ldr	r3, [pc, #128]	@ (8000920 <COM1_MspInit+0xa8>)
 80008a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008a4:	4a1e      	ldr	r2, [pc, #120]	@ (8000920 <COM1_MspInit+0xa8>)
 80008a6:	f043 0301 	orr.w	r3, r3, #1
 80008aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000920 <COM1_MspInit+0xa8>)
 80008b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008b4:	f003 0301 	and.w	r3, r3, #1
 80008b8:	60fb      	str	r3, [r7, #12]
 80008ba:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80008bc:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <COM1_MspInit+0xa8>)
 80008be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80008c2:	4a17      	ldr	r2, [pc, #92]	@ (8000920 <COM1_MspInit+0xa8>)
 80008c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008c8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80008cc:	4b14      	ldr	r3, [pc, #80]	@ (8000920 <COM1_MspInit+0xa8>)
 80008ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80008d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 80008da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008de:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80008e0:	2302      	movs	r3, #2
 80008e2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80008e4:	2302      	movs	r3, #2
 80008e6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80008ec:	2307      	movs	r3, #7
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	4619      	mov	r1, r3
 80008f6:	480b      	ldr	r0, [pc, #44]	@ (8000924 <COM1_MspInit+0xac>)
 80008f8:	f000 faf8 	bl	8000eec <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 80008fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000900:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000906:	2307      	movs	r3, #7
 8000908:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	4619      	mov	r1, r3
 8000910:	4804      	ldr	r0, [pc, #16]	@ (8000924 <COM1_MspInit+0xac>)
 8000912:	f000 faeb 	bl	8000eec <HAL_GPIO_Init>
}
 8000916:	bf00      	nop
 8000918:	3728      	adds	r7, #40	@ 0x28
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	46020c00 	.word	0x46020c00
 8000924:	42020000 	.word	0x42020000

08000928 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800092c:	4b12      	ldr	r3, [pc, #72]	@ (8000978 <HAL_Init+0x50>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a11      	ldr	r2, [pc, #68]	@ (8000978 <HAL_Init+0x50>)
 8000932:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000936:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000938:	2003      	movs	r0, #3
 800093a:	f000 f968 	bl	8000c0e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800093e:	f001 feb9 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8000942:	4602      	mov	r2, r0
 8000944:	4b0d      	ldr	r3, [pc, #52]	@ (800097c <HAL_Init+0x54>)
 8000946:	6a1b      	ldr	r3, [r3, #32]
 8000948:	f003 030f 	and.w	r3, r3, #15
 800094c:	490c      	ldr	r1, [pc, #48]	@ (8000980 <HAL_Init+0x58>)
 800094e:	5ccb      	ldrb	r3, [r1, r3]
 8000950:	fa22 f303 	lsr.w	r3, r2, r3
 8000954:	4a0b      	ldr	r2, [pc, #44]	@ (8000984 <HAL_Init+0x5c>)
 8000956:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000958:	2004      	movs	r0, #4
 800095a:	f000 f9ad 	bl	8000cb8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800095e:	200f      	movs	r0, #15
 8000960:	f000 f812 	bl	8000988 <HAL_InitTick>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800096a:	2301      	movs	r3, #1
 800096c:	e002      	b.n	8000974 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800096e:	f004 fadf 	bl	8004f30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000972:	2300      	movs	r3, #0
}
 8000974:	4618      	mov	r0, r3
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40022000 	.word	0x40022000
 800097c:	46020c00 	.word	0x46020c00
 8000980:	080051dc 	.word	0x080051dc
 8000984:	2000001c 	.word	0x2000001c

08000988 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000990:	2300      	movs	r3, #0
 8000992:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000994:	4b33      	ldr	r3, [pc, #204]	@ (8000a64 <HAL_InitTick+0xdc>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d101      	bne.n	80009a0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800099c:	2301      	movs	r3, #1
 800099e:	e05c      	b.n	8000a5a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80009a0:	4b31      	ldr	r3, [pc, #196]	@ (8000a68 <HAL_InitTick+0xe0>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f003 0304 	and.w	r3, r3, #4
 80009a8:	2b04      	cmp	r3, #4
 80009aa:	d10c      	bne.n	80009c6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80009ac:	4b2f      	ldr	r3, [pc, #188]	@ (8000a6c <HAL_InitTick+0xe4>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	4b2c      	ldr	r3, [pc, #176]	@ (8000a64 <HAL_InitTick+0xdc>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	4619      	mov	r1, r3
 80009b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80009be:	fbb2 f3f3 	udiv	r3, r2, r3
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	e037      	b.n	8000a36 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80009c6:	f000 f9cf 	bl	8000d68 <HAL_SYSTICK_GetCLKSourceConfig>
 80009ca:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80009cc:	68bb      	ldr	r3, [r7, #8]
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d023      	beq.n	8000a1a <HAL_InitTick+0x92>
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	d82d      	bhi.n	8000a34 <HAL_InitTick+0xac>
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d003      	beq.n	80009e6 <HAL_InitTick+0x5e>
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d00d      	beq.n	8000a00 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80009e4:	e026      	b.n	8000a34 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80009e6:	4b21      	ldr	r3, [pc, #132]	@ (8000a6c <HAL_InitTick+0xe4>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	4b1e      	ldr	r3, [pc, #120]	@ (8000a64 <HAL_InitTick+0xdc>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	4619      	mov	r1, r3
 80009f0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80009f4:	fbb3 f3f1 	udiv	r3, r3, r1
 80009f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80009fc:	60fb      	str	r3, [r7, #12]
        break;
 80009fe:	e01a      	b.n	8000a36 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a00:	4b18      	ldr	r3, [pc, #96]	@ (8000a64 <HAL_InitTick+0xdc>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	461a      	mov	r2, r3
 8000a06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a0e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a16:	60fb      	str	r3, [r7, #12]
        break;
 8000a18:	e00d      	b.n	8000a36 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a1a:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <HAL_InitTick+0xdc>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	461a      	mov	r2, r3
 8000a20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a24:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a28:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a30:	60fb      	str	r3, [r7, #12]
        break;
 8000a32:	e000      	b.n	8000a36 <HAL_InitTick+0xae>
        break;
 8000a34:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000a36:	68f8      	ldr	r0, [r7, #12]
 8000a38:	f000 f91c 	bl	8000c74 <HAL_SYSTICK_Config>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
 8000a44:	e009      	b.n	8000a5a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a46:	2200      	movs	r2, #0
 8000a48:	6879      	ldr	r1, [r7, #4]
 8000a4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a4e:	f000 f8e9 	bl	8000c24 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000a52:	4a07      	ldr	r2, [pc, #28]	@ (8000a70 <HAL_InitTick+0xe8>)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	20000018 	.word	0x20000018
 8000a68:	e000e010 	.word	0xe000e010
 8000a6c:	2000001c 	.word	0x2000001c
 8000a70:	20000014 	.word	0x20000014

08000a74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a78:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <HAL_IncTick+0x20>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4b06      	ldr	r3, [pc, #24]	@ (8000a98 <HAL_IncTick+0x24>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4413      	add	r3, r2
 8000a84:	4a04      	ldr	r2, [pc, #16]	@ (8000a98 <HAL_IncTick+0x24>)
 8000a86:	6013      	str	r3, [r2, #0]
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	20000018 	.word	0x20000018
 8000a98:	200000dc 	.word	0x200000dc

08000a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000aa0:	4b03      	ldr	r3, [pc, #12]	@ (8000ab0 <HAL_GetTick+0x14>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	200000dc 	.word	0x200000dc

08000ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b085      	sub	sp, #20
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	f003 0307 	and.w	r3, r3, #7
 8000ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aca:	68ba      	ldr	r2, [r7, #8]
 8000acc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000adc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ae0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ae6:	4a04      	ldr	r2, [pc, #16]	@ (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	60d3      	str	r3, [r2, #12]
}
 8000aec:	bf00      	nop
 8000aee:	3714      	adds	r7, #20
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b00:	4b04      	ldr	r3, [pc, #16]	@ (8000b14 <__NVIC_GetPriorityGrouping+0x18>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	0a1b      	lsrs	r3, r3, #8
 8000b06:	f003 0307 	and.w	r3, r3, #7
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	e000ed00 	.word	0xe000ed00

08000b18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	db0b      	blt.n	8000b42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	f003 021f 	and.w	r2, r3, #31
 8000b30:	4907      	ldr	r1, [pc, #28]	@ (8000b50 <__NVIC_EnableIRQ+0x38>)
 8000b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b36:	095b      	lsrs	r3, r3, #5
 8000b38:	2001      	movs	r0, #1
 8000b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	e000e100 	.word	0xe000e100

08000b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	6039      	str	r1, [r7, #0]
 8000b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	db0a      	blt.n	8000b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	b2da      	uxtb	r2, r3
 8000b6c:	490c      	ldr	r1, [pc, #48]	@ (8000ba0 <__NVIC_SetPriority+0x4c>)
 8000b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b72:	0112      	lsls	r2, r2, #4
 8000b74:	b2d2      	uxtb	r2, r2
 8000b76:	440b      	add	r3, r1
 8000b78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b7c:	e00a      	b.n	8000b94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	b2da      	uxtb	r2, r3
 8000b82:	4908      	ldr	r1, [pc, #32]	@ (8000ba4 <__NVIC_SetPriority+0x50>)
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	f003 030f 	and.w	r3, r3, #15
 8000b8a:	3b04      	subs	r3, #4
 8000b8c:	0112      	lsls	r2, r2, #4
 8000b8e:	b2d2      	uxtb	r2, r2
 8000b90:	440b      	add	r3, r1
 8000b92:	761a      	strb	r2, [r3, #24]
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	e000e100 	.word	0xe000e100
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	@ 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bbc:	69fb      	ldr	r3, [r7, #28]
 8000bbe:	f1c3 0307 	rsb	r3, r3, #7
 8000bc2:	2b04      	cmp	r3, #4
 8000bc4:	bf28      	it	cs
 8000bc6:	2304      	movcs	r3, #4
 8000bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	3304      	adds	r3, #4
 8000bce:	2b06      	cmp	r3, #6
 8000bd0:	d902      	bls.n	8000bd8 <NVIC_EncodePriority+0x30>
 8000bd2:	69fb      	ldr	r3, [r7, #28]
 8000bd4:	3b03      	subs	r3, #3
 8000bd6:	e000      	b.n	8000bda <NVIC_EncodePriority+0x32>
 8000bd8:	2300      	movs	r3, #0
 8000bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000be0:	69bb      	ldr	r3, [r7, #24]
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43da      	mvns	r2, r3
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	401a      	ands	r2, r3
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bf0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfa:	43d9      	mvns	r1, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c00:	4313      	orrs	r3, r2
         );
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3724      	adds	r7, #36	@ 0x24
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr

08000c0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f7ff ff4c 	bl	8000ab4 <__NVIC_SetPriorityGrouping>
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
 8000c30:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c32:	f7ff ff63 	bl	8000afc <__NVIC_GetPriorityGrouping>
 8000c36:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c38:	687a      	ldr	r2, [r7, #4]
 8000c3a:	68b9      	ldr	r1, [r7, #8]
 8000c3c:	6978      	ldr	r0, [r7, #20]
 8000c3e:	f7ff ffb3 	bl	8000ba8 <NVIC_EncodePriority>
 8000c42:	4602      	mov	r2, r0
 8000c44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c48:	4611      	mov	r1, r2
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff ff82 	bl	8000b54 <__NVIC_SetPriority>
}
 8000c50:	bf00      	nop
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff ff56 	bl	8000b18 <__NVIC_EnableIRQ>
}
 8000c6c:	bf00      	nop
 8000c6e:	3708      	adds	r7, #8
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c84:	d301      	bcc.n	8000c8a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000c86:	2301      	movs	r3, #1
 8000c88:	e00d      	b.n	8000ca6 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	3b01      	subs	r3, #1
 8000c90:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000c92:	4b08      	ldr	r3, [pc, #32]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a05      	ldr	r2, [pc, #20]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c9e:	f043 0303 	orr.w	r3, r3, #3
 8000ca2:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000ca4:	2300      	movs	r3, #0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	370c      	adds	r7, #12
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	e000e010 	.word	0xe000e010

08000cb8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b04      	cmp	r3, #4
 8000cc4:	d844      	bhi.n	8000d50 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000ccc <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ccc:	08000cef 	.word	0x08000cef
 8000cd0:	08000d0d 	.word	0x08000d0d
 8000cd4:	08000d2f 	.word	0x08000d2f
 8000cd8:	08000d51 	.word	0x08000d51
 8000cdc:	08000ce1 	.word	0x08000ce1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000ce0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a1e      	ldr	r2, [pc, #120]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ce6:	f043 0304 	orr.w	r3, r3, #4
 8000cea:	6013      	str	r3, [r2, #0]
      break;
 8000cec:	e031      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000cee:	4b1c      	ldr	r3, [pc, #112]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000cf4:	f023 0304 	bic.w	r3, r3, #4
 8000cf8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8000cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000cfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d00:	4a18      	ldr	r2, [pc, #96]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d02:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d0a:	e022      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d0c:	4b14      	ldr	r3, [pc, #80]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a13      	ldr	r2, [pc, #76]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d12:	f023 0304 	bic.w	r3, r3, #4
 8000d16:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8000d18:	4b12      	ldr	r3, [pc, #72]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d1e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d22:	4a10      	ldr	r2, [pc, #64]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d24:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d2c:	e011      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a0b      	ldr	r2, [pc, #44]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d34:	f023 0304 	bic.w	r3, r3, #4
 8000d38:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d40:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d44:	4a07      	ldr	r2, [pc, #28]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d46:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000d4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d4e:	e000      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000d50:	bf00      	nop
  }
}
 8000d52:	bf00      	nop
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000e010 	.word	0xe000e010
 8000d64:	46020c00 	.word	0x46020c00

08000d68 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000d6e:	4b19      	ldr	r3, [pc, #100]	@ (8000dd4 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f003 0304 	and.w	r3, r3, #4
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d002      	beq.n	8000d80 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000d7a:	2304      	movs	r3, #4
 8000d7c:	607b      	str	r3, [r7, #4]
 8000d7e:	e021      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8000d80:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8000d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d86:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8000d8a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000d92:	d011      	beq.n	8000db8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000d9a:	d810      	bhi.n	8000dbe <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d004      	beq.n	8000dac <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000da8:	d003      	beq.n	8000db2 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000daa:	e008      	b.n	8000dbe <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000dac:	2300      	movs	r3, #0
 8000dae:	607b      	str	r3, [r7, #4]
        break;
 8000db0:	e008      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000db2:	2301      	movs	r3, #1
 8000db4:	607b      	str	r3, [r7, #4]
        break;
 8000db6:	e005      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000db8:	2302      	movs	r3, #2
 8000dba:	607b      	str	r3, [r7, #4]
        break;
 8000dbc:	e002      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	607b      	str	r3, [r7, #4]
        break;
 8000dc2:	bf00      	nop
    }
  }
  return systick_source;
 8000dc4:	687b      	ldr	r3, [r7, #4]
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	e000e010 	.word	0xe000e010
 8000dd8:	46020c00 	.word	0x46020c00

08000ddc <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b087      	sub	sp, #28
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	460b      	mov	r3, r1
 8000de6:	607a      	str	r2, [r7, #4]
 8000de8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8000dea:	2300      	movs	r3, #0
 8000dec:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8000dee:	7afb      	ldrb	r3, [r7, #11]
 8000df0:	2b02      	cmp	r3, #2
 8000df2:	d011      	beq.n	8000e18 <HAL_EXTI_RegisterCallback+0x3c>
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	dc13      	bgt.n	8000e20 <HAL_EXTI_RegisterCallback+0x44>
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d002      	beq.n	8000e02 <HAL_EXTI_RegisterCallback+0x26>
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d007      	beq.n	8000e10 <HAL_EXTI_RegisterCallback+0x34>
 8000e00:	e00e      	b.n	8000e20 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	687a      	ldr	r2, [r7, #4]
 8000e06:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	687a      	ldr	r2, [r7, #4]
 8000e0c:	609a      	str	r2, [r3, #8]
      break;
 8000e0e:	e00a      	b.n	8000e26 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	605a      	str	r2, [r3, #4]
      break;
 8000e16:	e006      	b.n	8000e26 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	687a      	ldr	r2, [r7, #4]
 8000e1c:	609a      	str	r2, [r3, #8]
      break;
 8000e1e:	e002      	b.n	8000e26 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8000e20:	2301      	movs	r3, #1
 8000e22:	75fb      	strb	r3, [r7, #23]
      break;
 8000e24:	bf00      	nop
  }

  return status;
 8000e26:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	371c      	adds	r7, #28
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr

08000e34 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d101      	bne.n	8000e48 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8000e44:	2301      	movs	r3, #1
 8000e46:	e003      	b.n	8000e50 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	683a      	ldr	r2, [r7, #0]
 8000e4c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8000e4e:	2300      	movs	r3, #0
  }
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b086      	sub	sp, #24
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	0c1b      	lsrs	r3, r3, #16
 8000e6a:	f003 0301 	and.w	r3, r3, #1
 8000e6e:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f003 031f 	and.w	r3, r3, #31
 8000e78:	2201      	movs	r2, #1
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	015a      	lsls	r2, r3, #5
 8000e84:	4b17      	ldr	r3, [pc, #92]	@ (8000ee4 <HAL_EXTI_IRQHandler+0x88>)
 8000e86:	4413      	add	r3, r2
 8000e88:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	4013      	ands	r3, r2
 8000e92:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d009      	beq.n	8000eae <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	693a      	ldr	r2, [r7, #16]
 8000e9e:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d002      	beq.n	8000eae <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	015a      	lsls	r2, r3, #5
 8000eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee8 <HAL_EXTI_IRQHandler+0x8c>)
 8000eb4:	4413      	add	r3, r2
 8000eb6:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	693a      	ldr	r2, [r7, #16]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d009      	beq.n	8000edc <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	689b      	ldr	r3, [r3, #8]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d002      	beq.n	8000edc <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	4798      	blx	r3
    }
  }
}
 8000edc:	bf00      	nop
 8000ede:	3718      	adds	r7, #24
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	4602200c 	.word	0x4602200c
 8000ee8:	46022010 	.word	0x46022010

08000eec <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b089      	sub	sp, #36	@ 0x24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000efe:	e1ba      	b.n	8001276 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	2101      	movs	r1, #1
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	f000 81aa 	beq.w	8001270 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	4a55      	ldr	r2, [pc, #340]	@ (8001074 <HAL_GPIO_Init+0x188>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d15d      	bne.n	8000fe0 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	43db      	mvns	r3, r3
 8000f34:	69fa      	ldr	r2, [r7, #28]
 8000f36:	4013      	ands	r3, r2
 8000f38:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f003 0201 	and.w	r2, r3, #1
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	69fa      	ldr	r2, [r7, #28]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	69fa      	ldr	r2, [r7, #28]
 8000f52:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8000f54:	4a48      	ldr	r2, [pc, #288]	@ (8001078 <HAL_GPIO_Init+0x18c>)
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000f5c:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8000f5e:	4a46      	ldr	r2, [pc, #280]	@ (8001078 <HAL_GPIO_Init+0x18c>)
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	00db      	lsls	r3, r3, #3
 8000f64:	4413      	add	r3, r2
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8000f6a:	69bb      	ldr	r3, [r7, #24]
 8000f6c:	08da      	lsrs	r2, r3, #3
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	3208      	adds	r2, #8
 8000f72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f76:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8000f78:	69bb      	ldr	r3, [r7, #24]
 8000f7a:	f003 0307 	and.w	r3, r3, #7
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	220f      	movs	r2, #15
 8000f82:	fa02 f303 	lsl.w	r3, r2, r3
 8000f86:	43db      	mvns	r3, r3
 8000f88:	69fa      	ldr	r2, [r7, #28]
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8000f8e:	69bb      	ldr	r3, [r7, #24]
 8000f90:	f003 0307 	and.w	r3, r3, #7
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	220b      	movs	r2, #11
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	69fa      	ldr	r2, [r7, #28]
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8000fa2:	69bb      	ldr	r3, [r7, #24]
 8000fa4:	08da      	lsrs	r2, r3, #3
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	3208      	adds	r2, #8
 8000faa:	69f9      	ldr	r1, [r7, #28]
 8000fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8000fb6:	69bb      	ldr	r3, [r7, #24]
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	2203      	movs	r2, #3
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	69fa      	ldr	r2, [r7, #28]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	2202      	movs	r2, #2
 8000fce:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd2:	69fa      	ldr	r2, [r7, #28]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	69fa      	ldr	r2, [r7, #28]
 8000fdc:	601a      	str	r2, [r3, #0]
 8000fde:	e067      	b.n	80010b0 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d003      	beq.n	8000ff0 <HAL_GPIO_Init+0x104>
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	2b12      	cmp	r3, #18
 8000fee:	d145      	bne.n	800107c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	08da      	lsrs	r2, r3, #3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	3208      	adds	r2, #8
 8000ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ffc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	f003 0307 	and.w	r3, r3, #7
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	220f      	movs	r2, #15
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	43db      	mvns	r3, r3
 800100e:	69fa      	ldr	r2, [r7, #28]
 8001010:	4013      	ands	r3, r2
 8001012:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	691b      	ldr	r3, [r3, #16]
 8001018:	f003 020f 	and.w	r2, r3, #15
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	f003 0307 	and.w	r3, r3, #7
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	69fa      	ldr	r2, [r7, #28]
 800102a:	4313      	orrs	r3, r2
 800102c:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	08da      	lsrs	r2, r3, #3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	3208      	adds	r2, #8
 8001036:	69f9      	ldr	r1, [r7, #28]
 8001038:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001042:	69bb      	ldr	r3, [r7, #24]
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	2203      	movs	r2, #3
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	43db      	mvns	r3, r3
 800104e:	69fa      	ldr	r2, [r7, #28]
 8001050:	4013      	ands	r3, r2
 8001052:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f003 0203 	and.w	r2, r3, #3
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	fa02 f303 	lsl.w	r3, r2, r3
 8001064:	69fa      	ldr	r2, [r7, #28]
 8001066:	4313      	orrs	r3, r2
 8001068:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	69fa      	ldr	r2, [r7, #28]
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	e01e      	b.n	80010b0 <HAL_GPIO_Init+0x1c4>
 8001072:	bf00      	nop
 8001074:	46020000 	.word	0x46020000
 8001078:	08005144 	.word	0x08005144
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	2203      	movs	r2, #3
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	43db      	mvns	r3, r3
 800108e:	69fa      	ldr	r2, [r7, #28]
 8001090:	4013      	ands	r3, r2
 8001092:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f003 0203 	and.w	r2, r3, #3
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	69fa      	ldr	r2, [r7, #28]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	69fa      	ldr	r2, [r7, #28]
 80010ae:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d00b      	beq.n	80010d0 <HAL_GPIO_Init+0x1e4>
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d007      	beq.n	80010d0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010c4:	2b11      	cmp	r3, #17
 80010c6:	d003      	beq.n	80010d0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	2b12      	cmp	r3, #18
 80010ce:	d130      	bne.n	8001132 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	2203      	movs	r2, #3
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	69fa      	ldr	r2, [r7, #28]
 80010e4:	4013      	ands	r3, r2
 80010e6:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	68da      	ldr	r2, [r3, #12]
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	69fa      	ldr	r2, [r7, #28]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	69fa      	ldr	r2, [r7, #28]
 80010fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001106:	2201      	movs	r2, #1
 8001108:	69bb      	ldr	r3, [r7, #24]
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	43db      	mvns	r3, r3
 8001110:	69fa      	ldr	r2, [r7, #28]
 8001112:	4013      	ands	r3, r2
 8001114:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	091b      	lsrs	r3, r3, #4
 800111c:	f003 0201 	and.w	r2, r3, #1
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	69fa      	ldr	r2, [r7, #28]
 8001128:	4313      	orrs	r3, r2
 800112a:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	69fa      	ldr	r2, [r7, #28]
 8001130:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	2b03      	cmp	r3, #3
 8001138:	d017      	beq.n	800116a <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001140:	69bb      	ldr	r3, [r7, #24]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	2203      	movs	r2, #3
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	43db      	mvns	r3, r3
 800114c:	69fa      	ldr	r2, [r7, #28]
 800114e:	4013      	ands	r3, r2
 8001150:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	689a      	ldr	r2, [r3, #8]
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	69fa      	ldr	r2, [r7, #28]
 8001160:	4313      	orrs	r3, r2
 8001162:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	69fa      	ldr	r2, [r7, #28]
 8001168:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d07c      	beq.n	8001270 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001176:	4a47      	ldr	r2, [pc, #284]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	089b      	lsrs	r3, r3, #2
 800117c:	3318      	adds	r3, #24
 800117e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001182:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	f003 0303 	and.w	r3, r3, #3
 800118a:	00db      	lsls	r3, r3, #3
 800118c:	220f      	movs	r2, #15
 800118e:	fa02 f303 	lsl.w	r3, r2, r3
 8001192:	43db      	mvns	r3, r3
 8001194:	69fa      	ldr	r2, [r7, #28]
 8001196:	4013      	ands	r3, r2
 8001198:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	0a9a      	lsrs	r2, r3, #10
 800119e:	4b3e      	ldr	r3, [pc, #248]	@ (8001298 <HAL_GPIO_Init+0x3ac>)
 80011a0:	4013      	ands	r3, r2
 80011a2:	697a      	ldr	r2, [r7, #20]
 80011a4:	f002 0203 	and.w	r2, r2, #3
 80011a8:	00d2      	lsls	r2, r2, #3
 80011aa:	4093      	lsls	r3, r2
 80011ac:	69fa      	ldr	r2, [r7, #28]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80011b2:	4938      	ldr	r1, [pc, #224]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	089b      	lsrs	r3, r3, #2
 80011b8:	3318      	adds	r3, #24
 80011ba:	69fa      	ldr	r2, [r7, #28]
 80011bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80011c0:	4b34      	ldr	r3, [pc, #208]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69fa      	ldr	r2, [r7, #28]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d003      	beq.n	80011e4 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 80011dc:	69fa      	ldr	r2, [r7, #28]
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80011e4:	4a2b      	ldr	r2, [pc, #172]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80011ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	43db      	mvns	r3, r3
 80011f4:	69fa      	ldr	r2, [r7, #28]
 80011f6:	4013      	ands	r3, r2
 80011f8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001202:	2b00      	cmp	r3, #0
 8001204:	d003      	beq.n	800120e <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8001206:	69fa      	ldr	r2, [r7, #28]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	4313      	orrs	r3, r2
 800120c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 800120e:	4a21      	ldr	r2, [pc, #132]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001214:	4b1f      	ldr	r3, [pc, #124]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 8001216:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800121a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	43db      	mvns	r3, r3
 8001220:	69fa      	ldr	r2, [r7, #28]
 8001222:	4013      	ands	r3, r2
 8001224:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d003      	beq.n	800123a <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8001232:	69fa      	ldr	r2, [r7, #28]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4313      	orrs	r3, r2
 8001238:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 800123a:	4a16      	ldr	r2, [pc, #88]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001242:	4b14      	ldr	r3, [pc, #80]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 8001244:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001248:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	43db      	mvns	r3, r3
 800124e:	69fa      	ldr	r2, [r7, #28]
 8001250:	4013      	ands	r3, r2
 8001252:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d003      	beq.n	8001268 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8001260:	69fa      	ldr	r2, [r7, #28]
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	4313      	orrs	r3, r2
 8001266:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8001268:	4a0a      	ldr	r2, [pc, #40]	@ (8001294 <HAL_GPIO_Init+0x3a8>)
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	3301      	adds	r3, #1
 8001274:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	fa22 f303 	lsr.w	r3, r2, r3
 8001280:	2b00      	cmp	r3, #0
 8001282:	f47f ae3d 	bne.w	8000f00 <HAL_GPIO_Init+0x14>
  }
}
 8001286:	bf00      	nop
 8001288:	bf00      	nop
 800128a:	3724      	adds	r7, #36	@ 0x24
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr
 8001294:	46022000 	.word	0x46022000
 8001298:	002f7f7f 	.word	0x002f7f7f

0800129c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	460b      	mov	r3, r1
 80012a6:	807b      	strh	r3, [r7, #2]
 80012a8:	4613      	mov	r3, r2
 80012aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012ac:	787b      	ldrb	r3, [r7, #1]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d003      	beq.n	80012ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012b2:	887a      	ldrh	r2, [r7, #2]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80012b8:	e002      	b.n	80012c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80012ba:	887a      	ldrh	r2, [r7, #2]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80012c0:	bf00      	nop
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	460b      	mov	r3, r1
 80012d6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012de:	887a      	ldrh	r2, [r7, #2]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	4013      	ands	r3, r2
 80012e4:	041a      	lsls	r2, r3, #16
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	43d9      	mvns	r1, r3
 80012ea:	887b      	ldrh	r3, [r7, #2]
 80012ec:	400b      	ands	r3, r1
 80012ee:	431a      	orrs	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	619a      	str	r2, [r3, #24]
}
 80012f4:	bf00      	nop
 80012f6:	3714      	adds	r7, #20
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001308:	2300      	movs	r3, #0
 800130a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 800130c:	4b0b      	ldr	r3, [pc, #44]	@ (800133c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0301 	and.w	r3, r3, #1
 8001314:	2b00      	cmp	r3, #0
 8001316:	d002      	beq.n	800131e <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	73fb      	strb	r3, [r7, #15]
 800131c:	e007      	b.n	800132e <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 800131e:	4b07      	ldr	r3, [pc, #28]	@ (800133c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f023 0204 	bic.w	r2, r3, #4
 8001326:	4905      	ldr	r1, [pc, #20]	@ (800133c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4313      	orrs	r3, r2
 800132c:	600b      	str	r3, [r1, #0]
  }

  return status;
 800132e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001330:	4618      	mov	r0, r3
 8001332:	3714      	adds	r7, #20
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	40030400 	.word	0x40030400

08001340 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001344:	4b05      	ldr	r3, [pc, #20]	@ (800135c <HAL_ICACHE_Enable+0x1c>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a04      	ldr	r2, [pc, #16]	@ (800135c <HAL_ICACHE_Enable+0x1c>)
 800134a:	f043 0301 	orr.w	r3, r3, #1
 800134e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	40030400 	.word	0x40030400

08001360 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8001368:	4b39      	ldr	r3, [pc, #228]	@ (8001450 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800136a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800136c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001370:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	429a      	cmp	r2, r3
 8001378:	d10b      	bne.n	8001392 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001380:	d905      	bls.n	800138e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001382:	4b33      	ldr	r3, [pc, #204]	@ (8001450 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	4a32      	ldr	r2, [pc, #200]	@ (8001450 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001388:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800138c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800138e:	2300      	movs	r3, #0
 8001390:	e057      	b.n	8001442 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001398:	d90a      	bls.n	80013b0 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800139a:	4b2d      	ldr	r3, [pc, #180]	@ (8001450 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800139c:	68db      	ldr	r3, [r3, #12]
 800139e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	4a2a      	ldr	r2, [pc, #168]	@ (8001450 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80013a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013ac:	60d3      	str	r3, [r2, #12]
 80013ae:	e007      	b.n	80013c0 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80013b0:	4b27      	ldr	r3, [pc, #156]	@ (8001450 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80013b8:	4925      	ldr	r1, [pc, #148]	@ (8001450 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4313      	orrs	r3, r2
 80013be:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80013c0:	4b24      	ldr	r3, [pc, #144]	@ (8001454 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a24      	ldr	r2, [pc, #144]	@ (8001458 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80013c6:	fba2 2303 	umull	r2, r3, r2, r3
 80013ca:	099b      	lsrs	r3, r3, #6
 80013cc:	2232      	movs	r2, #50	@ 0x32
 80013ce:	fb02 f303 	mul.w	r3, r2, r3
 80013d2:	4a21      	ldr	r2, [pc, #132]	@ (8001458 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80013d4:	fba2 2303 	umull	r2, r3, r2, r3
 80013d8:	099b      	lsrs	r3, r3, #6
 80013da:	3301      	adds	r3, #1
 80013dc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80013de:	e002      	b.n	80013e6 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	3b01      	subs	r3, #1
 80013e4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80013e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001450 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80013e8:	68db      	ldr	r3, [r3, #12]
 80013ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d102      	bne.n	80013f8 <HAL_PWREx_ControlVoltageScaling+0x98>
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d1f3      	bne.n	80013e0 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d01b      	beq.n	8001436 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80013fe:	4b15      	ldr	r3, [pc, #84]	@ (8001454 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a15      	ldr	r2, [pc, #84]	@ (8001458 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001404:	fba2 2303 	umull	r2, r3, r2, r3
 8001408:	099b      	lsrs	r3, r3, #6
 800140a:	2232      	movs	r2, #50	@ 0x32
 800140c:	fb02 f303 	mul.w	r3, r2, r3
 8001410:	4a11      	ldr	r2, [pc, #68]	@ (8001458 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001412:	fba2 2303 	umull	r2, r3, r2, r3
 8001416:	099b      	lsrs	r3, r3, #6
 8001418:	3301      	adds	r3, #1
 800141a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800141c:	e002      	b.n	8001424 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	3b01      	subs	r3, #1
 8001422:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001424:	4b0a      	ldr	r3, [pc, #40]	@ (8001450 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001428:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800142c:	2b00      	cmp	r3, #0
 800142e:	d102      	bne.n	8001436 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d1f3      	bne.n	800141e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d101      	bne.n	8001440 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 800143c:	2303      	movs	r3, #3
 800143e:	e000      	b.n	8001442 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8001440:	2300      	movs	r3, #0
}
 8001442:	4618      	mov	r0, r3
 8001444:	3714      	adds	r7, #20
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	46020800 	.word	0x46020800
 8001454:	2000001c 	.word	0x2000001c
 8001458:	10624dd3 	.word	0x10624dd3

0800145c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8001460:	4b04      	ldr	r3, [pc, #16]	@ (8001474 <HAL_PWREx_GetVoltageRange+0x18>)
 8001462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001464:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8001468:	4618      	mov	r0, r3
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	46020800 	.word	0x46020800

08001478 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8001478:	b480      	push	{r7}
 800147a:	b085      	sub	sp, #20
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001480:	4b22      	ldr	r3, [pc, #136]	@ (800150c <HAL_PWREx_ConfigSupply+0x94>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a22      	ldr	r2, [pc, #136]	@ (8001510 <HAL_PWREx_ConfigSupply+0x98>)
 8001486:	fba2 2303 	umull	r2, r3, r2, r3
 800148a:	099b      	lsrs	r3, r3, #6
 800148c:	2232      	movs	r2, #50	@ 0x32
 800148e:	fb02 f303 	mul.w	r3, r2, r3
 8001492:	4a1f      	ldr	r2, [pc, #124]	@ (8001510 <HAL_PWREx_ConfigSupply+0x98>)
 8001494:	fba2 2303 	umull	r2, r3, r2, r3
 8001498:	099b      	lsrs	r3, r3, #6
 800149a:	3301      	adds	r3, #1
 800149c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d113      	bne.n	80014cc <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80014a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001514 <HAL_PWREx_ConfigSupply+0x9c>)
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	4a1a      	ldr	r2, [pc, #104]	@ (8001514 <HAL_PWREx_ConfigSupply+0x9c>)
 80014aa:	f023 0302 	bic.w	r3, r3, #2
 80014ae:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80014b0:	e002      	b.n	80014b8 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	3b01      	subs	r3, #1
 80014b6:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80014b8:	4b16      	ldr	r3, [pc, #88]	@ (8001514 <HAL_PWREx_ConfigSupply+0x9c>)
 80014ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014bc:	f003 0302 	and.w	r3, r3, #2
 80014c0:	2b02      	cmp	r3, #2
 80014c2:	d116      	bne.n	80014f2 <HAL_PWREx_ConfigSupply+0x7a>
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d1f3      	bne.n	80014b2 <HAL_PWREx_ConfigSupply+0x3a>
 80014ca:	e012      	b.n	80014f2 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80014cc:	4b11      	ldr	r3, [pc, #68]	@ (8001514 <HAL_PWREx_ConfigSupply+0x9c>)
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	4a10      	ldr	r2, [pc, #64]	@ (8001514 <HAL_PWREx_ConfigSupply+0x9c>)
 80014d2:	f043 0302 	orr.w	r3, r3, #2
 80014d6:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80014d8:	e002      	b.n	80014e0 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	3b01      	subs	r3, #1
 80014de:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80014e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001514 <HAL_PWREx_ConfigSupply+0x9c>)
 80014e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014e4:	f003 0302 	and.w	r3, r3, #2
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d102      	bne.n	80014f2 <HAL_PWREx_ConfigSupply+0x7a>
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1f3      	bne.n	80014da <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d101      	bne.n	80014fc <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 80014f8:	2303      	movs	r3, #3
 80014fa:	e000      	b.n	80014fe <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3714      	adds	r7, #20
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	2000001c 	.word	0x2000001c
 8001510:	10624dd3 	.word	0x10624dd3
 8001514:	46020800 	.word	0x46020800

08001518 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08e      	sub	sp, #56	@ 0x38
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8001520:	2300      	movs	r3, #0
 8001522:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d102      	bne.n	8001532 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	f000 bec8 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001532:	4b99      	ldr	r3, [pc, #612]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001534:	69db      	ldr	r3, [r3, #28]
 8001536:	f003 030c 	and.w	r3, r3, #12
 800153a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800153c:	4b96      	ldr	r3, [pc, #600]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 800153e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001540:	f003 0303 	and.w	r3, r3, #3
 8001544:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f003 0310 	and.w	r3, r3, #16
 800154e:	2b00      	cmp	r3, #0
 8001550:	f000 816c 	beq.w	800182c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001556:	2b00      	cmp	r3, #0
 8001558:	d007      	beq.n	800156a <HAL_RCC_OscConfig+0x52>
 800155a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800155c:	2b0c      	cmp	r3, #12
 800155e:	f040 80de 	bne.w	800171e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001564:	2b01      	cmp	r3, #1
 8001566:	f040 80da 	bne.w	800171e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d102      	bne.n	8001578 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	f000 bea5 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800157c:	4b86      	ldr	r3, [pc, #536]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001584:	2b00      	cmp	r3, #0
 8001586:	d004      	beq.n	8001592 <HAL_RCC_OscConfig+0x7a>
 8001588:	4b83      	ldr	r3, [pc, #524]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001590:	e005      	b.n	800159e <HAL_RCC_OscConfig+0x86>
 8001592:	4b81      	ldr	r3, [pc, #516]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001594:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001598:	041b      	lsls	r3, r3, #16
 800159a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800159e:	4293      	cmp	r3, r2
 80015a0:	d255      	bcs.n	800164e <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80015a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d10a      	bne.n	80015be <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ac:	4618      	mov	r0, r3
 80015ae:	f001 f9d9 	bl	8002964 <RCC_SetFlashLatencyFromMSIRange>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d002      	beq.n	80015be <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	f000 be82 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80015be:	4b76      	ldr	r3, [pc, #472]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	4a75      	ldr	r2, [pc, #468]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 80015c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80015c8:	6093      	str	r3, [r2, #8]
 80015ca:	4b73      	ldr	r3, [pc, #460]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d6:	4970      	ldr	r1, [pc, #448]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80015e4:	d309      	bcc.n	80015fa <HAL_RCC_OscConfig+0xe2>
 80015e6:	4b6c      	ldr	r3, [pc, #432]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 80015e8:	68db      	ldr	r3, [r3, #12]
 80015ea:	f023 021f 	bic.w	r2, r3, #31
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6a1b      	ldr	r3, [r3, #32]
 80015f2:	4969      	ldr	r1, [pc, #420]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 80015f4:	4313      	orrs	r3, r2
 80015f6:	60cb      	str	r3, [r1, #12]
 80015f8:	e07e      	b.n	80016f8 <HAL_RCC_OscConfig+0x1e0>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015fe:	2b00      	cmp	r3, #0
 8001600:	da0a      	bge.n	8001618 <HAL_RCC_OscConfig+0x100>
 8001602:	4b65      	ldr	r3, [pc, #404]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001604:	68db      	ldr	r3, [r3, #12]
 8001606:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6a1b      	ldr	r3, [r3, #32]
 800160e:	015b      	lsls	r3, r3, #5
 8001610:	4961      	ldr	r1, [pc, #388]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001612:	4313      	orrs	r3, r2
 8001614:	60cb      	str	r3, [r1, #12]
 8001616:	e06f      	b.n	80016f8 <HAL_RCC_OscConfig+0x1e0>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800161c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001620:	d30a      	bcc.n	8001638 <HAL_RCC_OscConfig+0x120>
 8001622:	4b5d      	ldr	r3, [pc, #372]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6a1b      	ldr	r3, [r3, #32]
 800162e:	029b      	lsls	r3, r3, #10
 8001630:	4959      	ldr	r1, [pc, #356]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001632:	4313      	orrs	r3, r2
 8001634:	60cb      	str	r3, [r1, #12]
 8001636:	e05f      	b.n	80016f8 <HAL_RCC_OscConfig+0x1e0>
 8001638:	4b57      	ldr	r3, [pc, #348]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6a1b      	ldr	r3, [r3, #32]
 8001644:	03db      	lsls	r3, r3, #15
 8001646:	4954      	ldr	r1, [pc, #336]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001648:	4313      	orrs	r3, r2
 800164a:	60cb      	str	r3, [r1, #12]
 800164c:	e054      	b.n	80016f8 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800164e:	4b52      	ldr	r3, [pc, #328]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	4a51      	ldr	r2, [pc, #324]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001654:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001658:	6093      	str	r3, [r2, #8]
 800165a:	4b4f      	ldr	r3, [pc, #316]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001666:	494c      	ldr	r1, [pc, #304]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001668:	4313      	orrs	r3, r2
 800166a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001670:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001674:	d309      	bcc.n	800168a <HAL_RCC_OscConfig+0x172>
 8001676:	4b48      	ldr	r3, [pc, #288]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	f023 021f 	bic.w	r2, r3, #31
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a1b      	ldr	r3, [r3, #32]
 8001682:	4945      	ldr	r1, [pc, #276]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001684:	4313      	orrs	r3, r2
 8001686:	60cb      	str	r3, [r1, #12]
 8001688:	e028      	b.n	80016dc <HAL_RCC_OscConfig+0x1c4>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800168e:	2b00      	cmp	r3, #0
 8001690:	da0a      	bge.n	80016a8 <HAL_RCC_OscConfig+0x190>
 8001692:	4b41      	ldr	r3, [pc, #260]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6a1b      	ldr	r3, [r3, #32]
 800169e:	015b      	lsls	r3, r3, #5
 80016a0:	493d      	ldr	r1, [pc, #244]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 80016a2:	4313      	orrs	r3, r2
 80016a4:	60cb      	str	r3, [r1, #12]
 80016a6:	e019      	b.n	80016dc <HAL_RCC_OscConfig+0x1c4>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016b0:	d30a      	bcc.n	80016c8 <HAL_RCC_OscConfig+0x1b0>
 80016b2:	4b39      	ldr	r3, [pc, #228]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 80016b4:	68db      	ldr	r3, [r3, #12]
 80016b6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6a1b      	ldr	r3, [r3, #32]
 80016be:	029b      	lsls	r3, r3, #10
 80016c0:	4935      	ldr	r1, [pc, #212]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 80016c2:	4313      	orrs	r3, r2
 80016c4:	60cb      	str	r3, [r1, #12]
 80016c6:	e009      	b.n	80016dc <HAL_RCC_OscConfig+0x1c4>
 80016c8:	4b33      	ldr	r3, [pc, #204]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6a1b      	ldr	r3, [r3, #32]
 80016d4:	03db      	lsls	r3, r3, #15
 80016d6:	4930      	ldr	r1, [pc, #192]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 80016d8:	4313      	orrs	r3, r2
 80016da:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80016dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d10a      	bne.n	80016f8 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016e6:	4618      	mov	r0, r3
 80016e8:	f001 f93c 	bl	8002964 <RCC_SetFlashLatencyFromMSIRange>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d002      	beq.n	80016f8 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	f000 bde5 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80016f8:	f001 f8de 	bl	80028b8 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80016fc:	4b27      	ldr	r3, [pc, #156]	@ (800179c <HAL_RCC_OscConfig+0x284>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff f941 	bl	8000988 <HAL_InitTick>
 8001706:	4603      	mov	r3, r0
 8001708:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 800170c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001710:	2b00      	cmp	r3, #0
 8001712:	f000 808a 	beq.w	800182a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8001716:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800171a:	f000 bdd2 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d066      	beq.n	80017f4 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8001726:	4b1c      	ldr	r3, [pc, #112]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a1b      	ldr	r2, [pc, #108]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001732:	f7ff f9b3 	bl	8000a9c <HAL_GetTick>
 8001736:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001738:	e009      	b.n	800174e <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800173a:	f7ff f9af 	bl	8000a9c <HAL_GetTick>
 800173e:	4602      	mov	r2, r0
 8001740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d902      	bls.n	800174e <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	f000 bdba 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800174e:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0304 	and.w	r3, r3, #4
 8001756:	2b00      	cmp	r3, #0
 8001758:	d0ef      	beq.n	800173a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800175a:	4b0f      	ldr	r3, [pc, #60]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	4a0e      	ldr	r2, [pc, #56]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001760:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001764:	6093      	str	r3, [r2, #8]
 8001766:	4b0c      	ldr	r3, [pc, #48]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001772:	4909      	ldr	r1, [pc, #36]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001774:	4313      	orrs	r3, r2
 8001776:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800177c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001780:	d30e      	bcc.n	80017a0 <HAL_RCC_OscConfig+0x288>
 8001782:	4b05      	ldr	r3, [pc, #20]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	f023 021f 	bic.w	r2, r3, #31
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6a1b      	ldr	r3, [r3, #32]
 800178e:	4902      	ldr	r1, [pc, #8]	@ (8001798 <HAL_RCC_OscConfig+0x280>)
 8001790:	4313      	orrs	r3, r2
 8001792:	60cb      	str	r3, [r1, #12]
 8001794:	e04a      	b.n	800182c <HAL_RCC_OscConfig+0x314>
 8001796:	bf00      	nop
 8001798:	46020c00 	.word	0x46020c00
 800179c:	20000014 	.word	0x20000014
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	da0a      	bge.n	80017be <HAL_RCC_OscConfig+0x2a6>
 80017a8:	4b98      	ldr	r3, [pc, #608]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6a1b      	ldr	r3, [r3, #32]
 80017b4:	015b      	lsls	r3, r3, #5
 80017b6:	4995      	ldr	r1, [pc, #596]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80017b8:	4313      	orrs	r3, r2
 80017ba:	60cb      	str	r3, [r1, #12]
 80017bc:	e036      	b.n	800182c <HAL_RCC_OscConfig+0x314>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017c6:	d30a      	bcc.n	80017de <HAL_RCC_OscConfig+0x2c6>
 80017c8:	4b90      	ldr	r3, [pc, #576]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a1b      	ldr	r3, [r3, #32]
 80017d4:	029b      	lsls	r3, r3, #10
 80017d6:	498d      	ldr	r1, [pc, #564]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80017d8:	4313      	orrs	r3, r2
 80017da:	60cb      	str	r3, [r1, #12]
 80017dc:	e026      	b.n	800182c <HAL_RCC_OscConfig+0x314>
 80017de:	4b8b      	ldr	r3, [pc, #556]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80017e0:	68db      	ldr	r3, [r3, #12]
 80017e2:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a1b      	ldr	r3, [r3, #32]
 80017ea:	03db      	lsls	r3, r3, #15
 80017ec:	4987      	ldr	r1, [pc, #540]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80017ee:	4313      	orrs	r3, r2
 80017f0:	60cb      	str	r3, [r1, #12]
 80017f2:	e01b      	b.n	800182c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80017f4:	4b85      	ldr	r3, [pc, #532]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a84      	ldr	r2, [pc, #528]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80017fa:	f023 0301 	bic.w	r3, r3, #1
 80017fe:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001800:	f7ff f94c 	bl	8000a9c <HAL_GetTick>
 8001804:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8001806:	e009      	b.n	800181c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001808:	f7ff f948 	bl	8000a9c <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	2b02      	cmp	r3, #2
 8001814:	d902      	bls.n	800181c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	f000 bd53 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800181c:	4b7b      	ldr	r3, [pc, #492]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 0304 	and.w	r3, r3, #4
 8001824:	2b00      	cmp	r3, #0
 8001826:	d1ef      	bne.n	8001808 <HAL_RCC_OscConfig+0x2f0>
 8001828:	e000      	b.n	800182c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800182a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0301 	and.w	r3, r3, #1
 8001834:	2b00      	cmp	r3, #0
 8001836:	f000 808b 	beq.w	8001950 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800183a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800183c:	2b08      	cmp	r3, #8
 800183e:	d005      	beq.n	800184c <HAL_RCC_OscConfig+0x334>
 8001840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001842:	2b0c      	cmp	r3, #12
 8001844:	d109      	bne.n	800185a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001848:	2b03      	cmp	r3, #3
 800184a:	d106      	bne.n	800185a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d17d      	bne.n	8001950 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	f000 bd34 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001862:	d106      	bne.n	8001872 <HAL_RCC_OscConfig+0x35a>
 8001864:	4b69      	ldr	r3, [pc, #420]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a68      	ldr	r2, [pc, #416]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800186a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800186e:	6013      	str	r3, [r2, #0]
 8001870:	e041      	b.n	80018f6 <HAL_RCC_OscConfig+0x3de>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800187a:	d112      	bne.n	80018a2 <HAL_RCC_OscConfig+0x38a>
 800187c:	4b63      	ldr	r3, [pc, #396]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a62      	ldr	r2, [pc, #392]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001882:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001886:	6013      	str	r3, [r2, #0]
 8001888:	4b60      	ldr	r3, [pc, #384]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a5f      	ldr	r2, [pc, #380]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800188e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001892:	6013      	str	r3, [r2, #0]
 8001894:	4b5d      	ldr	r3, [pc, #372]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a5c      	ldr	r2, [pc, #368]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800189a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800189e:	6013      	str	r3, [r2, #0]
 80018a0:	e029      	b.n	80018f6 <HAL_RCC_OscConfig+0x3de>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80018aa:	d112      	bne.n	80018d2 <HAL_RCC_OscConfig+0x3ba>
 80018ac:	4b57      	ldr	r3, [pc, #348]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a56      	ldr	r2, [pc, #344]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018b6:	6013      	str	r3, [r2, #0]
 80018b8:	4b54      	ldr	r3, [pc, #336]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a53      	ldr	r2, [pc, #332]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80018c2:	6013      	str	r3, [r2, #0]
 80018c4:	4b51      	ldr	r3, [pc, #324]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a50      	ldr	r2, [pc, #320]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018ce:	6013      	str	r3, [r2, #0]
 80018d0:	e011      	b.n	80018f6 <HAL_RCC_OscConfig+0x3de>
 80018d2:	4b4e      	ldr	r3, [pc, #312]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a4d      	ldr	r2, [pc, #308]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018dc:	6013      	str	r3, [r2, #0]
 80018de:	4b4b      	ldr	r3, [pc, #300]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a4a      	ldr	r2, [pc, #296]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018e8:	6013      	str	r3, [r2, #0]
 80018ea:	4b48      	ldr	r3, [pc, #288]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a47      	ldr	r2, [pc, #284]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80018f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80018f4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d014      	beq.n	8001928 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80018fe:	f7ff f8cd 	bl	8000a9c <HAL_GetTick>
 8001902:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001904:	e009      	b.n	800191a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001906:	f7ff f8c9 	bl	8000a9c <HAL_GetTick>
 800190a:	4602      	mov	r2, r0
 800190c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	2b64      	cmp	r3, #100	@ 0x64
 8001912:	d902      	bls.n	800191a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8001914:	2303      	movs	r3, #3
 8001916:	f000 bcd4 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800191a:	4b3c      	ldr	r3, [pc, #240]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d0ef      	beq.n	8001906 <HAL_RCC_OscConfig+0x3ee>
 8001926:	e013      	b.n	8001950 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8001928:	f7ff f8b8 	bl	8000a9c <HAL_GetTick>
 800192c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800192e:	e009      	b.n	8001944 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001930:	f7ff f8b4 	bl	8000a9c <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b64      	cmp	r3, #100	@ 0x64
 800193c:	d902      	bls.n	8001944 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	f000 bcbf 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001944:	4b31      	ldr	r3, [pc, #196]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d1ef      	bne.n	8001930 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 0302 	and.w	r3, r3, #2
 8001958:	2b00      	cmp	r3, #0
 800195a:	d05f      	beq.n	8001a1c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800195c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800195e:	2b04      	cmp	r3, #4
 8001960:	d005      	beq.n	800196e <HAL_RCC_OscConfig+0x456>
 8001962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001964:	2b0c      	cmp	r3, #12
 8001966:	d114      	bne.n	8001992 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800196a:	2b02      	cmp	r3, #2
 800196c:	d111      	bne.n	8001992 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	68db      	ldr	r3, [r3, #12]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d102      	bne.n	800197c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	f000 bca3 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800197c:	4b23      	ldr	r3, [pc, #140]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800197e:	691b      	ldr	r3, [r3, #16]
 8001980:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	041b      	lsls	r3, r3, #16
 800198a:	4920      	ldr	r1, [pc, #128]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800198c:	4313      	orrs	r3, r2
 800198e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001990:	e044      	b.n	8001a1c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d024      	beq.n	80019e4 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800199a:	4b1c      	ldr	r3, [pc, #112]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a1b      	ldr	r2, [pc, #108]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80019a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019a4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80019a6:	f7ff f879 	bl	8000a9c <HAL_GetTick>
 80019aa:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019ac:	e009      	b.n	80019c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019ae:	f7ff f875 	bl	8000a9c <HAL_GetTick>
 80019b2:	4602      	mov	r2, r0
 80019b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d902      	bls.n	80019c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80019bc:	2303      	movs	r3, #3
 80019be:	f000 bc80 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019c2:	4b12      	ldr	r3, [pc, #72]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d0ef      	beq.n	80019ae <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80019ce:	4b0f      	ldr	r3, [pc, #60]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	041b      	lsls	r3, r3, #16
 80019dc:	490b      	ldr	r1, [pc, #44]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80019de:	4313      	orrs	r3, r2
 80019e0:	610b      	str	r3, [r1, #16]
 80019e2:	e01b      	b.n	8001a1c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80019e4:	4b09      	ldr	r3, [pc, #36]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a08      	ldr	r2, [pc, #32]	@ (8001a0c <HAL_RCC_OscConfig+0x4f4>)
 80019ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80019ee:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80019f0:	f7ff f854 	bl	8000a9c <HAL_GetTick>
 80019f4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80019f6:	e00b      	b.n	8001a10 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019f8:	f7ff f850 	bl	8000a9c <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d904      	bls.n	8001a10 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	f000 bc5b 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
 8001a0c:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a10:	4baf      	ldr	r3, [pc, #700]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1ed      	bne.n	80019f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0308 	and.w	r3, r3, #8
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	f000 80c8 	beq.w	8001bba <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a30:	4ba7      	ldr	r3, [pc, #668]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001a32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a36:	f003 0304 	and.w	r3, r3, #4
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d111      	bne.n	8001a62 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a3e:	4ba4      	ldr	r3, [pc, #656]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001a40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a44:	4aa2      	ldr	r2, [pc, #648]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001a46:	f043 0304 	orr.w	r3, r3, #4
 8001a4a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001a4e:	4ba0      	ldr	r3, [pc, #640]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001a50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	617b      	str	r3, [r7, #20]
 8001a5a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001a62:	4b9c      	ldr	r3, [pc, #624]	@ (8001cd4 <HAL_RCC_OscConfig+0x7bc>)
 8001a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a66:	f003 0301 	and.w	r3, r3, #1
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d119      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001a6e:	4b99      	ldr	r3, [pc, #612]	@ (8001cd4 <HAL_RCC_OscConfig+0x7bc>)
 8001a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a72:	4a98      	ldr	r2, [pc, #608]	@ (8001cd4 <HAL_RCC_OscConfig+0x7bc>)
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a7a:	f7ff f80f 	bl	8000a9c <HAL_GetTick>
 8001a7e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001a80:	e009      	b.n	8001a96 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a82:	f7ff f80b 	bl	8000a9c <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d902      	bls.n	8001a96 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	f000 bc16 	b.w	80022c2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001a96:	4b8f      	ldr	r3, [pc, #572]	@ (8001cd4 <HAL_RCC_OscConfig+0x7bc>)
 8001a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d0ef      	beq.n	8001a82 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	695b      	ldr	r3, [r3, #20]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d05f      	beq.n	8001b6a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8001aaa:	4b89      	ldr	r3, [pc, #548]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001aac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ab0:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	699a      	ldr	r2, [r3, #24]
 8001ab6:	6a3b      	ldr	r3, [r7, #32]
 8001ab8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d037      	beq.n	8001b30 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8001ac0:	6a3b      	ldr	r3, [r7, #32]
 8001ac2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d006      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8001aca:	6a3b      	ldr	r3, [r7, #32]
 8001acc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d101      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e3f4      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8001ad8:	6a3b      	ldr	r3, [r7, #32]
 8001ada:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d01b      	beq.n	8001b1a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8001ae2:	4b7b      	ldr	r3, [pc, #492]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001ae4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ae8:	4a79      	ldr	r2, [pc, #484]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001aea:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8001aee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8001af2:	f7fe ffd3 	bl	8000a9c <HAL_GetTick>
 8001af6:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001af8:	e008      	b.n	8001b0c <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001afa:	f7fe ffcf 	bl	8000a9c <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	2b05      	cmp	r3, #5
 8001b06:	d901      	bls.n	8001b0c <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e3da      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001b0c:	4b70      	ldr	r3, [pc, #448]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001b0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1ef      	bne.n	8001afa <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8001b1a:	4b6d      	ldr	r3, [pc, #436]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001b1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b20:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	4969      	ldr	r1, [pc, #420]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8001b30:	4b67      	ldr	r3, [pc, #412]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001b32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b36:	4a66      	ldr	r2, [pc, #408]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001b38:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001b3c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8001b40:	f7fe ffac 	bl	8000a9c <HAL_GetTick>
 8001b44:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001b46:	e008      	b.n	8001b5a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b48:	f7fe ffa8 	bl	8000a9c <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	2b05      	cmp	r3, #5
 8001b54:	d901      	bls.n	8001b5a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8001b56:	2303      	movs	r3, #3
 8001b58:	e3b3      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001b5a:	4b5d      	ldr	r3, [pc, #372]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001b5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d0ef      	beq.n	8001b48 <HAL_RCC_OscConfig+0x630>
 8001b68:	e01b      	b.n	8001ba2 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8001b6a:	4b59      	ldr	r3, [pc, #356]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001b6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b70:	4a57      	ldr	r2, [pc, #348]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001b72:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8001b76:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8001b7a:	f7fe ff8f 	bl	8000a9c <HAL_GetTick>
 8001b7e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001b80:	e008      	b.n	8001b94 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b82:	f7fe ff8b 	bl	8000a9c <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	2b05      	cmp	r3, #5
 8001b8e:	d901      	bls.n	8001b94 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e396      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001b94:	4b4e      	ldr	r3, [pc, #312]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001b96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b9a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d1ef      	bne.n	8001b82 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ba2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d107      	bne.n	8001bba <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001baa:	4b49      	ldr	r3, [pc, #292]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001bac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bb0:	4a47      	ldr	r2, [pc, #284]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001bb2:	f023 0304 	bic.w	r3, r3, #4
 8001bb6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0304 	and.w	r3, r3, #4
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	f000 8111 	beq.w	8001dea <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bce:	4b40      	ldr	r3, [pc, #256]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001bd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bd4:	f003 0304 	and.w	r3, r3, #4
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d111      	bne.n	8001c00 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bdc:	4b3c      	ldr	r3, [pc, #240]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001bde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001be2:	4a3b      	ldr	r2, [pc, #236]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001be4:	f043 0304 	orr.w	r3, r3, #4
 8001be8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001bec:	4b38      	ldr	r3, [pc, #224]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001bee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bf2:	f003 0304 	and.w	r3, r3, #4
 8001bf6:	613b      	str	r3, [r7, #16]
 8001bf8:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001c00:	4b34      	ldr	r3, [pc, #208]	@ (8001cd4 <HAL_RCC_OscConfig+0x7bc>)
 8001c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d118      	bne.n	8001c3e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001c0c:	4b31      	ldr	r3, [pc, #196]	@ (8001cd4 <HAL_RCC_OscConfig+0x7bc>)
 8001c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c10:	4a30      	ldr	r2, [pc, #192]	@ (8001cd4 <HAL_RCC_OscConfig+0x7bc>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c18:	f7fe ff40 	bl	8000a9c <HAL_GetTick>
 8001c1c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c20:	f7fe ff3c 	bl	8000a9c <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e347      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001c32:	4b28      	ldr	r3, [pc, #160]	@ (8001cd4 <HAL_RCC_OscConfig+0x7bc>)
 8001c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d0f0      	beq.n	8001c20 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f003 0301 	and.w	r3, r3, #1
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d01f      	beq.n	8001c8a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f003 0304 	and.w	r3, r3, #4
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d010      	beq.n	8001c78 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001c56:	4b1e      	ldr	r3, [pc, #120]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001c58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c5c:	4a1c      	ldr	r2, [pc, #112]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001c5e:	f043 0304 	orr.w	r3, r3, #4
 8001c62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c66:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001c68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c6c:	4a18      	ldr	r2, [pc, #96]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001c6e:	f043 0301 	orr.w	r3, r3, #1
 8001c72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c76:	e018      	b.n	8001caa <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c78:	4b15      	ldr	r3, [pc, #84]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001c7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c7e:	4a14      	ldr	r2, [pc, #80]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001c80:	f043 0301 	orr.w	r3, r3, #1
 8001c84:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c88:	e00f      	b.n	8001caa <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c8a:	4b11      	ldr	r3, [pc, #68]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001c8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c90:	4a0f      	ldr	r2, [pc, #60]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001c92:	f023 0301 	bic.w	r3, r3, #1
 8001c96:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001c9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ca0:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd0 <HAL_RCC_OscConfig+0x7b8>)
 8001ca2:	f023 0304 	bic.w	r3, r3, #4
 8001ca6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d057      	beq.n	8001d62 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8001cb2:	f7fe fef3 	bl	8000a9c <HAL_GetTick>
 8001cb6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cb8:	e00e      	b.n	8001cd8 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cba:	f7fe feef 	bl	8000a9c <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d905      	bls.n	8001cd8 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e2f8      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
 8001cd0:	46020c00 	.word	0x46020c00
 8001cd4:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cd8:	4b9c      	ldr	r3, [pc, #624]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001cda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d0e9      	beq.n	8001cba <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d01b      	beq.n	8001d2a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001cf2:	4b96      	ldr	r3, [pc, #600]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001cf4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cf8:	4a94      	ldr	r2, [pc, #592]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001cfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cfe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001d02:	e00a      	b.n	8001d1a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d04:	f7fe feca 	bl	8000a9c <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e2d3      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001d1a:	4b8c      	ldr	r3, [pc, #560]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001d1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d0ed      	beq.n	8001d04 <HAL_RCC_OscConfig+0x7ec>
 8001d28:	e053      	b.n	8001dd2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001d2a:	4b88      	ldr	r3, [pc, #544]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001d2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d30:	4a86      	ldr	r2, [pc, #536]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001d32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001d3a:	e00a      	b.n	8001d52 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d3c:	f7fe feae 	bl	8000a9c <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e2b7      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001d52:	4b7e      	ldr	r3, [pc, #504]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001d54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d1ed      	bne.n	8001d3c <HAL_RCC_OscConfig+0x824>
 8001d60:	e037      	b.n	8001dd2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8001d62:	f7fe fe9b 	bl	8000a9c <HAL_GetTick>
 8001d66:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d68:	e00a      	b.n	8001d80 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d6a:	f7fe fe97 	bl	8000a9c <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e2a0      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d80:	4b72      	ldr	r3, [pc, #456]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001d82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1ed      	bne.n	8001d6a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8001d8e:	4b6f      	ldr	r3, [pc, #444]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001d90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d01a      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001d9c:	4b6b      	ldr	r3, [pc, #428]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001d9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001da2:	4a6a      	ldr	r2, [pc, #424]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001da4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001da8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001dac:	e00a      	b.n	8001dc4 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dae:	f7fe fe75 	bl	8000a9c <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e27e      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001dc4:	4b61      	ldr	r3, [pc, #388]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001dc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1ed      	bne.n	8001dae <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001dd2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d107      	bne.n	8001dea <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dda:	4b5c      	ldr	r3, [pc, #368]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001ddc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001de0:	4a5a      	ldr	r2, [pc, #360]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001de2:	f023 0304 	bic.w	r3, r3, #4
 8001de6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0320 	and.w	r3, r3, #32
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d036      	beq.n	8001e64 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d019      	beq.n	8001e32 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8001dfe:	4b53      	ldr	r3, [pc, #332]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a52      	ldr	r2, [pc, #328]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001e04:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e08:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001e0a:	f7fe fe47 	bl	8000a9c <HAL_GetTick>
 8001e0e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001e10:	e008      	b.n	8001e24 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e12:	f7fe fe43 	bl	8000a9c <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d901      	bls.n	8001e24 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e24e      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001e24:	4b49      	ldr	r3, [pc, #292]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d0f0      	beq.n	8001e12 <HAL_RCC_OscConfig+0x8fa>
 8001e30:	e018      	b.n	8001e64 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8001e32:	4b46      	ldr	r3, [pc, #280]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a45      	ldr	r2, [pc, #276]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001e38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001e3c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001e3e:	f7fe fe2d 	bl	8000a9c <HAL_GetTick>
 8001e42:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001e44:	e008      	b.n	8001e58 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e46:	f7fe fe29 	bl	8000a9c <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d901      	bls.n	8001e58 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8001e54:	2303      	movs	r3, #3
 8001e56:	e234      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001e58:	4b3c      	ldr	r3, [pc, #240]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d1f0      	bne.n	8001e46 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d036      	beq.n	8001ede <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d019      	beq.n	8001eac <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8001e78:	4b34      	ldr	r3, [pc, #208]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a33      	ldr	r2, [pc, #204]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001e7e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e82:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001e84:	f7fe fe0a 	bl	8000a9c <HAL_GetTick>
 8001e88:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8001e8a:	e008      	b.n	8001e9e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8001e8c:	f7fe fe06 	bl	8000a9c <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e211      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8001e9e:	4b2b      	ldr	r3, [pc, #172]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d0f0      	beq.n	8001e8c <HAL_RCC_OscConfig+0x974>
 8001eaa:	e018      	b.n	8001ede <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8001eac:	4b27      	ldr	r3, [pc, #156]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a26      	ldr	r2, [pc, #152]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001eb2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001eb6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001eb8:	f7fe fdf0 	bl	8000a9c <HAL_GetTick>
 8001ebc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8001ec0:	f7fe fdec 	bl	8000a9c <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e1f7      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8001ed2:	4b1e      	ldr	r3, [pc, #120]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1f0      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d07f      	beq.n	8001fea <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d062      	beq.n	8001fb8 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8001ef2:	4b16      	ldr	r3, [pc, #88]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	4a15      	ldr	r2, [pc, #84]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001ef8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001efc:	6093      	str	r3, [r2, #8]
 8001efe:	4b13      	ldr	r3, [pc, #76]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f0a:	4910      	ldr	r1, [pc, #64]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f14:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001f18:	d309      	bcc.n	8001f2e <HAL_RCC_OscConfig+0xa16>
 8001f1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	f023 021f 	bic.w	r2, r3, #31
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a1b      	ldr	r3, [r3, #32]
 8001f26:	4909      	ldr	r1, [pc, #36]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	60cb      	str	r3, [r1, #12]
 8001f2c:	e02a      	b.n	8001f84 <HAL_RCC_OscConfig+0xa6c>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	da0c      	bge.n	8001f50 <HAL_RCC_OscConfig+0xa38>
 8001f36:	4b05      	ldr	r3, [pc, #20]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a1b      	ldr	r3, [r3, #32]
 8001f42:	015b      	lsls	r3, r3, #5
 8001f44:	4901      	ldr	r1, [pc, #4]	@ (8001f4c <HAL_RCC_OscConfig+0xa34>)
 8001f46:	4313      	orrs	r3, r2
 8001f48:	60cb      	str	r3, [r1, #12]
 8001f4a:	e01b      	b.n	8001f84 <HAL_RCC_OscConfig+0xa6c>
 8001f4c:	46020c00 	.word	0x46020c00
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f58:	d30a      	bcc.n	8001f70 <HAL_RCC_OscConfig+0xa58>
 8001f5a:	4ba1      	ldr	r3, [pc, #644]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6a1b      	ldr	r3, [r3, #32]
 8001f66:	029b      	lsls	r3, r3, #10
 8001f68:	499d      	ldr	r1, [pc, #628]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	60cb      	str	r3, [r1, #12]
 8001f6e:	e009      	b.n	8001f84 <HAL_RCC_OscConfig+0xa6c>
 8001f70:	4b9b      	ldr	r3, [pc, #620]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6a1b      	ldr	r3, [r3, #32]
 8001f7c:	03db      	lsls	r3, r3, #15
 8001f7e:	4998      	ldr	r1, [pc, #608]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8001f84:	4b96      	ldr	r3, [pc, #600]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a95      	ldr	r2, [pc, #596]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8001f8a:	f043 0310 	orr.w	r3, r3, #16
 8001f8e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001f90:	f7fe fd84 	bl	8000a9c <HAL_GetTick>
 8001f94:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001f98:	f7fe fd80 	bl	8000a9c <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e18b      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8001faa:	4b8d      	ldr	r3, [pc, #564]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0320 	and.w	r3, r3, #32
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d0f0      	beq.n	8001f98 <HAL_RCC_OscConfig+0xa80>
 8001fb6:	e018      	b.n	8001fea <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8001fb8:	4b89      	ldr	r3, [pc, #548]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a88      	ldr	r2, [pc, #544]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8001fbe:	f023 0310 	bic.w	r3, r3, #16
 8001fc2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001fc4:	f7fe fd6a 	bl	8000a9c <HAL_GetTick>
 8001fc8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001fca:	e008      	b.n	8001fde <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001fcc:	f7fe fd66 	bl	8000a9c <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e171      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001fde:	4b80      	ldr	r3, [pc, #512]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0320 	and.w	r3, r3, #32
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1f0      	bne.n	8001fcc <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f000 8166 	beq.w	80022c0 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ffa:	4b79      	ldr	r3, [pc, #484]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8001ffc:	69db      	ldr	r3, [r3, #28]
 8001ffe:	f003 030c 	and.w	r3, r3, #12
 8002002:	2b0c      	cmp	r3, #12
 8002004:	f000 80f2 	beq.w	80021ec <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800200c:	2b02      	cmp	r3, #2
 800200e:	f040 80c5 	bne.w	800219c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8002012:	4b73      	ldr	r3, [pc, #460]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a72      	ldr	r2, [pc, #456]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002018:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800201c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800201e:	f7fe fd3d 	bl	8000a9c <HAL_GetTick>
 8002022:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002024:	e008      	b.n	8002038 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002026:	f7fe fd39 	bl	8000a9c <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b02      	cmp	r3, #2
 8002032:	d901      	bls.n	8002038 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8002034:	2303      	movs	r3, #3
 8002036:	e144      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002038:	4b69      	ldr	r3, [pc, #420]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d1f0      	bne.n	8002026 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002044:	4b66      	ldr	r3, [pc, #408]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002046:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800204a:	f003 0304 	and.w	r3, r3, #4
 800204e:	2b00      	cmp	r3, #0
 8002050:	d111      	bne.n	8002076 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8002052:	4b63      	ldr	r3, [pc, #396]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002054:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002058:	4a61      	ldr	r2, [pc, #388]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 800205a:	f043 0304 	orr.w	r3, r3, #4
 800205e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002062:	4b5f      	ldr	r3, [pc, #380]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002064:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002068:	f003 0304 	and.w	r3, r3, #4
 800206c:	60fb      	str	r3, [r7, #12]
 800206e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8002070:	2301      	movs	r3, #1
 8002072:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8002076:	4b5b      	ldr	r3, [pc, #364]	@ (80021e4 <HAL_RCC_OscConfig+0xccc>)
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800207e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002082:	d102      	bne.n	800208a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8002084:	2301      	movs	r3, #1
 8002086:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800208a:	4b56      	ldr	r3, [pc, #344]	@ (80021e4 <HAL_RCC_OscConfig+0xccc>)
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	4a55      	ldr	r2, [pc, #340]	@ (80021e4 <HAL_RCC_OscConfig+0xccc>)
 8002090:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002094:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8002096:	4b52      	ldr	r3, [pc, #328]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800209a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800209e:	f023 0303 	bic.w	r3, r3, #3
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80020aa:	3a01      	subs	r2, #1
 80020ac:	0212      	lsls	r2, r2, #8
 80020ae:	4311      	orrs	r1, r2
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80020b4:	430a      	orrs	r2, r1
 80020b6:	494a      	ldr	r1, [pc, #296]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	628b      	str	r3, [r1, #40]	@ 0x28
 80020bc:	4b48      	ldr	r3, [pc, #288]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 80020be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020c0:	4b49      	ldr	r3, [pc, #292]	@ (80021e8 <HAL_RCC_OscConfig+0xcd0>)
 80020c2:	4013      	ands	r3, r2
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80020c8:	3a01      	subs	r2, #1
 80020ca:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80020d2:	3a01      	subs	r2, #1
 80020d4:	0252      	lsls	r2, r2, #9
 80020d6:	b292      	uxth	r2, r2
 80020d8:	4311      	orrs	r1, r2
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80020de:	3a01      	subs	r2, #1
 80020e0:	0412      	lsls	r2, r2, #16
 80020e2:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80020e6:	4311      	orrs	r1, r2
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80020ec:	3a01      	subs	r2, #1
 80020ee:	0612      	lsls	r2, r2, #24
 80020f0:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80020f4:	430a      	orrs	r2, r1
 80020f6:	493a      	ldr	r1, [pc, #232]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 80020f8:	4313      	orrs	r3, r2
 80020fa:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80020fc:	4b38      	ldr	r3, [pc, #224]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 80020fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002100:	4a37      	ldr	r2, [pc, #220]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002102:	f023 0310 	bic.w	r3, r3, #16
 8002106:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800210c:	4a34      	ldr	r2, [pc, #208]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 800210e:	00db      	lsls	r3, r3, #3
 8002110:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8002112:	4b33      	ldr	r3, [pc, #204]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002116:	4a32      	ldr	r2, [pc, #200]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002118:	f043 0310 	orr.w	r3, r3, #16
 800211c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800211e:	4b30      	ldr	r3, [pc, #192]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002122:	f023 020c 	bic.w	r2, r3, #12
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800212a:	492d      	ldr	r1, [pc, #180]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 800212c:	4313      	orrs	r3, r2
 800212e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8002130:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002134:	2b01      	cmp	r3, #1
 8002136:	d105      	bne.n	8002144 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002138:	4b2a      	ldr	r3, [pc, #168]	@ (80021e4 <HAL_RCC_OscConfig+0xccc>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	4a29      	ldr	r2, [pc, #164]	@ (80021e4 <HAL_RCC_OscConfig+0xccc>)
 800213e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002142:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8002144:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002148:	2b01      	cmp	r3, #1
 800214a:	d107      	bne.n	800215c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 800214c:	4b24      	ldr	r3, [pc, #144]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 800214e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002152:	4a23      	ldr	r2, [pc, #140]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002154:	f023 0304 	bic.w	r3, r3, #4
 8002158:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 800215c:	4b20      	ldr	r3, [pc, #128]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a1f      	ldr	r2, [pc, #124]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002162:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002166:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002168:	f7fe fc98 	bl	8000a9c <HAL_GetTick>
 800216c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002170:	f7fe fc94 	bl	8000a9c <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b02      	cmp	r3, #2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e09f      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002182:	4b17      	ldr	r3, [pc, #92]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d0f0      	beq.n	8002170 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800218e:	4b14      	ldr	r3, [pc, #80]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002192:	4a13      	ldr	r2, [pc, #76]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 8002194:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002198:	6293      	str	r3, [r2, #40]	@ 0x28
 800219a:	e091      	b.n	80022c0 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800219c:	4b10      	ldr	r3, [pc, #64]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a0f      	ldr	r2, [pc, #60]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 80021a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021a6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80021a8:	f7fe fc78 	bl	8000a9c <HAL_GetTick>
 80021ac:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b0:	f7fe fc74 	bl	8000a9c <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e07f      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80021c2:	4b07      	ldr	r3, [pc, #28]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d1f0      	bne.n	80021b0 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80021ce:	4b04      	ldr	r3, [pc, #16]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 80021d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d2:	4a03      	ldr	r2, [pc, #12]	@ (80021e0 <HAL_RCC_OscConfig+0xcc8>)
 80021d4:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80021d8:	f023 0303 	bic.w	r3, r3, #3
 80021dc:	6293      	str	r3, [r2, #40]	@ 0x28
 80021de:	e06f      	b.n	80022c0 <HAL_RCC_OscConfig+0xda8>
 80021e0:	46020c00 	.word	0x46020c00
 80021e4:	46020800 	.word	0x46020800
 80021e8:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80021ec:	4b37      	ldr	r3, [pc, #220]	@ (80022cc <HAL_RCC_OscConfig+0xdb4>)
 80021ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f0:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80021f2:	4b36      	ldr	r3, [pc, #216]	@ (80022cc <HAL_RCC_OscConfig+0xdb4>)
 80021f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021f6:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d039      	beq.n	8002274 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	f003 0203 	and.w	r2, r3, #3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800220a:	429a      	cmp	r2, r3
 800220c:	d132      	bne.n	8002274 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	0a1b      	lsrs	r3, r3, #8
 8002212:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800221c:	429a      	cmp	r2, r3
 800221e:	d129      	bne.n	8002274 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800222a:	429a      	cmp	r2, r3
 800222c:	d122      	bne.n	8002274 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002238:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800223a:	429a      	cmp	r2, r3
 800223c:	d11a      	bne.n	8002274 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	0a5b      	lsrs	r3, r3, #9
 8002242:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800224c:	429a      	cmp	r2, r3
 800224e:	d111      	bne.n	8002274 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	0c1b      	lsrs	r3, r3, #16
 8002254:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800225c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800225e:	429a      	cmp	r2, r3
 8002260:	d108      	bne.n	8002274 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	0e1b      	lsrs	r3, r3, #24
 8002266:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800226e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002270:	429a      	cmp	r2, r3
 8002272:	d001      	beq.n	8002278 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e024      	b.n	80022c2 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002278:	4b14      	ldr	r3, [pc, #80]	@ (80022cc <HAL_RCC_OscConfig+0xdb4>)
 800227a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800227c:	08db      	lsrs	r3, r3, #3
 800227e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002286:	429a      	cmp	r2, r3
 8002288:	d01a      	beq.n	80022c0 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800228a:	4b10      	ldr	r3, [pc, #64]	@ (80022cc <HAL_RCC_OscConfig+0xdb4>)
 800228c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228e:	4a0f      	ldr	r2, [pc, #60]	@ (80022cc <HAL_RCC_OscConfig+0xdb4>)
 8002290:	f023 0310 	bic.w	r3, r3, #16
 8002294:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002296:	f7fe fc01 	bl	8000a9c <HAL_GetTick>
 800229a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 800229c:	bf00      	nop
 800229e:	f7fe fbfd 	bl	8000a9c <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d0f9      	beq.n	800229e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ae:	4a07      	ldr	r2, [pc, #28]	@ (80022cc <HAL_RCC_OscConfig+0xdb4>)
 80022b0:	00db      	lsls	r3, r3, #3
 80022b2:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80022b4:	4b05      	ldr	r3, [pc, #20]	@ (80022cc <HAL_RCC_OscConfig+0xdb4>)
 80022b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b8:	4a04      	ldr	r2, [pc, #16]	@ (80022cc <HAL_RCC_OscConfig+0xdb4>)
 80022ba:	f043 0310 	orr.w	r3, r3, #16
 80022be:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3738      	adds	r7, #56	@ 0x38
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	46020c00 	.word	0x46020c00

080022d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d101      	bne.n	80022e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e1d9      	b.n	8002698 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022e4:	4b9b      	ldr	r3, [pc, #620]	@ (8002554 <HAL_RCC_ClockConfig+0x284>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 030f 	and.w	r3, r3, #15
 80022ec:	683a      	ldr	r2, [r7, #0]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d910      	bls.n	8002314 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022f2:	4b98      	ldr	r3, [pc, #608]	@ (8002554 <HAL_RCC_ClockConfig+0x284>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f023 020f 	bic.w	r2, r3, #15
 80022fa:	4996      	ldr	r1, [pc, #600]	@ (8002554 <HAL_RCC_ClockConfig+0x284>)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	4313      	orrs	r3, r2
 8002300:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002302:	4b94      	ldr	r3, [pc, #592]	@ (8002554 <HAL_RCC_ClockConfig+0x284>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 030f 	and.w	r3, r3, #15
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	429a      	cmp	r2, r3
 800230e:	d001      	beq.n	8002314 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e1c1      	b.n	8002698 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0310 	and.w	r3, r3, #16
 800231c:	2b00      	cmp	r3, #0
 800231e:	d010      	beq.n	8002342 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	695a      	ldr	r2, [r3, #20]
 8002324:	4b8c      	ldr	r3, [pc, #560]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 8002326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002328:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800232c:	429a      	cmp	r2, r3
 800232e:	d908      	bls.n	8002342 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8002330:	4b89      	ldr	r3, [pc, #548]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 8002332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002334:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	695b      	ldr	r3, [r3, #20]
 800233c:	4986      	ldr	r1, [pc, #536]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 800233e:	4313      	orrs	r3, r2
 8002340:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0308 	and.w	r3, r3, #8
 800234a:	2b00      	cmp	r3, #0
 800234c:	d012      	beq.n	8002374 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	691a      	ldr	r2, [r3, #16]
 8002352:	4b81      	ldr	r3, [pc, #516]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 8002354:	6a1b      	ldr	r3, [r3, #32]
 8002356:	091b      	lsrs	r3, r3, #4
 8002358:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800235c:	429a      	cmp	r2, r3
 800235e:	d909      	bls.n	8002374 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8002360:	4b7d      	ldr	r3, [pc, #500]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	691b      	ldr	r3, [r3, #16]
 800236c:	011b      	lsls	r3, r3, #4
 800236e:	497a      	ldr	r1, [pc, #488]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 8002370:	4313      	orrs	r3, r2
 8002372:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0304 	and.w	r3, r3, #4
 800237c:	2b00      	cmp	r3, #0
 800237e:	d010      	beq.n	80023a2 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68da      	ldr	r2, [r3, #12]
 8002384:	4b74      	ldr	r3, [pc, #464]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 8002386:	6a1b      	ldr	r3, [r3, #32]
 8002388:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800238c:	429a      	cmp	r2, r3
 800238e:	d908      	bls.n	80023a2 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8002390:	4b71      	ldr	r3, [pc, #452]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 8002392:	6a1b      	ldr	r3, [r3, #32]
 8002394:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	496e      	ldr	r1, [pc, #440]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 800239e:	4313      	orrs	r3, r2
 80023a0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d010      	beq.n	80023d0 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	4b69      	ldr	r3, [pc, #420]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 80023b4:	6a1b      	ldr	r3, [r3, #32]
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d908      	bls.n	80023d0 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80023be:	4b66      	ldr	r3, [pc, #408]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 80023c0:	6a1b      	ldr	r3, [r3, #32]
 80023c2:	f023 020f 	bic.w	r2, r3, #15
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	4963      	ldr	r1, [pc, #396]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0301 	and.w	r3, r3, #1
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f000 80d2 	beq.w	8002582 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80023de:	2300      	movs	r3, #0
 80023e0:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	d143      	bne.n	8002472 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023ea:	4b5b      	ldr	r3, [pc, #364]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 80023ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023f0:	f003 0304 	and.w	r3, r3, #4
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d110      	bne.n	800241a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80023f8:	4b57      	ldr	r3, [pc, #348]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 80023fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023fe:	4a56      	ldr	r2, [pc, #344]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 8002400:	f043 0304 	orr.w	r3, r3, #4
 8002404:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002408:	4b53      	ldr	r3, [pc, #332]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 800240a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800240e:	f003 0304 	and.w	r3, r3, #4
 8002412:	60bb      	str	r3, [r7, #8]
 8002414:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8002416:	2301      	movs	r3, #1
 8002418:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 800241a:	f7fe fb3f 	bl	8000a9c <HAL_GetTick>
 800241e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8002420:	4b4e      	ldr	r3, [pc, #312]	@ (800255c <HAL_RCC_ClockConfig+0x28c>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d00f      	beq.n	800244c <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800242c:	e008      	b.n	8002440 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 800242e:	f7fe fb35 	bl	8000a9c <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e12b      	b.n	8002698 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8002440:	4b46      	ldr	r3, [pc, #280]	@ (800255c <HAL_RCC_ClockConfig+0x28c>)
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d0f0      	beq.n	800242e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800244c:	7dfb      	ldrb	r3, [r7, #23]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d107      	bne.n	8002462 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002452:	4b41      	ldr	r3, [pc, #260]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 8002454:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002458:	4a3f      	ldr	r2, [pc, #252]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 800245a:	f023 0304 	bic.w	r3, r3, #4
 800245e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002462:	4b3d      	ldr	r3, [pc, #244]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d121      	bne.n	80024b2 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e112      	b.n	8002698 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b02      	cmp	r3, #2
 8002478:	d107      	bne.n	800248a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800247a:	4b37      	ldr	r3, [pc, #220]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d115      	bne.n	80024b2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e106      	b.n	8002698 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d107      	bne.n	80024a2 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002492:	4b31      	ldr	r3, [pc, #196]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0304 	and.w	r3, r3, #4
 800249a:	2b00      	cmp	r3, #0
 800249c:	d109      	bne.n	80024b2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e0fa      	b.n	8002698 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024a2:	4b2d      	ldr	r3, [pc, #180]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e0f2      	b.n	8002698 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80024b2:	4b29      	ldr	r3, [pc, #164]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	f023 0203 	bic.w	r2, r3, #3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	4926      	ldr	r1, [pc, #152]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 80024c0:	4313      	orrs	r3, r2
 80024c2:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 80024c4:	f7fe faea 	bl	8000a9c <HAL_GetTick>
 80024c8:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	2b03      	cmp	r3, #3
 80024d0:	d112      	bne.n	80024f8 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024d2:	e00a      	b.n	80024ea <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024d4:	f7fe fae2 	bl	8000a9c <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d901      	bls.n	80024ea <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e0d6      	b.n	8002698 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	f003 030c 	and.w	r3, r3, #12
 80024f2:	2b0c      	cmp	r3, #12
 80024f4:	d1ee      	bne.n	80024d4 <HAL_RCC_ClockConfig+0x204>
 80024f6:	e044      	b.n	8002582 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d112      	bne.n	8002526 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002500:	e00a      	b.n	8002518 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002502:	f7fe facb 	bl	8000a9c <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002510:	4293      	cmp	r3, r2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e0bf      	b.n	8002698 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002518:	4b0f      	ldr	r3, [pc, #60]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 800251a:	69db      	ldr	r3, [r3, #28]
 800251c:	f003 030c 	and.w	r3, r3, #12
 8002520:	2b08      	cmp	r3, #8
 8002522:	d1ee      	bne.n	8002502 <HAL_RCC_ClockConfig+0x232>
 8002524:	e02d      	b.n	8002582 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d123      	bne.n	8002576 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800252e:	e00a      	b.n	8002546 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002530:	f7fe fab4 	bl	8000a9c <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800253e:	4293      	cmp	r3, r2
 8002540:	d901      	bls.n	8002546 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e0a8      	b.n	8002698 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002546:	4b04      	ldr	r3, [pc, #16]	@ (8002558 <HAL_RCC_ClockConfig+0x288>)
 8002548:	69db      	ldr	r3, [r3, #28]
 800254a:	f003 030c 	and.w	r3, r3, #12
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1ee      	bne.n	8002530 <HAL_RCC_ClockConfig+0x260>
 8002552:	e016      	b.n	8002582 <HAL_RCC_ClockConfig+0x2b2>
 8002554:	40022000 	.word	0x40022000
 8002558:	46020c00 	.word	0x46020c00
 800255c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002560:	f7fe fa9c 	bl	8000a9c <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800256e:	4293      	cmp	r3, r2
 8002570:	d901      	bls.n	8002576 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e090      	b.n	8002698 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002576:	4b4a      	ldr	r3, [pc, #296]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	f003 030c 	and.w	r3, r3, #12
 800257e:	2b04      	cmp	r3, #4
 8002580:	d1ee      	bne.n	8002560 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d010      	beq.n	80025b0 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	689a      	ldr	r2, [r3, #8]
 8002592:	4b43      	ldr	r3, [pc, #268]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 8002594:	6a1b      	ldr	r3, [r3, #32]
 8002596:	f003 030f 	and.w	r3, r3, #15
 800259a:	429a      	cmp	r2, r3
 800259c:	d208      	bcs.n	80025b0 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800259e:	4b40      	ldr	r3, [pc, #256]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 80025a0:	6a1b      	ldr	r3, [r3, #32]
 80025a2:	f023 020f 	bic.w	r2, r3, #15
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	493d      	ldr	r1, [pc, #244]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 80025ac:	4313      	orrs	r3, r2
 80025ae:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025b0:	4b3c      	ldr	r3, [pc, #240]	@ (80026a4 <HAL_RCC_ClockConfig+0x3d4>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 030f 	and.w	r3, r3, #15
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d210      	bcs.n	80025e0 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025be:	4b39      	ldr	r3, [pc, #228]	@ (80026a4 <HAL_RCC_ClockConfig+0x3d4>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f023 020f 	bic.w	r2, r3, #15
 80025c6:	4937      	ldr	r1, [pc, #220]	@ (80026a4 <HAL_RCC_ClockConfig+0x3d4>)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ce:	4b35      	ldr	r3, [pc, #212]	@ (80026a4 <HAL_RCC_ClockConfig+0x3d4>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d001      	beq.n	80025e0 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e05b      	b.n	8002698 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0304 	and.w	r3, r3, #4
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d010      	beq.n	800260e <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	68da      	ldr	r2, [r3, #12]
 80025f0:	4b2b      	ldr	r3, [pc, #172]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 80025f2:	6a1b      	ldr	r3, [r3, #32]
 80025f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d208      	bcs.n	800260e <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80025fc:	4b28      	ldr	r3, [pc, #160]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 80025fe:	6a1b      	ldr	r3, [r3, #32]
 8002600:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	4925      	ldr	r1, [pc, #148]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 800260a:	4313      	orrs	r3, r2
 800260c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0308 	and.w	r3, r3, #8
 8002616:	2b00      	cmp	r3, #0
 8002618:	d012      	beq.n	8002640 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	691a      	ldr	r2, [r3, #16]
 800261e:	4b20      	ldr	r3, [pc, #128]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 8002620:	6a1b      	ldr	r3, [r3, #32]
 8002622:	091b      	lsrs	r3, r3, #4
 8002624:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002628:	429a      	cmp	r2, r3
 800262a:	d209      	bcs.n	8002640 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800262c:	4b1c      	ldr	r3, [pc, #112]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	691b      	ldr	r3, [r3, #16]
 8002638:	011b      	lsls	r3, r3, #4
 800263a:	4919      	ldr	r1, [pc, #100]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 800263c:	4313      	orrs	r3, r2
 800263e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0310 	and.w	r3, r3, #16
 8002648:	2b00      	cmp	r3, #0
 800264a:	d010      	beq.n	800266e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	695a      	ldr	r2, [r3, #20]
 8002650:	4b13      	ldr	r3, [pc, #76]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 8002652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002654:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002658:	429a      	cmp	r2, r3
 800265a:	d208      	bcs.n	800266e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800265c:	4b10      	ldr	r3, [pc, #64]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 800265e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002660:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	490d      	ldr	r1, [pc, #52]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 800266a:	4313      	orrs	r3, r2
 800266c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800266e:	f000 f821 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8002672:	4602      	mov	r2, r0
 8002674:	4b0a      	ldr	r3, [pc, #40]	@ (80026a0 <HAL_RCC_ClockConfig+0x3d0>)
 8002676:	6a1b      	ldr	r3, [r3, #32]
 8002678:	f003 030f 	and.w	r3, r3, #15
 800267c:	490a      	ldr	r1, [pc, #40]	@ (80026a8 <HAL_RCC_ClockConfig+0x3d8>)
 800267e:	5ccb      	ldrb	r3, [r1, r3]
 8002680:	fa22 f303 	lsr.w	r3, r2, r3
 8002684:	4a09      	ldr	r2, [pc, #36]	@ (80026ac <HAL_RCC_ClockConfig+0x3dc>)
 8002686:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002688:	4b09      	ldr	r3, [pc, #36]	@ (80026b0 <HAL_RCC_ClockConfig+0x3e0>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4618      	mov	r0, r3
 800268e:	f7fe f97b 	bl	8000988 <HAL_InitTick>
 8002692:	4603      	mov	r3, r0
 8002694:	73fb      	strb	r3, [r7, #15]

  return status;
 8002696:	7bfb      	ldrb	r3, [r7, #15]
}
 8002698:	4618      	mov	r0, r3
 800269a:	3718      	adds	r7, #24
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	46020c00 	.word	0x46020c00
 80026a4:	40022000 	.word	0x40022000
 80026a8:	080051dc 	.word	0x080051dc
 80026ac:	2000001c 	.word	0x2000001c
 80026b0:	20000014 	.word	0x20000014

080026b4 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b08b      	sub	sp, #44	@ 0x2c
 80026b8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80026ba:	2300      	movs	r3, #0
 80026bc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80026be:	2300      	movs	r3, #0
 80026c0:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026c2:	4b78      	ldr	r3, [pc, #480]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80026c4:	69db      	ldr	r3, [r3, #28]
 80026c6:	f003 030c 	and.w	r3, r3, #12
 80026ca:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026cc:	4b75      	ldr	r3, [pc, #468]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80026ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d0:	f003 0303 	and.w	r3, r3, #3
 80026d4:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d005      	beq.n	80026e8 <HAL_RCC_GetSysClockFreq+0x34>
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	2b0c      	cmp	r3, #12
 80026e0:	d121      	bne.n	8002726 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d11e      	bne.n	8002726 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80026e8:	4b6e      	ldr	r3, [pc, #440]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d107      	bne.n	8002704 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80026f4:	4b6b      	ldr	r3, [pc, #428]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80026f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80026fa:	0b1b      	lsrs	r3, r3, #12
 80026fc:	f003 030f 	and.w	r3, r3, #15
 8002700:	627b      	str	r3, [r7, #36]	@ 0x24
 8002702:	e005      	b.n	8002710 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8002704:	4b67      	ldr	r3, [pc, #412]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	0f1b      	lsrs	r3, r3, #28
 800270a:	f003 030f 	and.w	r3, r3, #15
 800270e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002710:	4a65      	ldr	r2, [pc, #404]	@ (80028a8 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002718:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d110      	bne.n	8002742 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002722:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002724:	e00d      	b.n	8002742 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002726:	4b5f      	ldr	r3, [pc, #380]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002728:	69db      	ldr	r3, [r3, #28]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b04      	cmp	r3, #4
 8002730:	d102      	bne.n	8002738 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002732:	4b5e      	ldr	r3, [pc, #376]	@ (80028ac <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002734:	623b      	str	r3, [r7, #32]
 8002736:	e004      	b.n	8002742 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	2b08      	cmp	r3, #8
 800273c:	d101      	bne.n	8002742 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800273e:	4b5b      	ldr	r3, [pc, #364]	@ (80028ac <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002740:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	2b0c      	cmp	r3, #12
 8002746:	f040 80a5 	bne.w	8002894 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800274a:	4b56      	ldr	r3, [pc, #344]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800274c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274e:	f003 0303 	and.w	r3, r3, #3
 8002752:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002754:	4b53      	ldr	r3, [pc, #332]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002758:	0a1b      	lsrs	r3, r3, #8
 800275a:	f003 030f 	and.w	r3, r3, #15
 800275e:	3301      	adds	r3, #1
 8002760:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002762:	4b50      	ldr	r3, [pc, #320]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002766:	091b      	lsrs	r3, r3, #4
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800276e:	4b4d      	ldr	r3, [pc, #308]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002772:	08db      	lsrs	r3, r3, #3
 8002774:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002778:	68ba      	ldr	r2, [r7, #8]
 800277a:	fb02 f303 	mul.w	r3, r2, r3
 800277e:	ee07 3a90 	vmov	s15, r3
 8002782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002786:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	2b02      	cmp	r3, #2
 800278e:	d003      	beq.n	8002798 <HAL_RCC_GetSysClockFreq+0xe4>
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	2b03      	cmp	r3, #3
 8002794:	d022      	beq.n	80027dc <HAL_RCC_GetSysClockFreq+0x128>
 8002796:	e043      	b.n	8002820 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	ee07 3a90 	vmov	s15, r3
 800279e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027a2:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80028b0 <HAL_RCC_GetSysClockFreq+0x1fc>
 80027a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027aa:	4b3e      	ldr	r3, [pc, #248]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80027ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027b2:	ee07 3a90 	vmov	s15, r3
 80027b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80027ba:	ed97 6a01 	vldr	s12, [r7, #4]
 80027be:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80028b4 <HAL_RCC_GetSysClockFreq+0x200>
 80027c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80027c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80027ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80027ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80027d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80027da:	e046      	b.n	800286a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	ee07 3a90 	vmov	s15, r3
 80027e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027e6:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80028b0 <HAL_RCC_GetSysClockFreq+0x1fc>
 80027ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027ee:	4b2d      	ldr	r3, [pc, #180]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80027f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027f6:	ee07 3a90 	vmov	s15, r3
 80027fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80027fe:	ed97 6a01 	vldr	s12, [r7, #4]
 8002802:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80028b4 <HAL_RCC_GetSysClockFreq+0x200>
 8002806:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800280a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800280e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002812:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800281a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800281e:	e024      	b.n	800286a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002822:	ee07 3a90 	vmov	s15, r3
 8002826:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	ee07 3a90 	vmov	s15, r3
 8002830:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002834:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002838:	4b1a      	ldr	r3, [pc, #104]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800283a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800283c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002840:	ee07 3a90 	vmov	s15, r3
 8002844:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002848:	ed97 6a01 	vldr	s12, [r7, #4]
 800284c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 80028b4 <HAL_RCC_GetSysClockFreq+0x200>
 8002850:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002854:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002858:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800285c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002860:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002864:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002868:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800286a:	4b0e      	ldr	r3, [pc, #56]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800286c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800286e:	0e1b      	lsrs	r3, r3, #24
 8002870:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002874:	3301      	adds	r3, #1
 8002876:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	ee07 3a90 	vmov	s15, r3
 800287e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002882:	edd7 6a07 	vldr	s13, [r7, #28]
 8002886:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800288a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800288e:	ee17 3a90 	vmov	r3, s15
 8002892:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8002894:	6a3b      	ldr	r3, [r7, #32]
}
 8002896:	4618      	mov	r0, r3
 8002898:	372c      	adds	r7, #44	@ 0x2c
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	46020c00 	.word	0x46020c00
 80028a8:	080051f4 	.word	0x080051f4
 80028ac:	00f42400 	.word	0x00f42400
 80028b0:	4b742400 	.word	0x4b742400
 80028b4:	46000000 	.word	0x46000000

080028b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80028bc:	f7ff fefa 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 80028c0:	4602      	mov	r2, r0
 80028c2:	4b07      	ldr	r3, [pc, #28]	@ (80028e0 <HAL_RCC_GetHCLKFreq+0x28>)
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	f003 030f 	and.w	r3, r3, #15
 80028ca:	4906      	ldr	r1, [pc, #24]	@ (80028e4 <HAL_RCC_GetHCLKFreq+0x2c>)
 80028cc:	5ccb      	ldrb	r3, [r1, r3]
 80028ce:	fa22 f303 	lsr.w	r3, r2, r3
 80028d2:	4a05      	ldr	r2, [pc, #20]	@ (80028e8 <HAL_RCC_GetHCLKFreq+0x30>)
 80028d4:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80028d6:	4b04      	ldr	r3, [pc, #16]	@ (80028e8 <HAL_RCC_GetHCLKFreq+0x30>)
 80028d8:	681b      	ldr	r3, [r3, #0]
}
 80028da:	4618      	mov	r0, r3
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	46020c00 	.word	0x46020c00
 80028e4:	080051dc 	.word	0x080051dc
 80028e8:	2000001c 	.word	0x2000001c

080028ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80028f0:	f7ff ffe2 	bl	80028b8 <HAL_RCC_GetHCLKFreq>
 80028f4:	4602      	mov	r2, r0
 80028f6:	4b05      	ldr	r3, [pc, #20]	@ (800290c <HAL_RCC_GetPCLK1Freq+0x20>)
 80028f8:	6a1b      	ldr	r3, [r3, #32]
 80028fa:	091b      	lsrs	r3, r3, #4
 80028fc:	f003 0307 	and.w	r3, r3, #7
 8002900:	4903      	ldr	r1, [pc, #12]	@ (8002910 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002902:	5ccb      	ldrb	r3, [r1, r3]
 8002904:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002908:	4618      	mov	r0, r3
 800290a:	bd80      	pop	{r7, pc}
 800290c:	46020c00 	.word	0x46020c00
 8002910:	080051ec 	.word	0x080051ec

08002914 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8002918:	f7ff ffce 	bl	80028b8 <HAL_RCC_GetHCLKFreq>
 800291c:	4602      	mov	r2, r0
 800291e:	4b05      	ldr	r3, [pc, #20]	@ (8002934 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002920:	6a1b      	ldr	r3, [r3, #32]
 8002922:	0a1b      	lsrs	r3, r3, #8
 8002924:	f003 0307 	and.w	r3, r3, #7
 8002928:	4903      	ldr	r1, [pc, #12]	@ (8002938 <HAL_RCC_GetPCLK2Freq+0x24>)
 800292a:	5ccb      	ldrb	r3, [r1, r3]
 800292c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002930:	4618      	mov	r0, r3
 8002932:	bd80      	pop	{r7, pc}
 8002934:	46020c00 	.word	0x46020c00
 8002938:	080051ec 	.word	0x080051ec

0800293c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8002940:	f7ff ffba 	bl	80028b8 <HAL_RCC_GetHCLKFreq>
 8002944:	4602      	mov	r2, r0
 8002946:	4b05      	ldr	r3, [pc, #20]	@ (800295c <HAL_RCC_GetPCLK3Freq+0x20>)
 8002948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294a:	091b      	lsrs	r3, r3, #4
 800294c:	f003 0307 	and.w	r3, r3, #7
 8002950:	4903      	ldr	r1, [pc, #12]	@ (8002960 <HAL_RCC_GetPCLK3Freq+0x24>)
 8002952:	5ccb      	ldrb	r3, [r1, r3]
 8002954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002958:	4618      	mov	r0, r3
 800295a:	bd80      	pop	{r7, pc}
 800295c:	46020c00 	.word	0x46020c00
 8002960:	080051ec 	.word	0x080051ec

08002964 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800296c:	4b3e      	ldr	r3, [pc, #248]	@ (8002a68 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800296e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002972:	f003 0304 	and.w	r3, r3, #4
 8002976:	2b00      	cmp	r3, #0
 8002978:	d003      	beq.n	8002982 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800297a:	f7fe fd6f 	bl	800145c <HAL_PWREx_GetVoltageRange>
 800297e:	6178      	str	r0, [r7, #20]
 8002980:	e019      	b.n	80029b6 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002982:	4b39      	ldr	r3, [pc, #228]	@ (8002a68 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002984:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002988:	4a37      	ldr	r2, [pc, #220]	@ (8002a68 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800298a:	f043 0304 	orr.w	r3, r3, #4
 800298e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002992:	4b35      	ldr	r3, [pc, #212]	@ (8002a68 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002994:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002998:	f003 0304 	and.w	r3, r3, #4
 800299c:	60fb      	str	r3, [r7, #12]
 800299e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80029a0:	f7fe fd5c 	bl	800145c <HAL_PWREx_GetVoltageRange>
 80029a4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80029a6:	4b30      	ldr	r3, [pc, #192]	@ (8002a68 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80029a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029ac:	4a2e      	ldr	r2, [pc, #184]	@ (8002a68 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80029ae:	f023 0304 	bic.w	r3, r3, #4
 80029b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80029bc:	d003      	beq.n	80029c6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80029c4:	d109      	bne.n	80029da <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80029cc:	d202      	bcs.n	80029d4 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80029ce:	2301      	movs	r3, #1
 80029d0:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80029d2:	e033      	b.n	8002a3c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80029d4:	2300      	movs	r3, #0
 80029d6:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80029d8:	e030      	b.n	8002a3c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80029e0:	d208      	bcs.n	80029f4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029e8:	d102      	bne.n	80029f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80029ea:	2303      	movs	r3, #3
 80029ec:	613b      	str	r3, [r7, #16]
 80029ee:	e025      	b.n	8002a3c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e035      	b.n	8002a60 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80029fa:	d90f      	bls.n	8002a1c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d109      	bne.n	8002a16 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002a08:	d902      	bls.n	8002a10 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	613b      	str	r3, [r7, #16]
 8002a0e:	e015      	b.n	8002a3c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8002a10:	2301      	movs	r3, #1
 8002a12:	613b      	str	r3, [r7, #16]
 8002a14:	e012      	b.n	8002a3c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8002a16:	2300      	movs	r3, #0
 8002a18:	613b      	str	r3, [r7, #16]
 8002a1a:	e00f      	b.n	8002a3c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002a22:	d109      	bne.n	8002a38 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a2a:	d102      	bne.n	8002a32 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	613b      	str	r3, [r7, #16]
 8002a30:	e004      	b.n	8002a3c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8002a32:	2302      	movs	r3, #2
 8002a34:	613b      	str	r3, [r7, #16]
 8002a36:	e001      	b.n	8002a3c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8002a38:	2301      	movs	r3, #1
 8002a3a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a6c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f023 020f 	bic.w	r2, r3, #15
 8002a44:	4909      	ldr	r1, [pc, #36]	@ (8002a6c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8002a4c:	4b07      	ldr	r3, [pc, #28]	@ (8002a6c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 030f 	and.w	r3, r3, #15
 8002a54:	693a      	ldr	r2, [r7, #16]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d001      	beq.n	8002a5e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e000      	b.n	8002a60 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8002a5e:	2300      	movs	r3, #0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3718      	adds	r7, #24
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	46020c00 	.word	0x46020c00
 8002a6c:	40022000 	.word	0x40022000

08002a70 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b089      	sub	sp, #36	@ 0x24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8002a78:	4ba6      	ldr	r3, [pc, #664]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a80:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002a82:	4ba4      	ldr	r3, [pc, #656]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a86:	f003 0303 	and.w	r3, r3, #3
 8002a8a:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002a8c:	4ba1      	ldr	r3, [pc, #644]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a90:	0a1b      	lsrs	r3, r3, #8
 8002a92:	f003 030f 	and.w	r3, r3, #15
 8002a96:	3301      	adds	r3, #1
 8002a98:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002a9a:	4b9e      	ldr	r3, [pc, #632]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a9e:	091b      	lsrs	r3, r3, #4
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8002aa6:	4b9b      	ldr	r3, [pc, #620]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aaa:	08db      	lsrs	r3, r3, #3
 8002aac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	fb02 f303 	mul.w	r3, r2, r3
 8002ab6:	ee07 3a90 	vmov	s15, r3
 8002aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002abe:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	2b03      	cmp	r3, #3
 8002ac6:	d062      	beq.n	8002b8e <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	2b03      	cmp	r3, #3
 8002acc:	f200 8081 	bhi.w	8002bd2 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d024      	beq.n	8002b20 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d17a      	bne.n	8002bd2 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	ee07 3a90 	vmov	s15, r3
 8002ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ae6:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8002d18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8002aea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002aee:	4b89      	ldr	r3, [pc, #548]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002af0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002af2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002af6:	ee07 3a90 	vmov	s15, r3
 8002afa:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8002afe:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b02:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8002d1c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8002b06:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002b0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b12:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b1a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002b1e:	e08f      	b.n	8002c40 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8002b20:	4b7c      	ldr	r3, [pc, #496]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d005      	beq.n	8002b38 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8002b2c:	4b79      	ldr	r3, [pc, #484]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	0f1b      	lsrs	r3, r3, #28
 8002b32:	f003 030f 	and.w	r3, r3, #15
 8002b36:	e006      	b.n	8002b46 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8002b38:	4b76      	ldr	r3, [pc, #472]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002b3a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002b3e:	041b      	lsls	r3, r3, #16
 8002b40:	0f1b      	lsrs	r3, r3, #28
 8002b42:	f003 030f 	and.w	r3, r3, #15
 8002b46:	4a76      	ldr	r2, [pc, #472]	@ (8002d20 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8002b48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b4c:	ee07 3a90 	vmov	s15, r3
 8002b50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	ee07 3a90 	vmov	s15, r3
 8002b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	ee07 3a90 	vmov	s15, r3
 8002b68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b6c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b70:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8002d1c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8002b74:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b78:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b7c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b80:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8002b84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b88:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002b8c:	e058      	b.n	8002c40 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	ee07 3a90 	vmov	s15, r3
 8002b94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b98:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002d18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8002b9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ba0:	4b5c      	ldr	r3, [pc, #368]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ba4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ba8:	ee07 3a90 	vmov	s15, r3
 8002bac:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8002bb0:	ed97 6a02 	vldr	s12, [r7, #8]
 8002bb4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8002d1c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8002bb8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002bbc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8002bc0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bc4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002bc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bcc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002bd0:	e036      	b.n	8002c40 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8002bd2:	4b50      	ldr	r3, [pc, #320]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d005      	beq.n	8002bea <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8002bde:	4b4d      	ldr	r3, [pc, #308]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	0f1b      	lsrs	r3, r3, #28
 8002be4:	f003 030f 	and.w	r3, r3, #15
 8002be8:	e006      	b.n	8002bf8 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8002bea:	4b4a      	ldr	r3, [pc, #296]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002bec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002bf0:	041b      	lsls	r3, r3, #16
 8002bf2:	0f1b      	lsrs	r3, r3, #28
 8002bf4:	f003 030f 	and.w	r3, r3, #15
 8002bf8:	4a49      	ldr	r2, [pc, #292]	@ (8002d20 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8002bfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bfe:	ee07 3a90 	vmov	s15, r3
 8002c02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	ee07 3a90 	vmov	s15, r3
 8002c0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	ee07 3a90 	vmov	s15, r3
 8002c1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c22:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002d1c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8002c26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c32:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8002c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c3a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002c3e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8002c40:	4b34      	ldr	r3, [pc, #208]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d017      	beq.n	8002c7c <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002c4c:	4b31      	ldr	r3, [pc, #196]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002c4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c50:	0a5b      	lsrs	r3, r3, #9
 8002c52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c56:	ee07 3a90 	vmov	s15, r3
 8002c5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8002c5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002c62:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002c66:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c72:	ee17 2a90 	vmov	r2, s15
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	601a      	str	r2, [r3, #0]
 8002c7a:	e002      	b.n	8002c82 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8002c82:	4b24      	ldr	r3, [pc, #144]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d017      	beq.n	8002cbe <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002c8e:	4b21      	ldr	r3, [pc, #132]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c92:	0c1b      	lsrs	r3, r3, #16
 8002c94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c98:	ee07 3a90 	vmov	s15, r3
 8002c9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8002ca0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002ca4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002ca8:	edd7 6a07 	vldr	s13, [r7, #28]
 8002cac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cb4:	ee17 2a90 	vmov	r2, s15
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	605a      	str	r2, [r3, #4]
 8002cbc:	e002      	b.n	8002cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8002cc4:	4b13      	ldr	r3, [pc, #76]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d017      	beq.n	8002d00 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002cd0:	4b10      	ldr	r3, [pc, #64]	@ (8002d14 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8002cd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cd4:	0e1b      	lsrs	r3, r3, #24
 8002cd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cda:	ee07 3a90 	vmov	s15, r3
 8002cde:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8002ce2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002ce6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002cea:	edd7 6a07 	vldr	s13, [r7, #28]
 8002cee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cf2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cf6:	ee17 2a90 	vmov	r2, s15
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8002cfe:	e002      	b.n	8002d06 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
}
 8002d06:	bf00      	nop
 8002d08:	3724      	adds	r7, #36	@ 0x24
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	46020c00 	.word	0x46020c00
 8002d18:	4b742400 	.word	0x4b742400
 8002d1c:	46000000 	.word	0x46000000
 8002d20:	080051f4 	.word	0x080051f4

08002d24 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b089      	sub	sp, #36	@ 0x24
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8002d2c:	4ba6      	ldr	r3, [pc, #664]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d34:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8002d36:	4ba4      	ldr	r3, [pc, #656]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d3a:	f003 0303 	and.w	r3, r3, #3
 8002d3e:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8002d40:	4ba1      	ldr	r3, [pc, #644]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d44:	0a1b      	lsrs	r3, r3, #8
 8002d46:	f003 030f 	and.w	r3, r3, #15
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8002d4e:	4b9e      	ldr	r3, [pc, #632]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d52:	091b      	lsrs	r3, r3, #4
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8002d5a:	4b9b      	ldr	r3, [pc, #620]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5e:	08db      	lsrs	r3, r3, #3
 8002d60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	fb02 f303 	mul.w	r3, r2, r3
 8002d6a:	ee07 3a90 	vmov	s15, r3
 8002d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d72:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	2b03      	cmp	r3, #3
 8002d7a:	d062      	beq.n	8002e42 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	2b03      	cmp	r3, #3
 8002d80:	f200 8081 	bhi.w	8002e86 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d024      	beq.n	8002dd4 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d17a      	bne.n	8002e86 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	ee07 3a90 	vmov	s15, r3
 8002d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d9a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8002fcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8002d9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002da2:	4b89      	ldr	r3, [pc, #548]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002da4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002da6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002daa:	ee07 3a90 	vmov	s15, r3
 8002dae:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8002db2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002db6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8002fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8002dba:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8002dbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8002dc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002dc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8002dca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002dd2:	e08f      	b.n	8002ef4 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8002dd4:	4b7c      	ldr	r3, [pc, #496]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d005      	beq.n	8002dec <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8002de0:	4b79      	ldr	r3, [pc, #484]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	0f1b      	lsrs	r3, r3, #28
 8002de6:	f003 030f 	and.w	r3, r3, #15
 8002dea:	e006      	b.n	8002dfa <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8002dec:	4b76      	ldr	r3, [pc, #472]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002dee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002df2:	041b      	lsls	r3, r3, #16
 8002df4:	0f1b      	lsrs	r3, r3, #28
 8002df6:	f003 030f 	and.w	r3, r3, #15
 8002dfa:	4a76      	ldr	r2, [pc, #472]	@ (8002fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8002dfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e00:	ee07 3a90 	vmov	s15, r3
 8002e04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	ee07 3a90 	vmov	s15, r3
 8002e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	ee07 3a90 	vmov	s15, r3
 8002e1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e20:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e24:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8002fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8002e28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e34:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8002e38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e3c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002e40:	e058      	b.n	8002ef4 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	ee07 3a90 	vmov	s15, r3
 8002e48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e4c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002fcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8002e50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e54:	4b5c      	ldr	r3, [pc, #368]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002e56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e5c:	ee07 3a90 	vmov	s15, r3
 8002e60:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8002e64:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e68:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8002fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8002e6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8002e70:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8002e74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e78:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8002e7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e80:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002e84:	e036      	b.n	8002ef4 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8002e86:	4b50      	ldr	r3, [pc, #320]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d005      	beq.n	8002e9e <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8002e92:	4b4d      	ldr	r3, [pc, #308]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	0f1b      	lsrs	r3, r3, #28
 8002e98:	f003 030f 	and.w	r3, r3, #15
 8002e9c:	e006      	b.n	8002eac <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8002e9e:	4b4a      	ldr	r3, [pc, #296]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002ea0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002ea4:	041b      	lsls	r3, r3, #16
 8002ea6:	0f1b      	lsrs	r3, r3, #28
 8002ea8:	f003 030f 	and.w	r3, r3, #15
 8002eac:	4a49      	ldr	r2, [pc, #292]	@ (8002fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8002eae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eb2:	ee07 3a90 	vmov	s15, r3
 8002eb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	ee07 3a90 	vmov	s15, r3
 8002ec0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ec4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	ee07 3a90 	vmov	s15, r3
 8002ece:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ed2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ed6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8002eda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ede:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ee2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ee6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8002eea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8002ef2:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8002ef4:	4b34      	ldr	r3, [pc, #208]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d017      	beq.n	8002f30 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002f00:	4b31      	ldr	r3, [pc, #196]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f04:	0a5b      	lsrs	r3, r3, #9
 8002f06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f0a:	ee07 3a90 	vmov	s15, r3
 8002f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8002f12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f16:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002f1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f26:	ee17 2a90 	vmov	r2, s15
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	601a      	str	r2, [r3, #0]
 8002f2e:	e002      	b.n	8002f36 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8002f36:	4b24      	ldr	r3, [pc, #144]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d017      	beq.n	8002f72 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002f42:	4b21      	ldr	r3, [pc, #132]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f46:	0c1b      	lsrs	r3, r3, #16
 8002f48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f4c:	ee07 3a90 	vmov	s15, r3
 8002f50:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8002f54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f58:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002f5c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f68:	ee17 2a90 	vmov	r2, s15
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	605a      	str	r2, [r3, #4]
 8002f70:	e002      	b.n	8002f78 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8002f78:	4b13      	ldr	r3, [pc, #76]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d017      	beq.n	8002fb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002f84:	4b10      	ldr	r3, [pc, #64]	@ (8002fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8002f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f88:	0e1b      	lsrs	r3, r3, #24
 8002f8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f8e:	ee07 3a90 	vmov	s15, r3
 8002f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8002f96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f9a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002f9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8002fa2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fa6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002faa:	ee17 2a90 	vmov	r2, s15
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8002fb2:	e002      	b.n	8002fba <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	609a      	str	r2, [r3, #8]
}
 8002fba:	bf00      	nop
 8002fbc:	3724      	adds	r7, #36	@ 0x24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	46020c00 	.word	0x46020c00
 8002fcc:	4b742400 	.word	0x4b742400
 8002fd0:	46000000 	.word	0x46000000
 8002fd4:	080051f4 	.word	0x080051f4

08002fd8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b089      	sub	sp, #36	@ 0x24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8002fe0:	4ba6      	ldr	r3, [pc, #664]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8002fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fe4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fe8:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8002fea:	4ba4      	ldr	r3, [pc, #656]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fee:	f003 0303 	and.w	r3, r3, #3
 8002ff2:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8002ff4:	4ba1      	ldr	r3, [pc, #644]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8002ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff8:	0a1b      	lsrs	r3, r3, #8
 8002ffa:	f003 030f 	and.w	r3, r3, #15
 8002ffe:	3301      	adds	r3, #1
 8003000:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8003002:	4b9e      	ldr	r3, [pc, #632]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003006:	091b      	lsrs	r3, r3, #4
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800300e:	4b9b      	ldr	r3, [pc, #620]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003010:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003012:	08db      	lsrs	r3, r3, #3
 8003014:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003018:	68fa      	ldr	r2, [r7, #12]
 800301a:	fb02 f303 	mul.w	r3, r2, r3
 800301e:	ee07 3a90 	vmov	s15, r3
 8003022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003026:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	2b03      	cmp	r3, #3
 800302e:	d062      	beq.n	80030f6 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	2b03      	cmp	r3, #3
 8003034:	f200 8081 	bhi.w	800313a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d024      	beq.n	8003088 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	2b02      	cmp	r3, #2
 8003042:	d17a      	bne.n	800313a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	ee07 3a90 	vmov	s15, r3
 800304a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800304e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8003280 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8003052:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003056:	4b89      	ldr	r3, [pc, #548]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800305a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800305e:	ee07 3a90 	vmov	s15, r3
 8003062:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003066:	ed97 6a02 	vldr	s12, [r7, #8]
 800306a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8003284 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800306e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003072:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003076:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800307a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800307e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003082:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8003086:	e08f      	b.n	80031a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8003088:	4b7c      	ldr	r3, [pc, #496]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d005      	beq.n	80030a0 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8003094:	4b79      	ldr	r3, [pc, #484]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	0f1b      	lsrs	r3, r3, #28
 800309a:	f003 030f 	and.w	r3, r3, #15
 800309e:	e006      	b.n	80030ae <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 80030a0:	4b76      	ldr	r3, [pc, #472]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80030a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80030a6:	041b      	lsls	r3, r3, #16
 80030a8:	0f1b      	lsrs	r3, r3, #28
 80030aa:	f003 030f 	and.w	r3, r3, #15
 80030ae:	4a76      	ldr	r2, [pc, #472]	@ (8003288 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80030b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b4:	ee07 3a90 	vmov	s15, r3
 80030b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	ee07 3a90 	vmov	s15, r3
 80030c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	ee07 3a90 	vmov	s15, r3
 80030d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030d4:	ed97 6a02 	vldr	s12, [r7, #8]
 80030d8:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8003284 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80030dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80030ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030f0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80030f4:	e058      	b.n	80031a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	ee07 3a90 	vmov	s15, r3
 80030fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003100:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003280 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8003104:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003108:	4b5c      	ldr	r3, [pc, #368]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800310a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003110:	ee07 3a90 	vmov	s15, r3
 8003114:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003118:	ed97 6a02 	vldr	s12, [r7, #8]
 800311c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8003284 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8003120:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003124:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003128:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800312c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003130:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003134:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003138:	e036      	b.n	80031a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800313a:	4b50      	ldr	r3, [pc, #320]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d005      	beq.n	8003152 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8003146:	4b4d      	ldr	r3, [pc, #308]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	0f1b      	lsrs	r3, r3, #28
 800314c:	f003 030f 	and.w	r3, r3, #15
 8003150:	e006      	b.n	8003160 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8003152:	4b4a      	ldr	r3, [pc, #296]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003154:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003158:	041b      	lsls	r3, r3, #16
 800315a:	0f1b      	lsrs	r3, r3, #28
 800315c:	f003 030f 	and.w	r3, r3, #15
 8003160:	4a49      	ldr	r2, [pc, #292]	@ (8003288 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8003162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003166:	ee07 3a90 	vmov	s15, r3
 800316a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	ee07 3a90 	vmov	s15, r3
 8003174:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003178:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	ee07 3a90 	vmov	s15, r3
 8003182:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003186:	ed97 6a02 	vldr	s12, [r7, #8]
 800318a:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8003284 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800318e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003192:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003196:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800319a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800319e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031a2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80031a6:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 80031a8:	4b34      	ldr	r3, [pc, #208]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80031aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d017      	beq.n	80031e4 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80031b4:	4b31      	ldr	r3, [pc, #196]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80031b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031b8:	0a5b      	lsrs	r3, r3, #9
 80031ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031be:	ee07 3a90 	vmov	s15, r3
 80031c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 80031c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031ca:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80031ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80031d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031da:	ee17 2a90 	vmov	r2, s15
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	601a      	str	r2, [r3, #0]
 80031e2:	e002      	b.n	80031ea <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80031ea:	4b24      	ldr	r3, [pc, #144]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80031ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d017      	beq.n	8003226 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80031f6:	4b21      	ldr	r3, [pc, #132]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80031f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031fa:	0c1b      	lsrs	r3, r3, #16
 80031fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003200:	ee07 3a90 	vmov	s15, r3
 8003204:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8003208:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800320c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8003210:	edd7 6a07 	vldr	s13, [r7, #28]
 8003214:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003218:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800321c:	ee17 2a90 	vmov	r2, s15
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	605a      	str	r2, [r3, #4]
 8003224:	e002      	b.n	800322c <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 800322c:	4b13      	ldr	r3, [pc, #76]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800322e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003230:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d017      	beq.n	8003268 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8003238:	4b10      	ldr	r3, [pc, #64]	@ (800327c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800323a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800323c:	0e1b      	lsrs	r3, r3, #24
 800323e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003242:	ee07 3a90 	vmov	s15, r3
 8003246:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 800324a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800324e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8003252:	edd7 6a07 	vldr	s13, [r7, #28]
 8003256:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800325a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800325e:	ee17 2a90 	vmov	r2, s15
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003266:	e002      	b.n	800326e <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	609a      	str	r2, [r3, #8]
}
 800326e:	bf00      	nop
 8003270:	3724      	adds	r7, #36	@ 0x24
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	46020c00 	.word	0x46020c00
 8003280:	4b742400 	.word	0x4b742400
 8003284:	46000000 	.word	0x46000000
 8003288:	080051f4 	.word	0x080051f4

0800328c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b08e      	sub	sp, #56	@ 0x38
 8003290:	af00      	add	r7, sp, #0
 8003292:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8003296:	e9d7 2300 	ldrd	r2, r3, [r7]
 800329a:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 800329e:	430b      	orrs	r3, r1
 80032a0:	d145      	bne.n	800332e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80032a2:	4b9b      	ldr	r3, [pc, #620]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80032a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032ac:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80032ae:	4b98      	ldr	r3, [pc, #608]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80032b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d108      	bne.n	80032ce <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80032bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032c2:	d104      	bne.n	80032ce <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80032c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80032ca:	f001 b912 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80032ce:	4b90      	ldr	r3, [pc, #576]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80032d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032dc:	d114      	bne.n	8003308 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 80032de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032e4:	d110      	bne.n	8003308 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80032e6:	4b8a      	ldr	r3, [pc, #552]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80032e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032f4:	d103      	bne.n	80032fe <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 80032f6:	23fa      	movs	r3, #250	@ 0xfa
 80032f8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80032fa:	f001 b8fa 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80032fe:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003302:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003304:	f001 b8f5 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8003308:	4b81      	ldr	r3, [pc, #516]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003310:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003314:	d107      	bne.n	8003326 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8003316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003318:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800331c:	d103      	bne.n	8003326 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 800331e:	4b7d      	ldr	r3, [pc, #500]	@ (8003514 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8003320:	637b      	str	r3, [r7, #52]	@ 0x34
 8003322:	f001 b8e6 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8003326:	2300      	movs	r3, #0
 8003328:	637b      	str	r3, [r7, #52]	@ 0x34
 800332a:	f001 b8e2 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800332e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003332:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8003336:	430b      	orrs	r3, r1
 8003338:	d151      	bne.n	80033de <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800333a:	4b75      	ldr	r3, [pc, #468]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800333c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003340:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8003344:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8003346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003348:	2b80      	cmp	r3, #128	@ 0x80
 800334a:	d035      	beq.n	80033b8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 800334c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800334e:	2b80      	cmp	r3, #128	@ 0x80
 8003350:	d841      	bhi.n	80033d6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8003352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003354:	2b60      	cmp	r3, #96	@ 0x60
 8003356:	d02a      	beq.n	80033ae <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8003358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800335a:	2b60      	cmp	r3, #96	@ 0x60
 800335c:	d83b      	bhi.n	80033d6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800335e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003360:	2b40      	cmp	r3, #64	@ 0x40
 8003362:	d009      	beq.n	8003378 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8003364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003366:	2b40      	cmp	r3, #64	@ 0x40
 8003368:	d835      	bhi.n	80033d6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800336a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800336c:	2b00      	cmp	r3, #0
 800336e:	d00c      	beq.n	800338a <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8003370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003372:	2b20      	cmp	r3, #32
 8003374:	d012      	beq.n	800339c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8003376:	e02e      	b.n	80033d6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003378:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800337c:	4618      	mov	r0, r3
 800337e:	f7ff fb77 	bl	8002a70 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8003382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003384:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003386:	f001 b8b4 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800338a:	f107 0318 	add.w	r3, r7, #24
 800338e:	4618      	mov	r0, r3
 8003390:	f7ff fcc8 	bl	8002d24 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003398:	f001 b8ab 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800339c:	f107 030c 	add.w	r3, r7, #12
 80033a0:	4618      	mov	r0, r3
 80033a2:	f7ff fe19 	bl	8002fd8 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80033aa:	f001 b8a2 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80033ae:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80033b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80033b4:	f001 b89d 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80033b8:	4b55      	ldr	r3, [pc, #340]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033c4:	d103      	bne.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 80033c6:	4b54      	ldr	r3, [pc, #336]	@ (8003518 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80033c8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80033ca:	f001 b892 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80033ce:	2300      	movs	r3, #0
 80033d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80033d2:	f001 b88e 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :
      {
        frequency = 0U;
 80033d6:	2300      	movs	r3, #0
 80033d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80033da:	f001 b88a 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 80033de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033e2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80033e6:	430b      	orrs	r3, r1
 80033e8:	d126      	bne.n	8003438 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 80033ea:	4b49      	ldr	r3, [pc, #292]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80033ec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80033f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033f4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 80033f6:	4b46      	ldr	r3, [pc, #280]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003402:	d106      	bne.n	8003412 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8003404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003406:	2b00      	cmp	r3, #0
 8003408:	d103      	bne.n	8003412 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 800340a:	4b43      	ldr	r3, [pc, #268]	@ (8003518 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800340c:	637b      	str	r3, [r7, #52]	@ 0x34
 800340e:	f001 b870 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8003412:	4b3f      	ldr	r3, [pc, #252]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800341a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800341e:	d107      	bne.n	8003430 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8003420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003422:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003426:	d103      	bne.n	8003430 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 8003428:	4b3c      	ldr	r3, [pc, #240]	@ (800351c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800342a:	637b      	str	r3, [r7, #52]	@ 0x34
 800342c:	f001 b861 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8003430:	2300      	movs	r3, #0
 8003432:	637b      	str	r3, [r7, #52]	@ 0x34
 8003434:	f001 b85d 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8003438:	e9d7 2300 	ldrd	r2, r3, [r7]
 800343c:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8003440:	430b      	orrs	r3, r1
 8003442:	d171      	bne.n	8003528 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8003444:	4b32      	ldr	r3, [pc, #200]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003446:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800344a:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800344e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8003450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003452:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003456:	d034      	beq.n	80034c2 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8003458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800345a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800345e:	d853      	bhi.n	8003508 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8003460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003462:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003466:	d00b      	beq.n	8003480 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8003468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800346a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800346e:	d84b      	bhi.n	8003508 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8003470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003472:	2b00      	cmp	r3, #0
 8003474:	d016      	beq.n	80034a4 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 8003476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003478:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800347c:	d009      	beq.n	8003492 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 800347e:	e043      	b.n	8003508 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003480:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff faf3 	bl	8002a70 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800348a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800348c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800348e:	f001 b830 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003492:	f107 0318 	add.w	r3, r7, #24
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff fc44 	bl	8002d24 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80034a0:	f001 b827 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80034a4:	4b1a      	ldr	r3, [pc, #104]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034b0:	d103      	bne.n	80034ba <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 80034b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003520 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80034b4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80034b6:	f001 b81c 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80034be:	f001 b818 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80034c2:	4b13      	ldr	r3, [pc, #76]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0320 	and.w	r3, r3, #32
 80034ca:	2b20      	cmp	r3, #32
 80034cc:	d118      	bne.n	8003500 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80034ce:	4b10      	ldr	r3, [pc, #64]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d005      	beq.n	80034e6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80034da:	4b0d      	ldr	r3, [pc, #52]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	0e1b      	lsrs	r3, r3, #24
 80034e0:	f003 030f 	and.w	r3, r3, #15
 80034e4:	e006      	b.n	80034f4 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 80034e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80034e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80034ec:	041b      	lsls	r3, r3, #16
 80034ee:	0e1b      	lsrs	r3, r3, #24
 80034f0:	f003 030f 	and.w	r3, r3, #15
 80034f4:	4a0b      	ldr	r2, [pc, #44]	@ (8003524 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80034f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034fa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80034fc:	f000 bff9 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8003500:	2300      	movs	r3, #0
 8003502:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003504:	f000 bff5 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :

        frequency = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800350c:	f000 bff1 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8003510:	46020c00 	.word	0x46020c00
 8003514:	0007a120 	.word	0x0007a120
 8003518:	00f42400 	.word	0x00f42400
 800351c:	007a1200 	.word	0x007a1200
 8003520:	02dc6c00 	.word	0x02dc6c00
 8003524:	080051f4 	.word	0x080051f4
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8003528:	e9d7 2300 	ldrd	r2, r3, [r7]
 800352c:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8003530:	430b      	orrs	r3, r1
 8003532:	d17f      	bne.n	8003634 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8003534:	4ba8      	ldr	r3, [pc, #672]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003536:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800353a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800353e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8003540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003542:	2b00      	cmp	r3, #0
 8003544:	d165      	bne.n	8003612 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8003546:	4ba4      	ldr	r3, [pc, #656]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003548:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800354c:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003550:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8003552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003554:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003558:	d034      	beq.n	80035c4 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800355a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800355c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003560:	d853      	bhi.n	800360a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8003562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003564:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003568:	d00b      	beq.n	8003582 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 800356a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800356c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003570:	d84b      	bhi.n	800360a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8003572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003574:	2b00      	cmp	r3, #0
 8003576:	d016      	beq.n	80035a6 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 8003578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800357a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800357e:	d009      	beq.n	8003594 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 8003580:	e043      	b.n	800360a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003582:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003586:	4618      	mov	r0, r3
 8003588:	f7ff fa72 	bl	8002a70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800358c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800358e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8003590:	f000 bfaf 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003594:	f107 0318 	add.w	r3, r7, #24
 8003598:	4618      	mov	r0, r3
 800359a:	f7ff fbc3 	bl	8002d24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80035a2:	f000 bfa6 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80035a6:	4b8c      	ldr	r3, [pc, #560]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035b2:	d103      	bne.n	80035bc <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 80035b4:	4b89      	ldr	r3, [pc, #548]	@ (80037dc <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 80035b6:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80035b8:	f000 bf9b 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 80035bc:	2300      	movs	r3, #0
 80035be:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80035c0:	f000 bf97 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80035c4:	4b84      	ldr	r3, [pc, #528]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0320 	and.w	r3, r3, #32
 80035cc:	2b20      	cmp	r3, #32
 80035ce:	d118      	bne.n	8003602 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80035d0:	4b81      	ldr	r3, [pc, #516]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d005      	beq.n	80035e8 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 80035dc:	4b7e      	ldr	r3, [pc, #504]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	0e1b      	lsrs	r3, r3, #24
 80035e2:	f003 030f 	and.w	r3, r3, #15
 80035e6:	e006      	b.n	80035f6 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 80035e8:	4b7b      	ldr	r3, [pc, #492]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80035ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80035ee:	041b      	lsls	r3, r3, #16
 80035f0:	0e1b      	lsrs	r3, r3, #24
 80035f2:	f003 030f 	and.w	r3, r3, #15
 80035f6:	4a7a      	ldr	r2, [pc, #488]	@ (80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 80035f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035fc:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80035fe:	f000 bf78 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8003602:	2300      	movs	r3, #0
 8003604:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8003606:	f000 bf74 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        default :
        {
          frequency = 0U;
 800360a:	2300      	movs	r3, #0
 800360c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800360e:	f000 bf70 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8003612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003614:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003618:	d108      	bne.n	800362c <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800361a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800361e:	4618      	mov	r0, r3
 8003620:	f7ff fa26 	bl	8002a70 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8003624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003626:	637b      	str	r3, [r7, #52]	@ 0x34
 8003628:	f000 bf63 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else
    {
      frequency = 0U;
 800362c:	2300      	movs	r3, #0
 800362e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003630:	f000 bf5f 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8003634:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003638:	1e51      	subs	r1, r2, #1
 800363a:	430b      	orrs	r3, r1
 800363c:	d136      	bne.n	80036ac <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800363e:	4b66      	ldr	r3, [pc, #408]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003640:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003644:	f003 0303 	and.w	r3, r3, #3
 8003648:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800364a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800364c:	2b00      	cmp	r3, #0
 800364e:	d104      	bne.n	800365a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8003650:	f7ff f960 	bl	8002914 <HAL_RCC_GetPCLK2Freq>
 8003654:	6378      	str	r0, [r7, #52]	@ 0x34
 8003656:	f000 bf4c 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800365a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800365c:	2b01      	cmp	r3, #1
 800365e:	d104      	bne.n	800366a <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003660:	f7ff f828 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8003664:	6378      	str	r0, [r7, #52]	@ 0x34
 8003666:	f000 bf44 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800366a:	4b5b      	ldr	r3, [pc, #364]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003672:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003676:	d106      	bne.n	8003686 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8003678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800367a:	2b02      	cmp	r3, #2
 800367c:	d103      	bne.n	8003686 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 800367e:	4b59      	ldr	r3, [pc, #356]	@ (80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8003680:	637b      	str	r3, [r7, #52]	@ 0x34
 8003682:	f000 bf36 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8003686:	4b54      	ldr	r3, [pc, #336]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003688:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800368c:	f003 0302 	and.w	r3, r3, #2
 8003690:	2b02      	cmp	r3, #2
 8003692:	d107      	bne.n	80036a4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8003694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003696:	2b03      	cmp	r3, #3
 8003698:	d104      	bne.n	80036a4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 800369a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800369e:	637b      	str	r3, [r7, #52]	@ 0x34
 80036a0:	f000 bf27 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80036a8:	f000 bf23 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 80036ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80036b0:	1f11      	subs	r1, r2, #4
 80036b2:	430b      	orrs	r3, r1
 80036b4:	d136      	bne.n	8003724 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80036b6:	4b48      	ldr	r3, [pc, #288]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80036b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036bc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80036c0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80036c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d104      	bne.n	80036d2 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80036c8:	f7ff f910 	bl	80028ec <HAL_RCC_GetPCLK1Freq>
 80036cc:	6378      	str	r0, [r7, #52]	@ 0x34
 80036ce:	f000 bf10 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80036d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036d4:	2b10      	cmp	r3, #16
 80036d6:	d104      	bne.n	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80036d8:	f7fe ffec 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 80036dc:	6378      	str	r0, [r7, #52]	@ 0x34
 80036de:	f000 bf08 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80036e2:	4b3d      	ldr	r3, [pc, #244]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ee:	d106      	bne.n	80036fe <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80036f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036f2:	2b20      	cmp	r3, #32
 80036f4:	d103      	bne.n	80036fe <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 80036f6:	4b3b      	ldr	r3, [pc, #236]	@ (80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 80036f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80036fa:	f000 befa 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80036fe:	4b36      	ldr	r3, [pc, #216]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003700:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	2b02      	cmp	r3, #2
 800370a:	d107      	bne.n	800371c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 800370c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800370e:	2b30      	cmp	r3, #48	@ 0x30
 8003710:	d104      	bne.n	800371c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 8003712:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003716:	637b      	str	r3, [r7, #52]	@ 0x34
 8003718:	f000 beeb 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 800371c:	2300      	movs	r3, #0
 800371e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003720:	f000 bee7 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8003724:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003728:	f1a2 0108 	sub.w	r1, r2, #8
 800372c:	430b      	orrs	r3, r1
 800372e:	d136      	bne.n	800379e <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003730:	4b29      	ldr	r3, [pc, #164]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003732:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003736:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800373a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800373c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800373e:	2b00      	cmp	r3, #0
 8003740:	d104      	bne.n	800374c <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003742:	f7ff f8d3 	bl	80028ec <HAL_RCC_GetPCLK1Freq>
 8003746:	6378      	str	r0, [r7, #52]	@ 0x34
 8003748:	f000 bed3 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 800374c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800374e:	2b40      	cmp	r3, #64	@ 0x40
 8003750:	d104      	bne.n	800375c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003752:	f7fe ffaf 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8003756:	6378      	str	r0, [r7, #52]	@ 0x34
 8003758:	f000 becb 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800375c:	4b1e      	ldr	r3, [pc, #120]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003764:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003768:	d106      	bne.n	8003778 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 800376a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800376c:	2b80      	cmp	r3, #128	@ 0x80
 800376e:	d103      	bne.n	8003778 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 8003770:	4b1c      	ldr	r3, [pc, #112]	@ (80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8003772:	637b      	str	r3, [r7, #52]	@ 0x34
 8003774:	f000 bebd 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8003778:	4b17      	ldr	r3, [pc, #92]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800377a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b02      	cmp	r3, #2
 8003784:	d107      	bne.n	8003796 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8003786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003788:	2bc0      	cmp	r3, #192	@ 0xc0
 800378a:	d104      	bne.n	8003796 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 800378c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003790:	637b      	str	r3, [r7, #52]	@ 0x34
 8003792:	f000 beae 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8003796:	2300      	movs	r3, #0
 8003798:	637b      	str	r3, [r7, #52]	@ 0x34
 800379a:	f000 beaa 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 800379e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80037a2:	f1a2 0110 	sub.w	r1, r2, #16
 80037a6:	430b      	orrs	r3, r1
 80037a8:	d141      	bne.n	800382e <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80037aa:	4b0b      	ldr	r3, [pc, #44]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80037ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037b4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80037b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d104      	bne.n	80037c6 <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80037bc:	f7ff f896 	bl	80028ec <HAL_RCC_GetPCLK1Freq>
 80037c0:	6378      	str	r0, [r7, #52]	@ 0x34
 80037c2:	f000 be96 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80037c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037cc:	d10c      	bne.n	80037e8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80037ce:	f7fe ff71 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 80037d2:	6378      	str	r0, [r7, #52]	@ 0x34
 80037d4:	f000 be8d 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80037d8:	46020c00 	.word	0x46020c00
 80037dc:	02dc6c00 	.word	0x02dc6c00
 80037e0:	080051f4 	.word	0x080051f4
 80037e4:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80037e8:	4baa      	ldr	r3, [pc, #680]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037f4:	d107      	bne.n	8003806 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 80037f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037fc:	d103      	bne.n	8003806 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 80037fe:	4ba6      	ldr	r3, [pc, #664]	@ (8003a98 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8003800:	637b      	str	r3, [r7, #52]	@ 0x34
 8003802:	f000 be76 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8003806:	4ba3      	ldr	r3, [pc, #652]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003808:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800380c:	f003 0302 	and.w	r3, r3, #2
 8003810:	2b02      	cmp	r3, #2
 8003812:	d108      	bne.n	8003826 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 8003814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003816:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800381a:	d104      	bne.n	8003826 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 800381c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003820:	637b      	str	r3, [r7, #52]	@ 0x34
 8003822:	f000 be66 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8003826:	2300      	movs	r3, #0
 8003828:	637b      	str	r3, [r7, #52]	@ 0x34
 800382a:	f000 be62 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 800382e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003832:	f1a2 0120 	sub.w	r1, r2, #32
 8003836:	430b      	orrs	r3, r1
 8003838:	d158      	bne.n	80038ec <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800383a:	4b96      	ldr	r3, [pc, #600]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800383c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003840:	f003 0307 	and.w	r3, r3, #7
 8003844:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8003846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003848:	2b00      	cmp	r3, #0
 800384a:	d104      	bne.n	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 800384c:	f7ff f876 	bl	800293c <HAL_RCC_GetPCLK3Freq>
 8003850:	6378      	str	r0, [r7, #52]	@ 0x34
 8003852:	f000 be4e 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8003856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003858:	2b01      	cmp	r3, #1
 800385a:	d104      	bne.n	8003866 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800385c:	f7fe ff2a 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8003860:	6378      	str	r0, [r7, #52]	@ 0x34
 8003862:	f000 be46 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8003866:	4b8b      	ldr	r3, [pc, #556]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800386e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003872:	d106      	bne.n	8003882 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8003874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003876:	2b02      	cmp	r3, #2
 8003878:	d103      	bne.n	8003882 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 800387a:	4b87      	ldr	r3, [pc, #540]	@ (8003a98 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800387c:	637b      	str	r3, [r7, #52]	@ 0x34
 800387e:	f000 be38 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8003882:	4b84      	ldr	r3, [pc, #528]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003884:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b02      	cmp	r3, #2
 800388e:	d107      	bne.n	80038a0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8003890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003892:	2b03      	cmp	r3, #3
 8003894:	d104      	bne.n	80038a0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 8003896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800389a:	637b      	str	r3, [r7, #52]	@ 0x34
 800389c:	f000 be29 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 80038a0:	4b7c      	ldr	r3, [pc, #496]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0320 	and.w	r3, r3, #32
 80038a8:	2b20      	cmp	r3, #32
 80038aa:	d11b      	bne.n	80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80038ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	d118      	bne.n	80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80038b2:	4b78      	ldr	r3, [pc, #480]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d005      	beq.n	80038ca <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 80038be:	4b75      	ldr	r3, [pc, #468]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	0e1b      	lsrs	r3, r3, #24
 80038c4:	f003 030f 	and.w	r3, r3, #15
 80038c8:	e006      	b.n	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80038ca:	4b72      	ldr	r3, [pc, #456]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80038cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80038d0:	041b      	lsls	r3, r3, #16
 80038d2:	0e1b      	lsrs	r3, r3, #24
 80038d4:	f003 030f 	and.w	r3, r3, #15
 80038d8:	4a70      	ldr	r2, [pc, #448]	@ (8003a9c <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 80038da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038de:	637b      	str	r3, [r7, #52]	@ 0x34
 80038e0:	f000 be07 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 80038e4:	2300      	movs	r3, #0
 80038e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80038e8:	f000 be03 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 80038ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80038f0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80038f4:	430b      	orrs	r3, r1
 80038f6:	d16c      	bne.n	80039d2 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80038f8:	4b66      	ldr	r3, [pc, #408]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80038fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80038fe:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003902:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8003904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003906:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800390a:	d104      	bne.n	8003916 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800390c:	f7fe fed2 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8003910:	6378      	str	r0, [r7, #52]	@ 0x34
 8003912:	f000 bdee 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8003916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003918:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800391c:	d108      	bne.n	8003930 <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800391e:	f107 0318 	add.w	r3, r7, #24
 8003922:	4618      	mov	r0, r3
 8003924:	f7ff f9fe 	bl	8002d24 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8003928:	6a3b      	ldr	r3, [r7, #32]
 800392a:	637b      	str	r3, [r7, #52]	@ 0x34
 800392c:	f000 bde1 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8003930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003932:	2b00      	cmp	r3, #0
 8003934:	d104      	bne.n	8003940 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8003936:	f7fe ffbf 	bl	80028b8 <HAL_RCC_GetHCLKFreq>
 800393a:	6378      	str	r0, [r7, #52]	@ 0x34
 800393c:	f000 bdd9 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8003940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003942:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003946:	d122      	bne.n	800398e <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8003948:	4b52      	ldr	r3, [pc, #328]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0320 	and.w	r3, r3, #32
 8003950:	2b20      	cmp	r3, #32
 8003952:	d118      	bne.n	8003986 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003954:	4b4f      	ldr	r3, [pc, #316]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d005      	beq.n	800396c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8003960:	4b4c      	ldr	r3, [pc, #304]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	0e1b      	lsrs	r3, r3, #24
 8003966:	f003 030f 	and.w	r3, r3, #15
 800396a:	e006      	b.n	800397a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 800396c:	4b49      	ldr	r3, [pc, #292]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800396e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003972:	041b      	lsls	r3, r3, #16
 8003974:	0e1b      	lsrs	r3, r3, #24
 8003976:	f003 030f 	and.w	r3, r3, #15
 800397a:	4a48      	ldr	r2, [pc, #288]	@ (8003a9c <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 800397c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003980:	637b      	str	r3, [r7, #52]	@ 0x34
 8003982:	f000 bdb6 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8003986:	2300      	movs	r3, #0
 8003988:	637b      	str	r3, [r7, #52]	@ 0x34
 800398a:	f000 bdb2 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800398e:	4b41      	ldr	r3, [pc, #260]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003996:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800399a:	d107      	bne.n	80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800399c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800399e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80039a2:	d103      	bne.n	80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 80039a4:	4b3c      	ldr	r3, [pc, #240]	@ (8003a98 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80039a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80039a8:	f000 bda3 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80039ac:	4b39      	ldr	r3, [pc, #228]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b8:	d107      	bne.n	80039ca <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 80039ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039c0:	d103      	bne.n	80039ca <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 80039c2:	4b35      	ldr	r3, [pc, #212]	@ (8003a98 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80039c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80039c6:	f000 bd94 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 80039ca:	2300      	movs	r3, #0
 80039cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80039ce:	f000 bd90 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 80039d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039d6:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80039da:	430b      	orrs	r3, r1
 80039dc:	d160      	bne.n	8003aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 80039de:	4b2d      	ldr	r3, [pc, #180]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80039e0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80039e4:	f003 0307 	and.w	r3, r3, #7
 80039e8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80039ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ec:	2b04      	cmp	r3, #4
 80039ee:	d84c      	bhi.n	8003a8a <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 80039f0:	a201      	add	r2, pc, #4	@ (adr r2, 80039f8 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 80039f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039f6:	bf00      	nop
 80039f8:	08003a31 	.word	0x08003a31
 80039fc:	08003a0d 	.word	0x08003a0d
 8003a00:	08003a1f 	.word	0x08003a1f
 8003a04:	08003a3b 	.word	0x08003a3b
 8003a08:	08003a45 	.word	0x08003a45
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003a0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7ff f82d 	bl	8002a70 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8003a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a18:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003a1a:	f000 bd6a 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003a1e:	f107 030c 	add.w	r3, r7, #12
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7ff fad8 	bl	8002fd8 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003a2c:	f000 bd61 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8003a30:	f7fe ff42 	bl	80028b8 <HAL_RCC_GetHCLKFreq>
 8003a34:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8003a36:	f000 bd5c 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003a3a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8003a3e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003a40:	f000 bd57 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8003a44:	4b13      	ldr	r3, [pc, #76]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0320 	and.w	r3, r3, #32
 8003a4c:	2b20      	cmp	r3, #32
 8003a4e:	d118      	bne.n	8003a82 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003a50:	4b10      	ldr	r3, [pc, #64]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d005      	beq.n	8003a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8003a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	0e1b      	lsrs	r3, r3, #24
 8003a62:	f003 030f 	and.w	r3, r3, #15
 8003a66:	e006      	b.n	8003a76 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8003a68:	4b0a      	ldr	r3, [pc, #40]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003a6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003a6e:	041b      	lsls	r3, r3, #16
 8003a70:	0e1b      	lsrs	r3, r3, #24
 8003a72:	f003 030f 	and.w	r3, r3, #15
 8003a76:	4a09      	ldr	r2, [pc, #36]	@ (8003a9c <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8003a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a7c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003a7e:	f000 bd38 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003a86:	f000 bd34 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003a8e:	f000 bd30 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8003a92:	bf00      	nop
 8003a94:	46020c00 	.word	0x46020c00
 8003a98:	00f42400 	.word	0x00f42400
 8003a9c:	080051f4 	.word	0x080051f4
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8003aa0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003aa4:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8003aa8:	430b      	orrs	r3, r1
 8003aaa:	d167      	bne.n	8003b7c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8003aac:	4ba0      	ldr	r3, [pc, #640]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003aae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ab2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8003ab6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8003ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003abe:	d036      	beq.n	8003b2e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8003ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ac6:	d855      	bhi.n	8003b74 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ace:	d029      	beq.n	8003b24 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
 8003ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ad6:	d84d      	bhi.n	8003b74 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ada:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ade:	d013      	beq.n	8003b08 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8003ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ae6:	d845      	bhi.n	8003b74 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d015      	beq.n	8003b1a <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
 8003aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003af4:	d13e      	bne.n	8003b74 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003af6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7fe ffb8 	bl	8002a70 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8003b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b02:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003b04:	f000 bcf5 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003b08:	f107 030c 	add.w	r3, r7, #12
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7ff fa63 	bl	8002fd8 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003b16:	f000 bcec 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8003b1a:	f7fe fecd 	bl	80028b8 <HAL_RCC_GetHCLKFreq>
 8003b1e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8003b20:	f000 bce7 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003b24:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8003b28:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003b2a:	f000 bce2 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8003b2e:	4b80      	ldr	r3, [pc, #512]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0320 	and.w	r3, r3, #32
 8003b36:	2b20      	cmp	r3, #32
 8003b38:	d118      	bne.n	8003b6c <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003b3a:	4b7d      	ldr	r3, [pc, #500]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d005      	beq.n	8003b52 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8003b46:	4b7a      	ldr	r3, [pc, #488]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	0e1b      	lsrs	r3, r3, #24
 8003b4c:	f003 030f 	and.w	r3, r3, #15
 8003b50:	e006      	b.n	8003b60 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 8003b52:	4b77      	ldr	r3, [pc, #476]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003b54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003b58:	041b      	lsls	r3, r3, #16
 8003b5a:	0e1b      	lsrs	r3, r3, #24
 8003b5c:	f003 030f 	and.w	r3, r3, #15
 8003b60:	4a74      	ldr	r2, [pc, #464]	@ (8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8003b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b66:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003b68:	f000 bcc3 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003b70:	f000 bcbf 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8003b74:	2300      	movs	r3, #0
 8003b76:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003b78:	f000 bcbb 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8003b7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b80:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8003b84:	430b      	orrs	r3, r1
 8003b86:	d14c      	bne.n	8003c22 <HAL_RCCEx_GetPeriphCLKFreq+0x996>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003b88:	4b69      	ldr	r3, [pc, #420]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b8e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003b92:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8003b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d104      	bne.n	8003ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003b9a:	f7fe fea7 	bl	80028ec <HAL_RCC_GetPCLK1Freq>
 8003b9e:	6378      	str	r0, [r7, #52]	@ 0x34
 8003ba0:	f000 bca7 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8003ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003baa:	d104      	bne.n	8003bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003bac:	f7fe fd82 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8003bb0:	6378      	str	r0, [r7, #52]	@ 0x34
 8003bb2:	f000 bc9e 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8003bb6:	4b5e      	ldr	r3, [pc, #376]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bc2:	d107      	bne.n	8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 8003bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bca:	d103      	bne.n	8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
    {
      frequency = HSI_VALUE;
 8003bcc:	4b5a      	ldr	r3, [pc, #360]	@ (8003d38 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003bce:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bd0:	f000 bc8f 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8003bd4:	4b56      	ldr	r3, [pc, #344]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0320 	and.w	r3, r3, #32
 8003bdc:	2b20      	cmp	r3, #32
 8003bde:	d11c      	bne.n	8003c1a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 8003be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003be6:	d118      	bne.n	8003c1a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003be8:	4b51      	ldr	r3, [pc, #324]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d005      	beq.n	8003c00 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 8003bf4:	4b4e      	ldr	r3, [pc, #312]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	0e1b      	lsrs	r3, r3, #24
 8003bfa:	f003 030f 	and.w	r3, r3, #15
 8003bfe:	e006      	b.n	8003c0e <HAL_RCCEx_GetPeriphCLKFreq+0x982>
 8003c00:	4b4b      	ldr	r3, [pc, #300]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003c02:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003c06:	041b      	lsls	r3, r3, #16
 8003c08:	0e1b      	lsrs	r3, r3, #24
 8003c0a:	f003 030f 	and.w	r3, r3, #15
 8003c0e:	4a49      	ldr	r2, [pc, #292]	@ (8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8003c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c14:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c16:	f000 bc6c 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c1e:	f000 bc68 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8003c22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c26:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8003c2a:	430b      	orrs	r3, r1
 8003c2c:	d14c      	bne.n	8003cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003c2e:	4b40      	ldr	r3, [pc, #256]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c34:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003c38:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8003c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d104      	bne.n	8003c4a <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003c40:	f7fe fe54 	bl	80028ec <HAL_RCC_GetPCLK1Freq>
 8003c44:	6378      	str	r0, [r7, #52]	@ 0x34
 8003c46:	f000 bc54 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8003c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c50:	d104      	bne.n	8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003c52:	f7fe fd2f 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8003c56:	6378      	str	r0, [r7, #52]	@ 0x34
 8003c58:	f000 bc4b 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8003c5c:	4b34      	ldr	r3, [pc, #208]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c68:	d107      	bne.n	8003c7a <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
 8003c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c70:	d103      	bne.n	8003c7a <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HSI_VALUE;
 8003c72:	4b31      	ldr	r3, [pc, #196]	@ (8003d38 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003c74:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c76:	f000 bc3c 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8003c7a:	4b2d      	ldr	r3, [pc, #180]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0320 	and.w	r3, r3, #32
 8003c82:	2b20      	cmp	r3, #32
 8003c84:	d11c      	bne.n	8003cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
 8003c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c88:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c8c:	d118      	bne.n	8003cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003c8e:	4b28      	ldr	r3, [pc, #160]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d005      	beq.n	8003ca6 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8003c9a:	4b25      	ldr	r3, [pc, #148]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	0e1b      	lsrs	r3, r3, #24
 8003ca0:	f003 030f 	and.w	r3, r3, #15
 8003ca4:	e006      	b.n	8003cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>
 8003ca6:	4b22      	ldr	r3, [pc, #136]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003ca8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003cac:	041b      	lsls	r3, r3, #16
 8003cae:	0e1b      	lsrs	r3, r3, #24
 8003cb0:	f003 030f 	and.w	r3, r3, #15
 8003cb4:	4a1f      	ldr	r2, [pc, #124]	@ (8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8003cb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cba:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cbc:	f000 bc19 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cc4:	f000 bc15 	b.w	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8003cc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ccc:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8003cd0:	430b      	orrs	r3, r1
 8003cd2:	d157      	bne.n	8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003cd4:	4b16      	ldr	r3, [pc, #88]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003cd6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003cde:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8003ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ce4:	d02a      	beq.n	8003d3c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8003ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce8:	2bc0      	cmp	r3, #192	@ 0xc0
 8003cea:	d848      	bhi.n	8003d7e <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8003cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cee:	2b80      	cmp	r3, #128	@ 0x80
 8003cf0:	d00d      	beq.n	8003d0e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8003cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf4:	2b80      	cmp	r3, #128	@ 0x80
 8003cf6:	d842      	bhi.n	8003d7e <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8003cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d003      	beq.n	8003d06 <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 8003cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d00:	2b40      	cmp	r3, #64	@ 0x40
 8003d02:	d011      	beq.n	8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8003d04:	e03b      	b.n	8003d7e <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8003d06:	f7fe fe19 	bl	800293c <HAL_RCC_GetPCLK3Freq>
 8003d0a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8003d0c:	e3f1      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d0e:	4b08      	ldr	r3, [pc, #32]	@ (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d1a:	d102      	bne.n	8003d22 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSI_VALUE;
 8003d1c:	4b06      	ldr	r3, [pc, #24]	@ (8003d38 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003d1e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003d20:	e3e7      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8003d22:	2300      	movs	r3, #0
 8003d24:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003d26:	e3e4      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8003d28:	f7fe fcc4 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8003d2c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8003d2e:	e3e0      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8003d30:	46020c00 	.word	0x46020c00
 8003d34:	080051f4 	.word	0x080051f4
 8003d38:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8003d3c:	4ba3      	ldr	r3, [pc, #652]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0320 	and.w	r3, r3, #32
 8003d44:	2b20      	cmp	r3, #32
 8003d46:	d117      	bne.n	8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003d48:	4ba0      	ldr	r3, [pc, #640]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d005      	beq.n	8003d60 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 8003d54:	4b9d      	ldr	r3, [pc, #628]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	0e1b      	lsrs	r3, r3, #24
 8003d5a:	f003 030f 	and.w	r3, r3, #15
 8003d5e:	e006      	b.n	8003d6e <HAL_RCCEx_GetPeriphCLKFreq+0xae2>
 8003d60:	4b9a      	ldr	r3, [pc, #616]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003d62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003d66:	041b      	lsls	r3, r3, #16
 8003d68:	0e1b      	lsrs	r3, r3, #24
 8003d6a:	f003 030f 	and.w	r3, r3, #15
 8003d6e:	4a98      	ldr	r2, [pc, #608]	@ (8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8003d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d74:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003d76:	e3bc      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003d7c:	e3b9      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      default:
      {
        frequency = 0U;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003d82:	e3b6      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8003d84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d88:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8003d8c:	430b      	orrs	r3, r1
 8003d8e:	d147      	bne.n	8003e20 <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8003d90:	4b8e      	ldr	r3, [pc, #568]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003d92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d96:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003d9a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8003d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d103      	bne.n	8003daa <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003da2:	f7fe fda3 	bl	80028ec <HAL_RCC_GetPCLK1Freq>
 8003da6:	6378      	str	r0, [r7, #52]	@ 0x34
 8003da8:	e3a3      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8003daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003db0:	d103      	bne.n	8003dba <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003db2:	f7fe fc7f 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8003db6:	6378      	str	r0, [r7, #52]	@ 0x34
 8003db8:	e39b      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8003dba:	4b84      	ldr	r3, [pc, #528]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dc6:	d106      	bne.n	8003dd6 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8003dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dce:	d102      	bne.n	8003dd6 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
    {
      frequency = HSI_VALUE;
 8003dd0:	4b80      	ldr	r3, [pc, #512]	@ (8003fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8003dd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dd4:	e38d      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8003dd6:	4b7d      	ldr	r3, [pc, #500]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0320 	and.w	r3, r3, #32
 8003dde:	2b20      	cmp	r3, #32
 8003de0:	d11b      	bne.n	8003e1a <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
 8003de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003de8:	d117      	bne.n	8003e1a <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003dea:	4b78      	ldr	r3, [pc, #480]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d005      	beq.n	8003e02 <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
 8003df6:	4b75      	ldr	r3, [pc, #468]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	0e1b      	lsrs	r3, r3, #24
 8003dfc:	f003 030f 	and.w	r3, r3, #15
 8003e00:	e006      	b.n	8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 8003e02:	4b72      	ldr	r3, [pc, #456]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003e04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003e08:	041b      	lsls	r3, r3, #16
 8003e0a:	0e1b      	lsrs	r3, r3, #24
 8003e0c:	f003 030f 	and.w	r3, r3, #15
 8003e10:	4a6f      	ldr	r2, [pc, #444]	@ (8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8003e12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e16:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e18:	e36b      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e1e:	e368      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8003e20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e24:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8003e28:	430b      	orrs	r3, r1
 8003e2a:	d164      	bne.n	8003ef6 <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8003e2c:	4b67      	ldr	r3, [pc, #412]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003e2e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003e32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e36:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8003e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d120      	bne.n	8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8003e3e:	4b63      	ldr	r3, [pc, #396]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0320 	and.w	r3, r3, #32
 8003e46:	2b20      	cmp	r3, #32
 8003e48:	d117      	bne.n	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003e4a:	4b60      	ldr	r3, [pc, #384]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d005      	beq.n	8003e62 <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 8003e56:	4b5d      	ldr	r3, [pc, #372]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	0e1b      	lsrs	r3, r3, #24
 8003e5c:	f003 030f 	and.w	r3, r3, #15
 8003e60:	e006      	b.n	8003e70 <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 8003e62:	4b5a      	ldr	r3, [pc, #360]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003e64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003e68:	041b      	lsls	r3, r3, #16
 8003e6a:	0e1b      	lsrs	r3, r3, #24
 8003e6c:	f003 030f 	and.w	r3, r3, #15
 8003e70:	4a57      	ldr	r2, [pc, #348]	@ (8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8003e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e76:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e78:	e33b      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e7e:	e338      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8003e80:	4b52      	ldr	r3, [pc, #328]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003e82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e8e:	d112      	bne.n	8003eb6 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
 8003e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e96:	d10e      	bne.n	8003eb6 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003e98:	4b4c      	ldr	r3, [pc, #304]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003e9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ea2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ea6:	d102      	bne.n	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
      {
        frequency = LSI_VALUE / 128U;
 8003ea8:	23fa      	movs	r3, #250	@ 0xfa
 8003eaa:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003eac:	e321      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8003eae:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003eb2:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003eb4:	e31d      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8003eb6:	4b45      	ldr	r3, [pc, #276]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ebe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ec2:	d106      	bne.n	8003ed2 <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
 8003ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ec6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003eca:	d102      	bne.n	8003ed2 <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
    {
      frequency = HSI_VALUE;
 8003ecc:	4b41      	ldr	r3, [pc, #260]	@ (8003fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8003ece:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ed0:	e30f      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8003ed2:	4b3e      	ldr	r3, [pc, #248]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003ed4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d107      	bne.n	8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 8003ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ee6:	d103      	bne.n	8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = LSE_VALUE;
 8003ee8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003eec:	637b      	str	r3, [r7, #52]	@ 0x34
 8003eee:	e300      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ef4:	e2fd      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8003ef6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003efa:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8003efe:	430b      	orrs	r3, r1
 8003f00:	d16a      	bne.n	8003fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003f02:	4b32      	ldr	r3, [pc, #200]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003f04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f08:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003f0c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8003f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d120      	bne.n	8003f56 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8003f14:	4b2d      	ldr	r3, [pc, #180]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0320 	and.w	r3, r3, #32
 8003f1c:	2b20      	cmp	r3, #32
 8003f1e:	d117      	bne.n	8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003f20:	4b2a      	ldr	r3, [pc, #168]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d005      	beq.n	8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8003f2c:	4b27      	ldr	r3, [pc, #156]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	0e1b      	lsrs	r3, r3, #24
 8003f32:	f003 030f 	and.w	r3, r3, #15
 8003f36:	e006      	b.n	8003f46 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8003f38:	4b24      	ldr	r3, [pc, #144]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003f3a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f3e:	041b      	lsls	r3, r3, #16
 8003f40:	0e1b      	lsrs	r3, r3, #24
 8003f42:	f003 030f 	and.w	r3, r3, #15
 8003f46:	4a22      	ldr	r2, [pc, #136]	@ (8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8003f48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f4e:	e2d0      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f54:	e2cd      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8003f56:	4b1d      	ldr	r3, [pc, #116]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003f58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f64:	d112      	bne.n	8003f8c <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 8003f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f6c:	d10e      	bne.n	8003f8c <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003f6e:	4b17      	ldr	r3, [pc, #92]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003f70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f7c:	d102      	bne.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 8003f7e:	23fa      	movs	r3, #250	@ 0xfa
 8003f80:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003f82:	e2b6      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8003f84:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003f88:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003f8a:	e2b2      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8003f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f98:	d106      	bne.n	8003fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8003f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fa0:	d102      	bne.n	8003fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 8003fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8003fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8003fa4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fa6:	e2a4      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8003fa8:	4b08      	ldr	r3, [pc, #32]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8003faa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d107      	bne.n	8003fc6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8003fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fb8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fbc:	d103      	bne.n	8003fc6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 8003fbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fc4:	e295      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fca:	e292      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8003fcc:	46020c00 	.word	0x46020c00
 8003fd0:	080051f4 	.word	0x080051f4
 8003fd4:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8003fd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fdc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8003fe0:	430b      	orrs	r3, r1
 8003fe2:	d147      	bne.n	8004074 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003fe4:	4b9a      	ldr	r3, [pc, #616]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8003fe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003fea:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003fee:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8003ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d103      	bne.n	8003ffe <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003ff6:	f7fe fc79 	bl	80028ec <HAL_RCC_GetPCLK1Freq>
 8003ffa:	6378      	str	r0, [r7, #52]	@ 0x34
 8003ffc:	e279      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8003ffe:	4b94      	ldr	r3, [pc, #592]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004000:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004004:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004008:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800400c:	d112      	bne.n	8004034 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
 800400e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004010:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004014:	d10e      	bne.n	8004034 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004016:	4b8e      	ldr	r3, [pc, #568]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004018:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800401c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004020:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004024:	d102      	bne.n	800402c <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
      {
        frequency = LSI_VALUE / 128U;
 8004026:	23fa      	movs	r3, #250	@ 0xfa
 8004028:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800402a:	e262      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800402c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004030:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004032:	e25e      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8004034:	4b86      	ldr	r3, [pc, #536]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800403c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004040:	d106      	bne.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
 8004042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004044:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004048:	d102      	bne.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
    {
      frequency = HSI_VALUE;
 800404a:	4b82      	ldr	r3, [pc, #520]	@ (8004254 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800404c:	637b      	str	r3, [r7, #52]	@ 0x34
 800404e:	e250      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8004050:	4b7f      	ldr	r3, [pc, #508]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004052:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	2b02      	cmp	r3, #2
 800405c:	d107      	bne.n	800406e <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 800405e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004060:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004064:	d103      	bne.n	800406e <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
    {
      frequency = LSE_VALUE;
 8004066:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800406a:	637b      	str	r3, [r7, #52]	@ 0x34
 800406c:	e241      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800406e:	2300      	movs	r3, #0
 8004070:	637b      	str	r3, [r7, #52]	@ 0x34
 8004072:	e23e      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8004074:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004078:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 800407c:	430b      	orrs	r3, r1
 800407e:	d12d      	bne.n	80040dc <HAL_RCCEx_GetPeriphCLKFreq+0xe50>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8004080:	4b73      	ldr	r3, [pc, #460]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004082:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004086:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800408a:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 800408c:	4b70      	ldr	r3, [pc, #448]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004094:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004098:	d105      	bne.n	80040a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 800409a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800409c:	2b00      	cmp	r3, #0
 800409e:	d102      	bne.n	80040a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
    {
      frequency = HSE_VALUE;
 80040a0:	4b6c      	ldr	r3, [pc, #432]	@ (8004254 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80040a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80040a4:	e225      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 80040a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040ac:	d107      	bne.n	80040be <HAL_RCCEx_GetPeriphCLKFreq+0xe32>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80040ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fe fcdc 	bl	8002a70 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 80040b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80040bc:	e219      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 80040be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040c4:	d107      	bne.n	80040d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80040c6:	f107 0318 	add.w	r3, r7, #24
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7fe fe2a 	bl	8002d24 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80040d4:	e20d      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80040da:	e20a      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 80040dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040e0:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 80040e4:	430b      	orrs	r3, r1
 80040e6:	d156      	bne.n	8004196 <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80040e8:	4b59      	ldr	r3, [pc, #356]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80040ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040ee:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80040f2:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80040f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80040fa:	d028      	beq.n	800414e <HAL_RCCEx_GetPeriphCLKFreq+0xec2>
 80040fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040fe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004102:	d845      	bhi.n	8004190 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8004104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004106:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800410a:	d013      	beq.n	8004134 <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 800410c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800410e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004112:	d83d      	bhi.n	8004190 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8004114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004116:	2b00      	cmp	r3, #0
 8004118:	d004      	beq.n	8004124 <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
 800411a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800411c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004120:	d004      	beq.n	800412c <HAL_RCCEx_GetPeriphCLKFreq+0xea0>
 8004122:	e035      	b.n	8004190 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8004124:	f7fe fbf6 	bl	8002914 <HAL_RCC_GetPCLK2Freq>
 8004128:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800412a:	e1e2      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800412c:	f7fe fac2 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8004130:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004132:	e1de      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004134:	4b46      	ldr	r3, [pc, #280]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800413c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004140:	d102      	bne.n	8004148 <HAL_RCCEx_GetPeriphCLKFreq+0xebc>
        {
          frequency = HSI_VALUE;
 8004142:	4b44      	ldr	r3, [pc, #272]	@ (8004254 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8004144:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004146:	e1d4      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004148:	2300      	movs	r3, #0
 800414a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800414c:	e1d1      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800414e:	4b40      	ldr	r3, [pc, #256]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0320 	and.w	r3, r3, #32
 8004156:	2b20      	cmp	r3, #32
 8004158:	d117      	bne.n	800418a <HAL_RCCEx_GetPeriphCLKFreq+0xefe>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800415a:	4b3d      	ldr	r3, [pc, #244]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d005      	beq.n	8004172 <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 8004166:	4b3a      	ldr	r3, [pc, #232]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	0e1b      	lsrs	r3, r3, #24
 800416c:	f003 030f 	and.w	r3, r3, #15
 8004170:	e006      	b.n	8004180 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 8004172:	4b37      	ldr	r3, [pc, #220]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004174:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004178:	041b      	lsls	r3, r3, #16
 800417a:	0e1b      	lsrs	r3, r3, #24
 800417c:	f003 030f 	and.w	r3, r3, #15
 8004180:	4a35      	ldr	r2, [pc, #212]	@ (8004258 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8004182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004186:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004188:	e1b3      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800418a:	2300      	movs	r3, #0
 800418c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800418e:	e1b0      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8004190:	2300      	movs	r3, #0
 8004192:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004194:	e1ad      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8004196:	e9d7 2300 	ldrd	r2, r3, [r7]
 800419a:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 800419e:	430b      	orrs	r3, r1
 80041a0:	d15c      	bne.n	800425c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80041a2:	4b2b      	ldr	r3, [pc, #172]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80041a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80041ac:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80041ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80041b4:	d028      	beq.n	8004208 <HAL_RCCEx_GetPeriphCLKFreq+0xf7c>
 80041b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80041bc:	d845      	bhi.n	800424a <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 80041be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041c4:	d013      	beq.n	80041ee <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 80041c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041cc:	d83d      	bhi.n	800424a <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 80041ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d004      	beq.n	80041de <HAL_RCCEx_GetPeriphCLKFreq+0xf52>
 80041d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041da:	d004      	beq.n	80041e6 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 80041dc:	e035      	b.n	800424a <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 80041de:	f7fe fb85 	bl	80028ec <HAL_RCC_GetPCLK1Freq>
 80041e2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80041e4:	e185      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80041e6:	f7fe fa65 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 80041ea:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80041ec:	e181      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80041ee:	4b18      	ldr	r3, [pc, #96]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041fa:	d102      	bne.n	8004202 <HAL_RCCEx_GetPeriphCLKFreq+0xf76>
        {
          frequency = HSI_VALUE;
 80041fc:	4b15      	ldr	r3, [pc, #84]	@ (8004254 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80041fe:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004200:	e177      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004202:	2300      	movs	r3, #0
 8004204:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004206:	e174      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004208:	4b11      	ldr	r3, [pc, #68]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0320 	and.w	r3, r3, #32
 8004210:	2b20      	cmp	r3, #32
 8004212:	d117      	bne.n	8004244 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004214:	4b0e      	ldr	r3, [pc, #56]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d005      	beq.n	800422c <HAL_RCCEx_GetPeriphCLKFreq+0xfa0>
 8004220:	4b0b      	ldr	r3, [pc, #44]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	0e1b      	lsrs	r3, r3, #24
 8004226:	f003 030f 	and.w	r3, r3, #15
 800422a:	e006      	b.n	800423a <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 800422c:	4b08      	ldr	r3, [pc, #32]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800422e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004232:	041b      	lsls	r3, r3, #16
 8004234:	0e1b      	lsrs	r3, r3, #24
 8004236:	f003 030f 	and.w	r3, r3, #15
 800423a:	4a07      	ldr	r2, [pc, #28]	@ (8004258 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 800423c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004240:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004242:	e156      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004244:	2300      	movs	r3, #0
 8004246:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004248:	e153      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 800424a:	2300      	movs	r3, #0
 800424c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800424e:	e150      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8004250:	46020c00 	.word	0x46020c00
 8004254:	00f42400 	.word	0x00f42400
 8004258:	080051f4 	.word	0x080051f4
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800425c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004260:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8004264:	430b      	orrs	r3, r1
 8004266:	d176      	bne.n	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0x10ca>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8004268:	4ba4      	ldr	r3, [pc, #656]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800426a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800426e:	f003 0318 	and.w	r3, r3, #24
 8004272:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8004274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004276:	2b18      	cmp	r3, #24
 8004278:	d86a      	bhi.n	8004350 <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 800427a:	a201      	add	r2, pc, #4	@ (adr r2, 8004280 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800427c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004280:	080042e5 	.word	0x080042e5
 8004284:	08004351 	.word	0x08004351
 8004288:	08004351 	.word	0x08004351
 800428c:	08004351 	.word	0x08004351
 8004290:	08004351 	.word	0x08004351
 8004294:	08004351 	.word	0x08004351
 8004298:	08004351 	.word	0x08004351
 800429c:	08004351 	.word	0x08004351
 80042a0:	080042ed 	.word	0x080042ed
 80042a4:	08004351 	.word	0x08004351
 80042a8:	08004351 	.word	0x08004351
 80042ac:	08004351 	.word	0x08004351
 80042b0:	08004351 	.word	0x08004351
 80042b4:	08004351 	.word	0x08004351
 80042b8:	08004351 	.word	0x08004351
 80042bc:	08004351 	.word	0x08004351
 80042c0:	080042f5 	.word	0x080042f5
 80042c4:	08004351 	.word	0x08004351
 80042c8:	08004351 	.word	0x08004351
 80042cc:	08004351 	.word	0x08004351
 80042d0:	08004351 	.word	0x08004351
 80042d4:	08004351 	.word	0x08004351
 80042d8:	08004351 	.word	0x08004351
 80042dc:	08004351 	.word	0x08004351
 80042e0:	0800430f 	.word	0x0800430f
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 80042e4:	f7fe fb2a 	bl	800293c <HAL_RCC_GetPCLK3Freq>
 80042e8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80042ea:	e102      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80042ec:	f7fe f9e2 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 80042f0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80042f2:	e0fe      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80042f4:	4b81      	ldr	r3, [pc, #516]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004300:	d102      	bne.n	8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>
        {
          frequency = HSI_VALUE;
 8004302:	4b7f      	ldr	r3, [pc, #508]	@ (8004500 <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8004304:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004306:	e0f4      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004308:	2300      	movs	r3, #0
 800430a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800430c:	e0f1      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800430e:	4b7b      	ldr	r3, [pc, #492]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0320 	and.w	r3, r3, #32
 8004316:	2b20      	cmp	r3, #32
 8004318:	d117      	bne.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0x10be>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800431a:	4b78      	ldr	r3, [pc, #480]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d005      	beq.n	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8004326:	4b75      	ldr	r3, [pc, #468]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	0e1b      	lsrs	r3, r3, #24
 800432c:	f003 030f 	and.w	r3, r3, #15
 8004330:	e006      	b.n	8004340 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
 8004332:	4b72      	ldr	r3, [pc, #456]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004334:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004338:	041b      	lsls	r3, r3, #16
 800433a:	0e1b      	lsrs	r3, r3, #24
 800433c:	f003 030f 	and.w	r3, r3, #15
 8004340:	4a70      	ldr	r2, [pc, #448]	@ (8004504 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8004342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004346:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004348:	e0d3      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800434a:	2300      	movs	r3, #0
 800434c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800434e:	e0d0      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8004350:	2300      	movs	r3, #0
 8004352:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004354:	e0cd      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8004356:	e9d7 2300 	ldrd	r2, r3, [r7]
 800435a:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 800435e:	430b      	orrs	r3, r1
 8004360:	d155      	bne.n	800440e <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8004362:	4b66      	ldr	r3, [pc, #408]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004364:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004368:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800436c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800436e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004370:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004374:	d013      	beq.n	800439e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
 8004376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004378:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800437c:	d844      	bhi.n	8004408 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 800437e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004380:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004384:	d013      	beq.n	80043ae <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 8004386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004388:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800438c:	d83c      	bhi.n	8004408 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 800438e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004390:	2b00      	cmp	r3, #0
 8004392:	d014      	beq.n	80043be <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
 8004394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004396:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800439a:	d014      	beq.n	80043c6 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 800439c:	e034      	b.n	8004408 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800439e:	f107 0318 	add.w	r3, r7, #24
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7fe fcbe 	bl	8002d24 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80043ac:	e0a1      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80043ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043b2:	4618      	mov	r0, r3
 80043b4:	f7fe fb5c 	bl	8002a70 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80043b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80043bc:	e099      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80043be:	f7fe f979 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 80043c2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80043c4:	e095      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80043c6:	4b4d      	ldr	r3, [pc, #308]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0320 	and.w	r3, r3, #32
 80043ce:	2b20      	cmp	r3, #32
 80043d0:	d117      	bne.n	8004402 <HAL_RCCEx_GetPeriphCLKFreq+0x1176>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80043d2:	4b4a      	ldr	r3, [pc, #296]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d005      	beq.n	80043ea <HAL_RCCEx_GetPeriphCLKFreq+0x115e>
 80043de:	4b47      	ldr	r3, [pc, #284]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	0e1b      	lsrs	r3, r3, #24
 80043e4:	f003 030f 	and.w	r3, r3, #15
 80043e8:	e006      	b.n	80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 80043ea:	4b44      	ldr	r3, [pc, #272]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80043ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80043f0:	041b      	lsls	r3, r3, #16
 80043f2:	0e1b      	lsrs	r3, r3, #24
 80043f4:	f003 030f 	and.w	r3, r3, #15
 80043f8:	4a42      	ldr	r2, [pc, #264]	@ (8004504 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80043fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043fe:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004400:	e077      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004402:	2300      	movs	r3, #0
 8004404:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004406:	e074      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8004408:	2300      	movs	r3, #0
 800440a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800440c:	e071      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800440e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004412:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8004416:	430b      	orrs	r3, r1
 8004418:	d131      	bne.n	800447e <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 800441a:	4b38      	ldr	r3, [pc, #224]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800441c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004420:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004424:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8004426:	4b35      	ldr	r3, [pc, #212]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004428:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b02      	cmp	r3, #2
 8004432:	d106      	bne.n	8004442 <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 8004434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004436:	2b00      	cmp	r3, #0
 8004438:	d103      	bne.n	8004442 <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
    {
      frequency = LSE_VALUE;
 800443a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800443e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004440:	e057      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8004442:	4b2e      	ldr	r3, [pc, #184]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004444:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004448:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800444c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004450:	d112      	bne.n	8004478 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
 8004452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004454:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004458:	d10e      	bne.n	8004478 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800445a:	4b28      	ldr	r3, [pc, #160]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800445c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004460:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004464:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004468:	d102      	bne.n	8004470 <HAL_RCCEx_GetPeriphCLKFreq+0x11e4>
      {
        frequency = LSI_VALUE / 128U;
 800446a:	23fa      	movs	r3, #250	@ 0xfa
 800446c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800446e:	e040      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8004470:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004474:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004476:	e03c      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8004478:	2300      	movs	r3, #0
 800447a:	637b      	str	r3, [r7, #52]	@ 0x34
 800447c:	e039      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 800447e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004482:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8004486:	430b      	orrs	r3, r1
 8004488:	d131      	bne.n	80044ee <HAL_RCCEx_GetPeriphCLKFreq+0x1262>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800448a:	4b1c      	ldr	r3, [pc, #112]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800448c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004490:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004494:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8004496:	4b19      	ldr	r3, [pc, #100]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800449e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044a2:	d105      	bne.n	80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 80044a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d102      	bne.n	80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      frequency = HSI48_VALUE;
 80044aa:	4b17      	ldr	r3, [pc, #92]	@ (8004508 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 80044ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80044ae:	e020      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 80044b0:	4b12      	ldr	r3, [pc, #72]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044bc:	d106      	bne.n	80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 80044be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044c4:	d102      	bne.n	80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
    {
      frequency = HSI48_VALUE >> 1U ;
 80044c6:	4b11      	ldr	r3, [pc, #68]	@ (800450c <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80044c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80044ca:	e012      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 80044cc:	4b0b      	ldr	r3, [pc, #44]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044d8:	d106      	bne.n	80044e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 80044da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044e0:	d102      	bne.n	80044e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
    {
      frequency = HSI_VALUE;
 80044e2:	4b07      	ldr	r3, [pc, #28]	@ (8004500 <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 80044e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80044e6:	e004      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 80044e8:	2300      	movs	r3, #0
 80044ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80044ec:	e001      	b.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 80044ee:	2300      	movs	r3, #0
 80044f0:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 80044f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3738      	adds	r7, #56	@ 0x38
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	46020c00 	.word	0x46020c00
 8004500:	00f42400 	.word	0x00f42400
 8004504:	080051f4 	.word	0x080051f4
 8004508:	02dc6c00 	.word	0x02dc6c00
 800450c:	016e3600 	.word	0x016e3600

08004510 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e042      	b.n	80045a8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004528:	2b00      	cmp	r3, #0
 800452a:	d106      	bne.n	800453a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f000 f83b 	bl	80045b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2224      	movs	r2, #36	@ 0x24
 800453e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 0201 	bic.w	r2, r2, #1
 8004550:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004556:	2b00      	cmp	r3, #0
 8004558:	d002      	beq.n	8004560 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f000 f9ca 	bl	80048f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 f82f 	bl	80045c4 <UART_SetConfig>
 8004566:	4603      	mov	r3, r0
 8004568:	2b01      	cmp	r3, #1
 800456a:	d101      	bne.n	8004570 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e01b      	b.n	80045a8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	685a      	ldr	r2, [r3, #4]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800457e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	689a      	ldr	r2, [r3, #8]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800458e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f042 0201 	orr.w	r2, r2, #1
 800459e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f000 fa49 	bl	8004a38 <UART_CheckIdleState>
 80045a6:	4603      	mov	r3, r0
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3708      	adds	r7, #8
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045c8:	b094      	sub	sp, #80	@ 0x50
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045ce:	2300      	movs	r3, #0
 80045d0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80045d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	4b9b      	ldr	r3, [pc, #620]	@ (8004848 <UART_SetConfig+0x284>)
 80045da:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045e2:	691b      	ldr	r3, [r3, #16]
 80045e4:	431a      	orrs	r2, r3
 80045e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	431a      	orrs	r2, r3
 80045ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4994      	ldr	r1, [pc, #592]	@ (800484c <UART_SetConfig+0x288>)
 80045fc:	4019      	ands	r1, r3
 80045fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004604:	430b      	orrs	r3, r1
 8004606:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004614:	68d9      	ldr	r1, [r3, #12]
 8004616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	ea40 0301 	orr.w	r3, r0, r1
 800461e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	4b87      	ldr	r3, [pc, #540]	@ (8004848 <UART_SetConfig+0x284>)
 800462c:	429a      	cmp	r2, r3
 800462e:	d009      	beq.n	8004644 <UART_SetConfig+0x80>
 8004630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	4b86      	ldr	r3, [pc, #536]	@ (8004850 <UART_SetConfig+0x28c>)
 8004636:	429a      	cmp	r2, r3
 8004638:	d004      	beq.n	8004644 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800463a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800463c:	6a1a      	ldr	r2, [r3, #32]
 800463e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004640:	4313      	orrs	r3, r2
 8004642:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800464e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8004652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004658:	430b      	orrs	r3, r1
 800465a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800465c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004662:	f023 000f 	bic.w	r0, r3, #15
 8004666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004668:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800466a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	ea40 0301 	orr.w	r3, r0, r1
 8004672:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	4b76      	ldr	r3, [pc, #472]	@ (8004854 <UART_SetConfig+0x290>)
 800467a:	429a      	cmp	r2, r3
 800467c:	d102      	bne.n	8004684 <UART_SetConfig+0xc0>
 800467e:	2301      	movs	r3, #1
 8004680:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004682:	e021      	b.n	80046c8 <UART_SetConfig+0x104>
 8004684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	4b73      	ldr	r3, [pc, #460]	@ (8004858 <UART_SetConfig+0x294>)
 800468a:	429a      	cmp	r2, r3
 800468c:	d102      	bne.n	8004694 <UART_SetConfig+0xd0>
 800468e:	2304      	movs	r3, #4
 8004690:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004692:	e019      	b.n	80046c8 <UART_SetConfig+0x104>
 8004694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	4b70      	ldr	r3, [pc, #448]	@ (800485c <UART_SetConfig+0x298>)
 800469a:	429a      	cmp	r2, r3
 800469c:	d102      	bne.n	80046a4 <UART_SetConfig+0xe0>
 800469e:	2308      	movs	r3, #8
 80046a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046a2:	e011      	b.n	80046c8 <UART_SetConfig+0x104>
 80046a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	4b6d      	ldr	r3, [pc, #436]	@ (8004860 <UART_SetConfig+0x29c>)
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d102      	bne.n	80046b4 <UART_SetConfig+0xf0>
 80046ae:	2310      	movs	r3, #16
 80046b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046b2:	e009      	b.n	80046c8 <UART_SetConfig+0x104>
 80046b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	4b63      	ldr	r3, [pc, #396]	@ (8004848 <UART_SetConfig+0x284>)
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d102      	bne.n	80046c4 <UART_SetConfig+0x100>
 80046be:	2320      	movs	r3, #32
 80046c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046c2:	e001      	b.n	80046c8 <UART_SetConfig+0x104>
 80046c4:	2300      	movs	r3, #0
 80046c6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80046c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	4b5e      	ldr	r3, [pc, #376]	@ (8004848 <UART_SetConfig+0x284>)
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d004      	beq.n	80046dc <UART_SetConfig+0x118>
 80046d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	4b5e      	ldr	r3, [pc, #376]	@ (8004850 <UART_SetConfig+0x28c>)
 80046d8:	429a      	cmp	r2, r3
 80046da:	d172      	bne.n	80047c2 <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80046dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046de:	2200      	movs	r2, #0
 80046e0:	623b      	str	r3, [r7, #32]
 80046e2:	627a      	str	r2, [r7, #36]	@ 0x24
 80046e4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80046e8:	f7fe fdd0 	bl	800328c <HAL_RCCEx_GetPeriphCLKFreq>
 80046ec:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 80046ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f000 80e7 	beq.w	80048c4 <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80046f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fa:	4a5a      	ldr	r2, [pc, #360]	@ (8004864 <UART_SetConfig+0x2a0>)
 80046fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004700:	461a      	mov	r2, r3
 8004702:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004704:	fbb3 f3f2 	udiv	r3, r3, r2
 8004708:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800470a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800470c:	685a      	ldr	r2, [r3, #4]
 800470e:	4613      	mov	r3, r2
 8004710:	005b      	lsls	r3, r3, #1
 8004712:	4413      	add	r3, r2
 8004714:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004716:	429a      	cmp	r2, r3
 8004718:	d305      	bcc.n	8004726 <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800471a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004720:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004722:	429a      	cmp	r2, r3
 8004724:	d903      	bls.n	800472e <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800472c:	e048      	b.n	80047c0 <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800472e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004730:	2200      	movs	r2, #0
 8004732:	61bb      	str	r3, [r7, #24]
 8004734:	61fa      	str	r2, [r7, #28]
 8004736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800473a:	4a4a      	ldr	r2, [pc, #296]	@ (8004864 <UART_SetConfig+0x2a0>)
 800473c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004740:	b29b      	uxth	r3, r3
 8004742:	2200      	movs	r2, #0
 8004744:	613b      	str	r3, [r7, #16]
 8004746:	617a      	str	r2, [r7, #20]
 8004748:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800474c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004750:	f7fb fd92 	bl	8000278 <__aeabi_uldivmod>
 8004754:	4602      	mov	r2, r0
 8004756:	460b      	mov	r3, r1
 8004758:	4610      	mov	r0, r2
 800475a:	4619      	mov	r1, r3
 800475c:	f04f 0200 	mov.w	r2, #0
 8004760:	f04f 0300 	mov.w	r3, #0
 8004764:	020b      	lsls	r3, r1, #8
 8004766:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800476a:	0202      	lsls	r2, r0, #8
 800476c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800476e:	6849      	ldr	r1, [r1, #4]
 8004770:	0849      	lsrs	r1, r1, #1
 8004772:	2000      	movs	r0, #0
 8004774:	460c      	mov	r4, r1
 8004776:	4605      	mov	r5, r0
 8004778:	eb12 0804 	adds.w	r8, r2, r4
 800477c:	eb43 0905 	adc.w	r9, r3, r5
 8004780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	60bb      	str	r3, [r7, #8]
 8004788:	60fa      	str	r2, [r7, #12]
 800478a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800478e:	4640      	mov	r0, r8
 8004790:	4649      	mov	r1, r9
 8004792:	f7fb fd71 	bl	8000278 <__aeabi_uldivmod>
 8004796:	4602      	mov	r2, r0
 8004798:	460b      	mov	r3, r1
 800479a:	4613      	mov	r3, r2
 800479c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800479e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047a4:	d308      	bcc.n	80047b8 <UART_SetConfig+0x1f4>
 80047a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047ac:	d204      	bcs.n	80047b8 <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 80047ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80047b4:	60da      	str	r2, [r3, #12]
 80047b6:	e003      	b.n	80047c0 <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 80047be:	e081      	b.n	80048c4 <UART_SetConfig+0x300>
 80047c0:	e080      	b.n	80048c4 <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047c4:	69db      	ldr	r3, [r3, #28]
 80047c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047ca:	d14d      	bne.n	8004868 <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80047cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047ce:	2200      	movs	r2, #0
 80047d0:	603b      	str	r3, [r7, #0]
 80047d2:	607a      	str	r2, [r7, #4]
 80047d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80047d8:	f7fe fd58 	bl	800328c <HAL_RCCEx_GetPeriphCLKFreq>
 80047dc:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80047de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d06f      	beq.n	80048c4 <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e8:	4a1e      	ldr	r2, [pc, #120]	@ (8004864 <UART_SetConfig+0x2a0>)
 80047ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047ee:	461a      	mov	r2, r3
 80047f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80047f6:	005a      	lsls	r2, r3, #1
 80047f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	085b      	lsrs	r3, r3, #1
 80047fe:	441a      	add	r2, r3
 8004800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	fbb2 f3f3 	udiv	r3, r2, r3
 8004808:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800480a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800480c:	2b0f      	cmp	r3, #15
 800480e:	d916      	bls.n	800483e <UART_SetConfig+0x27a>
 8004810:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004812:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004816:	d212      	bcs.n	800483e <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800481a:	b29b      	uxth	r3, r3
 800481c:	f023 030f 	bic.w	r3, r3, #15
 8004820:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004822:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004824:	085b      	lsrs	r3, r3, #1
 8004826:	b29b      	uxth	r3, r3
 8004828:	f003 0307 	and.w	r3, r3, #7
 800482c:	b29a      	uxth	r2, r3
 800482e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004830:	4313      	orrs	r3, r2
 8004832:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8004834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800483a:	60da      	str	r2, [r3, #12]
 800483c:	e042      	b.n	80048c4 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8004844:	e03e      	b.n	80048c4 <UART_SetConfig+0x300>
 8004846:	bf00      	nop
 8004848:	46002400 	.word	0x46002400
 800484c:	cfff69f3 	.word	0xcfff69f3
 8004850:	56002400 	.word	0x56002400
 8004854:	40013800 	.word	0x40013800
 8004858:	40004800 	.word	0x40004800
 800485c:	40004c00 	.word	0x40004c00
 8004860:	40005000 	.word	0x40005000
 8004864:	080051c4 	.word	0x080051c4
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8004868:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800486a:	2200      	movs	r2, #0
 800486c:	469a      	mov	sl, r3
 800486e:	4693      	mov	fp, r2
 8004870:	4650      	mov	r0, sl
 8004872:	4659      	mov	r1, fp
 8004874:	f7fe fd0a 	bl	800328c <HAL_RCCEx_GetPeriphCLKFreq>
 8004878:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800487a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800487c:	2b00      	cmp	r3, #0
 800487e:	d021      	beq.n	80048c4 <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004884:	4a1a      	ldr	r2, [pc, #104]	@ (80048f0 <UART_SetConfig+0x32c>)
 8004886:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800488a:	461a      	mov	r2, r3
 800488c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800488e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	085b      	lsrs	r3, r3, #1
 8004898:	441a      	add	r2, r3
 800489a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048a6:	2b0f      	cmp	r3, #15
 80048a8:	d909      	bls.n	80048be <UART_SetConfig+0x2fa>
 80048aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048b0:	d205      	bcs.n	80048be <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80048b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	60da      	str	r2, [r3, #12]
 80048bc:	e002      	b.n	80048c4 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80048c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048c6:	2201      	movs	r2, #1
 80048c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80048cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048ce:	2201      	movs	r2, #1
 80048d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80048d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048d6:	2200      	movs	r2, #0
 80048d8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80048da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048dc:	2200      	movs	r2, #0
 80048de:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80048e0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3750      	adds	r7, #80	@ 0x50
 80048e8:	46bd      	mov	sp, r7
 80048ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048ee:	bf00      	nop
 80048f0:	080051c4 	.word	0x080051c4

080048f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004900:	f003 0308 	and.w	r3, r3, #8
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00a      	beq.n	800491e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004922:	f003 0301 	and.w	r3, r3, #1
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00a      	beq.n	8004940 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	430a      	orrs	r2, r1
 800493e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004944:	f003 0302 	and.w	r3, r3, #2
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00a      	beq.n	8004962 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	430a      	orrs	r2, r1
 8004960:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004966:	f003 0304 	and.w	r3, r3, #4
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00a      	beq.n	8004984 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004988:	f003 0310 	and.w	r3, r3, #16
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00a      	beq.n	80049a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	430a      	orrs	r2, r1
 80049a4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049aa:	f003 0320 	and.w	r3, r3, #32
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00a      	beq.n	80049c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	430a      	orrs	r2, r1
 80049c6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d01a      	beq.n	8004a0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049f2:	d10a      	bne.n	8004a0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	430a      	orrs	r2, r1
 8004a08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d00a      	beq.n	8004a2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	605a      	str	r2, [r3, #4]
  }
}
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b098      	sub	sp, #96	@ 0x60
 8004a3c:	af02      	add	r7, sp, #8
 8004a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a48:	f7fc f828 	bl	8000a9c <HAL_GetTick>
 8004a4c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0308 	and.w	r3, r3, #8
 8004a58:	2b08      	cmp	r3, #8
 8004a5a:	d12f      	bne.n	8004abc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a60:	9300      	str	r3, [sp, #0]
 8004a62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a64:	2200      	movs	r2, #0
 8004a66:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f88e 	bl	8004b8c <UART_WaitOnFlagUntilTimeout>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d022      	beq.n	8004abc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a7e:	e853 3f00 	ldrex	r3, [r3]
 8004a82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	461a      	mov	r2, r3
 8004a92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a94:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a96:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a9c:	e841 2300 	strex	r3, r2, [r1]
 8004aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d1e6      	bne.n	8004a76 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2220      	movs	r2, #32
 8004aac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e063      	b.n	8004b84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0304 	and.w	r3, r3, #4
 8004ac6:	2b04      	cmp	r3, #4
 8004ac8:	d149      	bne.n	8004b5e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004aca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004ace:	9300      	str	r3, [sp, #0]
 8004ad0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 f857 	bl	8004b8c <UART_WaitOnFlagUntilTimeout>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d03c      	beq.n	8004b5e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aec:	e853 3f00 	ldrex	r3, [r3]
 8004af0:	623b      	str	r3, [r7, #32]
   return(result);
 8004af2:	6a3b      	ldr	r3, [r7, #32]
 8004af4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004af8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	461a      	mov	r2, r3
 8004b00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b02:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b04:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b0a:	e841 2300 	strex	r3, r2, [r1]
 8004b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d1e6      	bne.n	8004ae4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	3308      	adds	r3, #8
 8004b1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	e853 3f00 	ldrex	r3, [r3]
 8004b24:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	f023 0301 	bic.w	r3, r3, #1
 8004b2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	3308      	adds	r3, #8
 8004b34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b36:	61fa      	str	r2, [r7, #28]
 8004b38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b3a:	69b9      	ldr	r1, [r7, #24]
 8004b3c:	69fa      	ldr	r2, [r7, #28]
 8004b3e:	e841 2300 	strex	r3, r2, [r1]
 8004b42:	617b      	str	r3, [r7, #20]
   return(result);
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d1e5      	bne.n	8004b16 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2220      	movs	r2, #32
 8004b4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e012      	b.n	8004b84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2220      	movs	r2, #32
 8004b62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2220      	movs	r2, #32
 8004b6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3758      	adds	r7, #88	@ 0x58
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b084      	sub	sp, #16
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	603b      	str	r3, [r7, #0]
 8004b98:	4613      	mov	r3, r2
 8004b9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b9c:	e04f      	b.n	8004c3e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b9e:	69bb      	ldr	r3, [r7, #24]
 8004ba0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ba4:	d04b      	beq.n	8004c3e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ba6:	f7fb ff79 	bl	8000a9c <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	69ba      	ldr	r2, [r7, #24]
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d302      	bcc.n	8004bbc <UART_WaitOnFlagUntilTimeout+0x30>
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d101      	bne.n	8004bc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e04e      	b.n	8004c5e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0304 	and.w	r3, r3, #4
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d037      	beq.n	8004c3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	2b80      	cmp	r3, #128	@ 0x80
 8004bd2:	d034      	beq.n	8004c3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	2b40      	cmp	r3, #64	@ 0x40
 8004bd8:	d031      	beq.n	8004c3e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	69db      	ldr	r3, [r3, #28]
 8004be0:	f003 0308 	and.w	r3, r3, #8
 8004be4:	2b08      	cmp	r3, #8
 8004be6:	d110      	bne.n	8004c0a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2208      	movs	r2, #8
 8004bee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bf0:	68f8      	ldr	r0, [r7, #12]
 8004bf2:	f000 f838 	bl	8004c66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2208      	movs	r2, #8
 8004bfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e029      	b.n	8004c5e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	69db      	ldr	r3, [r3, #28]
 8004c10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c18:	d111      	bne.n	8004c3e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c24:	68f8      	ldr	r0, [r7, #12]
 8004c26:	f000 f81e 	bl	8004c66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2220      	movs	r2, #32
 8004c2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e00f      	b.n	8004c5e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	69da      	ldr	r2, [r3, #28]
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	4013      	ands	r3, r2
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	bf0c      	ite	eq
 8004c4e:	2301      	moveq	r3, #1
 8004c50:	2300      	movne	r3, #0
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	461a      	mov	r2, r3
 8004c56:	79fb      	ldrb	r3, [r7, #7]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d0a0      	beq.n	8004b9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3710      	adds	r7, #16
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c66:	b480      	push	{r7}
 8004c68:	b095      	sub	sp, #84	@ 0x54
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c76:	e853 3f00 	ldrex	r3, [r3]
 8004c7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	461a      	mov	r2, r3
 8004c8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c8e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c94:	e841 2300 	strex	r3, r2, [r1]
 8004c98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d1e6      	bne.n	8004c6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	3308      	adds	r3, #8
 8004ca6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca8:	6a3b      	ldr	r3, [r7, #32]
 8004caa:	e853 3f00 	ldrex	r3, [r3]
 8004cae:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cb6:	f023 0301 	bic.w	r3, r3, #1
 8004cba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	3308      	adds	r3, #8
 8004cc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ccc:	e841 2300 	strex	r3, r2, [r1]
 8004cd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d1e3      	bne.n	8004ca0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d118      	bne.n	8004d12 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	e853 3f00 	ldrex	r3, [r3]
 8004cec:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	f023 0310 	bic.w	r3, r3, #16
 8004cf4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cfe:	61bb      	str	r3, [r7, #24]
 8004d00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d02:	6979      	ldr	r1, [r7, #20]
 8004d04:	69ba      	ldr	r2, [r7, #24]
 8004d06:	e841 2300 	strex	r3, r2, [r1]
 8004d0a:	613b      	str	r3, [r7, #16]
   return(result);
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1e6      	bne.n	8004ce0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2220      	movs	r2, #32
 8004d16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004d26:	bf00      	nop
 8004d28:	3754      	adds	r7, #84	@ 0x54
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
	...

08004d34 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b086      	sub	sp, #24
 8004d38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d3a:	1d3b      	adds	r3, r7, #4
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	601a      	str	r2, [r3, #0]
 8004d40:	605a      	str	r2, [r3, #4]
 8004d42:	609a      	str	r2, [r3, #8]
 8004d44:	60da      	str	r2, [r3, #12]
 8004d46:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d48:	4b12      	ldr	r3, [pc, #72]	@ (8004d94 <MX_GPIO_Init+0x60>)
 8004d4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d4e:	4a11      	ldr	r2, [pc, #68]	@ (8004d94 <MX_GPIO_Init+0x60>)
 8004d50:	f043 0301 	orr.w	r3, r3, #1
 8004d54:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004d58:	4b0e      	ldr	r3, [pc, #56]	@ (8004d94 <MX_GPIO_Init+0x60>)
 8004d5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d5e:	f003 0301 	and.w	r3, r3, #1
 8004d62:	603b      	str	r3, [r7, #0]
 8004d64:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLINK_GPIO_Port, BLINK_Pin, GPIO_PIN_RESET);
 8004d66:	2200      	movs	r2, #0
 8004d68:	2101      	movs	r1, #1
 8004d6a:	480b      	ldr	r0, [pc, #44]	@ (8004d98 <MX_GPIO_Init+0x64>)
 8004d6c:	f7fc fa96 	bl	800129c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLINK_Pin */
  GPIO_InitStruct.Pin = BLINK_Pin;
 8004d70:	2301      	movs	r3, #1
 8004d72:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004d74:	2301      	movs	r3, #1
 8004d76:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BLINK_GPIO_Port, &GPIO_InitStruct);
 8004d80:	1d3b      	adds	r3, r7, #4
 8004d82:	4619      	mov	r1, r3
 8004d84:	4804      	ldr	r0, [pc, #16]	@ (8004d98 <MX_GPIO_Init+0x64>)
 8004d86:	f7fc f8b1 	bl	8000eec <HAL_GPIO_Init>

}
 8004d8a:	bf00      	nop
 8004d8c:	3718      	adds	r7, #24
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	46020c00 	.word	0x46020c00
 8004d98:	42020000 	.word	0x42020000

08004d9c <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8004da0:	2000      	movs	r0, #0
 8004da2:	f7fc faad 	bl	8001300 <HAL_ICACHE_ConfigAssociativityMode>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d001      	beq.n	8004db0 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8004dac:	f000 f8b9 	bl	8004f22 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8004db0:	f7fc fac6 	bl	8001340 <HAL_ICACHE_Enable>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8004dba:	f000 f8b2 	bl	8004f22 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8004dbe:	bf00      	nop
 8004dc0:	bd80      	pop	{r7, pc}
	...

08004dc4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8004dca:	f7fb fdad 	bl	8000928 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the System Power */
	SystemPower_Config();
 8004dce:	f000 f89c 	bl	8004f0a <SystemPower_Config>

	/* Configure the system clock */
	SystemClock_Config();
 8004dd2:	f000 f83d 	bl	8004e50 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8004dd6:	f7ff ffad 	bl	8004d34 <MX_GPIO_Init>
	MX_ICACHE_Init();
 8004dda:	f7ff ffdf 	bl	8004d9c <MX_ICACHE_Init>
	/* USER CODE BEGIN 2 */
	vid_init(&video, PAL, 720, 576, 64000, 4990);
 8004dde:	f241 337e 	movw	r3, #4990	@ 0x137e
 8004de2:	9301      	str	r3, [sp, #4]
 8004de4:	f44f 437a 	mov.w	r3, #64000	@ 0xfa00
 8004de8:	9300      	str	r3, [sp, #0]
 8004dea:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8004dee:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8004df2:	2100      	movs	r1, #0
 8004df4:	4813      	ldr	r0, [pc, #76]	@ (8004e44 <main+0x80>)
 8004df6:	f000 f923 	bl	8005040 <vid_init>
	/* USER CODE END 2 */

	/* Initialize led */
	BSP_LED_Init(LED_GREEN);
 8004dfa:	2000      	movs	r0, #0
 8004dfc:	f7fb fbfa 	bl	80005f4 <BSP_LED_Init>

	/* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8004e00:	2101      	movs	r1, #1
 8004e02:	2000      	movs	r0, #0
 8004e04:	f7fb fc32 	bl	800066c <BSP_PB_Init>

	/* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
	BspCOMInit.BaudRate = 115200;
 8004e08:	4b0f      	ldr	r3, [pc, #60]	@ (8004e48 <main+0x84>)
 8004e0a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004e0e:	601a      	str	r2, [r3, #0]
	BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8004e10:	4b0d      	ldr	r3, [pc, #52]	@ (8004e48 <main+0x84>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	605a      	str	r2, [r3, #4]
	BspCOMInit.StopBits = COM_STOPBITS_1;
 8004e16:	4b0c      	ldr	r3, [pc, #48]	@ (8004e48 <main+0x84>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	811a      	strh	r2, [r3, #8]
	BspCOMInit.Parity = COM_PARITY_NONE;
 8004e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e48 <main+0x84>)
 8004e1e:	2200      	movs	r2, #0
 8004e20:	815a      	strh	r2, [r3, #10]
	BspCOMInit.HwFlowCtl = COM_HWCONTROL_NONE;
 8004e22:	4b09      	ldr	r3, [pc, #36]	@ (8004e48 <main+0x84>)
 8004e24:	2200      	movs	r2, #0
 8004e26:	819a      	strh	r2, [r3, #12]
	if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE) {
 8004e28:	4907      	ldr	r1, [pc, #28]	@ (8004e48 <main+0x84>)
 8004e2a:	2000      	movs	r0, #0
 8004e2c:	f7fb fcb8 	bl	80007a0 <BSP_COM_Init>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d001      	beq.n	8004e3a <main+0x76>
		Error_Handler();
 8004e36:	f000 f874 	bl	8004f22 <Error_Handler>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		HAL_GPIO_TogglePin(BLINK_GPIO_Port, BLINK_Pin);
 8004e3a:	2101      	movs	r1, #1
 8004e3c:	4803      	ldr	r0, [pc, #12]	@ (8004e4c <main+0x88>)
 8004e3e:	f7fc fa45 	bl	80012cc <HAL_GPIO_TogglePin>
 8004e42:	e7fa      	b.n	8004e3a <main+0x76>
 8004e44:	200000f0 	.word	0x200000f0
 8004e48:	200000e0 	.word	0x200000e0
 8004e4c:	42020000 	.word	0x42020000

08004e50 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b09e      	sub	sp, #120	@ 0x78
 8004e54:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004e56:	f107 0318 	add.w	r3, r7, #24
 8004e5a:	2260      	movs	r2, #96	@ 0x60
 8004e5c:	2100      	movs	r1, #0
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f000 f935 	bl	80050ce <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004e64:	463b      	mov	r3, r7
 8004e66:	2200      	movs	r2, #0
 8004e68:	601a      	str	r2, [r3, #0]
 8004e6a:	605a      	str	r2, [r3, #4]
 8004e6c:	609a      	str	r2, [r3, #8]
 8004e6e:	60da      	str	r2, [r3, #12]
 8004e70:	611a      	str	r2, [r3, #16]
 8004e72:	615a      	str	r2, [r3, #20]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e74:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8004e78:	f7fc fa72 	bl	8001360 <HAL_PWREx_ControlVoltageScaling>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d001      	beq.n	8004e86 <SystemClock_Config+0x36>
			!= HAL_OK) {
		Error_Handler();
 8004e82:	f000 f84e 	bl	8004f22 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8004e86:	2310      	movs	r3, #16
 8004e88:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8004e8e:	2310      	movs	r3, #16
 8004e90:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8004e92:	2300      	movs	r3, #0
 8004e94:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004e96:	2302      	movs	r3, #2
 8004e98:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8004e9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004ea2:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLM = 3;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLN = 18;
 8004ea8:	2312      	movs	r3, #18
 8004eaa:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLP = 2;
 8004eac:	2302      	movs	r3, #2
 8004eae:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8004eb0:	2302      	movs	r3, #2
 8004eb2:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLR = 2;
 8004eb4:	2302      	movs	r3, #2
 8004eb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8004eb8:	230c      	movs	r3, #12
 8004eba:	673b      	str	r3, [r7, #112]	@ 0x70
	RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8004ebc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ec0:	677b      	str	r3, [r7, #116]	@ 0x74
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004ec2:	f107 0318 	add.w	r3, r7, #24
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f7fc fb26 	bl	8001518 <HAL_RCC_OscConfig>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d001      	beq.n	8004ed6 <SystemClock_Config+0x86>
		Error_Handler();
 8004ed2:	f000 f826 	bl	8004f22 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004ed6:	231f      	movs	r3, #31
 8004ed8:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004eda:	2303      	movs	r3, #3
 8004edc:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8004eea:	2300      	movs	r3, #0
 8004eec:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8004eee:	463b      	mov	r3, r7
 8004ef0:	2104      	movs	r1, #4
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7fd f9ec 	bl	80022d0 <HAL_RCC_ClockConfig>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d001      	beq.n	8004f02 <SystemClock_Config+0xb2>
		Error_Handler();
 8004efe:	f000 f810 	bl	8004f22 <Error_Handler>
	}
}
 8004f02:	bf00      	nop
 8004f04:	3778      	adds	r7, #120	@ 0x78
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <SystemPower_Config>:

/**
 * @brief Power Configuration
 * @retval None
 */
static void SystemPower_Config(void) {
 8004f0a:	b580      	push	{r7, lr}
 8004f0c:	af00      	add	r7, sp, #0

	/*
	 * Switch to SMPS regulator instead of LDO
	 */
	if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK) {
 8004f0e:	2002      	movs	r0, #2
 8004f10:	f7fc fab2 	bl	8001478 <HAL_PWREx_ConfigSupply>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <SystemPower_Config+0x14>
		Error_Handler();
 8004f1a:	f000 f802 	bl	8004f22 <Error_Handler>
	}
	/* USER CODE BEGIN PWR */
	/* USER CODE END PWR */
}
 8004f1e:	bf00      	nop
 8004f20:	bd80      	pop	{r7, pc}

08004f22 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8004f22:	b480      	push	{r7}
 8004f24:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004f26:	b672      	cpsid	i
}
 8004f28:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004f2a:	bf00      	nop
 8004f2c:	e7fd      	b.n	8004f2a <Error_Handler+0x8>
	...

08004f30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b083      	sub	sp, #12
 8004f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004f36:	4b0a      	ldr	r3, [pc, #40]	@ (8004f60 <HAL_MspInit+0x30>)
 8004f38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f3c:	4a08      	ldr	r2, [pc, #32]	@ (8004f60 <HAL_MspInit+0x30>)
 8004f3e:	f043 0304 	orr.w	r3, r3, #4
 8004f42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004f46:	4b06      	ldr	r3, [pc, #24]	@ (8004f60 <HAL_MspInit+0x30>)
 8004f48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f4c:	f003 0304 	and.w	r3, r3, #4
 8004f50:	607b      	str	r3, [r7, #4]
 8004f52:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f54:	bf00      	nop
 8004f56:	370c      	adds	r7, #12
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr
 8004f60:	46020c00 	.word	0x46020c00

08004f64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f64:	b480      	push	{r7}
 8004f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004f68:	bf00      	nop
 8004f6a:	e7fd      	b.n	8004f68 <NMI_Handler+0x4>

08004f6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f70:	bf00      	nop
 8004f72:	e7fd      	b.n	8004f70 <HardFault_Handler+0x4>

08004f74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f74:	b480      	push	{r7}
 8004f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f78:	bf00      	nop
 8004f7a:	e7fd      	b.n	8004f78 <MemManage_Handler+0x4>

08004f7c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f80:	bf00      	nop
 8004f82:	e7fd      	b.n	8004f80 <BusFault_Handler+0x4>

08004f84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f84:	b480      	push	{r7}
 8004f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f88:	bf00      	nop
 8004f8a:	e7fd      	b.n	8004f88 <UsageFault_Handler+0x4>

08004f8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f90:	bf00      	nop
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f9e:	bf00      	nop
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004fac:	bf00      	nop
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr

08004fb6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004fb6:	b580      	push	{r7, lr}
 8004fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004fba:	f7fb fd5b 	bl	8000a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004fbe:	bf00      	nop
 8004fc0:	bd80      	pop	{r7, pc}

08004fc2 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8004fc2:	b580      	push	{r7, lr}
 8004fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8004fc6:	2000      	movs	r0, #0
 8004fc8:	f7fb fbc8 	bl	800075c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8004fcc:	bf00      	nop
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004fd4:	4b18      	ldr	r3, [pc, #96]	@ (8005038 <SystemInit+0x68>)
 8004fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fda:	4a17      	ldr	r2, [pc, #92]	@ (8005038 <SystemInit+0x68>)
 8004fdc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004fe0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8004fe4:	4b15      	ldr	r3, [pc, #84]	@ (800503c <SystemInit+0x6c>)
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8004fea:	4b14      	ldr	r3, [pc, #80]	@ (800503c <SystemInit+0x6c>)
 8004fec:	2200      	movs	r2, #0
 8004fee:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8004ff0:	4b12      	ldr	r3, [pc, #72]	@ (800503c <SystemInit+0x6c>)
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8004ff6:	4b11      	ldr	r3, [pc, #68]	@ (800503c <SystemInit+0x6c>)
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8004ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800503c <SystemInit+0x6c>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a0e      	ldr	r2, [pc, #56]	@ (800503c <SystemInit+0x6c>)
 8005002:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8005006:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 800500a:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 800500c:	4b0b      	ldr	r3, [pc, #44]	@ (800503c <SystemInit+0x6c>)
 800500e:	2200      	movs	r2, #0
 8005010:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8005012:	4b0a      	ldr	r3, [pc, #40]	@ (800503c <SystemInit+0x6c>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a09      	ldr	r2, [pc, #36]	@ (800503c <SystemInit+0x6c>)
 8005018:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800501c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800501e:	4b07      	ldr	r3, [pc, #28]	@ (800503c <SystemInit+0x6c>)
 8005020:	2200      	movs	r2, #0
 8005022:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005024:	4b04      	ldr	r3, [pc, #16]	@ (8005038 <SystemInit+0x68>)
 8005026:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800502a:	609a      	str	r2, [r3, #8]
  #endif
}
 800502c:	bf00      	nop
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr
 8005036:	bf00      	nop
 8005038:	e000ed00 	.word	0xe000ed00
 800503c:	46020c00 	.word	0x46020c00

08005040 <vid_init>:
 */

#include "vid.h"

void vid_init(vid_flow_t *vid, vid_system_t system, uint32_t columns,
		uint32_t lines, uint32_t vsyncPeriod, uint32_t vsyncPulseWidth) {
 8005040:	b480      	push	{r7}
 8005042:	b085      	sub	sp, #20
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	607a      	str	r2, [r7, #4]
 800504a:	603b      	str	r3, [r7, #0]
 800504c:	460b      	mov	r3, r1
 800504e:	72fb      	strb	r3, [r7, #11]

	vid->columns = columns;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	605a      	str	r2, [r3, #4]
	vid->lines = lines;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	683a      	ldr	r2, [r7, #0]
 800505a:	609a      	str	r2, [r3, #8]
	vid->system = system;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	7afa      	ldrb	r2, [r7, #11]
 8005060:	701a      	strb	r2, [r3, #0]
	vid->vsyncPeriod = vsyncPeriod;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	69ba      	ldr	r2, [r7, #24]
 8005066:	60da      	str	r2, [r3, #12]
	vid->vsyncPulseWidth = vsyncPulseWidth;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	69fa      	ldr	r2, [r7, #28]
 800506c:	611a      	str	r2, [r3, #16]

}
 800506e:	bf00      	nop
 8005070:	3714      	adds	r7, #20
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
	...

0800507c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800507c:	480d      	ldr	r0, [pc, #52]	@ (80050b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800507e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005080:	f7ff ffa6 	bl	8004fd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005084:	480c      	ldr	r0, [pc, #48]	@ (80050b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8005086:	490d      	ldr	r1, [pc, #52]	@ (80050bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8005088:	4a0d      	ldr	r2, [pc, #52]	@ (80050c0 <LoopForever+0xe>)
  movs r3, #0
 800508a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800508c:	e002      	b.n	8005094 <LoopCopyDataInit>

0800508e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800508e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005090:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005092:	3304      	adds	r3, #4

08005094 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005094:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005096:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005098:	d3f9      	bcc.n	800508e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800509a:	4a0a      	ldr	r2, [pc, #40]	@ (80050c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800509c:	4c0a      	ldr	r4, [pc, #40]	@ (80050c8 <LoopForever+0x16>)
  movs r3, #0
 800509e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80050a0:	e001      	b.n	80050a6 <LoopFillZerobss>

080050a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80050a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80050a4:	3204      	adds	r2, #4

080050a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80050a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80050a8:	d3fb      	bcc.n	80050a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80050aa:	f000 f819 	bl	80050e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80050ae:	f7ff fe89 	bl	8004dc4 <main>

080050b2 <LoopForever>:

LoopForever:
    b LoopForever
 80050b2:	e7fe      	b.n	80050b2 <LoopForever>
  ldr   r0, =_estack
 80050b4:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80050b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80050bc:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 80050c0:	08005244 	.word	0x08005244
  ldr r2, =_sbss
 80050c4:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 80050c8:	20000104 	.word	0x20000104

080050cc <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80050cc:	e7fe      	b.n	80050cc <ADC1_IRQHandler>

080050ce <memset>:
 80050ce:	4402      	add	r2, r0
 80050d0:	4603      	mov	r3, r0
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d100      	bne.n	80050d8 <memset+0xa>
 80050d6:	4770      	bx	lr
 80050d8:	f803 1b01 	strb.w	r1, [r3], #1
 80050dc:	e7f9      	b.n	80050d2 <memset+0x4>
	...

080050e0 <__libc_init_array>:
 80050e0:	b570      	push	{r4, r5, r6, lr}
 80050e2:	4d0d      	ldr	r5, [pc, #52]	@ (8005118 <__libc_init_array+0x38>)
 80050e4:	2600      	movs	r6, #0
 80050e6:	4c0d      	ldr	r4, [pc, #52]	@ (800511c <__libc_init_array+0x3c>)
 80050e8:	1b64      	subs	r4, r4, r5
 80050ea:	10a4      	asrs	r4, r4, #2
 80050ec:	42a6      	cmp	r6, r4
 80050ee:	d109      	bne.n	8005104 <__libc_init_array+0x24>
 80050f0:	4d0b      	ldr	r5, [pc, #44]	@ (8005120 <__libc_init_array+0x40>)
 80050f2:	2600      	movs	r6, #0
 80050f4:	4c0b      	ldr	r4, [pc, #44]	@ (8005124 <__libc_init_array+0x44>)
 80050f6:	f000 f817 	bl	8005128 <_init>
 80050fa:	1b64      	subs	r4, r4, r5
 80050fc:	10a4      	asrs	r4, r4, #2
 80050fe:	42a6      	cmp	r6, r4
 8005100:	d105      	bne.n	800510e <__libc_init_array+0x2e>
 8005102:	bd70      	pop	{r4, r5, r6, pc}
 8005104:	f855 3b04 	ldr.w	r3, [r5], #4
 8005108:	3601      	adds	r6, #1
 800510a:	4798      	blx	r3
 800510c:	e7ee      	b.n	80050ec <__libc_init_array+0xc>
 800510e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005112:	3601      	adds	r6, #1
 8005114:	4798      	blx	r3
 8005116:	e7f2      	b.n	80050fe <__libc_init_array+0x1e>
 8005118:	0800523c 	.word	0x0800523c
 800511c:	0800523c 	.word	0x0800523c
 8005120:	0800523c 	.word	0x0800523c
 8005124:	08005240 	.word	0x08005240

08005128 <_init>:
 8005128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800512a:	bf00      	nop
 800512c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800512e:	bc08      	pop	{r3}
 8005130:	469e      	mov	lr, r3
 8005132:	4770      	bx	lr

08005134 <_fini>:
 8005134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005136:	bf00      	nop
 8005138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800513a:	bc08      	pop	{r3}
 800513c:	469e      	mov	lr, r3
 800513e:	4770      	bx	lr
