#ifndef __M4U_PRIV_H__
#define __M4U_PRIV_H__
#include <linux/ioctl.h>
#include <linux/fs.h>


#define M4U_PAGE_SIZE    0x1000	/* 4KB */

#define M4U_CLIENT_MODULE_NUM        M4U_CLNTMOD_MAX
#define TOTAL_MVA_RANGE      0x40000000	/* total virtual address range: 1GB */


#define PT_TOTAL_ENTRY_NUM    (1*1024*1024)	/* (TOTAL_MVA_RANGE/DEFAULT_PAGE_SIZE)              //total page table entries */


#define M4U_GET_PTE_OFST_TO_PT_SA(MVA)    (((MVA) >> 12) << 2)
#define M4U_PTE_MAX (M4U_GET_PTE_OFST_TO_PT_SA(TOTAL_MVA_RANGE-1))


/* ========================== */
/* hw related */
/* ========================= */
/* m4u global */
#define NORMAL_M4U_NUMBER 2
#define TOTAL_M4U_NUM         2
#define M4U_REG_SIZE        0x5e0
#define M4U_PORT_NR         54

/* SMI related */
#define SMI_LARB_NR         5
#define SMI_PORT_NR         57

/* tlb related */
#define M4U_MAIN_TLB_NR   48
#define M4U_PRE_TLB_NR    48

/* wrap range related */
#define M4U_WRAP_NR       4
#define TOTAL_WRAP_NUM    ((M4U_WRAP_NR)*(TOTAL_M4U_NUM))

/* IRQ related */
#define MT6589_MMU0_IRQ_ID          (105+32)
#define MT6589_MMU1_IRQ_ID          (106+32)
#define MT6589_MMU_L2_IRQ_ID        (107+32)
#define MT6589_MMU_L2_SEC_IRQ_ID    (108+32)

/* seq range related */
#define M4U_SEQ_NR          16
#define SEQ_RANGE_NUM       M4U_SEQ_NR
#define TOTAL_RANGE_NUM       (M4U_SEQ_NR)*TOTAL_M4U_NUM
#define M4U_SEQ_ALIGN_MSK   (0x40000-1)
#define M4U_SEQ_ALIGN_SIZE  0x40000



/* enlarge all MDP engine's limit to 200MB, because in some pattern, like jpeg decode */
/* the size maybe 9054*3072*RGB8888=117MB, maybe even bigger */
#define    M4U_CLNTMOD_SZ_VENC        (200*0x00100000)
#define    M4U_CLNTMOD_SZ_VDEC        (300*0x00100000)
#define    M4U_CLNTMOD_SZ_ROT         (200*0x00100000)
#define    M4U_CLNTMOD_SZ_OVL         (400*0x00100000)
#define    M4U_CLNTMOD_SZ_WDMA        (200*0x00100000)
#define    M4U_CLNTMOD_SZ_RDMA        (200*0x00100000)
#define    M4U_CLNTMOD_SZ_CMDQ        (200*0x00100000)
#define    M4U_CLNTMOD_SZ_DBI         (200*0x00100000)
#define    M4U_CLNTMOD_SZ_G2D         (200*0x00100000)
#define    M4U_CLNTMOD_SZ_JPGDEC      (200*0x00100000)
#define    M4U_CLNTMOD_SZ_JPGENC      (200*0x00100000)
#define    M4U_CLNTMOD_SZ_VIP         (200*0x00100000)
#define    M4U_CLNTMOD_SZ_DISP        (200*0x00100000)
#define    M4U_CLNTMOD_SZ_VID         (200*0x00100000)
#define    M4U_CLNTMOD_SZ_GDMA        (200*0x00100000)
#define    M4U_CLNTMOD_SZ_IMG         (350*0x00100000)
#define    M4U_CLNTMOD_SZ_LSCI        (200*0x00100000)
#define    M4U_CLNTMOD_SZ_FLKI        (200*0x00100000)
#define    M4U_CLNTMOD_SZ_LCEI        (200*0x00100000)
#define    M4U_CLNTMOD_SZ_LCSO        (200*0x00100000)
#define    M4U_CLNTMOD_SZ_ESFKO       (200*0x00100000)
#define    M4U_CLNTMOD_SZ_AAO         (200*0x00100000)
#define    M4U_CLNTMOD_SZ_AUDIO       (200*0x00100000)
#define    M4U_CLNTMOD_SZ_LCDC_UI     (200*0x00100000)
#define    M4U_CLNTMOD_SZ_RESERVED    (200*0x00100000)

typedef enum {
	M4U_ID_0 = 0,
	M4U_ID_1,
	M4U_ID_ALL
} M4U_ID_ENUM;

typedef struct _M4U_RANGE_DES	/* sequential entry range */
{
	unsigned int Enabled;
	M4U_MODULE_ID_ENUM eModuleID;
	unsigned int MVAStart;
	unsigned int MVAEnd;
	unsigned int entryCount;
} M4U_RANGE_DES_T;

typedef struct _M4U_WRAP_DES {
	unsigned int Enabled;
	M4U_MODULE_ID_ENUM eModuleID;
	M4U_PORT_ID_ENUM ePortID;
	unsigned int MVAStart;
	unsigned int MVAEnd;
} M4U_WRAP_DES_T;

typedef enum {
	M4U_DMA_READ_WRITE = 0,
	M4U_DMA_READ = 1,
	M4U_DMA_WRITE = 2,
	M4U_DMA_NONE_OP = 3,

} M4U_DMA_DIR_ENUM;


/* module related:  alloc/dealloc MVA buffer */
typedef struct _M4U_MOUDLE {
	/* MVA alloc / dealloc */
	M4U_MODULE_ID_ENUM eModuleID;	/* module ID used inside M4U driver, defined in M4U_PORT_MODULE_ID_ENUM */
	unsigned int BufAddr;	/* buffer virtual address */
	unsigned int BufSize;	/* buffer size in byte */

	/* TLB range invalidate or set uni-upadte range */
	unsigned int MVAStart;	/* MVA start address */
	unsigned int MVAEnd;	/* MVA end address */
	M4U_RANGE_PRIORITY_ENUM ePriority;	/* range priority, 0:high, 1:normal */
	unsigned int entryCount;

	/* manually insert page entry */
	unsigned int EntryMVA;	/* manual insert entry MVA */
	unsigned int Lock;	/* manual insert lock or not */
	int security;
	int cache_coherent;
} M4U_MOUDLE_STRUCT;


typedef struct _M4U_CACHE {
	/* MVA alloc / dealloc */
	M4U_MODULE_ID_ENUM eModuleID;	/* module ID used inside M4U driver, defined in M4U_MODULE_ID_ENUM */
	M4U_CACHE_SYNC_ENUM eCacheSync;
	unsigned int BufAddr;	/* buffer virtual address */
	unsigned int BufSize;	/* buffer size in byte */
} M4U_CACHE_STRUCT;

typedef struct _M4U_PERF_COUNT {
	unsigned int transaction_cnt;
	unsigned int main_tlb_miss_cnt;
	unsigned int pfh_tlb_miss_cnt;
	unsigned int pfh_cnt;
} M4U_PERF_COUNT;

/* IOCTL commnad */
#define MTK_M4U_MAGICNO 'g'
#define MTK_M4U_T_POWER_ON            _IOW(MTK_M4U_MAGICNO, 0, int)
#define MTK_M4U_T_POWER_OFF           _IOW(MTK_M4U_MAGICNO, 1, int)
#define MTK_M4U_T_DUMP_REG            _IOW(MTK_M4U_MAGICNO, 2, int)
#define MTK_M4U_T_DUMP_INFO           _IOW(MTK_M4U_MAGICNO, 3, int)
#define MTK_M4U_T_ALLOC_MVA           _IOWR(MTK_M4U_MAGICNO, 4, int)
#define MTK_M4U_T_DEALLOC_MVA         _IOW(MTK_M4U_MAGICNO, 5, int)
#define MTK_M4U_T_INSERT_TLB_RANGE    _IOW(MTK_M4U_MAGICNO, 6, int)
#define MTK_M4U_T_INVALID_TLB_RANGE   _IOW(MTK_M4U_MAGICNO, 7, int)
#define MTK_M4U_T_INVALID_TLB_ALL     _IOW(MTK_M4U_MAGICNO, 8, int)
#define MTK_M4U_T_MANUAL_INSERT_ENTRY _IOW(MTK_M4U_MAGICNO, 9, int)
#define MTK_M4U_T_CACHE_SYNC          _IOW(MTK_M4U_MAGICNO, 10, int)
#define MTK_M4U_T_CONFIG_PORT         _IOW(MTK_M4U_MAGICNO, 11, int)
#define MTK_M4U_T_CONFIG_ASSERT       _IOW(MTK_M4U_MAGICNO, 12, int)
#define MTK_M4U_T_INSERT_WRAP_RANGE   _IOW(MTK_M4U_MAGICNO, 13, int)
#define MTK_M4U_T_MONITOR_START       _IOW(MTK_M4U_MAGICNO, 14, int)
#define MTK_M4U_T_MONITOR_STOP        _IOW(MTK_M4U_MAGICNO, 15, int)
#define MTK_M4U_T_RESET_MVA_RELEASE_TLB  _IOW(MTK_M4U_MAGICNO, 16, int)
#define MTK_M4U_T_CONFIG_PORT_ROTATOR _IOW(MTK_M4U_MAGICNO, 17, int)
#define MTK_M4U_T_QUERY_MVA           _IOW(MTK_M4U_MAGICNO, 18, int)
#define MTK_M4U_T_M4UDrv_CONSTRUCT    _IOW(MTK_M4U_MAGICNO, 19, int)
#define MTK_M4U_T_M4UDrv_DECONSTRUCT  _IOW(MTK_M4U_MAGICNO, 20, int)
#define MTK_M4U_T_DUMP_PAGETABLE      _IOW(MTK_M4U_MAGICNO, 21, int)
#define MTK_M4U_T_REGISTER_BUFFER     _IOW(MTK_M4U_MAGICNO, 22, int)
#define MTK_M4U_T_CACHE_FLUSH_ALL     _IOW(MTK_M4U_MAGICNO, 23, int)



#endif
