
723_Frequency_Relay.elf:     file format elf32-littlenios2
723_Frequency_Relay.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00018b68 memsz 0x00018b68 flags r-x
    LOAD off    0x0001a000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001a000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00002598 memsz 0x0007f930 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001a000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00018934  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000006f8  08000000  08000000  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001ea0  080006f8  080006f8  0001a6f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d43d  08002598  08002598  0001c598  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  00018b88  00018b88  0001c598  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001c598  2**0
                  CONTENTS
  8 .sdram        00000000  0807f930  0807f930  0001c598  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001c598  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000010d8  00000000  00000000  0001c5c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002bbe3  00000000  00000000  0001d698  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000aecd  00000000  00000000  0004927b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ecdf  00000000  00000000  00054148  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003e9c  00000000  00000000  00062e28  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005ca2  00000000  00000000  00066cc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00017868  00000000  00000000  0006c966  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  000841d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001880  00000000  00000000  00084220  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0008b279  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  0008b27c  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  0008b281  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0008b282  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0008b283  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0008b287  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0008b28b  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  0008b28f  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  0008b298  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  0008b2a1  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  0008b2aa  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000031  00000000  00000000  0008b2af  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000adc75  00000000  00000000  0008b2e0  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
080006f8 l    d  .rwdata	00000000 .rwdata
08002598 l    d  .bss	00000000 .bss
00018b88 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807f930 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 H:/Documents/GitHub/723-FrequencyRelay/niosProject/software/723_Frequency_Relay_bsp//obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
0800263c l     O .bss	00000028 pxReadyCoRoutineLists
08002664 l     O .bss	00000014 xDelayedCoRoutineList1
08002678 l     O .bss	00000014 xDelayedCoRoutineList2
08002598 l     O .bss	00000004 pxDelayedCoRoutineList
0800259c l     O .bss	00000004 pxOverflowDelayedCoRoutineList
0800268c l     O .bss	00000014 xPendingReadyCoRoutineList
080025a4 l     O .bss	00000004 uxTopCoRoutineReadyPriority
080025a8 l     O .bss	00000004 xCoRoutineTickCount
080025ac l     O .bss	00000004 xLastTickCount
080025b0 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
080026a0 l     O .bss	0007d000 xHeap
08002538 l     O .rwdata	00000002 heapSTRUCT_SIZE
0800253c l     O .rwdata	00000004 xTotalHeapSize
080025b4 l     O .bss	00000008 xStart
080025bc l     O .bss	00000004 pxEnd
08002540 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f6a0 l     O .bss	000000f0 pxReadyTasksLists
0807f790 l     O .bss	00000014 xDelayedTaskList1
0807f7a4 l     O .bss	00000014 xDelayedTaskList2
080025c4 l     O .bss	00000004 pxDelayedTaskList
080025c8 l     O .bss	00000004 pxOverflowDelayedTaskList
0807f7b8 l     O .bss	00000014 xPendingReadyList
0807f7cc l     O .bss	00000014 xTasksWaitingTermination
080025cc l     O .bss	00000004 uxTasksDeleted
080025d0 l     O .bss	00000004 uxCurrentNumberOfTasks
080025d4 l     O .bss	00000004 xTickCount
080025d8 l     O .bss	00000004 uxTopReadyPriority
080025dc l     O .bss	00000004 xSchedulerRunning
080025e0 l     O .bss	00000004 uxPendedTicks
080025e4 l     O .bss	00000004 xYieldPending
080025e8 l     O .bss	00000004 xNumOfOverflows
080025ec l     O .bss	00000004 uxTaskNumber
08002544 l     O .rwdata	00000004 xNextTaskUnblockTime
080025f0 l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2845
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807f7e0 l     O .bss	00000014 xActiveTimerList1
0807f7f4 l     O .bss	00000014 xActiveTimerList2
080025f4 l     O .bss	00000004 pxCurrentTimerList
080025f8 l     O .bss	00000004 pxOverflowTimerList
080025fc l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
08002600 l     O .bss	00000004 xLastTime.2766
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 frequency_analyser.c
00000000 l    df *ABS*	00000000 main.c
00005320 l     F .text	00000058 prvFirstRegTestTask
00005378 l     F .text	0000002c prvSecondRegTestTask
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800020a l     O .rodata	00000010 zeroes.4404
00008624 l     F .text	000000bc __sbprintf
0800021a l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
00008834 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000a364 l     F .text	00000008 __fp_unlock
0000a378 l     F .text	0000019c __sinit.part.1
0000a514 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
080006f8 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000b3c l     O .rwdata	00000020 lc_ctype_charset
08000b1c l     O .rwdata	00000020 lc_message_charset
08000b5c l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
0800024c l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
0000d6a0 l     F .text	000000fc __sprint_r.part.0
08000380 l     O .rodata	00000010 blanks.4348
08000370 l     O .rodata	00000010 zeroes.4349
0000ec2c l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
00011d40 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00011e4c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00011e78 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00011f64 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00012044 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00012218 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
0800257c l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00012464 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00012598 l     F .text	00000034 alt_dev_reg
08001144 l     O .rwdata	000000dc flash_controller
08001220 l     O .rwdata	00001060 jtag_uart
08002280 l     O .rwdata	00000120 character_lcd
080023a0 l     O .rwdata	000000c4 uart
08002464 l     O .rwdata	00000038 ps2
0800249c l     O .rwdata	00000048 video_character_buffer_with_dma
080024e4 l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00012958 l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
000137a8 l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00014850 l     F .text	00000210 altera_avalon_jtag_uart_irq
00014a60 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002580 l     O .rwdata	00000004 colstart
00015098 l     F .text	000000b8 lcd_write_command
00015150 l     F .text	000000d8 lcd_write_data
00015228 l     F .text	000000d0 lcd_clear_screen
000152f8 l     F .text	000001f0 lcd_repaint_screen
000154e8 l     F .text	000000cc lcd_scroll_up
000155b4 l     F .text	000002ac lcd_handle_escape
00015d34 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00015f70 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00016214 l     F .text	000000a0 altera_avalon_uart_irq
000162b4 l     F .text	000000e4 altera_avalon_uart_rxirq
00016398 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00016534 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0001674c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00017468 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00017754 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00017894 l     F .text	0000003c alt_get_errno
000178d0 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00018074 l     F .text	000000cc alt_write_word_amd
00017f58 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
0001834c l     F .text	0000017c alt_unlock_block_intel
000184c8 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
08000577 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0000cce4 g     F .text	00000074 _mprec_log10
0000cdd0 g     F .text	0000008c __any_on
0000f1c8 g     F .text	00000054 _isatty_r
08000258 g     O .rodata	00000028 __mprec_tinytens
00012154 g     F .text	0000007c alt_main
000062a4 g     F .text	000000c0 _puts_r
0001326c g     F .text	00000040 alt_read_query_entry_32bit
00016b80 g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807f830 g     O .bss	00000100 alt_irq
0000f21c g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
00012a1c g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
00010978 g     F .text	00000088 .hidden __eqdf2
0807f930 g       *ABS*	00000000 __alt_heap_start
00004874 g     F .text	000000ac xTimerCreate
00006268 g     F .text	0000003c printf
0000f434 g     F .text	0000009c _wcrtomb_r
0000d560 g     F .text	0000005c __sseek
0000a6b4 g     F .text	00000010 __sinit
0001716c g     F .text	000000fc alt_up_char_buffer_string
0000f2dc g     F .text	00000140 __swbuf_r
00016998 g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
0000b17c g     F .text	0000007c _setlocale_r
0000a51c g     F .text	00000068 __sfmoreglue
000121f4 g     F .text	00000024 __malloc_unlock
00016d20 g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
000170a0 g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000bd04 g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
000040a8 g     F .text	00000054 vTaskEnterCritical
0000a69c g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
0000be60 g     F .text	000000a8 _Balloc
00010a00 g     F .text	000000dc .hidden __gtdf2
00013404 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
00005104 g     F .text	000000a4 Frequency_Analyser_ISR
080025c0 g     O .bss	00000004 pxCurrentTCB
0000f16c g     F .text	0000005c _fstat_r
00012f10 g     F .text	000002e0 alt_flash_program_block
08002620 g     O .bss	00000004 errno
0000d4dc g     F .text	00000008 __seofread
0800262c g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800a538 g       *ABS*	00000000 _gp
00017c8c g     F .text	00000030 usleep
00000ab4 g     F .text	0000019c xEventGroupWaitBits
08000fc4 g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00002f24 g     F .text	00000048 vTaskEndScheduler
00017608 g     F .text	00000090 alt_find_dev
00005fc8 g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
00017268 g     F .text	0000005c alt_up_char_buffer_clear
0000a36c g     F .text	0000000c _cleanup_r
00011c64 g     F .text	000000dc .hidden __floatsidf
00017818 g     F .text	0000007c alt_io_redirect
00010adc g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
00018b88 g       *ABS*	00000000 __DTOR_END__
00006364 g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
0000d3c0 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
0000cc40 g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
0000ec10 g     F .text	0000001c __vfiprintf_internal
00014c58 g     F .text	0000021c altera_avalon_jtag_uart_read
00006238 g     F .text	00000030 _printf_r
00005e90 g     F .text	00000064 .hidden __udivsi3
00011fa0 g     F .text	000000a4 isatty
080002a8 g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
0000b1f8 g     F .text	0000000c __locale_charset
00001498 g     F .text	0000008c vListInsertEnd
0800261c g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
08002550 g     O .rwdata	00000004 __mb_cur_max
0000b228 g     F .text	0000000c _localeconv_r
0000c26c g     F .text	0000003c __i2b
0000ab38 g     F .text	000004bc __sfvwrite_r
0000d434 g     F .text	00000054 _sbrk_r
00018140 g     F .text	00000080 alt_program_intel
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
0000f27c g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
000173f0 g     F .text	00000078 alt_dcache_flush
08002570 g     O .rwdata	00000004 alt_max_fd
000131f0 g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
0000ee60 g     F .text	000000f0 _fclose_r
000169cc g     F .text	00000030 read_num_bytes_available
000181c0 g     F .text	0000018c alt_erase_block_intel
0000a334 g     F .text	00000030 fflush
08002618 g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
00016934 g     F .text	00000034 read_RI_bit
000100cc g     F .text	000008ac .hidden __adddf3
0000c9e8 g     F .text	0000010c __b2d
0000fb94 g     F .text	00000538 .hidden __umoddi3
00012080 g     F .text	000000d4 lseek
08002548 g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
0000ce5c g     F .text	00000564 _realloc_r
0807f930 g       *ABS*	00000000 __bss_end
00017b84 g     F .text	00000108 alt_tick
0000f61c g     F .text	00000578 .hidden __udivdi3
0000f0c8 g     F .text	00000024 _fputwc_r
08000280 g     O .rodata	00000028 __mprec_bigtens
0000c050 g     F .text	00000104 __s2b
00005c8c g     F .text	000000a8 .hidden __floatunsidf
0000c728 g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
00016170 g     F .text	000000a4 altera_avalon_uart_init
00016a30 g     F .text	0000002c read_data_byte
0000a6d4 g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
00017ae8 g     F .text	0000009c alt_alarm_stop
00016968 g     F .text	00000030 read_RE_bit
08002624 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
08000f9c g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
0001370c g     F .text	0000009c alt_set_flash_algorithm_func
00016be0 g     F .text	00000074 alt_up_ps2_write_data_byte
0000c154 g     F .text	00000068 __hi0bits
00011be4 g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
000132ac g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
08002568 g     O .rwdata	00000008 alt_dev_list
000124a0 g     F .text	000000f8 write
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00011eb4 g     F .text	000000b0 fstat
00000c50 g     F .text	00000068 xEventGroupClearBits
00010adc g     F .text	000000f4 .hidden __ledf2
00014560 g     F .text	000000d8 alt_check_primary_table
0000c4a0 g     F .text	00000140 __pow5mult
0000d7b4 g     F .text	0000145c ___vfiprintf_internal_r
08002610 g     O .bss	00000004 __nlocale_changed
00005ef4 g     F .text	00000058 .hidden __umodsi3
00012d50 g     F .text	00000064 alt_flash_cfi_read
000134a4 g     F .text	00000038 alt_write_native_8bit
0807f930 g       *ABS*	00000000 end
00016f10 g     F .text	00000098 alt_up_ps2_write_fd
000132f0 g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
00015860 g     F .text	000004d4 altera_avalon_lcd_16207_write
00002d3c g     F .text	000000d0 vTaskDelete
00016fe4 g     F .text	00000080 alt_up_char_buffer_init
00016788 g     F .text	000001ac altera_avalon_uart_write
00013828 g     F .text	000005c8 alt_read_cfi_table
0001479c g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
00018b88 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
00015fec g     F .text	00000074 alt_avalon_timer_sc_init
000160c0 g     F .text	00000060 altera_avalon_uart_write_fd
00005d34 g     F .text	00000064 .hidden __clzsi2
00016120 g     F .text	00000050 altera_avalon_uart_close_fd
00014e74 g     F .text	00000224 altera_avalon_jtag_uart_write
0001298c g     F .text	00000090 alt_flash_cfi_init
0000a6c4 g     F .text	00000004 __sfp_lock_acquire
0000bc20 g     F .text	000000e4 memchr
00006410 g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000a828 g     F .text	00000310 _free_r
0000b204 g     F .text	00000010 __locale_mb_cur_max
080025a0 g     O .bss	00000004 pxCurrentCoRoutine
000189d4 g     F .text	00000180 __call_exitprocs
0800260c g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
08002554 g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
08002634 g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
0000c5e0 g     F .text	00000148 __lshift
08002638 g     O .bss	00000004 _alt_nticks
00012254 g     F .text	000000fc read
00012604 g     F .text	00000354 alt_sys_init
000015fc g     F .text	00000098 uxListRemove
000188bc g     F .text	00000118 __register_exitproc
00016e2c g     F .text	00000058 alt_up_ps2_clear_fifo
0001322c g     F .text	00000040 alt_read_query_entry_16bit
0000c2a8 g     F .text	000001f8 __multiply
00014b00 g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807f808 g     O .bss	00000028 __malloc_current_mallinfo
00013548 g     F .text	000001c4 alt_set_flash_width_func
0000caf4 g     F .text	0000014c __d2b
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
00014638 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
000187cc g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001859c g     F .text	00000128 alt_busy_sleep
0000ed48 g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
00017d48 g     F .text	00000210 alt_erase_block_amd
00005f4c g     F .text	0000007c memcmp
000146f8 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807f930 g       *ABS*	00000000 __alt_stack_base
00014748 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00004920 g     F .text	000000dc xTimerGenericCommand
000086e0 g     F .text	00000154 __swsetup_r
00013df0 g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
000053a4 g     F .text	000008e8 .hidden __divdf3
0000a584 g     F .text	00000118 __sfp
0000cd58 g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
08000b94 g     O .rwdata	00000408 __malloc_av_
0000a6d0 g     F .text	00000004 __sinit_lock_release
00010bd0 g     F .text	00000718 .hidden __muldf3
0000d488 g     F .text	00000054 __sread
000186c4 g     F .text	00000108 alt_find_file
000174a4 g     F .text	000000a4 alt_dev_llist_insert
000121d0 g     F .text	00000024 __malloc_lock
000123b4 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
0000a2d8 g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
0000ed9c g     F .text	000000c4 _calloc_r
08002584 g     O .rwdata	00000008 alt_flash_dev_list
000133b8 g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
08002598 g       *ABS*	00000000 __bss_start
00006110 g     F .text	00000128 memset
00005274 g     F .text	000000ac main
08002630 g     O .bss	00000004 alt_envp
08002614 g     O .bss	00000004 __malloc_max_total_mem
00017064 g     F .text	0000003c alt_up_char_buffer_open_dev
00014698 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0000f41c g     F .text	00000018 __swbuf
00001524 g     F .text	000000d8 vListInsert
00015de0 g     F .text	00000130 altera_avalon_lcd_16207_init
0000d5bc g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
0000ef50 g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
00016dbc g     F .text	00000070 alt_up_ps2_read_data_byte
00008a34 g     F .text	00001688 _dtoa_r
0000b414 g     F .text	0000080c _malloc_r
0000f590 g     F .text	00000030 __ascii_wctomb
000049fc g     F .text	00000030 pcTimerGetTimerName
08002574 g     O .rwdata	00000004 alt_errno
00013454 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000aff4 g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00012db4 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
00016fa8 g     F .text	0000003c alt_up_ps2_open_dev
000134dc g     F .text	00000038 alt_write_native_16bit
00005d98 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000a704 g     F .text	00000124 _malloc_trim_r
00016b24 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
00018b88 g       *ABS*	00000000 __CTOR_END__
0000d5c4 g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
00018b88 g       *ABS*	00000000 __DTOR_LIST__
00010978 g     F .text	00000088 .hidden __nedf2
000125cc g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
00012350 g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
000169fc g     F .text	00000034 read_data_valid
080000c3 g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
08002608 g     O .bss	00000004 _PathLocale
00016cbc g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
00018870 g     F .text	00000014 atexit
0000ece8 g     F .text	00000060 _write_r
0000b234 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000050d4 g     F .text	00000030 pvTimerGetTimerID
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
0800254c g     O .rwdata	00000004 _impure_ptr
08002628 g     O .bss	00000004 alt_argc
0000a0bc g     F .text	0000021c __sflush_r
000175a8 g     F .text	00000060 _do_dtors
0000b220 g     F .text	00000008 __locale_cjk_lang
0000c984 g     F .text	00000064 __ulp
0000a6ec g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
00015f10 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
08002560 g     O .rwdata	00000008 alt_fs_list
00013368 g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
00003150 g     F .text	000001c4 xTaskIncrementTick
0000b24c g     F .text	0000000c localeconv
00001a90 g     F .text	00000118 xQueueGenericReset
08002598 g       *ABS*	00000000 _edata
00016060 g     F .text	00000060 altera_avalon_uart_read_fd
0807f930 g       *ABS*	00000000 _end
00017698 g     F .text	00000068 alt_flash_open_dev
0000ef64 g     F .text	00000164 __fputwc
00014b68 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
0000d4e4 g     F .text	0000007c __swrite
08002558 g     O .rwdata	00000004 __malloc_trim_threshold
00017cbc g     F .text	00000024 altera_nios2_qsys_irq_init
0000b214 g     F .text	0000000c __locale_msgcharset
00018884 g     F .text	00000038 exit
0000b0b8 g     F .text	000000c4 _fwalk_reent
00016a5c g     F .text	000000c8 alt_up_ps2_init
0000c788 g     F .text	000001fc __mdiff
00017700 g     F .text	00000054 alt_flash_close_dev
00005e1c g     F .text	00000074 .hidden __modsi3
08002594 g     O .rwdata	00000004 __ctype_ptr__
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
0000a6c8 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
08000476 g     O .rodata	00000101 _ctype_
000164e0 g     F .text	00000054 altera_avalon_uart_close
08002604 g     O .bss	00000004 freq_semaphore
00018b54 g     F .text	00000034 _exit
000172c4 g     F .text	0000012c alt_alarm_start
0000b258 g     F .text	000001bc __smakebuf_r
00013514 g     F .text	00000034 alt_write_native_32bit
00016c54 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
00006378 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
00017994 g     F .text	00000154 open
00010a00 g     F .text	000000dc .hidden __gedf2
00012cc4 g     F .text	0000008c alt_flash_cfi_get_info
0800255c g     O .rwdata	00000004 __wctomb
0000d79c g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
08002578 g     O .rwdata	00000004 alt_priority_mask
00008608 g     F .text	0000001c __vfprintf_internal
00016570 g     F .text	000001dc altera_avalon_uart_read
0000f5c0 g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
00016e84 g     F .text	0000008c alt_up_ps2_read_fd
000112e8 g     F .text	000008fc .hidden __subdf3
0000c1bc g     F .text	000000b0 __lo0bits
0800258c g     O .rwdata	00000008 alt_alarm_list
00017548 g     F .text	00000060 _do_ctors
000051a8 g     F .text	000000cc Frequency_Analyser_initIRQ
0000415c g     F .text	00000044 uxTaskResetEventItemValue
0000f4d0 g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
00011d7c g     F .text	000000d0 close
00017ce0 g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
0000f0ec g     F .text	00000080 fputwc
0000a6cc g     F .text	00000004 __sinit_lock_acquire
0000bf30 g     F .text	00000120 __multadd
0000bf08 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c6097004 	addi	et,et,9664
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c6097004 	addi	et,et,9664
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10be0c04 	addi	r2,r2,-2000
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10be0c04 	addi	r2,r2,-2000
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a94e14 	ori	gp,gp,42296
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	10896614 	ori	r2,r2,9624

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18fe4c14 	ori	r3,r3,63792

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	00121540 	call	12154 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01a17 	ldw	r2,-32664(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01a15 	stw	r2,-32664(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01b17 	ldw	r3,-32660(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01b15 	stw	r2,-32660(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	10898f04 	addi	r2,r2,9788
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e01c17 	ldw	r3,-32656(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01a17 	ldw	r2,-32664(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01a17 	ldw	r2,-32664(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a01c17 	ldw	r2,-32656(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01917 	ldw	r3,-32668(gp)
     434:	d0a01a17 	ldw	r2,-32664(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01817 	ldw	r3,-32672(gp)
     450:	d0a01a17 	ldw	r2,-32664(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01a17 	ldw	r2,-32664(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	1089a304 	addi	r2,r2,9868
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01b17 	ldw	r3,-32660(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01b15 	stw	r2,-32660(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	10898f04 	addi	r2,r2,9788
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	1089a304 	addi	r2,r2,9868
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a01d17 	ldw	r2,-32652(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a01e15 	stw	r2,-32648(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a01c17 	ldw	r2,-32656(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a01c15 	stw	r2,-32656(gp)
		xPassedTicks--;
     5ac:	d0a01e17 	ldw	r2,-32648(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a01e15 	stw	r2,-32648(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a01c17 	ldw	r2,-32656(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01817 	ldw	r2,-32672(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01917 	ldw	r2,-32668(gp)
     5cc:	d0a01815 	stw	r2,-32672(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01915 	stw	r2,-32668(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01817 	ldw	r2,-32672(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e01c17 	ldw	r3,-32656(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01b17 	ldw	r3,-32660(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01b15 	stw	r2,-32660(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	10898f04 	addi	r2,r2,9788
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01817 	ldw	r2,-32672(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a01e17 	ldw	r2,-32648(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a01c17 	ldw	r2,-32656(gp)
     6b4:	d0a01d15 	stw	r2,-32652(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01b17 	ldw	r2,-32660(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01b17 	ldw	r2,-32660(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01b15 	stw	r2,-32660(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01b17 	ldw	r3,-32660(gp)
     704:	00820034 	movhi	r2,2048
     708:	10898f04 	addi	r2,r2,9788
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01b17 	ldw	r2,-32660(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	10898f04 	addi	r2,r2,9788
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01a15 	stw	r2,-32664(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01a17 	ldw	r2,-32664(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201a17 	ldw	r4,-32664(gp)
     78c:	d0e01a17 	ldw	r3,-32664(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	10898f04 	addi	r2,r2,9788
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	21099904 	addi	r4,r4,9828
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	21099e04 	addi	r4,r4,9848
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	2109a304 	addi	r4,r4,9868
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	10899904 	addi	r2,r2,9828
     834:	d0a01815 	stw	r2,-32672(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	10899e04 	addi	r2,r2,9848
     840:	d0a01915 	stw	r2,-32668(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	2109a304 	addi	r4,r4,9868
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01a17 	ldw	r2,-32664(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02117 	ldw	r2,-32636(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a01f04 	addi	r2,gp,-32644
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a01f17 	ldw	r2,-32644(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02117 	ldw	r2,-32636(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	1089a804 	addi	r2,r2,9888
    1224:	d0a01f15 	stw	r2,-32644(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202015 	stw	zero,-32640(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	1089a804 	addi	r2,r2,9888
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02115 	stw	r2,-32636(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02117 	ldw	r2,-32636(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02117 	ldw	r2,-32636(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	1089a804 	addi	r2,r2,9888
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02117 	ldw	r3,-32636(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a01f04 	addi	r2,gp,-32644
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02117 	ldw	r2,-32636(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02117 	ldw	r3,-32636(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	00062680 	call	6268 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10be0c04 	addi	r2,r2,-2000
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10be0c04 	addi	r2,r2,-2000
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a03b17 	ldw	r2,-32532(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a03b15 	stw	r2,-32532(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a03b17 	ldw	r2,-32532(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a03b17 	ldw	r2,-32532(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a03b15 	stw	r2,-32532(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a03b17 	ldw	r2,-32532(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	0005fc80 	call	5fc8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	0005fc80 	call	5fc8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	0005fc80 	call	5fc8 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02617 	ldw	r2,-32616(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02615 	stw	r2,-32616(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02217 	ldw	r2,-32632(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02215 	stw	r2,-32632(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02617 	ldw	r2,-32616(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02917 	ldw	r2,-32604(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02217 	ldw	r2,-32632(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02215 	stw	r2,-32632(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a02d17 	ldw	r2,-32588(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a02d15 	stw	r2,-32588(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02817 	ldw	r3,-32608(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02815 	stw	r2,-32608(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10bda804 	addi	r2,r2,-2400
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02917 	ldw	r2,-32604(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02217 	ldw	r2,-32632(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02217 	ldw	r2,-32632(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213df304 	addi	r4,r4,-2100
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02517 	ldw	r2,-32620(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02515 	stw	r2,-32620(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a02d17 	ldw	r2,-32588(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a02d15 	stw	r2,-32588(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02917 	ldw	r2,-32604(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02217 	ldw	r2,-32632(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02717 	ldw	r3,-32612(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02217 	ldw	r2,-32632(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02915 	stw	r2,-32604(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202715 	stw	zero,-32612(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202915 	stw	zero,-32604(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a02e17 	ldw	r2,-32584(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a02e15 	stw	r2,-32584(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a02e17 	ldw	r2,-32584(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a02e15 	stw	r2,-32584(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a02e17 	ldw	r2,-32584(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02617 	ldw	r2,-32616(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10bdee04 	addi	r2,r2,-2120
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02817 	ldw	r3,-32608(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02815 	stw	r2,-32608(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10bda804 	addi	r2,r2,-2400
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02217 	ldw	r2,-32632(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a02b15 	stw	r2,-32596(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10bdee04 	addi	r2,r2,-2120
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02a17 	ldw	r2,-32600(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a02b15 	stw	r2,-32596(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02a17 	ldw	r2,-32600(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02a15 	stw	r2,-32600(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02a17 	ldw	r2,-32600(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a02b17 	ldw	r2,-32596(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02717 	ldw	r2,-32612(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02717 	ldw	r2,-32612(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02617 	ldw	r2,-32616(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a02e17 	ldw	r2,-32584(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02717 	ldw	r2,-32612(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02715 	stw	r2,-32612(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02717 	ldw	r2,-32612(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02317 	ldw	r2,-32628(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02417 	ldw	r2,-32624(gp)
    3194:	d0a02315 	stw	r2,-32628(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02415 	stw	r2,-32624(gp)
    31a0:	d0a02c17 	ldw	r2,-32592(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a02c15 	stw	r2,-32592(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00317 	ldw	r2,-32756(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02317 	ldw	r2,-32628(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00315 	stw	r2,-32756(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02317 	ldw	r2,-32628(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00315 	stw	r2,-32756(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02817 	ldw	r3,-32608(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02815 	stw	r2,-32608(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10bda804 	addi	r2,r2,-2400
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02217 	ldw	r2,-32632(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02217 	ldw	r2,-32632(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10bda804 	addi	r2,r2,-2400
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02a17 	ldw	r2,-32600(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02a15 	stw	r2,-32600(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a02b17 	ldw	r2,-32596(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a02e17 	ldw	r2,-32584(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a02b15 	stw	r2,-32596(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0202b15 	stw	zero,-32596(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02217 	ldw	r2,-32632(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02217 	ldw	r3,-32632(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02217 	ldw	r3,-32632(gp)
    3354:	d0a02217 	ldw	r2,-32632(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02217 	ldw	r2,-32632(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	0005f4c0 	call	5f4c <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02217 	ldw	r3,-32632(gp)
    338c:	d0a02217 	ldw	r2,-32632(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02817 	ldw	r2,-32608(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02815 	stw	r2,-32608(gp)
    33b0:	d0e02817 	ldw	r3,-32608(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10bda804 	addi	r2,r2,-2400
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02817 	ldw	r2,-32608(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10bda804 	addi	r2,r2,-2400
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02215 	stw	r2,-32632(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02217 	ldw	r2,-32632(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02217 	ldw	r2,-32632(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02717 	ldw	r3,-32612(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02217 	ldw	r2,-32632(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02217 	ldw	r2,-32632(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02217 	ldw	r2,-32632(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02717 	ldw	r3,-32612(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02217 	ldw	r2,-32632(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02217 	ldw	r2,-32632(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02717 	ldw	r3,-32612(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a02e17 	ldw	r2,-32584(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02817 	ldw	r3,-32608(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02815 	stw	r2,-32608(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10bda804 	addi	r2,r2,-2400
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213dee04 	addi	r4,r4,-2120
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02217 	ldw	r3,-32632(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a02b15 	stw	r2,-32596(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02817 	ldw	r3,-32608(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02815 	stw	r2,-32608(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10bda804 	addi	r2,r2,-2400
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02217 	ldw	r3,-32632(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a02b15 	stw	r2,-32596(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e02c17 	ldw	r3,-32592(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02717 	ldw	r3,-32612(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02717 	ldw	r2,-32612(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a02c17 	ldw	r2,-32592(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a02b15 	stw	r2,-32596(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10bda804 	addi	r2,r2,-2400
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213de404 	addi	r4,r4,-2160
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213de904 	addi	r4,r4,-2140
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213dee04 	addi	r4,r4,-2120
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213df304 	addi	r4,r4,-2100
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10bde404 	addi	r2,r2,-2160
    3a80:	d0a02315 	stw	r2,-32628(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10bde904 	addi	r2,r2,-2140
    3a8c:	d0a02415 	stw	r2,-32624(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10bdf304 	addi	r2,r2,-2100
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10bdf304 	addi	r2,r2,-2100
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02617 	ldw	r2,-32616(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02615 	stw	r2,-32616(gp)
					--uxTasksDeleted;
    3b18:	d0a02517 	ldw	r2,-32620(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02515 	stw	r2,-32620(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02517 	ldw	r2,-32620(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02217 	ldw	r2,-32632(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02717 	ldw	r2,-32612(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02417 	ldw	r3,-32624(gp)
    3b80:	d0a02217 	ldw	r2,-32632(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02317 	ldw	r3,-32628(gp)
    3b9c:	d0a02217 	ldw	r2,-32632(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00317 	ldw	r2,-32756(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	00061100 	call	6110 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02217 	ldw	r2,-32632(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02317 	ldw	r2,-32628(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02317 	ldw	r2,-32628(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02217 	ldw	r2,-32632(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02917 	ldw	r2,-32604(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a02e17 	ldw	r2,-32584(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02217 	ldw	r2,-32632(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02217 	ldw	r2,-32632(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10bda804 	addi	r2,r2,-2400
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02217 	ldw	r2,-32632(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02817 	ldw	r3,-32608(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02815 	stw	r2,-32608(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10bda804 	addi	r2,r2,-2400
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02217 	ldw	r2,-32632(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02817 	ldw	r3,-32608(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02815 	stw	r2,-32608(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10bda804 	addi	r2,r2,-2400
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02917 	ldw	r2,-32604(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02217 	ldw	r2,-32632(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02217 	ldw	r2,-32632(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02917 	ldw	r2,-32604(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02217 	ldw	r2,-32632(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02217 	ldw	r2,-32632(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02217 	ldw	r2,-32632(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02217 	ldw	r2,-32632(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02217 	ldw	r2,-32632(gp)
    4178:	d0e02217 	ldw	r3,-32632(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02217 	ldw	r2,-32632(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02217 	ldw	r2,-32632(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02217 	ldw	r2,-32632(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02217 	ldw	r2,-32632(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02217 	ldw	r2,-32632(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02217 	ldw	r2,-32632(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02717 	ldw	r3,-32612(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02217 	ldw	r2,-32632(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02217 	ldw	r2,-32632(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02217 	ldw	r2,-32632(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02217 	ldw	r2,-32632(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02217 	ldw	r2,-32632(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02217 	ldw	r2,-32632(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02217 	ldw	r2,-32632(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02217 	ldw	r2,-32632(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02717 	ldw	r3,-32612(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02217 	ldw	r2,-32632(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02217 	ldw	r2,-32632(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02217 	ldw	r2,-32632(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02217 	ldw	r2,-32632(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02817 	ldw	r3,-32608(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02815 	stw	r2,-32608(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10bda804 	addi	r2,r2,-2400
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02217 	ldw	r3,-32632(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a02e17 	ldw	r2,-32584(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02817 	ldw	r3,-32608(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02815 	stw	r2,-32608(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10bda804 	addi	r2,r2,-2400
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213dee04 	addi	r4,r4,-2120
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02217 	ldw	r3,-32632(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a02e17 	ldw	r2,-32584(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02817 	ldw	r3,-32608(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02815 	stw	r2,-32608(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10bda804 	addi	r2,r2,-2400
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213dee04 	addi	r4,r4,-2120
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02217 	ldw	r3,-32632(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03117 	ldw	r2,-32572(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03117 	ldw	r2,-32572(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03117 	ldw	r2,-32572(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03117 	ldw	r2,-32572(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03117 	ldw	r2,-32572(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a02f17 	ldw	r2,-32580(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203117 	ldw	r4,-32572(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a02f17 	ldw	r2,-32580(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a02f17 	ldw	r2,-32580(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03217 	ldw	r2,-32568(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03215 	stw	r2,-32568(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03017 	ldw	r3,-32576(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e02f17 	ldw	r3,-32580(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03117 	ldw	r2,-32572(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a02f17 	ldw	r2,-32580(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a02f17 	ldw	r2,-32580(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e02f17 	ldw	r3,-32580(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a02f17 	ldw	r2,-32580(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a02f17 	ldw	r2,-32580(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03017 	ldw	r2,-32576(gp)
    4fe4:	d0a02f15 	stw	r2,-32580(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03015 	stw	r2,-32576(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03117 	ldw	r2,-32572(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213df804 	addi	r4,r4,-2080
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213dfd04 	addi	r4,r4,-2060
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10bdf804 	addi	r2,r2,-2080
    5044:	d0a02f15 	stw	r2,-32580(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10bdfd04 	addi	r2,r2,-2060
    5050:	d0a03015 	stw	r2,-32576(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03115 	stw	r2,-32572(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <Frequency_Analyser_ISR>:

// Dont declare this in the header file
// Name the ISR something with ISR in the name
// Here I am using the header/src domain at the front so we know exactly where the function is from
void Frequency_Analyser_ISR(void *ctx, alt_u32 id)
{
    5104:	defffa04 	addi	sp,sp,-24
    5108:	dfc00515 	stw	ra,20(sp)
    510c:	df000415 	stw	fp,16(sp)
    5110:	df000404 	addi	fp,sp,16
    5114:	e13ffe15 	stw	r4,-8(fp)
    5118:	e17fff15 	stw	r5,-4(fp)
    // Please use extended macros like IORD_ALTERA_AVALON_PIO_DATA for clarity
    unsigned int temp = IORD_ALTERA_AVALON_PIO_DATA(FREQUENCY_ANALYSER_BASE);
    511c:	00800134 	movhi	r2,4
    5120:	108c4004 	addi	r2,r2,12544
    5124:	10800037 	ldwio	r2,0(r2)
    5128:	e0bffc15 	stw	r2,-16(fp)
    printf("%f Hz\n", 16000 / (double)temp);
    512c:	e13ffc17 	ldw	r4,-16(fp)
    5130:	0005c8c0 	call	5c8c <__floatunsidf>
    5134:	1009883a 	mov	r4,r2
    5138:	180b883a 	mov	r5,r3
    513c:	200d883a 	mov	r6,r4
    5140:	280f883a 	mov	r7,r5
    5144:	0009883a 	mov	r4,zero
    5148:	015033f4 	movhi	r5,16591
    514c:	29500004 	addi	r5,r5,16384
    5150:	00053a40 	call	53a4 <__divdf3>
    5154:	1009883a 	mov	r4,r2
    5158:	180b883a 	mov	r5,r3
    515c:	2005883a 	mov	r2,r4
    5160:	2807883a 	mov	r3,r5
    5164:	100b883a 	mov	r5,r2
    5168:	180d883a 	mov	r6,r3
    516c:	01020034 	movhi	r4,2048
    5170:	21001604 	addi	r4,r4,88
    5174:	00062680 	call	6268 <printf>
    BaseType_t handle = pdFALSE;
    5178:	e03ffd15 	stw	zero,-12(fp)
    xSemaphoreGiveFromISR(freq_semaphore, &handle);
    517c:	d0a03317 	ldw	r2,-32564(gp)
    5180:	e0fffd04 	addi	r3,fp,-12
    5184:	180b883a 	mov	r5,r3
    5188:	1009883a 	mov	r4,r2
    518c:	000215c0 	call	215c <xQueueGiveFromISR>
    return;
    5190:	0001883a 	nop
}
    5194:	e037883a 	mov	sp,fp
    5198:	dfc00117 	ldw	ra,4(sp)
    519c:	df000017 	ldw	fp,0(sp)
    51a0:	dec00204 	addi	sp,sp,8
    51a4:	f800283a 	ret

000051a8 <Frequency_Analyser_initIRQ>:

// Most of the following code doesn't do anything, but it is just to be safe and explicit with what were doing
int Frequency_Analyser_initIRQ(int *receiver)
{
    51a8:	defff804 	addi	sp,sp,-32
    51ac:	dfc00715 	stw	ra,28(sp)
    51b0:	df000615 	stw	fp,24(sp)
    51b4:	df000604 	addi	fp,sp,24
    51b8:	e13fff15 	stw	r4,-4(fp)
    printf("Creating ISR\n");
    51bc:	01020034 	movhi	r4,2048
    51c0:	21001804 	addi	r4,r4,96
    51c4:	00063640 	call	6364 <puts>
    void *ctx = (void *)receiver;
    51c8:	e0bfff17 	ldw	r2,-4(fp)
    51cc:	e0bffa15 	stw	r2,-24(fp)
    IOWR_ALTERA_AVALON_PIO_IRQ_MASK(FREQUENCY_ANALYSER_BASE, 0xF);
    51d0:	00c003c4 	movi	r3,15
    51d4:	00800134 	movhi	r2,4
    51d8:	108c4204 	addi	r2,r2,12552
    51dc:	10c00035 	stwio	r3,0(r2)
    // Make sure to use FREQUENCY_ANALYSER_IRQ, not FREQUENCY_ANALYSER_BASE
    // Pass the ctx in if needed, if not, use 0. If NULL, the ISR wont work
    if (alt_irq_register(FREQUENCY_ANALYSER_IRQ, ctx, Frequency_Analyser_ISR) != 0)
    51e0:	01800034 	movhi	r6,0
    51e4:	31944104 	addi	r6,r6,20740
    51e8:	e17ffa17 	ldw	r5,-24(fp)
    51ec:	010001c4 	movi	r4,7
    51f0:	00019200 	call	1920 <alt_irq_register>
    51f4:	10000226 	beq	r2,zero,5200 <Frequency_Analyser_initIRQ+0x58>
    {
        return 1;
    51f8:	00800044 	movi	r2,1
    51fc:	00001806 	br	5260 <Frequency_Analyser_initIRQ+0xb8>
    5200:	008001c4 	movi	r2,7
    5204:	e0bffb15 	stw	r2,-20(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    5208:	0005303a 	rdctl	r2,status
    520c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    5210:	e0fffc17 	ldw	r3,-16(fp)
    5214:	00bfff84 	movi	r2,-2
    5218:	1884703a 	and	r2,r3,r2
    521c:	1001703a 	wrctl	status,r2
  
  return context;
    5220:	e0bffc17 	ldw	r2,-16(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    5224:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
    5228:	00c00044 	movi	r3,1
    522c:	e0bffb17 	ldw	r2,-20(fp)
    5230:	1884983a 	sll	r2,r3,r2
    5234:	1007883a 	mov	r3,r2
    5238:	d0a03b17 	ldw	r2,-32532(gp)
    523c:	1884b03a 	or	r2,r3,r2
    5240:	d0a03b15 	stw	r2,-32532(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    5244:	d0a03b17 	ldw	r2,-32532(gp)
    5248:	100170fa 	wrctl	ienable,r2
    524c:	e0bffd17 	ldw	r2,-12(fp)
    5250:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    5254:	e0bffe17 	ldw	r2,-8(fp)
    5258:	1001703a 	wrctl	status,r2
    }
    alt_irq_enable(FREQUENCY_ANALYSER_IRQ);
    return 0;
    525c:	0005883a 	mov	r2,zero
}
    5260:	e037883a 	mov	sp,fp
    5264:	dfc00117 	ldw	ra,4(sp)
    5268:	df000017 	ldw	fp,0(sp)
    526c:	dec00204 	addi	sp,sp,8
    5270:	f800283a 	ret

00005274 <main>:

/*
 * Create the demo tasks then start the scheduler.
 */
int main(void)
{
    5274:	defff904 	addi	sp,sp,-28
    5278:	dfc00615 	stw	ra,24(sp)
    527c:	df000515 	stw	fp,20(sp)
    5280:	df000504 	addi	fp,sp,20

	// Context is not required, but this is an example of how to do it
	int ctx;
	if (Frequency_Analyser_initIRQ(&ctx))
    5284:	e13fff04 	addi	r4,fp,-4
    5288:	00051a80 	call	51a8 <Frequency_Analyser_initIRQ>
    528c:	10000326 	beq	r2,zero,529c <main+0x28>
	{
		printf("Could not register Frequency Analyser ISR\n");
    5290:	01020034 	movhi	r4,2048
    5294:	21001c04 	addi	r4,r4,112
    5298:	00063640 	call	6364 <puts>
	}

	freq_semaphore = xSemaphoreCreateBinary();
    529c:	018000c4 	movi	r6,3
    52a0:	000b883a 	mov	r5,zero
    52a4:	01000044 	movi	r4,1
    52a8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    52ac:	d0a03315 	stw	r2,-32564(gp)

	/* The RegTest tasks as described at the top of this file. */
	xTaskCreate(prvFirstRegTestTask, "Rreg1", configMINIMAL_STACK_SIZE, mainREG_TEST_1_PARAMETER, mainREG_TEST_PRIORITY, NULL);
    52b0:	d8000315 	stw	zero,12(sp)
    52b4:	d8000215 	stw	zero,8(sp)
    52b8:	d8000115 	stw	zero,4(sp)
    52bc:	00800044 	movi	r2,1
    52c0:	d8800015 	stw	r2,0(sp)
    52c4:	01c48d34 	movhi	r7,4660
    52c8:	39d59e04 	addi	r7,r7,22136
    52cc:	01840004 	movi	r6,4096
    52d0:	01420034 	movhi	r5,2048
    52d4:	29402704 	addi	r5,r5,156
    52d8:	01000034 	movhi	r4,0
    52dc:	2114c804 	addi	r4,r4,21280
    52e0:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(prvSecondRegTestTask, "Rreg2", configMINIMAL_STACK_SIZE, mainREG_TEST_2_PARAMETER, mainREG_TEST_PRIORITY, NULL);
    52e4:	d8000315 	stw	zero,12(sp)
    52e8:	d8000215 	stw	zero,8(sp)
    52ec:	d8000115 	stw	zero,4(sp)
    52f0:	00800044 	movi	r2,1
    52f4:	d8800015 	stw	r2,0(sp)
    52f8:	01e1d974 	movhi	r7,34661
    52fc:	39d0c844 	addi	r7,r7,17185
    5300:	01840004 	movi	r6,4096
    5304:	01420034 	movhi	r5,2048
    5308:	29402904 	addi	r5,r5,164
    530c:	01000034 	movhi	r4,0
    5310:	2114de04 	addi	r4,r4,21368
    5314:	0002b780 	call	2b78 <xTaskGenericCreate>
	/* Finally start the scheduler. */
	vTaskStartScheduler();
    5318:	0002e840 	call	2e84 <vTaskStartScheduler>
	/* Will only reach here if there is insufficient heap available to start
	 the scheduler. */
	for (;;)
		;
    531c:	003fff06 	br	531c <__alt_data_end+0xf000531c>

00005320 <prvFirstRegTestTask>:
}
static void prvFirstRegTestTask(void *pvParameters)
{
    5320:	defffd04 	addi	sp,sp,-12
    5324:	dfc00215 	stw	ra,8(sp)
    5328:	df000115 	stw	fp,4(sp)
    532c:	df000104 	addi	fp,sp,4
    5330:	e13fff15 	stw	r4,-4(fp)
	while (1)
	{
		printf("Task 1\n");
    5334:	01020034 	movhi	r4,2048
    5338:	21002b04 	addi	r4,r4,172
    533c:	00063640 	call	6364 <puts>
		vTaskDelay(1000);
    5340:	0100fa04 	movi	r4,1000
    5344:	0002e0c0 	call	2e0c <vTaskDelay>
		if (xSemaphoreTake(freq_semaphore, portMAX_DELAY) == pdTRUE)
    5348:	d0a03317 	ldw	r2,-32564(gp)
    534c:	000f883a 	mov	r7,zero
    5350:	01bfffc4 	movi	r6,-1
    5354:	000b883a 	mov	r5,zero
    5358:	1009883a 	mov	r4,r2
    535c:	000222c0 	call	222c <xQueueGenericReceive>
    5360:	10800058 	cmpnei	r2,r2,1
    5364:	103ff31e 	bne	r2,zero,5334 <__alt_data_end+0xf0005334>
		{
			printf("found\n");
    5368:	01020034 	movhi	r4,2048
    536c:	21002d04 	addi	r4,r4,180
    5370:	00063640 	call	6364 <puts>
		}
	}
    5374:	003fef06 	br	5334 <__alt_data_end+0xf0005334>

00005378 <prvSecondRegTestTask>:
}
static void prvSecondRegTestTask(void *pvParameters)
{
    5378:	defffd04 	addi	sp,sp,-12
    537c:	dfc00215 	stw	ra,8(sp)
    5380:	df000115 	stw	fp,4(sp)
    5384:	df000104 	addi	fp,sp,4
    5388:	e13fff15 	stw	r4,-4(fp)
	while (1)
	{
		printf("Task 2\n");
    538c:	01020034 	movhi	r4,2048
    5390:	21002f04 	addi	r4,r4,188
    5394:	00063640 	call	6364 <puts>
		vTaskDelay(1000);
    5398:	0100fa04 	movi	r4,1000
    539c:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    53a0:	003ffa06 	br	538c <__alt_data_end+0xf000538c>

000053a4 <__divdf3>:
    53a4:	defff204 	addi	sp,sp,-56
    53a8:	dd400915 	stw	r21,36(sp)
    53ac:	282ad53a 	srli	r21,r5,20
    53b0:	dd000815 	stw	r20,32(sp)
    53b4:	2828d7fa 	srli	r20,r5,31
    53b8:	dc000415 	stw	r16,16(sp)
    53bc:	04000434 	movhi	r16,16
    53c0:	df000c15 	stw	fp,48(sp)
    53c4:	843fffc4 	addi	r16,r16,-1
    53c8:	dfc00d15 	stw	ra,52(sp)
    53cc:	ddc00b15 	stw	r23,44(sp)
    53d0:	dd800a15 	stw	r22,40(sp)
    53d4:	dcc00715 	stw	r19,28(sp)
    53d8:	dc800615 	stw	r18,24(sp)
    53dc:	dc400515 	stw	r17,20(sp)
    53e0:	ad41ffcc 	andi	r21,r21,2047
    53e4:	2c20703a 	and	r16,r5,r16
    53e8:	a7003fcc 	andi	fp,r20,255
    53ec:	a8006126 	beq	r21,zero,5574 <__divdf3+0x1d0>
    53f0:	0081ffc4 	movi	r2,2047
    53f4:	2025883a 	mov	r18,r4
    53f8:	a8803726 	beq	r21,r2,54d8 <__divdf3+0x134>
    53fc:	80800434 	orhi	r2,r16,16
    5400:	100490fa 	slli	r2,r2,3
    5404:	2020d77a 	srli	r16,r4,29
    5408:	202490fa 	slli	r18,r4,3
    540c:	ad7f0044 	addi	r21,r21,-1023
    5410:	80a0b03a 	or	r16,r16,r2
    5414:	0027883a 	mov	r19,zero
    5418:	0013883a 	mov	r9,zero
    541c:	3804d53a 	srli	r2,r7,20
    5420:	382cd7fa 	srli	r22,r7,31
    5424:	04400434 	movhi	r17,16
    5428:	8c7fffc4 	addi	r17,r17,-1
    542c:	1081ffcc 	andi	r2,r2,2047
    5430:	3011883a 	mov	r8,r6
    5434:	3c62703a 	and	r17,r7,r17
    5438:	b5c03fcc 	andi	r23,r22,255
    543c:	10006c26 	beq	r2,zero,55f0 <__divdf3+0x24c>
    5440:	00c1ffc4 	movi	r3,2047
    5444:	10c06426 	beq	r2,r3,55d8 <__divdf3+0x234>
    5448:	88c00434 	orhi	r3,r17,16
    544c:	180690fa 	slli	r3,r3,3
    5450:	3022d77a 	srli	r17,r6,29
    5454:	301090fa 	slli	r8,r6,3
    5458:	10bf0044 	addi	r2,r2,-1023
    545c:	88e2b03a 	or	r17,r17,r3
    5460:	000f883a 	mov	r7,zero
    5464:	a58cf03a 	xor	r6,r20,r22
    5468:	3cc8b03a 	or	r4,r7,r19
    546c:	a8abc83a 	sub	r21,r21,r2
    5470:	008003c4 	movi	r2,15
    5474:	3007883a 	mov	r3,r6
    5478:	34c03fcc 	andi	r19,r6,255
    547c:	11009036 	bltu	r2,r4,56c0 <__divdf3+0x31c>
    5480:	200890ba 	slli	r4,r4,2
    5484:	00800034 	movhi	r2,0
    5488:	10952604 	addi	r2,r2,21656
    548c:	2089883a 	add	r4,r4,r2
    5490:	20800017 	ldw	r2,0(r4)
    5494:	1000683a 	jmp	r2
    5498:	000056c0 	call	56c <prvCheckPendingReadyList+0xd4>
    549c:	00005510 	cmplti	zero,zero,340
    54a0:	000056b0 	cmpltui	zero,zero,346
    54a4:	00005504 	movi	zero,340
    54a8:	000056b0 	cmpltui	zero,zero,346
    54ac:	00005684 	movi	zero,346
    54b0:	000056b0 	cmpltui	zero,zero,346
    54b4:	00005504 	movi	zero,340
    54b8:	00005510 	cmplti	zero,zero,340
    54bc:	00005510 	cmplti	zero,zero,340
    54c0:	00005684 	movi	zero,346
    54c4:	00005504 	movi	zero,340
    54c8:	000054f4 	movhi	zero,339
    54cc:	000054f4 	movhi	zero,339
    54d0:	000054f4 	movhi	zero,339
    54d4:	000059a4 	muli	zero,zero,358
    54d8:	2404b03a 	or	r2,r4,r16
    54dc:	1000661e 	bne	r2,zero,5678 <__divdf3+0x2d4>
    54e0:	04c00204 	movi	r19,8
    54e4:	0021883a 	mov	r16,zero
    54e8:	0025883a 	mov	r18,zero
    54ec:	02400084 	movi	r9,2
    54f0:	003fca06 	br	541c <__alt_data_end+0xf000541c>
    54f4:	8023883a 	mov	r17,r16
    54f8:	9011883a 	mov	r8,r18
    54fc:	e02f883a 	mov	r23,fp
    5500:	480f883a 	mov	r7,r9
    5504:	00800084 	movi	r2,2
    5508:	3881311e 	bne	r7,r2,59d0 <__divdf3+0x62c>
    550c:	b827883a 	mov	r19,r23
    5510:	98c0004c 	andi	r3,r19,1
    5514:	0081ffc4 	movi	r2,2047
    5518:	000b883a 	mov	r5,zero
    551c:	0025883a 	mov	r18,zero
    5520:	1004953a 	slli	r2,r2,20
    5524:	18c03fcc 	andi	r3,r3,255
    5528:	04400434 	movhi	r17,16
    552c:	8c7fffc4 	addi	r17,r17,-1
    5530:	180697fa 	slli	r3,r3,31
    5534:	2c4a703a 	and	r5,r5,r17
    5538:	288ab03a 	or	r5,r5,r2
    553c:	28c6b03a 	or	r3,r5,r3
    5540:	9005883a 	mov	r2,r18
    5544:	dfc00d17 	ldw	ra,52(sp)
    5548:	df000c17 	ldw	fp,48(sp)
    554c:	ddc00b17 	ldw	r23,44(sp)
    5550:	dd800a17 	ldw	r22,40(sp)
    5554:	dd400917 	ldw	r21,36(sp)
    5558:	dd000817 	ldw	r20,32(sp)
    555c:	dcc00717 	ldw	r19,28(sp)
    5560:	dc800617 	ldw	r18,24(sp)
    5564:	dc400517 	ldw	r17,20(sp)
    5568:	dc000417 	ldw	r16,16(sp)
    556c:	dec00e04 	addi	sp,sp,56
    5570:	f800283a 	ret
    5574:	2404b03a 	or	r2,r4,r16
    5578:	2027883a 	mov	r19,r4
    557c:	10003926 	beq	r2,zero,5664 <__divdf3+0x2c0>
    5580:	80012e26 	beq	r16,zero,5a3c <__divdf3+0x698>
    5584:	8009883a 	mov	r4,r16
    5588:	d9800315 	stw	r6,12(sp)
    558c:	d9c00215 	stw	r7,8(sp)
    5590:	0005d340 	call	5d34 <__clzsi2>
    5594:	d9800317 	ldw	r6,12(sp)
    5598:	d9c00217 	ldw	r7,8(sp)
    559c:	113ffd44 	addi	r4,r2,-11
    55a0:	00c00704 	movi	r3,28
    55a4:	19012116 	blt	r3,r4,5a2c <__divdf3+0x688>
    55a8:	00c00744 	movi	r3,29
    55ac:	147ffe04 	addi	r17,r2,-8
    55b0:	1907c83a 	sub	r3,r3,r4
    55b4:	8460983a 	sll	r16,r16,r17
    55b8:	98c6d83a 	srl	r3,r19,r3
    55bc:	9c64983a 	sll	r18,r19,r17
    55c0:	1c20b03a 	or	r16,r3,r16
    55c4:	1080fcc4 	addi	r2,r2,1011
    55c8:	00abc83a 	sub	r21,zero,r2
    55cc:	0027883a 	mov	r19,zero
    55d0:	0013883a 	mov	r9,zero
    55d4:	003f9106 	br	541c <__alt_data_end+0xf000541c>
    55d8:	3446b03a 	or	r3,r6,r17
    55dc:	18001f1e 	bne	r3,zero,565c <__divdf3+0x2b8>
    55e0:	0023883a 	mov	r17,zero
    55e4:	0011883a 	mov	r8,zero
    55e8:	01c00084 	movi	r7,2
    55ec:	003f9d06 	br	5464 <__alt_data_end+0xf0005464>
    55f0:	3446b03a 	or	r3,r6,r17
    55f4:	18001526 	beq	r3,zero,564c <__divdf3+0x2a8>
    55f8:	88011b26 	beq	r17,zero,5a68 <__divdf3+0x6c4>
    55fc:	8809883a 	mov	r4,r17
    5600:	d9800315 	stw	r6,12(sp)
    5604:	da400115 	stw	r9,4(sp)
    5608:	0005d340 	call	5d34 <__clzsi2>
    560c:	d9800317 	ldw	r6,12(sp)
    5610:	da400117 	ldw	r9,4(sp)
    5614:	113ffd44 	addi	r4,r2,-11
    5618:	00c00704 	movi	r3,28
    561c:	19010e16 	blt	r3,r4,5a58 <__divdf3+0x6b4>
    5620:	00c00744 	movi	r3,29
    5624:	123ffe04 	addi	r8,r2,-8
    5628:	1907c83a 	sub	r3,r3,r4
    562c:	8a22983a 	sll	r17,r17,r8
    5630:	30c6d83a 	srl	r3,r6,r3
    5634:	3210983a 	sll	r8,r6,r8
    5638:	1c62b03a 	or	r17,r3,r17
    563c:	1080fcc4 	addi	r2,r2,1011
    5640:	0085c83a 	sub	r2,zero,r2
    5644:	000f883a 	mov	r7,zero
    5648:	003f8606 	br	5464 <__alt_data_end+0xf0005464>
    564c:	0023883a 	mov	r17,zero
    5650:	0011883a 	mov	r8,zero
    5654:	01c00044 	movi	r7,1
    5658:	003f8206 	br	5464 <__alt_data_end+0xf0005464>
    565c:	01c000c4 	movi	r7,3
    5660:	003f8006 	br	5464 <__alt_data_end+0xf0005464>
    5664:	04c00104 	movi	r19,4
    5668:	0021883a 	mov	r16,zero
    566c:	0025883a 	mov	r18,zero
    5670:	02400044 	movi	r9,1
    5674:	003f6906 	br	541c <__alt_data_end+0xf000541c>
    5678:	04c00304 	movi	r19,12
    567c:	024000c4 	movi	r9,3
    5680:	003f6606 	br	541c <__alt_data_end+0xf000541c>
    5684:	01400434 	movhi	r5,16
    5688:	0007883a 	mov	r3,zero
    568c:	297fffc4 	addi	r5,r5,-1
    5690:	04bfffc4 	movi	r18,-1
    5694:	0081ffc4 	movi	r2,2047
    5698:	003fa106 	br	5520 <__alt_data_end+0xf0005520>
    569c:	00c00044 	movi	r3,1
    56a0:	1887c83a 	sub	r3,r3,r2
    56a4:	01000e04 	movi	r4,56
    56a8:	20c1210e 	bge	r4,r3,5b30 <__divdf3+0x78c>
    56ac:	98c0004c 	andi	r3,r19,1
    56b0:	0005883a 	mov	r2,zero
    56b4:	000b883a 	mov	r5,zero
    56b8:	0025883a 	mov	r18,zero
    56bc:	003f9806 	br	5520 <__alt_data_end+0xf0005520>
    56c0:	8c00fd36 	bltu	r17,r16,5ab8 <__divdf3+0x714>
    56c4:	8440fb26 	beq	r16,r17,5ab4 <__divdf3+0x710>
    56c8:	8007883a 	mov	r3,r16
    56cc:	ad7fffc4 	addi	r21,r21,-1
    56d0:	0021883a 	mov	r16,zero
    56d4:	4004d63a 	srli	r2,r8,24
    56d8:	8822923a 	slli	r17,r17,8
    56dc:	1809883a 	mov	r4,r3
    56e0:	402c923a 	slli	r22,r8,8
    56e4:	88b8b03a 	or	fp,r17,r2
    56e8:	e028d43a 	srli	r20,fp,16
    56ec:	d8c00015 	stw	r3,0(sp)
    56f0:	e5ffffcc 	andi	r23,fp,65535
    56f4:	a00b883a 	mov	r5,r20
    56f8:	0005e900 	call	5e90 <__udivsi3>
    56fc:	d8c00017 	ldw	r3,0(sp)
    5700:	a00b883a 	mov	r5,r20
    5704:	d8800315 	stw	r2,12(sp)
    5708:	1809883a 	mov	r4,r3
    570c:	0005ef40 	call	5ef4 <__umodsi3>
    5710:	d9800317 	ldw	r6,12(sp)
    5714:	1006943a 	slli	r3,r2,16
    5718:	9004d43a 	srli	r2,r18,16
    571c:	b9a3383a 	mul	r17,r23,r6
    5720:	10c4b03a 	or	r2,r2,r3
    5724:	1440062e 	bgeu	r2,r17,5740 <__divdf3+0x39c>
    5728:	1705883a 	add	r2,r2,fp
    572c:	30ffffc4 	addi	r3,r6,-1
    5730:	1700ee36 	bltu	r2,fp,5aec <__divdf3+0x748>
    5734:	1440ed2e 	bgeu	r2,r17,5aec <__divdf3+0x748>
    5738:	31bfff84 	addi	r6,r6,-2
    573c:	1705883a 	add	r2,r2,fp
    5740:	1463c83a 	sub	r17,r2,r17
    5744:	a00b883a 	mov	r5,r20
    5748:	8809883a 	mov	r4,r17
    574c:	d9800315 	stw	r6,12(sp)
    5750:	0005e900 	call	5e90 <__udivsi3>
    5754:	a00b883a 	mov	r5,r20
    5758:	8809883a 	mov	r4,r17
    575c:	d8800215 	stw	r2,8(sp)
    5760:	0005ef40 	call	5ef4 <__umodsi3>
    5764:	d9c00217 	ldw	r7,8(sp)
    5768:	1004943a 	slli	r2,r2,16
    576c:	94bfffcc 	andi	r18,r18,65535
    5770:	b9d1383a 	mul	r8,r23,r7
    5774:	90a4b03a 	or	r18,r18,r2
    5778:	d9800317 	ldw	r6,12(sp)
    577c:	9200062e 	bgeu	r18,r8,5798 <__divdf3+0x3f4>
    5780:	9725883a 	add	r18,r18,fp
    5784:	38bfffc4 	addi	r2,r7,-1
    5788:	9700d636 	bltu	r18,fp,5ae4 <__divdf3+0x740>
    578c:	9200d52e 	bgeu	r18,r8,5ae4 <__divdf3+0x740>
    5790:	39ffff84 	addi	r7,r7,-2
    5794:	9725883a 	add	r18,r18,fp
    5798:	3004943a 	slli	r2,r6,16
    579c:	b012d43a 	srli	r9,r22,16
    57a0:	b1bfffcc 	andi	r6,r22,65535
    57a4:	11e2b03a 	or	r17,r2,r7
    57a8:	8806d43a 	srli	r3,r17,16
    57ac:	893fffcc 	andi	r4,r17,65535
    57b0:	218b383a 	mul	r5,r4,r6
    57b4:	30c5383a 	mul	r2,r6,r3
    57b8:	2249383a 	mul	r4,r4,r9
    57bc:	280ed43a 	srli	r7,r5,16
    57c0:	9225c83a 	sub	r18,r18,r8
    57c4:	2089883a 	add	r4,r4,r2
    57c8:	3909883a 	add	r4,r7,r4
    57cc:	1a47383a 	mul	r3,r3,r9
    57d0:	2080022e 	bgeu	r4,r2,57dc <__divdf3+0x438>
    57d4:	00800074 	movhi	r2,1
    57d8:	1887883a 	add	r3,r3,r2
    57dc:	2004d43a 	srli	r2,r4,16
    57e0:	2008943a 	slli	r4,r4,16
    57e4:	297fffcc 	andi	r5,r5,65535
    57e8:	10c7883a 	add	r3,r2,r3
    57ec:	2149883a 	add	r4,r4,r5
    57f0:	90c0a536 	bltu	r18,r3,5a88 <__divdf3+0x6e4>
    57f4:	90c0bf26 	beq	r18,r3,5af4 <__divdf3+0x750>
    57f8:	90c7c83a 	sub	r3,r18,r3
    57fc:	810fc83a 	sub	r7,r16,r4
    5800:	81e5803a 	cmpltu	r18,r16,r7
    5804:	1ca5c83a 	sub	r18,r3,r18
    5808:	e480c126 	beq	fp,r18,5b10 <__divdf3+0x76c>
    580c:	a00b883a 	mov	r5,r20
    5810:	9009883a 	mov	r4,r18
    5814:	d9800315 	stw	r6,12(sp)
    5818:	d9c00215 	stw	r7,8(sp)
    581c:	da400115 	stw	r9,4(sp)
    5820:	0005e900 	call	5e90 <__udivsi3>
    5824:	a00b883a 	mov	r5,r20
    5828:	9009883a 	mov	r4,r18
    582c:	d8800015 	stw	r2,0(sp)
    5830:	0005ef40 	call	5ef4 <__umodsi3>
    5834:	d9c00217 	ldw	r7,8(sp)
    5838:	da000017 	ldw	r8,0(sp)
    583c:	1006943a 	slli	r3,r2,16
    5840:	3804d43a 	srli	r2,r7,16
    5844:	ba21383a 	mul	r16,r23,r8
    5848:	d9800317 	ldw	r6,12(sp)
    584c:	10c4b03a 	or	r2,r2,r3
    5850:	da400117 	ldw	r9,4(sp)
    5854:	1400062e 	bgeu	r2,r16,5870 <__divdf3+0x4cc>
    5858:	1705883a 	add	r2,r2,fp
    585c:	40ffffc4 	addi	r3,r8,-1
    5860:	1700ad36 	bltu	r2,fp,5b18 <__divdf3+0x774>
    5864:	1400ac2e 	bgeu	r2,r16,5b18 <__divdf3+0x774>
    5868:	423fff84 	addi	r8,r8,-2
    586c:	1705883a 	add	r2,r2,fp
    5870:	1421c83a 	sub	r16,r2,r16
    5874:	a00b883a 	mov	r5,r20
    5878:	8009883a 	mov	r4,r16
    587c:	d9800315 	stw	r6,12(sp)
    5880:	d9c00215 	stw	r7,8(sp)
    5884:	da000015 	stw	r8,0(sp)
    5888:	da400115 	stw	r9,4(sp)
    588c:	0005e900 	call	5e90 <__udivsi3>
    5890:	8009883a 	mov	r4,r16
    5894:	a00b883a 	mov	r5,r20
    5898:	1025883a 	mov	r18,r2
    589c:	0005ef40 	call	5ef4 <__umodsi3>
    58a0:	d9c00217 	ldw	r7,8(sp)
    58a4:	1004943a 	slli	r2,r2,16
    58a8:	bcaf383a 	mul	r23,r23,r18
    58ac:	393fffcc 	andi	r4,r7,65535
    58b0:	2088b03a 	or	r4,r4,r2
    58b4:	d9800317 	ldw	r6,12(sp)
    58b8:	da000017 	ldw	r8,0(sp)
    58bc:	da400117 	ldw	r9,4(sp)
    58c0:	25c0062e 	bgeu	r4,r23,58dc <__divdf3+0x538>
    58c4:	2709883a 	add	r4,r4,fp
    58c8:	90bfffc4 	addi	r2,r18,-1
    58cc:	27009436 	bltu	r4,fp,5b20 <__divdf3+0x77c>
    58d0:	25c0932e 	bgeu	r4,r23,5b20 <__divdf3+0x77c>
    58d4:	94bfff84 	addi	r18,r18,-2
    58d8:	2709883a 	add	r4,r4,fp
    58dc:	4004943a 	slli	r2,r8,16
    58e0:	25efc83a 	sub	r23,r4,r23
    58e4:	1490b03a 	or	r8,r2,r18
    58e8:	4008d43a 	srli	r4,r8,16
    58ec:	40ffffcc 	andi	r3,r8,65535
    58f0:	30c5383a 	mul	r2,r6,r3
    58f4:	1a47383a 	mul	r3,r3,r9
    58f8:	310d383a 	mul	r6,r6,r4
    58fc:	100ad43a 	srli	r5,r2,16
    5900:	4913383a 	mul	r9,r9,r4
    5904:	1987883a 	add	r3,r3,r6
    5908:	28c7883a 	add	r3,r5,r3
    590c:	1980022e 	bgeu	r3,r6,5918 <__divdf3+0x574>
    5910:	01000074 	movhi	r4,1
    5914:	4913883a 	add	r9,r9,r4
    5918:	1808d43a 	srli	r4,r3,16
    591c:	1806943a 	slli	r3,r3,16
    5920:	10bfffcc 	andi	r2,r2,65535
    5924:	2253883a 	add	r9,r4,r9
    5928:	1887883a 	add	r3,r3,r2
    592c:	ba403836 	bltu	r23,r9,5a10 <__divdf3+0x66c>
    5930:	ba403626 	beq	r23,r9,5a0c <__divdf3+0x668>
    5934:	42000054 	ori	r8,r8,1
    5938:	a880ffc4 	addi	r2,r21,1023
    593c:	00bf570e 	bge	zero,r2,569c <__alt_data_end+0xf000569c>
    5940:	40c001cc 	andi	r3,r8,7
    5944:	18000726 	beq	r3,zero,5964 <__divdf3+0x5c0>
    5948:	40c003cc 	andi	r3,r8,15
    594c:	01000104 	movi	r4,4
    5950:	19000426 	beq	r3,r4,5964 <__divdf3+0x5c0>
    5954:	4107883a 	add	r3,r8,r4
    5958:	1a11803a 	cmpltu	r8,r3,r8
    595c:	8a23883a 	add	r17,r17,r8
    5960:	1811883a 	mov	r8,r3
    5964:	88c0402c 	andhi	r3,r17,256
    5968:	18000426 	beq	r3,zero,597c <__divdf3+0x5d8>
    596c:	00ffc034 	movhi	r3,65280
    5970:	18ffffc4 	addi	r3,r3,-1
    5974:	a8810004 	addi	r2,r21,1024
    5978:	88e2703a 	and	r17,r17,r3
    597c:	00c1ff84 	movi	r3,2046
    5980:	18bee316 	blt	r3,r2,5510 <__alt_data_end+0xf0005510>
    5984:	8824977a 	slli	r18,r17,29
    5988:	4010d0fa 	srli	r8,r8,3
    598c:	8822927a 	slli	r17,r17,9
    5990:	1081ffcc 	andi	r2,r2,2047
    5994:	9224b03a 	or	r18,r18,r8
    5998:	880ad33a 	srli	r5,r17,12
    599c:	98c0004c 	andi	r3,r19,1
    59a0:	003edf06 	br	5520 <__alt_data_end+0xf0005520>
    59a4:	8080022c 	andhi	r2,r16,8
    59a8:	10001226 	beq	r2,zero,59f4 <__divdf3+0x650>
    59ac:	8880022c 	andhi	r2,r17,8
    59b0:	1000101e 	bne	r2,zero,59f4 <__divdf3+0x650>
    59b4:	00800434 	movhi	r2,16
    59b8:	89400234 	orhi	r5,r17,8
    59bc:	10bfffc4 	addi	r2,r2,-1
    59c0:	b007883a 	mov	r3,r22
    59c4:	288a703a 	and	r5,r5,r2
    59c8:	4025883a 	mov	r18,r8
    59cc:	003f3106 	br	5694 <__alt_data_end+0xf0005694>
    59d0:	008000c4 	movi	r2,3
    59d4:	3880a626 	beq	r7,r2,5c70 <__divdf3+0x8cc>
    59d8:	00800044 	movi	r2,1
    59dc:	3880521e 	bne	r7,r2,5b28 <__divdf3+0x784>
    59e0:	b807883a 	mov	r3,r23
    59e4:	0005883a 	mov	r2,zero
    59e8:	000b883a 	mov	r5,zero
    59ec:	0025883a 	mov	r18,zero
    59f0:	003ecb06 	br	5520 <__alt_data_end+0xf0005520>
    59f4:	00800434 	movhi	r2,16
    59f8:	81400234 	orhi	r5,r16,8
    59fc:	10bfffc4 	addi	r2,r2,-1
    5a00:	a007883a 	mov	r3,r20
    5a04:	288a703a 	and	r5,r5,r2
    5a08:	003f2206 	br	5694 <__alt_data_end+0xf0005694>
    5a0c:	183fca26 	beq	r3,zero,5938 <__alt_data_end+0xf0005938>
    5a10:	e5ef883a 	add	r23,fp,r23
    5a14:	40bfffc4 	addi	r2,r8,-1
    5a18:	bf00392e 	bgeu	r23,fp,5b00 <__divdf3+0x75c>
    5a1c:	1011883a 	mov	r8,r2
    5a20:	ba7fc41e 	bne	r23,r9,5934 <__alt_data_end+0xf0005934>
    5a24:	b0ffc31e 	bne	r22,r3,5934 <__alt_data_end+0xf0005934>
    5a28:	003fc306 	br	5938 <__alt_data_end+0xf0005938>
    5a2c:	143ff604 	addi	r16,r2,-40
    5a30:	9c20983a 	sll	r16,r19,r16
    5a34:	0025883a 	mov	r18,zero
    5a38:	003ee206 	br	55c4 <__alt_data_end+0xf00055c4>
    5a3c:	d9800315 	stw	r6,12(sp)
    5a40:	d9c00215 	stw	r7,8(sp)
    5a44:	0005d340 	call	5d34 <__clzsi2>
    5a48:	10800804 	addi	r2,r2,32
    5a4c:	d9c00217 	ldw	r7,8(sp)
    5a50:	d9800317 	ldw	r6,12(sp)
    5a54:	003ed106 	br	559c <__alt_data_end+0xf000559c>
    5a58:	147ff604 	addi	r17,r2,-40
    5a5c:	3462983a 	sll	r17,r6,r17
    5a60:	0011883a 	mov	r8,zero
    5a64:	003ef506 	br	563c <__alt_data_end+0xf000563c>
    5a68:	3009883a 	mov	r4,r6
    5a6c:	d9800315 	stw	r6,12(sp)
    5a70:	da400115 	stw	r9,4(sp)
    5a74:	0005d340 	call	5d34 <__clzsi2>
    5a78:	10800804 	addi	r2,r2,32
    5a7c:	da400117 	ldw	r9,4(sp)
    5a80:	d9800317 	ldw	r6,12(sp)
    5a84:	003ee306 	br	5614 <__alt_data_end+0xf0005614>
    5a88:	85a1883a 	add	r16,r16,r22
    5a8c:	8585803a 	cmpltu	r2,r16,r22
    5a90:	1705883a 	add	r2,r2,fp
    5a94:	14a5883a 	add	r18,r2,r18
    5a98:	88bfffc4 	addi	r2,r17,-1
    5a9c:	e4800c2e 	bgeu	fp,r18,5ad0 <__divdf3+0x72c>
    5aa0:	90c03e36 	bltu	r18,r3,5b9c <__divdf3+0x7f8>
    5aa4:	1c806926 	beq	r3,r18,5c4c <__divdf3+0x8a8>
    5aa8:	90c7c83a 	sub	r3,r18,r3
    5aac:	1023883a 	mov	r17,r2
    5ab0:	003f5206 	br	57fc <__alt_data_end+0xf00057fc>
    5ab4:	923f0436 	bltu	r18,r8,56c8 <__alt_data_end+0xf00056c8>
    5ab8:	800897fa 	slli	r4,r16,31
    5abc:	9004d07a 	srli	r2,r18,1
    5ac0:	8006d07a 	srli	r3,r16,1
    5ac4:	902097fa 	slli	r16,r18,31
    5ac8:	20a4b03a 	or	r18,r4,r2
    5acc:	003f0106 	br	56d4 <__alt_data_end+0xf00056d4>
    5ad0:	e4bff51e 	bne	fp,r18,5aa8 <__alt_data_end+0xf0005aa8>
    5ad4:	85bff22e 	bgeu	r16,r22,5aa0 <__alt_data_end+0xf0005aa0>
    5ad8:	e0c7c83a 	sub	r3,fp,r3
    5adc:	1023883a 	mov	r17,r2
    5ae0:	003f4606 	br	57fc <__alt_data_end+0xf00057fc>
    5ae4:	100f883a 	mov	r7,r2
    5ae8:	003f2b06 	br	5798 <__alt_data_end+0xf0005798>
    5aec:	180d883a 	mov	r6,r3
    5af0:	003f1306 	br	5740 <__alt_data_end+0xf0005740>
    5af4:	813fe436 	bltu	r16,r4,5a88 <__alt_data_end+0xf0005a88>
    5af8:	0007883a 	mov	r3,zero
    5afc:	003f3f06 	br	57fc <__alt_data_end+0xf00057fc>
    5b00:	ba402c36 	bltu	r23,r9,5bb4 <__divdf3+0x810>
    5b04:	4dc05426 	beq	r9,r23,5c58 <__divdf3+0x8b4>
    5b08:	1011883a 	mov	r8,r2
    5b0c:	003f8906 	br	5934 <__alt_data_end+0xf0005934>
    5b10:	023fffc4 	movi	r8,-1
    5b14:	003f8806 	br	5938 <__alt_data_end+0xf0005938>
    5b18:	1811883a 	mov	r8,r3
    5b1c:	003f5406 	br	5870 <__alt_data_end+0xf0005870>
    5b20:	1025883a 	mov	r18,r2
    5b24:	003f6d06 	br	58dc <__alt_data_end+0xf00058dc>
    5b28:	b827883a 	mov	r19,r23
    5b2c:	003f8206 	br	5938 <__alt_data_end+0xf0005938>
    5b30:	010007c4 	movi	r4,31
    5b34:	20c02616 	blt	r4,r3,5bd0 <__divdf3+0x82c>
    5b38:	00800804 	movi	r2,32
    5b3c:	10c5c83a 	sub	r2,r2,r3
    5b40:	888a983a 	sll	r5,r17,r2
    5b44:	40c8d83a 	srl	r4,r8,r3
    5b48:	4084983a 	sll	r2,r8,r2
    5b4c:	88e2d83a 	srl	r17,r17,r3
    5b50:	2906b03a 	or	r3,r5,r4
    5b54:	1004c03a 	cmpne	r2,r2,zero
    5b58:	1886b03a 	or	r3,r3,r2
    5b5c:	188001cc 	andi	r2,r3,7
    5b60:	10000726 	beq	r2,zero,5b80 <__divdf3+0x7dc>
    5b64:	188003cc 	andi	r2,r3,15
    5b68:	01000104 	movi	r4,4
    5b6c:	11000426 	beq	r2,r4,5b80 <__divdf3+0x7dc>
    5b70:	1805883a 	mov	r2,r3
    5b74:	10c00104 	addi	r3,r2,4
    5b78:	1885803a 	cmpltu	r2,r3,r2
    5b7c:	88a3883a 	add	r17,r17,r2
    5b80:	8880202c 	andhi	r2,r17,128
    5b84:	10002726 	beq	r2,zero,5c24 <__divdf3+0x880>
    5b88:	98c0004c 	andi	r3,r19,1
    5b8c:	00800044 	movi	r2,1
    5b90:	000b883a 	mov	r5,zero
    5b94:	0025883a 	mov	r18,zero
    5b98:	003e6106 	br	5520 <__alt_data_end+0xf0005520>
    5b9c:	85a1883a 	add	r16,r16,r22
    5ba0:	8585803a 	cmpltu	r2,r16,r22
    5ba4:	1705883a 	add	r2,r2,fp
    5ba8:	14a5883a 	add	r18,r2,r18
    5bac:	8c7fff84 	addi	r17,r17,-2
    5bb0:	003f1106 	br	57f8 <__alt_data_end+0xf00057f8>
    5bb4:	b589883a 	add	r4,r22,r22
    5bb8:	25ad803a 	cmpltu	r22,r4,r22
    5bbc:	b739883a 	add	fp,r22,fp
    5bc0:	40bfff84 	addi	r2,r8,-2
    5bc4:	bf2f883a 	add	r23,r23,fp
    5bc8:	202d883a 	mov	r22,r4
    5bcc:	003f9306 	br	5a1c <__alt_data_end+0xf0005a1c>
    5bd0:	013ff844 	movi	r4,-31
    5bd4:	2085c83a 	sub	r2,r4,r2
    5bd8:	8888d83a 	srl	r4,r17,r2
    5bdc:	00800804 	movi	r2,32
    5be0:	18802126 	beq	r3,r2,5c68 <__divdf3+0x8c4>
    5be4:	00801004 	movi	r2,64
    5be8:	10c5c83a 	sub	r2,r2,r3
    5bec:	8884983a 	sll	r2,r17,r2
    5bf0:	1204b03a 	or	r2,r2,r8
    5bf4:	1004c03a 	cmpne	r2,r2,zero
    5bf8:	2084b03a 	or	r2,r4,r2
    5bfc:	144001cc 	andi	r17,r2,7
    5c00:	88000d1e 	bne	r17,zero,5c38 <__divdf3+0x894>
    5c04:	000b883a 	mov	r5,zero
    5c08:	1024d0fa 	srli	r18,r2,3
    5c0c:	98c0004c 	andi	r3,r19,1
    5c10:	0005883a 	mov	r2,zero
    5c14:	9464b03a 	or	r18,r18,r17
    5c18:	003e4106 	br	5520 <__alt_data_end+0xf0005520>
    5c1c:	1007883a 	mov	r3,r2
    5c20:	0023883a 	mov	r17,zero
    5c24:	880a927a 	slli	r5,r17,9
    5c28:	1805883a 	mov	r2,r3
    5c2c:	8822977a 	slli	r17,r17,29
    5c30:	280ad33a 	srli	r5,r5,12
    5c34:	003ff406 	br	5c08 <__alt_data_end+0xf0005c08>
    5c38:	10c003cc 	andi	r3,r2,15
    5c3c:	01000104 	movi	r4,4
    5c40:	193ff626 	beq	r3,r4,5c1c <__alt_data_end+0xf0005c1c>
    5c44:	0023883a 	mov	r17,zero
    5c48:	003fca06 	br	5b74 <__alt_data_end+0xf0005b74>
    5c4c:	813fd336 	bltu	r16,r4,5b9c <__alt_data_end+0xf0005b9c>
    5c50:	1023883a 	mov	r17,r2
    5c54:	003fa806 	br	5af8 <__alt_data_end+0xf0005af8>
    5c58:	b0ffd636 	bltu	r22,r3,5bb4 <__alt_data_end+0xf0005bb4>
    5c5c:	1011883a 	mov	r8,r2
    5c60:	b0ff341e 	bne	r22,r3,5934 <__alt_data_end+0xf0005934>
    5c64:	003f3406 	br	5938 <__alt_data_end+0xf0005938>
    5c68:	0005883a 	mov	r2,zero
    5c6c:	003fe006 	br	5bf0 <__alt_data_end+0xf0005bf0>
    5c70:	00800434 	movhi	r2,16
    5c74:	89400234 	orhi	r5,r17,8
    5c78:	10bfffc4 	addi	r2,r2,-1
    5c7c:	b807883a 	mov	r3,r23
    5c80:	288a703a 	and	r5,r5,r2
    5c84:	4025883a 	mov	r18,r8
    5c88:	003e8206 	br	5694 <__alt_data_end+0xf0005694>

00005c8c <__floatunsidf>:
    5c8c:	defffe04 	addi	sp,sp,-8
    5c90:	dc000015 	stw	r16,0(sp)
    5c94:	dfc00115 	stw	ra,4(sp)
    5c98:	2021883a 	mov	r16,r4
    5c9c:	20002226 	beq	r4,zero,5d28 <__floatunsidf+0x9c>
    5ca0:	0005d340 	call	5d34 <__clzsi2>
    5ca4:	01010784 	movi	r4,1054
    5ca8:	2089c83a 	sub	r4,r4,r2
    5cac:	01810cc4 	movi	r6,1075
    5cb0:	310dc83a 	sub	r6,r6,r4
    5cb4:	00c007c4 	movi	r3,31
    5cb8:	1980120e 	bge	r3,r6,5d04 <__floatunsidf+0x78>
    5cbc:	00c104c4 	movi	r3,1043
    5cc0:	1907c83a 	sub	r3,r3,r4
    5cc4:	80ca983a 	sll	r5,r16,r3
    5cc8:	00800434 	movhi	r2,16
    5ccc:	10bfffc4 	addi	r2,r2,-1
    5cd0:	2101ffcc 	andi	r4,r4,2047
    5cd4:	0021883a 	mov	r16,zero
    5cd8:	288a703a 	and	r5,r5,r2
    5cdc:	2008953a 	slli	r4,r4,20
    5ce0:	00c00434 	movhi	r3,16
    5ce4:	18ffffc4 	addi	r3,r3,-1
    5ce8:	28c6703a 	and	r3,r5,r3
    5cec:	8005883a 	mov	r2,r16
    5cf0:	1906b03a 	or	r3,r3,r4
    5cf4:	dfc00117 	ldw	ra,4(sp)
    5cf8:	dc000017 	ldw	r16,0(sp)
    5cfc:	dec00204 	addi	sp,sp,8
    5d00:	f800283a 	ret
    5d04:	00c002c4 	movi	r3,11
    5d08:	188bc83a 	sub	r5,r3,r2
    5d0c:	814ad83a 	srl	r5,r16,r5
    5d10:	00c00434 	movhi	r3,16
    5d14:	18ffffc4 	addi	r3,r3,-1
    5d18:	81a0983a 	sll	r16,r16,r6
    5d1c:	2101ffcc 	andi	r4,r4,2047
    5d20:	28ca703a 	and	r5,r5,r3
    5d24:	003fed06 	br	5cdc <__alt_data_end+0xf0005cdc>
    5d28:	0009883a 	mov	r4,zero
    5d2c:	000b883a 	mov	r5,zero
    5d30:	003fea06 	br	5cdc <__alt_data_end+0xf0005cdc>

00005d34 <__clzsi2>:
    5d34:	00bfffd4 	movui	r2,65535
    5d38:	11000536 	bltu	r2,r4,5d50 <__clzsi2+0x1c>
    5d3c:	00803fc4 	movi	r2,255
    5d40:	11000f36 	bltu	r2,r4,5d80 <__clzsi2+0x4c>
    5d44:	00800804 	movi	r2,32
    5d48:	0007883a 	mov	r3,zero
    5d4c:	00000506 	br	5d64 <__clzsi2+0x30>
    5d50:	00804034 	movhi	r2,256
    5d54:	10bfffc4 	addi	r2,r2,-1
    5d58:	11000c2e 	bgeu	r2,r4,5d8c <__clzsi2+0x58>
    5d5c:	00800204 	movi	r2,8
    5d60:	00c00604 	movi	r3,24
    5d64:	20c8d83a 	srl	r4,r4,r3
    5d68:	00c20034 	movhi	r3,2048
    5d6c:	18c030c4 	addi	r3,r3,195
    5d70:	1909883a 	add	r4,r3,r4
    5d74:	20c00003 	ldbu	r3,0(r4)
    5d78:	10c5c83a 	sub	r2,r2,r3
    5d7c:	f800283a 	ret
    5d80:	00800604 	movi	r2,24
    5d84:	00c00204 	movi	r3,8
    5d88:	003ff606 	br	5d64 <__alt_data_end+0xf0005d64>
    5d8c:	00800404 	movi	r2,16
    5d90:	1007883a 	mov	r3,r2
    5d94:	003ff306 	br	5d64 <__alt_data_end+0xf0005d64>

00005d98 <__divsi3>:
    5d98:	20001b16 	blt	r4,zero,5e08 <__divsi3+0x70>
    5d9c:	000f883a 	mov	r7,zero
    5da0:	28001616 	blt	r5,zero,5dfc <__divsi3+0x64>
    5da4:	200d883a 	mov	r6,r4
    5da8:	29001a2e 	bgeu	r5,r4,5e14 <__divsi3+0x7c>
    5dac:	00800804 	movi	r2,32
    5db0:	00c00044 	movi	r3,1
    5db4:	00000106 	br	5dbc <__divsi3+0x24>
    5db8:	10000d26 	beq	r2,zero,5df0 <__divsi3+0x58>
    5dbc:	294b883a 	add	r5,r5,r5
    5dc0:	10bfffc4 	addi	r2,r2,-1
    5dc4:	18c7883a 	add	r3,r3,r3
    5dc8:	293ffb36 	bltu	r5,r4,5db8 <__alt_data_end+0xf0005db8>
    5dcc:	0005883a 	mov	r2,zero
    5dd0:	18000726 	beq	r3,zero,5df0 <__divsi3+0x58>
    5dd4:	0005883a 	mov	r2,zero
    5dd8:	31400236 	bltu	r6,r5,5de4 <__divsi3+0x4c>
    5ddc:	314dc83a 	sub	r6,r6,r5
    5de0:	10c4b03a 	or	r2,r2,r3
    5de4:	1806d07a 	srli	r3,r3,1
    5de8:	280ad07a 	srli	r5,r5,1
    5dec:	183ffa1e 	bne	r3,zero,5dd8 <__alt_data_end+0xf0005dd8>
    5df0:	38000126 	beq	r7,zero,5df8 <__divsi3+0x60>
    5df4:	0085c83a 	sub	r2,zero,r2
    5df8:	f800283a 	ret
    5dfc:	014bc83a 	sub	r5,zero,r5
    5e00:	39c0005c 	xori	r7,r7,1
    5e04:	003fe706 	br	5da4 <__alt_data_end+0xf0005da4>
    5e08:	0109c83a 	sub	r4,zero,r4
    5e0c:	01c00044 	movi	r7,1
    5e10:	003fe306 	br	5da0 <__alt_data_end+0xf0005da0>
    5e14:	00c00044 	movi	r3,1
    5e18:	003fee06 	br	5dd4 <__alt_data_end+0xf0005dd4>

00005e1c <__modsi3>:
    5e1c:	20001716 	blt	r4,zero,5e7c <__modsi3+0x60>
    5e20:	000f883a 	mov	r7,zero
    5e24:	2005883a 	mov	r2,r4
    5e28:	28001216 	blt	r5,zero,5e74 <__modsi3+0x58>
    5e2c:	2900162e 	bgeu	r5,r4,5e88 <__modsi3+0x6c>
    5e30:	01800804 	movi	r6,32
    5e34:	00c00044 	movi	r3,1
    5e38:	00000106 	br	5e40 <__modsi3+0x24>
    5e3c:	30000a26 	beq	r6,zero,5e68 <__modsi3+0x4c>
    5e40:	294b883a 	add	r5,r5,r5
    5e44:	31bfffc4 	addi	r6,r6,-1
    5e48:	18c7883a 	add	r3,r3,r3
    5e4c:	293ffb36 	bltu	r5,r4,5e3c <__alt_data_end+0xf0005e3c>
    5e50:	18000526 	beq	r3,zero,5e68 <__modsi3+0x4c>
    5e54:	1806d07a 	srli	r3,r3,1
    5e58:	11400136 	bltu	r2,r5,5e60 <__modsi3+0x44>
    5e5c:	1145c83a 	sub	r2,r2,r5
    5e60:	280ad07a 	srli	r5,r5,1
    5e64:	183ffb1e 	bne	r3,zero,5e54 <__alt_data_end+0xf0005e54>
    5e68:	38000126 	beq	r7,zero,5e70 <__modsi3+0x54>
    5e6c:	0085c83a 	sub	r2,zero,r2
    5e70:	f800283a 	ret
    5e74:	014bc83a 	sub	r5,zero,r5
    5e78:	003fec06 	br	5e2c <__alt_data_end+0xf0005e2c>
    5e7c:	0109c83a 	sub	r4,zero,r4
    5e80:	01c00044 	movi	r7,1
    5e84:	003fe706 	br	5e24 <__alt_data_end+0xf0005e24>
    5e88:	00c00044 	movi	r3,1
    5e8c:	003ff106 	br	5e54 <__alt_data_end+0xf0005e54>

00005e90 <__udivsi3>:
    5e90:	200d883a 	mov	r6,r4
    5e94:	2900152e 	bgeu	r5,r4,5eec <__udivsi3+0x5c>
    5e98:	28001416 	blt	r5,zero,5eec <__udivsi3+0x5c>
    5e9c:	00800804 	movi	r2,32
    5ea0:	00c00044 	movi	r3,1
    5ea4:	00000206 	br	5eb0 <__udivsi3+0x20>
    5ea8:	10000e26 	beq	r2,zero,5ee4 <__udivsi3+0x54>
    5eac:	28000516 	blt	r5,zero,5ec4 <__udivsi3+0x34>
    5eb0:	294b883a 	add	r5,r5,r5
    5eb4:	10bfffc4 	addi	r2,r2,-1
    5eb8:	18c7883a 	add	r3,r3,r3
    5ebc:	293ffa36 	bltu	r5,r4,5ea8 <__alt_data_end+0xf0005ea8>
    5ec0:	18000826 	beq	r3,zero,5ee4 <__udivsi3+0x54>
    5ec4:	0005883a 	mov	r2,zero
    5ec8:	31400236 	bltu	r6,r5,5ed4 <__udivsi3+0x44>
    5ecc:	314dc83a 	sub	r6,r6,r5
    5ed0:	10c4b03a 	or	r2,r2,r3
    5ed4:	1806d07a 	srli	r3,r3,1
    5ed8:	280ad07a 	srli	r5,r5,1
    5edc:	183ffa1e 	bne	r3,zero,5ec8 <__alt_data_end+0xf0005ec8>
    5ee0:	f800283a 	ret
    5ee4:	0005883a 	mov	r2,zero
    5ee8:	f800283a 	ret
    5eec:	00c00044 	movi	r3,1
    5ef0:	003ff406 	br	5ec4 <__alt_data_end+0xf0005ec4>

00005ef4 <__umodsi3>:
    5ef4:	2005883a 	mov	r2,r4
    5ef8:	2900122e 	bgeu	r5,r4,5f44 <__umodsi3+0x50>
    5efc:	28001116 	blt	r5,zero,5f44 <__umodsi3+0x50>
    5f00:	01800804 	movi	r6,32
    5f04:	00c00044 	movi	r3,1
    5f08:	00000206 	br	5f14 <__umodsi3+0x20>
    5f0c:	30000c26 	beq	r6,zero,5f40 <__umodsi3+0x4c>
    5f10:	28000516 	blt	r5,zero,5f28 <__umodsi3+0x34>
    5f14:	294b883a 	add	r5,r5,r5
    5f18:	31bfffc4 	addi	r6,r6,-1
    5f1c:	18c7883a 	add	r3,r3,r3
    5f20:	293ffa36 	bltu	r5,r4,5f0c <__alt_data_end+0xf0005f0c>
    5f24:	18000626 	beq	r3,zero,5f40 <__umodsi3+0x4c>
    5f28:	1806d07a 	srli	r3,r3,1
    5f2c:	11400136 	bltu	r2,r5,5f34 <__umodsi3+0x40>
    5f30:	1145c83a 	sub	r2,r2,r5
    5f34:	280ad07a 	srli	r5,r5,1
    5f38:	183ffb1e 	bne	r3,zero,5f28 <__alt_data_end+0xf0005f28>
    5f3c:	f800283a 	ret
    5f40:	f800283a 	ret
    5f44:	00c00044 	movi	r3,1
    5f48:	003ff706 	br	5f28 <__alt_data_end+0xf0005f28>

00005f4c <memcmp>:
    5f4c:	01c000c4 	movi	r7,3
    5f50:	3980192e 	bgeu	r7,r6,5fb8 <memcmp+0x6c>
    5f54:	2144b03a 	or	r2,r4,r5
    5f58:	11c4703a 	and	r2,r2,r7
    5f5c:	10000f26 	beq	r2,zero,5f9c <memcmp+0x50>
    5f60:	20800003 	ldbu	r2,0(r4)
    5f64:	28c00003 	ldbu	r3,0(r5)
    5f68:	10c0151e 	bne	r2,r3,5fc0 <memcmp+0x74>
    5f6c:	31bfff84 	addi	r6,r6,-2
    5f70:	01ffffc4 	movi	r7,-1
    5f74:	00000406 	br	5f88 <memcmp+0x3c>
    5f78:	20800003 	ldbu	r2,0(r4)
    5f7c:	28c00003 	ldbu	r3,0(r5)
    5f80:	31bfffc4 	addi	r6,r6,-1
    5f84:	10c00e1e 	bne	r2,r3,5fc0 <memcmp+0x74>
    5f88:	21000044 	addi	r4,r4,1
    5f8c:	29400044 	addi	r5,r5,1
    5f90:	31fff91e 	bne	r6,r7,5f78 <__alt_data_end+0xf0005f78>
    5f94:	0005883a 	mov	r2,zero
    5f98:	f800283a 	ret
    5f9c:	20c00017 	ldw	r3,0(r4)
    5fa0:	28800017 	ldw	r2,0(r5)
    5fa4:	18bfee1e 	bne	r3,r2,5f60 <__alt_data_end+0xf0005f60>
    5fa8:	31bfff04 	addi	r6,r6,-4
    5fac:	21000104 	addi	r4,r4,4
    5fb0:	29400104 	addi	r5,r5,4
    5fb4:	39bff936 	bltu	r7,r6,5f9c <__alt_data_end+0xf0005f9c>
    5fb8:	303fe91e 	bne	r6,zero,5f60 <__alt_data_end+0xf0005f60>
    5fbc:	003ff506 	br	5f94 <__alt_data_end+0xf0005f94>
    5fc0:	10c5c83a 	sub	r2,r2,r3
    5fc4:	f800283a 	ret

00005fc8 <memcpy>:
    5fc8:	defffd04 	addi	sp,sp,-12
    5fcc:	dfc00215 	stw	ra,8(sp)
    5fd0:	dc400115 	stw	r17,4(sp)
    5fd4:	dc000015 	stw	r16,0(sp)
    5fd8:	00c003c4 	movi	r3,15
    5fdc:	2005883a 	mov	r2,r4
    5fe0:	1980452e 	bgeu	r3,r6,60f8 <memcpy+0x130>
    5fe4:	2906b03a 	or	r3,r5,r4
    5fe8:	18c000cc 	andi	r3,r3,3
    5fec:	1800441e 	bne	r3,zero,6100 <memcpy+0x138>
    5ff0:	347ffc04 	addi	r17,r6,-16
    5ff4:	8822d13a 	srli	r17,r17,4
    5ff8:	28c00104 	addi	r3,r5,4
    5ffc:	23400104 	addi	r13,r4,4
    6000:	8820913a 	slli	r16,r17,4
    6004:	2b000204 	addi	r12,r5,8
    6008:	22c00204 	addi	r11,r4,8
    600c:	84000504 	addi	r16,r16,20
    6010:	2a800304 	addi	r10,r5,12
    6014:	22400304 	addi	r9,r4,12
    6018:	2c21883a 	add	r16,r5,r16
    601c:	2811883a 	mov	r8,r5
    6020:	200f883a 	mov	r7,r4
    6024:	41000017 	ldw	r4,0(r8)
    6028:	1fc00017 	ldw	ra,0(r3)
    602c:	63c00017 	ldw	r15,0(r12)
    6030:	39000015 	stw	r4,0(r7)
    6034:	53800017 	ldw	r14,0(r10)
    6038:	6fc00015 	stw	ra,0(r13)
    603c:	5bc00015 	stw	r15,0(r11)
    6040:	4b800015 	stw	r14,0(r9)
    6044:	18c00404 	addi	r3,r3,16
    6048:	39c00404 	addi	r7,r7,16
    604c:	42000404 	addi	r8,r8,16
    6050:	6b400404 	addi	r13,r13,16
    6054:	63000404 	addi	r12,r12,16
    6058:	5ac00404 	addi	r11,r11,16
    605c:	52800404 	addi	r10,r10,16
    6060:	4a400404 	addi	r9,r9,16
    6064:	1c3fef1e 	bne	r3,r16,6024 <__alt_data_end+0xf0006024>
    6068:	89c00044 	addi	r7,r17,1
    606c:	380e913a 	slli	r7,r7,4
    6070:	310003cc 	andi	r4,r6,15
    6074:	02c000c4 	movi	r11,3
    6078:	11c7883a 	add	r3,r2,r7
    607c:	29cb883a 	add	r5,r5,r7
    6080:	5900212e 	bgeu	r11,r4,6108 <memcpy+0x140>
    6084:	1813883a 	mov	r9,r3
    6088:	2811883a 	mov	r8,r5
    608c:	200f883a 	mov	r7,r4
    6090:	42800017 	ldw	r10,0(r8)
    6094:	4a400104 	addi	r9,r9,4
    6098:	39ffff04 	addi	r7,r7,-4
    609c:	4abfff15 	stw	r10,-4(r9)
    60a0:	42000104 	addi	r8,r8,4
    60a4:	59fffa36 	bltu	r11,r7,6090 <__alt_data_end+0xf0006090>
    60a8:	213fff04 	addi	r4,r4,-4
    60ac:	2008d0ba 	srli	r4,r4,2
    60b0:	318000cc 	andi	r6,r6,3
    60b4:	21000044 	addi	r4,r4,1
    60b8:	2109883a 	add	r4,r4,r4
    60bc:	2109883a 	add	r4,r4,r4
    60c0:	1907883a 	add	r3,r3,r4
    60c4:	290b883a 	add	r5,r5,r4
    60c8:	30000626 	beq	r6,zero,60e4 <memcpy+0x11c>
    60cc:	198d883a 	add	r6,r3,r6
    60d0:	29c00003 	ldbu	r7,0(r5)
    60d4:	18c00044 	addi	r3,r3,1
    60d8:	29400044 	addi	r5,r5,1
    60dc:	19ffffc5 	stb	r7,-1(r3)
    60e0:	19bffb1e 	bne	r3,r6,60d0 <__alt_data_end+0xf00060d0>
    60e4:	dfc00217 	ldw	ra,8(sp)
    60e8:	dc400117 	ldw	r17,4(sp)
    60ec:	dc000017 	ldw	r16,0(sp)
    60f0:	dec00304 	addi	sp,sp,12
    60f4:	f800283a 	ret
    60f8:	2007883a 	mov	r3,r4
    60fc:	003ff206 	br	60c8 <__alt_data_end+0xf00060c8>
    6100:	2007883a 	mov	r3,r4
    6104:	003ff106 	br	60cc <__alt_data_end+0xf00060cc>
    6108:	200d883a 	mov	r6,r4
    610c:	003fee06 	br	60c8 <__alt_data_end+0xf00060c8>

00006110 <memset>:
    6110:	20c000cc 	andi	r3,r4,3
    6114:	2005883a 	mov	r2,r4
    6118:	18004426 	beq	r3,zero,622c <memset+0x11c>
    611c:	31ffffc4 	addi	r7,r6,-1
    6120:	30004026 	beq	r6,zero,6224 <memset+0x114>
    6124:	2813883a 	mov	r9,r5
    6128:	200d883a 	mov	r6,r4
    612c:	2007883a 	mov	r3,r4
    6130:	00000406 	br	6144 <memset+0x34>
    6134:	3a3fffc4 	addi	r8,r7,-1
    6138:	31800044 	addi	r6,r6,1
    613c:	38003926 	beq	r7,zero,6224 <memset+0x114>
    6140:	400f883a 	mov	r7,r8
    6144:	18c00044 	addi	r3,r3,1
    6148:	32400005 	stb	r9,0(r6)
    614c:	1a0000cc 	andi	r8,r3,3
    6150:	403ff81e 	bne	r8,zero,6134 <__alt_data_end+0xf0006134>
    6154:	010000c4 	movi	r4,3
    6158:	21c02d2e 	bgeu	r4,r7,6210 <memset+0x100>
    615c:	29003fcc 	andi	r4,r5,255
    6160:	200c923a 	slli	r6,r4,8
    6164:	3108b03a 	or	r4,r6,r4
    6168:	200c943a 	slli	r6,r4,16
    616c:	218cb03a 	or	r6,r4,r6
    6170:	010003c4 	movi	r4,15
    6174:	21c0182e 	bgeu	r4,r7,61d8 <memset+0xc8>
    6178:	3b3ffc04 	addi	r12,r7,-16
    617c:	6018d13a 	srli	r12,r12,4
    6180:	1a000104 	addi	r8,r3,4
    6184:	1ac00204 	addi	r11,r3,8
    6188:	6008913a 	slli	r4,r12,4
    618c:	1a800304 	addi	r10,r3,12
    6190:	1813883a 	mov	r9,r3
    6194:	21000504 	addi	r4,r4,20
    6198:	1909883a 	add	r4,r3,r4
    619c:	49800015 	stw	r6,0(r9)
    61a0:	41800015 	stw	r6,0(r8)
    61a4:	59800015 	stw	r6,0(r11)
    61a8:	51800015 	stw	r6,0(r10)
    61ac:	42000404 	addi	r8,r8,16
    61b0:	4a400404 	addi	r9,r9,16
    61b4:	5ac00404 	addi	r11,r11,16
    61b8:	52800404 	addi	r10,r10,16
    61bc:	413ff71e 	bne	r8,r4,619c <__alt_data_end+0xf000619c>
    61c0:	63000044 	addi	r12,r12,1
    61c4:	6018913a 	slli	r12,r12,4
    61c8:	39c003cc 	andi	r7,r7,15
    61cc:	010000c4 	movi	r4,3
    61d0:	1b07883a 	add	r3,r3,r12
    61d4:	21c00e2e 	bgeu	r4,r7,6210 <memset+0x100>
    61d8:	1813883a 	mov	r9,r3
    61dc:	3811883a 	mov	r8,r7
    61e0:	010000c4 	movi	r4,3
    61e4:	49800015 	stw	r6,0(r9)
    61e8:	423fff04 	addi	r8,r8,-4
    61ec:	4a400104 	addi	r9,r9,4
    61f0:	223ffc36 	bltu	r4,r8,61e4 <__alt_data_end+0xf00061e4>
    61f4:	393fff04 	addi	r4,r7,-4
    61f8:	2008d0ba 	srli	r4,r4,2
    61fc:	39c000cc 	andi	r7,r7,3
    6200:	21000044 	addi	r4,r4,1
    6204:	2109883a 	add	r4,r4,r4
    6208:	2109883a 	add	r4,r4,r4
    620c:	1907883a 	add	r3,r3,r4
    6210:	38000526 	beq	r7,zero,6228 <memset+0x118>
    6214:	19cf883a 	add	r7,r3,r7
    6218:	19400005 	stb	r5,0(r3)
    621c:	18c00044 	addi	r3,r3,1
    6220:	38fffd1e 	bne	r7,r3,6218 <__alt_data_end+0xf0006218>
    6224:	f800283a 	ret
    6228:	f800283a 	ret
    622c:	2007883a 	mov	r3,r4
    6230:	300f883a 	mov	r7,r6
    6234:	003fc706 	br	6154 <__alt_data_end+0xf0006154>

00006238 <_printf_r>:
    6238:	defffd04 	addi	sp,sp,-12
    623c:	2805883a 	mov	r2,r5
    6240:	dfc00015 	stw	ra,0(sp)
    6244:	d9800115 	stw	r6,4(sp)
    6248:	d9c00215 	stw	r7,8(sp)
    624c:	21400217 	ldw	r5,8(r4)
    6250:	d9c00104 	addi	r7,sp,4
    6254:	100d883a 	mov	r6,r2
    6258:	00064100 	call	6410 <___vfprintf_internal_r>
    625c:	dfc00017 	ldw	ra,0(sp)
    6260:	dec00304 	addi	sp,sp,12
    6264:	f800283a 	ret

00006268 <printf>:
    6268:	defffc04 	addi	sp,sp,-16
    626c:	dfc00015 	stw	ra,0(sp)
    6270:	d9400115 	stw	r5,4(sp)
    6274:	d9800215 	stw	r6,8(sp)
    6278:	d9c00315 	stw	r7,12(sp)
    627c:	00820034 	movhi	r2,2048
    6280:	10895304 	addi	r2,r2,9548
    6284:	10800017 	ldw	r2,0(r2)
    6288:	200b883a 	mov	r5,r4
    628c:	d9800104 	addi	r6,sp,4
    6290:	11000217 	ldw	r4,8(r2)
    6294:	00086080 	call	8608 <__vfprintf_internal>
    6298:	dfc00017 	ldw	ra,0(sp)
    629c:	dec00404 	addi	sp,sp,16
    62a0:	f800283a 	ret

000062a4 <_puts_r>:
    62a4:	defff604 	addi	sp,sp,-40
    62a8:	dc000715 	stw	r16,28(sp)
    62ac:	2021883a 	mov	r16,r4
    62b0:	2809883a 	mov	r4,r5
    62b4:	dc400815 	stw	r17,32(sp)
    62b8:	dfc00915 	stw	ra,36(sp)
    62bc:	2823883a 	mov	r17,r5
    62c0:	00063780 	call	6378 <strlen>
    62c4:	10c00044 	addi	r3,r2,1
    62c8:	d8800115 	stw	r2,4(sp)
    62cc:	00820034 	movhi	r2,2048
    62d0:	10807104 	addi	r2,r2,452
    62d4:	d8800215 	stw	r2,8(sp)
    62d8:	00800044 	movi	r2,1
    62dc:	d8800315 	stw	r2,12(sp)
    62e0:	00800084 	movi	r2,2
    62e4:	dc400015 	stw	r17,0(sp)
    62e8:	d8c00615 	stw	r3,24(sp)
    62ec:	dec00415 	stw	sp,16(sp)
    62f0:	d8800515 	stw	r2,20(sp)
    62f4:	80000226 	beq	r16,zero,6300 <_puts_r+0x5c>
    62f8:	80800e17 	ldw	r2,56(r16)
    62fc:	10001426 	beq	r2,zero,6350 <_puts_r+0xac>
    6300:	81400217 	ldw	r5,8(r16)
    6304:	2880030b 	ldhu	r2,12(r5)
    6308:	10c8000c 	andi	r3,r2,8192
    630c:	1800061e 	bne	r3,zero,6328 <_puts_r+0x84>
    6310:	29001917 	ldw	r4,100(r5)
    6314:	00f7ffc4 	movi	r3,-8193
    6318:	10880014 	ori	r2,r2,8192
    631c:	20c6703a 	and	r3,r4,r3
    6320:	2880030d 	sth	r2,12(r5)
    6324:	28c01915 	stw	r3,100(r5)
    6328:	d9800404 	addi	r6,sp,16
    632c:	8009883a 	mov	r4,r16
    6330:	000ab380 	call	ab38 <__sfvwrite_r>
    6334:	1000091e 	bne	r2,zero,635c <_puts_r+0xb8>
    6338:	00800284 	movi	r2,10
    633c:	dfc00917 	ldw	ra,36(sp)
    6340:	dc400817 	ldw	r17,32(sp)
    6344:	dc000717 	ldw	r16,28(sp)
    6348:	dec00a04 	addi	sp,sp,40
    634c:	f800283a 	ret
    6350:	8009883a 	mov	r4,r16
    6354:	000a6b40 	call	a6b4 <__sinit>
    6358:	003fe906 	br	6300 <__alt_data_end+0xf0006300>
    635c:	00bfffc4 	movi	r2,-1
    6360:	003ff606 	br	633c <__alt_data_end+0xf000633c>

00006364 <puts>:
    6364:	00820034 	movhi	r2,2048
    6368:	10895304 	addi	r2,r2,9548
    636c:	200b883a 	mov	r5,r4
    6370:	11000017 	ldw	r4,0(r2)
    6374:	00062a41 	jmpi	62a4 <_puts_r>

00006378 <strlen>:
    6378:	208000cc 	andi	r2,r4,3
    637c:	10002026 	beq	r2,zero,6400 <strlen+0x88>
    6380:	20800007 	ldb	r2,0(r4)
    6384:	10002026 	beq	r2,zero,6408 <strlen+0x90>
    6388:	2005883a 	mov	r2,r4
    638c:	00000206 	br	6398 <strlen+0x20>
    6390:	10c00007 	ldb	r3,0(r2)
    6394:	18001826 	beq	r3,zero,63f8 <strlen+0x80>
    6398:	10800044 	addi	r2,r2,1
    639c:	10c000cc 	andi	r3,r2,3
    63a0:	183ffb1e 	bne	r3,zero,6390 <__alt_data_end+0xf0006390>
    63a4:	10c00017 	ldw	r3,0(r2)
    63a8:	01ffbff4 	movhi	r7,65279
    63ac:	39ffbfc4 	addi	r7,r7,-257
    63b0:	00ca303a 	nor	r5,zero,r3
    63b4:	01a02074 	movhi	r6,32897
    63b8:	19c7883a 	add	r3,r3,r7
    63bc:	31a02004 	addi	r6,r6,-32640
    63c0:	1946703a 	and	r3,r3,r5
    63c4:	1986703a 	and	r3,r3,r6
    63c8:	1800091e 	bne	r3,zero,63f0 <strlen+0x78>
    63cc:	10800104 	addi	r2,r2,4
    63d0:	10c00017 	ldw	r3,0(r2)
    63d4:	19cb883a 	add	r5,r3,r7
    63d8:	00c6303a 	nor	r3,zero,r3
    63dc:	28c6703a 	and	r3,r5,r3
    63e0:	1986703a 	and	r3,r3,r6
    63e4:	183ff926 	beq	r3,zero,63cc <__alt_data_end+0xf00063cc>
    63e8:	00000106 	br	63f0 <strlen+0x78>
    63ec:	10800044 	addi	r2,r2,1
    63f0:	10c00007 	ldb	r3,0(r2)
    63f4:	183ffd1e 	bne	r3,zero,63ec <__alt_data_end+0xf00063ec>
    63f8:	1105c83a 	sub	r2,r2,r4
    63fc:	f800283a 	ret
    6400:	2005883a 	mov	r2,r4
    6404:	003fe706 	br	63a4 <__alt_data_end+0xf00063a4>
    6408:	0005883a 	mov	r2,zero
    640c:	f800283a 	ret

00006410 <___vfprintf_internal_r>:
    6410:	deffb804 	addi	sp,sp,-288
    6414:	dfc04715 	stw	ra,284(sp)
    6418:	ddc04515 	stw	r23,276(sp)
    641c:	dd404315 	stw	r21,268(sp)
    6420:	d9002c15 	stw	r4,176(sp)
    6424:	282f883a 	mov	r23,r5
    6428:	302b883a 	mov	r21,r6
    642c:	d9c02d15 	stw	r7,180(sp)
    6430:	df004615 	stw	fp,280(sp)
    6434:	dd804415 	stw	r22,272(sp)
    6438:	dd004215 	stw	r20,264(sp)
    643c:	dcc04115 	stw	r19,260(sp)
    6440:	dc804015 	stw	r18,256(sp)
    6444:	dc403f15 	stw	r17,252(sp)
    6448:	dc003e15 	stw	r16,248(sp)
    644c:	000b2280 	call	b228 <_localeconv_r>
    6450:	10800017 	ldw	r2,0(r2)
    6454:	1009883a 	mov	r4,r2
    6458:	d8803415 	stw	r2,208(sp)
    645c:	00063780 	call	6378 <strlen>
    6460:	d8803715 	stw	r2,220(sp)
    6464:	d8802c17 	ldw	r2,176(sp)
    6468:	10000226 	beq	r2,zero,6474 <___vfprintf_internal_r+0x64>
    646c:	10800e17 	ldw	r2,56(r2)
    6470:	1000f926 	beq	r2,zero,6858 <___vfprintf_internal_r+0x448>
    6474:	b880030b 	ldhu	r2,12(r23)
    6478:	10c8000c 	andi	r3,r2,8192
    647c:	1800061e 	bne	r3,zero,6498 <___vfprintf_internal_r+0x88>
    6480:	b9001917 	ldw	r4,100(r23)
    6484:	00f7ffc4 	movi	r3,-8193
    6488:	10880014 	ori	r2,r2,8192
    648c:	20c6703a 	and	r3,r4,r3
    6490:	b880030d 	sth	r2,12(r23)
    6494:	b8c01915 	stw	r3,100(r23)
    6498:	10c0020c 	andi	r3,r2,8
    649c:	1800c126 	beq	r3,zero,67a4 <___vfprintf_internal_r+0x394>
    64a0:	b8c00417 	ldw	r3,16(r23)
    64a4:	1800bf26 	beq	r3,zero,67a4 <___vfprintf_internal_r+0x394>
    64a8:	1080068c 	andi	r2,r2,26
    64ac:	00c00284 	movi	r3,10
    64b0:	10c0c426 	beq	r2,r3,67c4 <___vfprintf_internal_r+0x3b4>
    64b4:	d8c00404 	addi	r3,sp,16
    64b8:	05020034 	movhi	r20,2048
    64bc:	d9001e04 	addi	r4,sp,120
    64c0:	a5008284 	addi	r20,r20,522
    64c4:	d8c01e15 	stw	r3,120(sp)
    64c8:	d8002015 	stw	zero,128(sp)
    64cc:	d8001f15 	stw	zero,124(sp)
    64d0:	d8003315 	stw	zero,204(sp)
    64d4:	d8003615 	stw	zero,216(sp)
    64d8:	d8003815 	stw	zero,224(sp)
    64dc:	1811883a 	mov	r8,r3
    64e0:	d8003915 	stw	zero,228(sp)
    64e4:	d8003a15 	stw	zero,232(sp)
    64e8:	d8002f15 	stw	zero,188(sp)
    64ec:	d9002815 	stw	r4,160(sp)
    64f0:	a8800007 	ldb	r2,0(r21)
    64f4:	10027b26 	beq	r2,zero,6ee4 <___vfprintf_internal_r+0xad4>
    64f8:	00c00944 	movi	r3,37
    64fc:	a821883a 	mov	r16,r21
    6500:	10c0021e 	bne	r2,r3,650c <___vfprintf_internal_r+0xfc>
    6504:	00001406 	br	6558 <___vfprintf_internal_r+0x148>
    6508:	10c00326 	beq	r2,r3,6518 <___vfprintf_internal_r+0x108>
    650c:	84000044 	addi	r16,r16,1
    6510:	80800007 	ldb	r2,0(r16)
    6514:	103ffc1e 	bne	r2,zero,6508 <__alt_data_end+0xf0006508>
    6518:	8563c83a 	sub	r17,r16,r21
    651c:	88000e26 	beq	r17,zero,6558 <___vfprintf_internal_r+0x148>
    6520:	d8c02017 	ldw	r3,128(sp)
    6524:	d8801f17 	ldw	r2,124(sp)
    6528:	45400015 	stw	r21,0(r8)
    652c:	1c47883a 	add	r3,r3,r17
    6530:	10800044 	addi	r2,r2,1
    6534:	d8c02015 	stw	r3,128(sp)
    6538:	44400115 	stw	r17,4(r8)
    653c:	d8801f15 	stw	r2,124(sp)
    6540:	00c001c4 	movi	r3,7
    6544:	1880a716 	blt	r3,r2,67e4 <___vfprintf_internal_r+0x3d4>
    6548:	42000204 	addi	r8,r8,8
    654c:	d9402f17 	ldw	r5,188(sp)
    6550:	2c4b883a 	add	r5,r5,r17
    6554:	d9402f15 	stw	r5,188(sp)
    6558:	80800007 	ldb	r2,0(r16)
    655c:	1000a826 	beq	r2,zero,6800 <___vfprintf_internal_r+0x3f0>
    6560:	84400047 	ldb	r17,1(r16)
    6564:	00bfffc4 	movi	r2,-1
    6568:	85400044 	addi	r21,r16,1
    656c:	d8002785 	stb	zero,158(sp)
    6570:	0007883a 	mov	r3,zero
    6574:	000f883a 	mov	r7,zero
    6578:	d8802915 	stw	r2,164(sp)
    657c:	d8003115 	stw	zero,196(sp)
    6580:	0025883a 	mov	r18,zero
    6584:	01401604 	movi	r5,88
    6588:	01800244 	movi	r6,9
    658c:	02800a84 	movi	r10,42
    6590:	02401b04 	movi	r9,108
    6594:	ad400044 	addi	r21,r21,1
    6598:	88bff804 	addi	r2,r17,-32
    659c:	28830436 	bltu	r5,r2,71b0 <___vfprintf_internal_r+0xda0>
    65a0:	100490ba 	slli	r2,r2,2
    65a4:	01000034 	movhi	r4,0
    65a8:	21196e04 	addi	r4,r4,26040
    65ac:	1105883a 	add	r2,r2,r4
    65b0:	10800017 	ldw	r2,0(r2)
    65b4:	1000683a 	jmp	r2
    65b8:	000070d0 	cmplti	zero,zero,451
    65bc:	000071b0 	cmpltui	zero,zero,454
    65c0:	000071b0 	cmpltui	zero,zero,454
    65c4:	000070f0 	cmpltui	zero,zero,451
    65c8:	000071b0 	cmpltui	zero,zero,454
    65cc:	000071b0 	cmpltui	zero,zero,454
    65d0:	000071b0 	cmpltui	zero,zero,454
    65d4:	000071b0 	cmpltui	zero,zero,454
    65d8:	000071b0 	cmpltui	zero,zero,454
    65dc:	000071b0 	cmpltui	zero,zero,454
    65e0:	00006864 	muli	zero,zero,417
    65e4:	0000700c 	andi	zero,zero,448
    65e8:	000071b0 	cmpltui	zero,zero,454
    65ec:	0000672c 	andhi	zero,zero,412
    65f0:	0000688c 	andi	zero,zero,418
    65f4:	000071b0 	cmpltui	zero,zero,454
    65f8:	000068cc 	andi	zero,zero,419
    65fc:	000068d8 	cmpnei	zero,zero,419
    6600:	000068d8 	cmpnei	zero,zero,419
    6604:	000068d8 	cmpnei	zero,zero,419
    6608:	000068d8 	cmpnei	zero,zero,419
    660c:	000068d8 	cmpnei	zero,zero,419
    6610:	000068d8 	cmpnei	zero,zero,419
    6614:	000068d8 	cmpnei	zero,zero,419
    6618:	000068d8 	cmpnei	zero,zero,419
    661c:	000068d8 	cmpnei	zero,zero,419
    6620:	000071b0 	cmpltui	zero,zero,454
    6624:	000071b0 	cmpltui	zero,zero,454
    6628:	000071b0 	cmpltui	zero,zero,454
    662c:	000071b0 	cmpltui	zero,zero,454
    6630:	000071b0 	cmpltui	zero,zero,454
    6634:	000071b0 	cmpltui	zero,zero,454
    6638:	000071b0 	cmpltui	zero,zero,454
    663c:	000071b0 	cmpltui	zero,zero,454
    6640:	000071b0 	cmpltui	zero,zero,454
    6644:	000071b0 	cmpltui	zero,zero,454
    6648:	0000690c 	andi	zero,zero,420
    664c:	000069c8 	cmpgei	zero,zero,423
    6650:	000071b0 	cmpltui	zero,zero,454
    6654:	000069c8 	cmpgei	zero,zero,423
    6658:	000071b0 	cmpltui	zero,zero,454
    665c:	000071b0 	cmpltui	zero,zero,454
    6660:	000071b0 	cmpltui	zero,zero,454
    6664:	000071b0 	cmpltui	zero,zero,454
    6668:	00006a68 	cmpgeui	zero,zero,425
    666c:	000071b0 	cmpltui	zero,zero,454
    6670:	000071b0 	cmpltui	zero,zero,454
    6674:	00006a74 	movhi	zero,425
    6678:	000071b0 	cmpltui	zero,zero,454
    667c:	000071b0 	cmpltui	zero,zero,454
    6680:	000071b0 	cmpltui	zero,zero,454
    6684:	000071b0 	cmpltui	zero,zero,454
    6688:	000071b0 	cmpltui	zero,zero,454
    668c:	00006eec 	andhi	zero,zero,443
    6690:	000071b0 	cmpltui	zero,zero,454
    6694:	000071b0 	cmpltui	zero,zero,454
    6698:	00006f4c 	andi	zero,zero,445
    669c:	000071b0 	cmpltui	zero,zero,454
    66a0:	000071b0 	cmpltui	zero,zero,454
    66a4:	000071b0 	cmpltui	zero,zero,454
    66a8:	000071b0 	cmpltui	zero,zero,454
    66ac:	000071b0 	cmpltui	zero,zero,454
    66b0:	000071b0 	cmpltui	zero,zero,454
    66b4:	000071b0 	cmpltui	zero,zero,454
    66b8:	000071b0 	cmpltui	zero,zero,454
    66bc:	000071b0 	cmpltui	zero,zero,454
    66c0:	000071b0 	cmpltui	zero,zero,454
    66c4:	0000715c 	xori	zero,zero,453
    66c8:	000070fc 	xorhi	zero,zero,451
    66cc:	000069c8 	cmpgei	zero,zero,423
    66d0:	000069c8 	cmpgei	zero,zero,423
    66d4:	000069c8 	cmpgei	zero,zero,423
    66d8:	0000710c 	andi	zero,zero,452
    66dc:	000070fc 	xorhi	zero,zero,451
    66e0:	000071b0 	cmpltui	zero,zero,454
    66e4:	000071b0 	cmpltui	zero,zero,454
    66e8:	00007118 	cmpnei	zero,zero,452
    66ec:	000071b0 	cmpltui	zero,zero,454
    66f0:	00007128 	cmpgeui	zero,zero,452
    66f4:	00006ffc 	xorhi	zero,zero,447
    66f8:	00006738 	rdprs	zero,zero,412
    66fc:	0000701c 	xori	zero,zero,448
    6700:	000071b0 	cmpltui	zero,zero,454
    6704:	00007028 	cmpgeui	zero,zero,448
    6708:	000071b0 	cmpltui	zero,zero,454
    670c:	00007084 	movi	zero,450
    6710:	000071b0 	cmpltui	zero,zero,454
    6714:	000071b0 	cmpltui	zero,zero,454
    6718:	00007094 	movui	zero,450
    671c:	d9003117 	ldw	r4,196(sp)
    6720:	d8802d15 	stw	r2,180(sp)
    6724:	0109c83a 	sub	r4,zero,r4
    6728:	d9003115 	stw	r4,196(sp)
    672c:	94800114 	ori	r18,r18,4
    6730:	ac400007 	ldb	r17,0(r21)
    6734:	003f9706 	br	6594 <__alt_data_end+0xf0006594>
    6738:	00800c04 	movi	r2,48
    673c:	d9002d17 	ldw	r4,180(sp)
    6740:	d9402917 	ldw	r5,164(sp)
    6744:	d8802705 	stb	r2,156(sp)
    6748:	00801e04 	movi	r2,120
    674c:	d8802745 	stb	r2,157(sp)
    6750:	d8002785 	stb	zero,158(sp)
    6754:	20c00104 	addi	r3,r4,4
    6758:	24c00017 	ldw	r19,0(r4)
    675c:	002d883a 	mov	r22,zero
    6760:	90800094 	ori	r2,r18,2
    6764:	28029a16 	blt	r5,zero,71d0 <___vfprintf_internal_r+0xdc0>
    6768:	00bfdfc4 	movi	r2,-129
    676c:	90a4703a 	and	r18,r18,r2
    6770:	d8c02d15 	stw	r3,180(sp)
    6774:	94800094 	ori	r18,r18,2
    6778:	9802871e 	bne	r19,zero,7198 <___vfprintf_internal_r+0xd88>
    677c:	00820034 	movhi	r2,2048
    6780:	10807b04 	addi	r2,r2,492
    6784:	d8803915 	stw	r2,228(sp)
    6788:	04401e04 	movi	r17,120
    678c:	d8802917 	ldw	r2,164(sp)
    6790:	0039883a 	mov	fp,zero
    6794:	1001e926 	beq	r2,zero,6f3c <___vfprintf_internal_r+0xb2c>
    6798:	0027883a 	mov	r19,zero
    679c:	002d883a 	mov	r22,zero
    67a0:	00020506 	br	6fb8 <___vfprintf_internal_r+0xba8>
    67a4:	d9002c17 	ldw	r4,176(sp)
    67a8:	b80b883a 	mov	r5,r23
    67ac:	00086e00 	call	86e0 <__swsetup_r>
    67b0:	1005ac1e 	bne	r2,zero,7e64 <___vfprintf_internal_r+0x1a54>
    67b4:	b880030b 	ldhu	r2,12(r23)
    67b8:	00c00284 	movi	r3,10
    67bc:	1080068c 	andi	r2,r2,26
    67c0:	10ff3c1e 	bne	r2,r3,64b4 <__alt_data_end+0xf00064b4>
    67c4:	b880038f 	ldh	r2,14(r23)
    67c8:	103f3a16 	blt	r2,zero,64b4 <__alt_data_end+0xf00064b4>
    67cc:	d9c02d17 	ldw	r7,180(sp)
    67d0:	d9002c17 	ldw	r4,176(sp)
    67d4:	a80d883a 	mov	r6,r21
    67d8:	b80b883a 	mov	r5,r23
    67dc:	00086240 	call	8624 <__sbprintf>
    67e0:	00001106 	br	6828 <___vfprintf_internal_r+0x418>
    67e4:	d9002c17 	ldw	r4,176(sp)
    67e8:	d9801e04 	addi	r6,sp,120
    67ec:	b80b883a 	mov	r5,r23
    67f0:	000d79c0 	call	d79c <__sprint_r>
    67f4:	1000081e 	bne	r2,zero,6818 <___vfprintf_internal_r+0x408>
    67f8:	da000404 	addi	r8,sp,16
    67fc:	003f5306 	br	654c <__alt_data_end+0xf000654c>
    6800:	d8802017 	ldw	r2,128(sp)
    6804:	10000426 	beq	r2,zero,6818 <___vfprintf_internal_r+0x408>
    6808:	d9002c17 	ldw	r4,176(sp)
    680c:	d9801e04 	addi	r6,sp,120
    6810:	b80b883a 	mov	r5,r23
    6814:	000d79c0 	call	d79c <__sprint_r>
    6818:	b880030b 	ldhu	r2,12(r23)
    681c:	1080100c 	andi	r2,r2,64
    6820:	1005901e 	bne	r2,zero,7e64 <___vfprintf_internal_r+0x1a54>
    6824:	d8802f17 	ldw	r2,188(sp)
    6828:	dfc04717 	ldw	ra,284(sp)
    682c:	df004617 	ldw	fp,280(sp)
    6830:	ddc04517 	ldw	r23,276(sp)
    6834:	dd804417 	ldw	r22,272(sp)
    6838:	dd404317 	ldw	r21,268(sp)
    683c:	dd004217 	ldw	r20,264(sp)
    6840:	dcc04117 	ldw	r19,260(sp)
    6844:	dc804017 	ldw	r18,256(sp)
    6848:	dc403f17 	ldw	r17,252(sp)
    684c:	dc003e17 	ldw	r16,248(sp)
    6850:	dec04804 	addi	sp,sp,288
    6854:	f800283a 	ret
    6858:	d9002c17 	ldw	r4,176(sp)
    685c:	000a6b40 	call	a6b4 <__sinit>
    6860:	003f0406 	br	6474 <__alt_data_end+0xf0006474>
    6864:	d8802d17 	ldw	r2,180(sp)
    6868:	d9002d17 	ldw	r4,180(sp)
    686c:	10800017 	ldw	r2,0(r2)
    6870:	d8803115 	stw	r2,196(sp)
    6874:	20800104 	addi	r2,r4,4
    6878:	d9003117 	ldw	r4,196(sp)
    687c:	203fa716 	blt	r4,zero,671c <__alt_data_end+0xf000671c>
    6880:	d8802d15 	stw	r2,180(sp)
    6884:	ac400007 	ldb	r17,0(r21)
    6888:	003f4206 	br	6594 <__alt_data_end+0xf0006594>
    688c:	ac400007 	ldb	r17,0(r21)
    6890:	aac00044 	addi	r11,r21,1
    6894:	8a872826 	beq	r17,r10,8538 <___vfprintf_internal_r+0x2128>
    6898:	88bff404 	addi	r2,r17,-48
    689c:	0009883a 	mov	r4,zero
    68a0:	30867d36 	bltu	r6,r2,8298 <___vfprintf_internal_r+0x1e88>
    68a4:	5c400007 	ldb	r17,0(r11)
    68a8:	210002a4 	muli	r4,r4,10
    68ac:	5d400044 	addi	r21,r11,1
    68b0:	a817883a 	mov	r11,r21
    68b4:	2089883a 	add	r4,r4,r2
    68b8:	88bff404 	addi	r2,r17,-48
    68bc:	30bff92e 	bgeu	r6,r2,68a4 <__alt_data_end+0xf00068a4>
    68c0:	2005c916 	blt	r4,zero,7fe8 <___vfprintf_internal_r+0x1bd8>
    68c4:	d9002915 	stw	r4,164(sp)
    68c8:	003f3306 	br	6598 <__alt_data_end+0xf0006598>
    68cc:	94802014 	ori	r18,r18,128
    68d0:	ac400007 	ldb	r17,0(r21)
    68d4:	003f2f06 	br	6594 <__alt_data_end+0xf0006594>
    68d8:	a809883a 	mov	r4,r21
    68dc:	d8003115 	stw	zero,196(sp)
    68e0:	88bff404 	addi	r2,r17,-48
    68e4:	0017883a 	mov	r11,zero
    68e8:	24400007 	ldb	r17,0(r4)
    68ec:	5ac002a4 	muli	r11,r11,10
    68f0:	ad400044 	addi	r21,r21,1
    68f4:	a809883a 	mov	r4,r21
    68f8:	12d7883a 	add	r11,r2,r11
    68fc:	88bff404 	addi	r2,r17,-48
    6900:	30bff92e 	bgeu	r6,r2,68e8 <__alt_data_end+0xf00068e8>
    6904:	dac03115 	stw	r11,196(sp)
    6908:	003f2306 	br	6598 <__alt_data_end+0xf0006598>
    690c:	18c03fcc 	andi	r3,r3,255
    6910:	18072b1e 	bne	r3,zero,85c0 <___vfprintf_internal_r+0x21b0>
    6914:	94800414 	ori	r18,r18,16
    6918:	9080080c 	andi	r2,r18,32
    691c:	10037b26 	beq	r2,zero,770c <___vfprintf_internal_r+0x12fc>
    6920:	d9402d17 	ldw	r5,180(sp)
    6924:	28800117 	ldw	r2,4(r5)
    6928:	2cc00017 	ldw	r19,0(r5)
    692c:	29400204 	addi	r5,r5,8
    6930:	d9402d15 	stw	r5,180(sp)
    6934:	102d883a 	mov	r22,r2
    6938:	10044b16 	blt	r2,zero,7a68 <___vfprintf_internal_r+0x1658>
    693c:	d9402917 	ldw	r5,164(sp)
    6940:	df002783 	ldbu	fp,158(sp)
    6944:	2803bc16 	blt	r5,zero,7838 <___vfprintf_internal_r+0x1428>
    6948:	00ffdfc4 	movi	r3,-129
    694c:	9d84b03a 	or	r2,r19,r22
    6950:	90e4703a 	and	r18,r18,r3
    6954:	10017726 	beq	r2,zero,6f34 <___vfprintf_internal_r+0xb24>
    6958:	b0038326 	beq	r22,zero,7768 <___vfprintf_internal_r+0x1358>
    695c:	dc402a15 	stw	r17,168(sp)
    6960:	dc001e04 	addi	r16,sp,120
    6964:	b023883a 	mov	r17,r22
    6968:	402d883a 	mov	r22,r8
    696c:	9809883a 	mov	r4,r19
    6970:	880b883a 	mov	r5,r17
    6974:	01800284 	movi	r6,10
    6978:	000f883a 	mov	r7,zero
    697c:	000fb940 	call	fb94 <__umoddi3>
    6980:	10800c04 	addi	r2,r2,48
    6984:	843fffc4 	addi	r16,r16,-1
    6988:	9809883a 	mov	r4,r19
    698c:	880b883a 	mov	r5,r17
    6990:	80800005 	stb	r2,0(r16)
    6994:	01800284 	movi	r6,10
    6998:	000f883a 	mov	r7,zero
    699c:	000f61c0 	call	f61c <__udivdi3>
    69a0:	1027883a 	mov	r19,r2
    69a4:	10c4b03a 	or	r2,r2,r3
    69a8:	1823883a 	mov	r17,r3
    69ac:	103fef1e 	bne	r2,zero,696c <__alt_data_end+0xf000696c>
    69b0:	d8c02817 	ldw	r3,160(sp)
    69b4:	dc402a17 	ldw	r17,168(sp)
    69b8:	b011883a 	mov	r8,r22
    69bc:	1c07c83a 	sub	r3,r3,r16
    69c0:	d8c02e15 	stw	r3,184(sp)
    69c4:	00005906 	br	6b2c <___vfprintf_internal_r+0x71c>
    69c8:	18c03fcc 	andi	r3,r3,255
    69cc:	1806fa1e 	bne	r3,zero,85b8 <___vfprintf_internal_r+0x21a8>
    69d0:	9080020c 	andi	r2,r18,8
    69d4:	10048a26 	beq	r2,zero,7c00 <___vfprintf_internal_r+0x17f0>
    69d8:	d8c02d17 	ldw	r3,180(sp)
    69dc:	d9002d17 	ldw	r4,180(sp)
    69e0:	d9402d17 	ldw	r5,180(sp)
    69e4:	18c00017 	ldw	r3,0(r3)
    69e8:	21000117 	ldw	r4,4(r4)
    69ec:	29400204 	addi	r5,r5,8
    69f0:	d8c03615 	stw	r3,216(sp)
    69f4:	d9003815 	stw	r4,224(sp)
    69f8:	d9402d15 	stw	r5,180(sp)
    69fc:	d9003617 	ldw	r4,216(sp)
    6a00:	d9403817 	ldw	r5,224(sp)
    6a04:	da003d15 	stw	r8,244(sp)
    6a08:	04000044 	movi	r16,1
    6a0c:	000d3c00 	call	d3c0 <__fpclassifyd>
    6a10:	da003d17 	ldw	r8,244(sp)
    6a14:	14041f1e 	bne	r2,r16,7a94 <___vfprintf_internal_r+0x1684>
    6a18:	d9003617 	ldw	r4,216(sp)
    6a1c:	d9403817 	ldw	r5,224(sp)
    6a20:	000d883a 	mov	r6,zero
    6a24:	000f883a 	mov	r7,zero
    6a28:	0010adc0 	call	10adc <__ledf2>
    6a2c:	da003d17 	ldw	r8,244(sp)
    6a30:	1005be16 	blt	r2,zero,812c <___vfprintf_internal_r+0x1d1c>
    6a34:	df002783 	ldbu	fp,158(sp)
    6a38:	008011c4 	movi	r2,71
    6a3c:	1445330e 	bge	r2,r17,7f0c <___vfprintf_internal_r+0x1afc>
    6a40:	04020034 	movhi	r16,2048
    6a44:	84007304 	addi	r16,r16,460
    6a48:	00c000c4 	movi	r3,3
    6a4c:	00bfdfc4 	movi	r2,-129
    6a50:	d8c02a15 	stw	r3,168(sp)
    6a54:	90a4703a 	and	r18,r18,r2
    6a58:	d8c02e15 	stw	r3,184(sp)
    6a5c:	d8002915 	stw	zero,164(sp)
    6a60:	d8003215 	stw	zero,200(sp)
    6a64:	00003706 	br	6b44 <___vfprintf_internal_r+0x734>
    6a68:	94800214 	ori	r18,r18,8
    6a6c:	ac400007 	ldb	r17,0(r21)
    6a70:	003ec806 	br	6594 <__alt_data_end+0xf0006594>
    6a74:	18c03fcc 	andi	r3,r3,255
    6a78:	1806db1e 	bne	r3,zero,85e8 <___vfprintf_internal_r+0x21d8>
    6a7c:	94800414 	ori	r18,r18,16
    6a80:	9080080c 	andi	r2,r18,32
    6a84:	1002d826 	beq	r2,zero,75e8 <___vfprintf_internal_r+0x11d8>
    6a88:	d9402d17 	ldw	r5,180(sp)
    6a8c:	d8c02917 	ldw	r3,164(sp)
    6a90:	d8002785 	stb	zero,158(sp)
    6a94:	28800204 	addi	r2,r5,8
    6a98:	2cc00017 	ldw	r19,0(r5)
    6a9c:	2d800117 	ldw	r22,4(r5)
    6aa0:	18048f16 	blt	r3,zero,7ce0 <___vfprintf_internal_r+0x18d0>
    6aa4:	013fdfc4 	movi	r4,-129
    6aa8:	9d86b03a 	or	r3,r19,r22
    6aac:	d8802d15 	stw	r2,180(sp)
    6ab0:	9124703a 	and	r18,r18,r4
    6ab4:	1802d91e 	bne	r3,zero,761c <___vfprintf_internal_r+0x120c>
    6ab8:	d8c02917 	ldw	r3,164(sp)
    6abc:	0039883a 	mov	fp,zero
    6ac0:	1805c326 	beq	r3,zero,81d0 <___vfprintf_internal_r+0x1dc0>
    6ac4:	0027883a 	mov	r19,zero
    6ac8:	002d883a 	mov	r22,zero
    6acc:	dc001e04 	addi	r16,sp,120
    6ad0:	9806d0fa 	srli	r3,r19,3
    6ad4:	b008977a 	slli	r4,r22,29
    6ad8:	b02cd0fa 	srli	r22,r22,3
    6adc:	9cc001cc 	andi	r19,r19,7
    6ae0:	98800c04 	addi	r2,r19,48
    6ae4:	843fffc4 	addi	r16,r16,-1
    6ae8:	20e6b03a 	or	r19,r4,r3
    6aec:	80800005 	stb	r2,0(r16)
    6af0:	9d86b03a 	or	r3,r19,r22
    6af4:	183ff61e 	bne	r3,zero,6ad0 <__alt_data_end+0xf0006ad0>
    6af8:	90c0004c 	andi	r3,r18,1
    6afc:	18013b26 	beq	r3,zero,6fec <___vfprintf_internal_r+0xbdc>
    6b00:	10803fcc 	andi	r2,r2,255
    6b04:	1080201c 	xori	r2,r2,128
    6b08:	10bfe004 	addi	r2,r2,-128
    6b0c:	00c00c04 	movi	r3,48
    6b10:	10c13626 	beq	r2,r3,6fec <___vfprintf_internal_r+0xbdc>
    6b14:	80ffffc5 	stb	r3,-1(r16)
    6b18:	d8c02817 	ldw	r3,160(sp)
    6b1c:	80bfffc4 	addi	r2,r16,-1
    6b20:	1021883a 	mov	r16,r2
    6b24:	1887c83a 	sub	r3,r3,r2
    6b28:	d8c02e15 	stw	r3,184(sp)
    6b2c:	d8802e17 	ldw	r2,184(sp)
    6b30:	d9002917 	ldw	r4,164(sp)
    6b34:	1100010e 	bge	r2,r4,6b3c <___vfprintf_internal_r+0x72c>
    6b38:	2005883a 	mov	r2,r4
    6b3c:	d8802a15 	stw	r2,168(sp)
    6b40:	d8003215 	stw	zero,200(sp)
    6b44:	e7003fcc 	andi	fp,fp,255
    6b48:	e700201c 	xori	fp,fp,128
    6b4c:	e73fe004 	addi	fp,fp,-128
    6b50:	e0000326 	beq	fp,zero,6b60 <___vfprintf_internal_r+0x750>
    6b54:	d8c02a17 	ldw	r3,168(sp)
    6b58:	18c00044 	addi	r3,r3,1
    6b5c:	d8c02a15 	stw	r3,168(sp)
    6b60:	90c0008c 	andi	r3,r18,2
    6b64:	d8c02b15 	stw	r3,172(sp)
    6b68:	18000326 	beq	r3,zero,6b78 <___vfprintf_internal_r+0x768>
    6b6c:	d8c02a17 	ldw	r3,168(sp)
    6b70:	18c00084 	addi	r3,r3,2
    6b74:	d8c02a15 	stw	r3,168(sp)
    6b78:	90c0210c 	andi	r3,r18,132
    6b7c:	d8c03015 	stw	r3,192(sp)
    6b80:	1801a31e 	bne	r3,zero,7210 <___vfprintf_internal_r+0xe00>
    6b84:	d9003117 	ldw	r4,196(sp)
    6b88:	d8c02a17 	ldw	r3,168(sp)
    6b8c:	20e7c83a 	sub	r19,r4,r3
    6b90:	04c19f0e 	bge	zero,r19,7210 <___vfprintf_internal_r+0xe00>
    6b94:	02400404 	movi	r9,16
    6b98:	d8c02017 	ldw	r3,128(sp)
    6b9c:	d8801f17 	ldw	r2,124(sp)
    6ba0:	4cc50d0e 	bge	r9,r19,7fd8 <___vfprintf_internal_r+0x1bc8>
    6ba4:	01420034 	movhi	r5,2048
    6ba8:	29408684 	addi	r5,r5,538
    6bac:	dc403b15 	stw	r17,236(sp)
    6bb0:	d9403515 	stw	r5,212(sp)
    6bb4:	9823883a 	mov	r17,r19
    6bb8:	482d883a 	mov	r22,r9
    6bbc:	9027883a 	mov	r19,r18
    6bc0:	070001c4 	movi	fp,7
    6bc4:	8025883a 	mov	r18,r16
    6bc8:	dc002c17 	ldw	r16,176(sp)
    6bcc:	00000306 	br	6bdc <___vfprintf_internal_r+0x7cc>
    6bd0:	8c7ffc04 	addi	r17,r17,-16
    6bd4:	42000204 	addi	r8,r8,8
    6bd8:	b440130e 	bge	r22,r17,6c28 <___vfprintf_internal_r+0x818>
    6bdc:	01020034 	movhi	r4,2048
    6be0:	18c00404 	addi	r3,r3,16
    6be4:	10800044 	addi	r2,r2,1
    6be8:	21008684 	addi	r4,r4,538
    6bec:	41000015 	stw	r4,0(r8)
    6bf0:	45800115 	stw	r22,4(r8)
    6bf4:	d8c02015 	stw	r3,128(sp)
    6bf8:	d8801f15 	stw	r2,124(sp)
    6bfc:	e0bff40e 	bge	fp,r2,6bd0 <__alt_data_end+0xf0006bd0>
    6c00:	d9801e04 	addi	r6,sp,120
    6c04:	b80b883a 	mov	r5,r23
    6c08:	8009883a 	mov	r4,r16
    6c0c:	000d79c0 	call	d79c <__sprint_r>
    6c10:	103f011e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    6c14:	8c7ffc04 	addi	r17,r17,-16
    6c18:	d8c02017 	ldw	r3,128(sp)
    6c1c:	d8801f17 	ldw	r2,124(sp)
    6c20:	da000404 	addi	r8,sp,16
    6c24:	b47fed16 	blt	r22,r17,6bdc <__alt_data_end+0xf0006bdc>
    6c28:	9021883a 	mov	r16,r18
    6c2c:	9825883a 	mov	r18,r19
    6c30:	8827883a 	mov	r19,r17
    6c34:	dc403b17 	ldw	r17,236(sp)
    6c38:	d9403517 	ldw	r5,212(sp)
    6c3c:	98c7883a 	add	r3,r19,r3
    6c40:	10800044 	addi	r2,r2,1
    6c44:	41400015 	stw	r5,0(r8)
    6c48:	44c00115 	stw	r19,4(r8)
    6c4c:	d8c02015 	stw	r3,128(sp)
    6c50:	d8801f15 	stw	r2,124(sp)
    6c54:	010001c4 	movi	r4,7
    6c58:	2082a316 	blt	r4,r2,76e8 <___vfprintf_internal_r+0x12d8>
    6c5c:	df002787 	ldb	fp,158(sp)
    6c60:	42000204 	addi	r8,r8,8
    6c64:	e0000c26 	beq	fp,zero,6c98 <___vfprintf_internal_r+0x888>
    6c68:	d8801f17 	ldw	r2,124(sp)
    6c6c:	d9002784 	addi	r4,sp,158
    6c70:	18c00044 	addi	r3,r3,1
    6c74:	10800044 	addi	r2,r2,1
    6c78:	41000015 	stw	r4,0(r8)
    6c7c:	01000044 	movi	r4,1
    6c80:	41000115 	stw	r4,4(r8)
    6c84:	d8c02015 	stw	r3,128(sp)
    6c88:	d8801f15 	stw	r2,124(sp)
    6c8c:	010001c4 	movi	r4,7
    6c90:	20823c16 	blt	r4,r2,7584 <___vfprintf_internal_r+0x1174>
    6c94:	42000204 	addi	r8,r8,8
    6c98:	d8802b17 	ldw	r2,172(sp)
    6c9c:	10000c26 	beq	r2,zero,6cd0 <___vfprintf_internal_r+0x8c0>
    6ca0:	d8801f17 	ldw	r2,124(sp)
    6ca4:	d9002704 	addi	r4,sp,156
    6ca8:	18c00084 	addi	r3,r3,2
    6cac:	10800044 	addi	r2,r2,1
    6cb0:	41000015 	stw	r4,0(r8)
    6cb4:	01000084 	movi	r4,2
    6cb8:	41000115 	stw	r4,4(r8)
    6cbc:	d8c02015 	stw	r3,128(sp)
    6cc0:	d8801f15 	stw	r2,124(sp)
    6cc4:	010001c4 	movi	r4,7
    6cc8:	20823616 	blt	r4,r2,75a4 <___vfprintf_internal_r+0x1194>
    6ccc:	42000204 	addi	r8,r8,8
    6cd0:	d9003017 	ldw	r4,192(sp)
    6cd4:	00802004 	movi	r2,128
    6cd8:	20819926 	beq	r4,r2,7340 <___vfprintf_internal_r+0xf30>
    6cdc:	d9402917 	ldw	r5,164(sp)
    6ce0:	d8802e17 	ldw	r2,184(sp)
    6ce4:	28adc83a 	sub	r22,r5,r2
    6ce8:	0580310e 	bge	zero,r22,6db0 <___vfprintf_internal_r+0x9a0>
    6cec:	07000404 	movi	fp,16
    6cf0:	d8801f17 	ldw	r2,124(sp)
    6cf4:	e584140e 	bge	fp,r22,7d48 <___vfprintf_internal_r+0x1938>
    6cf8:	01420034 	movhi	r5,2048
    6cfc:	29408284 	addi	r5,r5,522
    6d00:	dc402915 	stw	r17,164(sp)
    6d04:	d9402b15 	stw	r5,172(sp)
    6d08:	b023883a 	mov	r17,r22
    6d0c:	04c001c4 	movi	r19,7
    6d10:	a82d883a 	mov	r22,r21
    6d14:	902b883a 	mov	r21,r18
    6d18:	8025883a 	mov	r18,r16
    6d1c:	dc002c17 	ldw	r16,176(sp)
    6d20:	00000306 	br	6d30 <___vfprintf_internal_r+0x920>
    6d24:	8c7ffc04 	addi	r17,r17,-16
    6d28:	42000204 	addi	r8,r8,8
    6d2c:	e440110e 	bge	fp,r17,6d74 <___vfprintf_internal_r+0x964>
    6d30:	18c00404 	addi	r3,r3,16
    6d34:	10800044 	addi	r2,r2,1
    6d38:	45000015 	stw	r20,0(r8)
    6d3c:	47000115 	stw	fp,4(r8)
    6d40:	d8c02015 	stw	r3,128(sp)
    6d44:	d8801f15 	stw	r2,124(sp)
    6d48:	98bff60e 	bge	r19,r2,6d24 <__alt_data_end+0xf0006d24>
    6d4c:	d9801e04 	addi	r6,sp,120
    6d50:	b80b883a 	mov	r5,r23
    6d54:	8009883a 	mov	r4,r16
    6d58:	000d79c0 	call	d79c <__sprint_r>
    6d5c:	103eae1e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    6d60:	8c7ffc04 	addi	r17,r17,-16
    6d64:	d8c02017 	ldw	r3,128(sp)
    6d68:	d8801f17 	ldw	r2,124(sp)
    6d6c:	da000404 	addi	r8,sp,16
    6d70:	e47fef16 	blt	fp,r17,6d30 <__alt_data_end+0xf0006d30>
    6d74:	9021883a 	mov	r16,r18
    6d78:	a825883a 	mov	r18,r21
    6d7c:	b02b883a 	mov	r21,r22
    6d80:	882d883a 	mov	r22,r17
    6d84:	dc402917 	ldw	r17,164(sp)
    6d88:	d9002b17 	ldw	r4,172(sp)
    6d8c:	1d87883a 	add	r3,r3,r22
    6d90:	10800044 	addi	r2,r2,1
    6d94:	41000015 	stw	r4,0(r8)
    6d98:	45800115 	stw	r22,4(r8)
    6d9c:	d8c02015 	stw	r3,128(sp)
    6da0:	d8801f15 	stw	r2,124(sp)
    6da4:	010001c4 	movi	r4,7
    6da8:	2081ee16 	blt	r4,r2,7564 <___vfprintf_internal_r+0x1154>
    6dac:	42000204 	addi	r8,r8,8
    6db0:	9080400c 	andi	r2,r18,256
    6db4:	1001181e 	bne	r2,zero,7218 <___vfprintf_internal_r+0xe08>
    6db8:	d9402e17 	ldw	r5,184(sp)
    6dbc:	d8801f17 	ldw	r2,124(sp)
    6dc0:	44000015 	stw	r16,0(r8)
    6dc4:	1947883a 	add	r3,r3,r5
    6dc8:	10800044 	addi	r2,r2,1
    6dcc:	41400115 	stw	r5,4(r8)
    6dd0:	d8c02015 	stw	r3,128(sp)
    6dd4:	d8801f15 	stw	r2,124(sp)
    6dd8:	010001c4 	movi	r4,7
    6ddc:	2081d316 	blt	r4,r2,752c <___vfprintf_internal_r+0x111c>
    6de0:	42000204 	addi	r8,r8,8
    6de4:	9480010c 	andi	r18,r18,4
    6de8:	90003226 	beq	r18,zero,6eb4 <___vfprintf_internal_r+0xaa4>
    6dec:	d9403117 	ldw	r5,196(sp)
    6df0:	d8802a17 	ldw	r2,168(sp)
    6df4:	28a1c83a 	sub	r16,r5,r2
    6df8:	04002e0e 	bge	zero,r16,6eb4 <___vfprintf_internal_r+0xaa4>
    6dfc:	04400404 	movi	r17,16
    6e00:	d8801f17 	ldw	r2,124(sp)
    6e04:	8c04a20e 	bge	r17,r16,8090 <___vfprintf_internal_r+0x1c80>
    6e08:	01420034 	movhi	r5,2048
    6e0c:	29408684 	addi	r5,r5,538
    6e10:	d9403515 	stw	r5,212(sp)
    6e14:	048001c4 	movi	r18,7
    6e18:	dcc02c17 	ldw	r19,176(sp)
    6e1c:	00000306 	br	6e2c <___vfprintf_internal_r+0xa1c>
    6e20:	843ffc04 	addi	r16,r16,-16
    6e24:	42000204 	addi	r8,r8,8
    6e28:	8c00130e 	bge	r17,r16,6e78 <___vfprintf_internal_r+0xa68>
    6e2c:	01020034 	movhi	r4,2048
    6e30:	18c00404 	addi	r3,r3,16
    6e34:	10800044 	addi	r2,r2,1
    6e38:	21008684 	addi	r4,r4,538
    6e3c:	41000015 	stw	r4,0(r8)
    6e40:	44400115 	stw	r17,4(r8)
    6e44:	d8c02015 	stw	r3,128(sp)
    6e48:	d8801f15 	stw	r2,124(sp)
    6e4c:	90bff40e 	bge	r18,r2,6e20 <__alt_data_end+0xf0006e20>
    6e50:	d9801e04 	addi	r6,sp,120
    6e54:	b80b883a 	mov	r5,r23
    6e58:	9809883a 	mov	r4,r19
    6e5c:	000d79c0 	call	d79c <__sprint_r>
    6e60:	103e6d1e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    6e64:	843ffc04 	addi	r16,r16,-16
    6e68:	d8c02017 	ldw	r3,128(sp)
    6e6c:	d8801f17 	ldw	r2,124(sp)
    6e70:	da000404 	addi	r8,sp,16
    6e74:	8c3fed16 	blt	r17,r16,6e2c <__alt_data_end+0xf0006e2c>
    6e78:	d9403517 	ldw	r5,212(sp)
    6e7c:	1c07883a 	add	r3,r3,r16
    6e80:	10800044 	addi	r2,r2,1
    6e84:	41400015 	stw	r5,0(r8)
    6e88:	44000115 	stw	r16,4(r8)
    6e8c:	d8c02015 	stw	r3,128(sp)
    6e90:	d8801f15 	stw	r2,124(sp)
    6e94:	010001c4 	movi	r4,7
    6e98:	2080060e 	bge	r4,r2,6eb4 <___vfprintf_internal_r+0xaa4>
    6e9c:	d9002c17 	ldw	r4,176(sp)
    6ea0:	d9801e04 	addi	r6,sp,120
    6ea4:	b80b883a 	mov	r5,r23
    6ea8:	000d79c0 	call	d79c <__sprint_r>
    6eac:	103e5a1e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    6eb0:	d8c02017 	ldw	r3,128(sp)
    6eb4:	d8803117 	ldw	r2,196(sp)
    6eb8:	d9002a17 	ldw	r4,168(sp)
    6ebc:	1100010e 	bge	r2,r4,6ec4 <___vfprintf_internal_r+0xab4>
    6ec0:	2005883a 	mov	r2,r4
    6ec4:	d9402f17 	ldw	r5,188(sp)
    6ec8:	288b883a 	add	r5,r5,r2
    6ecc:	d9402f15 	stw	r5,188(sp)
    6ed0:	18019e1e 	bne	r3,zero,754c <___vfprintf_internal_r+0x113c>
    6ed4:	a8800007 	ldb	r2,0(r21)
    6ed8:	d8001f15 	stw	zero,124(sp)
    6edc:	da000404 	addi	r8,sp,16
    6ee0:	103d851e 	bne	r2,zero,64f8 <__alt_data_end+0xf00064f8>
    6ee4:	a821883a 	mov	r16,r21
    6ee8:	003d9b06 	br	6558 <__alt_data_end+0xf0006558>
    6eec:	18c03fcc 	andi	r3,r3,255
    6ef0:	1805c11e 	bne	r3,zero,85f8 <___vfprintf_internal_r+0x21e8>
    6ef4:	94800414 	ori	r18,r18,16
    6ef8:	9080080c 	andi	r2,r18,32
    6efc:	10020c26 	beq	r2,zero,7730 <___vfprintf_internal_r+0x1320>
    6f00:	d8802d17 	ldw	r2,180(sp)
    6f04:	d9002917 	ldw	r4,164(sp)
    6f08:	d8002785 	stb	zero,158(sp)
    6f0c:	10c00204 	addi	r3,r2,8
    6f10:	14c00017 	ldw	r19,0(r2)
    6f14:	15800117 	ldw	r22,4(r2)
    6f18:	20040f16 	blt	r4,zero,7f58 <___vfprintf_internal_r+0x1b48>
    6f1c:	013fdfc4 	movi	r4,-129
    6f20:	9d84b03a 	or	r2,r19,r22
    6f24:	d8c02d15 	stw	r3,180(sp)
    6f28:	9124703a 	and	r18,r18,r4
    6f2c:	0039883a 	mov	fp,zero
    6f30:	103e891e 	bne	r2,zero,6958 <__alt_data_end+0xf0006958>
    6f34:	d9002917 	ldw	r4,164(sp)
    6f38:	2002c11e 	bne	r4,zero,7a40 <___vfprintf_internal_r+0x1630>
    6f3c:	d8002915 	stw	zero,164(sp)
    6f40:	d8002e15 	stw	zero,184(sp)
    6f44:	dc001e04 	addi	r16,sp,120
    6f48:	003ef806 	br	6b2c <__alt_data_end+0xf0006b2c>
    6f4c:	18c03fcc 	andi	r3,r3,255
    6f50:	18059d1e 	bne	r3,zero,85c8 <___vfprintf_internal_r+0x21b8>
    6f54:	01420034 	movhi	r5,2048
    6f58:	29407604 	addi	r5,r5,472
    6f5c:	d9403915 	stw	r5,228(sp)
    6f60:	9080080c 	andi	r2,r18,32
    6f64:	10005226 	beq	r2,zero,70b0 <___vfprintf_internal_r+0xca0>
    6f68:	d8802d17 	ldw	r2,180(sp)
    6f6c:	14c00017 	ldw	r19,0(r2)
    6f70:	15800117 	ldw	r22,4(r2)
    6f74:	10800204 	addi	r2,r2,8
    6f78:	d8802d15 	stw	r2,180(sp)
    6f7c:	9080004c 	andi	r2,r18,1
    6f80:	10019026 	beq	r2,zero,75c4 <___vfprintf_internal_r+0x11b4>
    6f84:	9d84b03a 	or	r2,r19,r22
    6f88:	10036926 	beq	r2,zero,7d30 <___vfprintf_internal_r+0x1920>
    6f8c:	d8c02917 	ldw	r3,164(sp)
    6f90:	00800c04 	movi	r2,48
    6f94:	d8802705 	stb	r2,156(sp)
    6f98:	dc402745 	stb	r17,157(sp)
    6f9c:	d8002785 	stb	zero,158(sp)
    6fa0:	90800094 	ori	r2,r18,2
    6fa4:	18045d16 	blt	r3,zero,811c <___vfprintf_internal_r+0x1d0c>
    6fa8:	00bfdfc4 	movi	r2,-129
    6fac:	90a4703a 	and	r18,r18,r2
    6fb0:	94800094 	ori	r18,r18,2
    6fb4:	0039883a 	mov	fp,zero
    6fb8:	d9003917 	ldw	r4,228(sp)
    6fbc:	dc001e04 	addi	r16,sp,120
    6fc0:	988003cc 	andi	r2,r19,15
    6fc4:	b006973a 	slli	r3,r22,28
    6fc8:	2085883a 	add	r2,r4,r2
    6fcc:	9826d13a 	srli	r19,r19,4
    6fd0:	10800003 	ldbu	r2,0(r2)
    6fd4:	b02cd13a 	srli	r22,r22,4
    6fd8:	843fffc4 	addi	r16,r16,-1
    6fdc:	1ce6b03a 	or	r19,r3,r19
    6fe0:	80800005 	stb	r2,0(r16)
    6fe4:	9d84b03a 	or	r2,r19,r22
    6fe8:	103ff51e 	bne	r2,zero,6fc0 <__alt_data_end+0xf0006fc0>
    6fec:	d8c02817 	ldw	r3,160(sp)
    6ff0:	1c07c83a 	sub	r3,r3,r16
    6ff4:	d8c02e15 	stw	r3,184(sp)
    6ff8:	003ecc06 	br	6b2c <__alt_data_end+0xf0006b2c>
    6ffc:	18c03fcc 	andi	r3,r3,255
    7000:	183e9f26 	beq	r3,zero,6a80 <__alt_data_end+0xf0006a80>
    7004:	d9c02785 	stb	r7,158(sp)
    7008:	003e9d06 	br	6a80 <__alt_data_end+0xf0006a80>
    700c:	00c00044 	movi	r3,1
    7010:	01c00ac4 	movi	r7,43
    7014:	ac400007 	ldb	r17,0(r21)
    7018:	003d5e06 	br	6594 <__alt_data_end+0xf0006594>
    701c:	94800814 	ori	r18,r18,32
    7020:	ac400007 	ldb	r17,0(r21)
    7024:	003d5b06 	br	6594 <__alt_data_end+0xf0006594>
    7028:	d8c02d17 	ldw	r3,180(sp)
    702c:	d8002785 	stb	zero,158(sp)
    7030:	1c000017 	ldw	r16,0(r3)
    7034:	1cc00104 	addi	r19,r3,4
    7038:	80041926 	beq	r16,zero,80a0 <___vfprintf_internal_r+0x1c90>
    703c:	d9002917 	ldw	r4,164(sp)
    7040:	2003d016 	blt	r4,zero,7f84 <___vfprintf_internal_r+0x1b74>
    7044:	200d883a 	mov	r6,r4
    7048:	000b883a 	mov	r5,zero
    704c:	8009883a 	mov	r4,r16
    7050:	da003d15 	stw	r8,244(sp)
    7054:	000bc200 	call	bc20 <memchr>
    7058:	da003d17 	ldw	r8,244(sp)
    705c:	10045426 	beq	r2,zero,81b0 <___vfprintf_internal_r+0x1da0>
    7060:	1405c83a 	sub	r2,r2,r16
    7064:	d8802e15 	stw	r2,184(sp)
    7068:	1003cc16 	blt	r2,zero,7f9c <___vfprintf_internal_r+0x1b8c>
    706c:	df002783 	ldbu	fp,158(sp)
    7070:	d8802a15 	stw	r2,168(sp)
    7074:	dcc02d15 	stw	r19,180(sp)
    7078:	d8002915 	stw	zero,164(sp)
    707c:	d8003215 	stw	zero,200(sp)
    7080:	003eb006 	br	6b44 <__alt_data_end+0xf0006b44>
    7084:	18c03fcc 	andi	r3,r3,255
    7088:	183f9b26 	beq	r3,zero,6ef8 <__alt_data_end+0xf0006ef8>
    708c:	d9c02785 	stb	r7,158(sp)
    7090:	003f9906 	br	6ef8 <__alt_data_end+0xf0006ef8>
    7094:	18c03fcc 	andi	r3,r3,255
    7098:	1805551e 	bne	r3,zero,85f0 <___vfprintf_internal_r+0x21e0>
    709c:	01420034 	movhi	r5,2048
    70a0:	29407b04 	addi	r5,r5,492
    70a4:	d9403915 	stw	r5,228(sp)
    70a8:	9080080c 	andi	r2,r18,32
    70ac:	103fae1e 	bne	r2,zero,6f68 <__alt_data_end+0xf0006f68>
    70b0:	9080040c 	andi	r2,r18,16
    70b4:	1002de26 	beq	r2,zero,7c30 <___vfprintf_internal_r+0x1820>
    70b8:	d8c02d17 	ldw	r3,180(sp)
    70bc:	002d883a 	mov	r22,zero
    70c0:	1cc00017 	ldw	r19,0(r3)
    70c4:	18c00104 	addi	r3,r3,4
    70c8:	d8c02d15 	stw	r3,180(sp)
    70cc:	003fab06 	br	6f7c <__alt_data_end+0xf0006f7c>
    70d0:	38803fcc 	andi	r2,r7,255
    70d4:	1080201c 	xori	r2,r2,128
    70d8:	10bfe004 	addi	r2,r2,-128
    70dc:	1002d21e 	bne	r2,zero,7c28 <___vfprintf_internal_r+0x1818>
    70e0:	00c00044 	movi	r3,1
    70e4:	01c00804 	movi	r7,32
    70e8:	ac400007 	ldb	r17,0(r21)
    70ec:	003d2906 	br	6594 <__alt_data_end+0xf0006594>
    70f0:	94800054 	ori	r18,r18,1
    70f4:	ac400007 	ldb	r17,0(r21)
    70f8:	003d2606 	br	6594 <__alt_data_end+0xf0006594>
    70fc:	18c03fcc 	andi	r3,r3,255
    7100:	183e0526 	beq	r3,zero,6918 <__alt_data_end+0xf0006918>
    7104:	d9c02785 	stb	r7,158(sp)
    7108:	003e0306 	br	6918 <__alt_data_end+0xf0006918>
    710c:	94801014 	ori	r18,r18,64
    7110:	ac400007 	ldb	r17,0(r21)
    7114:	003d1f06 	br	6594 <__alt_data_end+0xf0006594>
    7118:	ac400007 	ldb	r17,0(r21)
    711c:	8a438726 	beq	r17,r9,7f3c <___vfprintf_internal_r+0x1b2c>
    7120:	94800414 	ori	r18,r18,16
    7124:	003d1b06 	br	6594 <__alt_data_end+0xf0006594>
    7128:	18c03fcc 	andi	r3,r3,255
    712c:	1805341e 	bne	r3,zero,8600 <___vfprintf_internal_r+0x21f0>
    7130:	9080080c 	andi	r2,r18,32
    7134:	1002cd26 	beq	r2,zero,7c6c <___vfprintf_internal_r+0x185c>
    7138:	d9402d17 	ldw	r5,180(sp)
    713c:	d9002f17 	ldw	r4,188(sp)
    7140:	28800017 	ldw	r2,0(r5)
    7144:	2007d7fa 	srai	r3,r4,31
    7148:	29400104 	addi	r5,r5,4
    714c:	d9402d15 	stw	r5,180(sp)
    7150:	11000015 	stw	r4,0(r2)
    7154:	10c00115 	stw	r3,4(r2)
    7158:	003ce506 	br	64f0 <__alt_data_end+0xf00064f0>
    715c:	d8c02d17 	ldw	r3,180(sp)
    7160:	d9002d17 	ldw	r4,180(sp)
    7164:	d8002785 	stb	zero,158(sp)
    7168:	18800017 	ldw	r2,0(r3)
    716c:	21000104 	addi	r4,r4,4
    7170:	00c00044 	movi	r3,1
    7174:	d8c02a15 	stw	r3,168(sp)
    7178:	d8801405 	stb	r2,80(sp)
    717c:	d9002d15 	stw	r4,180(sp)
    7180:	d8c02e15 	stw	r3,184(sp)
    7184:	d8002915 	stw	zero,164(sp)
    7188:	d8003215 	stw	zero,200(sp)
    718c:	dc001404 	addi	r16,sp,80
    7190:	0039883a 	mov	fp,zero
    7194:	003e7206 	br	6b60 <__alt_data_end+0xf0006b60>
    7198:	01020034 	movhi	r4,2048
    719c:	21007b04 	addi	r4,r4,492
    71a0:	0039883a 	mov	fp,zero
    71a4:	d9003915 	stw	r4,228(sp)
    71a8:	04401e04 	movi	r17,120
    71ac:	003f8206 	br	6fb8 <__alt_data_end+0xf0006fb8>
    71b0:	18c03fcc 	andi	r3,r3,255
    71b4:	1805061e 	bne	r3,zero,85d0 <___vfprintf_internal_r+0x21c0>
    71b8:	883d9126 	beq	r17,zero,6800 <__alt_data_end+0xf0006800>
    71bc:	00c00044 	movi	r3,1
    71c0:	d8c02a15 	stw	r3,168(sp)
    71c4:	dc401405 	stb	r17,80(sp)
    71c8:	d8002785 	stb	zero,158(sp)
    71cc:	003fec06 	br	7180 <__alt_data_end+0xf0007180>
    71d0:	01420034 	movhi	r5,2048
    71d4:	29407b04 	addi	r5,r5,492
    71d8:	d9403915 	stw	r5,228(sp)
    71dc:	d8c02d15 	stw	r3,180(sp)
    71e0:	1025883a 	mov	r18,r2
    71e4:	04401e04 	movi	r17,120
    71e8:	9d84b03a 	or	r2,r19,r22
    71ec:	1000fc1e 	bne	r2,zero,75e0 <___vfprintf_internal_r+0x11d0>
    71f0:	0039883a 	mov	fp,zero
    71f4:	00800084 	movi	r2,2
    71f8:	10803fcc 	andi	r2,r2,255
    71fc:	00c00044 	movi	r3,1
    7200:	10c20f26 	beq	r2,r3,7a40 <___vfprintf_internal_r+0x1630>
    7204:	00c00084 	movi	r3,2
    7208:	10fd6326 	beq	r2,r3,6798 <__alt_data_end+0xf0006798>
    720c:	003e2d06 	br	6ac4 <__alt_data_end+0xf0006ac4>
    7210:	d8c02017 	ldw	r3,128(sp)
    7214:	003e9306 	br	6c64 <__alt_data_end+0xf0006c64>
    7218:	00801944 	movi	r2,101
    721c:	14407e0e 	bge	r2,r17,7418 <___vfprintf_internal_r+0x1008>
    7220:	d9003617 	ldw	r4,216(sp)
    7224:	d9403817 	ldw	r5,224(sp)
    7228:	000d883a 	mov	r6,zero
    722c:	000f883a 	mov	r7,zero
    7230:	d8c03c15 	stw	r3,240(sp)
    7234:	da003d15 	stw	r8,244(sp)
    7238:	00109780 	call	10978 <__eqdf2>
    723c:	d8c03c17 	ldw	r3,240(sp)
    7240:	da003d17 	ldw	r8,244(sp)
    7244:	1000f71e 	bne	r2,zero,7624 <___vfprintf_internal_r+0x1214>
    7248:	d8801f17 	ldw	r2,124(sp)
    724c:	01020034 	movhi	r4,2048
    7250:	21008204 	addi	r4,r4,520
    7254:	18c00044 	addi	r3,r3,1
    7258:	10800044 	addi	r2,r2,1
    725c:	41000015 	stw	r4,0(r8)
    7260:	01000044 	movi	r4,1
    7264:	41000115 	stw	r4,4(r8)
    7268:	d8c02015 	stw	r3,128(sp)
    726c:	d8801f15 	stw	r2,124(sp)
    7270:	010001c4 	movi	r4,7
    7274:	2082b816 	blt	r4,r2,7d58 <___vfprintf_internal_r+0x1948>
    7278:	42000204 	addi	r8,r8,8
    727c:	d8802617 	ldw	r2,152(sp)
    7280:	d9403317 	ldw	r5,204(sp)
    7284:	11400216 	blt	r2,r5,7290 <___vfprintf_internal_r+0xe80>
    7288:	9080004c 	andi	r2,r18,1
    728c:	103ed526 	beq	r2,zero,6de4 <__alt_data_end+0xf0006de4>
    7290:	d8803717 	ldw	r2,220(sp)
    7294:	d9003417 	ldw	r4,208(sp)
    7298:	d9403717 	ldw	r5,220(sp)
    729c:	1887883a 	add	r3,r3,r2
    72a0:	d8801f17 	ldw	r2,124(sp)
    72a4:	41000015 	stw	r4,0(r8)
    72a8:	41400115 	stw	r5,4(r8)
    72ac:	10800044 	addi	r2,r2,1
    72b0:	d8c02015 	stw	r3,128(sp)
    72b4:	d8801f15 	stw	r2,124(sp)
    72b8:	010001c4 	movi	r4,7
    72bc:	20832916 	blt	r4,r2,7f64 <___vfprintf_internal_r+0x1b54>
    72c0:	42000204 	addi	r8,r8,8
    72c4:	d8803317 	ldw	r2,204(sp)
    72c8:	143fffc4 	addi	r16,r2,-1
    72cc:	043ec50e 	bge	zero,r16,6de4 <__alt_data_end+0xf0006de4>
    72d0:	04400404 	movi	r17,16
    72d4:	d8801f17 	ldw	r2,124(sp)
    72d8:	8c00880e 	bge	r17,r16,74fc <___vfprintf_internal_r+0x10ec>
    72dc:	01420034 	movhi	r5,2048
    72e0:	29408284 	addi	r5,r5,522
    72e4:	d9402b15 	stw	r5,172(sp)
    72e8:	058001c4 	movi	r22,7
    72ec:	dcc02c17 	ldw	r19,176(sp)
    72f0:	00000306 	br	7300 <___vfprintf_internal_r+0xef0>
    72f4:	42000204 	addi	r8,r8,8
    72f8:	843ffc04 	addi	r16,r16,-16
    72fc:	8c00820e 	bge	r17,r16,7508 <___vfprintf_internal_r+0x10f8>
    7300:	18c00404 	addi	r3,r3,16
    7304:	10800044 	addi	r2,r2,1
    7308:	45000015 	stw	r20,0(r8)
    730c:	44400115 	stw	r17,4(r8)
    7310:	d8c02015 	stw	r3,128(sp)
    7314:	d8801f15 	stw	r2,124(sp)
    7318:	b0bff60e 	bge	r22,r2,72f4 <__alt_data_end+0xf00072f4>
    731c:	d9801e04 	addi	r6,sp,120
    7320:	b80b883a 	mov	r5,r23
    7324:	9809883a 	mov	r4,r19
    7328:	000d79c0 	call	d79c <__sprint_r>
    732c:	103d3a1e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    7330:	d8c02017 	ldw	r3,128(sp)
    7334:	d8801f17 	ldw	r2,124(sp)
    7338:	da000404 	addi	r8,sp,16
    733c:	003fee06 	br	72f8 <__alt_data_end+0xf00072f8>
    7340:	d9403117 	ldw	r5,196(sp)
    7344:	d8802a17 	ldw	r2,168(sp)
    7348:	28adc83a 	sub	r22,r5,r2
    734c:	05be630e 	bge	zero,r22,6cdc <__alt_data_end+0xf0006cdc>
    7350:	07000404 	movi	fp,16
    7354:	d8801f17 	ldw	r2,124(sp)
    7358:	e5838f0e 	bge	fp,r22,8198 <___vfprintf_internal_r+0x1d88>
    735c:	01420034 	movhi	r5,2048
    7360:	29408284 	addi	r5,r5,522
    7364:	dc403015 	stw	r17,192(sp)
    7368:	d9402b15 	stw	r5,172(sp)
    736c:	b023883a 	mov	r17,r22
    7370:	04c001c4 	movi	r19,7
    7374:	a82d883a 	mov	r22,r21
    7378:	902b883a 	mov	r21,r18
    737c:	8025883a 	mov	r18,r16
    7380:	dc002c17 	ldw	r16,176(sp)
    7384:	00000306 	br	7394 <___vfprintf_internal_r+0xf84>
    7388:	8c7ffc04 	addi	r17,r17,-16
    738c:	42000204 	addi	r8,r8,8
    7390:	e440110e 	bge	fp,r17,73d8 <___vfprintf_internal_r+0xfc8>
    7394:	18c00404 	addi	r3,r3,16
    7398:	10800044 	addi	r2,r2,1
    739c:	45000015 	stw	r20,0(r8)
    73a0:	47000115 	stw	fp,4(r8)
    73a4:	d8c02015 	stw	r3,128(sp)
    73a8:	d8801f15 	stw	r2,124(sp)
    73ac:	98bff60e 	bge	r19,r2,7388 <__alt_data_end+0xf0007388>
    73b0:	d9801e04 	addi	r6,sp,120
    73b4:	b80b883a 	mov	r5,r23
    73b8:	8009883a 	mov	r4,r16
    73bc:	000d79c0 	call	d79c <__sprint_r>
    73c0:	103d151e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    73c4:	8c7ffc04 	addi	r17,r17,-16
    73c8:	d8c02017 	ldw	r3,128(sp)
    73cc:	d8801f17 	ldw	r2,124(sp)
    73d0:	da000404 	addi	r8,sp,16
    73d4:	e47fef16 	blt	fp,r17,7394 <__alt_data_end+0xf0007394>
    73d8:	9021883a 	mov	r16,r18
    73dc:	a825883a 	mov	r18,r21
    73e0:	b02b883a 	mov	r21,r22
    73e4:	882d883a 	mov	r22,r17
    73e8:	dc403017 	ldw	r17,192(sp)
    73ec:	d9002b17 	ldw	r4,172(sp)
    73f0:	1d87883a 	add	r3,r3,r22
    73f4:	10800044 	addi	r2,r2,1
    73f8:	41000015 	stw	r4,0(r8)
    73fc:	45800115 	stw	r22,4(r8)
    7400:	d8c02015 	stw	r3,128(sp)
    7404:	d8801f15 	stw	r2,124(sp)
    7408:	010001c4 	movi	r4,7
    740c:	20818e16 	blt	r4,r2,7a48 <___vfprintf_internal_r+0x1638>
    7410:	42000204 	addi	r8,r8,8
    7414:	003e3106 	br	6cdc <__alt_data_end+0xf0006cdc>
    7418:	d9403317 	ldw	r5,204(sp)
    741c:	00800044 	movi	r2,1
    7420:	18c00044 	addi	r3,r3,1
    7424:	1141530e 	bge	r2,r5,7974 <___vfprintf_internal_r+0x1564>
    7428:	dc401f17 	ldw	r17,124(sp)
    742c:	00800044 	movi	r2,1
    7430:	40800115 	stw	r2,4(r8)
    7434:	8c400044 	addi	r17,r17,1
    7438:	44000015 	stw	r16,0(r8)
    743c:	d8c02015 	stw	r3,128(sp)
    7440:	dc401f15 	stw	r17,124(sp)
    7444:	008001c4 	movi	r2,7
    7448:	14416b16 	blt	r2,r17,79f8 <___vfprintf_internal_r+0x15e8>
    744c:	42000204 	addi	r8,r8,8
    7450:	d8803717 	ldw	r2,220(sp)
    7454:	d9003417 	ldw	r4,208(sp)
    7458:	8c400044 	addi	r17,r17,1
    745c:	10c7883a 	add	r3,r2,r3
    7460:	40800115 	stw	r2,4(r8)
    7464:	41000015 	stw	r4,0(r8)
    7468:	d8c02015 	stw	r3,128(sp)
    746c:	dc401f15 	stw	r17,124(sp)
    7470:	008001c4 	movi	r2,7
    7474:	14416916 	blt	r2,r17,7a1c <___vfprintf_internal_r+0x160c>
    7478:	45800204 	addi	r22,r8,8
    747c:	d9003617 	ldw	r4,216(sp)
    7480:	d9403817 	ldw	r5,224(sp)
    7484:	000d883a 	mov	r6,zero
    7488:	000f883a 	mov	r7,zero
    748c:	d8c03c15 	stw	r3,240(sp)
    7490:	00109780 	call	10978 <__eqdf2>
    7494:	d8c03c17 	ldw	r3,240(sp)
    7498:	1000bc26 	beq	r2,zero,778c <___vfprintf_internal_r+0x137c>
    749c:	d9403317 	ldw	r5,204(sp)
    74a0:	84000044 	addi	r16,r16,1
    74a4:	8c400044 	addi	r17,r17,1
    74a8:	28bfffc4 	addi	r2,r5,-1
    74ac:	1887883a 	add	r3,r3,r2
    74b0:	b0800115 	stw	r2,4(r22)
    74b4:	b4000015 	stw	r16,0(r22)
    74b8:	d8c02015 	stw	r3,128(sp)
    74bc:	dc401f15 	stw	r17,124(sp)
    74c0:	008001c4 	movi	r2,7
    74c4:	14414316 	blt	r2,r17,79d4 <___vfprintf_internal_r+0x15c4>
    74c8:	b5800204 	addi	r22,r22,8
    74cc:	d9003a17 	ldw	r4,232(sp)
    74d0:	df0022c4 	addi	fp,sp,139
    74d4:	8c400044 	addi	r17,r17,1
    74d8:	20c7883a 	add	r3,r4,r3
    74dc:	b7000015 	stw	fp,0(r22)
    74e0:	b1000115 	stw	r4,4(r22)
    74e4:	d8c02015 	stw	r3,128(sp)
    74e8:	dc401f15 	stw	r17,124(sp)
    74ec:	008001c4 	movi	r2,7
    74f0:	14400e16 	blt	r2,r17,752c <___vfprintf_internal_r+0x111c>
    74f4:	b2000204 	addi	r8,r22,8
    74f8:	003e3a06 	br	6de4 <__alt_data_end+0xf0006de4>
    74fc:	01020034 	movhi	r4,2048
    7500:	21008284 	addi	r4,r4,522
    7504:	d9002b15 	stw	r4,172(sp)
    7508:	d9002b17 	ldw	r4,172(sp)
    750c:	1c07883a 	add	r3,r3,r16
    7510:	44000115 	stw	r16,4(r8)
    7514:	41000015 	stw	r4,0(r8)
    7518:	10800044 	addi	r2,r2,1
    751c:	d8c02015 	stw	r3,128(sp)
    7520:	d8801f15 	stw	r2,124(sp)
    7524:	010001c4 	movi	r4,7
    7528:	20be2d0e 	bge	r4,r2,6de0 <__alt_data_end+0xf0006de0>
    752c:	d9002c17 	ldw	r4,176(sp)
    7530:	d9801e04 	addi	r6,sp,120
    7534:	b80b883a 	mov	r5,r23
    7538:	000d79c0 	call	d79c <__sprint_r>
    753c:	103cb61e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    7540:	d8c02017 	ldw	r3,128(sp)
    7544:	da000404 	addi	r8,sp,16
    7548:	003e2606 	br	6de4 <__alt_data_end+0xf0006de4>
    754c:	d9002c17 	ldw	r4,176(sp)
    7550:	d9801e04 	addi	r6,sp,120
    7554:	b80b883a 	mov	r5,r23
    7558:	000d79c0 	call	d79c <__sprint_r>
    755c:	103e5d26 	beq	r2,zero,6ed4 <__alt_data_end+0xf0006ed4>
    7560:	003cad06 	br	6818 <__alt_data_end+0xf0006818>
    7564:	d9002c17 	ldw	r4,176(sp)
    7568:	d9801e04 	addi	r6,sp,120
    756c:	b80b883a 	mov	r5,r23
    7570:	000d79c0 	call	d79c <__sprint_r>
    7574:	103ca81e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    7578:	d8c02017 	ldw	r3,128(sp)
    757c:	da000404 	addi	r8,sp,16
    7580:	003e0b06 	br	6db0 <__alt_data_end+0xf0006db0>
    7584:	d9002c17 	ldw	r4,176(sp)
    7588:	d9801e04 	addi	r6,sp,120
    758c:	b80b883a 	mov	r5,r23
    7590:	000d79c0 	call	d79c <__sprint_r>
    7594:	103ca01e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    7598:	d8c02017 	ldw	r3,128(sp)
    759c:	da000404 	addi	r8,sp,16
    75a0:	003dbd06 	br	6c98 <__alt_data_end+0xf0006c98>
    75a4:	d9002c17 	ldw	r4,176(sp)
    75a8:	d9801e04 	addi	r6,sp,120
    75ac:	b80b883a 	mov	r5,r23
    75b0:	000d79c0 	call	d79c <__sprint_r>
    75b4:	103c981e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    75b8:	d8c02017 	ldw	r3,128(sp)
    75bc:	da000404 	addi	r8,sp,16
    75c0:	003dc306 	br	6cd0 <__alt_data_end+0xf0006cd0>
    75c4:	d8802917 	ldw	r2,164(sp)
    75c8:	d8002785 	stb	zero,158(sp)
    75cc:	103f0616 	blt	r2,zero,71e8 <__alt_data_end+0xf00071e8>
    75d0:	00ffdfc4 	movi	r3,-129
    75d4:	9d84b03a 	or	r2,r19,r22
    75d8:	90e4703a 	and	r18,r18,r3
    75dc:	103c6b26 	beq	r2,zero,678c <__alt_data_end+0xf000678c>
    75e0:	0039883a 	mov	fp,zero
    75e4:	003e7406 	br	6fb8 <__alt_data_end+0xf0006fb8>
    75e8:	9080040c 	andi	r2,r18,16
    75ec:	1001b326 	beq	r2,zero,7cbc <___vfprintf_internal_r+0x18ac>
    75f0:	d9002d17 	ldw	r4,180(sp)
    75f4:	d9402917 	ldw	r5,164(sp)
    75f8:	d8002785 	stb	zero,158(sp)
    75fc:	20800104 	addi	r2,r4,4
    7600:	24c00017 	ldw	r19,0(r4)
    7604:	002d883a 	mov	r22,zero
    7608:	2801b516 	blt	r5,zero,7ce0 <___vfprintf_internal_r+0x18d0>
    760c:	00ffdfc4 	movi	r3,-129
    7610:	d8802d15 	stw	r2,180(sp)
    7614:	90e4703a 	and	r18,r18,r3
    7618:	983d2726 	beq	r19,zero,6ab8 <__alt_data_end+0xf0006ab8>
    761c:	0039883a 	mov	fp,zero
    7620:	003d2a06 	br	6acc <__alt_data_end+0xf0006acc>
    7624:	dc402617 	ldw	r17,152(sp)
    7628:	0441d30e 	bge	zero,r17,7d78 <___vfprintf_internal_r+0x1968>
    762c:	dc403217 	ldw	r17,200(sp)
    7630:	d8803317 	ldw	r2,204(sp)
    7634:	1440010e 	bge	r2,r17,763c <___vfprintf_internal_r+0x122c>
    7638:	1023883a 	mov	r17,r2
    763c:	04400a0e 	bge	zero,r17,7668 <___vfprintf_internal_r+0x1258>
    7640:	d8801f17 	ldw	r2,124(sp)
    7644:	1c47883a 	add	r3,r3,r17
    7648:	44000015 	stw	r16,0(r8)
    764c:	10800044 	addi	r2,r2,1
    7650:	44400115 	stw	r17,4(r8)
    7654:	d8c02015 	stw	r3,128(sp)
    7658:	d8801f15 	stw	r2,124(sp)
    765c:	010001c4 	movi	r4,7
    7660:	20826516 	blt	r4,r2,7ff8 <___vfprintf_internal_r+0x1be8>
    7664:	42000204 	addi	r8,r8,8
    7668:	88026116 	blt	r17,zero,7ff0 <___vfprintf_internal_r+0x1be0>
    766c:	d9003217 	ldw	r4,200(sp)
    7670:	2463c83a 	sub	r17,r4,r17
    7674:	04407b0e 	bge	zero,r17,7864 <___vfprintf_internal_r+0x1454>
    7678:	05800404 	movi	r22,16
    767c:	d8801f17 	ldw	r2,124(sp)
    7680:	b4419d0e 	bge	r22,r17,7cf8 <___vfprintf_internal_r+0x18e8>
    7684:	01020034 	movhi	r4,2048
    7688:	21008284 	addi	r4,r4,522
    768c:	d9002b15 	stw	r4,172(sp)
    7690:	070001c4 	movi	fp,7
    7694:	dcc02c17 	ldw	r19,176(sp)
    7698:	00000306 	br	76a8 <___vfprintf_internal_r+0x1298>
    769c:	42000204 	addi	r8,r8,8
    76a0:	8c7ffc04 	addi	r17,r17,-16
    76a4:	b441970e 	bge	r22,r17,7d04 <___vfprintf_internal_r+0x18f4>
    76a8:	18c00404 	addi	r3,r3,16
    76ac:	10800044 	addi	r2,r2,1
    76b0:	45000015 	stw	r20,0(r8)
    76b4:	45800115 	stw	r22,4(r8)
    76b8:	d8c02015 	stw	r3,128(sp)
    76bc:	d8801f15 	stw	r2,124(sp)
    76c0:	e0bff60e 	bge	fp,r2,769c <__alt_data_end+0xf000769c>
    76c4:	d9801e04 	addi	r6,sp,120
    76c8:	b80b883a 	mov	r5,r23
    76cc:	9809883a 	mov	r4,r19
    76d0:	000d79c0 	call	d79c <__sprint_r>
    76d4:	103c501e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    76d8:	d8c02017 	ldw	r3,128(sp)
    76dc:	d8801f17 	ldw	r2,124(sp)
    76e0:	da000404 	addi	r8,sp,16
    76e4:	003fee06 	br	76a0 <__alt_data_end+0xf00076a0>
    76e8:	d9002c17 	ldw	r4,176(sp)
    76ec:	d9801e04 	addi	r6,sp,120
    76f0:	b80b883a 	mov	r5,r23
    76f4:	000d79c0 	call	d79c <__sprint_r>
    76f8:	103c471e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    76fc:	d8c02017 	ldw	r3,128(sp)
    7700:	df002787 	ldb	fp,158(sp)
    7704:	da000404 	addi	r8,sp,16
    7708:	003d5606 	br	6c64 <__alt_data_end+0xf0006c64>
    770c:	9080040c 	andi	r2,r18,16
    7710:	10016126 	beq	r2,zero,7c98 <___vfprintf_internal_r+0x1888>
    7714:	d8802d17 	ldw	r2,180(sp)
    7718:	14c00017 	ldw	r19,0(r2)
    771c:	10800104 	addi	r2,r2,4
    7720:	d8802d15 	stw	r2,180(sp)
    7724:	982dd7fa 	srai	r22,r19,31
    7728:	b005883a 	mov	r2,r22
    772c:	003c8206 	br	6938 <__alt_data_end+0xf0006938>
    7730:	9080040c 	andi	r2,r18,16
    7734:	10003526 	beq	r2,zero,780c <___vfprintf_internal_r+0x13fc>
    7738:	d9402d17 	ldw	r5,180(sp)
    773c:	d8c02917 	ldw	r3,164(sp)
    7740:	d8002785 	stb	zero,158(sp)
    7744:	28800104 	addi	r2,r5,4
    7748:	2cc00017 	ldw	r19,0(r5)
    774c:	002d883a 	mov	r22,zero
    7750:	18003716 	blt	r3,zero,7830 <___vfprintf_internal_r+0x1420>
    7754:	00ffdfc4 	movi	r3,-129
    7758:	d8802d15 	stw	r2,180(sp)
    775c:	90e4703a 	and	r18,r18,r3
    7760:	0039883a 	mov	fp,zero
    7764:	983df326 	beq	r19,zero,6f34 <__alt_data_end+0xf0006f34>
    7768:	00800244 	movi	r2,9
    776c:	14fc7b36 	bltu	r2,r19,695c <__alt_data_end+0xf000695c>
    7770:	d8c02817 	ldw	r3,160(sp)
    7774:	dc001dc4 	addi	r16,sp,119
    7778:	9cc00c04 	addi	r19,r19,48
    777c:	1c07c83a 	sub	r3,r3,r16
    7780:	dcc01dc5 	stb	r19,119(sp)
    7784:	d8c02e15 	stw	r3,184(sp)
    7788:	003ce806 	br	6b2c <__alt_data_end+0xf0006b2c>
    778c:	d8803317 	ldw	r2,204(sp)
    7790:	143fffc4 	addi	r16,r2,-1
    7794:	043f4d0e 	bge	zero,r16,74cc <__alt_data_end+0xf00074cc>
    7798:	07000404 	movi	fp,16
    779c:	e400810e 	bge	fp,r16,79a4 <___vfprintf_internal_r+0x1594>
    77a0:	01420034 	movhi	r5,2048
    77a4:	29408284 	addi	r5,r5,522
    77a8:	d9402b15 	stw	r5,172(sp)
    77ac:	01c001c4 	movi	r7,7
    77b0:	dcc02c17 	ldw	r19,176(sp)
    77b4:	00000306 	br	77c4 <___vfprintf_internal_r+0x13b4>
    77b8:	b5800204 	addi	r22,r22,8
    77bc:	843ffc04 	addi	r16,r16,-16
    77c0:	e4007b0e 	bge	fp,r16,79b0 <___vfprintf_internal_r+0x15a0>
    77c4:	18c00404 	addi	r3,r3,16
    77c8:	8c400044 	addi	r17,r17,1
    77cc:	b5000015 	stw	r20,0(r22)
    77d0:	b7000115 	stw	fp,4(r22)
    77d4:	d8c02015 	stw	r3,128(sp)
    77d8:	dc401f15 	stw	r17,124(sp)
    77dc:	3c7ff60e 	bge	r7,r17,77b8 <__alt_data_end+0xf00077b8>
    77e0:	d9801e04 	addi	r6,sp,120
    77e4:	b80b883a 	mov	r5,r23
    77e8:	9809883a 	mov	r4,r19
    77ec:	d9c03c15 	stw	r7,240(sp)
    77f0:	000d79c0 	call	d79c <__sprint_r>
    77f4:	d9c03c17 	ldw	r7,240(sp)
    77f8:	103c071e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    77fc:	d8c02017 	ldw	r3,128(sp)
    7800:	dc401f17 	ldw	r17,124(sp)
    7804:	dd800404 	addi	r22,sp,16
    7808:	003fec06 	br	77bc <__alt_data_end+0xf00077bc>
    780c:	9080100c 	andi	r2,r18,64
    7810:	d8002785 	stb	zero,158(sp)
    7814:	10010e26 	beq	r2,zero,7c50 <___vfprintf_internal_r+0x1840>
    7818:	d9002d17 	ldw	r4,180(sp)
    781c:	d9402917 	ldw	r5,164(sp)
    7820:	002d883a 	mov	r22,zero
    7824:	20800104 	addi	r2,r4,4
    7828:	24c0000b 	ldhu	r19,0(r4)
    782c:	283fc90e 	bge	r5,zero,7754 <__alt_data_end+0xf0007754>
    7830:	d8802d15 	stw	r2,180(sp)
    7834:	0039883a 	mov	fp,zero
    7838:	9d84b03a 	or	r2,r19,r22
    783c:	103c461e 	bne	r2,zero,6958 <__alt_data_end+0xf0006958>
    7840:	00800044 	movi	r2,1
    7844:	003e6c06 	br	71f8 <__alt_data_end+0xf00071f8>
    7848:	d9002c17 	ldw	r4,176(sp)
    784c:	d9801e04 	addi	r6,sp,120
    7850:	b80b883a 	mov	r5,r23
    7854:	000d79c0 	call	d79c <__sprint_r>
    7858:	103bef1e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    785c:	d8c02017 	ldw	r3,128(sp)
    7860:	da000404 	addi	r8,sp,16
    7864:	d9003217 	ldw	r4,200(sp)
    7868:	d8802617 	ldw	r2,152(sp)
    786c:	d9403317 	ldw	r5,204(sp)
    7870:	8123883a 	add	r17,r16,r4
    7874:	11400216 	blt	r2,r5,7880 <___vfprintf_internal_r+0x1470>
    7878:	9100004c 	andi	r4,r18,1
    787c:	20000d26 	beq	r4,zero,78b4 <___vfprintf_internal_r+0x14a4>
    7880:	d9003717 	ldw	r4,220(sp)
    7884:	d9403417 	ldw	r5,208(sp)
    7888:	1907883a 	add	r3,r3,r4
    788c:	d9001f17 	ldw	r4,124(sp)
    7890:	41400015 	stw	r5,0(r8)
    7894:	d9403717 	ldw	r5,220(sp)
    7898:	21000044 	addi	r4,r4,1
    789c:	d8c02015 	stw	r3,128(sp)
    78a0:	41400115 	stw	r5,4(r8)
    78a4:	d9001f15 	stw	r4,124(sp)
    78a8:	014001c4 	movi	r5,7
    78ac:	2901e816 	blt	r5,r4,8050 <___vfprintf_internal_r+0x1c40>
    78b0:	42000204 	addi	r8,r8,8
    78b4:	d9003317 	ldw	r4,204(sp)
    78b8:	8121883a 	add	r16,r16,r4
    78bc:	2085c83a 	sub	r2,r4,r2
    78c0:	8461c83a 	sub	r16,r16,r17
    78c4:	1400010e 	bge	r2,r16,78cc <___vfprintf_internal_r+0x14bc>
    78c8:	1021883a 	mov	r16,r2
    78cc:	04000a0e 	bge	zero,r16,78f8 <___vfprintf_internal_r+0x14e8>
    78d0:	d9001f17 	ldw	r4,124(sp)
    78d4:	1c07883a 	add	r3,r3,r16
    78d8:	44400015 	stw	r17,0(r8)
    78dc:	21000044 	addi	r4,r4,1
    78e0:	44000115 	stw	r16,4(r8)
    78e4:	d8c02015 	stw	r3,128(sp)
    78e8:	d9001f15 	stw	r4,124(sp)
    78ec:	014001c4 	movi	r5,7
    78f0:	2901fb16 	blt	r5,r4,80e0 <___vfprintf_internal_r+0x1cd0>
    78f4:	42000204 	addi	r8,r8,8
    78f8:	8001f716 	blt	r16,zero,80d8 <___vfprintf_internal_r+0x1cc8>
    78fc:	1421c83a 	sub	r16,r2,r16
    7900:	043d380e 	bge	zero,r16,6de4 <__alt_data_end+0xf0006de4>
    7904:	04400404 	movi	r17,16
    7908:	d8801f17 	ldw	r2,124(sp)
    790c:	8c3efb0e 	bge	r17,r16,74fc <__alt_data_end+0xf00074fc>
    7910:	01420034 	movhi	r5,2048
    7914:	29408284 	addi	r5,r5,522
    7918:	d9402b15 	stw	r5,172(sp)
    791c:	058001c4 	movi	r22,7
    7920:	dcc02c17 	ldw	r19,176(sp)
    7924:	00000306 	br	7934 <___vfprintf_internal_r+0x1524>
    7928:	42000204 	addi	r8,r8,8
    792c:	843ffc04 	addi	r16,r16,-16
    7930:	8c3ef50e 	bge	r17,r16,7508 <__alt_data_end+0xf0007508>
    7934:	18c00404 	addi	r3,r3,16
    7938:	10800044 	addi	r2,r2,1
    793c:	45000015 	stw	r20,0(r8)
    7940:	44400115 	stw	r17,4(r8)
    7944:	d8c02015 	stw	r3,128(sp)
    7948:	d8801f15 	stw	r2,124(sp)
    794c:	b0bff60e 	bge	r22,r2,7928 <__alt_data_end+0xf0007928>
    7950:	d9801e04 	addi	r6,sp,120
    7954:	b80b883a 	mov	r5,r23
    7958:	9809883a 	mov	r4,r19
    795c:	000d79c0 	call	d79c <__sprint_r>
    7960:	103bad1e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    7964:	d8c02017 	ldw	r3,128(sp)
    7968:	d8801f17 	ldw	r2,124(sp)
    796c:	da000404 	addi	r8,sp,16
    7970:	003fee06 	br	792c <__alt_data_end+0xf000792c>
    7974:	9088703a 	and	r4,r18,r2
    7978:	203eab1e 	bne	r4,zero,7428 <__alt_data_end+0xf0007428>
    797c:	dc401f17 	ldw	r17,124(sp)
    7980:	40800115 	stw	r2,4(r8)
    7984:	44000015 	stw	r16,0(r8)
    7988:	8c400044 	addi	r17,r17,1
    798c:	d8c02015 	stw	r3,128(sp)
    7990:	dc401f15 	stw	r17,124(sp)
    7994:	008001c4 	movi	r2,7
    7998:	14400e16 	blt	r2,r17,79d4 <___vfprintf_internal_r+0x15c4>
    799c:	45800204 	addi	r22,r8,8
    79a0:	003eca06 	br	74cc <__alt_data_end+0xf00074cc>
    79a4:	01020034 	movhi	r4,2048
    79a8:	21008284 	addi	r4,r4,522
    79ac:	d9002b15 	stw	r4,172(sp)
    79b0:	d8802b17 	ldw	r2,172(sp)
    79b4:	1c07883a 	add	r3,r3,r16
    79b8:	8c400044 	addi	r17,r17,1
    79bc:	b0800015 	stw	r2,0(r22)
    79c0:	b4000115 	stw	r16,4(r22)
    79c4:	d8c02015 	stw	r3,128(sp)
    79c8:	dc401f15 	stw	r17,124(sp)
    79cc:	008001c4 	movi	r2,7
    79d0:	147ebd0e 	bge	r2,r17,74c8 <__alt_data_end+0xf00074c8>
    79d4:	d9002c17 	ldw	r4,176(sp)
    79d8:	d9801e04 	addi	r6,sp,120
    79dc:	b80b883a 	mov	r5,r23
    79e0:	000d79c0 	call	d79c <__sprint_r>
    79e4:	103b8c1e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    79e8:	d8c02017 	ldw	r3,128(sp)
    79ec:	dc401f17 	ldw	r17,124(sp)
    79f0:	dd800404 	addi	r22,sp,16
    79f4:	003eb506 	br	74cc <__alt_data_end+0xf00074cc>
    79f8:	d9002c17 	ldw	r4,176(sp)
    79fc:	d9801e04 	addi	r6,sp,120
    7a00:	b80b883a 	mov	r5,r23
    7a04:	000d79c0 	call	d79c <__sprint_r>
    7a08:	103b831e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    7a0c:	d8c02017 	ldw	r3,128(sp)
    7a10:	dc401f17 	ldw	r17,124(sp)
    7a14:	da000404 	addi	r8,sp,16
    7a18:	003e8d06 	br	7450 <__alt_data_end+0xf0007450>
    7a1c:	d9002c17 	ldw	r4,176(sp)
    7a20:	d9801e04 	addi	r6,sp,120
    7a24:	b80b883a 	mov	r5,r23
    7a28:	000d79c0 	call	d79c <__sprint_r>
    7a2c:	103b7a1e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    7a30:	d8c02017 	ldw	r3,128(sp)
    7a34:	dc401f17 	ldw	r17,124(sp)
    7a38:	dd800404 	addi	r22,sp,16
    7a3c:	003e8f06 	br	747c <__alt_data_end+0xf000747c>
    7a40:	0027883a 	mov	r19,zero
    7a44:	003f4a06 	br	7770 <__alt_data_end+0xf0007770>
    7a48:	d9002c17 	ldw	r4,176(sp)
    7a4c:	d9801e04 	addi	r6,sp,120
    7a50:	b80b883a 	mov	r5,r23
    7a54:	000d79c0 	call	d79c <__sprint_r>
    7a58:	103b6f1e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    7a5c:	d8c02017 	ldw	r3,128(sp)
    7a60:	da000404 	addi	r8,sp,16
    7a64:	003c9d06 	br	6cdc <__alt_data_end+0xf0006cdc>
    7a68:	04e7c83a 	sub	r19,zero,r19
    7a6c:	9804c03a 	cmpne	r2,r19,zero
    7a70:	05adc83a 	sub	r22,zero,r22
    7a74:	b0adc83a 	sub	r22,r22,r2
    7a78:	d8802917 	ldw	r2,164(sp)
    7a7c:	07000b44 	movi	fp,45
    7a80:	df002785 	stb	fp,158(sp)
    7a84:	10017b16 	blt	r2,zero,8074 <___vfprintf_internal_r+0x1c64>
    7a88:	00bfdfc4 	movi	r2,-129
    7a8c:	90a4703a 	and	r18,r18,r2
    7a90:	003bb106 	br	6958 <__alt_data_end+0xf0006958>
    7a94:	d9003617 	ldw	r4,216(sp)
    7a98:	d9403817 	ldw	r5,224(sp)
    7a9c:	da003d15 	stw	r8,244(sp)
    7aa0:	000d3c00 	call	d3c0 <__fpclassifyd>
    7aa4:	da003d17 	ldw	r8,244(sp)
    7aa8:	1000f026 	beq	r2,zero,7e6c <___vfprintf_internal_r+0x1a5c>
    7aac:	d9002917 	ldw	r4,164(sp)
    7ab0:	05bff7c4 	movi	r22,-33
    7ab4:	00bfffc4 	movi	r2,-1
    7ab8:	8dac703a 	and	r22,r17,r22
    7abc:	20820026 	beq	r4,r2,82c0 <___vfprintf_internal_r+0x1eb0>
    7ac0:	008011c4 	movi	r2,71
    7ac4:	b081f726 	beq	r22,r2,82a4 <___vfprintf_internal_r+0x1e94>
    7ac8:	d9003817 	ldw	r4,224(sp)
    7acc:	90c04014 	ori	r3,r18,256
    7ad0:	d8c02b15 	stw	r3,172(sp)
    7ad4:	20021516 	blt	r4,zero,832c <___vfprintf_internal_r+0x1f1c>
    7ad8:	dcc03817 	ldw	r19,224(sp)
    7adc:	d8002a05 	stb	zero,168(sp)
    7ae0:	00801984 	movi	r2,102
    7ae4:	8881f926 	beq	r17,r2,82cc <___vfprintf_internal_r+0x1ebc>
    7ae8:	00801184 	movi	r2,70
    7aec:	88821c26 	beq	r17,r2,8360 <___vfprintf_internal_r+0x1f50>
    7af0:	00801144 	movi	r2,69
    7af4:	b081ef26 	beq	r22,r2,82b4 <___vfprintf_internal_r+0x1ea4>
    7af8:	d8c02917 	ldw	r3,164(sp)
    7afc:	d8802104 	addi	r2,sp,132
    7b00:	d8800315 	stw	r2,12(sp)
    7b04:	d9403617 	ldw	r5,216(sp)
    7b08:	d8802504 	addi	r2,sp,148
    7b0c:	d9002c17 	ldw	r4,176(sp)
    7b10:	d8800215 	stw	r2,8(sp)
    7b14:	d8802604 	addi	r2,sp,152
    7b18:	d8c00015 	stw	r3,0(sp)
    7b1c:	d8800115 	stw	r2,4(sp)
    7b20:	01c00084 	movi	r7,2
    7b24:	980d883a 	mov	r6,r19
    7b28:	d8c03c15 	stw	r3,240(sp)
    7b2c:	da003d15 	stw	r8,244(sp)
    7b30:	0008a340 	call	8a34 <_dtoa_r>
    7b34:	1021883a 	mov	r16,r2
    7b38:	008019c4 	movi	r2,103
    7b3c:	d8c03c17 	ldw	r3,240(sp)
    7b40:	da003d17 	ldw	r8,244(sp)
    7b44:	88817126 	beq	r17,r2,810c <___vfprintf_internal_r+0x1cfc>
    7b48:	008011c4 	movi	r2,71
    7b4c:	88829226 	beq	r17,r2,8598 <___vfprintf_internal_r+0x2188>
    7b50:	80f9883a 	add	fp,r16,r3
    7b54:	d9003617 	ldw	r4,216(sp)
    7b58:	000d883a 	mov	r6,zero
    7b5c:	000f883a 	mov	r7,zero
    7b60:	980b883a 	mov	r5,r19
    7b64:	da003d15 	stw	r8,244(sp)
    7b68:	00109780 	call	10978 <__eqdf2>
    7b6c:	da003d17 	ldw	r8,244(sp)
    7b70:	10018d26 	beq	r2,zero,81a8 <___vfprintf_internal_r+0x1d98>
    7b74:	d8802117 	ldw	r2,132(sp)
    7b78:	1700062e 	bgeu	r2,fp,7b94 <___vfprintf_internal_r+0x1784>
    7b7c:	01000c04 	movi	r4,48
    7b80:	10c00044 	addi	r3,r2,1
    7b84:	d8c02115 	stw	r3,132(sp)
    7b88:	11000005 	stb	r4,0(r2)
    7b8c:	d8802117 	ldw	r2,132(sp)
    7b90:	173ffb36 	bltu	r2,fp,7b80 <__alt_data_end+0xf0007b80>
    7b94:	1405c83a 	sub	r2,r2,r16
    7b98:	d8803315 	stw	r2,204(sp)
    7b9c:	008011c4 	movi	r2,71
    7ba0:	b0817626 	beq	r22,r2,817c <___vfprintf_internal_r+0x1d6c>
    7ba4:	00801944 	movi	r2,101
    7ba8:	1442810e 	bge	r2,r17,85b0 <___vfprintf_internal_r+0x21a0>
    7bac:	d8c02617 	ldw	r3,152(sp)
    7bb0:	00801984 	movi	r2,102
    7bb4:	d8c03215 	stw	r3,200(sp)
    7bb8:	8881fe26 	beq	r17,r2,83b4 <___vfprintf_internal_r+0x1fa4>
    7bbc:	d8c03217 	ldw	r3,200(sp)
    7bc0:	d9003317 	ldw	r4,204(sp)
    7bc4:	1901dd16 	blt	r3,r4,833c <___vfprintf_internal_r+0x1f2c>
    7bc8:	9480004c 	andi	r18,r18,1
    7bcc:	90022b1e 	bne	r18,zero,847c <___vfprintf_internal_r+0x206c>
    7bd0:	1805883a 	mov	r2,r3
    7bd4:	18028016 	blt	r3,zero,85d8 <___vfprintf_internal_r+0x21c8>
    7bd8:	d8c03217 	ldw	r3,200(sp)
    7bdc:	044019c4 	movi	r17,103
    7be0:	d8c02e15 	stw	r3,184(sp)
    7be4:	df002a07 	ldb	fp,168(sp)
    7be8:	e001531e 	bne	fp,zero,8138 <___vfprintf_internal_r+0x1d28>
    7bec:	df002783 	ldbu	fp,158(sp)
    7bf0:	d8802a15 	stw	r2,168(sp)
    7bf4:	dc802b17 	ldw	r18,172(sp)
    7bf8:	d8002915 	stw	zero,164(sp)
    7bfc:	003bd106 	br	6b44 <__alt_data_end+0xf0006b44>
    7c00:	d8802d17 	ldw	r2,180(sp)
    7c04:	d8c02d17 	ldw	r3,180(sp)
    7c08:	d9002d17 	ldw	r4,180(sp)
    7c0c:	10800017 	ldw	r2,0(r2)
    7c10:	18c00117 	ldw	r3,4(r3)
    7c14:	21000204 	addi	r4,r4,8
    7c18:	d8803615 	stw	r2,216(sp)
    7c1c:	d8c03815 	stw	r3,224(sp)
    7c20:	d9002d15 	stw	r4,180(sp)
    7c24:	003b7506 	br	69fc <__alt_data_end+0xf00069fc>
    7c28:	ac400007 	ldb	r17,0(r21)
    7c2c:	003a5906 	br	6594 <__alt_data_end+0xf0006594>
    7c30:	9080100c 	andi	r2,r18,64
    7c34:	1000a826 	beq	r2,zero,7ed8 <___vfprintf_internal_r+0x1ac8>
    7c38:	d9002d17 	ldw	r4,180(sp)
    7c3c:	002d883a 	mov	r22,zero
    7c40:	24c0000b 	ldhu	r19,0(r4)
    7c44:	21000104 	addi	r4,r4,4
    7c48:	d9002d15 	stw	r4,180(sp)
    7c4c:	003ccb06 	br	6f7c <__alt_data_end+0xf0006f7c>
    7c50:	d8c02d17 	ldw	r3,180(sp)
    7c54:	d9002917 	ldw	r4,164(sp)
    7c58:	002d883a 	mov	r22,zero
    7c5c:	18800104 	addi	r2,r3,4
    7c60:	1cc00017 	ldw	r19,0(r3)
    7c64:	203ebb0e 	bge	r4,zero,7754 <__alt_data_end+0xf0007754>
    7c68:	003ef106 	br	7830 <__alt_data_end+0xf0007830>
    7c6c:	9080040c 	andi	r2,r18,16
    7c70:	1000921e 	bne	r2,zero,7ebc <___vfprintf_internal_r+0x1aac>
    7c74:	9480100c 	andi	r18,r18,64
    7c78:	90013926 	beq	r18,zero,8160 <___vfprintf_internal_r+0x1d50>
    7c7c:	d9002d17 	ldw	r4,180(sp)
    7c80:	d9402f17 	ldw	r5,188(sp)
    7c84:	20800017 	ldw	r2,0(r4)
    7c88:	21000104 	addi	r4,r4,4
    7c8c:	d9002d15 	stw	r4,180(sp)
    7c90:	1140000d 	sth	r5,0(r2)
    7c94:	003a1606 	br	64f0 <__alt_data_end+0xf00064f0>
    7c98:	9080100c 	andi	r2,r18,64
    7c9c:	10008026 	beq	r2,zero,7ea0 <___vfprintf_internal_r+0x1a90>
    7ca0:	d8c02d17 	ldw	r3,180(sp)
    7ca4:	1cc0000f 	ldh	r19,0(r3)
    7ca8:	18c00104 	addi	r3,r3,4
    7cac:	d8c02d15 	stw	r3,180(sp)
    7cb0:	982dd7fa 	srai	r22,r19,31
    7cb4:	b005883a 	mov	r2,r22
    7cb8:	003b1f06 	br	6938 <__alt_data_end+0xf0006938>
    7cbc:	9080100c 	andi	r2,r18,64
    7cc0:	d8002785 	stb	zero,158(sp)
    7cc4:	10008a1e 	bne	r2,zero,7ef0 <___vfprintf_internal_r+0x1ae0>
    7cc8:	d9402d17 	ldw	r5,180(sp)
    7ccc:	d8c02917 	ldw	r3,164(sp)
    7cd0:	002d883a 	mov	r22,zero
    7cd4:	28800104 	addi	r2,r5,4
    7cd8:	2cc00017 	ldw	r19,0(r5)
    7cdc:	183e4b0e 	bge	r3,zero,760c <__alt_data_end+0xf000760c>
    7ce0:	9d86b03a 	or	r3,r19,r22
    7ce4:	d8802d15 	stw	r2,180(sp)
    7ce8:	183e4c1e 	bne	r3,zero,761c <__alt_data_end+0xf000761c>
    7cec:	0039883a 	mov	fp,zero
    7cf0:	0005883a 	mov	r2,zero
    7cf4:	003d4006 	br	71f8 <__alt_data_end+0xf00071f8>
    7cf8:	01420034 	movhi	r5,2048
    7cfc:	29408284 	addi	r5,r5,522
    7d00:	d9402b15 	stw	r5,172(sp)
    7d04:	d9402b17 	ldw	r5,172(sp)
    7d08:	1c47883a 	add	r3,r3,r17
    7d0c:	10800044 	addi	r2,r2,1
    7d10:	41400015 	stw	r5,0(r8)
    7d14:	44400115 	stw	r17,4(r8)
    7d18:	d8c02015 	stw	r3,128(sp)
    7d1c:	d8801f15 	stw	r2,124(sp)
    7d20:	010001c4 	movi	r4,7
    7d24:	20bec816 	blt	r4,r2,7848 <__alt_data_end+0xf0007848>
    7d28:	42000204 	addi	r8,r8,8
    7d2c:	003ecd06 	br	7864 <__alt_data_end+0xf0007864>
    7d30:	d9002917 	ldw	r4,164(sp)
    7d34:	d8002785 	stb	zero,158(sp)
    7d38:	203d2d16 	blt	r4,zero,71f0 <__alt_data_end+0xf00071f0>
    7d3c:	00bfdfc4 	movi	r2,-129
    7d40:	90a4703a 	and	r18,r18,r2
    7d44:	003a9106 	br	678c <__alt_data_end+0xf000678c>
    7d48:	01020034 	movhi	r4,2048
    7d4c:	21008284 	addi	r4,r4,522
    7d50:	d9002b15 	stw	r4,172(sp)
    7d54:	003c0c06 	br	6d88 <__alt_data_end+0xf0006d88>
    7d58:	d9002c17 	ldw	r4,176(sp)
    7d5c:	d9801e04 	addi	r6,sp,120
    7d60:	b80b883a 	mov	r5,r23
    7d64:	000d79c0 	call	d79c <__sprint_r>
    7d68:	103aab1e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    7d6c:	d8c02017 	ldw	r3,128(sp)
    7d70:	da000404 	addi	r8,sp,16
    7d74:	003d4106 	br	727c <__alt_data_end+0xf000727c>
    7d78:	d8801f17 	ldw	r2,124(sp)
    7d7c:	01420034 	movhi	r5,2048
    7d80:	01000044 	movi	r4,1
    7d84:	18c00044 	addi	r3,r3,1
    7d88:	10800044 	addi	r2,r2,1
    7d8c:	29408204 	addi	r5,r5,520
    7d90:	41000115 	stw	r4,4(r8)
    7d94:	41400015 	stw	r5,0(r8)
    7d98:	d8c02015 	stw	r3,128(sp)
    7d9c:	d8801f15 	stw	r2,124(sp)
    7da0:	010001c4 	movi	r4,7
    7da4:	20805c16 	blt	r4,r2,7f18 <___vfprintf_internal_r+0x1b08>
    7da8:	42000204 	addi	r8,r8,8
    7dac:	8800041e 	bne	r17,zero,7dc0 <___vfprintf_internal_r+0x19b0>
    7db0:	d8803317 	ldw	r2,204(sp)
    7db4:	1000021e 	bne	r2,zero,7dc0 <___vfprintf_internal_r+0x19b0>
    7db8:	9080004c 	andi	r2,r18,1
    7dbc:	103c0926 	beq	r2,zero,6de4 <__alt_data_end+0xf0006de4>
    7dc0:	d9003717 	ldw	r4,220(sp)
    7dc4:	d8801f17 	ldw	r2,124(sp)
    7dc8:	d9403417 	ldw	r5,208(sp)
    7dcc:	20c7883a 	add	r3,r4,r3
    7dd0:	10800044 	addi	r2,r2,1
    7dd4:	41000115 	stw	r4,4(r8)
    7dd8:	41400015 	stw	r5,0(r8)
    7ddc:	d8c02015 	stw	r3,128(sp)
    7de0:	d8801f15 	stw	r2,124(sp)
    7de4:	010001c4 	movi	r4,7
    7de8:	20812116 	blt	r4,r2,8270 <___vfprintf_internal_r+0x1e60>
    7dec:	42000204 	addi	r8,r8,8
    7df0:	0463c83a 	sub	r17,zero,r17
    7df4:	0440730e 	bge	zero,r17,7fc4 <___vfprintf_internal_r+0x1bb4>
    7df8:	05800404 	movi	r22,16
    7dfc:	b440860e 	bge	r22,r17,8018 <___vfprintf_internal_r+0x1c08>
    7e00:	01420034 	movhi	r5,2048
    7e04:	29408284 	addi	r5,r5,522
    7e08:	d9402b15 	stw	r5,172(sp)
    7e0c:	070001c4 	movi	fp,7
    7e10:	dcc02c17 	ldw	r19,176(sp)
    7e14:	00000306 	br	7e24 <___vfprintf_internal_r+0x1a14>
    7e18:	42000204 	addi	r8,r8,8
    7e1c:	8c7ffc04 	addi	r17,r17,-16
    7e20:	b440800e 	bge	r22,r17,8024 <___vfprintf_internal_r+0x1c14>
    7e24:	18c00404 	addi	r3,r3,16
    7e28:	10800044 	addi	r2,r2,1
    7e2c:	45000015 	stw	r20,0(r8)
    7e30:	45800115 	stw	r22,4(r8)
    7e34:	d8c02015 	stw	r3,128(sp)
    7e38:	d8801f15 	stw	r2,124(sp)
    7e3c:	e0bff60e 	bge	fp,r2,7e18 <__alt_data_end+0xf0007e18>
    7e40:	d9801e04 	addi	r6,sp,120
    7e44:	b80b883a 	mov	r5,r23
    7e48:	9809883a 	mov	r4,r19
    7e4c:	000d79c0 	call	d79c <__sprint_r>
    7e50:	103a711e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    7e54:	d8c02017 	ldw	r3,128(sp)
    7e58:	d8801f17 	ldw	r2,124(sp)
    7e5c:	da000404 	addi	r8,sp,16
    7e60:	003fee06 	br	7e1c <__alt_data_end+0xf0007e1c>
    7e64:	00bfffc4 	movi	r2,-1
    7e68:	003a6f06 	br	6828 <__alt_data_end+0xf0006828>
    7e6c:	008011c4 	movi	r2,71
    7e70:	1440b816 	blt	r2,r17,8154 <___vfprintf_internal_r+0x1d44>
    7e74:	04020034 	movhi	r16,2048
    7e78:	84007404 	addi	r16,r16,464
    7e7c:	00c000c4 	movi	r3,3
    7e80:	00bfdfc4 	movi	r2,-129
    7e84:	d8c02a15 	stw	r3,168(sp)
    7e88:	90a4703a 	and	r18,r18,r2
    7e8c:	df002783 	ldbu	fp,158(sp)
    7e90:	d8c02e15 	stw	r3,184(sp)
    7e94:	d8002915 	stw	zero,164(sp)
    7e98:	d8003215 	stw	zero,200(sp)
    7e9c:	003b2906 	br	6b44 <__alt_data_end+0xf0006b44>
    7ea0:	d9002d17 	ldw	r4,180(sp)
    7ea4:	24c00017 	ldw	r19,0(r4)
    7ea8:	21000104 	addi	r4,r4,4
    7eac:	d9002d15 	stw	r4,180(sp)
    7eb0:	982dd7fa 	srai	r22,r19,31
    7eb4:	b005883a 	mov	r2,r22
    7eb8:	003a9f06 	br	6938 <__alt_data_end+0xf0006938>
    7ebc:	d9402d17 	ldw	r5,180(sp)
    7ec0:	d8c02f17 	ldw	r3,188(sp)
    7ec4:	28800017 	ldw	r2,0(r5)
    7ec8:	29400104 	addi	r5,r5,4
    7ecc:	d9402d15 	stw	r5,180(sp)
    7ed0:	10c00015 	stw	r3,0(r2)
    7ed4:	00398606 	br	64f0 <__alt_data_end+0xf00064f0>
    7ed8:	d9402d17 	ldw	r5,180(sp)
    7edc:	002d883a 	mov	r22,zero
    7ee0:	2cc00017 	ldw	r19,0(r5)
    7ee4:	29400104 	addi	r5,r5,4
    7ee8:	d9402d15 	stw	r5,180(sp)
    7eec:	003c2306 	br	6f7c <__alt_data_end+0xf0006f7c>
    7ef0:	d8c02d17 	ldw	r3,180(sp)
    7ef4:	d9002917 	ldw	r4,164(sp)
    7ef8:	002d883a 	mov	r22,zero
    7efc:	18800104 	addi	r2,r3,4
    7f00:	1cc0000b 	ldhu	r19,0(r3)
    7f04:	203dc10e 	bge	r4,zero,760c <__alt_data_end+0xf000760c>
    7f08:	003f7506 	br	7ce0 <__alt_data_end+0xf0007ce0>
    7f0c:	04020034 	movhi	r16,2048
    7f10:	84007204 	addi	r16,r16,456
    7f14:	003acc06 	br	6a48 <__alt_data_end+0xf0006a48>
    7f18:	d9002c17 	ldw	r4,176(sp)
    7f1c:	d9801e04 	addi	r6,sp,120
    7f20:	b80b883a 	mov	r5,r23
    7f24:	000d79c0 	call	d79c <__sprint_r>
    7f28:	103a3b1e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    7f2c:	dc402617 	ldw	r17,152(sp)
    7f30:	d8c02017 	ldw	r3,128(sp)
    7f34:	da000404 	addi	r8,sp,16
    7f38:	003f9c06 	br	7dac <__alt_data_end+0xf0007dac>
    7f3c:	ac400043 	ldbu	r17,1(r21)
    7f40:	94800814 	ori	r18,r18,32
    7f44:	ad400044 	addi	r21,r21,1
    7f48:	8c403fcc 	andi	r17,r17,255
    7f4c:	8c40201c 	xori	r17,r17,128
    7f50:	8c7fe004 	addi	r17,r17,-128
    7f54:	00398f06 	br	6594 <__alt_data_end+0xf0006594>
    7f58:	d8c02d15 	stw	r3,180(sp)
    7f5c:	0039883a 	mov	fp,zero
    7f60:	003e3506 	br	7838 <__alt_data_end+0xf0007838>
    7f64:	d9002c17 	ldw	r4,176(sp)
    7f68:	d9801e04 	addi	r6,sp,120
    7f6c:	b80b883a 	mov	r5,r23
    7f70:	000d79c0 	call	d79c <__sprint_r>
    7f74:	103a281e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    7f78:	d8c02017 	ldw	r3,128(sp)
    7f7c:	da000404 	addi	r8,sp,16
    7f80:	003cd006 	br	72c4 <__alt_data_end+0xf00072c4>
    7f84:	8009883a 	mov	r4,r16
    7f88:	da003d15 	stw	r8,244(sp)
    7f8c:	00063780 	call	6378 <strlen>
    7f90:	d8802e15 	stw	r2,184(sp)
    7f94:	da003d17 	ldw	r8,244(sp)
    7f98:	103c340e 	bge	r2,zero,706c <__alt_data_end+0xf000706c>
    7f9c:	0005883a 	mov	r2,zero
    7fa0:	003c3206 	br	706c <__alt_data_end+0xf000706c>
    7fa4:	d9002c17 	ldw	r4,176(sp)
    7fa8:	d9801e04 	addi	r6,sp,120
    7fac:	b80b883a 	mov	r5,r23
    7fb0:	000d79c0 	call	d79c <__sprint_r>
    7fb4:	103a181e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    7fb8:	d8c02017 	ldw	r3,128(sp)
    7fbc:	d8801f17 	ldw	r2,124(sp)
    7fc0:	da000404 	addi	r8,sp,16
    7fc4:	d9403317 	ldw	r5,204(sp)
    7fc8:	10800044 	addi	r2,r2,1
    7fcc:	44000015 	stw	r16,0(r8)
    7fd0:	28c7883a 	add	r3,r5,r3
    7fd4:	003b7d06 	br	6dcc <__alt_data_end+0xf0006dcc>
    7fd8:	01020034 	movhi	r4,2048
    7fdc:	21008684 	addi	r4,r4,538
    7fe0:	d9003515 	stw	r4,212(sp)
    7fe4:	003b1406 	br	6c38 <__alt_data_end+0xf0006c38>
    7fe8:	013fffc4 	movi	r4,-1
    7fec:	003a3506 	br	68c4 <__alt_data_end+0xf00068c4>
    7ff0:	0023883a 	mov	r17,zero
    7ff4:	003d9d06 	br	766c <__alt_data_end+0xf000766c>
    7ff8:	d9002c17 	ldw	r4,176(sp)
    7ffc:	d9801e04 	addi	r6,sp,120
    8000:	b80b883a 	mov	r5,r23
    8004:	000d79c0 	call	d79c <__sprint_r>
    8008:	103a031e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    800c:	d8c02017 	ldw	r3,128(sp)
    8010:	da000404 	addi	r8,sp,16
    8014:	003d9406 	br	7668 <__alt_data_end+0xf0007668>
    8018:	01020034 	movhi	r4,2048
    801c:	21008284 	addi	r4,r4,522
    8020:	d9002b15 	stw	r4,172(sp)
    8024:	d9002b17 	ldw	r4,172(sp)
    8028:	1c47883a 	add	r3,r3,r17
    802c:	10800044 	addi	r2,r2,1
    8030:	41000015 	stw	r4,0(r8)
    8034:	44400115 	stw	r17,4(r8)
    8038:	d8c02015 	stw	r3,128(sp)
    803c:	d8801f15 	stw	r2,124(sp)
    8040:	010001c4 	movi	r4,7
    8044:	20bfd716 	blt	r4,r2,7fa4 <__alt_data_end+0xf0007fa4>
    8048:	42000204 	addi	r8,r8,8
    804c:	003fdd06 	br	7fc4 <__alt_data_end+0xf0007fc4>
    8050:	d9002c17 	ldw	r4,176(sp)
    8054:	d9801e04 	addi	r6,sp,120
    8058:	b80b883a 	mov	r5,r23
    805c:	000d79c0 	call	d79c <__sprint_r>
    8060:	1039ed1e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    8064:	d8802617 	ldw	r2,152(sp)
    8068:	d8c02017 	ldw	r3,128(sp)
    806c:	da000404 	addi	r8,sp,16
    8070:	003e1006 	br	78b4 <__alt_data_end+0xf00078b4>
    8074:	00800044 	movi	r2,1
    8078:	10803fcc 	andi	r2,r2,255
    807c:	00c00044 	movi	r3,1
    8080:	10fa3526 	beq	r2,r3,6958 <__alt_data_end+0xf0006958>
    8084:	00c00084 	movi	r3,2
    8088:	10fbcb26 	beq	r2,r3,6fb8 <__alt_data_end+0xf0006fb8>
    808c:	003a8f06 	br	6acc <__alt_data_end+0xf0006acc>
    8090:	01020034 	movhi	r4,2048
    8094:	21008684 	addi	r4,r4,538
    8098:	d9003515 	stw	r4,212(sp)
    809c:	003b7606 	br	6e78 <__alt_data_end+0xf0006e78>
    80a0:	d8802917 	ldw	r2,164(sp)
    80a4:	00c00184 	movi	r3,6
    80a8:	1880012e 	bgeu	r3,r2,80b0 <___vfprintf_internal_r+0x1ca0>
    80ac:	1805883a 	mov	r2,r3
    80b0:	d8802e15 	stw	r2,184(sp)
    80b4:	1000ef16 	blt	r2,zero,8474 <___vfprintf_internal_r+0x2064>
    80b8:	04020034 	movhi	r16,2048
    80bc:	d8802a15 	stw	r2,168(sp)
    80c0:	dcc02d15 	stw	r19,180(sp)
    80c4:	d8002915 	stw	zero,164(sp)
    80c8:	d8003215 	stw	zero,200(sp)
    80cc:	84008004 	addi	r16,r16,512
    80d0:	0039883a 	mov	fp,zero
    80d4:	003aa206 	br	6b60 <__alt_data_end+0xf0006b60>
    80d8:	0021883a 	mov	r16,zero
    80dc:	003e0706 	br	78fc <__alt_data_end+0xf00078fc>
    80e0:	d9002c17 	ldw	r4,176(sp)
    80e4:	d9801e04 	addi	r6,sp,120
    80e8:	b80b883a 	mov	r5,r23
    80ec:	000d79c0 	call	d79c <__sprint_r>
    80f0:	1039c91e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    80f4:	d8802617 	ldw	r2,152(sp)
    80f8:	d9403317 	ldw	r5,204(sp)
    80fc:	d8c02017 	ldw	r3,128(sp)
    8100:	da000404 	addi	r8,sp,16
    8104:	2885c83a 	sub	r2,r5,r2
    8108:	003dfb06 	br	78f8 <__alt_data_end+0xf00078f8>
    810c:	9080004c 	andi	r2,r18,1
    8110:	103e8f1e 	bne	r2,zero,7b50 <__alt_data_end+0xf0007b50>
    8114:	d8802117 	ldw	r2,132(sp)
    8118:	003e9e06 	br	7b94 <__alt_data_end+0xf0007b94>
    811c:	1025883a 	mov	r18,r2
    8120:	0039883a 	mov	fp,zero
    8124:	00800084 	movi	r2,2
    8128:	003fd306 	br	8078 <__alt_data_end+0xf0008078>
    812c:	07000b44 	movi	fp,45
    8130:	df002785 	stb	fp,158(sp)
    8134:	003a4006 	br	6a38 <__alt_data_end+0xf0006a38>
    8138:	00c00b44 	movi	r3,45
    813c:	d8c02785 	stb	r3,158(sp)
    8140:	d8802a15 	stw	r2,168(sp)
    8144:	dc802b17 	ldw	r18,172(sp)
    8148:	d8002915 	stw	zero,164(sp)
    814c:	07000b44 	movi	fp,45
    8150:	003a8006 	br	6b54 <__alt_data_end+0xf0006b54>
    8154:	04020034 	movhi	r16,2048
    8158:	84007504 	addi	r16,r16,468
    815c:	003f4706 	br	7e7c <__alt_data_end+0xf0007e7c>
    8160:	d8c02d17 	ldw	r3,180(sp)
    8164:	d9002f17 	ldw	r4,188(sp)
    8168:	18800017 	ldw	r2,0(r3)
    816c:	18c00104 	addi	r3,r3,4
    8170:	d8c02d15 	stw	r3,180(sp)
    8174:	11000015 	stw	r4,0(r2)
    8178:	0038dd06 	br	64f0 <__alt_data_end+0xf00064f0>
    817c:	dd802617 	ldw	r22,152(sp)
    8180:	00bfff44 	movi	r2,-3
    8184:	b0801c16 	blt	r22,r2,81f8 <___vfprintf_internal_r+0x1de8>
    8188:	d9402917 	ldw	r5,164(sp)
    818c:	2d801a16 	blt	r5,r22,81f8 <___vfprintf_internal_r+0x1de8>
    8190:	dd803215 	stw	r22,200(sp)
    8194:	003e8906 	br	7bbc <__alt_data_end+0xf0007bbc>
    8198:	01020034 	movhi	r4,2048
    819c:	21008284 	addi	r4,r4,522
    81a0:	d9002b15 	stw	r4,172(sp)
    81a4:	003c9106 	br	73ec <__alt_data_end+0xf00073ec>
    81a8:	e005883a 	mov	r2,fp
    81ac:	003e7906 	br	7b94 <__alt_data_end+0xf0007b94>
    81b0:	d9402917 	ldw	r5,164(sp)
    81b4:	df002783 	ldbu	fp,158(sp)
    81b8:	dcc02d15 	stw	r19,180(sp)
    81bc:	d9402a15 	stw	r5,168(sp)
    81c0:	d9402e15 	stw	r5,184(sp)
    81c4:	d8002915 	stw	zero,164(sp)
    81c8:	d8003215 	stw	zero,200(sp)
    81cc:	003a5d06 	br	6b44 <__alt_data_end+0xf0006b44>
    81d0:	9080004c 	andi	r2,r18,1
    81d4:	0039883a 	mov	fp,zero
    81d8:	10000426 	beq	r2,zero,81ec <___vfprintf_internal_r+0x1ddc>
    81dc:	00800c04 	movi	r2,48
    81e0:	dc001dc4 	addi	r16,sp,119
    81e4:	d8801dc5 	stb	r2,119(sp)
    81e8:	003b8006 	br	6fec <__alt_data_end+0xf0006fec>
    81ec:	d8002e15 	stw	zero,184(sp)
    81f0:	dc001e04 	addi	r16,sp,120
    81f4:	003a4d06 	br	6b2c <__alt_data_end+0xf0006b2c>
    81f8:	8c7fff84 	addi	r17,r17,-2
    81fc:	b5bfffc4 	addi	r22,r22,-1
    8200:	dd802615 	stw	r22,152(sp)
    8204:	dc4022c5 	stb	r17,139(sp)
    8208:	b000bf16 	blt	r22,zero,8508 <___vfprintf_internal_r+0x20f8>
    820c:	00800ac4 	movi	r2,43
    8210:	d8802305 	stb	r2,140(sp)
    8214:	00800244 	movi	r2,9
    8218:	15807016 	blt	r2,r22,83dc <___vfprintf_internal_r+0x1fcc>
    821c:	00800c04 	movi	r2,48
    8220:	b5800c04 	addi	r22,r22,48
    8224:	d8802345 	stb	r2,141(sp)
    8228:	dd802385 	stb	r22,142(sp)
    822c:	d88023c4 	addi	r2,sp,143
    8230:	df0022c4 	addi	fp,sp,139
    8234:	d8c03317 	ldw	r3,204(sp)
    8238:	1739c83a 	sub	fp,r2,fp
    823c:	d9003317 	ldw	r4,204(sp)
    8240:	e0c7883a 	add	r3,fp,r3
    8244:	df003a15 	stw	fp,232(sp)
    8248:	d8c02e15 	stw	r3,184(sp)
    824c:	00800044 	movi	r2,1
    8250:	1100b30e 	bge	r2,r4,8520 <___vfprintf_internal_r+0x2110>
    8254:	d8c02e17 	ldw	r3,184(sp)
    8258:	18c00044 	addi	r3,r3,1
    825c:	d8c02e15 	stw	r3,184(sp)
    8260:	1805883a 	mov	r2,r3
    8264:	1800ac16 	blt	r3,zero,8518 <___vfprintf_internal_r+0x2108>
    8268:	d8003215 	stw	zero,200(sp)
    826c:	003e5d06 	br	7be4 <__alt_data_end+0xf0007be4>
    8270:	d9002c17 	ldw	r4,176(sp)
    8274:	d9801e04 	addi	r6,sp,120
    8278:	b80b883a 	mov	r5,r23
    827c:	000d79c0 	call	d79c <__sprint_r>
    8280:	1039651e 	bne	r2,zero,6818 <__alt_data_end+0xf0006818>
    8284:	dc402617 	ldw	r17,152(sp)
    8288:	d8c02017 	ldw	r3,128(sp)
    828c:	d8801f17 	ldw	r2,124(sp)
    8290:	da000404 	addi	r8,sp,16
    8294:	003ed606 	br	7df0 <__alt_data_end+0xf0007df0>
    8298:	582b883a 	mov	r21,r11
    829c:	d8002915 	stw	zero,164(sp)
    82a0:	0038bd06 	br	6598 <__alt_data_end+0xf0006598>
    82a4:	d8802917 	ldw	r2,164(sp)
    82a8:	103e071e 	bne	r2,zero,7ac8 <__alt_data_end+0xf0007ac8>
    82ac:	dc002915 	stw	r16,164(sp)
    82b0:	003e0506 	br	7ac8 <__alt_data_end+0xf0007ac8>
    82b4:	d9002917 	ldw	r4,164(sp)
    82b8:	20c00044 	addi	r3,r4,1
    82bc:	003e0f06 	br	7afc <__alt_data_end+0xf0007afc>
    82c0:	01400184 	movi	r5,6
    82c4:	d9402915 	stw	r5,164(sp)
    82c8:	003dff06 	br	7ac8 <__alt_data_end+0xf0007ac8>
    82cc:	d8802104 	addi	r2,sp,132
    82d0:	d8800315 	stw	r2,12(sp)
    82d4:	d8802504 	addi	r2,sp,148
    82d8:	d8800215 	stw	r2,8(sp)
    82dc:	d8802604 	addi	r2,sp,152
    82e0:	d8800115 	stw	r2,4(sp)
    82e4:	d8802917 	ldw	r2,164(sp)
    82e8:	d9403617 	ldw	r5,216(sp)
    82ec:	d9002c17 	ldw	r4,176(sp)
    82f0:	d8800015 	stw	r2,0(sp)
    82f4:	01c000c4 	movi	r7,3
    82f8:	980d883a 	mov	r6,r19
    82fc:	da003d15 	stw	r8,244(sp)
    8300:	0008a340 	call	8a34 <_dtoa_r>
    8304:	d8c02917 	ldw	r3,164(sp)
    8308:	da003d17 	ldw	r8,244(sp)
    830c:	1021883a 	mov	r16,r2
    8310:	10f9883a 	add	fp,r2,r3
    8314:	81000007 	ldb	r4,0(r16)
    8318:	00800c04 	movi	r2,48
    831c:	20805e26 	beq	r4,r2,8498 <___vfprintf_internal_r+0x2088>
    8320:	d8c02617 	ldw	r3,152(sp)
    8324:	e0f9883a 	add	fp,fp,r3
    8328:	003e0a06 	br	7b54 <__alt_data_end+0xf0007b54>
    832c:	00c00b44 	movi	r3,45
    8330:	24e0003c 	xorhi	r19,r4,32768
    8334:	d8c02a05 	stb	r3,168(sp)
    8338:	003de906 	br	7ae0 <__alt_data_end+0xf0007ae0>
    833c:	d8c03217 	ldw	r3,200(sp)
    8340:	00c07a0e 	bge	zero,r3,852c <___vfprintf_internal_r+0x211c>
    8344:	00800044 	movi	r2,1
    8348:	d9003317 	ldw	r4,204(sp)
    834c:	1105883a 	add	r2,r2,r4
    8350:	d8802e15 	stw	r2,184(sp)
    8354:	10004e16 	blt	r2,zero,8490 <___vfprintf_internal_r+0x2080>
    8358:	044019c4 	movi	r17,103
    835c:	003e2106 	br	7be4 <__alt_data_end+0xf0007be4>
    8360:	d9002917 	ldw	r4,164(sp)
    8364:	d8802104 	addi	r2,sp,132
    8368:	d8800315 	stw	r2,12(sp)
    836c:	d9000015 	stw	r4,0(sp)
    8370:	d8802504 	addi	r2,sp,148
    8374:	d9403617 	ldw	r5,216(sp)
    8378:	d9002c17 	ldw	r4,176(sp)
    837c:	d8800215 	stw	r2,8(sp)
    8380:	d8802604 	addi	r2,sp,152
    8384:	d8800115 	stw	r2,4(sp)
    8388:	01c000c4 	movi	r7,3
    838c:	980d883a 	mov	r6,r19
    8390:	da003d15 	stw	r8,244(sp)
    8394:	0008a340 	call	8a34 <_dtoa_r>
    8398:	d8c02917 	ldw	r3,164(sp)
    839c:	da003d17 	ldw	r8,244(sp)
    83a0:	1021883a 	mov	r16,r2
    83a4:	00801184 	movi	r2,70
    83a8:	80f9883a 	add	fp,r16,r3
    83ac:	88bfd926 	beq	r17,r2,8314 <__alt_data_end+0xf0008314>
    83b0:	003de806 	br	7b54 <__alt_data_end+0xf0007b54>
    83b4:	d9002917 	ldw	r4,164(sp)
    83b8:	00c04d0e 	bge	zero,r3,84f0 <___vfprintf_internal_r+0x20e0>
    83bc:	2000441e 	bne	r4,zero,84d0 <___vfprintf_internal_r+0x20c0>
    83c0:	9480004c 	andi	r18,r18,1
    83c4:	9000421e 	bne	r18,zero,84d0 <___vfprintf_internal_r+0x20c0>
    83c8:	1805883a 	mov	r2,r3
    83cc:	18007016 	blt	r3,zero,8590 <___vfprintf_internal_r+0x2180>
    83d0:	d8c03217 	ldw	r3,200(sp)
    83d4:	d8c02e15 	stw	r3,184(sp)
    83d8:	003e0206 	br	7be4 <__alt_data_end+0xf0007be4>
    83dc:	df0022c4 	addi	fp,sp,139
    83e0:	dc002915 	stw	r16,164(sp)
    83e4:	4027883a 	mov	r19,r8
    83e8:	e021883a 	mov	r16,fp
    83ec:	b009883a 	mov	r4,r22
    83f0:	01400284 	movi	r5,10
    83f4:	0005e1c0 	call	5e1c <__modsi3>
    83f8:	10800c04 	addi	r2,r2,48
    83fc:	843fffc4 	addi	r16,r16,-1
    8400:	b009883a 	mov	r4,r22
    8404:	01400284 	movi	r5,10
    8408:	80800005 	stb	r2,0(r16)
    840c:	0005d980 	call	5d98 <__divsi3>
    8410:	102d883a 	mov	r22,r2
    8414:	00800244 	movi	r2,9
    8418:	15bff416 	blt	r2,r22,83ec <__alt_data_end+0xf00083ec>
    841c:	9811883a 	mov	r8,r19
    8420:	b0800c04 	addi	r2,r22,48
    8424:	8027883a 	mov	r19,r16
    8428:	997fffc4 	addi	r5,r19,-1
    842c:	98bfffc5 	stb	r2,-1(r19)
    8430:	dc002917 	ldw	r16,164(sp)
    8434:	2f006a2e 	bgeu	r5,fp,85e0 <___vfprintf_internal_r+0x21d0>
    8438:	d9c02384 	addi	r7,sp,142
    843c:	3ccfc83a 	sub	r7,r7,r19
    8440:	d9002344 	addi	r4,sp,141
    8444:	e1cf883a 	add	r7,fp,r7
    8448:	00000106 	br	8450 <___vfprintf_internal_r+0x2040>
    844c:	28800003 	ldbu	r2,0(r5)
    8450:	20800005 	stb	r2,0(r4)
    8454:	21000044 	addi	r4,r4,1
    8458:	29400044 	addi	r5,r5,1
    845c:	393ffb1e 	bne	r7,r4,844c <__alt_data_end+0xf000844c>
    8460:	d8802304 	addi	r2,sp,140
    8464:	14c5c83a 	sub	r2,r2,r19
    8468:	d8c02344 	addi	r3,sp,141
    846c:	1885883a 	add	r2,r3,r2
    8470:	003f7006 	br	8234 <__alt_data_end+0xf0008234>
    8474:	0005883a 	mov	r2,zero
    8478:	003f0f06 	br	80b8 <__alt_data_end+0xf00080b8>
    847c:	d8c03217 	ldw	r3,200(sp)
    8480:	18c00044 	addi	r3,r3,1
    8484:	d8c02e15 	stw	r3,184(sp)
    8488:	1805883a 	mov	r2,r3
    848c:	183fb20e 	bge	r3,zero,8358 <__alt_data_end+0xf0008358>
    8490:	0005883a 	mov	r2,zero
    8494:	003fb006 	br	8358 <__alt_data_end+0xf0008358>
    8498:	d9003617 	ldw	r4,216(sp)
    849c:	000d883a 	mov	r6,zero
    84a0:	000f883a 	mov	r7,zero
    84a4:	980b883a 	mov	r5,r19
    84a8:	d8c03c15 	stw	r3,240(sp)
    84ac:	da003d15 	stw	r8,244(sp)
    84b0:	00109780 	call	10978 <__eqdf2>
    84b4:	d8c03c17 	ldw	r3,240(sp)
    84b8:	da003d17 	ldw	r8,244(sp)
    84bc:	103f9826 	beq	r2,zero,8320 <__alt_data_end+0xf0008320>
    84c0:	00800044 	movi	r2,1
    84c4:	10c7c83a 	sub	r3,r2,r3
    84c8:	d8c02615 	stw	r3,152(sp)
    84cc:	003f9506 	br	8324 <__alt_data_end+0xf0008324>
    84d0:	d9002917 	ldw	r4,164(sp)
    84d4:	d8c03217 	ldw	r3,200(sp)
    84d8:	20800044 	addi	r2,r4,1
    84dc:	1885883a 	add	r2,r3,r2
    84e0:	d8802e15 	stw	r2,184(sp)
    84e4:	103dbf0e 	bge	r2,zero,7be4 <__alt_data_end+0xf0007be4>
    84e8:	0005883a 	mov	r2,zero
    84ec:	003dbd06 	br	7be4 <__alt_data_end+0xf0007be4>
    84f0:	2000211e 	bne	r4,zero,8578 <___vfprintf_internal_r+0x2168>
    84f4:	9480004c 	andi	r18,r18,1
    84f8:	90001f1e 	bne	r18,zero,8578 <___vfprintf_internal_r+0x2168>
    84fc:	00800044 	movi	r2,1
    8500:	d8802e15 	stw	r2,184(sp)
    8504:	003db706 	br	7be4 <__alt_data_end+0xf0007be4>
    8508:	00800b44 	movi	r2,45
    850c:	05adc83a 	sub	r22,zero,r22
    8510:	d8802305 	stb	r2,140(sp)
    8514:	003f3f06 	br	8214 <__alt_data_end+0xf0008214>
    8518:	0005883a 	mov	r2,zero
    851c:	003f5206 	br	8268 <__alt_data_end+0xf0008268>
    8520:	90a4703a 	and	r18,r18,r2
    8524:	903f4e26 	beq	r18,zero,8260 <__alt_data_end+0xf0008260>
    8528:	003f4a06 	br	8254 <__alt_data_end+0xf0008254>
    852c:	00800084 	movi	r2,2
    8530:	10c5c83a 	sub	r2,r2,r3
    8534:	003f8406 	br	8348 <__alt_data_end+0xf0008348>
    8538:	d8802d17 	ldw	r2,180(sp)
    853c:	d9002d17 	ldw	r4,180(sp)
    8540:	ac400043 	ldbu	r17,1(r21)
    8544:	10800017 	ldw	r2,0(r2)
    8548:	582b883a 	mov	r21,r11
    854c:	d8802915 	stw	r2,164(sp)
    8550:	20800104 	addi	r2,r4,4
    8554:	d9002917 	ldw	r4,164(sp)
    8558:	d8802d15 	stw	r2,180(sp)
    855c:	203e7a0e 	bge	r4,zero,7f48 <__alt_data_end+0xf0007f48>
    8560:	8c403fcc 	andi	r17,r17,255
    8564:	00bfffc4 	movi	r2,-1
    8568:	8c40201c 	xori	r17,r17,128
    856c:	d8802915 	stw	r2,164(sp)
    8570:	8c7fe004 	addi	r17,r17,-128
    8574:	00380706 	br	6594 <__alt_data_end+0xf0006594>
    8578:	d8c02917 	ldw	r3,164(sp)
    857c:	18c00084 	addi	r3,r3,2
    8580:	d8c02e15 	stw	r3,184(sp)
    8584:	1805883a 	mov	r2,r3
    8588:	183d960e 	bge	r3,zero,7be4 <__alt_data_end+0xf0007be4>
    858c:	003fd606 	br	84e8 <__alt_data_end+0xf00084e8>
    8590:	0005883a 	mov	r2,zero
    8594:	003f8e06 	br	83d0 <__alt_data_end+0xf00083d0>
    8598:	9080004c 	andi	r2,r18,1
    859c:	103f811e 	bne	r2,zero,83a4 <__alt_data_end+0xf00083a4>
    85a0:	d8802117 	ldw	r2,132(sp)
    85a4:	1405c83a 	sub	r2,r2,r16
    85a8:	d8803315 	stw	r2,204(sp)
    85ac:	b47ef326 	beq	r22,r17,817c <__alt_data_end+0xf000817c>
    85b0:	dd802617 	ldw	r22,152(sp)
    85b4:	003f1106 	br	81fc <__alt_data_end+0xf00081fc>
    85b8:	d9c02785 	stb	r7,158(sp)
    85bc:	00390406 	br	69d0 <__alt_data_end+0xf00069d0>
    85c0:	d9c02785 	stb	r7,158(sp)
    85c4:	0038d306 	br	6914 <__alt_data_end+0xf0006914>
    85c8:	d9c02785 	stb	r7,158(sp)
    85cc:	003a6106 	br	6f54 <__alt_data_end+0xf0006f54>
    85d0:	d9c02785 	stb	r7,158(sp)
    85d4:	003af806 	br	71b8 <__alt_data_end+0xf00071b8>
    85d8:	0005883a 	mov	r2,zero
    85dc:	003d7e06 	br	7bd8 <__alt_data_end+0xf0007bd8>
    85e0:	d8802344 	addi	r2,sp,141
    85e4:	003f1306 	br	8234 <__alt_data_end+0xf0008234>
    85e8:	d9c02785 	stb	r7,158(sp)
    85ec:	00392306 	br	6a7c <__alt_data_end+0xf0006a7c>
    85f0:	d9c02785 	stb	r7,158(sp)
    85f4:	003aa906 	br	709c <__alt_data_end+0xf000709c>
    85f8:	d9c02785 	stb	r7,158(sp)
    85fc:	003a3d06 	br	6ef4 <__alt_data_end+0xf0006ef4>
    8600:	d9c02785 	stb	r7,158(sp)
    8604:	003aca06 	br	7130 <__alt_data_end+0xf0007130>

00008608 <__vfprintf_internal>:
    8608:	00820034 	movhi	r2,2048
    860c:	10895304 	addi	r2,r2,9548
    8610:	300f883a 	mov	r7,r6
    8614:	280d883a 	mov	r6,r5
    8618:	200b883a 	mov	r5,r4
    861c:	11000017 	ldw	r4,0(r2)
    8620:	00064101 	jmpi	6410 <___vfprintf_internal_r>

00008624 <__sbprintf>:
    8624:	2880030b 	ldhu	r2,12(r5)
    8628:	2ac01917 	ldw	r11,100(r5)
    862c:	2a80038b 	ldhu	r10,14(r5)
    8630:	2a400717 	ldw	r9,28(r5)
    8634:	2a000917 	ldw	r8,36(r5)
    8638:	defee204 	addi	sp,sp,-1144
    863c:	00c10004 	movi	r3,1024
    8640:	dc011a15 	stw	r16,1128(sp)
    8644:	10bfff4c 	andi	r2,r2,65533
    8648:	2821883a 	mov	r16,r5
    864c:	d8cb883a 	add	r5,sp,r3
    8650:	dc811c15 	stw	r18,1136(sp)
    8654:	dc411b15 	stw	r17,1132(sp)
    8658:	dfc11d15 	stw	ra,1140(sp)
    865c:	2025883a 	mov	r18,r4
    8660:	d881030d 	sth	r2,1036(sp)
    8664:	dac11915 	stw	r11,1124(sp)
    8668:	da81038d 	sth	r10,1038(sp)
    866c:	da410715 	stw	r9,1052(sp)
    8670:	da010915 	stw	r8,1060(sp)
    8674:	dec10015 	stw	sp,1024(sp)
    8678:	dec10415 	stw	sp,1040(sp)
    867c:	d8c10215 	stw	r3,1032(sp)
    8680:	d8c10515 	stw	r3,1044(sp)
    8684:	d8010615 	stw	zero,1048(sp)
    8688:	00064100 	call	6410 <___vfprintf_internal_r>
    868c:	1023883a 	mov	r17,r2
    8690:	10000416 	blt	r2,zero,86a4 <__sbprintf+0x80>
    8694:	d9410004 	addi	r5,sp,1024
    8698:	9009883a 	mov	r4,r18
    869c:	000a2d80 	call	a2d8 <_fflush_r>
    86a0:	10000d1e 	bne	r2,zero,86d8 <__sbprintf+0xb4>
    86a4:	d881030b 	ldhu	r2,1036(sp)
    86a8:	1080100c 	andi	r2,r2,64
    86ac:	10000326 	beq	r2,zero,86bc <__sbprintf+0x98>
    86b0:	8080030b 	ldhu	r2,12(r16)
    86b4:	10801014 	ori	r2,r2,64
    86b8:	8080030d 	sth	r2,12(r16)
    86bc:	8805883a 	mov	r2,r17
    86c0:	dfc11d17 	ldw	ra,1140(sp)
    86c4:	dc811c17 	ldw	r18,1136(sp)
    86c8:	dc411b17 	ldw	r17,1132(sp)
    86cc:	dc011a17 	ldw	r16,1128(sp)
    86d0:	dec11e04 	addi	sp,sp,1144
    86d4:	f800283a 	ret
    86d8:	047fffc4 	movi	r17,-1
    86dc:	003ff106 	br	86a4 <__alt_data_end+0xf00086a4>

000086e0 <__swsetup_r>:
    86e0:	00820034 	movhi	r2,2048
    86e4:	defffd04 	addi	sp,sp,-12
    86e8:	10895304 	addi	r2,r2,9548
    86ec:	dc400115 	stw	r17,4(sp)
    86f0:	2023883a 	mov	r17,r4
    86f4:	11000017 	ldw	r4,0(r2)
    86f8:	dc000015 	stw	r16,0(sp)
    86fc:	dfc00215 	stw	ra,8(sp)
    8700:	2821883a 	mov	r16,r5
    8704:	20000226 	beq	r4,zero,8710 <__swsetup_r+0x30>
    8708:	20800e17 	ldw	r2,56(r4)
    870c:	10003126 	beq	r2,zero,87d4 <__swsetup_r+0xf4>
    8710:	8080030b 	ldhu	r2,12(r16)
    8714:	10c0020c 	andi	r3,r2,8
    8718:	1009883a 	mov	r4,r2
    871c:	18000f26 	beq	r3,zero,875c <__swsetup_r+0x7c>
    8720:	80c00417 	ldw	r3,16(r16)
    8724:	18001526 	beq	r3,zero,877c <__swsetup_r+0x9c>
    8728:	1100004c 	andi	r4,r2,1
    872c:	20001c1e 	bne	r4,zero,87a0 <__swsetup_r+0xc0>
    8730:	1080008c 	andi	r2,r2,2
    8734:	1000291e 	bne	r2,zero,87dc <__swsetup_r+0xfc>
    8738:	80800517 	ldw	r2,20(r16)
    873c:	80800215 	stw	r2,8(r16)
    8740:	18001c26 	beq	r3,zero,87b4 <__swsetup_r+0xd4>
    8744:	0005883a 	mov	r2,zero
    8748:	dfc00217 	ldw	ra,8(sp)
    874c:	dc400117 	ldw	r17,4(sp)
    8750:	dc000017 	ldw	r16,0(sp)
    8754:	dec00304 	addi	sp,sp,12
    8758:	f800283a 	ret
    875c:	2080040c 	andi	r2,r4,16
    8760:	10002e26 	beq	r2,zero,881c <__swsetup_r+0x13c>
    8764:	2080010c 	andi	r2,r4,4
    8768:	10001e1e 	bne	r2,zero,87e4 <__swsetup_r+0x104>
    876c:	80c00417 	ldw	r3,16(r16)
    8770:	20800214 	ori	r2,r4,8
    8774:	8080030d 	sth	r2,12(r16)
    8778:	183feb1e 	bne	r3,zero,8728 <__alt_data_end+0xf0008728>
    877c:	1100a00c 	andi	r4,r2,640
    8780:	01408004 	movi	r5,512
    8784:	217fe826 	beq	r4,r5,8728 <__alt_data_end+0xf0008728>
    8788:	800b883a 	mov	r5,r16
    878c:	8809883a 	mov	r4,r17
    8790:	000b2580 	call	b258 <__smakebuf_r>
    8794:	8080030b 	ldhu	r2,12(r16)
    8798:	80c00417 	ldw	r3,16(r16)
    879c:	003fe206 	br	8728 <__alt_data_end+0xf0008728>
    87a0:	80800517 	ldw	r2,20(r16)
    87a4:	80000215 	stw	zero,8(r16)
    87a8:	0085c83a 	sub	r2,zero,r2
    87ac:	80800615 	stw	r2,24(r16)
    87b0:	183fe41e 	bne	r3,zero,8744 <__alt_data_end+0xf0008744>
    87b4:	80c0030b 	ldhu	r3,12(r16)
    87b8:	0005883a 	mov	r2,zero
    87bc:	1900200c 	andi	r4,r3,128
    87c0:	203fe126 	beq	r4,zero,8748 <__alt_data_end+0xf0008748>
    87c4:	18c01014 	ori	r3,r3,64
    87c8:	80c0030d 	sth	r3,12(r16)
    87cc:	00bfffc4 	movi	r2,-1
    87d0:	003fdd06 	br	8748 <__alt_data_end+0xf0008748>
    87d4:	000a6b40 	call	a6b4 <__sinit>
    87d8:	003fcd06 	br	8710 <__alt_data_end+0xf0008710>
    87dc:	0005883a 	mov	r2,zero
    87e0:	003fd606 	br	873c <__alt_data_end+0xf000873c>
    87e4:	81400c17 	ldw	r5,48(r16)
    87e8:	28000626 	beq	r5,zero,8804 <__swsetup_r+0x124>
    87ec:	80801004 	addi	r2,r16,64
    87f0:	28800326 	beq	r5,r2,8800 <__swsetup_r+0x120>
    87f4:	8809883a 	mov	r4,r17
    87f8:	000a8280 	call	a828 <_free_r>
    87fc:	8100030b 	ldhu	r4,12(r16)
    8800:	80000c15 	stw	zero,48(r16)
    8804:	80c00417 	ldw	r3,16(r16)
    8808:	00bff6c4 	movi	r2,-37
    880c:	1108703a 	and	r4,r2,r4
    8810:	80000115 	stw	zero,4(r16)
    8814:	80c00015 	stw	r3,0(r16)
    8818:	003fd506 	br	8770 <__alt_data_end+0xf0008770>
    881c:	00800244 	movi	r2,9
    8820:	88800015 	stw	r2,0(r17)
    8824:	20801014 	ori	r2,r4,64
    8828:	8080030d 	sth	r2,12(r16)
    882c:	00bfffc4 	movi	r2,-1
    8830:	003fc506 	br	8748 <__alt_data_end+0xf0008748>

00008834 <quorem>:
    8834:	defff704 	addi	sp,sp,-36
    8838:	dc800215 	stw	r18,8(sp)
    883c:	20800417 	ldw	r2,16(r4)
    8840:	2c800417 	ldw	r18,16(r5)
    8844:	dfc00815 	stw	ra,32(sp)
    8848:	ddc00715 	stw	r23,28(sp)
    884c:	dd800615 	stw	r22,24(sp)
    8850:	dd400515 	stw	r21,20(sp)
    8854:	dd000415 	stw	r20,16(sp)
    8858:	dcc00315 	stw	r19,12(sp)
    885c:	dc400115 	stw	r17,4(sp)
    8860:	dc000015 	stw	r16,0(sp)
    8864:	14807116 	blt	r2,r18,8a2c <quorem+0x1f8>
    8868:	94bfffc4 	addi	r18,r18,-1
    886c:	94ad883a 	add	r22,r18,r18
    8870:	b5ad883a 	add	r22,r22,r22
    8874:	2c400504 	addi	r17,r5,20
    8878:	8da9883a 	add	r20,r17,r22
    887c:	25400504 	addi	r21,r4,20
    8880:	282f883a 	mov	r23,r5
    8884:	adad883a 	add	r22,r21,r22
    8888:	a1400017 	ldw	r5,0(r20)
    888c:	2021883a 	mov	r16,r4
    8890:	b1000017 	ldw	r4,0(r22)
    8894:	29400044 	addi	r5,r5,1
    8898:	0005e900 	call	5e90 <__udivsi3>
    889c:	1027883a 	mov	r19,r2
    88a0:	10002c26 	beq	r2,zero,8954 <quorem+0x120>
    88a4:	a813883a 	mov	r9,r21
    88a8:	880b883a 	mov	r5,r17
    88ac:	0009883a 	mov	r4,zero
    88b0:	000d883a 	mov	r6,zero
    88b4:	2a000017 	ldw	r8,0(r5)
    88b8:	49c00017 	ldw	r7,0(r9)
    88bc:	29400104 	addi	r5,r5,4
    88c0:	40bfffcc 	andi	r2,r8,65535
    88c4:	14c5383a 	mul	r2,r2,r19
    88c8:	4010d43a 	srli	r8,r8,16
    88cc:	38ffffcc 	andi	r3,r7,65535
    88d0:	1105883a 	add	r2,r2,r4
    88d4:	1008d43a 	srli	r4,r2,16
    88d8:	44d1383a 	mul	r8,r8,r19
    88dc:	198d883a 	add	r6,r3,r6
    88e0:	10ffffcc 	andi	r3,r2,65535
    88e4:	30c7c83a 	sub	r3,r6,r3
    88e8:	380ed43a 	srli	r7,r7,16
    88ec:	4105883a 	add	r2,r8,r4
    88f0:	180dd43a 	srai	r6,r3,16
    88f4:	113fffcc 	andi	r4,r2,65535
    88f8:	390fc83a 	sub	r7,r7,r4
    88fc:	398d883a 	add	r6,r7,r6
    8900:	300e943a 	slli	r7,r6,16
    8904:	18ffffcc 	andi	r3,r3,65535
    8908:	1008d43a 	srli	r4,r2,16
    890c:	38ceb03a 	or	r7,r7,r3
    8910:	49c00015 	stw	r7,0(r9)
    8914:	300dd43a 	srai	r6,r6,16
    8918:	4a400104 	addi	r9,r9,4
    891c:	a17fe52e 	bgeu	r20,r5,88b4 <__alt_data_end+0xf00088b4>
    8920:	b0800017 	ldw	r2,0(r22)
    8924:	10000b1e 	bne	r2,zero,8954 <quorem+0x120>
    8928:	b0bfff04 	addi	r2,r22,-4
    892c:	a880082e 	bgeu	r21,r2,8950 <quorem+0x11c>
    8930:	b0ffff17 	ldw	r3,-4(r22)
    8934:	18000326 	beq	r3,zero,8944 <quorem+0x110>
    8938:	00000506 	br	8950 <quorem+0x11c>
    893c:	10c00017 	ldw	r3,0(r2)
    8940:	1800031e 	bne	r3,zero,8950 <quorem+0x11c>
    8944:	10bfff04 	addi	r2,r2,-4
    8948:	94bfffc4 	addi	r18,r18,-1
    894c:	a8bffb36 	bltu	r21,r2,893c <__alt_data_end+0xf000893c>
    8950:	84800415 	stw	r18,16(r16)
    8954:	b80b883a 	mov	r5,r23
    8958:	8009883a 	mov	r4,r16
    895c:	000c7280 	call	c728 <__mcmp>
    8960:	10002616 	blt	r2,zero,89fc <quorem+0x1c8>
    8964:	9cc00044 	addi	r19,r19,1
    8968:	a805883a 	mov	r2,r21
    896c:	000b883a 	mov	r5,zero
    8970:	11000017 	ldw	r4,0(r2)
    8974:	89800017 	ldw	r6,0(r17)
    8978:	10800104 	addi	r2,r2,4
    897c:	20ffffcc 	andi	r3,r4,65535
    8980:	194b883a 	add	r5,r3,r5
    8984:	30ffffcc 	andi	r3,r6,65535
    8988:	28c7c83a 	sub	r3,r5,r3
    898c:	300cd43a 	srli	r6,r6,16
    8990:	2008d43a 	srli	r4,r4,16
    8994:	180bd43a 	srai	r5,r3,16
    8998:	18ffffcc 	andi	r3,r3,65535
    899c:	2189c83a 	sub	r4,r4,r6
    89a0:	2149883a 	add	r4,r4,r5
    89a4:	200c943a 	slli	r6,r4,16
    89a8:	8c400104 	addi	r17,r17,4
    89ac:	200bd43a 	srai	r5,r4,16
    89b0:	30c6b03a 	or	r3,r6,r3
    89b4:	10ffff15 	stw	r3,-4(r2)
    89b8:	a47fed2e 	bgeu	r20,r17,8970 <__alt_data_end+0xf0008970>
    89bc:	9485883a 	add	r2,r18,r18
    89c0:	1085883a 	add	r2,r2,r2
    89c4:	a887883a 	add	r3,r21,r2
    89c8:	18800017 	ldw	r2,0(r3)
    89cc:	10000b1e 	bne	r2,zero,89fc <quorem+0x1c8>
    89d0:	18bfff04 	addi	r2,r3,-4
    89d4:	a880082e 	bgeu	r21,r2,89f8 <quorem+0x1c4>
    89d8:	18ffff17 	ldw	r3,-4(r3)
    89dc:	18000326 	beq	r3,zero,89ec <quorem+0x1b8>
    89e0:	00000506 	br	89f8 <quorem+0x1c4>
    89e4:	10c00017 	ldw	r3,0(r2)
    89e8:	1800031e 	bne	r3,zero,89f8 <quorem+0x1c4>
    89ec:	10bfff04 	addi	r2,r2,-4
    89f0:	94bfffc4 	addi	r18,r18,-1
    89f4:	a8bffb36 	bltu	r21,r2,89e4 <__alt_data_end+0xf00089e4>
    89f8:	84800415 	stw	r18,16(r16)
    89fc:	9805883a 	mov	r2,r19
    8a00:	dfc00817 	ldw	ra,32(sp)
    8a04:	ddc00717 	ldw	r23,28(sp)
    8a08:	dd800617 	ldw	r22,24(sp)
    8a0c:	dd400517 	ldw	r21,20(sp)
    8a10:	dd000417 	ldw	r20,16(sp)
    8a14:	dcc00317 	ldw	r19,12(sp)
    8a18:	dc800217 	ldw	r18,8(sp)
    8a1c:	dc400117 	ldw	r17,4(sp)
    8a20:	dc000017 	ldw	r16,0(sp)
    8a24:	dec00904 	addi	sp,sp,36
    8a28:	f800283a 	ret
    8a2c:	0005883a 	mov	r2,zero
    8a30:	003ff306 	br	8a00 <__alt_data_end+0xf0008a00>

00008a34 <_dtoa_r>:
    8a34:	20801017 	ldw	r2,64(r4)
    8a38:	deffde04 	addi	sp,sp,-136
    8a3c:	df002015 	stw	fp,128(sp)
    8a40:	dcc01b15 	stw	r19,108(sp)
    8a44:	dc801a15 	stw	r18,104(sp)
    8a48:	dc401915 	stw	r17,100(sp)
    8a4c:	dc001815 	stw	r16,96(sp)
    8a50:	dfc02115 	stw	ra,132(sp)
    8a54:	ddc01f15 	stw	r23,124(sp)
    8a58:	dd801e15 	stw	r22,120(sp)
    8a5c:	dd401d15 	stw	r21,116(sp)
    8a60:	dd001c15 	stw	r20,112(sp)
    8a64:	d9c00315 	stw	r7,12(sp)
    8a68:	2039883a 	mov	fp,r4
    8a6c:	3023883a 	mov	r17,r6
    8a70:	2825883a 	mov	r18,r5
    8a74:	dc002417 	ldw	r16,144(sp)
    8a78:	3027883a 	mov	r19,r6
    8a7c:	10000826 	beq	r2,zero,8aa0 <_dtoa_r+0x6c>
    8a80:	21801117 	ldw	r6,68(r4)
    8a84:	00c00044 	movi	r3,1
    8a88:	100b883a 	mov	r5,r2
    8a8c:	1986983a 	sll	r3,r3,r6
    8a90:	11800115 	stw	r6,4(r2)
    8a94:	10c00215 	stw	r3,8(r2)
    8a98:	000bf080 	call	bf08 <_Bfree>
    8a9c:	e0001015 	stw	zero,64(fp)
    8aa0:	88002e16 	blt	r17,zero,8b5c <_dtoa_r+0x128>
    8aa4:	80000015 	stw	zero,0(r16)
    8aa8:	889ffc2c 	andhi	r2,r17,32752
    8aac:	00dffc34 	movhi	r3,32752
    8ab0:	10c01c26 	beq	r2,r3,8b24 <_dtoa_r+0xf0>
    8ab4:	000d883a 	mov	r6,zero
    8ab8:	000f883a 	mov	r7,zero
    8abc:	9009883a 	mov	r4,r18
    8ac0:	980b883a 	mov	r5,r19
    8ac4:	00109780 	call	10978 <__eqdf2>
    8ac8:	10002b1e 	bne	r2,zero,8b78 <_dtoa_r+0x144>
    8acc:	d9c02317 	ldw	r7,140(sp)
    8ad0:	00800044 	movi	r2,1
    8ad4:	38800015 	stw	r2,0(r7)
    8ad8:	d8802517 	ldw	r2,148(sp)
    8adc:	10019e26 	beq	r2,zero,9158 <_dtoa_r+0x724>
    8ae0:	d8c02517 	ldw	r3,148(sp)
    8ae4:	00820034 	movhi	r2,2048
    8ae8:	10808244 	addi	r2,r2,521
    8aec:	18800015 	stw	r2,0(r3)
    8af0:	10bfffc4 	addi	r2,r2,-1
    8af4:	dfc02117 	ldw	ra,132(sp)
    8af8:	df002017 	ldw	fp,128(sp)
    8afc:	ddc01f17 	ldw	r23,124(sp)
    8b00:	dd801e17 	ldw	r22,120(sp)
    8b04:	dd401d17 	ldw	r21,116(sp)
    8b08:	dd001c17 	ldw	r20,112(sp)
    8b0c:	dcc01b17 	ldw	r19,108(sp)
    8b10:	dc801a17 	ldw	r18,104(sp)
    8b14:	dc401917 	ldw	r17,100(sp)
    8b18:	dc001817 	ldw	r16,96(sp)
    8b1c:	dec02204 	addi	sp,sp,136
    8b20:	f800283a 	ret
    8b24:	d8c02317 	ldw	r3,140(sp)
    8b28:	0089c3c4 	movi	r2,9999
    8b2c:	18800015 	stw	r2,0(r3)
    8b30:	90017726 	beq	r18,zero,9110 <_dtoa_r+0x6dc>
    8b34:	00820034 	movhi	r2,2048
    8b38:	10808e04 	addi	r2,r2,568
    8b3c:	d9002517 	ldw	r4,148(sp)
    8b40:	203fec26 	beq	r4,zero,8af4 <__alt_data_end+0xf0008af4>
    8b44:	10c000c7 	ldb	r3,3(r2)
    8b48:	1801781e 	bne	r3,zero,912c <_dtoa_r+0x6f8>
    8b4c:	10c000c4 	addi	r3,r2,3
    8b50:	d9802517 	ldw	r6,148(sp)
    8b54:	30c00015 	stw	r3,0(r6)
    8b58:	003fe606 	br	8af4 <__alt_data_end+0xf0008af4>
    8b5c:	04e00034 	movhi	r19,32768
    8b60:	9cffffc4 	addi	r19,r19,-1
    8b64:	00800044 	movi	r2,1
    8b68:	8ce6703a 	and	r19,r17,r19
    8b6c:	80800015 	stw	r2,0(r16)
    8b70:	9823883a 	mov	r17,r19
    8b74:	003fcc06 	br	8aa8 <__alt_data_end+0xf0008aa8>
    8b78:	d8800204 	addi	r2,sp,8
    8b7c:	d8800015 	stw	r2,0(sp)
    8b80:	d9c00104 	addi	r7,sp,4
    8b84:	900b883a 	mov	r5,r18
    8b88:	980d883a 	mov	r6,r19
    8b8c:	e009883a 	mov	r4,fp
    8b90:	8820d53a 	srli	r16,r17,20
    8b94:	000caf40 	call	caf4 <__d2b>
    8b98:	d8800915 	stw	r2,36(sp)
    8b9c:	8001651e 	bne	r16,zero,9134 <_dtoa_r+0x700>
    8ba0:	dd800217 	ldw	r22,8(sp)
    8ba4:	dc000117 	ldw	r16,4(sp)
    8ba8:	00800804 	movi	r2,32
    8bac:	b421883a 	add	r16,r22,r16
    8bb0:	80c10c84 	addi	r3,r16,1074
    8bb4:	10c2d10e 	bge	r2,r3,96fc <_dtoa_r+0xcc8>
    8bb8:	00801004 	movi	r2,64
    8bbc:	81010484 	addi	r4,r16,1042
    8bc0:	10c7c83a 	sub	r3,r2,r3
    8bc4:	9108d83a 	srl	r4,r18,r4
    8bc8:	88e2983a 	sll	r17,r17,r3
    8bcc:	2448b03a 	or	r4,r4,r17
    8bd0:	0005c8c0 	call	5c8c <__floatunsidf>
    8bd4:	017f8434 	movhi	r5,65040
    8bd8:	01800044 	movi	r6,1
    8bdc:	1009883a 	mov	r4,r2
    8be0:	194b883a 	add	r5,r3,r5
    8be4:	843fffc4 	addi	r16,r16,-1
    8be8:	d9801115 	stw	r6,68(sp)
    8bec:	000d883a 	mov	r6,zero
    8bf0:	01cffe34 	movhi	r7,16376
    8bf4:	00112e80 	call	112e8 <__subdf3>
    8bf8:	0198dbf4 	movhi	r6,25455
    8bfc:	01cff4f4 	movhi	r7,16339
    8c00:	3190d844 	addi	r6,r6,17249
    8c04:	39e1e9c4 	addi	r7,r7,-30809
    8c08:	1009883a 	mov	r4,r2
    8c0c:	180b883a 	mov	r5,r3
    8c10:	0010bd00 	call	10bd0 <__muldf3>
    8c14:	01a2d874 	movhi	r6,35681
    8c18:	01cff1f4 	movhi	r7,16327
    8c1c:	31b22cc4 	addi	r6,r6,-14157
    8c20:	39e28a04 	addi	r7,r7,-30168
    8c24:	180b883a 	mov	r5,r3
    8c28:	1009883a 	mov	r4,r2
    8c2c:	00100cc0 	call	100cc <__adddf3>
    8c30:	8009883a 	mov	r4,r16
    8c34:	1029883a 	mov	r20,r2
    8c38:	1823883a 	mov	r17,r3
    8c3c:	0011c640 	call	11c64 <__floatsidf>
    8c40:	019427f4 	movhi	r6,20639
    8c44:	01cff4f4 	movhi	r7,16339
    8c48:	319e7ec4 	addi	r6,r6,31227
    8c4c:	39d104c4 	addi	r7,r7,17427
    8c50:	1009883a 	mov	r4,r2
    8c54:	180b883a 	mov	r5,r3
    8c58:	0010bd00 	call	10bd0 <__muldf3>
    8c5c:	100d883a 	mov	r6,r2
    8c60:	180f883a 	mov	r7,r3
    8c64:	a009883a 	mov	r4,r20
    8c68:	880b883a 	mov	r5,r17
    8c6c:	00100cc0 	call	100cc <__adddf3>
    8c70:	1009883a 	mov	r4,r2
    8c74:	180b883a 	mov	r5,r3
    8c78:	1029883a 	mov	r20,r2
    8c7c:	1823883a 	mov	r17,r3
    8c80:	0011be40 	call	11be4 <__fixdfsi>
    8c84:	000d883a 	mov	r6,zero
    8c88:	000f883a 	mov	r7,zero
    8c8c:	a009883a 	mov	r4,r20
    8c90:	880b883a 	mov	r5,r17
    8c94:	d8800515 	stw	r2,20(sp)
    8c98:	0010adc0 	call	10adc <__ledf2>
    8c9c:	10028716 	blt	r2,zero,96bc <_dtoa_r+0xc88>
    8ca0:	d8c00517 	ldw	r3,20(sp)
    8ca4:	00800584 	movi	r2,22
    8ca8:	10c27536 	bltu	r2,r3,9680 <_dtoa_r+0xc4c>
    8cac:	180490fa 	slli	r2,r3,3
    8cb0:	00c20034 	movhi	r3,2048
    8cb4:	18c0aa04 	addi	r3,r3,680
    8cb8:	1885883a 	add	r2,r3,r2
    8cbc:	11000017 	ldw	r4,0(r2)
    8cc0:	11400117 	ldw	r5,4(r2)
    8cc4:	900d883a 	mov	r6,r18
    8cc8:	980f883a 	mov	r7,r19
    8ccc:	0010a000 	call	10a00 <__gedf2>
    8cd0:	00828d0e 	bge	zero,r2,9708 <_dtoa_r+0xcd4>
    8cd4:	d9000517 	ldw	r4,20(sp)
    8cd8:	d8000e15 	stw	zero,56(sp)
    8cdc:	213fffc4 	addi	r4,r4,-1
    8ce0:	d9000515 	stw	r4,20(sp)
    8ce4:	b42dc83a 	sub	r22,r22,r16
    8ce8:	b5bfffc4 	addi	r22,r22,-1
    8cec:	b0026f16 	blt	r22,zero,96ac <_dtoa_r+0xc78>
    8cf0:	d8000815 	stw	zero,32(sp)
    8cf4:	d9c00517 	ldw	r7,20(sp)
    8cf8:	38026416 	blt	r7,zero,968c <_dtoa_r+0xc58>
    8cfc:	b1ed883a 	add	r22,r22,r7
    8d00:	d9c00d15 	stw	r7,52(sp)
    8d04:	d8000a15 	stw	zero,40(sp)
    8d08:	d9800317 	ldw	r6,12(sp)
    8d0c:	00800244 	movi	r2,9
    8d10:	11811436 	bltu	r2,r6,9164 <_dtoa_r+0x730>
    8d14:	00800144 	movi	r2,5
    8d18:	1184e10e 	bge	r2,r6,a0a0 <_dtoa_r+0x166c>
    8d1c:	31bfff04 	addi	r6,r6,-4
    8d20:	d9800315 	stw	r6,12(sp)
    8d24:	0023883a 	mov	r17,zero
    8d28:	d9800317 	ldw	r6,12(sp)
    8d2c:	008000c4 	movi	r2,3
    8d30:	30836726 	beq	r6,r2,9ad0 <_dtoa_r+0x109c>
    8d34:	1183410e 	bge	r2,r6,9a3c <_dtoa_r+0x1008>
    8d38:	d9c00317 	ldw	r7,12(sp)
    8d3c:	00800104 	movi	r2,4
    8d40:	38827c26 	beq	r7,r2,9734 <_dtoa_r+0xd00>
    8d44:	00800144 	movi	r2,5
    8d48:	3884c41e 	bne	r7,r2,a05c <_dtoa_r+0x1628>
    8d4c:	00800044 	movi	r2,1
    8d50:	d8800b15 	stw	r2,44(sp)
    8d54:	d8c00517 	ldw	r3,20(sp)
    8d58:	d9002217 	ldw	r4,136(sp)
    8d5c:	1907883a 	add	r3,r3,r4
    8d60:	19800044 	addi	r6,r3,1
    8d64:	d8c00c15 	stw	r3,48(sp)
    8d68:	d9800615 	stw	r6,24(sp)
    8d6c:	0183a40e 	bge	zero,r6,9c00 <_dtoa_r+0x11cc>
    8d70:	d9800617 	ldw	r6,24(sp)
    8d74:	3021883a 	mov	r16,r6
    8d78:	e0001115 	stw	zero,68(fp)
    8d7c:	008005c4 	movi	r2,23
    8d80:	1184c92e 	bgeu	r2,r6,a0a8 <_dtoa_r+0x1674>
    8d84:	00c00044 	movi	r3,1
    8d88:	00800104 	movi	r2,4
    8d8c:	1085883a 	add	r2,r2,r2
    8d90:	11000504 	addi	r4,r2,20
    8d94:	180b883a 	mov	r5,r3
    8d98:	18c00044 	addi	r3,r3,1
    8d9c:	313ffb2e 	bgeu	r6,r4,8d8c <__alt_data_end+0xf0008d8c>
    8da0:	e1401115 	stw	r5,68(fp)
    8da4:	e009883a 	mov	r4,fp
    8da8:	000be600 	call	be60 <_Balloc>
    8dac:	d8800715 	stw	r2,28(sp)
    8db0:	e0801015 	stw	r2,64(fp)
    8db4:	00800384 	movi	r2,14
    8db8:	1400f736 	bltu	r2,r16,9198 <_dtoa_r+0x764>
    8dbc:	8800f626 	beq	r17,zero,9198 <_dtoa_r+0x764>
    8dc0:	d9c00517 	ldw	r7,20(sp)
    8dc4:	01c39a0e 	bge	zero,r7,9c30 <_dtoa_r+0x11fc>
    8dc8:	388003cc 	andi	r2,r7,15
    8dcc:	100490fa 	slli	r2,r2,3
    8dd0:	382bd13a 	srai	r21,r7,4
    8dd4:	00c20034 	movhi	r3,2048
    8dd8:	18c0aa04 	addi	r3,r3,680
    8ddc:	1885883a 	add	r2,r3,r2
    8de0:	a8c0040c 	andi	r3,r21,16
    8de4:	12400017 	ldw	r9,0(r2)
    8de8:	12000117 	ldw	r8,4(r2)
    8dec:	18037926 	beq	r3,zero,9bd4 <_dtoa_r+0x11a0>
    8df0:	00820034 	movhi	r2,2048
    8df4:	1080a004 	addi	r2,r2,640
    8df8:	11800817 	ldw	r6,32(r2)
    8dfc:	11c00917 	ldw	r7,36(r2)
    8e00:	9009883a 	mov	r4,r18
    8e04:	980b883a 	mov	r5,r19
    8e08:	da001715 	stw	r8,92(sp)
    8e0c:	da401615 	stw	r9,88(sp)
    8e10:	00053a40 	call	53a4 <__divdf3>
    8e14:	da001717 	ldw	r8,92(sp)
    8e18:	da401617 	ldw	r9,88(sp)
    8e1c:	ad4003cc 	andi	r21,r21,15
    8e20:	040000c4 	movi	r16,3
    8e24:	1023883a 	mov	r17,r2
    8e28:	1829883a 	mov	r20,r3
    8e2c:	a8001126 	beq	r21,zero,8e74 <_dtoa_r+0x440>
    8e30:	05c20034 	movhi	r23,2048
    8e34:	bdc0a004 	addi	r23,r23,640
    8e38:	4805883a 	mov	r2,r9
    8e3c:	4007883a 	mov	r3,r8
    8e40:	a980004c 	andi	r6,r21,1
    8e44:	1009883a 	mov	r4,r2
    8e48:	a82bd07a 	srai	r21,r21,1
    8e4c:	180b883a 	mov	r5,r3
    8e50:	30000426 	beq	r6,zero,8e64 <_dtoa_r+0x430>
    8e54:	b9800017 	ldw	r6,0(r23)
    8e58:	b9c00117 	ldw	r7,4(r23)
    8e5c:	84000044 	addi	r16,r16,1
    8e60:	0010bd00 	call	10bd0 <__muldf3>
    8e64:	bdc00204 	addi	r23,r23,8
    8e68:	a83ff51e 	bne	r21,zero,8e40 <__alt_data_end+0xf0008e40>
    8e6c:	1013883a 	mov	r9,r2
    8e70:	1811883a 	mov	r8,r3
    8e74:	480d883a 	mov	r6,r9
    8e78:	400f883a 	mov	r7,r8
    8e7c:	8809883a 	mov	r4,r17
    8e80:	a00b883a 	mov	r5,r20
    8e84:	00053a40 	call	53a4 <__divdf3>
    8e88:	d8800f15 	stw	r2,60(sp)
    8e8c:	d8c01015 	stw	r3,64(sp)
    8e90:	d8c00e17 	ldw	r3,56(sp)
    8e94:	18000626 	beq	r3,zero,8eb0 <_dtoa_r+0x47c>
    8e98:	d9000f17 	ldw	r4,60(sp)
    8e9c:	d9401017 	ldw	r5,64(sp)
    8ea0:	000d883a 	mov	r6,zero
    8ea4:	01cffc34 	movhi	r7,16368
    8ea8:	0010adc0 	call	10adc <__ledf2>
    8eac:	10040b16 	blt	r2,zero,9edc <_dtoa_r+0x14a8>
    8eb0:	8009883a 	mov	r4,r16
    8eb4:	0011c640 	call	11c64 <__floatsidf>
    8eb8:	d9800f17 	ldw	r6,60(sp)
    8ebc:	d9c01017 	ldw	r7,64(sp)
    8ec0:	1009883a 	mov	r4,r2
    8ec4:	180b883a 	mov	r5,r3
    8ec8:	0010bd00 	call	10bd0 <__muldf3>
    8ecc:	000d883a 	mov	r6,zero
    8ed0:	01d00734 	movhi	r7,16412
    8ed4:	1009883a 	mov	r4,r2
    8ed8:	180b883a 	mov	r5,r3
    8edc:	00100cc0 	call	100cc <__adddf3>
    8ee0:	1021883a 	mov	r16,r2
    8ee4:	d8800617 	ldw	r2,24(sp)
    8ee8:	047f3034 	movhi	r17,64704
    8eec:	1c63883a 	add	r17,r3,r17
    8ef0:	10031826 	beq	r2,zero,9b54 <_dtoa_r+0x1120>
    8ef4:	d8c00517 	ldw	r3,20(sp)
    8ef8:	db000617 	ldw	r12,24(sp)
    8efc:	d8c01315 	stw	r3,76(sp)
    8f00:	d9000b17 	ldw	r4,44(sp)
    8f04:	20038f26 	beq	r4,zero,9d44 <_dtoa_r+0x1310>
    8f08:	60bfffc4 	addi	r2,r12,-1
    8f0c:	100490fa 	slli	r2,r2,3
    8f10:	00c20034 	movhi	r3,2048
    8f14:	18c0aa04 	addi	r3,r3,680
    8f18:	1885883a 	add	r2,r3,r2
    8f1c:	11800017 	ldw	r6,0(r2)
    8f20:	11c00117 	ldw	r7,4(r2)
    8f24:	d8800717 	ldw	r2,28(sp)
    8f28:	0009883a 	mov	r4,zero
    8f2c:	014ff834 	movhi	r5,16352
    8f30:	db001615 	stw	r12,88(sp)
    8f34:	15c00044 	addi	r23,r2,1
    8f38:	00053a40 	call	53a4 <__divdf3>
    8f3c:	800d883a 	mov	r6,r16
    8f40:	880f883a 	mov	r7,r17
    8f44:	1009883a 	mov	r4,r2
    8f48:	180b883a 	mov	r5,r3
    8f4c:	00112e80 	call	112e8 <__subdf3>
    8f50:	d9401017 	ldw	r5,64(sp)
    8f54:	d9000f17 	ldw	r4,60(sp)
    8f58:	102b883a 	mov	r21,r2
    8f5c:	d8c01215 	stw	r3,72(sp)
    8f60:	0011be40 	call	11be4 <__fixdfsi>
    8f64:	1009883a 	mov	r4,r2
    8f68:	1029883a 	mov	r20,r2
    8f6c:	0011c640 	call	11c64 <__floatsidf>
    8f70:	d9000f17 	ldw	r4,60(sp)
    8f74:	d9401017 	ldw	r5,64(sp)
    8f78:	100d883a 	mov	r6,r2
    8f7c:	180f883a 	mov	r7,r3
    8f80:	00112e80 	call	112e8 <__subdf3>
    8f84:	1823883a 	mov	r17,r3
    8f88:	d8c00717 	ldw	r3,28(sp)
    8f8c:	d9401217 	ldw	r5,72(sp)
    8f90:	a2000c04 	addi	r8,r20,48
    8f94:	1021883a 	mov	r16,r2
    8f98:	1a000005 	stb	r8,0(r3)
    8f9c:	800d883a 	mov	r6,r16
    8fa0:	880f883a 	mov	r7,r17
    8fa4:	a809883a 	mov	r4,r21
    8fa8:	4029883a 	mov	r20,r8
    8fac:	0010a000 	call	10a00 <__gedf2>
    8fb0:	00841d16 	blt	zero,r2,a028 <_dtoa_r+0x15f4>
    8fb4:	800d883a 	mov	r6,r16
    8fb8:	880f883a 	mov	r7,r17
    8fbc:	0009883a 	mov	r4,zero
    8fc0:	014ffc34 	movhi	r5,16368
    8fc4:	00112e80 	call	112e8 <__subdf3>
    8fc8:	d9401217 	ldw	r5,72(sp)
    8fcc:	100d883a 	mov	r6,r2
    8fd0:	180f883a 	mov	r7,r3
    8fd4:	a809883a 	mov	r4,r21
    8fd8:	0010a000 	call	10a00 <__gedf2>
    8fdc:	db001617 	ldw	r12,88(sp)
    8fe0:	00840e16 	blt	zero,r2,a01c <_dtoa_r+0x15e8>
    8fe4:	00800044 	movi	r2,1
    8fe8:	13006b0e 	bge	r2,r12,9198 <_dtoa_r+0x764>
    8fec:	d9000717 	ldw	r4,28(sp)
    8ff0:	dd800f15 	stw	r22,60(sp)
    8ff4:	dcc01015 	stw	r19,64(sp)
    8ff8:	2319883a 	add	r12,r4,r12
    8ffc:	dcc01217 	ldw	r19,72(sp)
    9000:	602d883a 	mov	r22,r12
    9004:	dc801215 	stw	r18,72(sp)
    9008:	b825883a 	mov	r18,r23
    900c:	00000906 	br	9034 <_dtoa_r+0x600>
    9010:	00112e80 	call	112e8 <__subdf3>
    9014:	a80d883a 	mov	r6,r21
    9018:	980f883a 	mov	r7,r19
    901c:	1009883a 	mov	r4,r2
    9020:	180b883a 	mov	r5,r3
    9024:	0010adc0 	call	10adc <__ledf2>
    9028:	1003e816 	blt	r2,zero,9fcc <_dtoa_r+0x1598>
    902c:	b825883a 	mov	r18,r23
    9030:	bd83e926 	beq	r23,r22,9fd8 <_dtoa_r+0x15a4>
    9034:	a809883a 	mov	r4,r21
    9038:	980b883a 	mov	r5,r19
    903c:	000d883a 	mov	r6,zero
    9040:	01d00934 	movhi	r7,16420
    9044:	0010bd00 	call	10bd0 <__muldf3>
    9048:	000d883a 	mov	r6,zero
    904c:	01d00934 	movhi	r7,16420
    9050:	8009883a 	mov	r4,r16
    9054:	880b883a 	mov	r5,r17
    9058:	102b883a 	mov	r21,r2
    905c:	1827883a 	mov	r19,r3
    9060:	0010bd00 	call	10bd0 <__muldf3>
    9064:	180b883a 	mov	r5,r3
    9068:	1009883a 	mov	r4,r2
    906c:	1821883a 	mov	r16,r3
    9070:	1023883a 	mov	r17,r2
    9074:	0011be40 	call	11be4 <__fixdfsi>
    9078:	1009883a 	mov	r4,r2
    907c:	1029883a 	mov	r20,r2
    9080:	0011c640 	call	11c64 <__floatsidf>
    9084:	8809883a 	mov	r4,r17
    9088:	800b883a 	mov	r5,r16
    908c:	100d883a 	mov	r6,r2
    9090:	180f883a 	mov	r7,r3
    9094:	00112e80 	call	112e8 <__subdf3>
    9098:	a5000c04 	addi	r20,r20,48
    909c:	a80d883a 	mov	r6,r21
    90a0:	980f883a 	mov	r7,r19
    90a4:	1009883a 	mov	r4,r2
    90a8:	180b883a 	mov	r5,r3
    90ac:	95000005 	stb	r20,0(r18)
    90b0:	1021883a 	mov	r16,r2
    90b4:	1823883a 	mov	r17,r3
    90b8:	0010adc0 	call	10adc <__ledf2>
    90bc:	bdc00044 	addi	r23,r23,1
    90c0:	800d883a 	mov	r6,r16
    90c4:	880f883a 	mov	r7,r17
    90c8:	0009883a 	mov	r4,zero
    90cc:	014ffc34 	movhi	r5,16368
    90d0:	103fcf0e 	bge	r2,zero,9010 <__alt_data_end+0xf0009010>
    90d4:	d8c01317 	ldw	r3,76(sp)
    90d8:	d8c00515 	stw	r3,20(sp)
    90dc:	d9400917 	ldw	r5,36(sp)
    90e0:	e009883a 	mov	r4,fp
    90e4:	000bf080 	call	bf08 <_Bfree>
    90e8:	d9000517 	ldw	r4,20(sp)
    90ec:	d9802317 	ldw	r6,140(sp)
    90f0:	d9c02517 	ldw	r7,148(sp)
    90f4:	b8000005 	stb	zero,0(r23)
    90f8:	20800044 	addi	r2,r4,1
    90fc:	30800015 	stw	r2,0(r6)
    9100:	3802aa26 	beq	r7,zero,9bac <_dtoa_r+0x1178>
    9104:	3dc00015 	stw	r23,0(r7)
    9108:	d8800717 	ldw	r2,28(sp)
    910c:	003e7906 	br	8af4 <__alt_data_end+0xf0008af4>
    9110:	00800434 	movhi	r2,16
    9114:	10bfffc4 	addi	r2,r2,-1
    9118:	88a2703a 	and	r17,r17,r2
    911c:	883e851e 	bne	r17,zero,8b34 <__alt_data_end+0xf0008b34>
    9120:	00820034 	movhi	r2,2048
    9124:	10808b04 	addi	r2,r2,556
    9128:	003e8406 	br	8b3c <__alt_data_end+0xf0008b3c>
    912c:	10c00204 	addi	r3,r2,8
    9130:	003e8706 	br	8b50 <__alt_data_end+0xf0008b50>
    9134:	01400434 	movhi	r5,16
    9138:	297fffc4 	addi	r5,r5,-1
    913c:	994a703a 	and	r5,r19,r5
    9140:	9009883a 	mov	r4,r18
    9144:	843f0044 	addi	r16,r16,-1023
    9148:	294ffc34 	orhi	r5,r5,16368
    914c:	dd800217 	ldw	r22,8(sp)
    9150:	d8001115 	stw	zero,68(sp)
    9154:	003ea506 	br	8bec <__alt_data_end+0xf0008bec>
    9158:	00820034 	movhi	r2,2048
    915c:	10808204 	addi	r2,r2,520
    9160:	003e6406 	br	8af4 <__alt_data_end+0xf0008af4>
    9164:	e0001115 	stw	zero,68(fp)
    9168:	000b883a 	mov	r5,zero
    916c:	e009883a 	mov	r4,fp
    9170:	000be600 	call	be60 <_Balloc>
    9174:	01bfffc4 	movi	r6,-1
    9178:	01c00044 	movi	r7,1
    917c:	d8800715 	stw	r2,28(sp)
    9180:	d9800c15 	stw	r6,48(sp)
    9184:	e0801015 	stw	r2,64(fp)
    9188:	d8000315 	stw	zero,12(sp)
    918c:	d9c00b15 	stw	r7,44(sp)
    9190:	d9800615 	stw	r6,24(sp)
    9194:	d8002215 	stw	zero,136(sp)
    9198:	d8800117 	ldw	r2,4(sp)
    919c:	10008916 	blt	r2,zero,93c4 <_dtoa_r+0x990>
    91a0:	d9000517 	ldw	r4,20(sp)
    91a4:	00c00384 	movi	r3,14
    91a8:	19008616 	blt	r3,r4,93c4 <_dtoa_r+0x990>
    91ac:	200490fa 	slli	r2,r4,3
    91b0:	00c20034 	movhi	r3,2048
    91b4:	d9802217 	ldw	r6,136(sp)
    91b8:	18c0aa04 	addi	r3,r3,680
    91bc:	1885883a 	add	r2,r3,r2
    91c0:	14000017 	ldw	r16,0(r2)
    91c4:	14400117 	ldw	r17,4(r2)
    91c8:	30016316 	blt	r6,zero,9758 <_dtoa_r+0xd24>
    91cc:	800d883a 	mov	r6,r16
    91d0:	880f883a 	mov	r7,r17
    91d4:	9009883a 	mov	r4,r18
    91d8:	980b883a 	mov	r5,r19
    91dc:	00053a40 	call	53a4 <__divdf3>
    91e0:	180b883a 	mov	r5,r3
    91e4:	1009883a 	mov	r4,r2
    91e8:	0011be40 	call	11be4 <__fixdfsi>
    91ec:	1009883a 	mov	r4,r2
    91f0:	102b883a 	mov	r21,r2
    91f4:	0011c640 	call	11c64 <__floatsidf>
    91f8:	800d883a 	mov	r6,r16
    91fc:	880f883a 	mov	r7,r17
    9200:	1009883a 	mov	r4,r2
    9204:	180b883a 	mov	r5,r3
    9208:	0010bd00 	call	10bd0 <__muldf3>
    920c:	100d883a 	mov	r6,r2
    9210:	180f883a 	mov	r7,r3
    9214:	9009883a 	mov	r4,r18
    9218:	980b883a 	mov	r5,r19
    921c:	00112e80 	call	112e8 <__subdf3>
    9220:	d9c00717 	ldw	r7,28(sp)
    9224:	1009883a 	mov	r4,r2
    9228:	a8800c04 	addi	r2,r21,48
    922c:	38800005 	stb	r2,0(r7)
    9230:	3dc00044 	addi	r23,r7,1
    9234:	d9c00617 	ldw	r7,24(sp)
    9238:	01800044 	movi	r6,1
    923c:	180b883a 	mov	r5,r3
    9240:	2005883a 	mov	r2,r4
    9244:	39803826 	beq	r7,r6,9328 <_dtoa_r+0x8f4>
    9248:	000d883a 	mov	r6,zero
    924c:	01d00934 	movhi	r7,16420
    9250:	0010bd00 	call	10bd0 <__muldf3>
    9254:	000d883a 	mov	r6,zero
    9258:	000f883a 	mov	r7,zero
    925c:	1009883a 	mov	r4,r2
    9260:	180b883a 	mov	r5,r3
    9264:	1025883a 	mov	r18,r2
    9268:	1827883a 	mov	r19,r3
    926c:	00109780 	call	10978 <__eqdf2>
    9270:	103f9a26 	beq	r2,zero,90dc <__alt_data_end+0xf00090dc>
    9274:	d9c00617 	ldw	r7,24(sp)
    9278:	d8c00717 	ldw	r3,28(sp)
    927c:	b829883a 	mov	r20,r23
    9280:	38bfffc4 	addi	r2,r7,-1
    9284:	18ad883a 	add	r22,r3,r2
    9288:	00000a06 	br	92b4 <_dtoa_r+0x880>
    928c:	0010bd00 	call	10bd0 <__muldf3>
    9290:	000d883a 	mov	r6,zero
    9294:	000f883a 	mov	r7,zero
    9298:	1009883a 	mov	r4,r2
    929c:	180b883a 	mov	r5,r3
    92a0:	1025883a 	mov	r18,r2
    92a4:	1827883a 	mov	r19,r3
    92a8:	b829883a 	mov	r20,r23
    92ac:	00109780 	call	10978 <__eqdf2>
    92b0:	103f8a26 	beq	r2,zero,90dc <__alt_data_end+0xf00090dc>
    92b4:	800d883a 	mov	r6,r16
    92b8:	880f883a 	mov	r7,r17
    92bc:	9009883a 	mov	r4,r18
    92c0:	980b883a 	mov	r5,r19
    92c4:	00053a40 	call	53a4 <__divdf3>
    92c8:	180b883a 	mov	r5,r3
    92cc:	1009883a 	mov	r4,r2
    92d0:	0011be40 	call	11be4 <__fixdfsi>
    92d4:	1009883a 	mov	r4,r2
    92d8:	102b883a 	mov	r21,r2
    92dc:	0011c640 	call	11c64 <__floatsidf>
    92e0:	800d883a 	mov	r6,r16
    92e4:	880f883a 	mov	r7,r17
    92e8:	1009883a 	mov	r4,r2
    92ec:	180b883a 	mov	r5,r3
    92f0:	0010bd00 	call	10bd0 <__muldf3>
    92f4:	100d883a 	mov	r6,r2
    92f8:	180f883a 	mov	r7,r3
    92fc:	9009883a 	mov	r4,r18
    9300:	980b883a 	mov	r5,r19
    9304:	00112e80 	call	112e8 <__subdf3>
    9308:	aa000c04 	addi	r8,r21,48
    930c:	a2000005 	stb	r8,0(r20)
    9310:	000d883a 	mov	r6,zero
    9314:	01d00934 	movhi	r7,16420
    9318:	1009883a 	mov	r4,r2
    931c:	180b883a 	mov	r5,r3
    9320:	a5c00044 	addi	r23,r20,1
    9324:	b53fd91e 	bne	r22,r20,928c <__alt_data_end+0xf000928c>
    9328:	100d883a 	mov	r6,r2
    932c:	180f883a 	mov	r7,r3
    9330:	1009883a 	mov	r4,r2
    9334:	180b883a 	mov	r5,r3
    9338:	00100cc0 	call	100cc <__adddf3>
    933c:	100d883a 	mov	r6,r2
    9340:	180f883a 	mov	r7,r3
    9344:	8009883a 	mov	r4,r16
    9348:	880b883a 	mov	r5,r17
    934c:	1027883a 	mov	r19,r2
    9350:	1825883a 	mov	r18,r3
    9354:	0010adc0 	call	10adc <__ledf2>
    9358:	10000816 	blt	r2,zero,937c <_dtoa_r+0x948>
    935c:	980d883a 	mov	r6,r19
    9360:	900f883a 	mov	r7,r18
    9364:	8009883a 	mov	r4,r16
    9368:	880b883a 	mov	r5,r17
    936c:	00109780 	call	10978 <__eqdf2>
    9370:	103f5a1e 	bne	r2,zero,90dc <__alt_data_end+0xf00090dc>
    9374:	ad40004c 	andi	r21,r21,1
    9378:	a83f5826 	beq	r21,zero,90dc <__alt_data_end+0xf00090dc>
    937c:	bd3fffc3 	ldbu	r20,-1(r23)
    9380:	b8bfffc4 	addi	r2,r23,-1
    9384:	1007883a 	mov	r3,r2
    9388:	01400e44 	movi	r5,57
    938c:	d9800717 	ldw	r6,28(sp)
    9390:	00000506 	br	93a8 <_dtoa_r+0x974>
    9394:	18ffffc4 	addi	r3,r3,-1
    9398:	11824726 	beq	r2,r6,9cb8 <_dtoa_r+0x1284>
    939c:	1d000003 	ldbu	r20,0(r3)
    93a0:	102f883a 	mov	r23,r2
    93a4:	10bfffc4 	addi	r2,r2,-1
    93a8:	a1003fcc 	andi	r4,r20,255
    93ac:	2100201c 	xori	r4,r4,128
    93b0:	213fe004 	addi	r4,r4,-128
    93b4:	217ff726 	beq	r4,r5,9394 <__alt_data_end+0xf0009394>
    93b8:	a2000044 	addi	r8,r20,1
    93bc:	12000005 	stb	r8,0(r2)
    93c0:	003f4606 	br	90dc <__alt_data_end+0xf00090dc>
    93c4:	d9000b17 	ldw	r4,44(sp)
    93c8:	2000c826 	beq	r4,zero,96ec <_dtoa_r+0xcb8>
    93cc:	d9800317 	ldw	r6,12(sp)
    93d0:	00c00044 	movi	r3,1
    93d4:	1980f90e 	bge	r3,r6,97bc <_dtoa_r+0xd88>
    93d8:	d8800617 	ldw	r2,24(sp)
    93dc:	d8c00a17 	ldw	r3,40(sp)
    93e0:	157fffc4 	addi	r21,r2,-1
    93e4:	1d41f316 	blt	r3,r21,9bb4 <_dtoa_r+0x1180>
    93e8:	1d6bc83a 	sub	r21,r3,r21
    93ec:	d9c00617 	ldw	r7,24(sp)
    93f0:	3802aa16 	blt	r7,zero,9e9c <_dtoa_r+0x1468>
    93f4:	dd000817 	ldw	r20,32(sp)
    93f8:	d8800617 	ldw	r2,24(sp)
    93fc:	d8c00817 	ldw	r3,32(sp)
    9400:	01400044 	movi	r5,1
    9404:	e009883a 	mov	r4,fp
    9408:	1887883a 	add	r3,r3,r2
    940c:	d8c00815 	stw	r3,32(sp)
    9410:	b0ad883a 	add	r22,r22,r2
    9414:	000c26c0 	call	c26c <__i2b>
    9418:	1023883a 	mov	r17,r2
    941c:	a0000826 	beq	r20,zero,9440 <_dtoa_r+0xa0c>
    9420:	0580070e 	bge	zero,r22,9440 <_dtoa_r+0xa0c>
    9424:	a005883a 	mov	r2,r20
    9428:	b500b916 	blt	r22,r20,9710 <_dtoa_r+0xcdc>
    942c:	d9000817 	ldw	r4,32(sp)
    9430:	a0a9c83a 	sub	r20,r20,r2
    9434:	b0adc83a 	sub	r22,r22,r2
    9438:	2089c83a 	sub	r4,r4,r2
    943c:	d9000815 	stw	r4,32(sp)
    9440:	d9800a17 	ldw	r6,40(sp)
    9444:	0181810e 	bge	zero,r6,9a4c <_dtoa_r+0x1018>
    9448:	d9c00b17 	ldw	r7,44(sp)
    944c:	3800b326 	beq	r7,zero,971c <_dtoa_r+0xce8>
    9450:	a800b226 	beq	r21,zero,971c <_dtoa_r+0xce8>
    9454:	880b883a 	mov	r5,r17
    9458:	a80d883a 	mov	r6,r21
    945c:	e009883a 	mov	r4,fp
    9460:	000c4a00 	call	c4a0 <__pow5mult>
    9464:	d9800917 	ldw	r6,36(sp)
    9468:	100b883a 	mov	r5,r2
    946c:	e009883a 	mov	r4,fp
    9470:	1023883a 	mov	r17,r2
    9474:	000c2a80 	call	c2a8 <__multiply>
    9478:	1021883a 	mov	r16,r2
    947c:	d8800a17 	ldw	r2,40(sp)
    9480:	d9400917 	ldw	r5,36(sp)
    9484:	e009883a 	mov	r4,fp
    9488:	1545c83a 	sub	r2,r2,r21
    948c:	d8800a15 	stw	r2,40(sp)
    9490:	000bf080 	call	bf08 <_Bfree>
    9494:	d8c00a17 	ldw	r3,40(sp)
    9498:	18009f1e 	bne	r3,zero,9718 <_dtoa_r+0xce4>
    949c:	05c00044 	movi	r23,1
    94a0:	e009883a 	mov	r4,fp
    94a4:	b80b883a 	mov	r5,r23
    94a8:	000c26c0 	call	c26c <__i2b>
    94ac:	d9000d17 	ldw	r4,52(sp)
    94b0:	102b883a 	mov	r21,r2
    94b4:	2000ce26 	beq	r4,zero,97f0 <_dtoa_r+0xdbc>
    94b8:	200d883a 	mov	r6,r4
    94bc:	100b883a 	mov	r5,r2
    94c0:	e009883a 	mov	r4,fp
    94c4:	000c4a00 	call	c4a0 <__pow5mult>
    94c8:	d9800317 	ldw	r6,12(sp)
    94cc:	102b883a 	mov	r21,r2
    94d0:	b981810e 	bge	r23,r6,9ad8 <_dtoa_r+0x10a4>
    94d4:	0027883a 	mov	r19,zero
    94d8:	a8800417 	ldw	r2,16(r21)
    94dc:	05c00804 	movi	r23,32
    94e0:	10800104 	addi	r2,r2,4
    94e4:	1085883a 	add	r2,r2,r2
    94e8:	1085883a 	add	r2,r2,r2
    94ec:	a885883a 	add	r2,r21,r2
    94f0:	11000017 	ldw	r4,0(r2)
    94f4:	000c1540 	call	c154 <__hi0bits>
    94f8:	b885c83a 	sub	r2,r23,r2
    94fc:	1585883a 	add	r2,r2,r22
    9500:	108007cc 	andi	r2,r2,31
    9504:	1000b326 	beq	r2,zero,97d4 <_dtoa_r+0xda0>
    9508:	00c00804 	movi	r3,32
    950c:	1887c83a 	sub	r3,r3,r2
    9510:	01000104 	movi	r4,4
    9514:	20c2cd0e 	bge	r4,r3,a04c <_dtoa_r+0x1618>
    9518:	00c00704 	movi	r3,28
    951c:	1885c83a 	sub	r2,r3,r2
    9520:	d8c00817 	ldw	r3,32(sp)
    9524:	a0a9883a 	add	r20,r20,r2
    9528:	b0ad883a 	add	r22,r22,r2
    952c:	1887883a 	add	r3,r3,r2
    9530:	d8c00815 	stw	r3,32(sp)
    9534:	d9800817 	ldw	r6,32(sp)
    9538:	0180040e 	bge	zero,r6,954c <_dtoa_r+0xb18>
    953c:	800b883a 	mov	r5,r16
    9540:	e009883a 	mov	r4,fp
    9544:	000c5e00 	call	c5e0 <__lshift>
    9548:	1021883a 	mov	r16,r2
    954c:	0580050e 	bge	zero,r22,9564 <_dtoa_r+0xb30>
    9550:	a80b883a 	mov	r5,r21
    9554:	b00d883a 	mov	r6,r22
    9558:	e009883a 	mov	r4,fp
    955c:	000c5e00 	call	c5e0 <__lshift>
    9560:	102b883a 	mov	r21,r2
    9564:	d9c00e17 	ldw	r7,56(sp)
    9568:	3801211e 	bne	r7,zero,99f0 <_dtoa_r+0xfbc>
    956c:	d9800617 	ldw	r6,24(sp)
    9570:	0181380e 	bge	zero,r6,9a54 <_dtoa_r+0x1020>
    9574:	d8c00b17 	ldw	r3,44(sp)
    9578:	1800ab1e 	bne	r3,zero,9828 <_dtoa_r+0xdf4>
    957c:	dc800717 	ldw	r18,28(sp)
    9580:	dcc00617 	ldw	r19,24(sp)
    9584:	9029883a 	mov	r20,r18
    9588:	00000206 	br	9594 <_dtoa_r+0xb60>
    958c:	000bf300 	call	bf30 <__multadd>
    9590:	1021883a 	mov	r16,r2
    9594:	a80b883a 	mov	r5,r21
    9598:	8009883a 	mov	r4,r16
    959c:	00088340 	call	8834 <quorem>
    95a0:	10800c04 	addi	r2,r2,48
    95a4:	90800005 	stb	r2,0(r18)
    95a8:	94800044 	addi	r18,r18,1
    95ac:	9507c83a 	sub	r3,r18,r20
    95b0:	000f883a 	mov	r7,zero
    95b4:	01800284 	movi	r6,10
    95b8:	800b883a 	mov	r5,r16
    95bc:	e009883a 	mov	r4,fp
    95c0:	1cfff216 	blt	r3,r19,958c <__alt_data_end+0xf000958c>
    95c4:	1011883a 	mov	r8,r2
    95c8:	d8800617 	ldw	r2,24(sp)
    95cc:	0082370e 	bge	zero,r2,9eac <_dtoa_r+0x1478>
    95d0:	d9000717 	ldw	r4,28(sp)
    95d4:	0025883a 	mov	r18,zero
    95d8:	20af883a 	add	r23,r4,r2
    95dc:	01800044 	movi	r6,1
    95e0:	800b883a 	mov	r5,r16
    95e4:	e009883a 	mov	r4,fp
    95e8:	da001715 	stw	r8,92(sp)
    95ec:	000c5e00 	call	c5e0 <__lshift>
    95f0:	a80b883a 	mov	r5,r21
    95f4:	1009883a 	mov	r4,r2
    95f8:	d8800915 	stw	r2,36(sp)
    95fc:	000c7280 	call	c728 <__mcmp>
    9600:	da001717 	ldw	r8,92(sp)
    9604:	0081800e 	bge	zero,r2,9c08 <_dtoa_r+0x11d4>
    9608:	b93fffc3 	ldbu	r4,-1(r23)
    960c:	b8bfffc4 	addi	r2,r23,-1
    9610:	1007883a 	mov	r3,r2
    9614:	01800e44 	movi	r6,57
    9618:	d9c00717 	ldw	r7,28(sp)
    961c:	00000506 	br	9634 <_dtoa_r+0xc00>
    9620:	18ffffc4 	addi	r3,r3,-1
    9624:	11c12326 	beq	r2,r7,9ab4 <_dtoa_r+0x1080>
    9628:	19000003 	ldbu	r4,0(r3)
    962c:	102f883a 	mov	r23,r2
    9630:	10bfffc4 	addi	r2,r2,-1
    9634:	21403fcc 	andi	r5,r4,255
    9638:	2940201c 	xori	r5,r5,128
    963c:	297fe004 	addi	r5,r5,-128
    9640:	29bff726 	beq	r5,r6,9620 <__alt_data_end+0xf0009620>
    9644:	21000044 	addi	r4,r4,1
    9648:	11000005 	stb	r4,0(r2)
    964c:	a80b883a 	mov	r5,r21
    9650:	e009883a 	mov	r4,fp
    9654:	000bf080 	call	bf08 <_Bfree>
    9658:	883ea026 	beq	r17,zero,90dc <__alt_data_end+0xf00090dc>
    965c:	90000426 	beq	r18,zero,9670 <_dtoa_r+0xc3c>
    9660:	94400326 	beq	r18,r17,9670 <_dtoa_r+0xc3c>
    9664:	900b883a 	mov	r5,r18
    9668:	e009883a 	mov	r4,fp
    966c:	000bf080 	call	bf08 <_Bfree>
    9670:	880b883a 	mov	r5,r17
    9674:	e009883a 	mov	r4,fp
    9678:	000bf080 	call	bf08 <_Bfree>
    967c:	003e9706 	br	90dc <__alt_data_end+0xf00090dc>
    9680:	01800044 	movi	r6,1
    9684:	d9800e15 	stw	r6,56(sp)
    9688:	003d9606 	br	8ce4 <__alt_data_end+0xf0008ce4>
    968c:	d8800817 	ldw	r2,32(sp)
    9690:	d8c00517 	ldw	r3,20(sp)
    9694:	d8000d15 	stw	zero,52(sp)
    9698:	10c5c83a 	sub	r2,r2,r3
    969c:	00c9c83a 	sub	r4,zero,r3
    96a0:	d8800815 	stw	r2,32(sp)
    96a4:	d9000a15 	stw	r4,40(sp)
    96a8:	003d9706 	br	8d08 <__alt_data_end+0xf0008d08>
    96ac:	05adc83a 	sub	r22,zero,r22
    96b0:	dd800815 	stw	r22,32(sp)
    96b4:	002d883a 	mov	r22,zero
    96b8:	003d8e06 	br	8cf4 <__alt_data_end+0xf0008cf4>
    96bc:	d9000517 	ldw	r4,20(sp)
    96c0:	0011c640 	call	11c64 <__floatsidf>
    96c4:	100d883a 	mov	r6,r2
    96c8:	180f883a 	mov	r7,r3
    96cc:	a009883a 	mov	r4,r20
    96d0:	880b883a 	mov	r5,r17
    96d4:	00109780 	call	10978 <__eqdf2>
    96d8:	103d7126 	beq	r2,zero,8ca0 <__alt_data_end+0xf0008ca0>
    96dc:	d9c00517 	ldw	r7,20(sp)
    96e0:	39ffffc4 	addi	r7,r7,-1
    96e4:	d9c00515 	stw	r7,20(sp)
    96e8:	003d6d06 	br	8ca0 <__alt_data_end+0xf0008ca0>
    96ec:	dd400a17 	ldw	r21,40(sp)
    96f0:	dd000817 	ldw	r20,32(sp)
    96f4:	0023883a 	mov	r17,zero
    96f8:	003f4806 	br	941c <__alt_data_end+0xf000941c>
    96fc:	10e3c83a 	sub	r17,r2,r3
    9700:	9448983a 	sll	r4,r18,r17
    9704:	003d3206 	br	8bd0 <__alt_data_end+0xf0008bd0>
    9708:	d8000e15 	stw	zero,56(sp)
    970c:	003d7506 	br	8ce4 <__alt_data_end+0xf0008ce4>
    9710:	b005883a 	mov	r2,r22
    9714:	003f4506 	br	942c <__alt_data_end+0xf000942c>
    9718:	dc000915 	stw	r16,36(sp)
    971c:	d9800a17 	ldw	r6,40(sp)
    9720:	d9400917 	ldw	r5,36(sp)
    9724:	e009883a 	mov	r4,fp
    9728:	000c4a00 	call	c4a0 <__pow5mult>
    972c:	1021883a 	mov	r16,r2
    9730:	003f5a06 	br	949c <__alt_data_end+0xf000949c>
    9734:	01c00044 	movi	r7,1
    9738:	d9c00b15 	stw	r7,44(sp)
    973c:	d8802217 	ldw	r2,136(sp)
    9740:	0081280e 	bge	zero,r2,9be4 <_dtoa_r+0x11b0>
    9744:	100d883a 	mov	r6,r2
    9748:	1021883a 	mov	r16,r2
    974c:	d8800c15 	stw	r2,48(sp)
    9750:	d8800615 	stw	r2,24(sp)
    9754:	003d8806 	br	8d78 <__alt_data_end+0xf0008d78>
    9758:	d8800617 	ldw	r2,24(sp)
    975c:	00be9b16 	blt	zero,r2,91cc <__alt_data_end+0xf00091cc>
    9760:	10010f1e 	bne	r2,zero,9ba0 <_dtoa_r+0x116c>
    9764:	880b883a 	mov	r5,r17
    9768:	000d883a 	mov	r6,zero
    976c:	01d00534 	movhi	r7,16404
    9770:	8009883a 	mov	r4,r16
    9774:	0010bd00 	call	10bd0 <__muldf3>
    9778:	900d883a 	mov	r6,r18
    977c:	980f883a 	mov	r7,r19
    9780:	1009883a 	mov	r4,r2
    9784:	180b883a 	mov	r5,r3
    9788:	0010a000 	call	10a00 <__gedf2>
    978c:	002b883a 	mov	r21,zero
    9790:	0023883a 	mov	r17,zero
    9794:	1000bf16 	blt	r2,zero,9a94 <_dtoa_r+0x1060>
    9798:	d9802217 	ldw	r6,136(sp)
    979c:	ddc00717 	ldw	r23,28(sp)
    97a0:	018c303a 	nor	r6,zero,r6
    97a4:	d9800515 	stw	r6,20(sp)
    97a8:	a80b883a 	mov	r5,r21
    97ac:	e009883a 	mov	r4,fp
    97b0:	000bf080 	call	bf08 <_Bfree>
    97b4:	883e4926 	beq	r17,zero,90dc <__alt_data_end+0xf00090dc>
    97b8:	003fad06 	br	9670 <__alt_data_end+0xf0009670>
    97bc:	d9c01117 	ldw	r7,68(sp)
    97c0:	3801bc26 	beq	r7,zero,9eb4 <_dtoa_r+0x1480>
    97c4:	10810cc4 	addi	r2,r2,1075
    97c8:	dd400a17 	ldw	r21,40(sp)
    97cc:	dd000817 	ldw	r20,32(sp)
    97d0:	003f0a06 	br	93fc <__alt_data_end+0xf00093fc>
    97d4:	00800704 	movi	r2,28
    97d8:	d9000817 	ldw	r4,32(sp)
    97dc:	a0a9883a 	add	r20,r20,r2
    97e0:	b0ad883a 	add	r22,r22,r2
    97e4:	2089883a 	add	r4,r4,r2
    97e8:	d9000815 	stw	r4,32(sp)
    97ec:	003f5106 	br	9534 <__alt_data_end+0xf0009534>
    97f0:	d8c00317 	ldw	r3,12(sp)
    97f4:	b8c1fc0e 	bge	r23,r3,9fe8 <_dtoa_r+0x15b4>
    97f8:	0027883a 	mov	r19,zero
    97fc:	b805883a 	mov	r2,r23
    9800:	003f3e06 	br	94fc <__alt_data_end+0xf00094fc>
    9804:	880b883a 	mov	r5,r17
    9808:	e009883a 	mov	r4,fp
    980c:	000f883a 	mov	r7,zero
    9810:	01800284 	movi	r6,10
    9814:	000bf300 	call	bf30 <__multadd>
    9818:	d9000c17 	ldw	r4,48(sp)
    981c:	1023883a 	mov	r17,r2
    9820:	0102040e 	bge	zero,r4,a034 <_dtoa_r+0x1600>
    9824:	d9000615 	stw	r4,24(sp)
    9828:	0500050e 	bge	zero,r20,9840 <_dtoa_r+0xe0c>
    982c:	880b883a 	mov	r5,r17
    9830:	a00d883a 	mov	r6,r20
    9834:	e009883a 	mov	r4,fp
    9838:	000c5e00 	call	c5e0 <__lshift>
    983c:	1023883a 	mov	r17,r2
    9840:	9801241e 	bne	r19,zero,9cd4 <_dtoa_r+0x12a0>
    9844:	8829883a 	mov	r20,r17
    9848:	d9000617 	ldw	r4,24(sp)
    984c:	dcc00717 	ldw	r19,28(sp)
    9850:	9480004c 	andi	r18,r18,1
    9854:	20bfffc4 	addi	r2,r4,-1
    9858:	9885883a 	add	r2,r19,r2
    985c:	d8800415 	stw	r2,16(sp)
    9860:	dc800615 	stw	r18,24(sp)
    9864:	a80b883a 	mov	r5,r21
    9868:	8009883a 	mov	r4,r16
    986c:	00088340 	call	8834 <quorem>
    9870:	880b883a 	mov	r5,r17
    9874:	8009883a 	mov	r4,r16
    9878:	102f883a 	mov	r23,r2
    987c:	000c7280 	call	c728 <__mcmp>
    9880:	a80b883a 	mov	r5,r21
    9884:	a00d883a 	mov	r6,r20
    9888:	e009883a 	mov	r4,fp
    988c:	102d883a 	mov	r22,r2
    9890:	000c7880 	call	c788 <__mdiff>
    9894:	1007883a 	mov	r3,r2
    9898:	10800317 	ldw	r2,12(r2)
    989c:	bc800c04 	addi	r18,r23,48
    98a0:	180b883a 	mov	r5,r3
    98a4:	10004e1e 	bne	r2,zero,99e0 <_dtoa_r+0xfac>
    98a8:	8009883a 	mov	r4,r16
    98ac:	d8c01615 	stw	r3,88(sp)
    98b0:	000c7280 	call	c728 <__mcmp>
    98b4:	d8c01617 	ldw	r3,88(sp)
    98b8:	e009883a 	mov	r4,fp
    98bc:	d8801615 	stw	r2,88(sp)
    98c0:	180b883a 	mov	r5,r3
    98c4:	000bf080 	call	bf08 <_Bfree>
    98c8:	d8801617 	ldw	r2,88(sp)
    98cc:	1000041e 	bne	r2,zero,98e0 <_dtoa_r+0xeac>
    98d0:	d9800317 	ldw	r6,12(sp)
    98d4:	3000021e 	bne	r6,zero,98e0 <_dtoa_r+0xeac>
    98d8:	d8c00617 	ldw	r3,24(sp)
    98dc:	18003726 	beq	r3,zero,99bc <_dtoa_r+0xf88>
    98e0:	b0002016 	blt	r22,zero,9964 <_dtoa_r+0xf30>
    98e4:	b000041e 	bne	r22,zero,98f8 <_dtoa_r+0xec4>
    98e8:	d9000317 	ldw	r4,12(sp)
    98ec:	2000021e 	bne	r4,zero,98f8 <_dtoa_r+0xec4>
    98f0:	d8c00617 	ldw	r3,24(sp)
    98f4:	18001b26 	beq	r3,zero,9964 <_dtoa_r+0xf30>
    98f8:	00810716 	blt	zero,r2,9d18 <_dtoa_r+0x12e4>
    98fc:	d8c00417 	ldw	r3,16(sp)
    9900:	9d800044 	addi	r22,r19,1
    9904:	9c800005 	stb	r18,0(r19)
    9908:	b02f883a 	mov	r23,r22
    990c:	98c10626 	beq	r19,r3,9d28 <_dtoa_r+0x12f4>
    9910:	800b883a 	mov	r5,r16
    9914:	000f883a 	mov	r7,zero
    9918:	01800284 	movi	r6,10
    991c:	e009883a 	mov	r4,fp
    9920:	000bf300 	call	bf30 <__multadd>
    9924:	1021883a 	mov	r16,r2
    9928:	000f883a 	mov	r7,zero
    992c:	01800284 	movi	r6,10
    9930:	880b883a 	mov	r5,r17
    9934:	e009883a 	mov	r4,fp
    9938:	8d002526 	beq	r17,r20,99d0 <_dtoa_r+0xf9c>
    993c:	000bf300 	call	bf30 <__multadd>
    9940:	a00b883a 	mov	r5,r20
    9944:	000f883a 	mov	r7,zero
    9948:	01800284 	movi	r6,10
    994c:	e009883a 	mov	r4,fp
    9950:	1023883a 	mov	r17,r2
    9954:	000bf300 	call	bf30 <__multadd>
    9958:	1029883a 	mov	r20,r2
    995c:	b027883a 	mov	r19,r22
    9960:	003fc006 	br	9864 <__alt_data_end+0xf0009864>
    9964:	9011883a 	mov	r8,r18
    9968:	00800e0e 	bge	zero,r2,99a4 <_dtoa_r+0xf70>
    996c:	800b883a 	mov	r5,r16
    9970:	01800044 	movi	r6,1
    9974:	e009883a 	mov	r4,fp
    9978:	da001715 	stw	r8,92(sp)
    997c:	000c5e00 	call	c5e0 <__lshift>
    9980:	a80b883a 	mov	r5,r21
    9984:	1009883a 	mov	r4,r2
    9988:	1021883a 	mov	r16,r2
    998c:	000c7280 	call	c728 <__mcmp>
    9990:	da001717 	ldw	r8,92(sp)
    9994:	0081960e 	bge	zero,r2,9ff0 <_dtoa_r+0x15bc>
    9998:	00800e44 	movi	r2,57
    999c:	40817026 	beq	r8,r2,9f60 <_dtoa_r+0x152c>
    99a0:	ba000c44 	addi	r8,r23,49
    99a4:	8825883a 	mov	r18,r17
    99a8:	9dc00044 	addi	r23,r19,1
    99ac:	9a000005 	stb	r8,0(r19)
    99b0:	a023883a 	mov	r17,r20
    99b4:	dc000915 	stw	r16,36(sp)
    99b8:	003f2406 	br	964c <__alt_data_end+0xf000964c>
    99bc:	00800e44 	movi	r2,57
    99c0:	9011883a 	mov	r8,r18
    99c4:	90816626 	beq	r18,r2,9f60 <_dtoa_r+0x152c>
    99c8:	05bff516 	blt	zero,r22,99a0 <__alt_data_end+0xf00099a0>
    99cc:	003ff506 	br	99a4 <__alt_data_end+0xf00099a4>
    99d0:	000bf300 	call	bf30 <__multadd>
    99d4:	1023883a 	mov	r17,r2
    99d8:	1029883a 	mov	r20,r2
    99dc:	003fdf06 	br	995c <__alt_data_end+0xf000995c>
    99e0:	e009883a 	mov	r4,fp
    99e4:	000bf080 	call	bf08 <_Bfree>
    99e8:	00800044 	movi	r2,1
    99ec:	003fbc06 	br	98e0 <__alt_data_end+0xf00098e0>
    99f0:	a80b883a 	mov	r5,r21
    99f4:	8009883a 	mov	r4,r16
    99f8:	000c7280 	call	c728 <__mcmp>
    99fc:	103edb0e 	bge	r2,zero,956c <__alt_data_end+0xf000956c>
    9a00:	800b883a 	mov	r5,r16
    9a04:	000f883a 	mov	r7,zero
    9a08:	01800284 	movi	r6,10
    9a0c:	e009883a 	mov	r4,fp
    9a10:	000bf300 	call	bf30 <__multadd>
    9a14:	1021883a 	mov	r16,r2
    9a18:	d8800517 	ldw	r2,20(sp)
    9a1c:	d8c00b17 	ldw	r3,44(sp)
    9a20:	10bfffc4 	addi	r2,r2,-1
    9a24:	d8800515 	stw	r2,20(sp)
    9a28:	183f761e 	bne	r3,zero,9804 <__alt_data_end+0xf0009804>
    9a2c:	d9000c17 	ldw	r4,48(sp)
    9a30:	0101730e 	bge	zero,r4,a000 <_dtoa_r+0x15cc>
    9a34:	d9000615 	stw	r4,24(sp)
    9a38:	003ed006 	br	957c <__alt_data_end+0xf000957c>
    9a3c:	00800084 	movi	r2,2
    9a40:	3081861e 	bne	r6,r2,a05c <_dtoa_r+0x1628>
    9a44:	d8000b15 	stw	zero,44(sp)
    9a48:	003f3c06 	br	973c <__alt_data_end+0xf000973c>
    9a4c:	dc000917 	ldw	r16,36(sp)
    9a50:	003e9206 	br	949c <__alt_data_end+0xf000949c>
    9a54:	d9c00317 	ldw	r7,12(sp)
    9a58:	00800084 	movi	r2,2
    9a5c:	11fec50e 	bge	r2,r7,9574 <__alt_data_end+0xf0009574>
    9a60:	d9000617 	ldw	r4,24(sp)
    9a64:	20013c1e 	bne	r4,zero,9f58 <_dtoa_r+0x1524>
    9a68:	a80b883a 	mov	r5,r21
    9a6c:	000f883a 	mov	r7,zero
    9a70:	01800144 	movi	r6,5
    9a74:	e009883a 	mov	r4,fp
    9a78:	000bf300 	call	bf30 <__multadd>
    9a7c:	100b883a 	mov	r5,r2
    9a80:	8009883a 	mov	r4,r16
    9a84:	102b883a 	mov	r21,r2
    9a88:	000c7280 	call	c728 <__mcmp>
    9a8c:	dc000915 	stw	r16,36(sp)
    9a90:	00bf410e 	bge	zero,r2,9798 <__alt_data_end+0xf0009798>
    9a94:	d9c00717 	ldw	r7,28(sp)
    9a98:	00800c44 	movi	r2,49
    9a9c:	38800005 	stb	r2,0(r7)
    9aa0:	d8800517 	ldw	r2,20(sp)
    9aa4:	3dc00044 	addi	r23,r7,1
    9aa8:	10800044 	addi	r2,r2,1
    9aac:	d8800515 	stw	r2,20(sp)
    9ab0:	003f3d06 	br	97a8 <__alt_data_end+0xf00097a8>
    9ab4:	d9800517 	ldw	r6,20(sp)
    9ab8:	d9c00717 	ldw	r7,28(sp)
    9abc:	00800c44 	movi	r2,49
    9ac0:	31800044 	addi	r6,r6,1
    9ac4:	d9800515 	stw	r6,20(sp)
    9ac8:	38800005 	stb	r2,0(r7)
    9acc:	003edf06 	br	964c <__alt_data_end+0xf000964c>
    9ad0:	d8000b15 	stw	zero,44(sp)
    9ad4:	003c9f06 	br	8d54 <__alt_data_end+0xf0008d54>
    9ad8:	903e7e1e 	bne	r18,zero,94d4 <__alt_data_end+0xf00094d4>
    9adc:	00800434 	movhi	r2,16
    9ae0:	10bfffc4 	addi	r2,r2,-1
    9ae4:	9884703a 	and	r2,r19,r2
    9ae8:	1000ea1e 	bne	r2,zero,9e94 <_dtoa_r+0x1460>
    9aec:	9cdffc2c 	andhi	r19,r19,32752
    9af0:	9800e826 	beq	r19,zero,9e94 <_dtoa_r+0x1460>
    9af4:	d9c00817 	ldw	r7,32(sp)
    9af8:	b5800044 	addi	r22,r22,1
    9afc:	04c00044 	movi	r19,1
    9b00:	39c00044 	addi	r7,r7,1
    9b04:	d9c00815 	stw	r7,32(sp)
    9b08:	d8800d17 	ldw	r2,52(sp)
    9b0c:	103e721e 	bne	r2,zero,94d8 <__alt_data_end+0xf00094d8>
    9b10:	00800044 	movi	r2,1
    9b14:	003e7906 	br	94fc <__alt_data_end+0xf00094fc>
    9b18:	8009883a 	mov	r4,r16
    9b1c:	0011c640 	call	11c64 <__floatsidf>
    9b20:	d9800f17 	ldw	r6,60(sp)
    9b24:	d9c01017 	ldw	r7,64(sp)
    9b28:	1009883a 	mov	r4,r2
    9b2c:	180b883a 	mov	r5,r3
    9b30:	0010bd00 	call	10bd0 <__muldf3>
    9b34:	000d883a 	mov	r6,zero
    9b38:	01d00734 	movhi	r7,16412
    9b3c:	1009883a 	mov	r4,r2
    9b40:	180b883a 	mov	r5,r3
    9b44:	00100cc0 	call	100cc <__adddf3>
    9b48:	047f3034 	movhi	r17,64704
    9b4c:	1021883a 	mov	r16,r2
    9b50:	1c63883a 	add	r17,r3,r17
    9b54:	d9000f17 	ldw	r4,60(sp)
    9b58:	d9401017 	ldw	r5,64(sp)
    9b5c:	000d883a 	mov	r6,zero
    9b60:	01d00534 	movhi	r7,16404
    9b64:	00112e80 	call	112e8 <__subdf3>
    9b68:	800d883a 	mov	r6,r16
    9b6c:	880f883a 	mov	r7,r17
    9b70:	1009883a 	mov	r4,r2
    9b74:	180b883a 	mov	r5,r3
    9b78:	102b883a 	mov	r21,r2
    9b7c:	1829883a 	mov	r20,r3
    9b80:	0010a000 	call	10a00 <__gedf2>
    9b84:	00806c16 	blt	zero,r2,9d38 <_dtoa_r+0x1304>
    9b88:	89e0003c 	xorhi	r7,r17,32768
    9b8c:	800d883a 	mov	r6,r16
    9b90:	a809883a 	mov	r4,r21
    9b94:	a00b883a 	mov	r5,r20
    9b98:	0010adc0 	call	10adc <__ledf2>
    9b9c:	103d7e0e 	bge	r2,zero,9198 <__alt_data_end+0xf0009198>
    9ba0:	002b883a 	mov	r21,zero
    9ba4:	0023883a 	mov	r17,zero
    9ba8:	003efb06 	br	9798 <__alt_data_end+0xf0009798>
    9bac:	d8800717 	ldw	r2,28(sp)
    9bb0:	003bd006 	br	8af4 <__alt_data_end+0xf0008af4>
    9bb4:	d9000a17 	ldw	r4,40(sp)
    9bb8:	d9800d17 	ldw	r6,52(sp)
    9bbc:	dd400a15 	stw	r21,40(sp)
    9bc0:	a905c83a 	sub	r2,r21,r4
    9bc4:	308d883a 	add	r6,r6,r2
    9bc8:	d9800d15 	stw	r6,52(sp)
    9bcc:	002b883a 	mov	r21,zero
    9bd0:	003e0606 	br	93ec <__alt_data_end+0xf00093ec>
    9bd4:	9023883a 	mov	r17,r18
    9bd8:	9829883a 	mov	r20,r19
    9bdc:	04000084 	movi	r16,2
    9be0:	003c9206 	br	8e2c <__alt_data_end+0xf0008e2c>
    9be4:	04000044 	movi	r16,1
    9be8:	dc000c15 	stw	r16,48(sp)
    9bec:	dc000615 	stw	r16,24(sp)
    9bf0:	dc002215 	stw	r16,136(sp)
    9bf4:	e0001115 	stw	zero,68(fp)
    9bf8:	000b883a 	mov	r5,zero
    9bfc:	003c6906 	br	8da4 <__alt_data_end+0xf0008da4>
    9c00:	3021883a 	mov	r16,r6
    9c04:	003ffb06 	br	9bf4 <__alt_data_end+0xf0009bf4>
    9c08:	1000021e 	bne	r2,zero,9c14 <_dtoa_r+0x11e0>
    9c0c:	4200004c 	andi	r8,r8,1
    9c10:	403e7d1e 	bne	r8,zero,9608 <__alt_data_end+0xf0009608>
    9c14:	01000c04 	movi	r4,48
    9c18:	00000106 	br	9c20 <_dtoa_r+0x11ec>
    9c1c:	102f883a 	mov	r23,r2
    9c20:	b8bfffc4 	addi	r2,r23,-1
    9c24:	10c00007 	ldb	r3,0(r2)
    9c28:	193ffc26 	beq	r3,r4,9c1c <__alt_data_end+0xf0009c1c>
    9c2c:	003e8706 	br	964c <__alt_data_end+0xf000964c>
    9c30:	d8800517 	ldw	r2,20(sp)
    9c34:	00a3c83a 	sub	r17,zero,r2
    9c38:	8800a426 	beq	r17,zero,9ecc <_dtoa_r+0x1498>
    9c3c:	888003cc 	andi	r2,r17,15
    9c40:	100490fa 	slli	r2,r2,3
    9c44:	00c20034 	movhi	r3,2048
    9c48:	18c0aa04 	addi	r3,r3,680
    9c4c:	1885883a 	add	r2,r3,r2
    9c50:	11800017 	ldw	r6,0(r2)
    9c54:	11c00117 	ldw	r7,4(r2)
    9c58:	9009883a 	mov	r4,r18
    9c5c:	980b883a 	mov	r5,r19
    9c60:	8823d13a 	srai	r17,r17,4
    9c64:	0010bd00 	call	10bd0 <__muldf3>
    9c68:	d8800f15 	stw	r2,60(sp)
    9c6c:	d8c01015 	stw	r3,64(sp)
    9c70:	8800e826 	beq	r17,zero,a014 <_dtoa_r+0x15e0>
    9c74:	05020034 	movhi	r20,2048
    9c78:	a500a004 	addi	r20,r20,640
    9c7c:	04000084 	movi	r16,2
    9c80:	8980004c 	andi	r6,r17,1
    9c84:	1009883a 	mov	r4,r2
    9c88:	8823d07a 	srai	r17,r17,1
    9c8c:	180b883a 	mov	r5,r3
    9c90:	30000426 	beq	r6,zero,9ca4 <_dtoa_r+0x1270>
    9c94:	a1800017 	ldw	r6,0(r20)
    9c98:	a1c00117 	ldw	r7,4(r20)
    9c9c:	84000044 	addi	r16,r16,1
    9ca0:	0010bd00 	call	10bd0 <__muldf3>
    9ca4:	a5000204 	addi	r20,r20,8
    9ca8:	883ff51e 	bne	r17,zero,9c80 <__alt_data_end+0xf0009c80>
    9cac:	d8800f15 	stw	r2,60(sp)
    9cb0:	d8c01015 	stw	r3,64(sp)
    9cb4:	003c7606 	br	8e90 <__alt_data_end+0xf0008e90>
    9cb8:	00c00c04 	movi	r3,48
    9cbc:	10c00005 	stb	r3,0(r2)
    9cc0:	d8c00517 	ldw	r3,20(sp)
    9cc4:	bd3fffc3 	ldbu	r20,-1(r23)
    9cc8:	18c00044 	addi	r3,r3,1
    9ccc:	d8c00515 	stw	r3,20(sp)
    9cd0:	003db906 	br	93b8 <__alt_data_end+0xf00093b8>
    9cd4:	89400117 	ldw	r5,4(r17)
    9cd8:	e009883a 	mov	r4,fp
    9cdc:	000be600 	call	be60 <_Balloc>
    9ce0:	89800417 	ldw	r6,16(r17)
    9ce4:	89400304 	addi	r5,r17,12
    9ce8:	11000304 	addi	r4,r2,12
    9cec:	31800084 	addi	r6,r6,2
    9cf0:	318d883a 	add	r6,r6,r6
    9cf4:	318d883a 	add	r6,r6,r6
    9cf8:	1027883a 	mov	r19,r2
    9cfc:	0005fc80 	call	5fc8 <memcpy>
    9d00:	01800044 	movi	r6,1
    9d04:	980b883a 	mov	r5,r19
    9d08:	e009883a 	mov	r4,fp
    9d0c:	000c5e00 	call	c5e0 <__lshift>
    9d10:	1029883a 	mov	r20,r2
    9d14:	003ecc06 	br	9848 <__alt_data_end+0xf0009848>
    9d18:	00800e44 	movi	r2,57
    9d1c:	90809026 	beq	r18,r2,9f60 <_dtoa_r+0x152c>
    9d20:	92000044 	addi	r8,r18,1
    9d24:	003f1f06 	br	99a4 <__alt_data_end+0xf00099a4>
    9d28:	9011883a 	mov	r8,r18
    9d2c:	8825883a 	mov	r18,r17
    9d30:	a023883a 	mov	r17,r20
    9d34:	003e2906 	br	95dc <__alt_data_end+0xf00095dc>
    9d38:	002b883a 	mov	r21,zero
    9d3c:	0023883a 	mov	r17,zero
    9d40:	003f5406 	br	9a94 <__alt_data_end+0xf0009a94>
    9d44:	61bfffc4 	addi	r6,r12,-1
    9d48:	300490fa 	slli	r2,r6,3
    9d4c:	00c20034 	movhi	r3,2048
    9d50:	18c0aa04 	addi	r3,r3,680
    9d54:	1885883a 	add	r2,r3,r2
    9d58:	11000017 	ldw	r4,0(r2)
    9d5c:	11400117 	ldw	r5,4(r2)
    9d60:	d8800717 	ldw	r2,28(sp)
    9d64:	880f883a 	mov	r7,r17
    9d68:	d9801215 	stw	r6,72(sp)
    9d6c:	800d883a 	mov	r6,r16
    9d70:	db001615 	stw	r12,88(sp)
    9d74:	15c00044 	addi	r23,r2,1
    9d78:	0010bd00 	call	10bd0 <__muldf3>
    9d7c:	d9401017 	ldw	r5,64(sp)
    9d80:	d9000f17 	ldw	r4,60(sp)
    9d84:	d8c01515 	stw	r3,84(sp)
    9d88:	d8801415 	stw	r2,80(sp)
    9d8c:	0011be40 	call	11be4 <__fixdfsi>
    9d90:	1009883a 	mov	r4,r2
    9d94:	1021883a 	mov	r16,r2
    9d98:	0011c640 	call	11c64 <__floatsidf>
    9d9c:	d9000f17 	ldw	r4,60(sp)
    9da0:	d9401017 	ldw	r5,64(sp)
    9da4:	100d883a 	mov	r6,r2
    9da8:	180f883a 	mov	r7,r3
    9dac:	00112e80 	call	112e8 <__subdf3>
    9db0:	1829883a 	mov	r20,r3
    9db4:	d8c00717 	ldw	r3,28(sp)
    9db8:	84000c04 	addi	r16,r16,48
    9dbc:	1023883a 	mov	r17,r2
    9dc0:	1c000005 	stb	r16,0(r3)
    9dc4:	db001617 	ldw	r12,88(sp)
    9dc8:	00800044 	movi	r2,1
    9dcc:	60802226 	beq	r12,r2,9e58 <_dtoa_r+0x1424>
    9dd0:	d9c00717 	ldw	r7,28(sp)
    9dd4:	8805883a 	mov	r2,r17
    9dd8:	b82b883a 	mov	r21,r23
    9ddc:	3b19883a 	add	r12,r7,r12
    9de0:	6023883a 	mov	r17,r12
    9de4:	a007883a 	mov	r3,r20
    9de8:	dc800f15 	stw	r18,60(sp)
    9dec:	000d883a 	mov	r6,zero
    9df0:	01d00934 	movhi	r7,16420
    9df4:	1009883a 	mov	r4,r2
    9df8:	180b883a 	mov	r5,r3
    9dfc:	0010bd00 	call	10bd0 <__muldf3>
    9e00:	180b883a 	mov	r5,r3
    9e04:	1009883a 	mov	r4,r2
    9e08:	1829883a 	mov	r20,r3
    9e0c:	1025883a 	mov	r18,r2
    9e10:	0011be40 	call	11be4 <__fixdfsi>
    9e14:	1009883a 	mov	r4,r2
    9e18:	1021883a 	mov	r16,r2
    9e1c:	0011c640 	call	11c64 <__floatsidf>
    9e20:	100d883a 	mov	r6,r2
    9e24:	180f883a 	mov	r7,r3
    9e28:	9009883a 	mov	r4,r18
    9e2c:	a00b883a 	mov	r5,r20
    9e30:	84000c04 	addi	r16,r16,48
    9e34:	00112e80 	call	112e8 <__subdf3>
    9e38:	ad400044 	addi	r21,r21,1
    9e3c:	ac3fffc5 	stb	r16,-1(r21)
    9e40:	ac7fea1e 	bne	r21,r17,9dec <__alt_data_end+0xf0009dec>
    9e44:	1023883a 	mov	r17,r2
    9e48:	d8801217 	ldw	r2,72(sp)
    9e4c:	dc800f17 	ldw	r18,60(sp)
    9e50:	1829883a 	mov	r20,r3
    9e54:	b8af883a 	add	r23,r23,r2
    9e58:	d9001417 	ldw	r4,80(sp)
    9e5c:	d9401517 	ldw	r5,84(sp)
    9e60:	000d883a 	mov	r6,zero
    9e64:	01cff834 	movhi	r7,16352
    9e68:	00100cc0 	call	100cc <__adddf3>
    9e6c:	880d883a 	mov	r6,r17
    9e70:	a00f883a 	mov	r7,r20
    9e74:	1009883a 	mov	r4,r2
    9e78:	180b883a 	mov	r5,r3
    9e7c:	0010adc0 	call	10adc <__ledf2>
    9e80:	10003e0e 	bge	r2,zero,9f7c <_dtoa_r+0x1548>
    9e84:	d9001317 	ldw	r4,76(sp)
    9e88:	bd3fffc3 	ldbu	r20,-1(r23)
    9e8c:	d9000515 	stw	r4,20(sp)
    9e90:	003d3b06 	br	9380 <__alt_data_end+0xf0009380>
    9e94:	0027883a 	mov	r19,zero
    9e98:	003f1b06 	br	9b08 <__alt_data_end+0xf0009b08>
    9e9c:	d8800817 	ldw	r2,32(sp)
    9ea0:	11e9c83a 	sub	r20,r2,r7
    9ea4:	0005883a 	mov	r2,zero
    9ea8:	003d5406 	br	93fc <__alt_data_end+0xf00093fc>
    9eac:	00800044 	movi	r2,1
    9eb0:	003dc706 	br	95d0 <__alt_data_end+0xf00095d0>
    9eb4:	d8c00217 	ldw	r3,8(sp)
    9eb8:	00800d84 	movi	r2,54
    9ebc:	dd400a17 	ldw	r21,40(sp)
    9ec0:	10c5c83a 	sub	r2,r2,r3
    9ec4:	dd000817 	ldw	r20,32(sp)
    9ec8:	003d4c06 	br	93fc <__alt_data_end+0xf00093fc>
    9ecc:	dc800f15 	stw	r18,60(sp)
    9ed0:	dcc01015 	stw	r19,64(sp)
    9ed4:	04000084 	movi	r16,2
    9ed8:	003bed06 	br	8e90 <__alt_data_end+0xf0008e90>
    9edc:	d9000617 	ldw	r4,24(sp)
    9ee0:	203f0d26 	beq	r4,zero,9b18 <__alt_data_end+0xf0009b18>
    9ee4:	d9800c17 	ldw	r6,48(sp)
    9ee8:	01bcab0e 	bge	zero,r6,9198 <__alt_data_end+0xf0009198>
    9eec:	d9401017 	ldw	r5,64(sp)
    9ef0:	d9000f17 	ldw	r4,60(sp)
    9ef4:	000d883a 	mov	r6,zero
    9ef8:	01d00934 	movhi	r7,16420
    9efc:	0010bd00 	call	10bd0 <__muldf3>
    9f00:	81000044 	addi	r4,r16,1
    9f04:	d8800f15 	stw	r2,60(sp)
    9f08:	d8c01015 	stw	r3,64(sp)
    9f0c:	0011c640 	call	11c64 <__floatsidf>
    9f10:	d9800f17 	ldw	r6,60(sp)
    9f14:	d9c01017 	ldw	r7,64(sp)
    9f18:	1009883a 	mov	r4,r2
    9f1c:	180b883a 	mov	r5,r3
    9f20:	0010bd00 	call	10bd0 <__muldf3>
    9f24:	01d00734 	movhi	r7,16412
    9f28:	000d883a 	mov	r6,zero
    9f2c:	1009883a 	mov	r4,r2
    9f30:	180b883a 	mov	r5,r3
    9f34:	00100cc0 	call	100cc <__adddf3>
    9f38:	d9c00517 	ldw	r7,20(sp)
    9f3c:	047f3034 	movhi	r17,64704
    9f40:	1021883a 	mov	r16,r2
    9f44:	39ffffc4 	addi	r7,r7,-1
    9f48:	d9c01315 	stw	r7,76(sp)
    9f4c:	1c63883a 	add	r17,r3,r17
    9f50:	db000c17 	ldw	r12,48(sp)
    9f54:	003bea06 	br	8f00 <__alt_data_end+0xf0008f00>
    9f58:	dc000915 	stw	r16,36(sp)
    9f5c:	003e0e06 	br	9798 <__alt_data_end+0xf0009798>
    9f60:	01000e44 	movi	r4,57
    9f64:	8825883a 	mov	r18,r17
    9f68:	9dc00044 	addi	r23,r19,1
    9f6c:	99000005 	stb	r4,0(r19)
    9f70:	a023883a 	mov	r17,r20
    9f74:	dc000915 	stw	r16,36(sp)
    9f78:	003da406 	br	960c <__alt_data_end+0xf000960c>
    9f7c:	d9801417 	ldw	r6,80(sp)
    9f80:	d9c01517 	ldw	r7,84(sp)
    9f84:	0009883a 	mov	r4,zero
    9f88:	014ff834 	movhi	r5,16352
    9f8c:	00112e80 	call	112e8 <__subdf3>
    9f90:	880d883a 	mov	r6,r17
    9f94:	a00f883a 	mov	r7,r20
    9f98:	1009883a 	mov	r4,r2
    9f9c:	180b883a 	mov	r5,r3
    9fa0:	0010a000 	call	10a00 <__gedf2>
    9fa4:	00bc7c0e 	bge	zero,r2,9198 <__alt_data_end+0xf0009198>
    9fa8:	01000c04 	movi	r4,48
    9fac:	00000106 	br	9fb4 <_dtoa_r+0x1580>
    9fb0:	102f883a 	mov	r23,r2
    9fb4:	b8bfffc4 	addi	r2,r23,-1
    9fb8:	10c00007 	ldb	r3,0(r2)
    9fbc:	193ffc26 	beq	r3,r4,9fb0 <__alt_data_end+0xf0009fb0>
    9fc0:	d9801317 	ldw	r6,76(sp)
    9fc4:	d9800515 	stw	r6,20(sp)
    9fc8:	003c4406 	br	90dc <__alt_data_end+0xf00090dc>
    9fcc:	d9801317 	ldw	r6,76(sp)
    9fd0:	d9800515 	stw	r6,20(sp)
    9fd4:	003cea06 	br	9380 <__alt_data_end+0xf0009380>
    9fd8:	dd800f17 	ldw	r22,60(sp)
    9fdc:	dcc01017 	ldw	r19,64(sp)
    9fe0:	dc801217 	ldw	r18,72(sp)
    9fe4:	003c6c06 	br	9198 <__alt_data_end+0xf0009198>
    9fe8:	903e031e 	bne	r18,zero,97f8 <__alt_data_end+0xf00097f8>
    9fec:	003ebb06 	br	9adc <__alt_data_end+0xf0009adc>
    9ff0:	103e6c1e 	bne	r2,zero,99a4 <__alt_data_end+0xf00099a4>
    9ff4:	4080004c 	andi	r2,r8,1
    9ff8:	103e6a26 	beq	r2,zero,99a4 <__alt_data_end+0xf00099a4>
    9ffc:	003e6606 	br	9998 <__alt_data_end+0xf0009998>
    a000:	d8c00317 	ldw	r3,12(sp)
    a004:	00800084 	movi	r2,2
    a008:	10c02916 	blt	r2,r3,a0b0 <_dtoa_r+0x167c>
    a00c:	d9000c17 	ldw	r4,48(sp)
    a010:	003e8806 	br	9a34 <__alt_data_end+0xf0009a34>
    a014:	04000084 	movi	r16,2
    a018:	003b9d06 	br	8e90 <__alt_data_end+0xf0008e90>
    a01c:	d9001317 	ldw	r4,76(sp)
    a020:	d9000515 	stw	r4,20(sp)
    a024:	003cd606 	br	9380 <__alt_data_end+0xf0009380>
    a028:	d8801317 	ldw	r2,76(sp)
    a02c:	d8800515 	stw	r2,20(sp)
    a030:	003c2a06 	br	90dc <__alt_data_end+0xf00090dc>
    a034:	d9800317 	ldw	r6,12(sp)
    a038:	00800084 	movi	r2,2
    a03c:	11801516 	blt	r2,r6,a094 <_dtoa_r+0x1660>
    a040:	d9c00c17 	ldw	r7,48(sp)
    a044:	d9c00615 	stw	r7,24(sp)
    a048:	003df706 	br	9828 <__alt_data_end+0xf0009828>
    a04c:	193d3926 	beq	r3,r4,9534 <__alt_data_end+0xf0009534>
    a050:	00c00f04 	movi	r3,60
    a054:	1885c83a 	sub	r2,r3,r2
    a058:	003ddf06 	br	97d8 <__alt_data_end+0xf00097d8>
    a05c:	e009883a 	mov	r4,fp
    a060:	e0001115 	stw	zero,68(fp)
    a064:	000b883a 	mov	r5,zero
    a068:	000be600 	call	be60 <_Balloc>
    a06c:	d8800715 	stw	r2,28(sp)
    a070:	d8c00717 	ldw	r3,28(sp)
    a074:	00bfffc4 	movi	r2,-1
    a078:	01000044 	movi	r4,1
    a07c:	d8800c15 	stw	r2,48(sp)
    a080:	e0c01015 	stw	r3,64(fp)
    a084:	d9000b15 	stw	r4,44(sp)
    a088:	d8800615 	stw	r2,24(sp)
    a08c:	d8002215 	stw	zero,136(sp)
    a090:	003c4106 	br	9198 <__alt_data_end+0xf0009198>
    a094:	d8c00c17 	ldw	r3,48(sp)
    a098:	d8c00615 	stw	r3,24(sp)
    a09c:	003e7006 	br	9a60 <__alt_data_end+0xf0009a60>
    a0a0:	04400044 	movi	r17,1
    a0a4:	003b2006 	br	8d28 <__alt_data_end+0xf0008d28>
    a0a8:	000b883a 	mov	r5,zero
    a0ac:	003b3d06 	br	8da4 <__alt_data_end+0xf0008da4>
    a0b0:	d8800c17 	ldw	r2,48(sp)
    a0b4:	d8800615 	stw	r2,24(sp)
    a0b8:	003e6906 	br	9a60 <__alt_data_end+0xf0009a60>

0000a0bc <__sflush_r>:
    a0bc:	2880030b 	ldhu	r2,12(r5)
    a0c0:	defffb04 	addi	sp,sp,-20
    a0c4:	dcc00315 	stw	r19,12(sp)
    a0c8:	dc400115 	stw	r17,4(sp)
    a0cc:	dfc00415 	stw	ra,16(sp)
    a0d0:	dc800215 	stw	r18,8(sp)
    a0d4:	dc000015 	stw	r16,0(sp)
    a0d8:	10c0020c 	andi	r3,r2,8
    a0dc:	2823883a 	mov	r17,r5
    a0e0:	2027883a 	mov	r19,r4
    a0e4:	1800311e 	bne	r3,zero,a1ac <__sflush_r+0xf0>
    a0e8:	28c00117 	ldw	r3,4(r5)
    a0ec:	10820014 	ori	r2,r2,2048
    a0f0:	2880030d 	sth	r2,12(r5)
    a0f4:	00c04b0e 	bge	zero,r3,a224 <__sflush_r+0x168>
    a0f8:	8a000a17 	ldw	r8,40(r17)
    a0fc:	40002326 	beq	r8,zero,a18c <__sflush_r+0xd0>
    a100:	9c000017 	ldw	r16,0(r19)
    a104:	10c4000c 	andi	r3,r2,4096
    a108:	98000015 	stw	zero,0(r19)
    a10c:	18004826 	beq	r3,zero,a230 <__sflush_r+0x174>
    a110:	89801417 	ldw	r6,80(r17)
    a114:	10c0010c 	andi	r3,r2,4
    a118:	18000626 	beq	r3,zero,a134 <__sflush_r+0x78>
    a11c:	88c00117 	ldw	r3,4(r17)
    a120:	88800c17 	ldw	r2,48(r17)
    a124:	30cdc83a 	sub	r6,r6,r3
    a128:	10000226 	beq	r2,zero,a134 <__sflush_r+0x78>
    a12c:	88800f17 	ldw	r2,60(r17)
    a130:	308dc83a 	sub	r6,r6,r2
    a134:	89400717 	ldw	r5,28(r17)
    a138:	000f883a 	mov	r7,zero
    a13c:	9809883a 	mov	r4,r19
    a140:	403ee83a 	callr	r8
    a144:	00ffffc4 	movi	r3,-1
    a148:	10c04426 	beq	r2,r3,a25c <__sflush_r+0x1a0>
    a14c:	88c0030b 	ldhu	r3,12(r17)
    a150:	89000417 	ldw	r4,16(r17)
    a154:	88000115 	stw	zero,4(r17)
    a158:	197dffcc 	andi	r5,r3,63487
    a15c:	8940030d 	sth	r5,12(r17)
    a160:	89000015 	stw	r4,0(r17)
    a164:	18c4000c 	andi	r3,r3,4096
    a168:	18002c1e 	bne	r3,zero,a21c <__sflush_r+0x160>
    a16c:	89400c17 	ldw	r5,48(r17)
    a170:	9c000015 	stw	r16,0(r19)
    a174:	28000526 	beq	r5,zero,a18c <__sflush_r+0xd0>
    a178:	88801004 	addi	r2,r17,64
    a17c:	28800226 	beq	r5,r2,a188 <__sflush_r+0xcc>
    a180:	9809883a 	mov	r4,r19
    a184:	000a8280 	call	a828 <_free_r>
    a188:	88000c15 	stw	zero,48(r17)
    a18c:	0005883a 	mov	r2,zero
    a190:	dfc00417 	ldw	ra,16(sp)
    a194:	dcc00317 	ldw	r19,12(sp)
    a198:	dc800217 	ldw	r18,8(sp)
    a19c:	dc400117 	ldw	r17,4(sp)
    a1a0:	dc000017 	ldw	r16,0(sp)
    a1a4:	dec00504 	addi	sp,sp,20
    a1a8:	f800283a 	ret
    a1ac:	2c800417 	ldw	r18,16(r5)
    a1b0:	903ff626 	beq	r18,zero,a18c <__alt_data_end+0xf000a18c>
    a1b4:	2c000017 	ldw	r16,0(r5)
    a1b8:	108000cc 	andi	r2,r2,3
    a1bc:	2c800015 	stw	r18,0(r5)
    a1c0:	84a1c83a 	sub	r16,r16,r18
    a1c4:	1000131e 	bne	r2,zero,a214 <__sflush_r+0x158>
    a1c8:	28800517 	ldw	r2,20(r5)
    a1cc:	88800215 	stw	r2,8(r17)
    a1d0:	04000316 	blt	zero,r16,a1e0 <__sflush_r+0x124>
    a1d4:	003fed06 	br	a18c <__alt_data_end+0xf000a18c>
    a1d8:	90a5883a 	add	r18,r18,r2
    a1dc:	043feb0e 	bge	zero,r16,a18c <__alt_data_end+0xf000a18c>
    a1e0:	88800917 	ldw	r2,36(r17)
    a1e4:	89400717 	ldw	r5,28(r17)
    a1e8:	800f883a 	mov	r7,r16
    a1ec:	900d883a 	mov	r6,r18
    a1f0:	9809883a 	mov	r4,r19
    a1f4:	103ee83a 	callr	r2
    a1f8:	80a1c83a 	sub	r16,r16,r2
    a1fc:	00bff616 	blt	zero,r2,a1d8 <__alt_data_end+0xf000a1d8>
    a200:	88c0030b 	ldhu	r3,12(r17)
    a204:	00bfffc4 	movi	r2,-1
    a208:	18c01014 	ori	r3,r3,64
    a20c:	88c0030d 	sth	r3,12(r17)
    a210:	003fdf06 	br	a190 <__alt_data_end+0xf000a190>
    a214:	0005883a 	mov	r2,zero
    a218:	003fec06 	br	a1cc <__alt_data_end+0xf000a1cc>
    a21c:	88801415 	stw	r2,80(r17)
    a220:	003fd206 	br	a16c <__alt_data_end+0xf000a16c>
    a224:	28c00f17 	ldw	r3,60(r5)
    a228:	00ffb316 	blt	zero,r3,a0f8 <__alt_data_end+0xf000a0f8>
    a22c:	003fd706 	br	a18c <__alt_data_end+0xf000a18c>
    a230:	89400717 	ldw	r5,28(r17)
    a234:	000d883a 	mov	r6,zero
    a238:	01c00044 	movi	r7,1
    a23c:	9809883a 	mov	r4,r19
    a240:	403ee83a 	callr	r8
    a244:	100d883a 	mov	r6,r2
    a248:	00bfffc4 	movi	r2,-1
    a24c:	30801426 	beq	r6,r2,a2a0 <__sflush_r+0x1e4>
    a250:	8880030b 	ldhu	r2,12(r17)
    a254:	8a000a17 	ldw	r8,40(r17)
    a258:	003fae06 	br	a114 <__alt_data_end+0xf000a114>
    a25c:	98c00017 	ldw	r3,0(r19)
    a260:	183fba26 	beq	r3,zero,a14c <__alt_data_end+0xf000a14c>
    a264:	01000744 	movi	r4,29
    a268:	19000626 	beq	r3,r4,a284 <__sflush_r+0x1c8>
    a26c:	01000584 	movi	r4,22
    a270:	19000426 	beq	r3,r4,a284 <__sflush_r+0x1c8>
    a274:	88c0030b 	ldhu	r3,12(r17)
    a278:	18c01014 	ori	r3,r3,64
    a27c:	88c0030d 	sth	r3,12(r17)
    a280:	003fc306 	br	a190 <__alt_data_end+0xf000a190>
    a284:	8880030b 	ldhu	r2,12(r17)
    a288:	88c00417 	ldw	r3,16(r17)
    a28c:	88000115 	stw	zero,4(r17)
    a290:	10bdffcc 	andi	r2,r2,63487
    a294:	8880030d 	sth	r2,12(r17)
    a298:	88c00015 	stw	r3,0(r17)
    a29c:	003fb306 	br	a16c <__alt_data_end+0xf000a16c>
    a2a0:	98800017 	ldw	r2,0(r19)
    a2a4:	103fea26 	beq	r2,zero,a250 <__alt_data_end+0xf000a250>
    a2a8:	00c00744 	movi	r3,29
    a2ac:	10c00226 	beq	r2,r3,a2b8 <__sflush_r+0x1fc>
    a2b0:	00c00584 	movi	r3,22
    a2b4:	10c0031e 	bne	r2,r3,a2c4 <__sflush_r+0x208>
    a2b8:	9c000015 	stw	r16,0(r19)
    a2bc:	0005883a 	mov	r2,zero
    a2c0:	003fb306 	br	a190 <__alt_data_end+0xf000a190>
    a2c4:	88c0030b 	ldhu	r3,12(r17)
    a2c8:	3005883a 	mov	r2,r6
    a2cc:	18c01014 	ori	r3,r3,64
    a2d0:	88c0030d 	sth	r3,12(r17)
    a2d4:	003fae06 	br	a190 <__alt_data_end+0xf000a190>

0000a2d8 <_fflush_r>:
    a2d8:	defffd04 	addi	sp,sp,-12
    a2dc:	dc000115 	stw	r16,4(sp)
    a2e0:	dfc00215 	stw	ra,8(sp)
    a2e4:	2021883a 	mov	r16,r4
    a2e8:	20000226 	beq	r4,zero,a2f4 <_fflush_r+0x1c>
    a2ec:	20800e17 	ldw	r2,56(r4)
    a2f0:	10000c26 	beq	r2,zero,a324 <_fflush_r+0x4c>
    a2f4:	2880030f 	ldh	r2,12(r5)
    a2f8:	1000051e 	bne	r2,zero,a310 <_fflush_r+0x38>
    a2fc:	0005883a 	mov	r2,zero
    a300:	dfc00217 	ldw	ra,8(sp)
    a304:	dc000117 	ldw	r16,4(sp)
    a308:	dec00304 	addi	sp,sp,12
    a30c:	f800283a 	ret
    a310:	8009883a 	mov	r4,r16
    a314:	dfc00217 	ldw	ra,8(sp)
    a318:	dc000117 	ldw	r16,4(sp)
    a31c:	dec00304 	addi	sp,sp,12
    a320:	000a0bc1 	jmpi	a0bc <__sflush_r>
    a324:	d9400015 	stw	r5,0(sp)
    a328:	000a6b40 	call	a6b4 <__sinit>
    a32c:	d9400017 	ldw	r5,0(sp)
    a330:	003ff006 	br	a2f4 <__alt_data_end+0xf000a2f4>

0000a334 <fflush>:
    a334:	20000526 	beq	r4,zero,a34c <fflush+0x18>
    a338:	00820034 	movhi	r2,2048
    a33c:	10895304 	addi	r2,r2,9548
    a340:	200b883a 	mov	r5,r4
    a344:	11000017 	ldw	r4,0(r2)
    a348:	000a2d81 	jmpi	a2d8 <_fflush_r>
    a34c:	00820034 	movhi	r2,2048
    a350:	10895204 	addi	r2,r2,9544
    a354:	11000017 	ldw	r4,0(r2)
    a358:	01400074 	movhi	r5,1
    a35c:	2968b604 	addi	r5,r5,-23848
    a360:	000b0b81 	jmpi	b0b8 <_fwalk_reent>

0000a364 <__fp_unlock>:
    a364:	0005883a 	mov	r2,zero
    a368:	f800283a 	ret

0000a36c <_cleanup_r>:
    a36c:	01400074 	movhi	r5,1
    a370:	297b9804 	addi	r5,r5,-4512
    a374:	000b0b81 	jmpi	b0b8 <_fwalk_reent>

0000a378 <__sinit.part.1>:
    a378:	defff704 	addi	sp,sp,-36
    a37c:	00c00074 	movhi	r3,1
    a380:	dfc00815 	stw	ra,32(sp)
    a384:	ddc00715 	stw	r23,28(sp)
    a388:	dd800615 	stw	r22,24(sp)
    a38c:	dd400515 	stw	r21,20(sp)
    a390:	dd000415 	stw	r20,16(sp)
    a394:	dcc00315 	stw	r19,12(sp)
    a398:	dc800215 	stw	r18,8(sp)
    a39c:	dc400115 	stw	r17,4(sp)
    a3a0:	dc000015 	stw	r16,0(sp)
    a3a4:	18e8db04 	addi	r3,r3,-23700
    a3a8:	24000117 	ldw	r16,4(r4)
    a3ac:	20c00f15 	stw	r3,60(r4)
    a3b0:	2080bb04 	addi	r2,r4,748
    a3b4:	00c000c4 	movi	r3,3
    a3b8:	20c0b915 	stw	r3,740(r4)
    a3bc:	2080ba15 	stw	r2,744(r4)
    a3c0:	2000b815 	stw	zero,736(r4)
    a3c4:	05c00204 	movi	r23,8
    a3c8:	00800104 	movi	r2,4
    a3cc:	2025883a 	mov	r18,r4
    a3d0:	b80d883a 	mov	r6,r23
    a3d4:	81001704 	addi	r4,r16,92
    a3d8:	000b883a 	mov	r5,zero
    a3dc:	80000015 	stw	zero,0(r16)
    a3e0:	80000115 	stw	zero,4(r16)
    a3e4:	80000215 	stw	zero,8(r16)
    a3e8:	8080030d 	sth	r2,12(r16)
    a3ec:	80001915 	stw	zero,100(r16)
    a3f0:	8000038d 	sth	zero,14(r16)
    a3f4:	80000415 	stw	zero,16(r16)
    a3f8:	80000515 	stw	zero,20(r16)
    a3fc:	80000615 	stw	zero,24(r16)
    a400:	00061100 	call	6110 <memset>
    a404:	05800074 	movhi	r22,1
    a408:	94400217 	ldw	r17,8(r18)
    a40c:	05400074 	movhi	r21,1
    a410:	05000074 	movhi	r20,1
    a414:	04c00074 	movhi	r19,1
    a418:	b5b52204 	addi	r22,r22,-11128
    a41c:	ad753904 	addi	r21,r21,-11036
    a420:	a5355804 	addi	r20,r20,-10912
    a424:	9cf56f04 	addi	r19,r19,-10820
    a428:	85800815 	stw	r22,32(r16)
    a42c:	85400915 	stw	r21,36(r16)
    a430:	85000a15 	stw	r20,40(r16)
    a434:	84c00b15 	stw	r19,44(r16)
    a438:	84000715 	stw	r16,28(r16)
    a43c:	00800284 	movi	r2,10
    a440:	8880030d 	sth	r2,12(r17)
    a444:	00800044 	movi	r2,1
    a448:	b80d883a 	mov	r6,r23
    a44c:	89001704 	addi	r4,r17,92
    a450:	000b883a 	mov	r5,zero
    a454:	88000015 	stw	zero,0(r17)
    a458:	88000115 	stw	zero,4(r17)
    a45c:	88000215 	stw	zero,8(r17)
    a460:	88001915 	stw	zero,100(r17)
    a464:	8880038d 	sth	r2,14(r17)
    a468:	88000415 	stw	zero,16(r17)
    a46c:	88000515 	stw	zero,20(r17)
    a470:	88000615 	stw	zero,24(r17)
    a474:	00061100 	call	6110 <memset>
    a478:	94000317 	ldw	r16,12(r18)
    a47c:	00800484 	movi	r2,18
    a480:	8c400715 	stw	r17,28(r17)
    a484:	8d800815 	stw	r22,32(r17)
    a488:	8d400915 	stw	r21,36(r17)
    a48c:	8d000a15 	stw	r20,40(r17)
    a490:	8cc00b15 	stw	r19,44(r17)
    a494:	8080030d 	sth	r2,12(r16)
    a498:	00800084 	movi	r2,2
    a49c:	80000015 	stw	zero,0(r16)
    a4a0:	80000115 	stw	zero,4(r16)
    a4a4:	80000215 	stw	zero,8(r16)
    a4a8:	80001915 	stw	zero,100(r16)
    a4ac:	8080038d 	sth	r2,14(r16)
    a4b0:	80000415 	stw	zero,16(r16)
    a4b4:	80000515 	stw	zero,20(r16)
    a4b8:	80000615 	stw	zero,24(r16)
    a4bc:	b80d883a 	mov	r6,r23
    a4c0:	000b883a 	mov	r5,zero
    a4c4:	81001704 	addi	r4,r16,92
    a4c8:	00061100 	call	6110 <memset>
    a4cc:	00800044 	movi	r2,1
    a4d0:	84000715 	stw	r16,28(r16)
    a4d4:	85800815 	stw	r22,32(r16)
    a4d8:	85400915 	stw	r21,36(r16)
    a4dc:	85000a15 	stw	r20,40(r16)
    a4e0:	84c00b15 	stw	r19,44(r16)
    a4e4:	90800e15 	stw	r2,56(r18)
    a4e8:	dfc00817 	ldw	ra,32(sp)
    a4ec:	ddc00717 	ldw	r23,28(sp)
    a4f0:	dd800617 	ldw	r22,24(sp)
    a4f4:	dd400517 	ldw	r21,20(sp)
    a4f8:	dd000417 	ldw	r20,16(sp)
    a4fc:	dcc00317 	ldw	r19,12(sp)
    a500:	dc800217 	ldw	r18,8(sp)
    a504:	dc400117 	ldw	r17,4(sp)
    a508:	dc000017 	ldw	r16,0(sp)
    a50c:	dec00904 	addi	sp,sp,36
    a510:	f800283a 	ret

0000a514 <__fp_lock>:
    a514:	0005883a 	mov	r2,zero
    a518:	f800283a 	ret

0000a51c <__sfmoreglue>:
    a51c:	defffc04 	addi	sp,sp,-16
    a520:	dc400115 	stw	r17,4(sp)
    a524:	2c7fffc4 	addi	r17,r5,-1
    a528:	8c401a24 	muli	r17,r17,104
    a52c:	dc800215 	stw	r18,8(sp)
    a530:	2825883a 	mov	r18,r5
    a534:	89401d04 	addi	r5,r17,116
    a538:	dc000015 	stw	r16,0(sp)
    a53c:	dfc00315 	stw	ra,12(sp)
    a540:	000b4140 	call	b414 <_malloc_r>
    a544:	1021883a 	mov	r16,r2
    a548:	10000726 	beq	r2,zero,a568 <__sfmoreglue+0x4c>
    a54c:	11000304 	addi	r4,r2,12
    a550:	10000015 	stw	zero,0(r2)
    a554:	14800115 	stw	r18,4(r2)
    a558:	11000215 	stw	r4,8(r2)
    a55c:	89801a04 	addi	r6,r17,104
    a560:	000b883a 	mov	r5,zero
    a564:	00061100 	call	6110 <memset>
    a568:	8005883a 	mov	r2,r16
    a56c:	dfc00317 	ldw	ra,12(sp)
    a570:	dc800217 	ldw	r18,8(sp)
    a574:	dc400117 	ldw	r17,4(sp)
    a578:	dc000017 	ldw	r16,0(sp)
    a57c:	dec00404 	addi	sp,sp,16
    a580:	f800283a 	ret

0000a584 <__sfp>:
    a584:	defffb04 	addi	sp,sp,-20
    a588:	dc000015 	stw	r16,0(sp)
    a58c:	04020034 	movhi	r16,2048
    a590:	84095204 	addi	r16,r16,9544
    a594:	dcc00315 	stw	r19,12(sp)
    a598:	2027883a 	mov	r19,r4
    a59c:	81000017 	ldw	r4,0(r16)
    a5a0:	dfc00415 	stw	ra,16(sp)
    a5a4:	dc800215 	stw	r18,8(sp)
    a5a8:	20800e17 	ldw	r2,56(r4)
    a5ac:	dc400115 	stw	r17,4(sp)
    a5b0:	1000021e 	bne	r2,zero,a5bc <__sfp+0x38>
    a5b4:	000a3780 	call	a378 <__sinit.part.1>
    a5b8:	81000017 	ldw	r4,0(r16)
    a5bc:	2480b804 	addi	r18,r4,736
    a5c0:	047fffc4 	movi	r17,-1
    a5c4:	91000117 	ldw	r4,4(r18)
    a5c8:	94000217 	ldw	r16,8(r18)
    a5cc:	213fffc4 	addi	r4,r4,-1
    a5d0:	20000a16 	blt	r4,zero,a5fc <__sfp+0x78>
    a5d4:	8080030f 	ldh	r2,12(r16)
    a5d8:	10000c26 	beq	r2,zero,a60c <__sfp+0x88>
    a5dc:	80c01d04 	addi	r3,r16,116
    a5e0:	00000206 	br	a5ec <__sfp+0x68>
    a5e4:	18bfe60f 	ldh	r2,-104(r3)
    a5e8:	10000826 	beq	r2,zero,a60c <__sfp+0x88>
    a5ec:	213fffc4 	addi	r4,r4,-1
    a5f0:	1c3ffd04 	addi	r16,r3,-12
    a5f4:	18c01a04 	addi	r3,r3,104
    a5f8:	247ffa1e 	bne	r4,r17,a5e4 <__alt_data_end+0xf000a5e4>
    a5fc:	90800017 	ldw	r2,0(r18)
    a600:	10001d26 	beq	r2,zero,a678 <__sfp+0xf4>
    a604:	1025883a 	mov	r18,r2
    a608:	003fee06 	br	a5c4 <__alt_data_end+0xf000a5c4>
    a60c:	00bfffc4 	movi	r2,-1
    a610:	8080038d 	sth	r2,14(r16)
    a614:	00800044 	movi	r2,1
    a618:	8080030d 	sth	r2,12(r16)
    a61c:	80001915 	stw	zero,100(r16)
    a620:	80000015 	stw	zero,0(r16)
    a624:	80000215 	stw	zero,8(r16)
    a628:	80000115 	stw	zero,4(r16)
    a62c:	80000415 	stw	zero,16(r16)
    a630:	80000515 	stw	zero,20(r16)
    a634:	80000615 	stw	zero,24(r16)
    a638:	01800204 	movi	r6,8
    a63c:	000b883a 	mov	r5,zero
    a640:	81001704 	addi	r4,r16,92
    a644:	00061100 	call	6110 <memset>
    a648:	8005883a 	mov	r2,r16
    a64c:	80000c15 	stw	zero,48(r16)
    a650:	80000d15 	stw	zero,52(r16)
    a654:	80001115 	stw	zero,68(r16)
    a658:	80001215 	stw	zero,72(r16)
    a65c:	dfc00417 	ldw	ra,16(sp)
    a660:	dcc00317 	ldw	r19,12(sp)
    a664:	dc800217 	ldw	r18,8(sp)
    a668:	dc400117 	ldw	r17,4(sp)
    a66c:	dc000017 	ldw	r16,0(sp)
    a670:	dec00504 	addi	sp,sp,20
    a674:	f800283a 	ret
    a678:	01400104 	movi	r5,4
    a67c:	9809883a 	mov	r4,r19
    a680:	000a51c0 	call	a51c <__sfmoreglue>
    a684:	90800015 	stw	r2,0(r18)
    a688:	103fde1e 	bne	r2,zero,a604 <__alt_data_end+0xf000a604>
    a68c:	00800304 	movi	r2,12
    a690:	98800015 	stw	r2,0(r19)
    a694:	0005883a 	mov	r2,zero
    a698:	003ff006 	br	a65c <__alt_data_end+0xf000a65c>

0000a69c <_cleanup>:
    a69c:	00820034 	movhi	r2,2048
    a6a0:	10895204 	addi	r2,r2,9544
    a6a4:	11000017 	ldw	r4,0(r2)
    a6a8:	01400074 	movhi	r5,1
    a6ac:	297b9804 	addi	r5,r5,-4512
    a6b0:	000b0b81 	jmpi	b0b8 <_fwalk_reent>

0000a6b4 <__sinit>:
    a6b4:	20800e17 	ldw	r2,56(r4)
    a6b8:	10000126 	beq	r2,zero,a6c0 <__sinit+0xc>
    a6bc:	f800283a 	ret
    a6c0:	000a3781 	jmpi	a378 <__sinit.part.1>

0000a6c4 <__sfp_lock_acquire>:
    a6c4:	f800283a 	ret

0000a6c8 <__sfp_lock_release>:
    a6c8:	f800283a 	ret

0000a6cc <__sinit_lock_acquire>:
    a6cc:	f800283a 	ret

0000a6d0 <__sinit_lock_release>:
    a6d0:	f800283a 	ret

0000a6d4 <__fp_lock_all>:
    a6d4:	00820034 	movhi	r2,2048
    a6d8:	10895304 	addi	r2,r2,9548
    a6dc:	11000017 	ldw	r4,0(r2)
    a6e0:	01400074 	movhi	r5,1
    a6e4:	29694504 	addi	r5,r5,-23276
    a6e8:	000aff41 	jmpi	aff4 <_fwalk>

0000a6ec <__fp_unlock_all>:
    a6ec:	00820034 	movhi	r2,2048
    a6f0:	10895304 	addi	r2,r2,9548
    a6f4:	11000017 	ldw	r4,0(r2)
    a6f8:	01400074 	movhi	r5,1
    a6fc:	2968d904 	addi	r5,r5,-23708
    a700:	000aff41 	jmpi	aff4 <_fwalk>

0000a704 <_malloc_trim_r>:
    a704:	defffb04 	addi	sp,sp,-20
    a708:	dcc00315 	stw	r19,12(sp)
    a70c:	04c20034 	movhi	r19,2048
    a710:	dc800215 	stw	r18,8(sp)
    a714:	dc400115 	stw	r17,4(sp)
    a718:	dc000015 	stw	r16,0(sp)
    a71c:	dfc00415 	stw	ra,16(sp)
    a720:	2821883a 	mov	r16,r5
    a724:	9cc2e504 	addi	r19,r19,2964
    a728:	2025883a 	mov	r18,r4
    a72c:	00121d00 	call	121d0 <__malloc_lock>
    a730:	98800217 	ldw	r2,8(r19)
    a734:	14400117 	ldw	r17,4(r2)
    a738:	00bfff04 	movi	r2,-4
    a73c:	88a2703a 	and	r17,r17,r2
    a740:	8c21c83a 	sub	r16,r17,r16
    a744:	8403fbc4 	addi	r16,r16,4079
    a748:	8020d33a 	srli	r16,r16,12
    a74c:	0083ffc4 	movi	r2,4095
    a750:	843fffc4 	addi	r16,r16,-1
    a754:	8020933a 	slli	r16,r16,12
    a758:	1400060e 	bge	r2,r16,a774 <_malloc_trim_r+0x70>
    a75c:	000b883a 	mov	r5,zero
    a760:	9009883a 	mov	r4,r18
    a764:	000d4340 	call	d434 <_sbrk_r>
    a768:	98c00217 	ldw	r3,8(r19)
    a76c:	1c47883a 	add	r3,r3,r17
    a770:	10c00a26 	beq	r2,r3,a79c <_malloc_trim_r+0x98>
    a774:	9009883a 	mov	r4,r18
    a778:	00121f40 	call	121f4 <__malloc_unlock>
    a77c:	0005883a 	mov	r2,zero
    a780:	dfc00417 	ldw	ra,16(sp)
    a784:	dcc00317 	ldw	r19,12(sp)
    a788:	dc800217 	ldw	r18,8(sp)
    a78c:	dc400117 	ldw	r17,4(sp)
    a790:	dc000017 	ldw	r16,0(sp)
    a794:	dec00504 	addi	sp,sp,20
    a798:	f800283a 	ret
    a79c:	040bc83a 	sub	r5,zero,r16
    a7a0:	9009883a 	mov	r4,r18
    a7a4:	000d4340 	call	d434 <_sbrk_r>
    a7a8:	00ffffc4 	movi	r3,-1
    a7ac:	10c00d26 	beq	r2,r3,a7e4 <_malloc_trim_r+0xe0>
    a7b0:	00c20234 	movhi	r3,2056
    a7b4:	18fe0204 	addi	r3,r3,-2040
    a7b8:	18800017 	ldw	r2,0(r3)
    a7bc:	99000217 	ldw	r4,8(r19)
    a7c0:	8c23c83a 	sub	r17,r17,r16
    a7c4:	8c400054 	ori	r17,r17,1
    a7c8:	1421c83a 	sub	r16,r2,r16
    a7cc:	24400115 	stw	r17,4(r4)
    a7d0:	9009883a 	mov	r4,r18
    a7d4:	1c000015 	stw	r16,0(r3)
    a7d8:	00121f40 	call	121f4 <__malloc_unlock>
    a7dc:	00800044 	movi	r2,1
    a7e0:	003fe706 	br	a780 <__alt_data_end+0xf000a780>
    a7e4:	000b883a 	mov	r5,zero
    a7e8:	9009883a 	mov	r4,r18
    a7ec:	000d4340 	call	d434 <_sbrk_r>
    a7f0:	99000217 	ldw	r4,8(r19)
    a7f4:	014003c4 	movi	r5,15
    a7f8:	1107c83a 	sub	r3,r2,r4
    a7fc:	28ffdd0e 	bge	r5,r3,a774 <__alt_data_end+0xf000a774>
    a800:	01420034 	movhi	r5,2048
    a804:	29495504 	addi	r5,r5,9556
    a808:	29400017 	ldw	r5,0(r5)
    a80c:	18c00054 	ori	r3,r3,1
    a810:	20c00115 	stw	r3,4(r4)
    a814:	00c20234 	movhi	r3,2056
    a818:	1145c83a 	sub	r2,r2,r5
    a81c:	18fe0204 	addi	r3,r3,-2040
    a820:	18800015 	stw	r2,0(r3)
    a824:	003fd306 	br	a774 <__alt_data_end+0xf000a774>

0000a828 <_free_r>:
    a828:	28004126 	beq	r5,zero,a930 <_free_r+0x108>
    a82c:	defffd04 	addi	sp,sp,-12
    a830:	dc400115 	stw	r17,4(sp)
    a834:	dc000015 	stw	r16,0(sp)
    a838:	2023883a 	mov	r17,r4
    a83c:	2821883a 	mov	r16,r5
    a840:	dfc00215 	stw	ra,8(sp)
    a844:	00121d00 	call	121d0 <__malloc_lock>
    a848:	81ffff17 	ldw	r7,-4(r16)
    a84c:	00bfff84 	movi	r2,-2
    a850:	01020034 	movhi	r4,2048
    a854:	81bffe04 	addi	r6,r16,-8
    a858:	3884703a 	and	r2,r7,r2
    a85c:	2102e504 	addi	r4,r4,2964
    a860:	308b883a 	add	r5,r6,r2
    a864:	2a400117 	ldw	r9,4(r5)
    a868:	22000217 	ldw	r8,8(r4)
    a86c:	00ffff04 	movi	r3,-4
    a870:	48c6703a 	and	r3,r9,r3
    a874:	2a005726 	beq	r5,r8,a9d4 <_free_r+0x1ac>
    a878:	28c00115 	stw	r3,4(r5)
    a87c:	39c0004c 	andi	r7,r7,1
    a880:	3800091e 	bne	r7,zero,a8a8 <_free_r+0x80>
    a884:	823ffe17 	ldw	r8,-8(r16)
    a888:	22400204 	addi	r9,r4,8
    a88c:	320dc83a 	sub	r6,r6,r8
    a890:	31c00217 	ldw	r7,8(r6)
    a894:	1205883a 	add	r2,r2,r8
    a898:	3a406526 	beq	r7,r9,aa30 <_free_r+0x208>
    a89c:	32000317 	ldw	r8,12(r6)
    a8a0:	3a000315 	stw	r8,12(r7)
    a8a4:	41c00215 	stw	r7,8(r8)
    a8a8:	28cf883a 	add	r7,r5,r3
    a8ac:	39c00117 	ldw	r7,4(r7)
    a8b0:	39c0004c 	andi	r7,r7,1
    a8b4:	38003a26 	beq	r7,zero,a9a0 <_free_r+0x178>
    a8b8:	10c00054 	ori	r3,r2,1
    a8bc:	30c00115 	stw	r3,4(r6)
    a8c0:	3087883a 	add	r3,r6,r2
    a8c4:	18800015 	stw	r2,0(r3)
    a8c8:	00c07fc4 	movi	r3,511
    a8cc:	18801936 	bltu	r3,r2,a934 <_free_r+0x10c>
    a8d0:	1004d0fa 	srli	r2,r2,3
    a8d4:	01c00044 	movi	r7,1
    a8d8:	21400117 	ldw	r5,4(r4)
    a8dc:	10c00044 	addi	r3,r2,1
    a8e0:	18c7883a 	add	r3,r3,r3
    a8e4:	1005d0ba 	srai	r2,r2,2
    a8e8:	18c7883a 	add	r3,r3,r3
    a8ec:	18c7883a 	add	r3,r3,r3
    a8f0:	1907883a 	add	r3,r3,r4
    a8f4:	3884983a 	sll	r2,r7,r2
    a8f8:	19c00017 	ldw	r7,0(r3)
    a8fc:	1a3ffe04 	addi	r8,r3,-8
    a900:	1144b03a 	or	r2,r2,r5
    a904:	32000315 	stw	r8,12(r6)
    a908:	31c00215 	stw	r7,8(r6)
    a90c:	20800115 	stw	r2,4(r4)
    a910:	19800015 	stw	r6,0(r3)
    a914:	39800315 	stw	r6,12(r7)
    a918:	8809883a 	mov	r4,r17
    a91c:	dfc00217 	ldw	ra,8(sp)
    a920:	dc400117 	ldw	r17,4(sp)
    a924:	dc000017 	ldw	r16,0(sp)
    a928:	dec00304 	addi	sp,sp,12
    a92c:	00121f41 	jmpi	121f4 <__malloc_unlock>
    a930:	f800283a 	ret
    a934:	100ad27a 	srli	r5,r2,9
    a938:	00c00104 	movi	r3,4
    a93c:	19404a36 	bltu	r3,r5,aa68 <_free_r+0x240>
    a940:	100ad1ba 	srli	r5,r2,6
    a944:	28c00e44 	addi	r3,r5,57
    a948:	18c7883a 	add	r3,r3,r3
    a94c:	29400e04 	addi	r5,r5,56
    a950:	18c7883a 	add	r3,r3,r3
    a954:	18c7883a 	add	r3,r3,r3
    a958:	1909883a 	add	r4,r3,r4
    a95c:	20c00017 	ldw	r3,0(r4)
    a960:	01c20034 	movhi	r7,2048
    a964:	213ffe04 	addi	r4,r4,-8
    a968:	39c2e504 	addi	r7,r7,2964
    a96c:	20c04426 	beq	r4,r3,aa80 <_free_r+0x258>
    a970:	01ffff04 	movi	r7,-4
    a974:	19400117 	ldw	r5,4(r3)
    a978:	29ca703a 	and	r5,r5,r7
    a97c:	1140022e 	bgeu	r2,r5,a988 <_free_r+0x160>
    a980:	18c00217 	ldw	r3,8(r3)
    a984:	20fffb1e 	bne	r4,r3,a974 <__alt_data_end+0xf000a974>
    a988:	19000317 	ldw	r4,12(r3)
    a98c:	31000315 	stw	r4,12(r6)
    a990:	30c00215 	stw	r3,8(r6)
    a994:	21800215 	stw	r6,8(r4)
    a998:	19800315 	stw	r6,12(r3)
    a99c:	003fde06 	br	a918 <__alt_data_end+0xf000a918>
    a9a0:	29c00217 	ldw	r7,8(r5)
    a9a4:	10c5883a 	add	r2,r2,r3
    a9a8:	00c20034 	movhi	r3,2048
    a9ac:	18c2e704 	addi	r3,r3,2972
    a9b0:	38c03b26 	beq	r7,r3,aaa0 <_free_r+0x278>
    a9b4:	2a000317 	ldw	r8,12(r5)
    a9b8:	11400054 	ori	r5,r2,1
    a9bc:	3087883a 	add	r3,r6,r2
    a9c0:	3a000315 	stw	r8,12(r7)
    a9c4:	41c00215 	stw	r7,8(r8)
    a9c8:	31400115 	stw	r5,4(r6)
    a9cc:	18800015 	stw	r2,0(r3)
    a9d0:	003fbd06 	br	a8c8 <__alt_data_end+0xf000a8c8>
    a9d4:	39c0004c 	andi	r7,r7,1
    a9d8:	10c5883a 	add	r2,r2,r3
    a9dc:	3800071e 	bne	r7,zero,a9fc <_free_r+0x1d4>
    a9e0:	81fffe17 	ldw	r7,-8(r16)
    a9e4:	31cdc83a 	sub	r6,r6,r7
    a9e8:	30c00317 	ldw	r3,12(r6)
    a9ec:	31400217 	ldw	r5,8(r6)
    a9f0:	11c5883a 	add	r2,r2,r7
    a9f4:	28c00315 	stw	r3,12(r5)
    a9f8:	19400215 	stw	r5,8(r3)
    a9fc:	10c00054 	ori	r3,r2,1
    aa00:	30c00115 	stw	r3,4(r6)
    aa04:	00c20034 	movhi	r3,2048
    aa08:	18c95604 	addi	r3,r3,9560
    aa0c:	18c00017 	ldw	r3,0(r3)
    aa10:	21800215 	stw	r6,8(r4)
    aa14:	10ffc036 	bltu	r2,r3,a918 <__alt_data_end+0xf000a918>
    aa18:	00820034 	movhi	r2,2048
    aa1c:	10898704 	addi	r2,r2,9756
    aa20:	11400017 	ldw	r5,0(r2)
    aa24:	8809883a 	mov	r4,r17
    aa28:	000a7040 	call	a704 <_malloc_trim_r>
    aa2c:	003fba06 	br	a918 <__alt_data_end+0xf000a918>
    aa30:	28c9883a 	add	r4,r5,r3
    aa34:	21000117 	ldw	r4,4(r4)
    aa38:	2100004c 	andi	r4,r4,1
    aa3c:	2000391e 	bne	r4,zero,ab24 <_free_r+0x2fc>
    aa40:	29c00217 	ldw	r7,8(r5)
    aa44:	29000317 	ldw	r4,12(r5)
    aa48:	1885883a 	add	r2,r3,r2
    aa4c:	10c00054 	ori	r3,r2,1
    aa50:	39000315 	stw	r4,12(r7)
    aa54:	21c00215 	stw	r7,8(r4)
    aa58:	30c00115 	stw	r3,4(r6)
    aa5c:	308d883a 	add	r6,r6,r2
    aa60:	30800015 	stw	r2,0(r6)
    aa64:	003fac06 	br	a918 <__alt_data_end+0xf000a918>
    aa68:	00c00504 	movi	r3,20
    aa6c:	19401536 	bltu	r3,r5,aac4 <_free_r+0x29c>
    aa70:	28c01704 	addi	r3,r5,92
    aa74:	18c7883a 	add	r3,r3,r3
    aa78:	294016c4 	addi	r5,r5,91
    aa7c:	003fb406 	br	a950 <__alt_data_end+0xf000a950>
    aa80:	280bd0ba 	srai	r5,r5,2
    aa84:	00c00044 	movi	r3,1
    aa88:	38800117 	ldw	r2,4(r7)
    aa8c:	194a983a 	sll	r5,r3,r5
    aa90:	2007883a 	mov	r3,r4
    aa94:	2884b03a 	or	r2,r5,r2
    aa98:	38800115 	stw	r2,4(r7)
    aa9c:	003fbb06 	br	a98c <__alt_data_end+0xf000a98c>
    aaa0:	21800515 	stw	r6,20(r4)
    aaa4:	21800415 	stw	r6,16(r4)
    aaa8:	10c00054 	ori	r3,r2,1
    aaac:	31c00315 	stw	r7,12(r6)
    aab0:	31c00215 	stw	r7,8(r6)
    aab4:	30c00115 	stw	r3,4(r6)
    aab8:	308d883a 	add	r6,r6,r2
    aabc:	30800015 	stw	r2,0(r6)
    aac0:	003f9506 	br	a918 <__alt_data_end+0xf000a918>
    aac4:	00c01504 	movi	r3,84
    aac8:	19400536 	bltu	r3,r5,aae0 <_free_r+0x2b8>
    aacc:	100ad33a 	srli	r5,r2,12
    aad0:	28c01bc4 	addi	r3,r5,111
    aad4:	18c7883a 	add	r3,r3,r3
    aad8:	29401b84 	addi	r5,r5,110
    aadc:	003f9c06 	br	a950 <__alt_data_end+0xf000a950>
    aae0:	00c05504 	movi	r3,340
    aae4:	19400536 	bltu	r3,r5,aafc <_free_r+0x2d4>
    aae8:	100ad3fa 	srli	r5,r2,15
    aaec:	28c01e04 	addi	r3,r5,120
    aaf0:	18c7883a 	add	r3,r3,r3
    aaf4:	29401dc4 	addi	r5,r5,119
    aaf8:	003f9506 	br	a950 <__alt_data_end+0xf000a950>
    aafc:	00c15504 	movi	r3,1364
    ab00:	19400536 	bltu	r3,r5,ab18 <_free_r+0x2f0>
    ab04:	100ad4ba 	srli	r5,r2,18
    ab08:	28c01f44 	addi	r3,r5,125
    ab0c:	18c7883a 	add	r3,r3,r3
    ab10:	29401f04 	addi	r5,r5,124
    ab14:	003f8e06 	br	a950 <__alt_data_end+0xf000a950>
    ab18:	00c03f84 	movi	r3,254
    ab1c:	01401f84 	movi	r5,126
    ab20:	003f8b06 	br	a950 <__alt_data_end+0xf000a950>
    ab24:	10c00054 	ori	r3,r2,1
    ab28:	30c00115 	stw	r3,4(r6)
    ab2c:	308d883a 	add	r6,r6,r2
    ab30:	30800015 	stw	r2,0(r6)
    ab34:	003f7806 	br	a918 <__alt_data_end+0xf000a918>

0000ab38 <__sfvwrite_r>:
    ab38:	30800217 	ldw	r2,8(r6)
    ab3c:	10006726 	beq	r2,zero,acdc <__sfvwrite_r+0x1a4>
    ab40:	28c0030b 	ldhu	r3,12(r5)
    ab44:	defff404 	addi	sp,sp,-48
    ab48:	dd400715 	stw	r21,28(sp)
    ab4c:	dd000615 	stw	r20,24(sp)
    ab50:	dc000215 	stw	r16,8(sp)
    ab54:	dfc00b15 	stw	ra,44(sp)
    ab58:	df000a15 	stw	fp,40(sp)
    ab5c:	ddc00915 	stw	r23,36(sp)
    ab60:	dd800815 	stw	r22,32(sp)
    ab64:	dcc00515 	stw	r19,20(sp)
    ab68:	dc800415 	stw	r18,16(sp)
    ab6c:	dc400315 	stw	r17,12(sp)
    ab70:	1880020c 	andi	r2,r3,8
    ab74:	2821883a 	mov	r16,r5
    ab78:	202b883a 	mov	r21,r4
    ab7c:	3029883a 	mov	r20,r6
    ab80:	10002726 	beq	r2,zero,ac20 <__sfvwrite_r+0xe8>
    ab84:	28800417 	ldw	r2,16(r5)
    ab88:	10002526 	beq	r2,zero,ac20 <__sfvwrite_r+0xe8>
    ab8c:	1880008c 	andi	r2,r3,2
    ab90:	a4400017 	ldw	r17,0(r20)
    ab94:	10002a26 	beq	r2,zero,ac40 <__sfvwrite_r+0x108>
    ab98:	05a00034 	movhi	r22,32768
    ab9c:	0027883a 	mov	r19,zero
    aba0:	0025883a 	mov	r18,zero
    aba4:	b5bf0004 	addi	r22,r22,-1024
    aba8:	980d883a 	mov	r6,r19
    abac:	a809883a 	mov	r4,r21
    abb0:	90004626 	beq	r18,zero,accc <__sfvwrite_r+0x194>
    abb4:	900f883a 	mov	r7,r18
    abb8:	b480022e 	bgeu	r22,r18,abc4 <__sfvwrite_r+0x8c>
    abbc:	01e00034 	movhi	r7,32768
    abc0:	39ff0004 	addi	r7,r7,-1024
    abc4:	80800917 	ldw	r2,36(r16)
    abc8:	81400717 	ldw	r5,28(r16)
    abcc:	103ee83a 	callr	r2
    abd0:	0080570e 	bge	zero,r2,ad30 <__sfvwrite_r+0x1f8>
    abd4:	a0c00217 	ldw	r3,8(r20)
    abd8:	98a7883a 	add	r19,r19,r2
    abdc:	90a5c83a 	sub	r18,r18,r2
    abe0:	1885c83a 	sub	r2,r3,r2
    abe4:	a0800215 	stw	r2,8(r20)
    abe8:	103fef1e 	bne	r2,zero,aba8 <__alt_data_end+0xf000aba8>
    abec:	0005883a 	mov	r2,zero
    abf0:	dfc00b17 	ldw	ra,44(sp)
    abf4:	df000a17 	ldw	fp,40(sp)
    abf8:	ddc00917 	ldw	r23,36(sp)
    abfc:	dd800817 	ldw	r22,32(sp)
    ac00:	dd400717 	ldw	r21,28(sp)
    ac04:	dd000617 	ldw	r20,24(sp)
    ac08:	dcc00517 	ldw	r19,20(sp)
    ac0c:	dc800417 	ldw	r18,16(sp)
    ac10:	dc400317 	ldw	r17,12(sp)
    ac14:	dc000217 	ldw	r16,8(sp)
    ac18:	dec00c04 	addi	sp,sp,48
    ac1c:	f800283a 	ret
    ac20:	800b883a 	mov	r5,r16
    ac24:	a809883a 	mov	r4,r21
    ac28:	00086e00 	call	86e0 <__swsetup_r>
    ac2c:	1000eb1e 	bne	r2,zero,afdc <__sfvwrite_r+0x4a4>
    ac30:	80c0030b 	ldhu	r3,12(r16)
    ac34:	a4400017 	ldw	r17,0(r20)
    ac38:	1880008c 	andi	r2,r3,2
    ac3c:	103fd61e 	bne	r2,zero,ab98 <__alt_data_end+0xf000ab98>
    ac40:	1880004c 	andi	r2,r3,1
    ac44:	10003f1e 	bne	r2,zero,ad44 <__sfvwrite_r+0x20c>
    ac48:	0039883a 	mov	fp,zero
    ac4c:	0025883a 	mov	r18,zero
    ac50:	90001a26 	beq	r18,zero,acbc <__sfvwrite_r+0x184>
    ac54:	1880800c 	andi	r2,r3,512
    ac58:	84c00217 	ldw	r19,8(r16)
    ac5c:	10002126 	beq	r2,zero,ace4 <__sfvwrite_r+0x1ac>
    ac60:	982f883a 	mov	r23,r19
    ac64:	94c09336 	bltu	r18,r19,aeb4 <__sfvwrite_r+0x37c>
    ac68:	1881200c 	andi	r2,r3,1152
    ac6c:	10009e1e 	bne	r2,zero,aee8 <__sfvwrite_r+0x3b0>
    ac70:	81000017 	ldw	r4,0(r16)
    ac74:	b80d883a 	mov	r6,r23
    ac78:	e00b883a 	mov	r5,fp
    ac7c:	000bd040 	call	bd04 <memmove>
    ac80:	80c00217 	ldw	r3,8(r16)
    ac84:	81000017 	ldw	r4,0(r16)
    ac88:	9005883a 	mov	r2,r18
    ac8c:	1ce7c83a 	sub	r19,r3,r19
    ac90:	25cf883a 	add	r7,r4,r23
    ac94:	84c00215 	stw	r19,8(r16)
    ac98:	81c00015 	stw	r7,0(r16)
    ac9c:	a0c00217 	ldw	r3,8(r20)
    aca0:	e0b9883a 	add	fp,fp,r2
    aca4:	90a5c83a 	sub	r18,r18,r2
    aca8:	18a7c83a 	sub	r19,r3,r2
    acac:	a4c00215 	stw	r19,8(r20)
    acb0:	983fce26 	beq	r19,zero,abec <__alt_data_end+0xf000abec>
    acb4:	80c0030b 	ldhu	r3,12(r16)
    acb8:	903fe61e 	bne	r18,zero,ac54 <__alt_data_end+0xf000ac54>
    acbc:	8f000017 	ldw	fp,0(r17)
    acc0:	8c800117 	ldw	r18,4(r17)
    acc4:	8c400204 	addi	r17,r17,8
    acc8:	003fe106 	br	ac50 <__alt_data_end+0xf000ac50>
    accc:	8cc00017 	ldw	r19,0(r17)
    acd0:	8c800117 	ldw	r18,4(r17)
    acd4:	8c400204 	addi	r17,r17,8
    acd8:	003fb306 	br	aba8 <__alt_data_end+0xf000aba8>
    acdc:	0005883a 	mov	r2,zero
    ace0:	f800283a 	ret
    ace4:	81000017 	ldw	r4,0(r16)
    ace8:	80800417 	ldw	r2,16(r16)
    acec:	11005736 	bltu	r2,r4,ae4c <__sfvwrite_r+0x314>
    acf0:	85c00517 	ldw	r23,20(r16)
    acf4:	95c05536 	bltu	r18,r23,ae4c <__sfvwrite_r+0x314>
    acf8:	00a00034 	movhi	r2,32768
    acfc:	10bfffc4 	addi	r2,r2,-1
    ad00:	9009883a 	mov	r4,r18
    ad04:	1480012e 	bgeu	r2,r18,ad0c <__sfvwrite_r+0x1d4>
    ad08:	1009883a 	mov	r4,r2
    ad0c:	b80b883a 	mov	r5,r23
    ad10:	0005d980 	call	5d98 <__divsi3>
    ad14:	15cf383a 	mul	r7,r2,r23
    ad18:	81400717 	ldw	r5,28(r16)
    ad1c:	80800917 	ldw	r2,36(r16)
    ad20:	e00d883a 	mov	r6,fp
    ad24:	a809883a 	mov	r4,r21
    ad28:	103ee83a 	callr	r2
    ad2c:	00bfdb16 	blt	zero,r2,ac9c <__alt_data_end+0xf000ac9c>
    ad30:	8080030b 	ldhu	r2,12(r16)
    ad34:	10801014 	ori	r2,r2,64
    ad38:	8080030d 	sth	r2,12(r16)
    ad3c:	00bfffc4 	movi	r2,-1
    ad40:	003fab06 	br	abf0 <__alt_data_end+0xf000abf0>
    ad44:	0027883a 	mov	r19,zero
    ad48:	0011883a 	mov	r8,zero
    ad4c:	0039883a 	mov	fp,zero
    ad50:	0025883a 	mov	r18,zero
    ad54:	90001f26 	beq	r18,zero,add4 <__sfvwrite_r+0x29c>
    ad58:	40005a26 	beq	r8,zero,aec4 <__sfvwrite_r+0x38c>
    ad5c:	982d883a 	mov	r22,r19
    ad60:	94c0012e 	bgeu	r18,r19,ad68 <__sfvwrite_r+0x230>
    ad64:	902d883a 	mov	r22,r18
    ad68:	81000017 	ldw	r4,0(r16)
    ad6c:	80800417 	ldw	r2,16(r16)
    ad70:	b02f883a 	mov	r23,r22
    ad74:	81c00517 	ldw	r7,20(r16)
    ad78:	1100032e 	bgeu	r2,r4,ad88 <__sfvwrite_r+0x250>
    ad7c:	80c00217 	ldw	r3,8(r16)
    ad80:	38c7883a 	add	r3,r7,r3
    ad84:	1d801816 	blt	r3,r22,ade8 <__sfvwrite_r+0x2b0>
    ad88:	b1c03e16 	blt	r22,r7,ae84 <__sfvwrite_r+0x34c>
    ad8c:	80800917 	ldw	r2,36(r16)
    ad90:	81400717 	ldw	r5,28(r16)
    ad94:	e00d883a 	mov	r6,fp
    ad98:	da000115 	stw	r8,4(sp)
    ad9c:	a809883a 	mov	r4,r21
    ada0:	103ee83a 	callr	r2
    ada4:	102f883a 	mov	r23,r2
    ada8:	da000117 	ldw	r8,4(sp)
    adac:	00bfe00e 	bge	zero,r2,ad30 <__alt_data_end+0xf000ad30>
    adb0:	9de7c83a 	sub	r19,r19,r23
    adb4:	98001f26 	beq	r19,zero,ae34 <__sfvwrite_r+0x2fc>
    adb8:	a0800217 	ldw	r2,8(r20)
    adbc:	e5f9883a 	add	fp,fp,r23
    adc0:	95e5c83a 	sub	r18,r18,r23
    adc4:	15efc83a 	sub	r23,r2,r23
    adc8:	a5c00215 	stw	r23,8(r20)
    adcc:	b83f8726 	beq	r23,zero,abec <__alt_data_end+0xf000abec>
    add0:	903fe11e 	bne	r18,zero,ad58 <__alt_data_end+0xf000ad58>
    add4:	8f000017 	ldw	fp,0(r17)
    add8:	8c800117 	ldw	r18,4(r17)
    addc:	0011883a 	mov	r8,zero
    ade0:	8c400204 	addi	r17,r17,8
    ade4:	003fdb06 	br	ad54 <__alt_data_end+0xf000ad54>
    ade8:	180d883a 	mov	r6,r3
    adec:	e00b883a 	mov	r5,fp
    adf0:	da000115 	stw	r8,4(sp)
    adf4:	d8c00015 	stw	r3,0(sp)
    adf8:	000bd040 	call	bd04 <memmove>
    adfc:	d8c00017 	ldw	r3,0(sp)
    ae00:	80800017 	ldw	r2,0(r16)
    ae04:	800b883a 	mov	r5,r16
    ae08:	a809883a 	mov	r4,r21
    ae0c:	10c5883a 	add	r2,r2,r3
    ae10:	80800015 	stw	r2,0(r16)
    ae14:	d8c00015 	stw	r3,0(sp)
    ae18:	000a2d80 	call	a2d8 <_fflush_r>
    ae1c:	d8c00017 	ldw	r3,0(sp)
    ae20:	da000117 	ldw	r8,4(sp)
    ae24:	103fc21e 	bne	r2,zero,ad30 <__alt_data_end+0xf000ad30>
    ae28:	182f883a 	mov	r23,r3
    ae2c:	9de7c83a 	sub	r19,r19,r23
    ae30:	983fe11e 	bne	r19,zero,adb8 <__alt_data_end+0xf000adb8>
    ae34:	800b883a 	mov	r5,r16
    ae38:	a809883a 	mov	r4,r21
    ae3c:	000a2d80 	call	a2d8 <_fflush_r>
    ae40:	103fbb1e 	bne	r2,zero,ad30 <__alt_data_end+0xf000ad30>
    ae44:	0011883a 	mov	r8,zero
    ae48:	003fdb06 	br	adb8 <__alt_data_end+0xf000adb8>
    ae4c:	94c0012e 	bgeu	r18,r19,ae54 <__sfvwrite_r+0x31c>
    ae50:	9027883a 	mov	r19,r18
    ae54:	980d883a 	mov	r6,r19
    ae58:	e00b883a 	mov	r5,fp
    ae5c:	000bd040 	call	bd04 <memmove>
    ae60:	80800217 	ldw	r2,8(r16)
    ae64:	80c00017 	ldw	r3,0(r16)
    ae68:	14c5c83a 	sub	r2,r2,r19
    ae6c:	1cc7883a 	add	r3,r3,r19
    ae70:	80800215 	stw	r2,8(r16)
    ae74:	80c00015 	stw	r3,0(r16)
    ae78:	10004326 	beq	r2,zero,af88 <__sfvwrite_r+0x450>
    ae7c:	9805883a 	mov	r2,r19
    ae80:	003f8606 	br	ac9c <__alt_data_end+0xf000ac9c>
    ae84:	b00d883a 	mov	r6,r22
    ae88:	e00b883a 	mov	r5,fp
    ae8c:	da000115 	stw	r8,4(sp)
    ae90:	000bd040 	call	bd04 <memmove>
    ae94:	80800217 	ldw	r2,8(r16)
    ae98:	80c00017 	ldw	r3,0(r16)
    ae9c:	da000117 	ldw	r8,4(sp)
    aea0:	1585c83a 	sub	r2,r2,r22
    aea4:	1dad883a 	add	r22,r3,r22
    aea8:	80800215 	stw	r2,8(r16)
    aeac:	85800015 	stw	r22,0(r16)
    aeb0:	003fbf06 	br	adb0 <__alt_data_end+0xf000adb0>
    aeb4:	81000017 	ldw	r4,0(r16)
    aeb8:	9027883a 	mov	r19,r18
    aebc:	902f883a 	mov	r23,r18
    aec0:	003f6c06 	br	ac74 <__alt_data_end+0xf000ac74>
    aec4:	900d883a 	mov	r6,r18
    aec8:	01400284 	movi	r5,10
    aecc:	e009883a 	mov	r4,fp
    aed0:	000bc200 	call	bc20 <memchr>
    aed4:	10003e26 	beq	r2,zero,afd0 <__sfvwrite_r+0x498>
    aed8:	10800044 	addi	r2,r2,1
    aedc:	1727c83a 	sub	r19,r2,fp
    aee0:	02000044 	movi	r8,1
    aee4:	003f9d06 	br	ad5c <__alt_data_end+0xf000ad5c>
    aee8:	80800517 	ldw	r2,20(r16)
    aeec:	81400417 	ldw	r5,16(r16)
    aef0:	81c00017 	ldw	r7,0(r16)
    aef4:	10a7883a 	add	r19,r2,r2
    aef8:	9885883a 	add	r2,r19,r2
    aefc:	1026d7fa 	srli	r19,r2,31
    af00:	396dc83a 	sub	r22,r7,r5
    af04:	b1000044 	addi	r4,r22,1
    af08:	9885883a 	add	r2,r19,r2
    af0c:	1027d07a 	srai	r19,r2,1
    af10:	2485883a 	add	r2,r4,r18
    af14:	980d883a 	mov	r6,r19
    af18:	9880022e 	bgeu	r19,r2,af24 <__sfvwrite_r+0x3ec>
    af1c:	1027883a 	mov	r19,r2
    af20:	100d883a 	mov	r6,r2
    af24:	18c1000c 	andi	r3,r3,1024
    af28:	18001c26 	beq	r3,zero,af9c <__sfvwrite_r+0x464>
    af2c:	300b883a 	mov	r5,r6
    af30:	a809883a 	mov	r4,r21
    af34:	000b4140 	call	b414 <_malloc_r>
    af38:	102f883a 	mov	r23,r2
    af3c:	10002926 	beq	r2,zero,afe4 <__sfvwrite_r+0x4ac>
    af40:	81400417 	ldw	r5,16(r16)
    af44:	b00d883a 	mov	r6,r22
    af48:	1009883a 	mov	r4,r2
    af4c:	0005fc80 	call	5fc8 <memcpy>
    af50:	8080030b 	ldhu	r2,12(r16)
    af54:	00fedfc4 	movi	r3,-1153
    af58:	10c4703a 	and	r2,r2,r3
    af5c:	10802014 	ori	r2,r2,128
    af60:	8080030d 	sth	r2,12(r16)
    af64:	bd89883a 	add	r4,r23,r22
    af68:	9d8fc83a 	sub	r7,r19,r22
    af6c:	85c00415 	stw	r23,16(r16)
    af70:	84c00515 	stw	r19,20(r16)
    af74:	81000015 	stw	r4,0(r16)
    af78:	9027883a 	mov	r19,r18
    af7c:	81c00215 	stw	r7,8(r16)
    af80:	902f883a 	mov	r23,r18
    af84:	003f3b06 	br	ac74 <__alt_data_end+0xf000ac74>
    af88:	800b883a 	mov	r5,r16
    af8c:	a809883a 	mov	r4,r21
    af90:	000a2d80 	call	a2d8 <_fflush_r>
    af94:	103fb926 	beq	r2,zero,ae7c <__alt_data_end+0xf000ae7c>
    af98:	003f6506 	br	ad30 <__alt_data_end+0xf000ad30>
    af9c:	a809883a 	mov	r4,r21
    afa0:	000ce5c0 	call	ce5c <_realloc_r>
    afa4:	102f883a 	mov	r23,r2
    afa8:	103fee1e 	bne	r2,zero,af64 <__alt_data_end+0xf000af64>
    afac:	81400417 	ldw	r5,16(r16)
    afb0:	a809883a 	mov	r4,r21
    afb4:	000a8280 	call	a828 <_free_r>
    afb8:	8080030b 	ldhu	r2,12(r16)
    afbc:	00ffdfc4 	movi	r3,-129
    afc0:	1884703a 	and	r2,r3,r2
    afc4:	00c00304 	movi	r3,12
    afc8:	a8c00015 	stw	r3,0(r21)
    afcc:	003f5906 	br	ad34 <__alt_data_end+0xf000ad34>
    afd0:	94c00044 	addi	r19,r18,1
    afd4:	02000044 	movi	r8,1
    afd8:	003f6006 	br	ad5c <__alt_data_end+0xf000ad5c>
    afdc:	00bfffc4 	movi	r2,-1
    afe0:	003f0306 	br	abf0 <__alt_data_end+0xf000abf0>
    afe4:	00800304 	movi	r2,12
    afe8:	a8800015 	stw	r2,0(r21)
    afec:	8080030b 	ldhu	r2,12(r16)
    aff0:	003f5006 	br	ad34 <__alt_data_end+0xf000ad34>

0000aff4 <_fwalk>:
    aff4:	defff704 	addi	sp,sp,-36
    aff8:	dd000415 	stw	r20,16(sp)
    affc:	dfc00815 	stw	ra,32(sp)
    b000:	ddc00715 	stw	r23,28(sp)
    b004:	dd800615 	stw	r22,24(sp)
    b008:	dd400515 	stw	r21,20(sp)
    b00c:	dcc00315 	stw	r19,12(sp)
    b010:	dc800215 	stw	r18,8(sp)
    b014:	dc400115 	stw	r17,4(sp)
    b018:	dc000015 	stw	r16,0(sp)
    b01c:	2500b804 	addi	r20,r4,736
    b020:	a0002326 	beq	r20,zero,b0b0 <_fwalk+0xbc>
    b024:	282b883a 	mov	r21,r5
    b028:	002f883a 	mov	r23,zero
    b02c:	05800044 	movi	r22,1
    b030:	04ffffc4 	movi	r19,-1
    b034:	a4400117 	ldw	r17,4(r20)
    b038:	a4800217 	ldw	r18,8(r20)
    b03c:	8c7fffc4 	addi	r17,r17,-1
    b040:	88000d16 	blt	r17,zero,b078 <_fwalk+0x84>
    b044:	94000304 	addi	r16,r18,12
    b048:	94800384 	addi	r18,r18,14
    b04c:	8080000b 	ldhu	r2,0(r16)
    b050:	8c7fffc4 	addi	r17,r17,-1
    b054:	813ffd04 	addi	r4,r16,-12
    b058:	b080042e 	bgeu	r22,r2,b06c <_fwalk+0x78>
    b05c:	9080000f 	ldh	r2,0(r18)
    b060:	14c00226 	beq	r2,r19,b06c <_fwalk+0x78>
    b064:	a83ee83a 	callr	r21
    b068:	b8aeb03a 	or	r23,r23,r2
    b06c:	84001a04 	addi	r16,r16,104
    b070:	94801a04 	addi	r18,r18,104
    b074:	8cfff51e 	bne	r17,r19,b04c <__alt_data_end+0xf000b04c>
    b078:	a5000017 	ldw	r20,0(r20)
    b07c:	a03fed1e 	bne	r20,zero,b034 <__alt_data_end+0xf000b034>
    b080:	b805883a 	mov	r2,r23
    b084:	dfc00817 	ldw	ra,32(sp)
    b088:	ddc00717 	ldw	r23,28(sp)
    b08c:	dd800617 	ldw	r22,24(sp)
    b090:	dd400517 	ldw	r21,20(sp)
    b094:	dd000417 	ldw	r20,16(sp)
    b098:	dcc00317 	ldw	r19,12(sp)
    b09c:	dc800217 	ldw	r18,8(sp)
    b0a0:	dc400117 	ldw	r17,4(sp)
    b0a4:	dc000017 	ldw	r16,0(sp)
    b0a8:	dec00904 	addi	sp,sp,36
    b0ac:	f800283a 	ret
    b0b0:	002f883a 	mov	r23,zero
    b0b4:	003ff206 	br	b080 <__alt_data_end+0xf000b080>

0000b0b8 <_fwalk_reent>:
    b0b8:	defff704 	addi	sp,sp,-36
    b0bc:	dd000415 	stw	r20,16(sp)
    b0c0:	dfc00815 	stw	ra,32(sp)
    b0c4:	ddc00715 	stw	r23,28(sp)
    b0c8:	dd800615 	stw	r22,24(sp)
    b0cc:	dd400515 	stw	r21,20(sp)
    b0d0:	dcc00315 	stw	r19,12(sp)
    b0d4:	dc800215 	stw	r18,8(sp)
    b0d8:	dc400115 	stw	r17,4(sp)
    b0dc:	dc000015 	stw	r16,0(sp)
    b0e0:	2500b804 	addi	r20,r4,736
    b0e4:	a0002326 	beq	r20,zero,b174 <_fwalk_reent+0xbc>
    b0e8:	282b883a 	mov	r21,r5
    b0ec:	2027883a 	mov	r19,r4
    b0f0:	002f883a 	mov	r23,zero
    b0f4:	05800044 	movi	r22,1
    b0f8:	04bfffc4 	movi	r18,-1
    b0fc:	a4400117 	ldw	r17,4(r20)
    b100:	a4000217 	ldw	r16,8(r20)
    b104:	8c7fffc4 	addi	r17,r17,-1
    b108:	88000c16 	blt	r17,zero,b13c <_fwalk_reent+0x84>
    b10c:	84000304 	addi	r16,r16,12
    b110:	8080000b 	ldhu	r2,0(r16)
    b114:	8c7fffc4 	addi	r17,r17,-1
    b118:	817ffd04 	addi	r5,r16,-12
    b11c:	b080052e 	bgeu	r22,r2,b134 <_fwalk_reent+0x7c>
    b120:	8080008f 	ldh	r2,2(r16)
    b124:	9809883a 	mov	r4,r19
    b128:	14800226 	beq	r2,r18,b134 <_fwalk_reent+0x7c>
    b12c:	a83ee83a 	callr	r21
    b130:	b8aeb03a 	or	r23,r23,r2
    b134:	84001a04 	addi	r16,r16,104
    b138:	8cbff51e 	bne	r17,r18,b110 <__alt_data_end+0xf000b110>
    b13c:	a5000017 	ldw	r20,0(r20)
    b140:	a03fee1e 	bne	r20,zero,b0fc <__alt_data_end+0xf000b0fc>
    b144:	b805883a 	mov	r2,r23
    b148:	dfc00817 	ldw	ra,32(sp)
    b14c:	ddc00717 	ldw	r23,28(sp)
    b150:	dd800617 	ldw	r22,24(sp)
    b154:	dd400517 	ldw	r21,20(sp)
    b158:	dd000417 	ldw	r20,16(sp)
    b15c:	dcc00317 	ldw	r19,12(sp)
    b160:	dc800217 	ldw	r18,8(sp)
    b164:	dc400117 	ldw	r17,4(sp)
    b168:	dc000017 	ldw	r16,0(sp)
    b16c:	dec00904 	addi	sp,sp,36
    b170:	f800283a 	ret
    b174:	002f883a 	mov	r23,zero
    b178:	003ff206 	br	b144 <__alt_data_end+0xf000b144>

0000b17c <_setlocale_r>:
    b17c:	30001b26 	beq	r6,zero,b1ec <_setlocale_r+0x70>
    b180:	01420034 	movhi	r5,2048
    b184:	defffe04 	addi	sp,sp,-8
    b188:	29409004 	addi	r5,r5,576
    b18c:	3009883a 	mov	r4,r6
    b190:	dc000015 	stw	r16,0(sp)
    b194:	dfc00115 	stw	ra,4(sp)
    b198:	3021883a 	mov	r16,r6
    b19c:	000d5c40 	call	d5c4 <strcmp>
    b1a0:	1000061e 	bne	r2,zero,b1bc <_setlocale_r+0x40>
    b1a4:	00820034 	movhi	r2,2048
    b1a8:	10808f04 	addi	r2,r2,572
    b1ac:	dfc00117 	ldw	ra,4(sp)
    b1b0:	dc000017 	ldw	r16,0(sp)
    b1b4:	dec00204 	addi	sp,sp,8
    b1b8:	f800283a 	ret
    b1bc:	01420034 	movhi	r5,2048
    b1c0:	29408f04 	addi	r5,r5,572
    b1c4:	8009883a 	mov	r4,r16
    b1c8:	000d5c40 	call	d5c4 <strcmp>
    b1cc:	103ff526 	beq	r2,zero,b1a4 <__alt_data_end+0xf000b1a4>
    b1d0:	01420034 	movhi	r5,2048
    b1d4:	29407a04 	addi	r5,r5,488
    b1d8:	8009883a 	mov	r4,r16
    b1dc:	000d5c40 	call	d5c4 <strcmp>
    b1e0:	103ff026 	beq	r2,zero,b1a4 <__alt_data_end+0xf000b1a4>
    b1e4:	0005883a 	mov	r2,zero
    b1e8:	003ff006 	br	b1ac <__alt_data_end+0xf000b1ac>
    b1ec:	00820034 	movhi	r2,2048
    b1f0:	10808f04 	addi	r2,r2,572
    b1f4:	f800283a 	ret

0000b1f8 <__locale_charset>:
    b1f8:	00820034 	movhi	r2,2048
    b1fc:	1082cf04 	addi	r2,r2,2876
    b200:	f800283a 	ret

0000b204 <__locale_mb_cur_max>:
    b204:	00820034 	movhi	r2,2048
    b208:	10895404 	addi	r2,r2,9552
    b20c:	10800017 	ldw	r2,0(r2)
    b210:	f800283a 	ret

0000b214 <__locale_msgcharset>:
    b214:	00820034 	movhi	r2,2048
    b218:	1082c704 	addi	r2,r2,2844
    b21c:	f800283a 	ret

0000b220 <__locale_cjk_lang>:
    b220:	0005883a 	mov	r2,zero
    b224:	f800283a 	ret

0000b228 <_localeconv_r>:
    b228:	00820034 	movhi	r2,2048
    b22c:	1082d704 	addi	r2,r2,2908
    b230:	f800283a 	ret

0000b234 <setlocale>:
    b234:	00820034 	movhi	r2,2048
    b238:	10895304 	addi	r2,r2,9548
    b23c:	280d883a 	mov	r6,r5
    b240:	200b883a 	mov	r5,r4
    b244:	11000017 	ldw	r4,0(r2)
    b248:	000b17c1 	jmpi	b17c <_setlocale_r>

0000b24c <localeconv>:
    b24c:	00820034 	movhi	r2,2048
    b250:	1082d704 	addi	r2,r2,2908
    b254:	f800283a 	ret

0000b258 <__smakebuf_r>:
    b258:	2880030b 	ldhu	r2,12(r5)
    b25c:	10c0008c 	andi	r3,r2,2
    b260:	1800411e 	bne	r3,zero,b368 <__smakebuf_r+0x110>
    b264:	deffec04 	addi	sp,sp,-80
    b268:	dc000f15 	stw	r16,60(sp)
    b26c:	2821883a 	mov	r16,r5
    b270:	2940038f 	ldh	r5,14(r5)
    b274:	dc401015 	stw	r17,64(sp)
    b278:	dfc01315 	stw	ra,76(sp)
    b27c:	dcc01215 	stw	r19,72(sp)
    b280:	dc801115 	stw	r18,68(sp)
    b284:	2023883a 	mov	r17,r4
    b288:	28001c16 	blt	r5,zero,b2fc <__smakebuf_r+0xa4>
    b28c:	d80d883a 	mov	r6,sp
    b290:	000f16c0 	call	f16c <_fstat_r>
    b294:	10001816 	blt	r2,zero,b2f8 <__smakebuf_r+0xa0>
    b298:	d8800117 	ldw	r2,4(sp)
    b29c:	00e00014 	movui	r3,32768
    b2a0:	10bc000c 	andi	r2,r2,61440
    b2a4:	14c80020 	cmpeqi	r19,r2,8192
    b2a8:	10c03726 	beq	r2,r3,b388 <__smakebuf_r+0x130>
    b2ac:	80c0030b 	ldhu	r3,12(r16)
    b2b0:	18c20014 	ori	r3,r3,2048
    b2b4:	80c0030d 	sth	r3,12(r16)
    b2b8:	00c80004 	movi	r3,8192
    b2bc:	10c0521e 	bne	r2,r3,b408 <__smakebuf_r+0x1b0>
    b2c0:	8140038f 	ldh	r5,14(r16)
    b2c4:	8809883a 	mov	r4,r17
    b2c8:	000f1c80 	call	f1c8 <_isatty_r>
    b2cc:	10004c26 	beq	r2,zero,b400 <__smakebuf_r+0x1a8>
    b2d0:	8080030b 	ldhu	r2,12(r16)
    b2d4:	80c010c4 	addi	r3,r16,67
    b2d8:	80c00015 	stw	r3,0(r16)
    b2dc:	10800054 	ori	r2,r2,1
    b2e0:	8080030d 	sth	r2,12(r16)
    b2e4:	00800044 	movi	r2,1
    b2e8:	80c00415 	stw	r3,16(r16)
    b2ec:	80800515 	stw	r2,20(r16)
    b2f0:	04810004 	movi	r18,1024
    b2f4:	00000706 	br	b314 <__smakebuf_r+0xbc>
    b2f8:	8080030b 	ldhu	r2,12(r16)
    b2fc:	10c0200c 	andi	r3,r2,128
    b300:	18001f1e 	bne	r3,zero,b380 <__smakebuf_r+0x128>
    b304:	04810004 	movi	r18,1024
    b308:	10820014 	ori	r2,r2,2048
    b30c:	8080030d 	sth	r2,12(r16)
    b310:	0027883a 	mov	r19,zero
    b314:	900b883a 	mov	r5,r18
    b318:	8809883a 	mov	r4,r17
    b31c:	000b4140 	call	b414 <_malloc_r>
    b320:	10002c26 	beq	r2,zero,b3d4 <__smakebuf_r+0x17c>
    b324:	80c0030b 	ldhu	r3,12(r16)
    b328:	01000074 	movhi	r4,1
    b32c:	2128db04 	addi	r4,r4,-23700
    b330:	89000f15 	stw	r4,60(r17)
    b334:	18c02014 	ori	r3,r3,128
    b338:	80c0030d 	sth	r3,12(r16)
    b33c:	80800015 	stw	r2,0(r16)
    b340:	80800415 	stw	r2,16(r16)
    b344:	84800515 	stw	r18,20(r16)
    b348:	98001a1e 	bne	r19,zero,b3b4 <__smakebuf_r+0x15c>
    b34c:	dfc01317 	ldw	ra,76(sp)
    b350:	dcc01217 	ldw	r19,72(sp)
    b354:	dc801117 	ldw	r18,68(sp)
    b358:	dc401017 	ldw	r17,64(sp)
    b35c:	dc000f17 	ldw	r16,60(sp)
    b360:	dec01404 	addi	sp,sp,80
    b364:	f800283a 	ret
    b368:	288010c4 	addi	r2,r5,67
    b36c:	28800015 	stw	r2,0(r5)
    b370:	28800415 	stw	r2,16(r5)
    b374:	00800044 	movi	r2,1
    b378:	28800515 	stw	r2,20(r5)
    b37c:	f800283a 	ret
    b380:	04801004 	movi	r18,64
    b384:	003fe006 	br	b308 <__alt_data_end+0xf000b308>
    b388:	81000a17 	ldw	r4,40(r16)
    b38c:	00c00074 	movhi	r3,1
    b390:	18f55804 	addi	r3,r3,-10912
    b394:	20ffc51e 	bne	r4,r3,b2ac <__alt_data_end+0xf000b2ac>
    b398:	8080030b 	ldhu	r2,12(r16)
    b39c:	04810004 	movi	r18,1024
    b3a0:	84801315 	stw	r18,76(r16)
    b3a4:	1484b03a 	or	r2,r2,r18
    b3a8:	8080030d 	sth	r2,12(r16)
    b3ac:	0027883a 	mov	r19,zero
    b3b0:	003fd806 	br	b314 <__alt_data_end+0xf000b314>
    b3b4:	8140038f 	ldh	r5,14(r16)
    b3b8:	8809883a 	mov	r4,r17
    b3bc:	000f1c80 	call	f1c8 <_isatty_r>
    b3c0:	103fe226 	beq	r2,zero,b34c <__alt_data_end+0xf000b34c>
    b3c4:	8080030b 	ldhu	r2,12(r16)
    b3c8:	10800054 	ori	r2,r2,1
    b3cc:	8080030d 	sth	r2,12(r16)
    b3d0:	003fde06 	br	b34c <__alt_data_end+0xf000b34c>
    b3d4:	8080030b 	ldhu	r2,12(r16)
    b3d8:	10c0800c 	andi	r3,r2,512
    b3dc:	183fdb1e 	bne	r3,zero,b34c <__alt_data_end+0xf000b34c>
    b3e0:	10800094 	ori	r2,r2,2
    b3e4:	80c010c4 	addi	r3,r16,67
    b3e8:	8080030d 	sth	r2,12(r16)
    b3ec:	00800044 	movi	r2,1
    b3f0:	80c00015 	stw	r3,0(r16)
    b3f4:	80c00415 	stw	r3,16(r16)
    b3f8:	80800515 	stw	r2,20(r16)
    b3fc:	003fd306 	br	b34c <__alt_data_end+0xf000b34c>
    b400:	04810004 	movi	r18,1024
    b404:	003fc306 	br	b314 <__alt_data_end+0xf000b314>
    b408:	0027883a 	mov	r19,zero
    b40c:	04810004 	movi	r18,1024
    b410:	003fc006 	br	b314 <__alt_data_end+0xf000b314>

0000b414 <_malloc_r>:
    b414:	defff504 	addi	sp,sp,-44
    b418:	dc800315 	stw	r18,12(sp)
    b41c:	dfc00a15 	stw	ra,40(sp)
    b420:	df000915 	stw	fp,36(sp)
    b424:	ddc00815 	stw	r23,32(sp)
    b428:	dd800715 	stw	r22,28(sp)
    b42c:	dd400615 	stw	r21,24(sp)
    b430:	dd000515 	stw	r20,20(sp)
    b434:	dcc00415 	stw	r19,16(sp)
    b438:	dc400215 	stw	r17,8(sp)
    b43c:	dc000115 	stw	r16,4(sp)
    b440:	288002c4 	addi	r2,r5,11
    b444:	00c00584 	movi	r3,22
    b448:	2025883a 	mov	r18,r4
    b44c:	18807f2e 	bgeu	r3,r2,b64c <_malloc_r+0x238>
    b450:	047ffe04 	movi	r17,-8
    b454:	1462703a 	and	r17,r2,r17
    b458:	8800a316 	blt	r17,zero,b6e8 <_malloc_r+0x2d4>
    b45c:	8940a236 	bltu	r17,r5,b6e8 <_malloc_r+0x2d4>
    b460:	00121d00 	call	121d0 <__malloc_lock>
    b464:	00807dc4 	movi	r2,503
    b468:	1441e92e 	bgeu	r2,r17,bc10 <_malloc_r+0x7fc>
    b46c:	8804d27a 	srli	r2,r17,9
    b470:	1000a126 	beq	r2,zero,b6f8 <_malloc_r+0x2e4>
    b474:	00c00104 	movi	r3,4
    b478:	18811e36 	bltu	r3,r2,b8f4 <_malloc_r+0x4e0>
    b47c:	8804d1ba 	srli	r2,r17,6
    b480:	12000e44 	addi	r8,r2,57
    b484:	11c00e04 	addi	r7,r2,56
    b488:	4209883a 	add	r4,r8,r8
    b48c:	04c20034 	movhi	r19,2048
    b490:	2109883a 	add	r4,r4,r4
    b494:	9cc2e504 	addi	r19,r19,2964
    b498:	2109883a 	add	r4,r4,r4
    b49c:	9909883a 	add	r4,r19,r4
    b4a0:	24000117 	ldw	r16,4(r4)
    b4a4:	213ffe04 	addi	r4,r4,-8
    b4a8:	24009726 	beq	r4,r16,b708 <_malloc_r+0x2f4>
    b4ac:	80800117 	ldw	r2,4(r16)
    b4b0:	01bfff04 	movi	r6,-4
    b4b4:	014003c4 	movi	r5,15
    b4b8:	1184703a 	and	r2,r2,r6
    b4bc:	1447c83a 	sub	r3,r2,r17
    b4c0:	28c00716 	blt	r5,r3,b4e0 <_malloc_r+0xcc>
    b4c4:	1800920e 	bge	r3,zero,b710 <_malloc_r+0x2fc>
    b4c8:	84000317 	ldw	r16,12(r16)
    b4cc:	24008e26 	beq	r4,r16,b708 <_malloc_r+0x2f4>
    b4d0:	80800117 	ldw	r2,4(r16)
    b4d4:	1184703a 	and	r2,r2,r6
    b4d8:	1447c83a 	sub	r3,r2,r17
    b4dc:	28fff90e 	bge	r5,r3,b4c4 <__alt_data_end+0xf000b4c4>
    b4e0:	3809883a 	mov	r4,r7
    b4e4:	01820034 	movhi	r6,2048
    b4e8:	9c000417 	ldw	r16,16(r19)
    b4ec:	3182e504 	addi	r6,r6,2964
    b4f0:	32000204 	addi	r8,r6,8
    b4f4:	82013426 	beq	r16,r8,b9c8 <_malloc_r+0x5b4>
    b4f8:	80c00117 	ldw	r3,4(r16)
    b4fc:	00bfff04 	movi	r2,-4
    b500:	188e703a 	and	r7,r3,r2
    b504:	3c45c83a 	sub	r2,r7,r17
    b508:	00c003c4 	movi	r3,15
    b50c:	18811f16 	blt	r3,r2,b98c <_malloc_r+0x578>
    b510:	32000515 	stw	r8,20(r6)
    b514:	32000415 	stw	r8,16(r6)
    b518:	10007f0e 	bge	r2,zero,b718 <_malloc_r+0x304>
    b51c:	00807fc4 	movi	r2,511
    b520:	11c0fd36 	bltu	r2,r7,b918 <_malloc_r+0x504>
    b524:	3806d0fa 	srli	r3,r7,3
    b528:	01c00044 	movi	r7,1
    b52c:	30800117 	ldw	r2,4(r6)
    b530:	19400044 	addi	r5,r3,1
    b534:	294b883a 	add	r5,r5,r5
    b538:	1807d0ba 	srai	r3,r3,2
    b53c:	294b883a 	add	r5,r5,r5
    b540:	294b883a 	add	r5,r5,r5
    b544:	298b883a 	add	r5,r5,r6
    b548:	38c6983a 	sll	r3,r7,r3
    b54c:	29c00017 	ldw	r7,0(r5)
    b550:	2a7ffe04 	addi	r9,r5,-8
    b554:	1886b03a 	or	r3,r3,r2
    b558:	82400315 	stw	r9,12(r16)
    b55c:	81c00215 	stw	r7,8(r16)
    b560:	30c00115 	stw	r3,4(r6)
    b564:	2c000015 	stw	r16,0(r5)
    b568:	3c000315 	stw	r16,12(r7)
    b56c:	2005d0ba 	srai	r2,r4,2
    b570:	01400044 	movi	r5,1
    b574:	288a983a 	sll	r5,r5,r2
    b578:	19406f36 	bltu	r3,r5,b738 <_malloc_r+0x324>
    b57c:	28c4703a 	and	r2,r5,r3
    b580:	10000a1e 	bne	r2,zero,b5ac <_malloc_r+0x198>
    b584:	00bfff04 	movi	r2,-4
    b588:	294b883a 	add	r5,r5,r5
    b58c:	2088703a 	and	r4,r4,r2
    b590:	28c4703a 	and	r2,r5,r3
    b594:	21000104 	addi	r4,r4,4
    b598:	1000041e 	bne	r2,zero,b5ac <_malloc_r+0x198>
    b59c:	294b883a 	add	r5,r5,r5
    b5a0:	28c4703a 	and	r2,r5,r3
    b5a4:	21000104 	addi	r4,r4,4
    b5a8:	103ffc26 	beq	r2,zero,b59c <__alt_data_end+0xf000b59c>
    b5ac:	02bfff04 	movi	r10,-4
    b5b0:	024003c4 	movi	r9,15
    b5b4:	21800044 	addi	r6,r4,1
    b5b8:	318d883a 	add	r6,r6,r6
    b5bc:	318d883a 	add	r6,r6,r6
    b5c0:	318d883a 	add	r6,r6,r6
    b5c4:	998d883a 	add	r6,r19,r6
    b5c8:	333ffe04 	addi	r12,r6,-8
    b5cc:	2017883a 	mov	r11,r4
    b5d0:	31800104 	addi	r6,r6,4
    b5d4:	34000017 	ldw	r16,0(r6)
    b5d8:	31fffd04 	addi	r7,r6,-12
    b5dc:	81c0041e 	bne	r16,r7,b5f0 <_malloc_r+0x1dc>
    b5e0:	0000fb06 	br	b9d0 <_malloc_r+0x5bc>
    b5e4:	1801030e 	bge	r3,zero,b9f4 <_malloc_r+0x5e0>
    b5e8:	84000317 	ldw	r16,12(r16)
    b5ec:	81c0f826 	beq	r16,r7,b9d0 <_malloc_r+0x5bc>
    b5f0:	80800117 	ldw	r2,4(r16)
    b5f4:	1284703a 	and	r2,r2,r10
    b5f8:	1447c83a 	sub	r3,r2,r17
    b5fc:	48fff90e 	bge	r9,r3,b5e4 <__alt_data_end+0xf000b5e4>
    b600:	80800317 	ldw	r2,12(r16)
    b604:	81000217 	ldw	r4,8(r16)
    b608:	89400054 	ori	r5,r17,1
    b60c:	81400115 	stw	r5,4(r16)
    b610:	20800315 	stw	r2,12(r4)
    b614:	11000215 	stw	r4,8(r2)
    b618:	8463883a 	add	r17,r16,r17
    b61c:	9c400515 	stw	r17,20(r19)
    b620:	9c400415 	stw	r17,16(r19)
    b624:	18800054 	ori	r2,r3,1
    b628:	88800115 	stw	r2,4(r17)
    b62c:	8a000315 	stw	r8,12(r17)
    b630:	8a000215 	stw	r8,8(r17)
    b634:	88e3883a 	add	r17,r17,r3
    b638:	88c00015 	stw	r3,0(r17)
    b63c:	9009883a 	mov	r4,r18
    b640:	00121f40 	call	121f4 <__malloc_unlock>
    b644:	80800204 	addi	r2,r16,8
    b648:	00001b06 	br	b6b8 <_malloc_r+0x2a4>
    b64c:	04400404 	movi	r17,16
    b650:	89402536 	bltu	r17,r5,b6e8 <_malloc_r+0x2d4>
    b654:	00121d00 	call	121d0 <__malloc_lock>
    b658:	00800184 	movi	r2,6
    b65c:	01000084 	movi	r4,2
    b660:	04c20034 	movhi	r19,2048
    b664:	1085883a 	add	r2,r2,r2
    b668:	9cc2e504 	addi	r19,r19,2964
    b66c:	1085883a 	add	r2,r2,r2
    b670:	9885883a 	add	r2,r19,r2
    b674:	14000117 	ldw	r16,4(r2)
    b678:	10fffe04 	addi	r3,r2,-8
    b67c:	80c0d926 	beq	r16,r3,b9e4 <_malloc_r+0x5d0>
    b680:	80c00117 	ldw	r3,4(r16)
    b684:	81000317 	ldw	r4,12(r16)
    b688:	00bfff04 	movi	r2,-4
    b68c:	1884703a 	and	r2,r3,r2
    b690:	81400217 	ldw	r5,8(r16)
    b694:	8085883a 	add	r2,r16,r2
    b698:	10c00117 	ldw	r3,4(r2)
    b69c:	29000315 	stw	r4,12(r5)
    b6a0:	21400215 	stw	r5,8(r4)
    b6a4:	18c00054 	ori	r3,r3,1
    b6a8:	10c00115 	stw	r3,4(r2)
    b6ac:	9009883a 	mov	r4,r18
    b6b0:	00121f40 	call	121f4 <__malloc_unlock>
    b6b4:	80800204 	addi	r2,r16,8
    b6b8:	dfc00a17 	ldw	ra,40(sp)
    b6bc:	df000917 	ldw	fp,36(sp)
    b6c0:	ddc00817 	ldw	r23,32(sp)
    b6c4:	dd800717 	ldw	r22,28(sp)
    b6c8:	dd400617 	ldw	r21,24(sp)
    b6cc:	dd000517 	ldw	r20,20(sp)
    b6d0:	dcc00417 	ldw	r19,16(sp)
    b6d4:	dc800317 	ldw	r18,12(sp)
    b6d8:	dc400217 	ldw	r17,8(sp)
    b6dc:	dc000117 	ldw	r16,4(sp)
    b6e0:	dec00b04 	addi	sp,sp,44
    b6e4:	f800283a 	ret
    b6e8:	00800304 	movi	r2,12
    b6ec:	90800015 	stw	r2,0(r18)
    b6f0:	0005883a 	mov	r2,zero
    b6f4:	003ff006 	br	b6b8 <__alt_data_end+0xf000b6b8>
    b6f8:	01002004 	movi	r4,128
    b6fc:	02001004 	movi	r8,64
    b700:	01c00fc4 	movi	r7,63
    b704:	003f6106 	br	b48c <__alt_data_end+0xf000b48c>
    b708:	4009883a 	mov	r4,r8
    b70c:	003f7506 	br	b4e4 <__alt_data_end+0xf000b4e4>
    b710:	81000317 	ldw	r4,12(r16)
    b714:	003fde06 	br	b690 <__alt_data_end+0xf000b690>
    b718:	81c5883a 	add	r2,r16,r7
    b71c:	11400117 	ldw	r5,4(r2)
    b720:	9009883a 	mov	r4,r18
    b724:	29400054 	ori	r5,r5,1
    b728:	11400115 	stw	r5,4(r2)
    b72c:	00121f40 	call	121f4 <__malloc_unlock>
    b730:	80800204 	addi	r2,r16,8
    b734:	003fe006 	br	b6b8 <__alt_data_end+0xf000b6b8>
    b738:	9c000217 	ldw	r16,8(r19)
    b73c:	00bfff04 	movi	r2,-4
    b740:	85800117 	ldw	r22,4(r16)
    b744:	b0ac703a 	and	r22,r22,r2
    b748:	b4400336 	bltu	r22,r17,b758 <_malloc_r+0x344>
    b74c:	b445c83a 	sub	r2,r22,r17
    b750:	00c003c4 	movi	r3,15
    b754:	18805d16 	blt	r3,r2,b8cc <_malloc_r+0x4b8>
    b758:	05c20034 	movhi	r23,2048
    b75c:	00820034 	movhi	r2,2048
    b760:	10898704 	addi	r2,r2,9756
    b764:	bdc95504 	addi	r23,r23,9556
    b768:	15400017 	ldw	r21,0(r2)
    b76c:	b8c00017 	ldw	r3,0(r23)
    b770:	00bfffc4 	movi	r2,-1
    b774:	858d883a 	add	r6,r16,r22
    b778:	8d6b883a 	add	r21,r17,r21
    b77c:	1880ea26 	beq	r3,r2,bb28 <_malloc_r+0x714>
    b780:	ad4403c4 	addi	r21,r21,4111
    b784:	00bc0004 	movi	r2,-4096
    b788:	a8aa703a 	and	r21,r21,r2
    b78c:	a80b883a 	mov	r5,r21
    b790:	9009883a 	mov	r4,r18
    b794:	d9800015 	stw	r6,0(sp)
    b798:	000d4340 	call	d434 <_sbrk_r>
    b79c:	1029883a 	mov	r20,r2
    b7a0:	00bfffc4 	movi	r2,-1
    b7a4:	d9800017 	ldw	r6,0(sp)
    b7a8:	a080e826 	beq	r20,r2,bb4c <_malloc_r+0x738>
    b7ac:	a180a636 	bltu	r20,r6,ba48 <_malloc_r+0x634>
    b7b0:	07020234 	movhi	fp,2056
    b7b4:	e73e0204 	addi	fp,fp,-2040
    b7b8:	e0800017 	ldw	r2,0(fp)
    b7bc:	a887883a 	add	r3,r21,r2
    b7c0:	e0c00015 	stw	r3,0(fp)
    b7c4:	3500e626 	beq	r6,r20,bb60 <_malloc_r+0x74c>
    b7c8:	b9000017 	ldw	r4,0(r23)
    b7cc:	00bfffc4 	movi	r2,-1
    b7d0:	2080ee26 	beq	r4,r2,bb8c <_malloc_r+0x778>
    b7d4:	a185c83a 	sub	r2,r20,r6
    b7d8:	10c5883a 	add	r2,r2,r3
    b7dc:	e0800015 	stw	r2,0(fp)
    b7e0:	a0c001cc 	andi	r3,r20,7
    b7e4:	1800bc26 	beq	r3,zero,bad8 <_malloc_r+0x6c4>
    b7e8:	a0e9c83a 	sub	r20,r20,r3
    b7ec:	00840204 	movi	r2,4104
    b7f0:	a5000204 	addi	r20,r20,8
    b7f4:	10c7c83a 	sub	r3,r2,r3
    b7f8:	a545883a 	add	r2,r20,r21
    b7fc:	1083ffcc 	andi	r2,r2,4095
    b800:	18abc83a 	sub	r21,r3,r2
    b804:	a80b883a 	mov	r5,r21
    b808:	9009883a 	mov	r4,r18
    b80c:	000d4340 	call	d434 <_sbrk_r>
    b810:	00ffffc4 	movi	r3,-1
    b814:	10c0e126 	beq	r2,r3,bb9c <_malloc_r+0x788>
    b818:	1505c83a 	sub	r2,r2,r20
    b81c:	1545883a 	add	r2,r2,r21
    b820:	10800054 	ori	r2,r2,1
    b824:	e0c00017 	ldw	r3,0(fp)
    b828:	9d000215 	stw	r20,8(r19)
    b82c:	a0800115 	stw	r2,4(r20)
    b830:	a8c7883a 	add	r3,r21,r3
    b834:	e0c00015 	stw	r3,0(fp)
    b838:	84c00e26 	beq	r16,r19,b874 <_malloc_r+0x460>
    b83c:	018003c4 	movi	r6,15
    b840:	3580a72e 	bgeu	r6,r22,bae0 <_malloc_r+0x6cc>
    b844:	81400117 	ldw	r5,4(r16)
    b848:	013ffe04 	movi	r4,-8
    b84c:	b0bffd04 	addi	r2,r22,-12
    b850:	1104703a 	and	r2,r2,r4
    b854:	2900004c 	andi	r4,r5,1
    b858:	2088b03a 	or	r4,r4,r2
    b85c:	81000115 	stw	r4,4(r16)
    b860:	01400144 	movi	r5,5
    b864:	8089883a 	add	r4,r16,r2
    b868:	21400115 	stw	r5,4(r4)
    b86c:	21400215 	stw	r5,8(r4)
    b870:	3080cd36 	bltu	r6,r2,bba8 <_malloc_r+0x794>
    b874:	00820034 	movhi	r2,2048
    b878:	10898604 	addi	r2,r2,9752
    b87c:	11000017 	ldw	r4,0(r2)
    b880:	20c0012e 	bgeu	r4,r3,b888 <_malloc_r+0x474>
    b884:	10c00015 	stw	r3,0(r2)
    b888:	00820034 	movhi	r2,2048
    b88c:	10898504 	addi	r2,r2,9748
    b890:	11000017 	ldw	r4,0(r2)
    b894:	9c000217 	ldw	r16,8(r19)
    b898:	20c0012e 	bgeu	r4,r3,b8a0 <_malloc_r+0x48c>
    b89c:	10c00015 	stw	r3,0(r2)
    b8a0:	80c00117 	ldw	r3,4(r16)
    b8a4:	00bfff04 	movi	r2,-4
    b8a8:	1886703a 	and	r3,r3,r2
    b8ac:	1c45c83a 	sub	r2,r3,r17
    b8b0:	1c400236 	bltu	r3,r17,b8bc <_malloc_r+0x4a8>
    b8b4:	00c003c4 	movi	r3,15
    b8b8:	18800416 	blt	r3,r2,b8cc <_malloc_r+0x4b8>
    b8bc:	9009883a 	mov	r4,r18
    b8c0:	00121f40 	call	121f4 <__malloc_unlock>
    b8c4:	0005883a 	mov	r2,zero
    b8c8:	003f7b06 	br	b6b8 <__alt_data_end+0xf000b6b8>
    b8cc:	88c00054 	ori	r3,r17,1
    b8d0:	80c00115 	stw	r3,4(r16)
    b8d4:	8463883a 	add	r17,r16,r17
    b8d8:	10800054 	ori	r2,r2,1
    b8dc:	9c400215 	stw	r17,8(r19)
    b8e0:	88800115 	stw	r2,4(r17)
    b8e4:	9009883a 	mov	r4,r18
    b8e8:	00121f40 	call	121f4 <__malloc_unlock>
    b8ec:	80800204 	addi	r2,r16,8
    b8f0:	003f7106 	br	b6b8 <__alt_data_end+0xf000b6b8>
    b8f4:	00c00504 	movi	r3,20
    b8f8:	18804a2e 	bgeu	r3,r2,ba24 <_malloc_r+0x610>
    b8fc:	00c01504 	movi	r3,84
    b900:	18806e36 	bltu	r3,r2,babc <_malloc_r+0x6a8>
    b904:	8804d33a 	srli	r2,r17,12
    b908:	12001bc4 	addi	r8,r2,111
    b90c:	11c01b84 	addi	r7,r2,110
    b910:	4209883a 	add	r4,r8,r8
    b914:	003edd06 	br	b48c <__alt_data_end+0xf000b48c>
    b918:	3804d27a 	srli	r2,r7,9
    b91c:	00c00104 	movi	r3,4
    b920:	1880442e 	bgeu	r3,r2,ba34 <_malloc_r+0x620>
    b924:	00c00504 	movi	r3,20
    b928:	18808136 	bltu	r3,r2,bb30 <_malloc_r+0x71c>
    b92c:	11401704 	addi	r5,r2,92
    b930:	10c016c4 	addi	r3,r2,91
    b934:	294b883a 	add	r5,r5,r5
    b938:	294b883a 	add	r5,r5,r5
    b93c:	294b883a 	add	r5,r5,r5
    b940:	994b883a 	add	r5,r19,r5
    b944:	28800017 	ldw	r2,0(r5)
    b948:	01820034 	movhi	r6,2048
    b94c:	297ffe04 	addi	r5,r5,-8
    b950:	3182e504 	addi	r6,r6,2964
    b954:	28806526 	beq	r5,r2,baec <_malloc_r+0x6d8>
    b958:	01bfff04 	movi	r6,-4
    b95c:	10c00117 	ldw	r3,4(r2)
    b960:	1986703a 	and	r3,r3,r6
    b964:	38c0022e 	bgeu	r7,r3,b970 <_malloc_r+0x55c>
    b968:	10800217 	ldw	r2,8(r2)
    b96c:	28bffb1e 	bne	r5,r2,b95c <__alt_data_end+0xf000b95c>
    b970:	11400317 	ldw	r5,12(r2)
    b974:	98c00117 	ldw	r3,4(r19)
    b978:	81400315 	stw	r5,12(r16)
    b97c:	80800215 	stw	r2,8(r16)
    b980:	2c000215 	stw	r16,8(r5)
    b984:	14000315 	stw	r16,12(r2)
    b988:	003ef806 	br	b56c <__alt_data_end+0xf000b56c>
    b98c:	88c00054 	ori	r3,r17,1
    b990:	80c00115 	stw	r3,4(r16)
    b994:	8463883a 	add	r17,r16,r17
    b998:	34400515 	stw	r17,20(r6)
    b99c:	34400415 	stw	r17,16(r6)
    b9a0:	10c00054 	ori	r3,r2,1
    b9a4:	8a000315 	stw	r8,12(r17)
    b9a8:	8a000215 	stw	r8,8(r17)
    b9ac:	88c00115 	stw	r3,4(r17)
    b9b0:	88a3883a 	add	r17,r17,r2
    b9b4:	88800015 	stw	r2,0(r17)
    b9b8:	9009883a 	mov	r4,r18
    b9bc:	00121f40 	call	121f4 <__malloc_unlock>
    b9c0:	80800204 	addi	r2,r16,8
    b9c4:	003f3c06 	br	b6b8 <__alt_data_end+0xf000b6b8>
    b9c8:	30c00117 	ldw	r3,4(r6)
    b9cc:	003ee706 	br	b56c <__alt_data_end+0xf000b56c>
    b9d0:	5ac00044 	addi	r11,r11,1
    b9d4:	588000cc 	andi	r2,r11,3
    b9d8:	31800204 	addi	r6,r6,8
    b9dc:	103efd1e 	bne	r2,zero,b5d4 <__alt_data_end+0xf000b5d4>
    b9e0:	00002406 	br	ba74 <_malloc_r+0x660>
    b9e4:	14000317 	ldw	r16,12(r2)
    b9e8:	143f251e 	bne	r2,r16,b680 <__alt_data_end+0xf000b680>
    b9ec:	21000084 	addi	r4,r4,2
    b9f0:	003ebc06 	br	b4e4 <__alt_data_end+0xf000b4e4>
    b9f4:	8085883a 	add	r2,r16,r2
    b9f8:	10c00117 	ldw	r3,4(r2)
    b9fc:	81000317 	ldw	r4,12(r16)
    ba00:	81400217 	ldw	r5,8(r16)
    ba04:	18c00054 	ori	r3,r3,1
    ba08:	10c00115 	stw	r3,4(r2)
    ba0c:	29000315 	stw	r4,12(r5)
    ba10:	21400215 	stw	r5,8(r4)
    ba14:	9009883a 	mov	r4,r18
    ba18:	00121f40 	call	121f4 <__malloc_unlock>
    ba1c:	80800204 	addi	r2,r16,8
    ba20:	003f2506 	br	b6b8 <__alt_data_end+0xf000b6b8>
    ba24:	12001704 	addi	r8,r2,92
    ba28:	11c016c4 	addi	r7,r2,91
    ba2c:	4209883a 	add	r4,r8,r8
    ba30:	003e9606 	br	b48c <__alt_data_end+0xf000b48c>
    ba34:	3804d1ba 	srli	r2,r7,6
    ba38:	11400e44 	addi	r5,r2,57
    ba3c:	10c00e04 	addi	r3,r2,56
    ba40:	294b883a 	add	r5,r5,r5
    ba44:	003fbc06 	br	b938 <__alt_data_end+0xf000b938>
    ba48:	84ff5926 	beq	r16,r19,b7b0 <__alt_data_end+0xf000b7b0>
    ba4c:	00820034 	movhi	r2,2048
    ba50:	1082e504 	addi	r2,r2,2964
    ba54:	14000217 	ldw	r16,8(r2)
    ba58:	00bfff04 	movi	r2,-4
    ba5c:	80c00117 	ldw	r3,4(r16)
    ba60:	1886703a 	and	r3,r3,r2
    ba64:	003f9106 	br	b8ac <__alt_data_end+0xf000b8ac>
    ba68:	60800217 	ldw	r2,8(r12)
    ba6c:	213fffc4 	addi	r4,r4,-1
    ba70:	1300651e 	bne	r2,r12,bc08 <_malloc_r+0x7f4>
    ba74:	208000cc 	andi	r2,r4,3
    ba78:	633ffe04 	addi	r12,r12,-8
    ba7c:	103ffa1e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    ba80:	98800117 	ldw	r2,4(r19)
    ba84:	0146303a 	nor	r3,zero,r5
    ba88:	1884703a 	and	r2,r3,r2
    ba8c:	98800115 	stw	r2,4(r19)
    ba90:	294b883a 	add	r5,r5,r5
    ba94:	117f2836 	bltu	r2,r5,b738 <__alt_data_end+0xf000b738>
    ba98:	283f2726 	beq	r5,zero,b738 <__alt_data_end+0xf000b738>
    ba9c:	2886703a 	and	r3,r5,r2
    baa0:	5809883a 	mov	r4,r11
    baa4:	183ec31e 	bne	r3,zero,b5b4 <__alt_data_end+0xf000b5b4>
    baa8:	294b883a 	add	r5,r5,r5
    baac:	2886703a 	and	r3,r5,r2
    bab0:	21000104 	addi	r4,r4,4
    bab4:	183ffc26 	beq	r3,zero,baa8 <__alt_data_end+0xf000baa8>
    bab8:	003ebe06 	br	b5b4 <__alt_data_end+0xf000b5b4>
    babc:	00c05504 	movi	r3,340
    bac0:	18801236 	bltu	r3,r2,bb0c <_malloc_r+0x6f8>
    bac4:	8804d3fa 	srli	r2,r17,15
    bac8:	12001e04 	addi	r8,r2,120
    bacc:	11c01dc4 	addi	r7,r2,119
    bad0:	4209883a 	add	r4,r8,r8
    bad4:	003e6d06 	br	b48c <__alt_data_end+0xf000b48c>
    bad8:	00c40004 	movi	r3,4096
    badc:	003f4606 	br	b7f8 <__alt_data_end+0xf000b7f8>
    bae0:	00800044 	movi	r2,1
    bae4:	a0800115 	stw	r2,4(r20)
    bae8:	003f7406 	br	b8bc <__alt_data_end+0xf000b8bc>
    baec:	1805d0ba 	srai	r2,r3,2
    baf0:	01c00044 	movi	r7,1
    baf4:	30c00117 	ldw	r3,4(r6)
    baf8:	388e983a 	sll	r7,r7,r2
    bafc:	2805883a 	mov	r2,r5
    bb00:	38c6b03a 	or	r3,r7,r3
    bb04:	30c00115 	stw	r3,4(r6)
    bb08:	003f9b06 	br	b978 <__alt_data_end+0xf000b978>
    bb0c:	00c15504 	movi	r3,1364
    bb10:	18801a36 	bltu	r3,r2,bb7c <_malloc_r+0x768>
    bb14:	8804d4ba 	srli	r2,r17,18
    bb18:	12001f44 	addi	r8,r2,125
    bb1c:	11c01f04 	addi	r7,r2,124
    bb20:	4209883a 	add	r4,r8,r8
    bb24:	003e5906 	br	b48c <__alt_data_end+0xf000b48c>
    bb28:	ad400404 	addi	r21,r21,16
    bb2c:	003f1706 	br	b78c <__alt_data_end+0xf000b78c>
    bb30:	00c01504 	movi	r3,84
    bb34:	18802336 	bltu	r3,r2,bbc4 <_malloc_r+0x7b0>
    bb38:	3804d33a 	srli	r2,r7,12
    bb3c:	11401bc4 	addi	r5,r2,111
    bb40:	10c01b84 	addi	r3,r2,110
    bb44:	294b883a 	add	r5,r5,r5
    bb48:	003f7b06 	br	b938 <__alt_data_end+0xf000b938>
    bb4c:	9c000217 	ldw	r16,8(r19)
    bb50:	00bfff04 	movi	r2,-4
    bb54:	80c00117 	ldw	r3,4(r16)
    bb58:	1886703a 	and	r3,r3,r2
    bb5c:	003f5306 	br	b8ac <__alt_data_end+0xf000b8ac>
    bb60:	3083ffcc 	andi	r2,r6,4095
    bb64:	103f181e 	bne	r2,zero,b7c8 <__alt_data_end+0xf000b7c8>
    bb68:	99000217 	ldw	r4,8(r19)
    bb6c:	b545883a 	add	r2,r22,r21
    bb70:	10800054 	ori	r2,r2,1
    bb74:	20800115 	stw	r2,4(r4)
    bb78:	003f3e06 	br	b874 <__alt_data_end+0xf000b874>
    bb7c:	01003f84 	movi	r4,254
    bb80:	02001fc4 	movi	r8,127
    bb84:	01c01f84 	movi	r7,126
    bb88:	003e4006 	br	b48c <__alt_data_end+0xf000b48c>
    bb8c:	00820034 	movhi	r2,2048
    bb90:	10895504 	addi	r2,r2,9556
    bb94:	15000015 	stw	r20,0(r2)
    bb98:	003f1106 	br	b7e0 <__alt_data_end+0xf000b7e0>
    bb9c:	00800044 	movi	r2,1
    bba0:	002b883a 	mov	r21,zero
    bba4:	003f1f06 	br	b824 <__alt_data_end+0xf000b824>
    bba8:	81400204 	addi	r5,r16,8
    bbac:	9009883a 	mov	r4,r18
    bbb0:	000a8280 	call	a828 <_free_r>
    bbb4:	00820234 	movhi	r2,2056
    bbb8:	10be0204 	addi	r2,r2,-2040
    bbbc:	10c00017 	ldw	r3,0(r2)
    bbc0:	003f2c06 	br	b874 <__alt_data_end+0xf000b874>
    bbc4:	00c05504 	movi	r3,340
    bbc8:	18800536 	bltu	r3,r2,bbe0 <_malloc_r+0x7cc>
    bbcc:	3804d3fa 	srli	r2,r7,15
    bbd0:	11401e04 	addi	r5,r2,120
    bbd4:	10c01dc4 	addi	r3,r2,119
    bbd8:	294b883a 	add	r5,r5,r5
    bbdc:	003f5606 	br	b938 <__alt_data_end+0xf000b938>
    bbe0:	00c15504 	movi	r3,1364
    bbe4:	18800536 	bltu	r3,r2,bbfc <_malloc_r+0x7e8>
    bbe8:	3804d4ba 	srli	r2,r7,18
    bbec:	11401f44 	addi	r5,r2,125
    bbf0:	10c01f04 	addi	r3,r2,124
    bbf4:	294b883a 	add	r5,r5,r5
    bbf8:	003f4f06 	br	b938 <__alt_data_end+0xf000b938>
    bbfc:	01403f84 	movi	r5,254
    bc00:	00c01f84 	movi	r3,126
    bc04:	003f4c06 	br	b938 <__alt_data_end+0xf000b938>
    bc08:	98800117 	ldw	r2,4(r19)
    bc0c:	003fa006 	br	ba90 <__alt_data_end+0xf000ba90>
    bc10:	8808d0fa 	srli	r4,r17,3
    bc14:	20800044 	addi	r2,r4,1
    bc18:	1085883a 	add	r2,r2,r2
    bc1c:	003e9006 	br	b660 <__alt_data_end+0xf000b660>

0000bc20 <memchr>:
    bc20:	208000cc 	andi	r2,r4,3
    bc24:	280f883a 	mov	r7,r5
    bc28:	10003426 	beq	r2,zero,bcfc <memchr+0xdc>
    bc2c:	30bfffc4 	addi	r2,r6,-1
    bc30:	30001a26 	beq	r6,zero,bc9c <memchr+0x7c>
    bc34:	20c00003 	ldbu	r3,0(r4)
    bc38:	29803fcc 	andi	r6,r5,255
    bc3c:	30c0051e 	bne	r6,r3,bc54 <memchr+0x34>
    bc40:	00001806 	br	bca4 <memchr+0x84>
    bc44:	10001526 	beq	r2,zero,bc9c <memchr+0x7c>
    bc48:	20c00003 	ldbu	r3,0(r4)
    bc4c:	10bfffc4 	addi	r2,r2,-1
    bc50:	30c01426 	beq	r6,r3,bca4 <memchr+0x84>
    bc54:	21000044 	addi	r4,r4,1
    bc58:	20c000cc 	andi	r3,r4,3
    bc5c:	183ff91e 	bne	r3,zero,bc44 <__alt_data_end+0xf000bc44>
    bc60:	020000c4 	movi	r8,3
    bc64:	40801136 	bltu	r8,r2,bcac <memchr+0x8c>
    bc68:	10000c26 	beq	r2,zero,bc9c <memchr+0x7c>
    bc6c:	20c00003 	ldbu	r3,0(r4)
    bc70:	29403fcc 	andi	r5,r5,255
    bc74:	28c00b26 	beq	r5,r3,bca4 <memchr+0x84>
    bc78:	20c00044 	addi	r3,r4,1
    bc7c:	39803fcc 	andi	r6,r7,255
    bc80:	2089883a 	add	r4,r4,r2
    bc84:	00000306 	br	bc94 <memchr+0x74>
    bc88:	18c00044 	addi	r3,r3,1
    bc8c:	197fffc3 	ldbu	r5,-1(r3)
    bc90:	31400526 	beq	r6,r5,bca8 <memchr+0x88>
    bc94:	1805883a 	mov	r2,r3
    bc98:	20fffb1e 	bne	r4,r3,bc88 <__alt_data_end+0xf000bc88>
    bc9c:	0005883a 	mov	r2,zero
    bca0:	f800283a 	ret
    bca4:	2005883a 	mov	r2,r4
    bca8:	f800283a 	ret
    bcac:	28c03fcc 	andi	r3,r5,255
    bcb0:	1812923a 	slli	r9,r3,8
    bcb4:	02ffbff4 	movhi	r11,65279
    bcb8:	02a02074 	movhi	r10,32897
    bcbc:	48d2b03a 	or	r9,r9,r3
    bcc0:	4806943a 	slli	r3,r9,16
    bcc4:	5affbfc4 	addi	r11,r11,-257
    bcc8:	52a02004 	addi	r10,r10,-32640
    bccc:	48d2b03a 	or	r9,r9,r3
    bcd0:	20c00017 	ldw	r3,0(r4)
    bcd4:	48c6f03a 	xor	r3,r9,r3
    bcd8:	1acd883a 	add	r6,r3,r11
    bcdc:	00c6303a 	nor	r3,zero,r3
    bce0:	30c6703a 	and	r3,r6,r3
    bce4:	1a86703a 	and	r3,r3,r10
    bce8:	183fe01e 	bne	r3,zero,bc6c <__alt_data_end+0xf000bc6c>
    bcec:	10bfff04 	addi	r2,r2,-4
    bcf0:	21000104 	addi	r4,r4,4
    bcf4:	40bff636 	bltu	r8,r2,bcd0 <__alt_data_end+0xf000bcd0>
    bcf8:	003fdb06 	br	bc68 <__alt_data_end+0xf000bc68>
    bcfc:	3005883a 	mov	r2,r6
    bd00:	003fd706 	br	bc60 <__alt_data_end+0xf000bc60>

0000bd04 <memmove>:
    bd04:	2005883a 	mov	r2,r4
    bd08:	29000b2e 	bgeu	r5,r4,bd38 <memmove+0x34>
    bd0c:	298f883a 	add	r7,r5,r6
    bd10:	21c0092e 	bgeu	r4,r7,bd38 <memmove+0x34>
    bd14:	2187883a 	add	r3,r4,r6
    bd18:	198bc83a 	sub	r5,r3,r6
    bd1c:	30004826 	beq	r6,zero,be40 <memmove+0x13c>
    bd20:	39ffffc4 	addi	r7,r7,-1
    bd24:	39000003 	ldbu	r4,0(r7)
    bd28:	18ffffc4 	addi	r3,r3,-1
    bd2c:	19000005 	stb	r4,0(r3)
    bd30:	28fffb1e 	bne	r5,r3,bd20 <__alt_data_end+0xf000bd20>
    bd34:	f800283a 	ret
    bd38:	00c003c4 	movi	r3,15
    bd3c:	1980412e 	bgeu	r3,r6,be44 <memmove+0x140>
    bd40:	2886b03a 	or	r3,r5,r2
    bd44:	18c000cc 	andi	r3,r3,3
    bd48:	1800401e 	bne	r3,zero,be4c <memmove+0x148>
    bd4c:	33fffc04 	addi	r15,r6,-16
    bd50:	781ed13a 	srli	r15,r15,4
    bd54:	28c00104 	addi	r3,r5,4
    bd58:	13400104 	addi	r13,r2,4
    bd5c:	781c913a 	slli	r14,r15,4
    bd60:	2b000204 	addi	r12,r5,8
    bd64:	12c00204 	addi	r11,r2,8
    bd68:	73800504 	addi	r14,r14,20
    bd6c:	2a800304 	addi	r10,r5,12
    bd70:	12400304 	addi	r9,r2,12
    bd74:	2b9d883a 	add	r14,r5,r14
    bd78:	2811883a 	mov	r8,r5
    bd7c:	100f883a 	mov	r7,r2
    bd80:	41000017 	ldw	r4,0(r8)
    bd84:	39c00404 	addi	r7,r7,16
    bd88:	18c00404 	addi	r3,r3,16
    bd8c:	393ffc15 	stw	r4,-16(r7)
    bd90:	193ffc17 	ldw	r4,-16(r3)
    bd94:	6b400404 	addi	r13,r13,16
    bd98:	5ac00404 	addi	r11,r11,16
    bd9c:	693ffc15 	stw	r4,-16(r13)
    bda0:	61000017 	ldw	r4,0(r12)
    bda4:	4a400404 	addi	r9,r9,16
    bda8:	42000404 	addi	r8,r8,16
    bdac:	593ffc15 	stw	r4,-16(r11)
    bdb0:	51000017 	ldw	r4,0(r10)
    bdb4:	63000404 	addi	r12,r12,16
    bdb8:	52800404 	addi	r10,r10,16
    bdbc:	493ffc15 	stw	r4,-16(r9)
    bdc0:	1bbfef1e 	bne	r3,r14,bd80 <__alt_data_end+0xf000bd80>
    bdc4:	79000044 	addi	r4,r15,1
    bdc8:	2008913a 	slli	r4,r4,4
    bdcc:	328003cc 	andi	r10,r6,15
    bdd0:	02c000c4 	movi	r11,3
    bdd4:	1107883a 	add	r3,r2,r4
    bdd8:	290b883a 	add	r5,r5,r4
    bddc:	5a801e2e 	bgeu	r11,r10,be58 <memmove+0x154>
    bde0:	1813883a 	mov	r9,r3
    bde4:	2811883a 	mov	r8,r5
    bde8:	500f883a 	mov	r7,r10
    bdec:	41000017 	ldw	r4,0(r8)
    bdf0:	4a400104 	addi	r9,r9,4
    bdf4:	39ffff04 	addi	r7,r7,-4
    bdf8:	493fff15 	stw	r4,-4(r9)
    bdfc:	42000104 	addi	r8,r8,4
    be00:	59fffa36 	bltu	r11,r7,bdec <__alt_data_end+0xf000bdec>
    be04:	513fff04 	addi	r4,r10,-4
    be08:	2008d0ba 	srli	r4,r4,2
    be0c:	318000cc 	andi	r6,r6,3
    be10:	21000044 	addi	r4,r4,1
    be14:	2109883a 	add	r4,r4,r4
    be18:	2109883a 	add	r4,r4,r4
    be1c:	1907883a 	add	r3,r3,r4
    be20:	290b883a 	add	r5,r5,r4
    be24:	30000b26 	beq	r6,zero,be54 <memmove+0x150>
    be28:	198d883a 	add	r6,r3,r6
    be2c:	29c00003 	ldbu	r7,0(r5)
    be30:	18c00044 	addi	r3,r3,1
    be34:	29400044 	addi	r5,r5,1
    be38:	19ffffc5 	stb	r7,-1(r3)
    be3c:	19bffb1e 	bne	r3,r6,be2c <__alt_data_end+0xf000be2c>
    be40:	f800283a 	ret
    be44:	1007883a 	mov	r3,r2
    be48:	003ff606 	br	be24 <__alt_data_end+0xf000be24>
    be4c:	1007883a 	mov	r3,r2
    be50:	003ff506 	br	be28 <__alt_data_end+0xf000be28>
    be54:	f800283a 	ret
    be58:	500d883a 	mov	r6,r10
    be5c:	003ff106 	br	be24 <__alt_data_end+0xf000be24>

0000be60 <_Balloc>:
    be60:	20801317 	ldw	r2,76(r4)
    be64:	defffc04 	addi	sp,sp,-16
    be68:	dc400115 	stw	r17,4(sp)
    be6c:	dc000015 	stw	r16,0(sp)
    be70:	dfc00315 	stw	ra,12(sp)
    be74:	dc800215 	stw	r18,8(sp)
    be78:	2023883a 	mov	r17,r4
    be7c:	2821883a 	mov	r16,r5
    be80:	10000f26 	beq	r2,zero,bec0 <_Balloc+0x60>
    be84:	8407883a 	add	r3,r16,r16
    be88:	18c7883a 	add	r3,r3,r3
    be8c:	10c7883a 	add	r3,r2,r3
    be90:	18800017 	ldw	r2,0(r3)
    be94:	10001126 	beq	r2,zero,bedc <_Balloc+0x7c>
    be98:	11000017 	ldw	r4,0(r2)
    be9c:	19000015 	stw	r4,0(r3)
    bea0:	10000415 	stw	zero,16(r2)
    bea4:	10000315 	stw	zero,12(r2)
    bea8:	dfc00317 	ldw	ra,12(sp)
    beac:	dc800217 	ldw	r18,8(sp)
    beb0:	dc400117 	ldw	r17,4(sp)
    beb4:	dc000017 	ldw	r16,0(sp)
    beb8:	dec00404 	addi	sp,sp,16
    bebc:	f800283a 	ret
    bec0:	01800844 	movi	r6,33
    bec4:	01400104 	movi	r5,4
    bec8:	000ed9c0 	call	ed9c <_calloc_r>
    becc:	88801315 	stw	r2,76(r17)
    bed0:	103fec1e 	bne	r2,zero,be84 <__alt_data_end+0xf000be84>
    bed4:	0005883a 	mov	r2,zero
    bed8:	003ff306 	br	bea8 <__alt_data_end+0xf000bea8>
    bedc:	01400044 	movi	r5,1
    bee0:	2c24983a 	sll	r18,r5,r16
    bee4:	8809883a 	mov	r4,r17
    bee8:	91800144 	addi	r6,r18,5
    beec:	318d883a 	add	r6,r6,r6
    bef0:	318d883a 	add	r6,r6,r6
    bef4:	000ed9c0 	call	ed9c <_calloc_r>
    bef8:	103ff626 	beq	r2,zero,bed4 <__alt_data_end+0xf000bed4>
    befc:	14000115 	stw	r16,4(r2)
    bf00:	14800215 	stw	r18,8(r2)
    bf04:	003fe606 	br	bea0 <__alt_data_end+0xf000bea0>

0000bf08 <_Bfree>:
    bf08:	28000826 	beq	r5,zero,bf2c <_Bfree+0x24>
    bf0c:	28c00117 	ldw	r3,4(r5)
    bf10:	20801317 	ldw	r2,76(r4)
    bf14:	18c7883a 	add	r3,r3,r3
    bf18:	18c7883a 	add	r3,r3,r3
    bf1c:	10c5883a 	add	r2,r2,r3
    bf20:	10c00017 	ldw	r3,0(r2)
    bf24:	28c00015 	stw	r3,0(r5)
    bf28:	11400015 	stw	r5,0(r2)
    bf2c:	f800283a 	ret

0000bf30 <__multadd>:
    bf30:	defffa04 	addi	sp,sp,-24
    bf34:	dc800315 	stw	r18,12(sp)
    bf38:	dc400215 	stw	r17,8(sp)
    bf3c:	dc000115 	stw	r16,4(sp)
    bf40:	2823883a 	mov	r17,r5
    bf44:	2c000417 	ldw	r16,16(r5)
    bf48:	dfc00515 	stw	ra,20(sp)
    bf4c:	dcc00415 	stw	r19,16(sp)
    bf50:	2025883a 	mov	r18,r4
    bf54:	29400504 	addi	r5,r5,20
    bf58:	0011883a 	mov	r8,zero
    bf5c:	28c00017 	ldw	r3,0(r5)
    bf60:	29400104 	addi	r5,r5,4
    bf64:	42000044 	addi	r8,r8,1
    bf68:	18bfffcc 	andi	r2,r3,65535
    bf6c:	1185383a 	mul	r2,r2,r6
    bf70:	1806d43a 	srli	r3,r3,16
    bf74:	11cf883a 	add	r7,r2,r7
    bf78:	3808d43a 	srli	r4,r7,16
    bf7c:	1987383a 	mul	r3,r3,r6
    bf80:	38bfffcc 	andi	r2,r7,65535
    bf84:	1907883a 	add	r3,r3,r4
    bf88:	1808943a 	slli	r4,r3,16
    bf8c:	180ed43a 	srli	r7,r3,16
    bf90:	2085883a 	add	r2,r4,r2
    bf94:	28bfff15 	stw	r2,-4(r5)
    bf98:	443ff016 	blt	r8,r16,bf5c <__alt_data_end+0xf000bf5c>
    bf9c:	38000926 	beq	r7,zero,bfc4 <__multadd+0x94>
    bfa0:	88800217 	ldw	r2,8(r17)
    bfa4:	80800f0e 	bge	r16,r2,bfe4 <__multadd+0xb4>
    bfa8:	80800144 	addi	r2,r16,5
    bfac:	1085883a 	add	r2,r2,r2
    bfb0:	1085883a 	add	r2,r2,r2
    bfb4:	8885883a 	add	r2,r17,r2
    bfb8:	11c00015 	stw	r7,0(r2)
    bfbc:	84000044 	addi	r16,r16,1
    bfc0:	8c000415 	stw	r16,16(r17)
    bfc4:	8805883a 	mov	r2,r17
    bfc8:	dfc00517 	ldw	ra,20(sp)
    bfcc:	dcc00417 	ldw	r19,16(sp)
    bfd0:	dc800317 	ldw	r18,12(sp)
    bfd4:	dc400217 	ldw	r17,8(sp)
    bfd8:	dc000117 	ldw	r16,4(sp)
    bfdc:	dec00604 	addi	sp,sp,24
    bfe0:	f800283a 	ret
    bfe4:	89400117 	ldw	r5,4(r17)
    bfe8:	9009883a 	mov	r4,r18
    bfec:	d9c00015 	stw	r7,0(sp)
    bff0:	29400044 	addi	r5,r5,1
    bff4:	000be600 	call	be60 <_Balloc>
    bff8:	89800417 	ldw	r6,16(r17)
    bffc:	89400304 	addi	r5,r17,12
    c000:	11000304 	addi	r4,r2,12
    c004:	31800084 	addi	r6,r6,2
    c008:	318d883a 	add	r6,r6,r6
    c00c:	318d883a 	add	r6,r6,r6
    c010:	1027883a 	mov	r19,r2
    c014:	0005fc80 	call	5fc8 <memcpy>
    c018:	d9c00017 	ldw	r7,0(sp)
    c01c:	88000a26 	beq	r17,zero,c048 <__multadd+0x118>
    c020:	88c00117 	ldw	r3,4(r17)
    c024:	90801317 	ldw	r2,76(r18)
    c028:	18c7883a 	add	r3,r3,r3
    c02c:	18c7883a 	add	r3,r3,r3
    c030:	10c5883a 	add	r2,r2,r3
    c034:	10c00017 	ldw	r3,0(r2)
    c038:	88c00015 	stw	r3,0(r17)
    c03c:	14400015 	stw	r17,0(r2)
    c040:	9823883a 	mov	r17,r19
    c044:	003fd806 	br	bfa8 <__alt_data_end+0xf000bfa8>
    c048:	9823883a 	mov	r17,r19
    c04c:	003fd606 	br	bfa8 <__alt_data_end+0xf000bfa8>

0000c050 <__s2b>:
    c050:	defff904 	addi	sp,sp,-28
    c054:	dc400115 	stw	r17,4(sp)
    c058:	dc000015 	stw	r16,0(sp)
    c05c:	2023883a 	mov	r17,r4
    c060:	2821883a 	mov	r16,r5
    c064:	39000204 	addi	r4,r7,8
    c068:	01400244 	movi	r5,9
    c06c:	dcc00315 	stw	r19,12(sp)
    c070:	dc800215 	stw	r18,8(sp)
    c074:	dfc00615 	stw	ra,24(sp)
    c078:	dd400515 	stw	r21,20(sp)
    c07c:	dd000415 	stw	r20,16(sp)
    c080:	3825883a 	mov	r18,r7
    c084:	3027883a 	mov	r19,r6
    c088:	0005d980 	call	5d98 <__divsi3>
    c08c:	00c00044 	movi	r3,1
    c090:	000b883a 	mov	r5,zero
    c094:	1880030e 	bge	r3,r2,c0a4 <__s2b+0x54>
    c098:	18c7883a 	add	r3,r3,r3
    c09c:	29400044 	addi	r5,r5,1
    c0a0:	18bffd16 	blt	r3,r2,c098 <__alt_data_end+0xf000c098>
    c0a4:	8809883a 	mov	r4,r17
    c0a8:	000be600 	call	be60 <_Balloc>
    c0ac:	d8c00717 	ldw	r3,28(sp)
    c0b0:	10c00515 	stw	r3,20(r2)
    c0b4:	00c00044 	movi	r3,1
    c0b8:	10c00415 	stw	r3,16(r2)
    c0bc:	00c00244 	movi	r3,9
    c0c0:	1cc0210e 	bge	r3,r19,c148 <__s2b+0xf8>
    c0c4:	80eb883a 	add	r21,r16,r3
    c0c8:	a829883a 	mov	r20,r21
    c0cc:	84e1883a 	add	r16,r16,r19
    c0d0:	a1c00007 	ldb	r7,0(r20)
    c0d4:	01800284 	movi	r6,10
    c0d8:	a5000044 	addi	r20,r20,1
    c0dc:	100b883a 	mov	r5,r2
    c0e0:	39fff404 	addi	r7,r7,-48
    c0e4:	8809883a 	mov	r4,r17
    c0e8:	000bf300 	call	bf30 <__multadd>
    c0ec:	a43ff81e 	bne	r20,r16,c0d0 <__alt_data_end+0xf000c0d0>
    c0f0:	ace1883a 	add	r16,r21,r19
    c0f4:	843ffe04 	addi	r16,r16,-8
    c0f8:	9c800a0e 	bge	r19,r18,c124 <__s2b+0xd4>
    c0fc:	94e5c83a 	sub	r18,r18,r19
    c100:	84a5883a 	add	r18,r16,r18
    c104:	81c00007 	ldb	r7,0(r16)
    c108:	01800284 	movi	r6,10
    c10c:	84000044 	addi	r16,r16,1
    c110:	100b883a 	mov	r5,r2
    c114:	39fff404 	addi	r7,r7,-48
    c118:	8809883a 	mov	r4,r17
    c11c:	000bf300 	call	bf30 <__multadd>
    c120:	84bff81e 	bne	r16,r18,c104 <__alt_data_end+0xf000c104>
    c124:	dfc00617 	ldw	ra,24(sp)
    c128:	dd400517 	ldw	r21,20(sp)
    c12c:	dd000417 	ldw	r20,16(sp)
    c130:	dcc00317 	ldw	r19,12(sp)
    c134:	dc800217 	ldw	r18,8(sp)
    c138:	dc400117 	ldw	r17,4(sp)
    c13c:	dc000017 	ldw	r16,0(sp)
    c140:	dec00704 	addi	sp,sp,28
    c144:	f800283a 	ret
    c148:	84000284 	addi	r16,r16,10
    c14c:	1827883a 	mov	r19,r3
    c150:	003fe906 	br	c0f8 <__alt_data_end+0xf000c0f8>

0000c154 <__hi0bits>:
    c154:	20bfffec 	andhi	r2,r4,65535
    c158:	1000141e 	bne	r2,zero,c1ac <__hi0bits+0x58>
    c15c:	2008943a 	slli	r4,r4,16
    c160:	00800404 	movi	r2,16
    c164:	20ffc02c 	andhi	r3,r4,65280
    c168:	1800021e 	bne	r3,zero,c174 <__hi0bits+0x20>
    c16c:	2008923a 	slli	r4,r4,8
    c170:	10800204 	addi	r2,r2,8
    c174:	20fc002c 	andhi	r3,r4,61440
    c178:	1800021e 	bne	r3,zero,c184 <__hi0bits+0x30>
    c17c:	2008913a 	slli	r4,r4,4
    c180:	10800104 	addi	r2,r2,4
    c184:	20f0002c 	andhi	r3,r4,49152
    c188:	1800031e 	bne	r3,zero,c198 <__hi0bits+0x44>
    c18c:	2109883a 	add	r4,r4,r4
    c190:	10800084 	addi	r2,r2,2
    c194:	2109883a 	add	r4,r4,r4
    c198:	20000316 	blt	r4,zero,c1a8 <__hi0bits+0x54>
    c19c:	2110002c 	andhi	r4,r4,16384
    c1a0:	2000041e 	bne	r4,zero,c1b4 <__hi0bits+0x60>
    c1a4:	00800804 	movi	r2,32
    c1a8:	f800283a 	ret
    c1ac:	0005883a 	mov	r2,zero
    c1b0:	003fec06 	br	c164 <__alt_data_end+0xf000c164>
    c1b4:	10800044 	addi	r2,r2,1
    c1b8:	f800283a 	ret

0000c1bc <__lo0bits>:
    c1bc:	20c00017 	ldw	r3,0(r4)
    c1c0:	188001cc 	andi	r2,r3,7
    c1c4:	10000826 	beq	r2,zero,c1e8 <__lo0bits+0x2c>
    c1c8:	1880004c 	andi	r2,r3,1
    c1cc:	1000211e 	bne	r2,zero,c254 <__lo0bits+0x98>
    c1d0:	1880008c 	andi	r2,r3,2
    c1d4:	1000211e 	bne	r2,zero,c25c <__lo0bits+0xa0>
    c1d8:	1806d0ba 	srli	r3,r3,2
    c1dc:	00800084 	movi	r2,2
    c1e0:	20c00015 	stw	r3,0(r4)
    c1e4:	f800283a 	ret
    c1e8:	18bfffcc 	andi	r2,r3,65535
    c1ec:	10001326 	beq	r2,zero,c23c <__lo0bits+0x80>
    c1f0:	0005883a 	mov	r2,zero
    c1f4:	19403fcc 	andi	r5,r3,255
    c1f8:	2800021e 	bne	r5,zero,c204 <__lo0bits+0x48>
    c1fc:	1806d23a 	srli	r3,r3,8
    c200:	10800204 	addi	r2,r2,8
    c204:	194003cc 	andi	r5,r3,15
    c208:	2800021e 	bne	r5,zero,c214 <__lo0bits+0x58>
    c20c:	1806d13a 	srli	r3,r3,4
    c210:	10800104 	addi	r2,r2,4
    c214:	194000cc 	andi	r5,r3,3
    c218:	2800021e 	bne	r5,zero,c224 <__lo0bits+0x68>
    c21c:	1806d0ba 	srli	r3,r3,2
    c220:	10800084 	addi	r2,r2,2
    c224:	1940004c 	andi	r5,r3,1
    c228:	2800081e 	bne	r5,zero,c24c <__lo0bits+0x90>
    c22c:	1806d07a 	srli	r3,r3,1
    c230:	1800051e 	bne	r3,zero,c248 <__lo0bits+0x8c>
    c234:	00800804 	movi	r2,32
    c238:	f800283a 	ret
    c23c:	1806d43a 	srli	r3,r3,16
    c240:	00800404 	movi	r2,16
    c244:	003feb06 	br	c1f4 <__alt_data_end+0xf000c1f4>
    c248:	10800044 	addi	r2,r2,1
    c24c:	20c00015 	stw	r3,0(r4)
    c250:	f800283a 	ret
    c254:	0005883a 	mov	r2,zero
    c258:	f800283a 	ret
    c25c:	1806d07a 	srli	r3,r3,1
    c260:	00800044 	movi	r2,1
    c264:	20c00015 	stw	r3,0(r4)
    c268:	f800283a 	ret

0000c26c <__i2b>:
    c26c:	defffd04 	addi	sp,sp,-12
    c270:	dc000015 	stw	r16,0(sp)
    c274:	04000044 	movi	r16,1
    c278:	dc400115 	stw	r17,4(sp)
    c27c:	2823883a 	mov	r17,r5
    c280:	800b883a 	mov	r5,r16
    c284:	dfc00215 	stw	ra,8(sp)
    c288:	000be600 	call	be60 <_Balloc>
    c28c:	14400515 	stw	r17,20(r2)
    c290:	14000415 	stw	r16,16(r2)
    c294:	dfc00217 	ldw	ra,8(sp)
    c298:	dc400117 	ldw	r17,4(sp)
    c29c:	dc000017 	ldw	r16,0(sp)
    c2a0:	dec00304 	addi	sp,sp,12
    c2a4:	f800283a 	ret

0000c2a8 <__multiply>:
    c2a8:	defffa04 	addi	sp,sp,-24
    c2ac:	dcc00315 	stw	r19,12(sp)
    c2b0:	dc800215 	stw	r18,8(sp)
    c2b4:	34c00417 	ldw	r19,16(r6)
    c2b8:	2c800417 	ldw	r18,16(r5)
    c2bc:	dd000415 	stw	r20,16(sp)
    c2c0:	dc400115 	stw	r17,4(sp)
    c2c4:	dfc00515 	stw	ra,20(sp)
    c2c8:	dc000015 	stw	r16,0(sp)
    c2cc:	2829883a 	mov	r20,r5
    c2d0:	3023883a 	mov	r17,r6
    c2d4:	94c0050e 	bge	r18,r19,c2ec <__multiply+0x44>
    c2d8:	9007883a 	mov	r3,r18
    c2dc:	3029883a 	mov	r20,r6
    c2e0:	9825883a 	mov	r18,r19
    c2e4:	2823883a 	mov	r17,r5
    c2e8:	1827883a 	mov	r19,r3
    c2ec:	a0800217 	ldw	r2,8(r20)
    c2f0:	94e1883a 	add	r16,r18,r19
    c2f4:	a1400117 	ldw	r5,4(r20)
    c2f8:	1400010e 	bge	r2,r16,c300 <__multiply+0x58>
    c2fc:	29400044 	addi	r5,r5,1
    c300:	000be600 	call	be60 <_Balloc>
    c304:	8415883a 	add	r10,r16,r16
    c308:	12c00504 	addi	r11,r2,20
    c30c:	5295883a 	add	r10,r10,r10
    c310:	5a95883a 	add	r10,r11,r10
    c314:	5807883a 	mov	r3,r11
    c318:	5a80032e 	bgeu	r11,r10,c328 <__multiply+0x80>
    c31c:	18000015 	stw	zero,0(r3)
    c320:	18c00104 	addi	r3,r3,4
    c324:	1abffd36 	bltu	r3,r10,c31c <__alt_data_end+0xf000c31c>
    c328:	9ce7883a 	add	r19,r19,r19
    c32c:	94a5883a 	add	r18,r18,r18
    c330:	89800504 	addi	r6,r17,20
    c334:	9ce7883a 	add	r19,r19,r19
    c338:	a3400504 	addi	r13,r20,20
    c33c:	94a5883a 	add	r18,r18,r18
    c340:	34d9883a 	add	r12,r6,r19
    c344:	6c93883a 	add	r9,r13,r18
    c348:	3300422e 	bgeu	r6,r12,c454 <__multiply+0x1ac>
    c34c:	37c00017 	ldw	ra,0(r6)
    c350:	fbffffcc 	andi	r15,ra,65535
    c354:	78001b26 	beq	r15,zero,c3c4 <__multiply+0x11c>
    c358:	5811883a 	mov	r8,r11
    c35c:	681d883a 	mov	r14,r13
    c360:	000f883a 	mov	r7,zero
    c364:	71000017 	ldw	r4,0(r14)
    c368:	40c00017 	ldw	r3,0(r8)
    c36c:	73800104 	addi	r14,r14,4
    c370:	217fffcc 	andi	r5,r4,65535
    c374:	2bcb383a 	mul	r5,r5,r15
    c378:	2008d43a 	srli	r4,r4,16
    c37c:	1c7fffcc 	andi	r17,r3,65535
    c380:	2c4b883a 	add	r5,r5,r17
    c384:	29cb883a 	add	r5,r5,r7
    c388:	23c9383a 	mul	r4,r4,r15
    c38c:	1806d43a 	srli	r3,r3,16
    c390:	280ed43a 	srli	r7,r5,16
    c394:	297fffcc 	andi	r5,r5,65535
    c398:	20c7883a 	add	r3,r4,r3
    c39c:	19c7883a 	add	r3,r3,r7
    c3a0:	1808943a 	slli	r4,r3,16
    c3a4:	4023883a 	mov	r17,r8
    c3a8:	180ed43a 	srli	r7,r3,16
    c3ac:	214ab03a 	or	r5,r4,r5
    c3b0:	41400015 	stw	r5,0(r8)
    c3b4:	42000104 	addi	r8,r8,4
    c3b8:	727fea36 	bltu	r14,r9,c364 <__alt_data_end+0xf000c364>
    c3bc:	89c00115 	stw	r7,4(r17)
    c3c0:	37c00017 	ldw	ra,0(r6)
    c3c4:	f83ed43a 	srli	ra,ra,16
    c3c8:	f8001f26 	beq	ra,zero,c448 <__multiply+0x1a0>
    c3cc:	58c00017 	ldw	r3,0(r11)
    c3d0:	681d883a 	mov	r14,r13
    c3d4:	581f883a 	mov	r15,r11
    c3d8:	1811883a 	mov	r8,r3
    c3dc:	5825883a 	mov	r18,r11
    c3e0:	000f883a 	mov	r7,zero
    c3e4:	00000106 	br	c3ec <__multiply+0x144>
    c3e8:	8825883a 	mov	r18,r17
    c3ec:	7140000b 	ldhu	r5,0(r14)
    c3f0:	4010d43a 	srli	r8,r8,16
    c3f4:	193fffcc 	andi	r4,r3,65535
    c3f8:	2fcb383a 	mul	r5,r5,ra
    c3fc:	7bc00104 	addi	r15,r15,4
    c400:	73800104 	addi	r14,r14,4
    c404:	2a0b883a 	add	r5,r5,r8
    c408:	29cb883a 	add	r5,r5,r7
    c40c:	2806943a 	slli	r3,r5,16
    c410:	94400104 	addi	r17,r18,4
    c414:	280ad43a 	srli	r5,r5,16
    c418:	1908b03a 	or	r4,r3,r4
    c41c:	793fff15 	stw	r4,-4(r15)
    c420:	70ffff17 	ldw	r3,-4(r14)
    c424:	8a000017 	ldw	r8,0(r17)
    c428:	1806d43a 	srli	r3,r3,16
    c42c:	413fffcc 	andi	r4,r8,65535
    c430:	1fc7383a 	mul	r3,r3,ra
    c434:	1907883a 	add	r3,r3,r4
    c438:	1947883a 	add	r3,r3,r5
    c43c:	180ed43a 	srli	r7,r3,16
    c440:	727fe936 	bltu	r14,r9,c3e8 <__alt_data_end+0xf000c3e8>
    c444:	90c00115 	stw	r3,4(r18)
    c448:	31800104 	addi	r6,r6,4
    c44c:	5ac00104 	addi	r11,r11,4
    c450:	333fbe36 	bltu	r6,r12,c34c <__alt_data_end+0xf000c34c>
    c454:	0400090e 	bge	zero,r16,c47c <__multiply+0x1d4>
    c458:	50ffff17 	ldw	r3,-4(r10)
    c45c:	52bfff04 	addi	r10,r10,-4
    c460:	18000326 	beq	r3,zero,c470 <__multiply+0x1c8>
    c464:	00000506 	br	c47c <__multiply+0x1d4>
    c468:	50c00017 	ldw	r3,0(r10)
    c46c:	1800031e 	bne	r3,zero,c47c <__multiply+0x1d4>
    c470:	843fffc4 	addi	r16,r16,-1
    c474:	52bfff04 	addi	r10,r10,-4
    c478:	803ffb1e 	bne	r16,zero,c468 <__alt_data_end+0xf000c468>
    c47c:	14000415 	stw	r16,16(r2)
    c480:	dfc00517 	ldw	ra,20(sp)
    c484:	dd000417 	ldw	r20,16(sp)
    c488:	dcc00317 	ldw	r19,12(sp)
    c48c:	dc800217 	ldw	r18,8(sp)
    c490:	dc400117 	ldw	r17,4(sp)
    c494:	dc000017 	ldw	r16,0(sp)
    c498:	dec00604 	addi	sp,sp,24
    c49c:	f800283a 	ret

0000c4a0 <__pow5mult>:
    c4a0:	defffa04 	addi	sp,sp,-24
    c4a4:	dcc00315 	stw	r19,12(sp)
    c4a8:	dc000015 	stw	r16,0(sp)
    c4ac:	dfc00515 	stw	ra,20(sp)
    c4b0:	dd000415 	stw	r20,16(sp)
    c4b4:	dc800215 	stw	r18,8(sp)
    c4b8:	dc400115 	stw	r17,4(sp)
    c4bc:	308000cc 	andi	r2,r6,3
    c4c0:	3021883a 	mov	r16,r6
    c4c4:	2027883a 	mov	r19,r4
    c4c8:	10002f1e 	bne	r2,zero,c588 <__pow5mult+0xe8>
    c4cc:	2825883a 	mov	r18,r5
    c4d0:	8021d0ba 	srai	r16,r16,2
    c4d4:	80001a26 	beq	r16,zero,c540 <__pow5mult+0xa0>
    c4d8:	9c401217 	ldw	r17,72(r19)
    c4dc:	8800061e 	bne	r17,zero,c4f8 <__pow5mult+0x58>
    c4e0:	00003406 	br	c5b4 <__pow5mult+0x114>
    c4e4:	8021d07a 	srai	r16,r16,1
    c4e8:	80001526 	beq	r16,zero,c540 <__pow5mult+0xa0>
    c4ec:	88800017 	ldw	r2,0(r17)
    c4f0:	10001c26 	beq	r2,zero,c564 <__pow5mult+0xc4>
    c4f4:	1023883a 	mov	r17,r2
    c4f8:	8080004c 	andi	r2,r16,1
    c4fc:	103ff926 	beq	r2,zero,c4e4 <__alt_data_end+0xf000c4e4>
    c500:	880d883a 	mov	r6,r17
    c504:	900b883a 	mov	r5,r18
    c508:	9809883a 	mov	r4,r19
    c50c:	000c2a80 	call	c2a8 <__multiply>
    c510:	90001b26 	beq	r18,zero,c580 <__pow5mult+0xe0>
    c514:	91000117 	ldw	r4,4(r18)
    c518:	98c01317 	ldw	r3,76(r19)
    c51c:	8021d07a 	srai	r16,r16,1
    c520:	2109883a 	add	r4,r4,r4
    c524:	2109883a 	add	r4,r4,r4
    c528:	1907883a 	add	r3,r3,r4
    c52c:	19000017 	ldw	r4,0(r3)
    c530:	91000015 	stw	r4,0(r18)
    c534:	1c800015 	stw	r18,0(r3)
    c538:	1025883a 	mov	r18,r2
    c53c:	803feb1e 	bne	r16,zero,c4ec <__alt_data_end+0xf000c4ec>
    c540:	9005883a 	mov	r2,r18
    c544:	dfc00517 	ldw	ra,20(sp)
    c548:	dd000417 	ldw	r20,16(sp)
    c54c:	dcc00317 	ldw	r19,12(sp)
    c550:	dc800217 	ldw	r18,8(sp)
    c554:	dc400117 	ldw	r17,4(sp)
    c558:	dc000017 	ldw	r16,0(sp)
    c55c:	dec00604 	addi	sp,sp,24
    c560:	f800283a 	ret
    c564:	880d883a 	mov	r6,r17
    c568:	880b883a 	mov	r5,r17
    c56c:	9809883a 	mov	r4,r19
    c570:	000c2a80 	call	c2a8 <__multiply>
    c574:	88800015 	stw	r2,0(r17)
    c578:	10000015 	stw	zero,0(r2)
    c57c:	003fdd06 	br	c4f4 <__alt_data_end+0xf000c4f4>
    c580:	1025883a 	mov	r18,r2
    c584:	003fd706 	br	c4e4 <__alt_data_end+0xf000c4e4>
    c588:	10bfffc4 	addi	r2,r2,-1
    c58c:	1085883a 	add	r2,r2,r2
    c590:	00c20034 	movhi	r3,2048
    c594:	18c09304 	addi	r3,r3,588
    c598:	1085883a 	add	r2,r2,r2
    c59c:	1885883a 	add	r2,r3,r2
    c5a0:	11800017 	ldw	r6,0(r2)
    c5a4:	000f883a 	mov	r7,zero
    c5a8:	000bf300 	call	bf30 <__multadd>
    c5ac:	1025883a 	mov	r18,r2
    c5b0:	003fc706 	br	c4d0 <__alt_data_end+0xf000c4d0>
    c5b4:	05000044 	movi	r20,1
    c5b8:	a00b883a 	mov	r5,r20
    c5bc:	9809883a 	mov	r4,r19
    c5c0:	000be600 	call	be60 <_Balloc>
    c5c4:	1023883a 	mov	r17,r2
    c5c8:	00809c44 	movi	r2,625
    c5cc:	88800515 	stw	r2,20(r17)
    c5d0:	8d000415 	stw	r20,16(r17)
    c5d4:	9c401215 	stw	r17,72(r19)
    c5d8:	88000015 	stw	zero,0(r17)
    c5dc:	003fc606 	br	c4f8 <__alt_data_end+0xf000c4f8>

0000c5e0 <__lshift>:
    c5e0:	defff904 	addi	sp,sp,-28
    c5e4:	dd400515 	stw	r21,20(sp)
    c5e8:	dcc00315 	stw	r19,12(sp)
    c5ec:	302bd17a 	srai	r21,r6,5
    c5f0:	2cc00417 	ldw	r19,16(r5)
    c5f4:	28800217 	ldw	r2,8(r5)
    c5f8:	dd000415 	stw	r20,16(sp)
    c5fc:	ace7883a 	add	r19,r21,r19
    c600:	dc800215 	stw	r18,8(sp)
    c604:	dc400115 	stw	r17,4(sp)
    c608:	dc000015 	stw	r16,0(sp)
    c60c:	dfc00615 	stw	ra,24(sp)
    c610:	9c000044 	addi	r16,r19,1
    c614:	2823883a 	mov	r17,r5
    c618:	3029883a 	mov	r20,r6
    c61c:	2025883a 	mov	r18,r4
    c620:	29400117 	ldw	r5,4(r5)
    c624:	1400030e 	bge	r2,r16,c634 <__lshift+0x54>
    c628:	1085883a 	add	r2,r2,r2
    c62c:	29400044 	addi	r5,r5,1
    c630:	143ffd16 	blt	r2,r16,c628 <__alt_data_end+0xf000c628>
    c634:	9009883a 	mov	r4,r18
    c638:	000be600 	call	be60 <_Balloc>
    c63c:	10c00504 	addi	r3,r2,20
    c640:	0540070e 	bge	zero,r21,c660 <__lshift+0x80>
    c644:	ad6b883a 	add	r21,r21,r21
    c648:	ad6b883a 	add	r21,r21,r21
    c64c:	1809883a 	mov	r4,r3
    c650:	1d47883a 	add	r3,r3,r21
    c654:	20000015 	stw	zero,0(r4)
    c658:	21000104 	addi	r4,r4,4
    c65c:	193ffd1e 	bne	r3,r4,c654 <__alt_data_end+0xf000c654>
    c660:	8a000417 	ldw	r8,16(r17)
    c664:	89000504 	addi	r4,r17,20
    c668:	a18007cc 	andi	r6,r20,31
    c66c:	4211883a 	add	r8,r8,r8
    c670:	4211883a 	add	r8,r8,r8
    c674:	2211883a 	add	r8,r4,r8
    c678:	30002326 	beq	r6,zero,c708 <__lshift+0x128>
    c67c:	02400804 	movi	r9,32
    c680:	4993c83a 	sub	r9,r9,r6
    c684:	000b883a 	mov	r5,zero
    c688:	21c00017 	ldw	r7,0(r4)
    c68c:	1815883a 	mov	r10,r3
    c690:	18c00104 	addi	r3,r3,4
    c694:	398e983a 	sll	r7,r7,r6
    c698:	21000104 	addi	r4,r4,4
    c69c:	394ab03a 	or	r5,r7,r5
    c6a0:	197fff15 	stw	r5,-4(r3)
    c6a4:	217fff17 	ldw	r5,-4(r4)
    c6a8:	2a4ad83a 	srl	r5,r5,r9
    c6ac:	223ff636 	bltu	r4,r8,c688 <__alt_data_end+0xf000c688>
    c6b0:	51400115 	stw	r5,4(r10)
    c6b4:	28001a1e 	bne	r5,zero,c720 <__lshift+0x140>
    c6b8:	843fffc4 	addi	r16,r16,-1
    c6bc:	14000415 	stw	r16,16(r2)
    c6c0:	88000826 	beq	r17,zero,c6e4 <__lshift+0x104>
    c6c4:	89000117 	ldw	r4,4(r17)
    c6c8:	90c01317 	ldw	r3,76(r18)
    c6cc:	2109883a 	add	r4,r4,r4
    c6d0:	2109883a 	add	r4,r4,r4
    c6d4:	1907883a 	add	r3,r3,r4
    c6d8:	19000017 	ldw	r4,0(r3)
    c6dc:	89000015 	stw	r4,0(r17)
    c6e0:	1c400015 	stw	r17,0(r3)
    c6e4:	dfc00617 	ldw	ra,24(sp)
    c6e8:	dd400517 	ldw	r21,20(sp)
    c6ec:	dd000417 	ldw	r20,16(sp)
    c6f0:	dcc00317 	ldw	r19,12(sp)
    c6f4:	dc800217 	ldw	r18,8(sp)
    c6f8:	dc400117 	ldw	r17,4(sp)
    c6fc:	dc000017 	ldw	r16,0(sp)
    c700:	dec00704 	addi	sp,sp,28
    c704:	f800283a 	ret
    c708:	21400017 	ldw	r5,0(r4)
    c70c:	18c00104 	addi	r3,r3,4
    c710:	21000104 	addi	r4,r4,4
    c714:	197fff15 	stw	r5,-4(r3)
    c718:	223ffb36 	bltu	r4,r8,c708 <__alt_data_end+0xf000c708>
    c71c:	003fe606 	br	c6b8 <__alt_data_end+0xf000c6b8>
    c720:	9c000084 	addi	r16,r19,2
    c724:	003fe406 	br	c6b8 <__alt_data_end+0xf000c6b8>

0000c728 <__mcmp>:
    c728:	20800417 	ldw	r2,16(r4)
    c72c:	28c00417 	ldw	r3,16(r5)
    c730:	10c5c83a 	sub	r2,r2,r3
    c734:	1000111e 	bne	r2,zero,c77c <__mcmp+0x54>
    c738:	18c7883a 	add	r3,r3,r3
    c73c:	18c7883a 	add	r3,r3,r3
    c740:	21000504 	addi	r4,r4,20
    c744:	29400504 	addi	r5,r5,20
    c748:	20c5883a 	add	r2,r4,r3
    c74c:	28cb883a 	add	r5,r5,r3
    c750:	00000106 	br	c758 <__mcmp+0x30>
    c754:	20800a2e 	bgeu	r4,r2,c780 <__mcmp+0x58>
    c758:	10bfff04 	addi	r2,r2,-4
    c75c:	297fff04 	addi	r5,r5,-4
    c760:	11800017 	ldw	r6,0(r2)
    c764:	28c00017 	ldw	r3,0(r5)
    c768:	30fffa26 	beq	r6,r3,c754 <__alt_data_end+0xf000c754>
    c76c:	30c00236 	bltu	r6,r3,c778 <__mcmp+0x50>
    c770:	00800044 	movi	r2,1
    c774:	f800283a 	ret
    c778:	00bfffc4 	movi	r2,-1
    c77c:	f800283a 	ret
    c780:	0005883a 	mov	r2,zero
    c784:	f800283a 	ret

0000c788 <__mdiff>:
    c788:	28c00417 	ldw	r3,16(r5)
    c78c:	30800417 	ldw	r2,16(r6)
    c790:	defffa04 	addi	sp,sp,-24
    c794:	dcc00315 	stw	r19,12(sp)
    c798:	dc800215 	stw	r18,8(sp)
    c79c:	dfc00515 	stw	ra,20(sp)
    c7a0:	dd000415 	stw	r20,16(sp)
    c7a4:	dc400115 	stw	r17,4(sp)
    c7a8:	dc000015 	stw	r16,0(sp)
    c7ac:	1887c83a 	sub	r3,r3,r2
    c7b0:	2825883a 	mov	r18,r5
    c7b4:	3027883a 	mov	r19,r6
    c7b8:	1800141e 	bne	r3,zero,c80c <__mdiff+0x84>
    c7bc:	1085883a 	add	r2,r2,r2
    c7c0:	1085883a 	add	r2,r2,r2
    c7c4:	2a000504 	addi	r8,r5,20
    c7c8:	34000504 	addi	r16,r6,20
    c7cc:	4087883a 	add	r3,r8,r2
    c7d0:	8085883a 	add	r2,r16,r2
    c7d4:	00000106 	br	c7dc <__mdiff+0x54>
    c7d8:	40c0592e 	bgeu	r8,r3,c940 <__mdiff+0x1b8>
    c7dc:	18ffff04 	addi	r3,r3,-4
    c7e0:	10bfff04 	addi	r2,r2,-4
    c7e4:	19c00017 	ldw	r7,0(r3)
    c7e8:	11400017 	ldw	r5,0(r2)
    c7ec:	397ffa26 	beq	r7,r5,c7d8 <__alt_data_end+0xf000c7d8>
    c7f0:	3940592e 	bgeu	r7,r5,c958 <__mdiff+0x1d0>
    c7f4:	9005883a 	mov	r2,r18
    c7f8:	4023883a 	mov	r17,r8
    c7fc:	9825883a 	mov	r18,r19
    c800:	05000044 	movi	r20,1
    c804:	1027883a 	mov	r19,r2
    c808:	00000406 	br	c81c <__mdiff+0x94>
    c80c:	18005616 	blt	r3,zero,c968 <__mdiff+0x1e0>
    c810:	34400504 	addi	r17,r6,20
    c814:	2c000504 	addi	r16,r5,20
    c818:	0029883a 	mov	r20,zero
    c81c:	91400117 	ldw	r5,4(r18)
    c820:	000be600 	call	be60 <_Balloc>
    c824:	92400417 	ldw	r9,16(r18)
    c828:	9b000417 	ldw	r12,16(r19)
    c82c:	12c00504 	addi	r11,r2,20
    c830:	4a51883a 	add	r8,r9,r9
    c834:	6319883a 	add	r12,r12,r12
    c838:	4211883a 	add	r8,r8,r8
    c83c:	6319883a 	add	r12,r12,r12
    c840:	15000315 	stw	r20,12(r2)
    c844:	8211883a 	add	r8,r16,r8
    c848:	8b19883a 	add	r12,r17,r12
    c84c:	0007883a 	mov	r3,zero
    c850:	81400017 	ldw	r5,0(r16)
    c854:	89c00017 	ldw	r7,0(r17)
    c858:	59800104 	addi	r6,r11,4
    c85c:	293fffcc 	andi	r4,r5,65535
    c860:	20c7883a 	add	r3,r4,r3
    c864:	393fffcc 	andi	r4,r7,65535
    c868:	1909c83a 	sub	r4,r3,r4
    c86c:	280ad43a 	srli	r5,r5,16
    c870:	380ed43a 	srli	r7,r7,16
    c874:	2007d43a 	srai	r3,r4,16
    c878:	213fffcc 	andi	r4,r4,65535
    c87c:	29cbc83a 	sub	r5,r5,r7
    c880:	28c7883a 	add	r3,r5,r3
    c884:	180a943a 	slli	r5,r3,16
    c888:	8c400104 	addi	r17,r17,4
    c88c:	84000104 	addi	r16,r16,4
    c890:	2908b03a 	or	r4,r5,r4
    c894:	59000015 	stw	r4,0(r11)
    c898:	1807d43a 	srai	r3,r3,16
    c89c:	3015883a 	mov	r10,r6
    c8a0:	3017883a 	mov	r11,r6
    c8a4:	8b3fea36 	bltu	r17,r12,c850 <__alt_data_end+0xf000c850>
    c8a8:	8200162e 	bgeu	r16,r8,c904 <__mdiff+0x17c>
    c8ac:	8017883a 	mov	r11,r16
    c8b0:	59400017 	ldw	r5,0(r11)
    c8b4:	31800104 	addi	r6,r6,4
    c8b8:	5ac00104 	addi	r11,r11,4
    c8bc:	293fffcc 	andi	r4,r5,65535
    c8c0:	20c7883a 	add	r3,r4,r3
    c8c4:	280ed43a 	srli	r7,r5,16
    c8c8:	180bd43a 	srai	r5,r3,16
    c8cc:	193fffcc 	andi	r4,r3,65535
    c8d0:	3947883a 	add	r3,r7,r5
    c8d4:	180a943a 	slli	r5,r3,16
    c8d8:	1807d43a 	srai	r3,r3,16
    c8dc:	2908b03a 	or	r4,r5,r4
    c8e0:	313fff15 	stw	r4,-4(r6)
    c8e4:	5a3ff236 	bltu	r11,r8,c8b0 <__alt_data_end+0xf000c8b0>
    c8e8:	0406303a 	nor	r3,zero,r16
    c8ec:	1a07883a 	add	r3,r3,r8
    c8f0:	1806d0ba 	srli	r3,r3,2
    c8f4:	18c00044 	addi	r3,r3,1
    c8f8:	18c7883a 	add	r3,r3,r3
    c8fc:	18c7883a 	add	r3,r3,r3
    c900:	50d5883a 	add	r10,r10,r3
    c904:	50ffff04 	addi	r3,r10,-4
    c908:	2000041e 	bne	r4,zero,c91c <__mdiff+0x194>
    c90c:	18ffff04 	addi	r3,r3,-4
    c910:	19000017 	ldw	r4,0(r3)
    c914:	4a7fffc4 	addi	r9,r9,-1
    c918:	203ffc26 	beq	r4,zero,c90c <__alt_data_end+0xf000c90c>
    c91c:	12400415 	stw	r9,16(r2)
    c920:	dfc00517 	ldw	ra,20(sp)
    c924:	dd000417 	ldw	r20,16(sp)
    c928:	dcc00317 	ldw	r19,12(sp)
    c92c:	dc800217 	ldw	r18,8(sp)
    c930:	dc400117 	ldw	r17,4(sp)
    c934:	dc000017 	ldw	r16,0(sp)
    c938:	dec00604 	addi	sp,sp,24
    c93c:	f800283a 	ret
    c940:	000b883a 	mov	r5,zero
    c944:	000be600 	call	be60 <_Balloc>
    c948:	00c00044 	movi	r3,1
    c94c:	10c00415 	stw	r3,16(r2)
    c950:	10000515 	stw	zero,20(r2)
    c954:	003ff206 	br	c920 <__alt_data_end+0xf000c920>
    c958:	8023883a 	mov	r17,r16
    c95c:	0029883a 	mov	r20,zero
    c960:	4021883a 	mov	r16,r8
    c964:	003fad06 	br	c81c <__alt_data_end+0xf000c81c>
    c968:	9005883a 	mov	r2,r18
    c96c:	94400504 	addi	r17,r18,20
    c970:	9c000504 	addi	r16,r19,20
    c974:	9825883a 	mov	r18,r19
    c978:	05000044 	movi	r20,1
    c97c:	1027883a 	mov	r19,r2
    c980:	003fa606 	br	c81c <__alt_data_end+0xf000c81c>

0000c984 <__ulp>:
    c984:	295ffc2c 	andhi	r5,r5,32752
    c988:	00bf3034 	movhi	r2,64704
    c98c:	2887883a 	add	r3,r5,r2
    c990:	00c0020e 	bge	zero,r3,c99c <__ulp+0x18>
    c994:	0005883a 	mov	r2,zero
    c998:	f800283a 	ret
    c99c:	00c7c83a 	sub	r3,zero,r3
    c9a0:	1807d53a 	srai	r3,r3,20
    c9a4:	008004c4 	movi	r2,19
    c9a8:	10c00b0e 	bge	r2,r3,c9d8 <__ulp+0x54>
    c9ac:	18bffb04 	addi	r2,r3,-20
    c9b0:	01000784 	movi	r4,30
    c9b4:	0007883a 	mov	r3,zero
    c9b8:	20800516 	blt	r4,r2,c9d0 <__ulp+0x4c>
    c9bc:	010007c4 	movi	r4,31
    c9c0:	2089c83a 	sub	r4,r4,r2
    c9c4:	00800044 	movi	r2,1
    c9c8:	1104983a 	sll	r2,r2,r4
    c9cc:	f800283a 	ret
    c9d0:	00800044 	movi	r2,1
    c9d4:	f800283a 	ret
    c9d8:	01400234 	movhi	r5,8
    c9dc:	28c7d83a 	sra	r3,r5,r3
    c9e0:	0005883a 	mov	r2,zero
    c9e4:	f800283a 	ret

0000c9e8 <__b2d>:
    c9e8:	defffa04 	addi	sp,sp,-24
    c9ec:	dc000015 	stw	r16,0(sp)
    c9f0:	24000417 	ldw	r16,16(r4)
    c9f4:	dc400115 	stw	r17,4(sp)
    c9f8:	24400504 	addi	r17,r4,20
    c9fc:	8421883a 	add	r16,r16,r16
    ca00:	8421883a 	add	r16,r16,r16
    ca04:	8c21883a 	add	r16,r17,r16
    ca08:	dc800215 	stw	r18,8(sp)
    ca0c:	84bfff17 	ldw	r18,-4(r16)
    ca10:	dd000415 	stw	r20,16(sp)
    ca14:	dcc00315 	stw	r19,12(sp)
    ca18:	9009883a 	mov	r4,r18
    ca1c:	2829883a 	mov	r20,r5
    ca20:	dfc00515 	stw	ra,20(sp)
    ca24:	000c1540 	call	c154 <__hi0bits>
    ca28:	00c00804 	movi	r3,32
    ca2c:	1889c83a 	sub	r4,r3,r2
    ca30:	a1000015 	stw	r4,0(r20)
    ca34:	01000284 	movi	r4,10
    ca38:	84ffff04 	addi	r19,r16,-4
    ca3c:	20801216 	blt	r4,r2,ca88 <__b2d+0xa0>
    ca40:	018002c4 	movi	r6,11
    ca44:	308dc83a 	sub	r6,r6,r2
    ca48:	9186d83a 	srl	r3,r18,r6
    ca4c:	18cffc34 	orhi	r3,r3,16368
    ca50:	8cc0212e 	bgeu	r17,r19,cad8 <__b2d+0xf0>
    ca54:	813ffe17 	ldw	r4,-8(r16)
    ca58:	218cd83a 	srl	r6,r4,r6
    ca5c:	10800544 	addi	r2,r2,21
    ca60:	9084983a 	sll	r2,r18,r2
    ca64:	1184b03a 	or	r2,r2,r6
    ca68:	dfc00517 	ldw	ra,20(sp)
    ca6c:	dd000417 	ldw	r20,16(sp)
    ca70:	dcc00317 	ldw	r19,12(sp)
    ca74:	dc800217 	ldw	r18,8(sp)
    ca78:	dc400117 	ldw	r17,4(sp)
    ca7c:	dc000017 	ldw	r16,0(sp)
    ca80:	dec00604 	addi	sp,sp,24
    ca84:	f800283a 	ret
    ca88:	8cc00f2e 	bgeu	r17,r19,cac8 <__b2d+0xe0>
    ca8c:	117ffd44 	addi	r5,r2,-11
    ca90:	80bffe17 	ldw	r2,-8(r16)
    ca94:	28000e26 	beq	r5,zero,cad0 <__b2d+0xe8>
    ca98:	1949c83a 	sub	r4,r3,r5
    ca9c:	9164983a 	sll	r18,r18,r5
    caa0:	1106d83a 	srl	r3,r2,r4
    caa4:	81bffe04 	addi	r6,r16,-8
    caa8:	948ffc34 	orhi	r18,r18,16368
    caac:	90c6b03a 	or	r3,r18,r3
    cab0:	89800e2e 	bgeu	r17,r6,caec <__b2d+0x104>
    cab4:	81bffd17 	ldw	r6,-12(r16)
    cab8:	1144983a 	sll	r2,r2,r5
    cabc:	310ad83a 	srl	r5,r6,r4
    cac0:	2884b03a 	or	r2,r5,r2
    cac4:	003fe806 	br	ca68 <__alt_data_end+0xf000ca68>
    cac8:	10bffd44 	addi	r2,r2,-11
    cacc:	1000041e 	bne	r2,zero,cae0 <__b2d+0xf8>
    cad0:	90cffc34 	orhi	r3,r18,16368
    cad4:	003fe406 	br	ca68 <__alt_data_end+0xf000ca68>
    cad8:	000d883a 	mov	r6,zero
    cadc:	003fdf06 	br	ca5c <__alt_data_end+0xf000ca5c>
    cae0:	90a4983a 	sll	r18,r18,r2
    cae4:	0005883a 	mov	r2,zero
    cae8:	003ff906 	br	cad0 <__alt_data_end+0xf000cad0>
    caec:	1144983a 	sll	r2,r2,r5
    caf0:	003fdd06 	br	ca68 <__alt_data_end+0xf000ca68>

0000caf4 <__d2b>:
    caf4:	defff804 	addi	sp,sp,-32
    caf8:	dc000215 	stw	r16,8(sp)
    cafc:	3021883a 	mov	r16,r6
    cb00:	dc400315 	stw	r17,12(sp)
    cb04:	8022907a 	slli	r17,r16,1
    cb08:	dd000615 	stw	r20,24(sp)
    cb0c:	2829883a 	mov	r20,r5
    cb10:	01400044 	movi	r5,1
    cb14:	dcc00515 	stw	r19,20(sp)
    cb18:	dc800415 	stw	r18,16(sp)
    cb1c:	dfc00715 	stw	ra,28(sp)
    cb20:	3825883a 	mov	r18,r7
    cb24:	8822d57a 	srli	r17,r17,21
    cb28:	000be600 	call	be60 <_Balloc>
    cb2c:	1027883a 	mov	r19,r2
    cb30:	00800434 	movhi	r2,16
    cb34:	10bfffc4 	addi	r2,r2,-1
    cb38:	808c703a 	and	r6,r16,r2
    cb3c:	88000126 	beq	r17,zero,cb44 <__d2b+0x50>
    cb40:	31800434 	orhi	r6,r6,16
    cb44:	d9800015 	stw	r6,0(sp)
    cb48:	a0002426 	beq	r20,zero,cbdc <__d2b+0xe8>
    cb4c:	d9000104 	addi	r4,sp,4
    cb50:	dd000115 	stw	r20,4(sp)
    cb54:	000c1bc0 	call	c1bc <__lo0bits>
    cb58:	d8c00017 	ldw	r3,0(sp)
    cb5c:	10002f1e 	bne	r2,zero,cc1c <__d2b+0x128>
    cb60:	d9000117 	ldw	r4,4(sp)
    cb64:	99000515 	stw	r4,20(r19)
    cb68:	1821003a 	cmpeq	r16,r3,zero
    cb6c:	01000084 	movi	r4,2
    cb70:	2421c83a 	sub	r16,r4,r16
    cb74:	98c00615 	stw	r3,24(r19)
    cb78:	9c000415 	stw	r16,16(r19)
    cb7c:	88001f1e 	bne	r17,zero,cbfc <__d2b+0x108>
    cb80:	10bef384 	addi	r2,r2,-1074
    cb84:	90800015 	stw	r2,0(r18)
    cb88:	00900034 	movhi	r2,16384
    cb8c:	10bfffc4 	addi	r2,r2,-1
    cb90:	8085883a 	add	r2,r16,r2
    cb94:	1085883a 	add	r2,r2,r2
    cb98:	1085883a 	add	r2,r2,r2
    cb9c:	9885883a 	add	r2,r19,r2
    cba0:	11000517 	ldw	r4,20(r2)
    cba4:	8020917a 	slli	r16,r16,5
    cba8:	000c1540 	call	c154 <__hi0bits>
    cbac:	d8c00817 	ldw	r3,32(sp)
    cbb0:	8085c83a 	sub	r2,r16,r2
    cbb4:	18800015 	stw	r2,0(r3)
    cbb8:	9805883a 	mov	r2,r19
    cbbc:	dfc00717 	ldw	ra,28(sp)
    cbc0:	dd000617 	ldw	r20,24(sp)
    cbc4:	dcc00517 	ldw	r19,20(sp)
    cbc8:	dc800417 	ldw	r18,16(sp)
    cbcc:	dc400317 	ldw	r17,12(sp)
    cbd0:	dc000217 	ldw	r16,8(sp)
    cbd4:	dec00804 	addi	sp,sp,32
    cbd8:	f800283a 	ret
    cbdc:	d809883a 	mov	r4,sp
    cbe0:	000c1bc0 	call	c1bc <__lo0bits>
    cbe4:	d8c00017 	ldw	r3,0(sp)
    cbe8:	04000044 	movi	r16,1
    cbec:	9c000415 	stw	r16,16(r19)
    cbf0:	98c00515 	stw	r3,20(r19)
    cbf4:	10800804 	addi	r2,r2,32
    cbf8:	883fe126 	beq	r17,zero,cb80 <__alt_data_end+0xf000cb80>
    cbfc:	00c00d44 	movi	r3,53
    cc00:	8c7ef344 	addi	r17,r17,-1075
    cc04:	88a3883a 	add	r17,r17,r2
    cc08:	1885c83a 	sub	r2,r3,r2
    cc0c:	d8c00817 	ldw	r3,32(sp)
    cc10:	94400015 	stw	r17,0(r18)
    cc14:	18800015 	stw	r2,0(r3)
    cc18:	003fe706 	br	cbb8 <__alt_data_end+0xf000cbb8>
    cc1c:	01000804 	movi	r4,32
    cc20:	2089c83a 	sub	r4,r4,r2
    cc24:	1908983a 	sll	r4,r3,r4
    cc28:	d9400117 	ldw	r5,4(sp)
    cc2c:	1886d83a 	srl	r3,r3,r2
    cc30:	2148b03a 	or	r4,r4,r5
    cc34:	99000515 	stw	r4,20(r19)
    cc38:	d8c00015 	stw	r3,0(sp)
    cc3c:	003fca06 	br	cb68 <__alt_data_end+0xf000cb68>

0000cc40 <__ratio>:
    cc40:	defff904 	addi	sp,sp,-28
    cc44:	dc400315 	stw	r17,12(sp)
    cc48:	2823883a 	mov	r17,r5
    cc4c:	d9400104 	addi	r5,sp,4
    cc50:	dfc00615 	stw	ra,24(sp)
    cc54:	dcc00515 	stw	r19,20(sp)
    cc58:	dc800415 	stw	r18,16(sp)
    cc5c:	2027883a 	mov	r19,r4
    cc60:	dc000215 	stw	r16,8(sp)
    cc64:	000c9e80 	call	c9e8 <__b2d>
    cc68:	d80b883a 	mov	r5,sp
    cc6c:	8809883a 	mov	r4,r17
    cc70:	1025883a 	mov	r18,r2
    cc74:	1821883a 	mov	r16,r3
    cc78:	000c9e80 	call	c9e8 <__b2d>
    cc7c:	8a000417 	ldw	r8,16(r17)
    cc80:	99000417 	ldw	r4,16(r19)
    cc84:	d9400117 	ldw	r5,4(sp)
    cc88:	2209c83a 	sub	r4,r4,r8
    cc8c:	2010917a 	slli	r8,r4,5
    cc90:	d9000017 	ldw	r4,0(sp)
    cc94:	2909c83a 	sub	r4,r5,r4
    cc98:	4109883a 	add	r4,r8,r4
    cc9c:	01000e0e 	bge	zero,r4,ccd8 <__ratio+0x98>
    cca0:	2008953a 	slli	r4,r4,20
    cca4:	2421883a 	add	r16,r4,r16
    cca8:	100d883a 	mov	r6,r2
    ccac:	180f883a 	mov	r7,r3
    ccb0:	9009883a 	mov	r4,r18
    ccb4:	800b883a 	mov	r5,r16
    ccb8:	00053a40 	call	53a4 <__divdf3>
    ccbc:	dfc00617 	ldw	ra,24(sp)
    ccc0:	dcc00517 	ldw	r19,20(sp)
    ccc4:	dc800417 	ldw	r18,16(sp)
    ccc8:	dc400317 	ldw	r17,12(sp)
    cccc:	dc000217 	ldw	r16,8(sp)
    ccd0:	dec00704 	addi	sp,sp,28
    ccd4:	f800283a 	ret
    ccd8:	2008953a 	slli	r4,r4,20
    ccdc:	1907c83a 	sub	r3,r3,r4
    cce0:	003ff106 	br	cca8 <__alt_data_end+0xf000cca8>

0000cce4 <_mprec_log10>:
    cce4:	defffe04 	addi	sp,sp,-8
    cce8:	dc000015 	stw	r16,0(sp)
    ccec:	dfc00115 	stw	ra,4(sp)
    ccf0:	008005c4 	movi	r2,23
    ccf4:	2021883a 	mov	r16,r4
    ccf8:	11000d0e 	bge	r2,r4,cd30 <_mprec_log10+0x4c>
    ccfc:	0005883a 	mov	r2,zero
    cd00:	00cffc34 	movhi	r3,16368
    cd04:	843fffc4 	addi	r16,r16,-1
    cd08:	000d883a 	mov	r6,zero
    cd0c:	01d00934 	movhi	r7,16420
    cd10:	1009883a 	mov	r4,r2
    cd14:	180b883a 	mov	r5,r3
    cd18:	0010bd00 	call	10bd0 <__muldf3>
    cd1c:	803ff91e 	bne	r16,zero,cd04 <__alt_data_end+0xf000cd04>
    cd20:	dfc00117 	ldw	ra,4(sp)
    cd24:	dc000017 	ldw	r16,0(sp)
    cd28:	dec00204 	addi	sp,sp,8
    cd2c:	f800283a 	ret
    cd30:	202090fa 	slli	r16,r4,3
    cd34:	00820034 	movhi	r2,2048
    cd38:	1080aa04 	addi	r2,r2,680
    cd3c:	1421883a 	add	r16,r2,r16
    cd40:	80800017 	ldw	r2,0(r16)
    cd44:	80c00117 	ldw	r3,4(r16)
    cd48:	dfc00117 	ldw	ra,4(sp)
    cd4c:	dc000017 	ldw	r16,0(sp)
    cd50:	dec00204 	addi	sp,sp,8
    cd54:	f800283a 	ret

0000cd58 <__copybits>:
    cd58:	297fffc4 	addi	r5,r5,-1
    cd5c:	280fd17a 	srai	r7,r5,5
    cd60:	30c00417 	ldw	r3,16(r6)
    cd64:	30800504 	addi	r2,r6,20
    cd68:	39c00044 	addi	r7,r7,1
    cd6c:	18c7883a 	add	r3,r3,r3
    cd70:	39cf883a 	add	r7,r7,r7
    cd74:	18c7883a 	add	r3,r3,r3
    cd78:	39cf883a 	add	r7,r7,r7
    cd7c:	10c7883a 	add	r3,r2,r3
    cd80:	21cf883a 	add	r7,r4,r7
    cd84:	10c00d2e 	bgeu	r2,r3,cdbc <__copybits+0x64>
    cd88:	200b883a 	mov	r5,r4
    cd8c:	12000017 	ldw	r8,0(r2)
    cd90:	29400104 	addi	r5,r5,4
    cd94:	10800104 	addi	r2,r2,4
    cd98:	2a3fff15 	stw	r8,-4(r5)
    cd9c:	10fffb36 	bltu	r2,r3,cd8c <__alt_data_end+0xf000cd8c>
    cda0:	1985c83a 	sub	r2,r3,r6
    cda4:	10bffac4 	addi	r2,r2,-21
    cda8:	1004d0ba 	srli	r2,r2,2
    cdac:	10800044 	addi	r2,r2,1
    cdb0:	1085883a 	add	r2,r2,r2
    cdb4:	1085883a 	add	r2,r2,r2
    cdb8:	2089883a 	add	r4,r4,r2
    cdbc:	21c0032e 	bgeu	r4,r7,cdcc <__copybits+0x74>
    cdc0:	20000015 	stw	zero,0(r4)
    cdc4:	21000104 	addi	r4,r4,4
    cdc8:	21fffd36 	bltu	r4,r7,cdc0 <__alt_data_end+0xf000cdc0>
    cdcc:	f800283a 	ret

0000cdd0 <__any_on>:
    cdd0:	20c00417 	ldw	r3,16(r4)
    cdd4:	2805d17a 	srai	r2,r5,5
    cdd8:	21000504 	addi	r4,r4,20
    cddc:	18800d0e 	bge	r3,r2,ce14 <__any_on+0x44>
    cde0:	18c7883a 	add	r3,r3,r3
    cde4:	18c7883a 	add	r3,r3,r3
    cde8:	20c7883a 	add	r3,r4,r3
    cdec:	20c0192e 	bgeu	r4,r3,ce54 <__any_on+0x84>
    cdf0:	18bfff17 	ldw	r2,-4(r3)
    cdf4:	18ffff04 	addi	r3,r3,-4
    cdf8:	1000041e 	bne	r2,zero,ce0c <__any_on+0x3c>
    cdfc:	20c0142e 	bgeu	r4,r3,ce50 <__any_on+0x80>
    ce00:	18ffff04 	addi	r3,r3,-4
    ce04:	19400017 	ldw	r5,0(r3)
    ce08:	283ffc26 	beq	r5,zero,cdfc <__alt_data_end+0xf000cdfc>
    ce0c:	00800044 	movi	r2,1
    ce10:	f800283a 	ret
    ce14:	10c00a0e 	bge	r2,r3,ce40 <__any_on+0x70>
    ce18:	1085883a 	add	r2,r2,r2
    ce1c:	1085883a 	add	r2,r2,r2
    ce20:	294007cc 	andi	r5,r5,31
    ce24:	2087883a 	add	r3,r4,r2
    ce28:	283ff026 	beq	r5,zero,cdec <__alt_data_end+0xf000cdec>
    ce2c:	19800017 	ldw	r6,0(r3)
    ce30:	3144d83a 	srl	r2,r6,r5
    ce34:	114a983a 	sll	r5,r2,r5
    ce38:	317ff41e 	bne	r6,r5,ce0c <__alt_data_end+0xf000ce0c>
    ce3c:	003feb06 	br	cdec <__alt_data_end+0xf000cdec>
    ce40:	1085883a 	add	r2,r2,r2
    ce44:	1085883a 	add	r2,r2,r2
    ce48:	2087883a 	add	r3,r4,r2
    ce4c:	003fe706 	br	cdec <__alt_data_end+0xf000cdec>
    ce50:	f800283a 	ret
    ce54:	0005883a 	mov	r2,zero
    ce58:	f800283a 	ret

0000ce5c <_realloc_r>:
    ce5c:	defff604 	addi	sp,sp,-40
    ce60:	dc800215 	stw	r18,8(sp)
    ce64:	dfc00915 	stw	ra,36(sp)
    ce68:	df000815 	stw	fp,32(sp)
    ce6c:	ddc00715 	stw	r23,28(sp)
    ce70:	dd800615 	stw	r22,24(sp)
    ce74:	dd400515 	stw	r21,20(sp)
    ce78:	dd000415 	stw	r20,16(sp)
    ce7c:	dcc00315 	stw	r19,12(sp)
    ce80:	dc400115 	stw	r17,4(sp)
    ce84:	dc000015 	stw	r16,0(sp)
    ce88:	3025883a 	mov	r18,r6
    ce8c:	2800b726 	beq	r5,zero,d16c <_realloc_r+0x310>
    ce90:	282b883a 	mov	r21,r5
    ce94:	2029883a 	mov	r20,r4
    ce98:	00121d00 	call	121d0 <__malloc_lock>
    ce9c:	a8bfff17 	ldw	r2,-4(r21)
    cea0:	043fff04 	movi	r16,-4
    cea4:	90c002c4 	addi	r3,r18,11
    cea8:	01000584 	movi	r4,22
    ceac:	acfffe04 	addi	r19,r21,-8
    ceb0:	1420703a 	and	r16,r2,r16
    ceb4:	20c0332e 	bgeu	r4,r3,cf84 <_realloc_r+0x128>
    ceb8:	047ffe04 	movi	r17,-8
    cebc:	1c62703a 	and	r17,r3,r17
    cec0:	8807883a 	mov	r3,r17
    cec4:	88005816 	blt	r17,zero,d028 <_realloc_r+0x1cc>
    cec8:	8c805736 	bltu	r17,r18,d028 <_realloc_r+0x1cc>
    cecc:	80c0300e 	bge	r16,r3,cf90 <_realloc_r+0x134>
    ced0:	07020034 	movhi	fp,2048
    ced4:	e702e504 	addi	fp,fp,2964
    ced8:	e1c00217 	ldw	r7,8(fp)
    cedc:	9c09883a 	add	r4,r19,r16
    cee0:	22000117 	ldw	r8,4(r4)
    cee4:	21c06326 	beq	r4,r7,d074 <_realloc_r+0x218>
    cee8:	017fff84 	movi	r5,-2
    ceec:	414a703a 	and	r5,r8,r5
    cef0:	214b883a 	add	r5,r4,r5
    cef4:	29800117 	ldw	r6,4(r5)
    cef8:	3180004c 	andi	r6,r6,1
    cefc:	30003f26 	beq	r6,zero,cffc <_realloc_r+0x1a0>
    cf00:	1080004c 	andi	r2,r2,1
    cf04:	10008326 	beq	r2,zero,d114 <_realloc_r+0x2b8>
    cf08:	900b883a 	mov	r5,r18
    cf0c:	a009883a 	mov	r4,r20
    cf10:	000b4140 	call	b414 <_malloc_r>
    cf14:	1025883a 	mov	r18,r2
    cf18:	10011e26 	beq	r2,zero,d394 <_realloc_r+0x538>
    cf1c:	a93fff17 	ldw	r4,-4(r21)
    cf20:	10fffe04 	addi	r3,r2,-8
    cf24:	00bfff84 	movi	r2,-2
    cf28:	2084703a 	and	r2,r4,r2
    cf2c:	9885883a 	add	r2,r19,r2
    cf30:	1880ee26 	beq	r3,r2,d2ec <_realloc_r+0x490>
    cf34:	81bfff04 	addi	r6,r16,-4
    cf38:	00800904 	movi	r2,36
    cf3c:	1180b836 	bltu	r2,r6,d220 <_realloc_r+0x3c4>
    cf40:	00c004c4 	movi	r3,19
    cf44:	19809636 	bltu	r3,r6,d1a0 <_realloc_r+0x344>
    cf48:	9005883a 	mov	r2,r18
    cf4c:	a807883a 	mov	r3,r21
    cf50:	19000017 	ldw	r4,0(r3)
    cf54:	11000015 	stw	r4,0(r2)
    cf58:	19000117 	ldw	r4,4(r3)
    cf5c:	11000115 	stw	r4,4(r2)
    cf60:	18c00217 	ldw	r3,8(r3)
    cf64:	10c00215 	stw	r3,8(r2)
    cf68:	a80b883a 	mov	r5,r21
    cf6c:	a009883a 	mov	r4,r20
    cf70:	000a8280 	call	a828 <_free_r>
    cf74:	a009883a 	mov	r4,r20
    cf78:	00121f40 	call	121f4 <__malloc_unlock>
    cf7c:	9005883a 	mov	r2,r18
    cf80:	00001206 	br	cfcc <_realloc_r+0x170>
    cf84:	00c00404 	movi	r3,16
    cf88:	1823883a 	mov	r17,r3
    cf8c:	003fce06 	br	cec8 <__alt_data_end+0xf000cec8>
    cf90:	a825883a 	mov	r18,r21
    cf94:	8445c83a 	sub	r2,r16,r17
    cf98:	00c003c4 	movi	r3,15
    cf9c:	18802636 	bltu	r3,r2,d038 <_realloc_r+0x1dc>
    cfa0:	99800117 	ldw	r6,4(r19)
    cfa4:	9c07883a 	add	r3,r19,r16
    cfa8:	3180004c 	andi	r6,r6,1
    cfac:	3420b03a 	or	r16,r6,r16
    cfb0:	9c000115 	stw	r16,4(r19)
    cfb4:	18800117 	ldw	r2,4(r3)
    cfb8:	10800054 	ori	r2,r2,1
    cfbc:	18800115 	stw	r2,4(r3)
    cfc0:	a009883a 	mov	r4,r20
    cfc4:	00121f40 	call	121f4 <__malloc_unlock>
    cfc8:	9005883a 	mov	r2,r18
    cfcc:	dfc00917 	ldw	ra,36(sp)
    cfd0:	df000817 	ldw	fp,32(sp)
    cfd4:	ddc00717 	ldw	r23,28(sp)
    cfd8:	dd800617 	ldw	r22,24(sp)
    cfdc:	dd400517 	ldw	r21,20(sp)
    cfe0:	dd000417 	ldw	r20,16(sp)
    cfe4:	dcc00317 	ldw	r19,12(sp)
    cfe8:	dc800217 	ldw	r18,8(sp)
    cfec:	dc400117 	ldw	r17,4(sp)
    cff0:	dc000017 	ldw	r16,0(sp)
    cff4:	dec00a04 	addi	sp,sp,40
    cff8:	f800283a 	ret
    cffc:	017fff04 	movi	r5,-4
    d000:	414a703a 	and	r5,r8,r5
    d004:	814d883a 	add	r6,r16,r5
    d008:	30c01f16 	blt	r6,r3,d088 <_realloc_r+0x22c>
    d00c:	20800317 	ldw	r2,12(r4)
    d010:	20c00217 	ldw	r3,8(r4)
    d014:	a825883a 	mov	r18,r21
    d018:	3021883a 	mov	r16,r6
    d01c:	18800315 	stw	r2,12(r3)
    d020:	10c00215 	stw	r3,8(r2)
    d024:	003fdb06 	br	cf94 <__alt_data_end+0xf000cf94>
    d028:	00800304 	movi	r2,12
    d02c:	a0800015 	stw	r2,0(r20)
    d030:	0005883a 	mov	r2,zero
    d034:	003fe506 	br	cfcc <__alt_data_end+0xf000cfcc>
    d038:	98c00117 	ldw	r3,4(r19)
    d03c:	9c4b883a 	add	r5,r19,r17
    d040:	11000054 	ori	r4,r2,1
    d044:	18c0004c 	andi	r3,r3,1
    d048:	1c62b03a 	or	r17,r3,r17
    d04c:	9c400115 	stw	r17,4(r19)
    d050:	29000115 	stw	r4,4(r5)
    d054:	2885883a 	add	r2,r5,r2
    d058:	10c00117 	ldw	r3,4(r2)
    d05c:	29400204 	addi	r5,r5,8
    d060:	a009883a 	mov	r4,r20
    d064:	18c00054 	ori	r3,r3,1
    d068:	10c00115 	stw	r3,4(r2)
    d06c:	000a8280 	call	a828 <_free_r>
    d070:	003fd306 	br	cfc0 <__alt_data_end+0xf000cfc0>
    d074:	017fff04 	movi	r5,-4
    d078:	414a703a 	and	r5,r8,r5
    d07c:	89800404 	addi	r6,r17,16
    d080:	8151883a 	add	r8,r16,r5
    d084:	4180590e 	bge	r8,r6,d1ec <_realloc_r+0x390>
    d088:	1080004c 	andi	r2,r2,1
    d08c:	103f9e1e 	bne	r2,zero,cf08 <__alt_data_end+0xf000cf08>
    d090:	adbffe17 	ldw	r22,-8(r21)
    d094:	00bfff04 	movi	r2,-4
    d098:	9dadc83a 	sub	r22,r19,r22
    d09c:	b1800117 	ldw	r6,4(r22)
    d0a0:	3084703a 	and	r2,r6,r2
    d0a4:	20002026 	beq	r4,zero,d128 <_realloc_r+0x2cc>
    d0a8:	80af883a 	add	r23,r16,r2
    d0ac:	b96f883a 	add	r23,r23,r5
    d0b0:	21c05f26 	beq	r4,r7,d230 <_realloc_r+0x3d4>
    d0b4:	b8c01c16 	blt	r23,r3,d128 <_realloc_r+0x2cc>
    d0b8:	20800317 	ldw	r2,12(r4)
    d0bc:	20c00217 	ldw	r3,8(r4)
    d0c0:	81bfff04 	addi	r6,r16,-4
    d0c4:	01000904 	movi	r4,36
    d0c8:	18800315 	stw	r2,12(r3)
    d0cc:	10c00215 	stw	r3,8(r2)
    d0d0:	b0c00217 	ldw	r3,8(r22)
    d0d4:	b0800317 	ldw	r2,12(r22)
    d0d8:	b4800204 	addi	r18,r22,8
    d0dc:	18800315 	stw	r2,12(r3)
    d0e0:	10c00215 	stw	r3,8(r2)
    d0e4:	21801b36 	bltu	r4,r6,d154 <_realloc_r+0x2f8>
    d0e8:	008004c4 	movi	r2,19
    d0ec:	1180352e 	bgeu	r2,r6,d1c4 <_realloc_r+0x368>
    d0f0:	a8800017 	ldw	r2,0(r21)
    d0f4:	b0800215 	stw	r2,8(r22)
    d0f8:	a8800117 	ldw	r2,4(r21)
    d0fc:	b0800315 	stw	r2,12(r22)
    d100:	008006c4 	movi	r2,27
    d104:	11807f36 	bltu	r2,r6,d304 <_realloc_r+0x4a8>
    d108:	b0800404 	addi	r2,r22,16
    d10c:	ad400204 	addi	r21,r21,8
    d110:	00002d06 	br	d1c8 <_realloc_r+0x36c>
    d114:	adbffe17 	ldw	r22,-8(r21)
    d118:	00bfff04 	movi	r2,-4
    d11c:	9dadc83a 	sub	r22,r19,r22
    d120:	b1000117 	ldw	r4,4(r22)
    d124:	2084703a 	and	r2,r4,r2
    d128:	b03f7726 	beq	r22,zero,cf08 <__alt_data_end+0xf000cf08>
    d12c:	80af883a 	add	r23,r16,r2
    d130:	b8ff7516 	blt	r23,r3,cf08 <__alt_data_end+0xf000cf08>
    d134:	b0800317 	ldw	r2,12(r22)
    d138:	b0c00217 	ldw	r3,8(r22)
    d13c:	81bfff04 	addi	r6,r16,-4
    d140:	01000904 	movi	r4,36
    d144:	18800315 	stw	r2,12(r3)
    d148:	10c00215 	stw	r3,8(r2)
    d14c:	b4800204 	addi	r18,r22,8
    d150:	21bfe52e 	bgeu	r4,r6,d0e8 <__alt_data_end+0xf000d0e8>
    d154:	a80b883a 	mov	r5,r21
    d158:	9009883a 	mov	r4,r18
    d15c:	000bd040 	call	bd04 <memmove>
    d160:	b821883a 	mov	r16,r23
    d164:	b027883a 	mov	r19,r22
    d168:	003f8a06 	br	cf94 <__alt_data_end+0xf000cf94>
    d16c:	300b883a 	mov	r5,r6
    d170:	dfc00917 	ldw	ra,36(sp)
    d174:	df000817 	ldw	fp,32(sp)
    d178:	ddc00717 	ldw	r23,28(sp)
    d17c:	dd800617 	ldw	r22,24(sp)
    d180:	dd400517 	ldw	r21,20(sp)
    d184:	dd000417 	ldw	r20,16(sp)
    d188:	dcc00317 	ldw	r19,12(sp)
    d18c:	dc800217 	ldw	r18,8(sp)
    d190:	dc400117 	ldw	r17,4(sp)
    d194:	dc000017 	ldw	r16,0(sp)
    d198:	dec00a04 	addi	sp,sp,40
    d19c:	000b4141 	jmpi	b414 <_malloc_r>
    d1a0:	a8c00017 	ldw	r3,0(r21)
    d1a4:	90c00015 	stw	r3,0(r18)
    d1a8:	a8c00117 	ldw	r3,4(r21)
    d1ac:	90c00115 	stw	r3,4(r18)
    d1b0:	00c006c4 	movi	r3,27
    d1b4:	19804536 	bltu	r3,r6,d2cc <_realloc_r+0x470>
    d1b8:	90800204 	addi	r2,r18,8
    d1bc:	a8c00204 	addi	r3,r21,8
    d1c0:	003f6306 	br	cf50 <__alt_data_end+0xf000cf50>
    d1c4:	9005883a 	mov	r2,r18
    d1c8:	a8c00017 	ldw	r3,0(r21)
    d1cc:	b821883a 	mov	r16,r23
    d1d0:	b027883a 	mov	r19,r22
    d1d4:	10c00015 	stw	r3,0(r2)
    d1d8:	a8c00117 	ldw	r3,4(r21)
    d1dc:	10c00115 	stw	r3,4(r2)
    d1e0:	a8c00217 	ldw	r3,8(r21)
    d1e4:	10c00215 	stw	r3,8(r2)
    d1e8:	003f6a06 	br	cf94 <__alt_data_end+0xf000cf94>
    d1ec:	9c67883a 	add	r19,r19,r17
    d1f0:	4445c83a 	sub	r2,r8,r17
    d1f4:	e4c00215 	stw	r19,8(fp)
    d1f8:	10800054 	ori	r2,r2,1
    d1fc:	98800115 	stw	r2,4(r19)
    d200:	a8bfff17 	ldw	r2,-4(r21)
    d204:	a009883a 	mov	r4,r20
    d208:	1080004c 	andi	r2,r2,1
    d20c:	1462b03a 	or	r17,r2,r17
    d210:	ac7fff15 	stw	r17,-4(r21)
    d214:	00121f40 	call	121f4 <__malloc_unlock>
    d218:	a805883a 	mov	r2,r21
    d21c:	003f6b06 	br	cfcc <__alt_data_end+0xf000cfcc>
    d220:	a80b883a 	mov	r5,r21
    d224:	9009883a 	mov	r4,r18
    d228:	000bd040 	call	bd04 <memmove>
    d22c:	003f4e06 	br	cf68 <__alt_data_end+0xf000cf68>
    d230:	89000404 	addi	r4,r17,16
    d234:	b93fbc16 	blt	r23,r4,d128 <__alt_data_end+0xf000d128>
    d238:	b0800317 	ldw	r2,12(r22)
    d23c:	b0c00217 	ldw	r3,8(r22)
    d240:	81bfff04 	addi	r6,r16,-4
    d244:	01000904 	movi	r4,36
    d248:	18800315 	stw	r2,12(r3)
    d24c:	10c00215 	stw	r3,8(r2)
    d250:	b4800204 	addi	r18,r22,8
    d254:	21804336 	bltu	r4,r6,d364 <_realloc_r+0x508>
    d258:	008004c4 	movi	r2,19
    d25c:	11803f2e 	bgeu	r2,r6,d35c <_realloc_r+0x500>
    d260:	a8800017 	ldw	r2,0(r21)
    d264:	b0800215 	stw	r2,8(r22)
    d268:	a8800117 	ldw	r2,4(r21)
    d26c:	b0800315 	stw	r2,12(r22)
    d270:	008006c4 	movi	r2,27
    d274:	11803f36 	bltu	r2,r6,d374 <_realloc_r+0x518>
    d278:	b0800404 	addi	r2,r22,16
    d27c:	ad400204 	addi	r21,r21,8
    d280:	a8c00017 	ldw	r3,0(r21)
    d284:	10c00015 	stw	r3,0(r2)
    d288:	a8c00117 	ldw	r3,4(r21)
    d28c:	10c00115 	stw	r3,4(r2)
    d290:	a8c00217 	ldw	r3,8(r21)
    d294:	10c00215 	stw	r3,8(r2)
    d298:	b447883a 	add	r3,r22,r17
    d29c:	bc45c83a 	sub	r2,r23,r17
    d2a0:	e0c00215 	stw	r3,8(fp)
    d2a4:	10800054 	ori	r2,r2,1
    d2a8:	18800115 	stw	r2,4(r3)
    d2ac:	b0800117 	ldw	r2,4(r22)
    d2b0:	a009883a 	mov	r4,r20
    d2b4:	1080004c 	andi	r2,r2,1
    d2b8:	1462b03a 	or	r17,r2,r17
    d2bc:	b4400115 	stw	r17,4(r22)
    d2c0:	00121f40 	call	121f4 <__malloc_unlock>
    d2c4:	9005883a 	mov	r2,r18
    d2c8:	003f4006 	br	cfcc <__alt_data_end+0xf000cfcc>
    d2cc:	a8c00217 	ldw	r3,8(r21)
    d2d0:	90c00215 	stw	r3,8(r18)
    d2d4:	a8c00317 	ldw	r3,12(r21)
    d2d8:	90c00315 	stw	r3,12(r18)
    d2dc:	30801126 	beq	r6,r2,d324 <_realloc_r+0x4c8>
    d2e0:	90800404 	addi	r2,r18,16
    d2e4:	a8c00404 	addi	r3,r21,16
    d2e8:	003f1906 	br	cf50 <__alt_data_end+0xf000cf50>
    d2ec:	90ffff17 	ldw	r3,-4(r18)
    d2f0:	00bfff04 	movi	r2,-4
    d2f4:	a825883a 	mov	r18,r21
    d2f8:	1884703a 	and	r2,r3,r2
    d2fc:	80a1883a 	add	r16,r16,r2
    d300:	003f2406 	br	cf94 <__alt_data_end+0xf000cf94>
    d304:	a8800217 	ldw	r2,8(r21)
    d308:	b0800415 	stw	r2,16(r22)
    d30c:	a8800317 	ldw	r2,12(r21)
    d310:	b0800515 	stw	r2,20(r22)
    d314:	31000a26 	beq	r6,r4,d340 <_realloc_r+0x4e4>
    d318:	b0800604 	addi	r2,r22,24
    d31c:	ad400404 	addi	r21,r21,16
    d320:	003fa906 	br	d1c8 <__alt_data_end+0xf000d1c8>
    d324:	a9000417 	ldw	r4,16(r21)
    d328:	90800604 	addi	r2,r18,24
    d32c:	a8c00604 	addi	r3,r21,24
    d330:	91000415 	stw	r4,16(r18)
    d334:	a9000517 	ldw	r4,20(r21)
    d338:	91000515 	stw	r4,20(r18)
    d33c:	003f0406 	br	cf50 <__alt_data_end+0xf000cf50>
    d340:	a8c00417 	ldw	r3,16(r21)
    d344:	ad400604 	addi	r21,r21,24
    d348:	b0800804 	addi	r2,r22,32
    d34c:	b0c00615 	stw	r3,24(r22)
    d350:	a8ffff17 	ldw	r3,-4(r21)
    d354:	b0c00715 	stw	r3,28(r22)
    d358:	003f9b06 	br	d1c8 <__alt_data_end+0xf000d1c8>
    d35c:	9005883a 	mov	r2,r18
    d360:	003fc706 	br	d280 <__alt_data_end+0xf000d280>
    d364:	a80b883a 	mov	r5,r21
    d368:	9009883a 	mov	r4,r18
    d36c:	000bd040 	call	bd04 <memmove>
    d370:	003fc906 	br	d298 <__alt_data_end+0xf000d298>
    d374:	a8800217 	ldw	r2,8(r21)
    d378:	b0800415 	stw	r2,16(r22)
    d37c:	a8800317 	ldw	r2,12(r21)
    d380:	b0800515 	stw	r2,20(r22)
    d384:	31000726 	beq	r6,r4,d3a4 <_realloc_r+0x548>
    d388:	b0800604 	addi	r2,r22,24
    d38c:	ad400404 	addi	r21,r21,16
    d390:	003fbb06 	br	d280 <__alt_data_end+0xf000d280>
    d394:	a009883a 	mov	r4,r20
    d398:	00121f40 	call	121f4 <__malloc_unlock>
    d39c:	0005883a 	mov	r2,zero
    d3a0:	003f0a06 	br	cfcc <__alt_data_end+0xf000cfcc>
    d3a4:	a8c00417 	ldw	r3,16(r21)
    d3a8:	ad400604 	addi	r21,r21,24
    d3ac:	b0800804 	addi	r2,r22,32
    d3b0:	b0c00615 	stw	r3,24(r22)
    d3b4:	a8ffff17 	ldw	r3,-4(r21)
    d3b8:	b0c00715 	stw	r3,28(r22)
    d3bc:	003fb006 	br	d280 <__alt_data_end+0xf000d280>

0000d3c0 <__fpclassifyd>:
    d3c0:	00a00034 	movhi	r2,32768
    d3c4:	10bfffc4 	addi	r2,r2,-1
    d3c8:	2884703a 	and	r2,r5,r2
    d3cc:	10000726 	beq	r2,zero,d3ec <__fpclassifyd+0x2c>
    d3d0:	00fffc34 	movhi	r3,65520
    d3d4:	019ff834 	movhi	r6,32736
    d3d8:	28c7883a 	add	r3,r5,r3
    d3dc:	31bfffc4 	addi	r6,r6,-1
    d3e0:	30c00536 	bltu	r6,r3,d3f8 <__fpclassifyd+0x38>
    d3e4:	00800104 	movi	r2,4
    d3e8:	f800283a 	ret
    d3ec:	2000021e 	bne	r4,zero,d3f8 <__fpclassifyd+0x38>
    d3f0:	00800084 	movi	r2,2
    d3f4:	f800283a 	ret
    d3f8:	00dffc34 	movhi	r3,32752
    d3fc:	019ff834 	movhi	r6,32736
    d400:	28cb883a 	add	r5,r5,r3
    d404:	31bfffc4 	addi	r6,r6,-1
    d408:	317ff62e 	bgeu	r6,r5,d3e4 <__alt_data_end+0xf000d3e4>
    d40c:	01400434 	movhi	r5,16
    d410:	297fffc4 	addi	r5,r5,-1
    d414:	28800236 	bltu	r5,r2,d420 <__fpclassifyd+0x60>
    d418:	008000c4 	movi	r2,3
    d41c:	f800283a 	ret
    d420:	10c00226 	beq	r2,r3,d42c <__fpclassifyd+0x6c>
    d424:	0005883a 	mov	r2,zero
    d428:	f800283a 	ret
    d42c:	2005003a 	cmpeq	r2,r4,zero
    d430:	f800283a 	ret

0000d434 <_sbrk_r>:
    d434:	defffd04 	addi	sp,sp,-12
    d438:	dc000015 	stw	r16,0(sp)
    d43c:	04020034 	movhi	r16,2048
    d440:	dc400115 	stw	r17,4(sp)
    d444:	84098804 	addi	r16,r16,9760
    d448:	2023883a 	mov	r17,r4
    d44c:	2809883a 	mov	r4,r5
    d450:	dfc00215 	stw	ra,8(sp)
    d454:	80000015 	stw	zero,0(r16)
    d458:	00123b40 	call	123b4 <sbrk>
    d45c:	00ffffc4 	movi	r3,-1
    d460:	10c00526 	beq	r2,r3,d478 <_sbrk_r+0x44>
    d464:	dfc00217 	ldw	ra,8(sp)
    d468:	dc400117 	ldw	r17,4(sp)
    d46c:	dc000017 	ldw	r16,0(sp)
    d470:	dec00304 	addi	sp,sp,12
    d474:	f800283a 	ret
    d478:	80c00017 	ldw	r3,0(r16)
    d47c:	183ff926 	beq	r3,zero,d464 <__alt_data_end+0xf000d464>
    d480:	88c00015 	stw	r3,0(r17)
    d484:	003ff706 	br	d464 <__alt_data_end+0xf000d464>

0000d488 <__sread>:
    d488:	defffe04 	addi	sp,sp,-8
    d48c:	dc000015 	stw	r16,0(sp)
    d490:	2821883a 	mov	r16,r5
    d494:	2940038f 	ldh	r5,14(r5)
    d498:	dfc00115 	stw	ra,4(sp)
    d49c:	000f27c0 	call	f27c <_read_r>
    d4a0:	10000716 	blt	r2,zero,d4c0 <__sread+0x38>
    d4a4:	80c01417 	ldw	r3,80(r16)
    d4a8:	1887883a 	add	r3,r3,r2
    d4ac:	80c01415 	stw	r3,80(r16)
    d4b0:	dfc00117 	ldw	ra,4(sp)
    d4b4:	dc000017 	ldw	r16,0(sp)
    d4b8:	dec00204 	addi	sp,sp,8
    d4bc:	f800283a 	ret
    d4c0:	80c0030b 	ldhu	r3,12(r16)
    d4c4:	18fbffcc 	andi	r3,r3,61439
    d4c8:	80c0030d 	sth	r3,12(r16)
    d4cc:	dfc00117 	ldw	ra,4(sp)
    d4d0:	dc000017 	ldw	r16,0(sp)
    d4d4:	dec00204 	addi	sp,sp,8
    d4d8:	f800283a 	ret

0000d4dc <__seofread>:
    d4dc:	0005883a 	mov	r2,zero
    d4e0:	f800283a 	ret

0000d4e4 <__swrite>:
    d4e4:	2880030b 	ldhu	r2,12(r5)
    d4e8:	defffb04 	addi	sp,sp,-20
    d4ec:	dcc00315 	stw	r19,12(sp)
    d4f0:	dc800215 	stw	r18,8(sp)
    d4f4:	dc400115 	stw	r17,4(sp)
    d4f8:	dc000015 	stw	r16,0(sp)
    d4fc:	dfc00415 	stw	ra,16(sp)
    d500:	10c0400c 	andi	r3,r2,256
    d504:	2821883a 	mov	r16,r5
    d508:	2023883a 	mov	r17,r4
    d50c:	3025883a 	mov	r18,r6
    d510:	3827883a 	mov	r19,r7
    d514:	18000526 	beq	r3,zero,d52c <__swrite+0x48>
    d518:	2940038f 	ldh	r5,14(r5)
    d51c:	01c00084 	movi	r7,2
    d520:	000d883a 	mov	r6,zero
    d524:	000f21c0 	call	f21c <_lseek_r>
    d528:	8080030b 	ldhu	r2,12(r16)
    d52c:	8140038f 	ldh	r5,14(r16)
    d530:	10bbffcc 	andi	r2,r2,61439
    d534:	980f883a 	mov	r7,r19
    d538:	900d883a 	mov	r6,r18
    d53c:	8809883a 	mov	r4,r17
    d540:	8080030d 	sth	r2,12(r16)
    d544:	dfc00417 	ldw	ra,16(sp)
    d548:	dcc00317 	ldw	r19,12(sp)
    d54c:	dc800217 	ldw	r18,8(sp)
    d550:	dc400117 	ldw	r17,4(sp)
    d554:	dc000017 	ldw	r16,0(sp)
    d558:	dec00504 	addi	sp,sp,20
    d55c:	000ece81 	jmpi	ece8 <_write_r>

0000d560 <__sseek>:
    d560:	defffe04 	addi	sp,sp,-8
    d564:	dc000015 	stw	r16,0(sp)
    d568:	2821883a 	mov	r16,r5
    d56c:	2940038f 	ldh	r5,14(r5)
    d570:	dfc00115 	stw	ra,4(sp)
    d574:	000f21c0 	call	f21c <_lseek_r>
    d578:	00ffffc4 	movi	r3,-1
    d57c:	10c00826 	beq	r2,r3,d5a0 <__sseek+0x40>
    d580:	80c0030b 	ldhu	r3,12(r16)
    d584:	80801415 	stw	r2,80(r16)
    d588:	18c40014 	ori	r3,r3,4096
    d58c:	80c0030d 	sth	r3,12(r16)
    d590:	dfc00117 	ldw	ra,4(sp)
    d594:	dc000017 	ldw	r16,0(sp)
    d598:	dec00204 	addi	sp,sp,8
    d59c:	f800283a 	ret
    d5a0:	80c0030b 	ldhu	r3,12(r16)
    d5a4:	18fbffcc 	andi	r3,r3,61439
    d5a8:	80c0030d 	sth	r3,12(r16)
    d5ac:	dfc00117 	ldw	ra,4(sp)
    d5b0:	dc000017 	ldw	r16,0(sp)
    d5b4:	dec00204 	addi	sp,sp,8
    d5b8:	f800283a 	ret

0000d5bc <__sclose>:
    d5bc:	2940038f 	ldh	r5,14(r5)
    d5c0:	000ed481 	jmpi	ed48 <_close_r>

0000d5c4 <strcmp>:
    d5c4:	2144b03a 	or	r2,r4,r5
    d5c8:	108000cc 	andi	r2,r2,3
    d5cc:	1000171e 	bne	r2,zero,d62c <strcmp+0x68>
    d5d0:	20800017 	ldw	r2,0(r4)
    d5d4:	28c00017 	ldw	r3,0(r5)
    d5d8:	10c0141e 	bne	r2,r3,d62c <strcmp+0x68>
    d5dc:	027fbff4 	movhi	r9,65279
    d5e0:	4a7fbfc4 	addi	r9,r9,-257
    d5e4:	0086303a 	nor	r3,zero,r2
    d5e8:	02202074 	movhi	r8,32897
    d5ec:	1245883a 	add	r2,r2,r9
    d5f0:	42202004 	addi	r8,r8,-32640
    d5f4:	10c4703a 	and	r2,r2,r3
    d5f8:	1204703a 	and	r2,r2,r8
    d5fc:	10000226 	beq	r2,zero,d608 <strcmp+0x44>
    d600:	00002306 	br	d690 <strcmp+0xcc>
    d604:	1000221e 	bne	r2,zero,d690 <strcmp+0xcc>
    d608:	21000104 	addi	r4,r4,4
    d60c:	20c00017 	ldw	r3,0(r4)
    d610:	29400104 	addi	r5,r5,4
    d614:	29800017 	ldw	r6,0(r5)
    d618:	1a4f883a 	add	r7,r3,r9
    d61c:	00c4303a 	nor	r2,zero,r3
    d620:	3884703a 	and	r2,r7,r2
    d624:	1204703a 	and	r2,r2,r8
    d628:	19bff626 	beq	r3,r6,d604 <__alt_data_end+0xf000d604>
    d62c:	20800003 	ldbu	r2,0(r4)
    d630:	10c03fcc 	andi	r3,r2,255
    d634:	18c0201c 	xori	r3,r3,128
    d638:	18ffe004 	addi	r3,r3,-128
    d63c:	18000c26 	beq	r3,zero,d670 <strcmp+0xac>
    d640:	29800007 	ldb	r6,0(r5)
    d644:	19800326 	beq	r3,r6,d654 <strcmp+0x90>
    d648:	00001306 	br	d698 <strcmp+0xd4>
    d64c:	29800007 	ldb	r6,0(r5)
    d650:	11800b1e 	bne	r2,r6,d680 <strcmp+0xbc>
    d654:	21000044 	addi	r4,r4,1
    d658:	20c00003 	ldbu	r3,0(r4)
    d65c:	29400044 	addi	r5,r5,1
    d660:	18803fcc 	andi	r2,r3,255
    d664:	1080201c 	xori	r2,r2,128
    d668:	10bfe004 	addi	r2,r2,-128
    d66c:	103ff71e 	bne	r2,zero,d64c <__alt_data_end+0xf000d64c>
    d670:	0007883a 	mov	r3,zero
    d674:	28800003 	ldbu	r2,0(r5)
    d678:	1885c83a 	sub	r2,r3,r2
    d67c:	f800283a 	ret
    d680:	28800003 	ldbu	r2,0(r5)
    d684:	18c03fcc 	andi	r3,r3,255
    d688:	1885c83a 	sub	r2,r3,r2
    d68c:	f800283a 	ret
    d690:	0005883a 	mov	r2,zero
    d694:	f800283a 	ret
    d698:	10c03fcc 	andi	r3,r2,255
    d69c:	003ff506 	br	d674 <__alt_data_end+0xf000d674>

0000d6a0 <__sprint_r.part.0>:
    d6a0:	28801917 	ldw	r2,100(r5)
    d6a4:	defff604 	addi	sp,sp,-40
    d6a8:	dd400515 	stw	r21,20(sp)
    d6ac:	dfc00915 	stw	ra,36(sp)
    d6b0:	df000815 	stw	fp,32(sp)
    d6b4:	ddc00715 	stw	r23,28(sp)
    d6b8:	dd800615 	stw	r22,24(sp)
    d6bc:	dd000415 	stw	r20,16(sp)
    d6c0:	dcc00315 	stw	r19,12(sp)
    d6c4:	dc800215 	stw	r18,8(sp)
    d6c8:	dc400115 	stw	r17,4(sp)
    d6cc:	dc000015 	stw	r16,0(sp)
    d6d0:	1088000c 	andi	r2,r2,8192
    d6d4:	302b883a 	mov	r21,r6
    d6d8:	10002e26 	beq	r2,zero,d794 <__sprint_r.part.0+0xf4>
    d6dc:	30800217 	ldw	r2,8(r6)
    d6e0:	35800017 	ldw	r22,0(r6)
    d6e4:	10002926 	beq	r2,zero,d78c <__sprint_r.part.0+0xec>
    d6e8:	2827883a 	mov	r19,r5
    d6ec:	2029883a 	mov	r20,r4
    d6f0:	b5c00104 	addi	r23,r22,4
    d6f4:	04bfffc4 	movi	r18,-1
    d6f8:	bc400017 	ldw	r17,0(r23)
    d6fc:	b4000017 	ldw	r16,0(r22)
    d700:	0039883a 	mov	fp,zero
    d704:	8822d0ba 	srli	r17,r17,2
    d708:	8800031e 	bne	r17,zero,d718 <__sprint_r.part.0+0x78>
    d70c:	00001806 	br	d770 <__sprint_r.part.0+0xd0>
    d710:	84000104 	addi	r16,r16,4
    d714:	8f001526 	beq	r17,fp,d76c <__sprint_r.part.0+0xcc>
    d718:	81400017 	ldw	r5,0(r16)
    d71c:	980d883a 	mov	r6,r19
    d720:	a009883a 	mov	r4,r20
    d724:	000f0c80 	call	f0c8 <_fputwc_r>
    d728:	e7000044 	addi	fp,fp,1
    d72c:	14bff81e 	bne	r2,r18,d710 <__alt_data_end+0xf000d710>
    d730:	9005883a 	mov	r2,r18
    d734:	a8000215 	stw	zero,8(r21)
    d738:	a8000115 	stw	zero,4(r21)
    d73c:	dfc00917 	ldw	ra,36(sp)
    d740:	df000817 	ldw	fp,32(sp)
    d744:	ddc00717 	ldw	r23,28(sp)
    d748:	dd800617 	ldw	r22,24(sp)
    d74c:	dd400517 	ldw	r21,20(sp)
    d750:	dd000417 	ldw	r20,16(sp)
    d754:	dcc00317 	ldw	r19,12(sp)
    d758:	dc800217 	ldw	r18,8(sp)
    d75c:	dc400117 	ldw	r17,4(sp)
    d760:	dc000017 	ldw	r16,0(sp)
    d764:	dec00a04 	addi	sp,sp,40
    d768:	f800283a 	ret
    d76c:	a8800217 	ldw	r2,8(r21)
    d770:	8c63883a 	add	r17,r17,r17
    d774:	8c63883a 	add	r17,r17,r17
    d778:	1445c83a 	sub	r2,r2,r17
    d77c:	a8800215 	stw	r2,8(r21)
    d780:	b5800204 	addi	r22,r22,8
    d784:	bdc00204 	addi	r23,r23,8
    d788:	103fdb1e 	bne	r2,zero,d6f8 <__alt_data_end+0xf000d6f8>
    d78c:	0005883a 	mov	r2,zero
    d790:	003fe806 	br	d734 <__alt_data_end+0xf000d734>
    d794:	000ab380 	call	ab38 <__sfvwrite_r>
    d798:	003fe606 	br	d734 <__alt_data_end+0xf000d734>

0000d79c <__sprint_r>:
    d79c:	30c00217 	ldw	r3,8(r6)
    d7a0:	18000126 	beq	r3,zero,d7a8 <__sprint_r+0xc>
    d7a4:	000d6a01 	jmpi	d6a0 <__sprint_r.part.0>
    d7a8:	30000115 	stw	zero,4(r6)
    d7ac:	0005883a 	mov	r2,zero
    d7b0:	f800283a 	ret

0000d7b4 <___vfiprintf_internal_r>:
    d7b4:	deffc904 	addi	sp,sp,-220
    d7b8:	df003515 	stw	fp,212(sp)
    d7bc:	dd003115 	stw	r20,196(sp)
    d7c0:	dfc03615 	stw	ra,216(sp)
    d7c4:	ddc03415 	stw	r23,208(sp)
    d7c8:	dd803315 	stw	r22,204(sp)
    d7cc:	dd403215 	stw	r21,200(sp)
    d7d0:	dcc03015 	stw	r19,192(sp)
    d7d4:	dc802f15 	stw	r18,188(sp)
    d7d8:	dc402e15 	stw	r17,184(sp)
    d7dc:	dc002d15 	stw	r16,180(sp)
    d7e0:	d9002015 	stw	r4,128(sp)
    d7e4:	d9c02215 	stw	r7,136(sp)
    d7e8:	2829883a 	mov	r20,r5
    d7ec:	3039883a 	mov	fp,r6
    d7f0:	20000226 	beq	r4,zero,d7fc <___vfiprintf_internal_r+0x48>
    d7f4:	20800e17 	ldw	r2,56(r4)
    d7f8:	1000cf26 	beq	r2,zero,db38 <___vfiprintf_internal_r+0x384>
    d7fc:	a080030b 	ldhu	r2,12(r20)
    d800:	10c8000c 	andi	r3,r2,8192
    d804:	1800061e 	bne	r3,zero,d820 <___vfiprintf_internal_r+0x6c>
    d808:	a1001917 	ldw	r4,100(r20)
    d80c:	00f7ffc4 	movi	r3,-8193
    d810:	10880014 	ori	r2,r2,8192
    d814:	20c6703a 	and	r3,r4,r3
    d818:	a080030d 	sth	r2,12(r20)
    d81c:	a0c01915 	stw	r3,100(r20)
    d820:	10c0020c 	andi	r3,r2,8
    d824:	1800a926 	beq	r3,zero,dacc <___vfiprintf_internal_r+0x318>
    d828:	a0c00417 	ldw	r3,16(r20)
    d82c:	1800a726 	beq	r3,zero,dacc <___vfiprintf_internal_r+0x318>
    d830:	1080068c 	andi	r2,r2,26
    d834:	00c00284 	movi	r3,10
    d838:	10c0ac26 	beq	r2,r3,daec <___vfiprintf_internal_r+0x338>
    d83c:	da801a04 	addi	r10,sp,104
    d840:	da801e15 	stw	r10,120(sp)
    d844:	d8801e17 	ldw	r2,120(sp)
    d848:	da8019c4 	addi	r10,sp,103
    d84c:	05820034 	movhi	r22,2048
    d850:	05c20034 	movhi	r23,2048
    d854:	da801f15 	stw	r10,124(sp)
    d858:	1295c83a 	sub	r10,r2,r10
    d85c:	b580e004 	addi	r22,r22,896
    d860:	bdc0dc04 	addi	r23,r23,880
    d864:	dec01a15 	stw	sp,104(sp)
    d868:	d8001c15 	stw	zero,112(sp)
    d86c:	d8001b15 	stw	zero,108(sp)
    d870:	d8002615 	stw	zero,152(sp)
    d874:	d8002315 	stw	zero,140(sp)
    d878:	da802715 	stw	r10,156(sp)
    d87c:	d811883a 	mov	r8,sp
    d880:	dd002115 	stw	r20,132(sp)
    d884:	e021883a 	mov	r16,fp
    d888:	80800007 	ldb	r2,0(r16)
    d88c:	1003ea26 	beq	r2,zero,e838 <___vfiprintf_internal_r+0x1084>
    d890:	00c00944 	movi	r3,37
    d894:	8025883a 	mov	r18,r16
    d898:	10c0021e 	bne	r2,r3,d8a4 <___vfiprintf_internal_r+0xf0>
    d89c:	00001606 	br	d8f8 <___vfiprintf_internal_r+0x144>
    d8a0:	10c00326 	beq	r2,r3,d8b0 <___vfiprintf_internal_r+0xfc>
    d8a4:	94800044 	addi	r18,r18,1
    d8a8:	90800007 	ldb	r2,0(r18)
    d8ac:	103ffc1e 	bne	r2,zero,d8a0 <__alt_data_end+0xf000d8a0>
    d8b0:	9423c83a 	sub	r17,r18,r16
    d8b4:	88001026 	beq	r17,zero,d8f8 <___vfiprintf_internal_r+0x144>
    d8b8:	d8c01c17 	ldw	r3,112(sp)
    d8bc:	d8801b17 	ldw	r2,108(sp)
    d8c0:	44000015 	stw	r16,0(r8)
    d8c4:	88c7883a 	add	r3,r17,r3
    d8c8:	10800044 	addi	r2,r2,1
    d8cc:	44400115 	stw	r17,4(r8)
    d8d0:	d8c01c15 	stw	r3,112(sp)
    d8d4:	d8801b15 	stw	r2,108(sp)
    d8d8:	010001c4 	movi	r4,7
    d8dc:	2080760e 	bge	r4,r2,dab8 <___vfiprintf_internal_r+0x304>
    d8e0:	1803821e 	bne	r3,zero,e6ec <___vfiprintf_internal_r+0xf38>
    d8e4:	da802317 	ldw	r10,140(sp)
    d8e8:	d8001b15 	stw	zero,108(sp)
    d8ec:	d811883a 	mov	r8,sp
    d8f0:	5455883a 	add	r10,r10,r17
    d8f4:	da802315 	stw	r10,140(sp)
    d8f8:	90800007 	ldb	r2,0(r18)
    d8fc:	10044626 	beq	r2,zero,ea18 <___vfiprintf_internal_r+0x1264>
    d900:	90c00047 	ldb	r3,1(r18)
    d904:	94000044 	addi	r16,r18,1
    d908:	d8001d85 	stb	zero,118(sp)
    d90c:	0009883a 	mov	r4,zero
    d910:	000f883a 	mov	r7,zero
    d914:	027fffc4 	movi	r9,-1
    d918:	0023883a 	mov	r17,zero
    d91c:	0029883a 	mov	r20,zero
    d920:	01401604 	movi	r5,88
    d924:	01800244 	movi	r6,9
    d928:	03400a84 	movi	r13,42
    d92c:	03001b04 	movi	r12,108
    d930:	84000044 	addi	r16,r16,1
    d934:	18bff804 	addi	r2,r3,-32
    d938:	28827336 	bltu	r5,r2,e308 <___vfiprintf_internal_r+0xb54>
    d93c:	100490ba 	slli	r2,r2,2
    d940:	02800074 	movhi	r10,1
    d944:	52b65504 	addi	r10,r10,-9900
    d948:	1285883a 	add	r2,r2,r10
    d94c:	10800017 	ldw	r2,0(r2)
    d950:	1000683a 	jmp	r2
    d954:	0000e03c 	xorhi	zero,zero,896
    d958:	0000e308 	cmpgei	zero,zero,908
    d95c:	0000e308 	cmpgei	zero,zero,908
    d960:	0000e05c 	xori	zero,zero,897
    d964:	0000e308 	cmpgei	zero,zero,908
    d968:	0000e308 	cmpgei	zero,zero,908
    d96c:	0000e308 	cmpgei	zero,zero,908
    d970:	0000e308 	cmpgei	zero,zero,908
    d974:	0000e308 	cmpgei	zero,zero,908
    d978:	0000e308 	cmpgei	zero,zero,908
    d97c:	0000e244 	movi	zero,905
    d980:	0000e260 	cmpeqi	zero,zero,905
    d984:	0000e308 	cmpgei	zero,zero,908
    d988:	0000db48 	cmpgei	zero,zero,877
    d98c:	0000e270 	cmpltui	zero,zero,905
    d990:	0000e308 	cmpgei	zero,zero,908
    d994:	0000e068 	cmpgeui	zero,zero,897
    d998:	0000e074 	movhi	zero,897
    d99c:	0000e074 	movhi	zero,897
    d9a0:	0000e074 	movhi	zero,897
    d9a4:	0000e074 	movhi	zero,897
    d9a8:	0000e074 	movhi	zero,897
    d9ac:	0000e074 	movhi	zero,897
    d9b0:	0000e074 	movhi	zero,897
    d9b4:	0000e074 	movhi	zero,897
    d9b8:	0000e074 	movhi	zero,897
    d9bc:	0000e308 	cmpgei	zero,zero,908
    d9c0:	0000e308 	cmpgei	zero,zero,908
    d9c4:	0000e308 	cmpgei	zero,zero,908
    d9c8:	0000e308 	cmpgei	zero,zero,908
    d9cc:	0000e308 	cmpgei	zero,zero,908
    d9d0:	0000e308 	cmpgei	zero,zero,908
    d9d4:	0000e308 	cmpgei	zero,zero,908
    d9d8:	0000e308 	cmpgei	zero,zero,908
    d9dc:	0000e308 	cmpgei	zero,zero,908
    d9e0:	0000e308 	cmpgei	zero,zero,908
    d9e4:	0000e0a0 	cmpeqi	zero,zero,898
    d9e8:	0000e308 	cmpgei	zero,zero,908
    d9ec:	0000e308 	cmpgei	zero,zero,908
    d9f0:	0000e308 	cmpgei	zero,zero,908
    d9f4:	0000e308 	cmpgei	zero,zero,908
    d9f8:	0000e308 	cmpgei	zero,zero,908
    d9fc:	0000e308 	cmpgei	zero,zero,908
    da00:	0000e308 	cmpgei	zero,zero,908
    da04:	0000e308 	cmpgei	zero,zero,908
    da08:	0000e308 	cmpgei	zero,zero,908
    da0c:	0000e308 	cmpgei	zero,zero,908
    da10:	0000e0d8 	cmpnei	zero,zero,899
    da14:	0000e308 	cmpgei	zero,zero,908
    da18:	0000e308 	cmpgei	zero,zero,908
    da1c:	0000e308 	cmpgei	zero,zero,908
    da20:	0000e308 	cmpgei	zero,zero,908
    da24:	0000e308 	cmpgei	zero,zero,908
    da28:	0000e130 	cmpltui	zero,zero,900
    da2c:	0000e308 	cmpgei	zero,zero,908
    da30:	0000e308 	cmpgei	zero,zero,908
    da34:	0000e1a0 	cmpeqi	zero,zero,902
    da38:	0000e308 	cmpgei	zero,zero,908
    da3c:	0000e308 	cmpgei	zero,zero,908
    da40:	0000e308 	cmpgei	zero,zero,908
    da44:	0000e308 	cmpgei	zero,zero,908
    da48:	0000e308 	cmpgei	zero,zero,908
    da4c:	0000e308 	cmpgei	zero,zero,908
    da50:	0000e308 	cmpgei	zero,zero,908
    da54:	0000e308 	cmpgei	zero,zero,908
    da58:	0000e308 	cmpgei	zero,zero,908
    da5c:	0000e308 	cmpgei	zero,zero,908
    da60:	0000df4c 	andi	zero,zero,893
    da64:	0000df78 	rdprs	zero,zero,893
    da68:	0000e308 	cmpgei	zero,zero,908
    da6c:	0000e308 	cmpgei	zero,zero,908
    da70:	0000e308 	cmpgei	zero,zero,908
    da74:	0000e2b0 	cmpltui	zero,zero,906
    da78:	0000df78 	rdprs	zero,zero,893
    da7c:	0000e308 	cmpgei	zero,zero,908
    da80:	0000e308 	cmpgei	zero,zero,908
    da84:	0000de0c 	andi	zero,zero,888
    da88:	0000e308 	cmpgei	zero,zero,908
    da8c:	0000de1c 	xori	zero,zero,888
    da90:	0000de58 	cmpnei	zero,zero,889
    da94:	0000db54 	movui	zero,877
    da98:	0000de00 	call	de0 <xEventGroupSetBits+0xec>
    da9c:	0000e308 	cmpgei	zero,zero,908
    daa0:	0000e1dc 	xori	zero,zero,903
    daa4:	0000e308 	cmpgei	zero,zero,908
    daa8:	0000e234 	movhi	zero,904
    daac:	0000e308 	cmpgei	zero,zero,908
    dab0:	0000e308 	cmpgei	zero,zero,908
    dab4:	0000def8 	rdprs	zero,zero,891
    dab8:	42000204 	addi	r8,r8,8
    dabc:	da802317 	ldw	r10,140(sp)
    dac0:	5455883a 	add	r10,r10,r17
    dac4:	da802315 	stw	r10,140(sp)
    dac8:	003f8b06 	br	d8f8 <__alt_data_end+0xf000d8f8>
    dacc:	d9002017 	ldw	r4,128(sp)
    dad0:	a00b883a 	mov	r5,r20
    dad4:	00086e00 	call	86e0 <__swsetup_r>
    dad8:	1003b11e 	bne	r2,zero,e9a0 <___vfiprintf_internal_r+0x11ec>
    dadc:	a080030b 	ldhu	r2,12(r20)
    dae0:	00c00284 	movi	r3,10
    dae4:	1080068c 	andi	r2,r2,26
    dae8:	10ff541e 	bne	r2,r3,d83c <__alt_data_end+0xf000d83c>
    daec:	a080038f 	ldh	r2,14(r20)
    daf0:	103f5216 	blt	r2,zero,d83c <__alt_data_end+0xf000d83c>
    daf4:	d9c02217 	ldw	r7,136(sp)
    daf8:	d9002017 	ldw	r4,128(sp)
    dafc:	e00d883a 	mov	r6,fp
    db00:	a00b883a 	mov	r5,r20
    db04:	000ec2c0 	call	ec2c <__sbprintf>
    db08:	dfc03617 	ldw	ra,216(sp)
    db0c:	df003517 	ldw	fp,212(sp)
    db10:	ddc03417 	ldw	r23,208(sp)
    db14:	dd803317 	ldw	r22,204(sp)
    db18:	dd403217 	ldw	r21,200(sp)
    db1c:	dd003117 	ldw	r20,196(sp)
    db20:	dcc03017 	ldw	r19,192(sp)
    db24:	dc802f17 	ldw	r18,188(sp)
    db28:	dc402e17 	ldw	r17,184(sp)
    db2c:	dc002d17 	ldw	r16,180(sp)
    db30:	dec03704 	addi	sp,sp,220
    db34:	f800283a 	ret
    db38:	000a6b40 	call	a6b4 <__sinit>
    db3c:	003f2f06 	br	d7fc <__alt_data_end+0xf000d7fc>
    db40:	0463c83a 	sub	r17,zero,r17
    db44:	d8802215 	stw	r2,136(sp)
    db48:	a5000114 	ori	r20,r20,4
    db4c:	80c00007 	ldb	r3,0(r16)
    db50:	003f7706 	br	d930 <__alt_data_end+0xf000d930>
    db54:	00800c04 	movi	r2,48
    db58:	da802217 	ldw	r10,136(sp)
    db5c:	d8801d05 	stb	r2,116(sp)
    db60:	00801e04 	movi	r2,120
    db64:	d8801d45 	stb	r2,117(sp)
    db68:	d8001d85 	stb	zero,118(sp)
    db6c:	50c00104 	addi	r3,r10,4
    db70:	54800017 	ldw	r18,0(r10)
    db74:	0027883a 	mov	r19,zero
    db78:	a0800094 	ori	r2,r20,2
    db7c:	48030b16 	blt	r9,zero,e7ac <___vfiprintf_internal_r+0xff8>
    db80:	00bfdfc4 	movi	r2,-129
    db84:	a096703a 	and	r11,r20,r2
    db88:	d8c02215 	stw	r3,136(sp)
    db8c:	5d000094 	ori	r20,r11,2
    db90:	90032b1e 	bne	r18,zero,e840 <___vfiprintf_internal_r+0x108c>
    db94:	00820034 	movhi	r2,2048
    db98:	10807b04 	addi	r2,r2,492
    db9c:	d8802615 	stw	r2,152(sp)
    dba0:	0039883a 	mov	fp,zero
    dba4:	48017b1e 	bne	r9,zero,e194 <___vfiprintf_internal_r+0x9e0>
    dba8:	0013883a 	mov	r9,zero
    dbac:	0027883a 	mov	r19,zero
    dbb0:	dd401a04 	addi	r21,sp,104
    dbb4:	4825883a 	mov	r18,r9
    dbb8:	4cc0010e 	bge	r9,r19,dbc0 <___vfiprintf_internal_r+0x40c>
    dbbc:	9825883a 	mov	r18,r19
    dbc0:	e7003fcc 	andi	fp,fp,255
    dbc4:	e700201c 	xori	fp,fp,128
    dbc8:	e73fe004 	addi	fp,fp,-128
    dbcc:	e0000126 	beq	fp,zero,dbd4 <___vfiprintf_internal_r+0x420>
    dbd0:	94800044 	addi	r18,r18,1
    dbd4:	a380008c 	andi	r14,r20,2
    dbd8:	70000126 	beq	r14,zero,dbe0 <___vfiprintf_internal_r+0x42c>
    dbdc:	94800084 	addi	r18,r18,2
    dbe0:	a700210c 	andi	fp,r20,132
    dbe4:	e001df1e 	bne	fp,zero,e364 <___vfiprintf_internal_r+0xbb0>
    dbe8:	8c87c83a 	sub	r3,r17,r18
    dbec:	00c1dd0e 	bge	zero,r3,e364 <___vfiprintf_internal_r+0xbb0>
    dbf0:	01c00404 	movi	r7,16
    dbf4:	d8801c17 	ldw	r2,112(sp)
    dbf8:	38c3ad0e 	bge	r7,r3,eab0 <___vfiprintf_internal_r+0x12fc>
    dbfc:	02820034 	movhi	r10,2048
    dc00:	5280e004 	addi	r10,r10,896
    dc04:	dc002915 	stw	r16,164(sp)
    dc08:	d9801b17 	ldw	r6,108(sp)
    dc0c:	da802415 	stw	r10,144(sp)
    dc10:	03c001c4 	movi	r15,7
    dc14:	da402515 	stw	r9,148(sp)
    dc18:	db802815 	stw	r14,160(sp)
    dc1c:	1821883a 	mov	r16,r3
    dc20:	00000506 	br	dc38 <___vfiprintf_internal_r+0x484>
    dc24:	31400084 	addi	r5,r6,2
    dc28:	42000204 	addi	r8,r8,8
    dc2c:	200d883a 	mov	r6,r4
    dc30:	843ffc04 	addi	r16,r16,-16
    dc34:	3c000d0e 	bge	r7,r16,dc6c <___vfiprintf_internal_r+0x4b8>
    dc38:	10800404 	addi	r2,r2,16
    dc3c:	31000044 	addi	r4,r6,1
    dc40:	45800015 	stw	r22,0(r8)
    dc44:	41c00115 	stw	r7,4(r8)
    dc48:	d8801c15 	stw	r2,112(sp)
    dc4c:	d9001b15 	stw	r4,108(sp)
    dc50:	793ff40e 	bge	r15,r4,dc24 <__alt_data_end+0xf000dc24>
    dc54:	1001b51e 	bne	r2,zero,e32c <___vfiprintf_internal_r+0xb78>
    dc58:	843ffc04 	addi	r16,r16,-16
    dc5c:	000d883a 	mov	r6,zero
    dc60:	01400044 	movi	r5,1
    dc64:	d811883a 	mov	r8,sp
    dc68:	3c3ff316 	blt	r7,r16,dc38 <__alt_data_end+0xf000dc38>
    dc6c:	8007883a 	mov	r3,r16
    dc70:	da402517 	ldw	r9,148(sp)
    dc74:	db802817 	ldw	r14,160(sp)
    dc78:	dc002917 	ldw	r16,164(sp)
    dc7c:	da802417 	ldw	r10,144(sp)
    dc80:	1885883a 	add	r2,r3,r2
    dc84:	40c00115 	stw	r3,4(r8)
    dc88:	42800015 	stw	r10,0(r8)
    dc8c:	d8801c15 	stw	r2,112(sp)
    dc90:	d9401b15 	stw	r5,108(sp)
    dc94:	00c001c4 	movi	r3,7
    dc98:	19426016 	blt	r3,r5,e61c <___vfiprintf_internal_r+0xe68>
    dc9c:	d8c01d87 	ldb	r3,118(sp)
    dca0:	42000204 	addi	r8,r8,8
    dca4:	29000044 	addi	r4,r5,1
    dca8:	1801b31e 	bne	r3,zero,e378 <___vfiprintf_internal_r+0xbc4>
    dcac:	7001c026 	beq	r14,zero,e3b0 <___vfiprintf_internal_r+0xbfc>
    dcb0:	d8c01d04 	addi	r3,sp,116
    dcb4:	10800084 	addi	r2,r2,2
    dcb8:	40c00015 	stw	r3,0(r8)
    dcbc:	00c00084 	movi	r3,2
    dcc0:	40c00115 	stw	r3,4(r8)
    dcc4:	d8801c15 	stw	r2,112(sp)
    dcc8:	d9001b15 	stw	r4,108(sp)
    dccc:	00c001c4 	movi	r3,7
    dcd0:	1902650e 	bge	r3,r4,e668 <___vfiprintf_internal_r+0xeb4>
    dcd4:	10029a1e 	bne	r2,zero,e740 <___vfiprintf_internal_r+0xf8c>
    dcd8:	00c02004 	movi	r3,128
    dcdc:	01000044 	movi	r4,1
    dce0:	000b883a 	mov	r5,zero
    dce4:	d811883a 	mov	r8,sp
    dce8:	e0c1b31e 	bne	fp,r3,e3b8 <___vfiprintf_internal_r+0xc04>
    dcec:	8cb9c83a 	sub	fp,r17,r18
    dcf0:	0701b10e 	bge	zero,fp,e3b8 <___vfiprintf_internal_r+0xc04>
    dcf4:	01c00404 	movi	r7,16
    dcf8:	3f03890e 	bge	r7,fp,eb20 <___vfiprintf_internal_r+0x136c>
    dcfc:	00c20034 	movhi	r3,2048
    dd00:	18c0dc04 	addi	r3,r3,880
    dd04:	d8c02415 	stw	r3,144(sp)
    dd08:	8007883a 	mov	r3,r16
    dd0c:	034001c4 	movi	r13,7
    dd10:	e021883a 	mov	r16,fp
    dd14:	da402515 	stw	r9,148(sp)
    dd18:	1839883a 	mov	fp,r3
    dd1c:	00000506 	br	dd34 <___vfiprintf_internal_r+0x580>
    dd20:	29800084 	addi	r6,r5,2
    dd24:	42000204 	addi	r8,r8,8
    dd28:	180b883a 	mov	r5,r3
    dd2c:	843ffc04 	addi	r16,r16,-16
    dd30:	3c000d0e 	bge	r7,r16,dd68 <___vfiprintf_internal_r+0x5b4>
    dd34:	10800404 	addi	r2,r2,16
    dd38:	28c00044 	addi	r3,r5,1
    dd3c:	45c00015 	stw	r23,0(r8)
    dd40:	41c00115 	stw	r7,4(r8)
    dd44:	d8801c15 	stw	r2,112(sp)
    dd48:	d8c01b15 	stw	r3,108(sp)
    dd4c:	68fff40e 	bge	r13,r3,dd20 <__alt_data_end+0xf000dd20>
    dd50:	1002241e 	bne	r2,zero,e5e4 <___vfiprintf_internal_r+0xe30>
    dd54:	843ffc04 	addi	r16,r16,-16
    dd58:	01800044 	movi	r6,1
    dd5c:	000b883a 	mov	r5,zero
    dd60:	d811883a 	mov	r8,sp
    dd64:	3c3ff316 	blt	r7,r16,dd34 <__alt_data_end+0xf000dd34>
    dd68:	da402517 	ldw	r9,148(sp)
    dd6c:	e007883a 	mov	r3,fp
    dd70:	8039883a 	mov	fp,r16
    dd74:	1821883a 	mov	r16,r3
    dd78:	d8c02417 	ldw	r3,144(sp)
    dd7c:	1705883a 	add	r2,r2,fp
    dd80:	47000115 	stw	fp,4(r8)
    dd84:	40c00015 	stw	r3,0(r8)
    dd88:	d8801c15 	stw	r2,112(sp)
    dd8c:	d9801b15 	stw	r6,108(sp)
    dd90:	00c001c4 	movi	r3,7
    dd94:	19827616 	blt	r3,r6,e770 <___vfiprintf_internal_r+0xfbc>
    dd98:	4cf9c83a 	sub	fp,r9,r19
    dd9c:	42000204 	addi	r8,r8,8
    dda0:	31000044 	addi	r4,r6,1
    dda4:	300b883a 	mov	r5,r6
    dda8:	07018516 	blt	zero,fp,e3c0 <___vfiprintf_internal_r+0xc0c>
    ddac:	9885883a 	add	r2,r19,r2
    ddb0:	45400015 	stw	r21,0(r8)
    ddb4:	44c00115 	stw	r19,4(r8)
    ddb8:	d8801c15 	stw	r2,112(sp)
    ddbc:	d9001b15 	stw	r4,108(sp)
    ddc0:	00c001c4 	movi	r3,7
    ddc4:	1901dd0e 	bge	r3,r4,e53c <___vfiprintf_internal_r+0xd88>
    ddc8:	1002401e 	bne	r2,zero,e6cc <___vfiprintf_internal_r+0xf18>
    ddcc:	d8001b15 	stw	zero,108(sp)
    ddd0:	a2c0010c 	andi	r11,r20,4
    ddd4:	58000226 	beq	r11,zero,dde0 <___vfiprintf_internal_r+0x62c>
    ddd8:	8ca7c83a 	sub	r19,r17,r18
    dddc:	04c2f216 	blt	zero,r19,e9a8 <___vfiprintf_internal_r+0x11f4>
    dde0:	8c80010e 	bge	r17,r18,dde8 <___vfiprintf_internal_r+0x634>
    dde4:	9023883a 	mov	r17,r18
    dde8:	da802317 	ldw	r10,140(sp)
    ddec:	5455883a 	add	r10,r10,r17
    ddf0:	da802315 	stw	r10,140(sp)
    ddf4:	d8001b15 	stw	zero,108(sp)
    ddf8:	d811883a 	mov	r8,sp
    ddfc:	003ea206 	br	d888 <__alt_data_end+0xf000d888>
    de00:	a5000814 	ori	r20,r20,32
    de04:	80c00007 	ldb	r3,0(r16)
    de08:	003ec906 	br	d930 <__alt_data_end+0xf000d930>
    de0c:	80c00007 	ldb	r3,0(r16)
    de10:	1b030926 	beq	r3,r12,ea38 <___vfiprintf_internal_r+0x1284>
    de14:	a5000414 	ori	r20,r20,16
    de18:	003ec506 	br	d930 <__alt_data_end+0xf000d930>
    de1c:	21003fcc 	andi	r4,r4,255
    de20:	20035e1e 	bne	r4,zero,eb9c <___vfiprintf_internal_r+0x13e8>
    de24:	a080080c 	andi	r2,r20,32
    de28:	1002a526 	beq	r2,zero,e8c0 <___vfiprintf_internal_r+0x110c>
    de2c:	da802217 	ldw	r10,136(sp)
    de30:	50800017 	ldw	r2,0(r10)
    de34:	da802317 	ldw	r10,140(sp)
    de38:	5007d7fa 	srai	r3,r10,31
    de3c:	da802217 	ldw	r10,136(sp)
    de40:	10c00115 	stw	r3,4(r2)
    de44:	52800104 	addi	r10,r10,4
    de48:	da802215 	stw	r10,136(sp)
    de4c:	da802317 	ldw	r10,140(sp)
    de50:	12800015 	stw	r10,0(r2)
    de54:	003e8c06 	br	d888 <__alt_data_end+0xf000d888>
    de58:	21003fcc 	andi	r4,r4,255
    de5c:	2003511e 	bne	r4,zero,eba4 <___vfiprintf_internal_r+0x13f0>
    de60:	a080080c 	andi	r2,r20,32
    de64:	1000a126 	beq	r2,zero,e0ec <___vfiprintf_internal_r+0x938>
    de68:	da802217 	ldw	r10,136(sp)
    de6c:	d8001d85 	stb	zero,118(sp)
    de70:	50800204 	addi	r2,r10,8
    de74:	54800017 	ldw	r18,0(r10)
    de78:	54c00117 	ldw	r19,4(r10)
    de7c:	4802b416 	blt	r9,zero,e950 <___vfiprintf_internal_r+0x119c>
    de80:	013fdfc4 	movi	r4,-129
    de84:	94c6b03a 	or	r3,r18,r19
    de88:	d8802215 	stw	r2,136(sp)
    de8c:	a128703a 	and	r20,r20,r4
    de90:	1800a226 	beq	r3,zero,e11c <___vfiprintf_internal_r+0x968>
    de94:	0039883a 	mov	fp,zero
    de98:	dd401a04 	addi	r21,sp,104
    de9c:	9006d0fa 	srli	r3,r18,3
    dea0:	9808977a 	slli	r4,r19,29
    dea4:	9826d0fa 	srli	r19,r19,3
    dea8:	948001cc 	andi	r18,r18,7
    deac:	90800c04 	addi	r2,r18,48
    deb0:	ad7fffc4 	addi	r21,r21,-1
    deb4:	20e4b03a 	or	r18,r4,r3
    deb8:	a8800005 	stb	r2,0(r21)
    debc:	94c6b03a 	or	r3,r18,r19
    dec0:	183ff61e 	bne	r3,zero,de9c <__alt_data_end+0xf000de9c>
    dec4:	a0c0004c 	andi	r3,r20,1
    dec8:	18005926 	beq	r3,zero,e030 <___vfiprintf_internal_r+0x87c>
    decc:	10803fcc 	andi	r2,r2,255
    ded0:	1080201c 	xori	r2,r2,128
    ded4:	10bfe004 	addi	r2,r2,-128
    ded8:	00c00c04 	movi	r3,48
    dedc:	10c05426 	beq	r2,r3,e030 <___vfiprintf_internal_r+0x87c>
    dee0:	da801e17 	ldw	r10,120(sp)
    dee4:	a8bfffc4 	addi	r2,r21,-1
    dee8:	a8ffffc5 	stb	r3,-1(r21)
    deec:	50a7c83a 	sub	r19,r10,r2
    def0:	102b883a 	mov	r21,r2
    def4:	003f2f06 	br	dbb4 <__alt_data_end+0xf000dbb4>
    def8:	21003fcc 	andi	r4,r4,255
    defc:	2003421e 	bne	r4,zero,ec08 <___vfiprintf_internal_r+0x1454>
    df00:	00820034 	movhi	r2,2048
    df04:	10807b04 	addi	r2,r2,492
    df08:	d8802615 	stw	r2,152(sp)
    df0c:	a080080c 	andi	r2,r20,32
    df10:	1000aa26 	beq	r2,zero,e1bc <___vfiprintf_internal_r+0xa08>
    df14:	da802217 	ldw	r10,136(sp)
    df18:	54800017 	ldw	r18,0(r10)
    df1c:	54c00117 	ldw	r19,4(r10)
    df20:	52800204 	addi	r10,r10,8
    df24:	da802215 	stw	r10,136(sp)
    df28:	a080004c 	andi	r2,r20,1
    df2c:	1001d226 	beq	r2,zero,e678 <___vfiprintf_internal_r+0xec4>
    df30:	94c4b03a 	or	r2,r18,r19
    df34:	1002351e 	bne	r2,zero,e80c <___vfiprintf_internal_r+0x1058>
    df38:	d8001d85 	stb	zero,118(sp)
    df3c:	48022216 	blt	r9,zero,e7c8 <___vfiprintf_internal_r+0x1014>
    df40:	00bfdfc4 	movi	r2,-129
    df44:	a0a8703a 	and	r20,r20,r2
    df48:	003f1506 	br	dba0 <__alt_data_end+0xf000dba0>
    df4c:	da802217 	ldw	r10,136(sp)
    df50:	04800044 	movi	r18,1
    df54:	d8001d85 	stb	zero,118(sp)
    df58:	50800017 	ldw	r2,0(r10)
    df5c:	52800104 	addi	r10,r10,4
    df60:	da802215 	stw	r10,136(sp)
    df64:	d8801005 	stb	r2,64(sp)
    df68:	9027883a 	mov	r19,r18
    df6c:	dd401004 	addi	r21,sp,64
    df70:	0013883a 	mov	r9,zero
    df74:	003f1706 	br	dbd4 <__alt_data_end+0xf000dbd4>
    df78:	21003fcc 	andi	r4,r4,255
    df7c:	2003201e 	bne	r4,zero,ec00 <___vfiprintf_internal_r+0x144c>
    df80:	a080080c 	andi	r2,r20,32
    df84:	10004b26 	beq	r2,zero,e0b4 <___vfiprintf_internal_r+0x900>
    df88:	da802217 	ldw	r10,136(sp)
    df8c:	50800117 	ldw	r2,4(r10)
    df90:	54800017 	ldw	r18,0(r10)
    df94:	52800204 	addi	r10,r10,8
    df98:	da802215 	stw	r10,136(sp)
    df9c:	1027883a 	mov	r19,r2
    dfa0:	10022c16 	blt	r2,zero,e854 <___vfiprintf_internal_r+0x10a0>
    dfa4:	df001d83 	ldbu	fp,118(sp)
    dfa8:	48007216 	blt	r9,zero,e174 <___vfiprintf_internal_r+0x9c0>
    dfac:	00ffdfc4 	movi	r3,-129
    dfb0:	94c4b03a 	or	r2,r18,r19
    dfb4:	a0e8703a 	and	r20,r20,r3
    dfb8:	1000cc26 	beq	r2,zero,e2ec <___vfiprintf_internal_r+0xb38>
    dfbc:	98021026 	beq	r19,zero,e800 <___vfiprintf_internal_r+0x104c>
    dfc0:	dc402415 	stw	r17,144(sp)
    dfc4:	dc002515 	stw	r16,148(sp)
    dfc8:	9823883a 	mov	r17,r19
    dfcc:	9021883a 	mov	r16,r18
    dfd0:	dd401a04 	addi	r21,sp,104
    dfd4:	4825883a 	mov	r18,r9
    dfd8:	4027883a 	mov	r19,r8
    dfdc:	8009883a 	mov	r4,r16
    dfe0:	880b883a 	mov	r5,r17
    dfe4:	01800284 	movi	r6,10
    dfe8:	000f883a 	mov	r7,zero
    dfec:	000fb940 	call	fb94 <__umoddi3>
    dff0:	10800c04 	addi	r2,r2,48
    dff4:	ad7fffc4 	addi	r21,r21,-1
    dff8:	8009883a 	mov	r4,r16
    dffc:	880b883a 	mov	r5,r17
    e000:	a8800005 	stb	r2,0(r21)
    e004:	01800284 	movi	r6,10
    e008:	000f883a 	mov	r7,zero
    e00c:	000f61c0 	call	f61c <__udivdi3>
    e010:	1021883a 	mov	r16,r2
    e014:	10c4b03a 	or	r2,r2,r3
    e018:	1823883a 	mov	r17,r3
    e01c:	103fef1e 	bne	r2,zero,dfdc <__alt_data_end+0xf000dfdc>
    e020:	dc402417 	ldw	r17,144(sp)
    e024:	dc002517 	ldw	r16,148(sp)
    e028:	9013883a 	mov	r9,r18
    e02c:	9811883a 	mov	r8,r19
    e030:	da801e17 	ldw	r10,120(sp)
    e034:	5567c83a 	sub	r19,r10,r21
    e038:	003ede06 	br	dbb4 <__alt_data_end+0xf000dbb4>
    e03c:	38803fcc 	andi	r2,r7,255
    e040:	1080201c 	xori	r2,r2,128
    e044:	10bfe004 	addi	r2,r2,-128
    e048:	1002371e 	bne	r2,zero,e928 <___vfiprintf_internal_r+0x1174>
    e04c:	01000044 	movi	r4,1
    e050:	01c00804 	movi	r7,32
    e054:	80c00007 	ldb	r3,0(r16)
    e058:	003e3506 	br	d930 <__alt_data_end+0xf000d930>
    e05c:	a5000054 	ori	r20,r20,1
    e060:	80c00007 	ldb	r3,0(r16)
    e064:	003e3206 	br	d930 <__alt_data_end+0xf000d930>
    e068:	a5002014 	ori	r20,r20,128
    e06c:	80c00007 	ldb	r3,0(r16)
    e070:	003e2f06 	br	d930 <__alt_data_end+0xf000d930>
    e074:	8015883a 	mov	r10,r16
    e078:	0023883a 	mov	r17,zero
    e07c:	18bff404 	addi	r2,r3,-48
    e080:	50c00007 	ldb	r3,0(r10)
    e084:	8c4002a4 	muli	r17,r17,10
    e088:	84000044 	addi	r16,r16,1
    e08c:	8015883a 	mov	r10,r16
    e090:	1463883a 	add	r17,r2,r17
    e094:	18bff404 	addi	r2,r3,-48
    e098:	30bff92e 	bgeu	r6,r2,e080 <__alt_data_end+0xf000e080>
    e09c:	003e2506 	br	d934 <__alt_data_end+0xf000d934>
    e0a0:	21003fcc 	andi	r4,r4,255
    e0a4:	2002d41e 	bne	r4,zero,ebf8 <___vfiprintf_internal_r+0x1444>
    e0a8:	a5000414 	ori	r20,r20,16
    e0ac:	a080080c 	andi	r2,r20,32
    e0b0:	103fb51e 	bne	r2,zero,df88 <__alt_data_end+0xf000df88>
    e0b4:	a080040c 	andi	r2,r20,16
    e0b8:	1001f826 	beq	r2,zero,e89c <___vfiprintf_internal_r+0x10e8>
    e0bc:	da802217 	ldw	r10,136(sp)
    e0c0:	54800017 	ldw	r18,0(r10)
    e0c4:	52800104 	addi	r10,r10,4
    e0c8:	da802215 	stw	r10,136(sp)
    e0cc:	9027d7fa 	srai	r19,r18,31
    e0d0:	9805883a 	mov	r2,r19
    e0d4:	003fb206 	br	dfa0 <__alt_data_end+0xf000dfa0>
    e0d8:	21003fcc 	andi	r4,r4,255
    e0dc:	2002c41e 	bne	r4,zero,ebf0 <___vfiprintf_internal_r+0x143c>
    e0e0:	a5000414 	ori	r20,r20,16
    e0e4:	a080080c 	andi	r2,r20,32
    e0e8:	103f5f1e 	bne	r2,zero,de68 <__alt_data_end+0xf000de68>
    e0ec:	a080040c 	andi	r2,r20,16
    e0f0:	10020f26 	beq	r2,zero,e930 <___vfiprintf_internal_r+0x117c>
    e0f4:	da802217 	ldw	r10,136(sp)
    e0f8:	d8001d85 	stb	zero,118(sp)
    e0fc:	0027883a 	mov	r19,zero
    e100:	50800104 	addi	r2,r10,4
    e104:	54800017 	ldw	r18,0(r10)
    e108:	48021116 	blt	r9,zero,e950 <___vfiprintf_internal_r+0x119c>
    e10c:	00ffdfc4 	movi	r3,-129
    e110:	d8802215 	stw	r2,136(sp)
    e114:	a0e8703a 	and	r20,r20,r3
    e118:	903f5e1e 	bne	r18,zero,de94 <__alt_data_end+0xf000de94>
    e11c:	0039883a 	mov	fp,zero
    e120:	4802a626 	beq	r9,zero,ebbc <___vfiprintf_internal_r+0x1408>
    e124:	0025883a 	mov	r18,zero
    e128:	0027883a 	mov	r19,zero
    e12c:	003f5a06 	br	de98 <__alt_data_end+0xf000de98>
    e130:	21003fcc 	andi	r4,r4,255
    e134:	20029f1e 	bne	r4,zero,ebb4 <___vfiprintf_internal_r+0x1400>
    e138:	a5000414 	ori	r20,r20,16
    e13c:	a080080c 	andi	r2,r20,32
    e140:	10005e1e 	bne	r2,zero,e2bc <___vfiprintf_internal_r+0xb08>
    e144:	a080040c 	andi	r2,r20,16
    e148:	1001a21e 	bne	r2,zero,e7d4 <___vfiprintf_internal_r+0x1020>
    e14c:	a080100c 	andi	r2,r20,64
    e150:	d8001d85 	stb	zero,118(sp)
    e154:	da802217 	ldw	r10,136(sp)
    e158:	1002231e 	bne	r2,zero,e9e8 <___vfiprintf_internal_r+0x1234>
    e15c:	50800104 	addi	r2,r10,4
    e160:	54800017 	ldw	r18,0(r10)
    e164:	0027883a 	mov	r19,zero
    e168:	4801a00e 	bge	r9,zero,e7ec <___vfiprintf_internal_r+0x1038>
    e16c:	d8802215 	stw	r2,136(sp)
    e170:	0039883a 	mov	fp,zero
    e174:	94c4b03a 	or	r2,r18,r19
    e178:	103f901e 	bne	r2,zero,dfbc <__alt_data_end+0xf000dfbc>
    e17c:	00800044 	movi	r2,1
    e180:	10803fcc 	andi	r2,r2,255
    e184:	00c00044 	movi	r3,1
    e188:	10c05926 	beq	r2,r3,e2f0 <___vfiprintf_internal_r+0xb3c>
    e18c:	00c00084 	movi	r3,2
    e190:	10ffe41e 	bne	r2,r3,e124 <__alt_data_end+0xf000e124>
    e194:	0025883a 	mov	r18,zero
    e198:	0027883a 	mov	r19,zero
    e19c:	00013d06 	br	e694 <___vfiprintf_internal_r+0xee0>
    e1a0:	21003fcc 	andi	r4,r4,255
    e1a4:	2002811e 	bne	r4,zero,ebac <___vfiprintf_internal_r+0x13f8>
    e1a8:	00820034 	movhi	r2,2048
    e1ac:	10807604 	addi	r2,r2,472
    e1b0:	d8802615 	stw	r2,152(sp)
    e1b4:	a080080c 	andi	r2,r20,32
    e1b8:	103f561e 	bne	r2,zero,df14 <__alt_data_end+0xf000df14>
    e1bc:	a080040c 	andi	r2,r20,16
    e1c0:	1001d126 	beq	r2,zero,e908 <___vfiprintf_internal_r+0x1154>
    e1c4:	da802217 	ldw	r10,136(sp)
    e1c8:	0027883a 	mov	r19,zero
    e1cc:	54800017 	ldw	r18,0(r10)
    e1d0:	52800104 	addi	r10,r10,4
    e1d4:	da802215 	stw	r10,136(sp)
    e1d8:	003f5306 	br	df28 <__alt_data_end+0xf000df28>
    e1dc:	da802217 	ldw	r10,136(sp)
    e1e0:	d8001d85 	stb	zero,118(sp)
    e1e4:	55400017 	ldw	r21,0(r10)
    e1e8:	50c00104 	addi	r3,r10,4
    e1ec:	a8024226 	beq	r21,zero,eaf8 <___vfiprintf_internal_r+0x1344>
    e1f0:	48021816 	blt	r9,zero,ea54 <___vfiprintf_internal_r+0x12a0>
    e1f4:	480d883a 	mov	r6,r9
    e1f8:	000b883a 	mov	r5,zero
    e1fc:	a809883a 	mov	r4,r21
    e200:	d8c02a15 	stw	r3,168(sp)
    e204:	da002b15 	stw	r8,172(sp)
    e208:	da402c15 	stw	r9,176(sp)
    e20c:	000bc200 	call	bc20 <memchr>
    e210:	d8c02a17 	ldw	r3,168(sp)
    e214:	da002b17 	ldw	r8,172(sp)
    e218:	da402c17 	ldw	r9,176(sp)
    e21c:	10024826 	beq	r2,zero,eb40 <___vfiprintf_internal_r+0x138c>
    e220:	1567c83a 	sub	r19,r2,r21
    e224:	df001d83 	ldbu	fp,118(sp)
    e228:	d8c02215 	stw	r3,136(sp)
    e22c:	0013883a 	mov	r9,zero
    e230:	003e6006 	br	dbb4 <__alt_data_end+0xf000dbb4>
    e234:	21003fcc 	andi	r4,r4,255
    e238:	203fc026 	beq	r4,zero,e13c <__alt_data_end+0xf000e13c>
    e23c:	d9c01d85 	stb	r7,118(sp)
    e240:	003fbe06 	br	e13c <__alt_data_end+0xf000e13c>
    e244:	da802217 	ldw	r10,136(sp)
    e248:	54400017 	ldw	r17,0(r10)
    e24c:	50800104 	addi	r2,r10,4
    e250:	883e3b16 	blt	r17,zero,db40 <__alt_data_end+0xf000db40>
    e254:	d8802215 	stw	r2,136(sp)
    e258:	80c00007 	ldb	r3,0(r16)
    e25c:	003db406 	br	d930 <__alt_data_end+0xf000d930>
    e260:	01000044 	movi	r4,1
    e264:	01c00ac4 	movi	r7,43
    e268:	80c00007 	ldb	r3,0(r16)
    e26c:	003db006 	br	d930 <__alt_data_end+0xf000d930>
    e270:	80c00007 	ldb	r3,0(r16)
    e274:	82800044 	addi	r10,r16,1
    e278:	1b423c26 	beq	r3,r13,eb6c <___vfiprintf_internal_r+0x13b8>
    e27c:	18bff404 	addi	r2,r3,-48
    e280:	0013883a 	mov	r9,zero
    e284:	30822b36 	bltu	r6,r2,eb34 <___vfiprintf_internal_r+0x1380>
    e288:	50c00007 	ldb	r3,0(r10)
    e28c:	4a4002a4 	muli	r9,r9,10
    e290:	54000044 	addi	r16,r10,1
    e294:	8015883a 	mov	r10,r16
    e298:	4893883a 	add	r9,r9,r2
    e29c:	18bff404 	addi	r2,r3,-48
    e2a0:	30bff92e 	bgeu	r6,r2,e288 <__alt_data_end+0xf000e288>
    e2a4:	483da30e 	bge	r9,zero,d934 <__alt_data_end+0xf000d934>
    e2a8:	027fffc4 	movi	r9,-1
    e2ac:	003da106 	br	d934 <__alt_data_end+0xf000d934>
    e2b0:	a5001014 	ori	r20,r20,64
    e2b4:	80c00007 	ldb	r3,0(r16)
    e2b8:	003d9d06 	br	d930 <__alt_data_end+0xf000d930>
    e2bc:	da802217 	ldw	r10,136(sp)
    e2c0:	d8001d85 	stb	zero,118(sp)
    e2c4:	50c00204 	addi	r3,r10,8
    e2c8:	54800017 	ldw	r18,0(r10)
    e2cc:	54c00117 	ldw	r19,4(r10)
    e2d0:	4801ca16 	blt	r9,zero,e9fc <___vfiprintf_internal_r+0x1248>
    e2d4:	013fdfc4 	movi	r4,-129
    e2d8:	94c4b03a 	or	r2,r18,r19
    e2dc:	d8c02215 	stw	r3,136(sp)
    e2e0:	a128703a 	and	r20,r20,r4
    e2e4:	0039883a 	mov	fp,zero
    e2e8:	103f341e 	bne	r2,zero,dfbc <__alt_data_end+0xf000dfbc>
    e2ec:	483e2e26 	beq	r9,zero,dba8 <__alt_data_end+0xf000dba8>
    e2f0:	0025883a 	mov	r18,zero
    e2f4:	94800c04 	addi	r18,r18,48
    e2f8:	dc8019c5 	stb	r18,103(sp)
    e2fc:	dcc02717 	ldw	r19,156(sp)
    e300:	dd4019c4 	addi	r21,sp,103
    e304:	003e2b06 	br	dbb4 <__alt_data_end+0xf000dbb4>
    e308:	21003fcc 	andi	r4,r4,255
    e30c:	2002361e 	bne	r4,zero,ebe8 <___vfiprintf_internal_r+0x1434>
    e310:	1801c126 	beq	r3,zero,ea18 <___vfiprintf_internal_r+0x1264>
    e314:	04800044 	movi	r18,1
    e318:	d8c01005 	stb	r3,64(sp)
    e31c:	d8001d85 	stb	zero,118(sp)
    e320:	9027883a 	mov	r19,r18
    e324:	dd401004 	addi	r21,sp,64
    e328:	003f1106 	br	df70 <__alt_data_end+0xf000df70>
    e32c:	d9402117 	ldw	r5,132(sp)
    e330:	d9002017 	ldw	r4,128(sp)
    e334:	d9801a04 	addi	r6,sp,104
    e338:	d9c02b15 	stw	r7,172(sp)
    e33c:	dbc02a15 	stw	r15,168(sp)
    e340:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    e344:	d9c02b17 	ldw	r7,172(sp)
    e348:	dbc02a17 	ldw	r15,168(sp)
    e34c:	10006d1e 	bne	r2,zero,e504 <___vfiprintf_internal_r+0xd50>
    e350:	d9801b17 	ldw	r6,108(sp)
    e354:	d8801c17 	ldw	r2,112(sp)
    e358:	d811883a 	mov	r8,sp
    e35c:	31400044 	addi	r5,r6,1
    e360:	003e3306 	br	dc30 <__alt_data_end+0xf000dc30>
    e364:	d9401b17 	ldw	r5,108(sp)
    e368:	d8801c17 	ldw	r2,112(sp)
    e36c:	29000044 	addi	r4,r5,1
    e370:	d8c01d87 	ldb	r3,118(sp)
    e374:	183e4d26 	beq	r3,zero,dcac <__alt_data_end+0xf000dcac>
    e378:	00c00044 	movi	r3,1
    e37c:	d9401d84 	addi	r5,sp,118
    e380:	10c5883a 	add	r2,r2,r3
    e384:	41400015 	stw	r5,0(r8)
    e388:	40c00115 	stw	r3,4(r8)
    e38c:	d8801c15 	stw	r2,112(sp)
    e390:	d9001b15 	stw	r4,108(sp)
    e394:	014001c4 	movi	r5,7
    e398:	2900a90e 	bge	r5,r4,e640 <___vfiprintf_internal_r+0xe8c>
    e39c:	1000da1e 	bne	r2,zero,e708 <___vfiprintf_internal_r+0xf54>
    e3a0:	7000ab1e 	bne	r14,zero,e650 <___vfiprintf_internal_r+0xe9c>
    e3a4:	000b883a 	mov	r5,zero
    e3a8:	1809883a 	mov	r4,r3
    e3ac:	d811883a 	mov	r8,sp
    e3b0:	00c02004 	movi	r3,128
    e3b4:	e0fe4d26 	beq	fp,r3,dcec <__alt_data_end+0xf000dcec>
    e3b8:	4cf9c83a 	sub	fp,r9,r19
    e3bc:	073e7b0e 	bge	zero,fp,ddac <__alt_data_end+0xf000ddac>
    e3c0:	01c00404 	movi	r7,16
    e3c4:	3f01900e 	bge	r7,fp,ea08 <___vfiprintf_internal_r+0x1254>
    e3c8:	00c20034 	movhi	r3,2048
    e3cc:	18c0dc04 	addi	r3,r3,880
    e3d0:	d8c02415 	stw	r3,144(sp)
    e3d4:	034001c4 	movi	r13,7
    e3d8:	00000506 	br	e3f0 <___vfiprintf_internal_r+0xc3c>
    e3dc:	29000084 	addi	r4,r5,2
    e3e0:	42000204 	addi	r8,r8,8
    e3e4:	180b883a 	mov	r5,r3
    e3e8:	e73ffc04 	addi	fp,fp,-16
    e3ec:	3f000d0e 	bge	r7,fp,e424 <___vfiprintf_internal_r+0xc70>
    e3f0:	10800404 	addi	r2,r2,16
    e3f4:	28c00044 	addi	r3,r5,1
    e3f8:	45c00015 	stw	r23,0(r8)
    e3fc:	41c00115 	stw	r7,4(r8)
    e400:	d8801c15 	stw	r2,112(sp)
    e404:	d8c01b15 	stw	r3,108(sp)
    e408:	68fff40e 	bge	r13,r3,e3dc <__alt_data_end+0xf000e3dc>
    e40c:	1000101e 	bne	r2,zero,e450 <___vfiprintf_internal_r+0xc9c>
    e410:	e73ffc04 	addi	fp,fp,-16
    e414:	01000044 	movi	r4,1
    e418:	000b883a 	mov	r5,zero
    e41c:	d811883a 	mov	r8,sp
    e420:	3f3ff316 	blt	r7,fp,e3f0 <__alt_data_end+0xf000e3f0>
    e424:	da802417 	ldw	r10,144(sp)
    e428:	1705883a 	add	r2,r2,fp
    e42c:	47000115 	stw	fp,4(r8)
    e430:	42800015 	stw	r10,0(r8)
    e434:	d8801c15 	stw	r2,112(sp)
    e438:	d9001b15 	stw	r4,108(sp)
    e43c:	00c001c4 	movi	r3,7
    e440:	19003616 	blt	r3,r4,e51c <___vfiprintf_internal_r+0xd68>
    e444:	42000204 	addi	r8,r8,8
    e448:	21000044 	addi	r4,r4,1
    e44c:	003e5706 	br	ddac <__alt_data_end+0xf000ddac>
    e450:	d9402117 	ldw	r5,132(sp)
    e454:	d9002017 	ldw	r4,128(sp)
    e458:	d9801a04 	addi	r6,sp,104
    e45c:	d9c02b15 	stw	r7,172(sp)
    e460:	db402a15 	stw	r13,168(sp)
    e464:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    e468:	d9c02b17 	ldw	r7,172(sp)
    e46c:	db402a17 	ldw	r13,168(sp)
    e470:	1000241e 	bne	r2,zero,e504 <___vfiprintf_internal_r+0xd50>
    e474:	d9401b17 	ldw	r5,108(sp)
    e478:	d8801c17 	ldw	r2,112(sp)
    e47c:	d811883a 	mov	r8,sp
    e480:	29000044 	addi	r4,r5,1
    e484:	003fd806 	br	e3e8 <__alt_data_end+0xf000e3e8>
    e488:	d9401b17 	ldw	r5,108(sp)
    e48c:	00c20034 	movhi	r3,2048
    e490:	18c0e004 	addi	r3,r3,896
    e494:	d8c02415 	stw	r3,144(sp)
    e498:	29400044 	addi	r5,r5,1
    e49c:	d8c02417 	ldw	r3,144(sp)
    e4a0:	14c5883a 	add	r2,r2,r19
    e4a4:	44c00115 	stw	r19,4(r8)
    e4a8:	40c00015 	stw	r3,0(r8)
    e4ac:	d8801c15 	stw	r2,112(sp)
    e4b0:	d9401b15 	stw	r5,108(sp)
    e4b4:	00c001c4 	movi	r3,7
    e4b8:	1940070e 	bge	r3,r5,e4d8 <___vfiprintf_internal_r+0xd24>
    e4bc:	103e4826 	beq	r2,zero,dde0 <__alt_data_end+0xf000dde0>
    e4c0:	d9402117 	ldw	r5,132(sp)
    e4c4:	d9002017 	ldw	r4,128(sp)
    e4c8:	d9801a04 	addi	r6,sp,104
    e4cc:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    e4d0:	10000c1e 	bne	r2,zero,e504 <___vfiprintf_internal_r+0xd50>
    e4d4:	d8801c17 	ldw	r2,112(sp)
    e4d8:	8c80010e 	bge	r17,r18,e4e0 <___vfiprintf_internal_r+0xd2c>
    e4dc:	9023883a 	mov	r17,r18
    e4e0:	da802317 	ldw	r10,140(sp)
    e4e4:	5455883a 	add	r10,r10,r17
    e4e8:	da802315 	stw	r10,140(sp)
    e4ec:	103e4126 	beq	r2,zero,ddf4 <__alt_data_end+0xf000ddf4>
    e4f0:	d9402117 	ldw	r5,132(sp)
    e4f4:	d9002017 	ldw	r4,128(sp)
    e4f8:	d9801a04 	addi	r6,sp,104
    e4fc:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    e500:	103e3c26 	beq	r2,zero,ddf4 <__alt_data_end+0xf000ddf4>
    e504:	dd002117 	ldw	r20,132(sp)
    e508:	a080030b 	ldhu	r2,12(r20)
    e50c:	1080100c 	andi	r2,r2,64
    e510:	1001231e 	bne	r2,zero,e9a0 <___vfiprintf_internal_r+0x11ec>
    e514:	d8802317 	ldw	r2,140(sp)
    e518:	003d7b06 	br	db08 <__alt_data_end+0xf000db08>
    e51c:	1000991e 	bne	r2,zero,e784 <___vfiprintf_internal_r+0xfd0>
    e520:	00c00044 	movi	r3,1
    e524:	9805883a 	mov	r2,r19
    e528:	dd400015 	stw	r21,0(sp)
    e52c:	dcc00115 	stw	r19,4(sp)
    e530:	dcc01c15 	stw	r19,112(sp)
    e534:	d8c01b15 	stw	r3,108(sp)
    e538:	d811883a 	mov	r8,sp
    e53c:	42000204 	addi	r8,r8,8
    e540:	a2c0010c 	andi	r11,r20,4
    e544:	583fe426 	beq	r11,zero,e4d8 <__alt_data_end+0xf000e4d8>
    e548:	8ca7c83a 	sub	r19,r17,r18
    e54c:	04ffe20e 	bge	zero,r19,e4d8 <__alt_data_end+0xf000e4d8>
    e550:	01c00404 	movi	r7,16
    e554:	3cffcc0e 	bge	r7,r19,e488 <__alt_data_end+0xf000e488>
    e558:	02820034 	movhi	r10,2048
    e55c:	5280e004 	addi	r10,r10,896
    e560:	d9001b17 	ldw	r4,108(sp)
    e564:	da802415 	stw	r10,144(sp)
    e568:	382b883a 	mov	r21,r7
    e56c:	050001c4 	movi	r20,7
    e570:	df002017 	ldw	fp,128(sp)
    e574:	00000506 	br	e58c <___vfiprintf_internal_r+0xdd8>
    e578:	21400084 	addi	r5,r4,2
    e57c:	42000204 	addi	r8,r8,8
    e580:	1809883a 	mov	r4,r3
    e584:	9cfffc04 	addi	r19,r19,-16
    e588:	acffc40e 	bge	r21,r19,e49c <__alt_data_end+0xf000e49c>
    e58c:	10800404 	addi	r2,r2,16
    e590:	20c00044 	addi	r3,r4,1
    e594:	45800015 	stw	r22,0(r8)
    e598:	45400115 	stw	r21,4(r8)
    e59c:	d8801c15 	stw	r2,112(sp)
    e5a0:	d8c01b15 	stw	r3,108(sp)
    e5a4:	a0fff40e 	bge	r20,r3,e578 <__alt_data_end+0xf000e578>
    e5a8:	1000041e 	bne	r2,zero,e5bc <___vfiprintf_internal_r+0xe08>
    e5ac:	01400044 	movi	r5,1
    e5b0:	0009883a 	mov	r4,zero
    e5b4:	d811883a 	mov	r8,sp
    e5b8:	003ff206 	br	e584 <__alt_data_end+0xf000e584>
    e5bc:	d9402117 	ldw	r5,132(sp)
    e5c0:	d9801a04 	addi	r6,sp,104
    e5c4:	e009883a 	mov	r4,fp
    e5c8:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    e5cc:	103fcd1e 	bne	r2,zero,e504 <__alt_data_end+0xf000e504>
    e5d0:	d9001b17 	ldw	r4,108(sp)
    e5d4:	d8801c17 	ldw	r2,112(sp)
    e5d8:	d811883a 	mov	r8,sp
    e5dc:	21400044 	addi	r5,r4,1
    e5e0:	003fe806 	br	e584 <__alt_data_end+0xf000e584>
    e5e4:	d9402117 	ldw	r5,132(sp)
    e5e8:	d9002017 	ldw	r4,128(sp)
    e5ec:	d9801a04 	addi	r6,sp,104
    e5f0:	d9c02b15 	stw	r7,172(sp)
    e5f4:	db402a15 	stw	r13,168(sp)
    e5f8:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    e5fc:	d9c02b17 	ldw	r7,172(sp)
    e600:	db402a17 	ldw	r13,168(sp)
    e604:	103fbf1e 	bne	r2,zero,e504 <__alt_data_end+0xf000e504>
    e608:	d9401b17 	ldw	r5,108(sp)
    e60c:	d8801c17 	ldw	r2,112(sp)
    e610:	d811883a 	mov	r8,sp
    e614:	29800044 	addi	r6,r5,1
    e618:	003dc406 	br	dd2c <__alt_data_end+0xf000dd2c>
    e61c:	1000d21e 	bne	r2,zero,e968 <___vfiprintf_internal_r+0x11b4>
    e620:	d8c01d87 	ldb	r3,118(sp)
    e624:	18009526 	beq	r3,zero,e87c <___vfiprintf_internal_r+0x10c8>
    e628:	00800044 	movi	r2,1
    e62c:	d8c01d84 	addi	r3,sp,118
    e630:	1009883a 	mov	r4,r2
    e634:	d8c00015 	stw	r3,0(sp)
    e638:	d8800115 	stw	r2,4(sp)
    e63c:	d811883a 	mov	r8,sp
    e640:	200b883a 	mov	r5,r4
    e644:	42000204 	addi	r8,r8,8
    e648:	21000044 	addi	r4,r4,1
    e64c:	003d9706 	br	dcac <__alt_data_end+0xf000dcac>
    e650:	d9001d04 	addi	r4,sp,116
    e654:	00800084 	movi	r2,2
    e658:	d9000015 	stw	r4,0(sp)
    e65c:	d8800115 	stw	r2,4(sp)
    e660:	1809883a 	mov	r4,r3
    e664:	d811883a 	mov	r8,sp
    e668:	200b883a 	mov	r5,r4
    e66c:	42000204 	addi	r8,r8,8
    e670:	21000044 	addi	r4,r4,1
    e674:	003f4e06 	br	e3b0 <__alt_data_end+0xf000e3b0>
    e678:	d8001d85 	stb	zero,118(sp)
    e67c:	48005016 	blt	r9,zero,e7c0 <___vfiprintf_internal_r+0x100c>
    e680:	00ffdfc4 	movi	r3,-129
    e684:	94c4b03a 	or	r2,r18,r19
    e688:	a0e8703a 	and	r20,r20,r3
    e68c:	103d4426 	beq	r2,zero,dba0 <__alt_data_end+0xf000dba0>
    e690:	0039883a 	mov	fp,zero
    e694:	d9002617 	ldw	r4,152(sp)
    e698:	dd401a04 	addi	r21,sp,104
    e69c:	908003cc 	andi	r2,r18,15
    e6a0:	9806973a 	slli	r3,r19,28
    e6a4:	2085883a 	add	r2,r4,r2
    e6a8:	9024d13a 	srli	r18,r18,4
    e6ac:	10800003 	ldbu	r2,0(r2)
    e6b0:	9826d13a 	srli	r19,r19,4
    e6b4:	ad7fffc4 	addi	r21,r21,-1
    e6b8:	1ca4b03a 	or	r18,r3,r18
    e6bc:	a8800005 	stb	r2,0(r21)
    e6c0:	94c4b03a 	or	r2,r18,r19
    e6c4:	103ff51e 	bne	r2,zero,e69c <__alt_data_end+0xf000e69c>
    e6c8:	003e5906 	br	e030 <__alt_data_end+0xf000e030>
    e6cc:	d9402117 	ldw	r5,132(sp)
    e6d0:	d9002017 	ldw	r4,128(sp)
    e6d4:	d9801a04 	addi	r6,sp,104
    e6d8:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    e6dc:	103f891e 	bne	r2,zero,e504 <__alt_data_end+0xf000e504>
    e6e0:	d8801c17 	ldw	r2,112(sp)
    e6e4:	d811883a 	mov	r8,sp
    e6e8:	003f9506 	br	e540 <__alt_data_end+0xf000e540>
    e6ec:	d9402117 	ldw	r5,132(sp)
    e6f0:	d9002017 	ldw	r4,128(sp)
    e6f4:	d9801a04 	addi	r6,sp,104
    e6f8:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    e6fc:	103f811e 	bne	r2,zero,e504 <__alt_data_end+0xf000e504>
    e700:	d811883a 	mov	r8,sp
    e704:	003ced06 	br	dabc <__alt_data_end+0xf000dabc>
    e708:	d9402117 	ldw	r5,132(sp)
    e70c:	d9002017 	ldw	r4,128(sp)
    e710:	d9801a04 	addi	r6,sp,104
    e714:	da402c15 	stw	r9,176(sp)
    e718:	db802a15 	stw	r14,168(sp)
    e71c:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    e720:	da402c17 	ldw	r9,176(sp)
    e724:	db802a17 	ldw	r14,168(sp)
    e728:	103f761e 	bne	r2,zero,e504 <__alt_data_end+0xf000e504>
    e72c:	d9401b17 	ldw	r5,108(sp)
    e730:	d8801c17 	ldw	r2,112(sp)
    e734:	d811883a 	mov	r8,sp
    e738:	29000044 	addi	r4,r5,1
    e73c:	003d5b06 	br	dcac <__alt_data_end+0xf000dcac>
    e740:	d9402117 	ldw	r5,132(sp)
    e744:	d9002017 	ldw	r4,128(sp)
    e748:	d9801a04 	addi	r6,sp,104
    e74c:	da402c15 	stw	r9,176(sp)
    e750:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    e754:	da402c17 	ldw	r9,176(sp)
    e758:	103f6a1e 	bne	r2,zero,e504 <__alt_data_end+0xf000e504>
    e75c:	d9401b17 	ldw	r5,108(sp)
    e760:	d8801c17 	ldw	r2,112(sp)
    e764:	d811883a 	mov	r8,sp
    e768:	29000044 	addi	r4,r5,1
    e76c:	003f1006 	br	e3b0 <__alt_data_end+0xf000e3b0>
    e770:	1000c31e 	bne	r2,zero,ea80 <___vfiprintf_internal_r+0x12cc>
    e774:	01000044 	movi	r4,1
    e778:	000b883a 	mov	r5,zero
    e77c:	d811883a 	mov	r8,sp
    e780:	003f0d06 	br	e3b8 <__alt_data_end+0xf000e3b8>
    e784:	d9402117 	ldw	r5,132(sp)
    e788:	d9002017 	ldw	r4,128(sp)
    e78c:	d9801a04 	addi	r6,sp,104
    e790:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    e794:	103f5b1e 	bne	r2,zero,e504 <__alt_data_end+0xf000e504>
    e798:	d9001b17 	ldw	r4,108(sp)
    e79c:	d8801c17 	ldw	r2,112(sp)
    e7a0:	d811883a 	mov	r8,sp
    e7a4:	21000044 	addi	r4,r4,1
    e7a8:	003d8006 	br	ddac <__alt_data_end+0xf000ddac>
    e7ac:	01020034 	movhi	r4,2048
    e7b0:	21007b04 	addi	r4,r4,492
    e7b4:	d9002615 	stw	r4,152(sp)
    e7b8:	d8c02215 	stw	r3,136(sp)
    e7bc:	1029883a 	mov	r20,r2
    e7c0:	94c4b03a 	or	r2,r18,r19
    e7c4:	103fb21e 	bne	r2,zero,e690 <__alt_data_end+0xf000e690>
    e7c8:	0039883a 	mov	fp,zero
    e7cc:	00800084 	movi	r2,2
    e7d0:	003e6b06 	br	e180 <__alt_data_end+0xf000e180>
    e7d4:	da802217 	ldw	r10,136(sp)
    e7d8:	d8001d85 	stb	zero,118(sp)
    e7dc:	0027883a 	mov	r19,zero
    e7e0:	50800104 	addi	r2,r10,4
    e7e4:	54800017 	ldw	r18,0(r10)
    e7e8:	483e6016 	blt	r9,zero,e16c <__alt_data_end+0xf000e16c>
    e7ec:	00ffdfc4 	movi	r3,-129
    e7f0:	d8802215 	stw	r2,136(sp)
    e7f4:	a0e8703a 	and	r20,r20,r3
    e7f8:	0039883a 	mov	fp,zero
    e7fc:	903ebb26 	beq	r18,zero,e2ec <__alt_data_end+0xf000e2ec>
    e800:	00800244 	movi	r2,9
    e804:	14bdee36 	bltu	r2,r18,dfc0 <__alt_data_end+0xf000dfc0>
    e808:	003eba06 	br	e2f4 <__alt_data_end+0xf000e2f4>
    e80c:	00800c04 	movi	r2,48
    e810:	d8c01d45 	stb	r3,117(sp)
    e814:	d8801d05 	stb	r2,116(sp)
    e818:	d8001d85 	stb	zero,118(sp)
    e81c:	a0c00094 	ori	r3,r20,2
    e820:	4800a916 	blt	r9,zero,eac8 <___vfiprintf_internal_r+0x1314>
    e824:	00bfdfc4 	movi	r2,-129
    e828:	a096703a 	and	r11,r20,r2
    e82c:	5d000094 	ori	r20,r11,2
    e830:	0039883a 	mov	fp,zero
    e834:	003f9706 	br	e694 <__alt_data_end+0xf000e694>
    e838:	8025883a 	mov	r18,r16
    e83c:	003c2e06 	br	d8f8 <__alt_data_end+0xf000d8f8>
    e840:	00820034 	movhi	r2,2048
    e844:	10807b04 	addi	r2,r2,492
    e848:	0039883a 	mov	fp,zero
    e84c:	d8802615 	stw	r2,152(sp)
    e850:	003f9006 	br	e694 <__alt_data_end+0xf000e694>
    e854:	04a5c83a 	sub	r18,zero,r18
    e858:	07000b44 	movi	fp,45
    e85c:	9004c03a 	cmpne	r2,r18,zero
    e860:	04e7c83a 	sub	r19,zero,r19
    e864:	df001d85 	stb	fp,118(sp)
    e868:	98a7c83a 	sub	r19,r19,r2
    e86c:	48009f16 	blt	r9,zero,eaec <___vfiprintf_internal_r+0x1338>
    e870:	00bfdfc4 	movi	r2,-129
    e874:	a0a8703a 	and	r20,r20,r2
    e878:	003dd006 	br	dfbc <__alt_data_end+0xf000dfbc>
    e87c:	70004c26 	beq	r14,zero,e9b0 <___vfiprintf_internal_r+0x11fc>
    e880:	00800084 	movi	r2,2
    e884:	d8c01d04 	addi	r3,sp,116
    e888:	d8c00015 	stw	r3,0(sp)
    e88c:	d8800115 	stw	r2,4(sp)
    e890:	01000044 	movi	r4,1
    e894:	d811883a 	mov	r8,sp
    e898:	003f7306 	br	e668 <__alt_data_end+0xf000e668>
    e89c:	a080100c 	andi	r2,r20,64
    e8a0:	da802217 	ldw	r10,136(sp)
    e8a4:	103e0626 	beq	r2,zero,e0c0 <__alt_data_end+0xf000e0c0>
    e8a8:	5480000f 	ldh	r18,0(r10)
    e8ac:	52800104 	addi	r10,r10,4
    e8b0:	da802215 	stw	r10,136(sp)
    e8b4:	9027d7fa 	srai	r19,r18,31
    e8b8:	9805883a 	mov	r2,r19
    e8bc:	003db806 	br	dfa0 <__alt_data_end+0xf000dfa0>
    e8c0:	a080040c 	andi	r2,r20,16
    e8c4:	1000091e 	bne	r2,zero,e8ec <___vfiprintf_internal_r+0x1138>
    e8c8:	a2c0100c 	andi	r11,r20,64
    e8cc:	58000726 	beq	r11,zero,e8ec <___vfiprintf_internal_r+0x1138>
    e8d0:	da802217 	ldw	r10,136(sp)
    e8d4:	50800017 	ldw	r2,0(r10)
    e8d8:	52800104 	addi	r10,r10,4
    e8dc:	da802215 	stw	r10,136(sp)
    e8e0:	da802317 	ldw	r10,140(sp)
    e8e4:	1280000d 	sth	r10,0(r2)
    e8e8:	003be706 	br	d888 <__alt_data_end+0xf000d888>
    e8ec:	da802217 	ldw	r10,136(sp)
    e8f0:	50800017 	ldw	r2,0(r10)
    e8f4:	52800104 	addi	r10,r10,4
    e8f8:	da802215 	stw	r10,136(sp)
    e8fc:	da802317 	ldw	r10,140(sp)
    e900:	12800015 	stw	r10,0(r2)
    e904:	003be006 	br	d888 <__alt_data_end+0xf000d888>
    e908:	a080100c 	andi	r2,r20,64
    e90c:	da802217 	ldw	r10,136(sp)
    e910:	10003026 	beq	r2,zero,e9d4 <___vfiprintf_internal_r+0x1220>
    e914:	5480000b 	ldhu	r18,0(r10)
    e918:	52800104 	addi	r10,r10,4
    e91c:	0027883a 	mov	r19,zero
    e920:	da802215 	stw	r10,136(sp)
    e924:	003d8006 	br	df28 <__alt_data_end+0xf000df28>
    e928:	80c00007 	ldb	r3,0(r16)
    e92c:	003c0006 	br	d930 <__alt_data_end+0xf000d930>
    e930:	a080100c 	andi	r2,r20,64
    e934:	d8001d85 	stb	zero,118(sp)
    e938:	da802217 	ldw	r10,136(sp)
    e93c:	1000201e 	bne	r2,zero,e9c0 <___vfiprintf_internal_r+0x120c>
    e940:	50800104 	addi	r2,r10,4
    e944:	54800017 	ldw	r18,0(r10)
    e948:	0027883a 	mov	r19,zero
    e94c:	483def0e 	bge	r9,zero,e10c <__alt_data_end+0xf000e10c>
    e950:	94c6b03a 	or	r3,r18,r19
    e954:	d8802215 	stw	r2,136(sp)
    e958:	183d4e1e 	bne	r3,zero,de94 <__alt_data_end+0xf000de94>
    e95c:	0039883a 	mov	fp,zero
    e960:	0005883a 	mov	r2,zero
    e964:	003e0606 	br	e180 <__alt_data_end+0xf000e180>
    e968:	d9402117 	ldw	r5,132(sp)
    e96c:	d9002017 	ldw	r4,128(sp)
    e970:	d9801a04 	addi	r6,sp,104
    e974:	da402c15 	stw	r9,176(sp)
    e978:	db802a15 	stw	r14,168(sp)
    e97c:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    e980:	da402c17 	ldw	r9,176(sp)
    e984:	db802a17 	ldw	r14,168(sp)
    e988:	103ede1e 	bne	r2,zero,e504 <__alt_data_end+0xf000e504>
    e98c:	d9401b17 	ldw	r5,108(sp)
    e990:	d8801c17 	ldw	r2,112(sp)
    e994:	d811883a 	mov	r8,sp
    e998:	29000044 	addi	r4,r5,1
    e99c:	003e7406 	br	e370 <__alt_data_end+0xf000e370>
    e9a0:	00bfffc4 	movi	r2,-1
    e9a4:	003c5806 	br	db08 <__alt_data_end+0xf000db08>
    e9a8:	d811883a 	mov	r8,sp
    e9ac:	003ee806 	br	e550 <__alt_data_end+0xf000e550>
    e9b0:	000b883a 	mov	r5,zero
    e9b4:	01000044 	movi	r4,1
    e9b8:	d811883a 	mov	r8,sp
    e9bc:	003e7c06 	br	e3b0 <__alt_data_end+0xf000e3b0>
    e9c0:	50800104 	addi	r2,r10,4
    e9c4:	5480000b 	ldhu	r18,0(r10)
    e9c8:	0027883a 	mov	r19,zero
    e9cc:	483dcf0e 	bge	r9,zero,e10c <__alt_data_end+0xf000e10c>
    e9d0:	003fdf06 	br	e950 <__alt_data_end+0xf000e950>
    e9d4:	54800017 	ldw	r18,0(r10)
    e9d8:	52800104 	addi	r10,r10,4
    e9dc:	0027883a 	mov	r19,zero
    e9e0:	da802215 	stw	r10,136(sp)
    e9e4:	003d5006 	br	df28 <__alt_data_end+0xf000df28>
    e9e8:	50800104 	addi	r2,r10,4
    e9ec:	5480000b 	ldhu	r18,0(r10)
    e9f0:	0027883a 	mov	r19,zero
    e9f4:	483f7d0e 	bge	r9,zero,e7ec <__alt_data_end+0xf000e7ec>
    e9f8:	003ddc06 	br	e16c <__alt_data_end+0xf000e16c>
    e9fc:	d8c02215 	stw	r3,136(sp)
    ea00:	0039883a 	mov	fp,zero
    ea04:	003ddb06 	br	e174 <__alt_data_end+0xf000e174>
    ea08:	02820034 	movhi	r10,2048
    ea0c:	5280dc04 	addi	r10,r10,880
    ea10:	da802415 	stw	r10,144(sp)
    ea14:	003e8306 	br	e424 <__alt_data_end+0xf000e424>
    ea18:	d8801c17 	ldw	r2,112(sp)
    ea1c:	dd002117 	ldw	r20,132(sp)
    ea20:	103eb926 	beq	r2,zero,e508 <__alt_data_end+0xf000e508>
    ea24:	d9002017 	ldw	r4,128(sp)
    ea28:	d9801a04 	addi	r6,sp,104
    ea2c:	a00b883a 	mov	r5,r20
    ea30:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    ea34:	003eb406 	br	e508 <__alt_data_end+0xf000e508>
    ea38:	80c00043 	ldbu	r3,1(r16)
    ea3c:	a5000814 	ori	r20,r20,32
    ea40:	84000044 	addi	r16,r16,1
    ea44:	18c03fcc 	andi	r3,r3,255
    ea48:	18c0201c 	xori	r3,r3,128
    ea4c:	18ffe004 	addi	r3,r3,-128
    ea50:	003bb706 	br	d930 <__alt_data_end+0xf000d930>
    ea54:	a809883a 	mov	r4,r21
    ea58:	d8c02a15 	stw	r3,168(sp)
    ea5c:	da002b15 	stw	r8,172(sp)
    ea60:	00063780 	call	6378 <strlen>
    ea64:	d8c02a17 	ldw	r3,168(sp)
    ea68:	1027883a 	mov	r19,r2
    ea6c:	df001d83 	ldbu	fp,118(sp)
    ea70:	d8c02215 	stw	r3,136(sp)
    ea74:	0013883a 	mov	r9,zero
    ea78:	da002b17 	ldw	r8,172(sp)
    ea7c:	003c4d06 	br	dbb4 <__alt_data_end+0xf000dbb4>
    ea80:	d9402117 	ldw	r5,132(sp)
    ea84:	d9002017 	ldw	r4,128(sp)
    ea88:	d9801a04 	addi	r6,sp,104
    ea8c:	da402c15 	stw	r9,176(sp)
    ea90:	000d6a00 	call	d6a0 <__sprint_r.part.0>
    ea94:	da402c17 	ldw	r9,176(sp)
    ea98:	103e9a1e 	bne	r2,zero,e504 <__alt_data_end+0xf000e504>
    ea9c:	d9401b17 	ldw	r5,108(sp)
    eaa0:	d8801c17 	ldw	r2,112(sp)
    eaa4:	d811883a 	mov	r8,sp
    eaa8:	29000044 	addi	r4,r5,1
    eaac:	003e4206 	br	e3b8 <__alt_data_end+0xf000e3b8>
    eab0:	d9401b17 	ldw	r5,108(sp)
    eab4:	01020034 	movhi	r4,2048
    eab8:	2100e004 	addi	r4,r4,896
    eabc:	d9002415 	stw	r4,144(sp)
    eac0:	29400044 	addi	r5,r5,1
    eac4:	003c6d06 	br	dc7c <__alt_data_end+0xf000dc7c>
    eac8:	0039883a 	mov	fp,zero
    eacc:	00800084 	movi	r2,2
    ead0:	10803fcc 	andi	r2,r2,255
    ead4:	01000044 	movi	r4,1
    ead8:	11001e26 	beq	r2,r4,eb54 <___vfiprintf_internal_r+0x13a0>
    eadc:	01000084 	movi	r4,2
    eae0:	11001e1e 	bne	r2,r4,eb5c <___vfiprintf_internal_r+0x13a8>
    eae4:	1829883a 	mov	r20,r3
    eae8:	003eea06 	br	e694 <__alt_data_end+0xf000e694>
    eaec:	a007883a 	mov	r3,r20
    eaf0:	00800044 	movi	r2,1
    eaf4:	003ff606 	br	ead0 <__alt_data_end+0xf000ead0>
    eaf8:	00800184 	movi	r2,6
    eafc:	1240012e 	bgeu	r2,r9,eb04 <___vfiprintf_internal_r+0x1350>
    eb00:	1013883a 	mov	r9,r2
    eb04:	4827883a 	mov	r19,r9
    eb08:	4825883a 	mov	r18,r9
    eb0c:	48001516 	blt	r9,zero,eb64 <___vfiprintf_internal_r+0x13b0>
    eb10:	05420034 	movhi	r21,2048
    eb14:	d8c02215 	stw	r3,136(sp)
    eb18:	ad408004 	addi	r21,r21,512
    eb1c:	003d1406 	br	df70 <__alt_data_end+0xf000df70>
    eb20:	02820034 	movhi	r10,2048
    eb24:	5280dc04 	addi	r10,r10,880
    eb28:	da802415 	stw	r10,144(sp)
    eb2c:	200d883a 	mov	r6,r4
    eb30:	003c9106 	br	dd78 <__alt_data_end+0xf000dd78>
    eb34:	5021883a 	mov	r16,r10
    eb38:	0013883a 	mov	r9,zero
    eb3c:	003b7d06 	br	d934 <__alt_data_end+0xf000d934>
    eb40:	4827883a 	mov	r19,r9
    eb44:	df001d83 	ldbu	fp,118(sp)
    eb48:	d8c02215 	stw	r3,136(sp)
    eb4c:	0013883a 	mov	r9,zero
    eb50:	003c1806 	br	dbb4 <__alt_data_end+0xf000dbb4>
    eb54:	1829883a 	mov	r20,r3
    eb58:	003d1806 	br	dfbc <__alt_data_end+0xf000dfbc>
    eb5c:	1829883a 	mov	r20,r3
    eb60:	003ccd06 	br	de98 <__alt_data_end+0xf000de98>
    eb64:	0025883a 	mov	r18,zero
    eb68:	003fe906 	br	eb10 <__alt_data_end+0xf000eb10>
    eb6c:	d8802217 	ldw	r2,136(sp)
    eb70:	80c00043 	ldbu	r3,1(r16)
    eb74:	5021883a 	mov	r16,r10
    eb78:	12400017 	ldw	r9,0(r2)
    eb7c:	10800104 	addi	r2,r2,4
    eb80:	d8802215 	stw	r2,136(sp)
    eb84:	483faf0e 	bge	r9,zero,ea44 <__alt_data_end+0xf000ea44>
    eb88:	18c03fcc 	andi	r3,r3,255
    eb8c:	18c0201c 	xori	r3,r3,128
    eb90:	027fffc4 	movi	r9,-1
    eb94:	18ffe004 	addi	r3,r3,-128
    eb98:	003b6506 	br	d930 <__alt_data_end+0xf000d930>
    eb9c:	d9c01d85 	stb	r7,118(sp)
    eba0:	003ca006 	br	de24 <__alt_data_end+0xf000de24>
    eba4:	d9c01d85 	stb	r7,118(sp)
    eba8:	003cad06 	br	de60 <__alt_data_end+0xf000de60>
    ebac:	d9c01d85 	stb	r7,118(sp)
    ebb0:	003d7d06 	br	e1a8 <__alt_data_end+0xf000e1a8>
    ebb4:	d9c01d85 	stb	r7,118(sp)
    ebb8:	003d5f06 	br	e138 <__alt_data_end+0xf000e138>
    ebbc:	a080004c 	andi	r2,r20,1
    ebc0:	0039883a 	mov	fp,zero
    ebc4:	10000526 	beq	r2,zero,ebdc <___vfiprintf_internal_r+0x1428>
    ebc8:	00800c04 	movi	r2,48
    ebcc:	d88019c5 	stb	r2,103(sp)
    ebd0:	dcc02717 	ldw	r19,156(sp)
    ebd4:	dd4019c4 	addi	r21,sp,103
    ebd8:	003bf606 	br	dbb4 <__alt_data_end+0xf000dbb4>
    ebdc:	0027883a 	mov	r19,zero
    ebe0:	dd401a04 	addi	r21,sp,104
    ebe4:	003bf306 	br	dbb4 <__alt_data_end+0xf000dbb4>
    ebe8:	d9c01d85 	stb	r7,118(sp)
    ebec:	003dc806 	br	e310 <__alt_data_end+0xf000e310>
    ebf0:	d9c01d85 	stb	r7,118(sp)
    ebf4:	003d3a06 	br	e0e0 <__alt_data_end+0xf000e0e0>
    ebf8:	d9c01d85 	stb	r7,118(sp)
    ebfc:	003d2a06 	br	e0a8 <__alt_data_end+0xf000e0a8>
    ec00:	d9c01d85 	stb	r7,118(sp)
    ec04:	003cde06 	br	df80 <__alt_data_end+0xf000df80>
    ec08:	d9c01d85 	stb	r7,118(sp)
    ec0c:	003cbc06 	br	df00 <__alt_data_end+0xf000df00>

0000ec10 <__vfiprintf_internal>:
    ec10:	00820034 	movhi	r2,2048
    ec14:	10895304 	addi	r2,r2,9548
    ec18:	300f883a 	mov	r7,r6
    ec1c:	280d883a 	mov	r6,r5
    ec20:	200b883a 	mov	r5,r4
    ec24:	11000017 	ldw	r4,0(r2)
    ec28:	000d7b41 	jmpi	d7b4 <___vfiprintf_internal_r>

0000ec2c <__sbprintf>:
    ec2c:	2880030b 	ldhu	r2,12(r5)
    ec30:	2ac01917 	ldw	r11,100(r5)
    ec34:	2a80038b 	ldhu	r10,14(r5)
    ec38:	2a400717 	ldw	r9,28(r5)
    ec3c:	2a000917 	ldw	r8,36(r5)
    ec40:	defee204 	addi	sp,sp,-1144
    ec44:	00c10004 	movi	r3,1024
    ec48:	dc011a15 	stw	r16,1128(sp)
    ec4c:	10bfff4c 	andi	r2,r2,65533
    ec50:	2821883a 	mov	r16,r5
    ec54:	d8cb883a 	add	r5,sp,r3
    ec58:	dc811c15 	stw	r18,1136(sp)
    ec5c:	dc411b15 	stw	r17,1132(sp)
    ec60:	dfc11d15 	stw	ra,1140(sp)
    ec64:	2025883a 	mov	r18,r4
    ec68:	d881030d 	sth	r2,1036(sp)
    ec6c:	dac11915 	stw	r11,1124(sp)
    ec70:	da81038d 	sth	r10,1038(sp)
    ec74:	da410715 	stw	r9,1052(sp)
    ec78:	da010915 	stw	r8,1060(sp)
    ec7c:	dec10015 	stw	sp,1024(sp)
    ec80:	dec10415 	stw	sp,1040(sp)
    ec84:	d8c10215 	stw	r3,1032(sp)
    ec88:	d8c10515 	stw	r3,1044(sp)
    ec8c:	d8010615 	stw	zero,1048(sp)
    ec90:	000d7b40 	call	d7b4 <___vfiprintf_internal_r>
    ec94:	1023883a 	mov	r17,r2
    ec98:	10000416 	blt	r2,zero,ecac <__sbprintf+0x80>
    ec9c:	d9410004 	addi	r5,sp,1024
    eca0:	9009883a 	mov	r4,r18
    eca4:	000a2d80 	call	a2d8 <_fflush_r>
    eca8:	10000d1e 	bne	r2,zero,ece0 <__sbprintf+0xb4>
    ecac:	d881030b 	ldhu	r2,1036(sp)
    ecb0:	1080100c 	andi	r2,r2,64
    ecb4:	10000326 	beq	r2,zero,ecc4 <__sbprintf+0x98>
    ecb8:	8080030b 	ldhu	r2,12(r16)
    ecbc:	10801014 	ori	r2,r2,64
    ecc0:	8080030d 	sth	r2,12(r16)
    ecc4:	8805883a 	mov	r2,r17
    ecc8:	dfc11d17 	ldw	ra,1140(sp)
    eccc:	dc811c17 	ldw	r18,1136(sp)
    ecd0:	dc411b17 	ldw	r17,1132(sp)
    ecd4:	dc011a17 	ldw	r16,1128(sp)
    ecd8:	dec11e04 	addi	sp,sp,1144
    ecdc:	f800283a 	ret
    ece0:	047fffc4 	movi	r17,-1
    ece4:	003ff106 	br	ecac <__alt_data_end+0xf000ecac>

0000ece8 <_write_r>:
    ece8:	defffd04 	addi	sp,sp,-12
    ecec:	2805883a 	mov	r2,r5
    ecf0:	dc000015 	stw	r16,0(sp)
    ecf4:	04020034 	movhi	r16,2048
    ecf8:	dc400115 	stw	r17,4(sp)
    ecfc:	300b883a 	mov	r5,r6
    ed00:	84098804 	addi	r16,r16,9760
    ed04:	2023883a 	mov	r17,r4
    ed08:	380d883a 	mov	r6,r7
    ed0c:	1009883a 	mov	r4,r2
    ed10:	dfc00215 	stw	ra,8(sp)
    ed14:	80000015 	stw	zero,0(r16)
    ed18:	00124a00 	call	124a0 <write>
    ed1c:	00ffffc4 	movi	r3,-1
    ed20:	10c00526 	beq	r2,r3,ed38 <_write_r+0x50>
    ed24:	dfc00217 	ldw	ra,8(sp)
    ed28:	dc400117 	ldw	r17,4(sp)
    ed2c:	dc000017 	ldw	r16,0(sp)
    ed30:	dec00304 	addi	sp,sp,12
    ed34:	f800283a 	ret
    ed38:	80c00017 	ldw	r3,0(r16)
    ed3c:	183ff926 	beq	r3,zero,ed24 <__alt_data_end+0xf000ed24>
    ed40:	88c00015 	stw	r3,0(r17)
    ed44:	003ff706 	br	ed24 <__alt_data_end+0xf000ed24>

0000ed48 <_close_r>:
    ed48:	defffd04 	addi	sp,sp,-12
    ed4c:	dc000015 	stw	r16,0(sp)
    ed50:	04020034 	movhi	r16,2048
    ed54:	dc400115 	stw	r17,4(sp)
    ed58:	84098804 	addi	r16,r16,9760
    ed5c:	2023883a 	mov	r17,r4
    ed60:	2809883a 	mov	r4,r5
    ed64:	dfc00215 	stw	ra,8(sp)
    ed68:	80000015 	stw	zero,0(r16)
    ed6c:	0011d7c0 	call	11d7c <close>
    ed70:	00ffffc4 	movi	r3,-1
    ed74:	10c00526 	beq	r2,r3,ed8c <_close_r+0x44>
    ed78:	dfc00217 	ldw	ra,8(sp)
    ed7c:	dc400117 	ldw	r17,4(sp)
    ed80:	dc000017 	ldw	r16,0(sp)
    ed84:	dec00304 	addi	sp,sp,12
    ed88:	f800283a 	ret
    ed8c:	80c00017 	ldw	r3,0(r16)
    ed90:	183ff926 	beq	r3,zero,ed78 <__alt_data_end+0xf000ed78>
    ed94:	88c00015 	stw	r3,0(r17)
    ed98:	003ff706 	br	ed78 <__alt_data_end+0xf000ed78>

0000ed9c <_calloc_r>:
    ed9c:	298b383a 	mul	r5,r5,r6
    eda0:	defffe04 	addi	sp,sp,-8
    eda4:	dfc00115 	stw	ra,4(sp)
    eda8:	dc000015 	stw	r16,0(sp)
    edac:	000b4140 	call	b414 <_malloc_r>
    edb0:	10002926 	beq	r2,zero,ee58 <_calloc_r+0xbc>
    edb4:	11bfff17 	ldw	r6,-4(r2)
    edb8:	1021883a 	mov	r16,r2
    edbc:	00bfff04 	movi	r2,-4
    edc0:	308c703a 	and	r6,r6,r2
    edc4:	00c00904 	movi	r3,36
    edc8:	308d883a 	add	r6,r6,r2
    edcc:	19801636 	bltu	r3,r6,ee28 <_calloc_r+0x8c>
    edd0:	008004c4 	movi	r2,19
    edd4:	11800b2e 	bgeu	r2,r6,ee04 <_calloc_r+0x68>
    edd8:	80000015 	stw	zero,0(r16)
    eddc:	80000115 	stw	zero,4(r16)
    ede0:	008006c4 	movi	r2,27
    ede4:	11801a2e 	bgeu	r2,r6,ee50 <_calloc_r+0xb4>
    ede8:	80000215 	stw	zero,8(r16)
    edec:	80000315 	stw	zero,12(r16)
    edf0:	30c0151e 	bne	r6,r3,ee48 <_calloc_r+0xac>
    edf4:	80000415 	stw	zero,16(r16)
    edf8:	80800604 	addi	r2,r16,24
    edfc:	80000515 	stw	zero,20(r16)
    ee00:	00000106 	br	ee08 <_calloc_r+0x6c>
    ee04:	8005883a 	mov	r2,r16
    ee08:	10000015 	stw	zero,0(r2)
    ee0c:	10000115 	stw	zero,4(r2)
    ee10:	10000215 	stw	zero,8(r2)
    ee14:	8005883a 	mov	r2,r16
    ee18:	dfc00117 	ldw	ra,4(sp)
    ee1c:	dc000017 	ldw	r16,0(sp)
    ee20:	dec00204 	addi	sp,sp,8
    ee24:	f800283a 	ret
    ee28:	000b883a 	mov	r5,zero
    ee2c:	8009883a 	mov	r4,r16
    ee30:	00061100 	call	6110 <memset>
    ee34:	8005883a 	mov	r2,r16
    ee38:	dfc00117 	ldw	ra,4(sp)
    ee3c:	dc000017 	ldw	r16,0(sp)
    ee40:	dec00204 	addi	sp,sp,8
    ee44:	f800283a 	ret
    ee48:	80800404 	addi	r2,r16,16
    ee4c:	003fee06 	br	ee08 <__alt_data_end+0xf000ee08>
    ee50:	80800204 	addi	r2,r16,8
    ee54:	003fec06 	br	ee08 <__alt_data_end+0xf000ee08>
    ee58:	0005883a 	mov	r2,zero
    ee5c:	003fee06 	br	ee18 <__alt_data_end+0xf000ee18>

0000ee60 <_fclose_r>:
    ee60:	28003926 	beq	r5,zero,ef48 <_fclose_r+0xe8>
    ee64:	defffc04 	addi	sp,sp,-16
    ee68:	dc400115 	stw	r17,4(sp)
    ee6c:	dc000015 	stw	r16,0(sp)
    ee70:	dfc00315 	stw	ra,12(sp)
    ee74:	dc800215 	stw	r18,8(sp)
    ee78:	2023883a 	mov	r17,r4
    ee7c:	2821883a 	mov	r16,r5
    ee80:	20000226 	beq	r4,zero,ee8c <_fclose_r+0x2c>
    ee84:	20800e17 	ldw	r2,56(r4)
    ee88:	10002726 	beq	r2,zero,ef28 <_fclose_r+0xc8>
    ee8c:	8080030f 	ldh	r2,12(r16)
    ee90:	1000071e 	bne	r2,zero,eeb0 <_fclose_r+0x50>
    ee94:	0005883a 	mov	r2,zero
    ee98:	dfc00317 	ldw	ra,12(sp)
    ee9c:	dc800217 	ldw	r18,8(sp)
    eea0:	dc400117 	ldw	r17,4(sp)
    eea4:	dc000017 	ldw	r16,0(sp)
    eea8:	dec00404 	addi	sp,sp,16
    eeac:	f800283a 	ret
    eeb0:	800b883a 	mov	r5,r16
    eeb4:	8809883a 	mov	r4,r17
    eeb8:	000a0bc0 	call	a0bc <__sflush_r>
    eebc:	1025883a 	mov	r18,r2
    eec0:	80800b17 	ldw	r2,44(r16)
    eec4:	10000426 	beq	r2,zero,eed8 <_fclose_r+0x78>
    eec8:	81400717 	ldw	r5,28(r16)
    eecc:	8809883a 	mov	r4,r17
    eed0:	103ee83a 	callr	r2
    eed4:	10001616 	blt	r2,zero,ef30 <_fclose_r+0xd0>
    eed8:	8080030b 	ldhu	r2,12(r16)
    eedc:	1080200c 	andi	r2,r2,128
    eee0:	1000151e 	bne	r2,zero,ef38 <_fclose_r+0xd8>
    eee4:	81400c17 	ldw	r5,48(r16)
    eee8:	28000526 	beq	r5,zero,ef00 <_fclose_r+0xa0>
    eeec:	80801004 	addi	r2,r16,64
    eef0:	28800226 	beq	r5,r2,eefc <_fclose_r+0x9c>
    eef4:	8809883a 	mov	r4,r17
    eef8:	000a8280 	call	a828 <_free_r>
    eefc:	80000c15 	stw	zero,48(r16)
    ef00:	81401117 	ldw	r5,68(r16)
    ef04:	28000326 	beq	r5,zero,ef14 <_fclose_r+0xb4>
    ef08:	8809883a 	mov	r4,r17
    ef0c:	000a8280 	call	a828 <_free_r>
    ef10:	80001115 	stw	zero,68(r16)
    ef14:	000a6c40 	call	a6c4 <__sfp_lock_acquire>
    ef18:	8000030d 	sth	zero,12(r16)
    ef1c:	000a6c80 	call	a6c8 <__sfp_lock_release>
    ef20:	9005883a 	mov	r2,r18
    ef24:	003fdc06 	br	ee98 <__alt_data_end+0xf000ee98>
    ef28:	000a6b40 	call	a6b4 <__sinit>
    ef2c:	003fd706 	br	ee8c <__alt_data_end+0xf000ee8c>
    ef30:	04bfffc4 	movi	r18,-1
    ef34:	003fe806 	br	eed8 <__alt_data_end+0xf000eed8>
    ef38:	81400417 	ldw	r5,16(r16)
    ef3c:	8809883a 	mov	r4,r17
    ef40:	000a8280 	call	a828 <_free_r>
    ef44:	003fe706 	br	eee4 <__alt_data_end+0xf000eee4>
    ef48:	0005883a 	mov	r2,zero
    ef4c:	f800283a 	ret

0000ef50 <fclose>:
    ef50:	00820034 	movhi	r2,2048
    ef54:	10895304 	addi	r2,r2,9548
    ef58:	200b883a 	mov	r5,r4
    ef5c:	11000017 	ldw	r4,0(r2)
    ef60:	000ee601 	jmpi	ee60 <_fclose_r>

0000ef64 <__fputwc>:
    ef64:	defff804 	addi	sp,sp,-32
    ef68:	dcc00415 	stw	r19,16(sp)
    ef6c:	dc800315 	stw	r18,12(sp)
    ef70:	dc000115 	stw	r16,4(sp)
    ef74:	dfc00715 	stw	ra,28(sp)
    ef78:	dd400615 	stw	r21,24(sp)
    ef7c:	dd000515 	stw	r20,20(sp)
    ef80:	dc400215 	stw	r17,8(sp)
    ef84:	2027883a 	mov	r19,r4
    ef88:	2825883a 	mov	r18,r5
    ef8c:	3021883a 	mov	r16,r6
    ef90:	000b2040 	call	b204 <__locale_mb_cur_max>
    ef94:	00c00044 	movi	r3,1
    ef98:	10c03e26 	beq	r2,r3,f094 <__fputwc+0x130>
    ef9c:	81c01704 	addi	r7,r16,92
    efa0:	900d883a 	mov	r6,r18
    efa4:	d80b883a 	mov	r5,sp
    efa8:	9809883a 	mov	r4,r19
    efac:	000f4340 	call	f434 <_wcrtomb_r>
    efb0:	1029883a 	mov	r20,r2
    efb4:	00bfffc4 	movi	r2,-1
    efb8:	a0802026 	beq	r20,r2,f03c <__fputwc+0xd8>
    efbc:	d9400003 	ldbu	r5,0(sp)
    efc0:	a0001c26 	beq	r20,zero,f034 <__fputwc+0xd0>
    efc4:	0023883a 	mov	r17,zero
    efc8:	05400284 	movi	r21,10
    efcc:	00000906 	br	eff4 <__fputwc+0x90>
    efd0:	80800017 	ldw	r2,0(r16)
    efd4:	11400005 	stb	r5,0(r2)
    efd8:	80c00017 	ldw	r3,0(r16)
    efdc:	18c00044 	addi	r3,r3,1
    efe0:	80c00015 	stw	r3,0(r16)
    efe4:	8c400044 	addi	r17,r17,1
    efe8:	dc45883a 	add	r2,sp,r17
    efec:	8d00112e 	bgeu	r17,r20,f034 <__fputwc+0xd0>
    eff0:	11400003 	ldbu	r5,0(r2)
    eff4:	80c00217 	ldw	r3,8(r16)
    eff8:	18ffffc4 	addi	r3,r3,-1
    effc:	80c00215 	stw	r3,8(r16)
    f000:	183ff30e 	bge	r3,zero,efd0 <__alt_data_end+0xf000efd0>
    f004:	80800617 	ldw	r2,24(r16)
    f008:	18801916 	blt	r3,r2,f070 <__fputwc+0x10c>
    f00c:	80800017 	ldw	r2,0(r16)
    f010:	11400005 	stb	r5,0(r2)
    f014:	80800017 	ldw	r2,0(r16)
    f018:	10c00003 	ldbu	r3,0(r2)
    f01c:	10800044 	addi	r2,r2,1
    f020:	1d402326 	beq	r3,r21,f0b0 <__fputwc+0x14c>
    f024:	80800015 	stw	r2,0(r16)
    f028:	8c400044 	addi	r17,r17,1
    f02c:	dc45883a 	add	r2,sp,r17
    f030:	8d3fef36 	bltu	r17,r20,eff0 <__alt_data_end+0xf000eff0>
    f034:	9005883a 	mov	r2,r18
    f038:	00000406 	br	f04c <__fputwc+0xe8>
    f03c:	80c0030b 	ldhu	r3,12(r16)
    f040:	a005883a 	mov	r2,r20
    f044:	18c01014 	ori	r3,r3,64
    f048:	80c0030d 	sth	r3,12(r16)
    f04c:	dfc00717 	ldw	ra,28(sp)
    f050:	dd400617 	ldw	r21,24(sp)
    f054:	dd000517 	ldw	r20,20(sp)
    f058:	dcc00417 	ldw	r19,16(sp)
    f05c:	dc800317 	ldw	r18,12(sp)
    f060:	dc400217 	ldw	r17,8(sp)
    f064:	dc000117 	ldw	r16,4(sp)
    f068:	dec00804 	addi	sp,sp,32
    f06c:	f800283a 	ret
    f070:	800d883a 	mov	r6,r16
    f074:	29403fcc 	andi	r5,r5,255
    f078:	9809883a 	mov	r4,r19
    f07c:	000f2dc0 	call	f2dc <__swbuf_r>
    f080:	10bfffe0 	cmpeqi	r2,r2,-1
    f084:	10803fcc 	andi	r2,r2,255
    f088:	103fd626 	beq	r2,zero,efe4 <__alt_data_end+0xf000efe4>
    f08c:	00bfffc4 	movi	r2,-1
    f090:	003fee06 	br	f04c <__alt_data_end+0xf000f04c>
    f094:	90ffffc4 	addi	r3,r18,-1
    f098:	01003f84 	movi	r4,254
    f09c:	20ffbf36 	bltu	r4,r3,ef9c <__alt_data_end+0xf000ef9c>
    f0a0:	900b883a 	mov	r5,r18
    f0a4:	dc800005 	stb	r18,0(sp)
    f0a8:	1029883a 	mov	r20,r2
    f0ac:	003fc506 	br	efc4 <__alt_data_end+0xf000efc4>
    f0b0:	800d883a 	mov	r6,r16
    f0b4:	a80b883a 	mov	r5,r21
    f0b8:	9809883a 	mov	r4,r19
    f0bc:	000f2dc0 	call	f2dc <__swbuf_r>
    f0c0:	10bfffe0 	cmpeqi	r2,r2,-1
    f0c4:	003fef06 	br	f084 <__alt_data_end+0xf000f084>

0000f0c8 <_fputwc_r>:
    f0c8:	3080030b 	ldhu	r2,12(r6)
    f0cc:	10c8000c 	andi	r3,r2,8192
    f0d0:	1800051e 	bne	r3,zero,f0e8 <_fputwc_r+0x20>
    f0d4:	30c01917 	ldw	r3,100(r6)
    f0d8:	10880014 	ori	r2,r2,8192
    f0dc:	3080030d 	sth	r2,12(r6)
    f0e0:	18880014 	ori	r2,r3,8192
    f0e4:	30801915 	stw	r2,100(r6)
    f0e8:	000ef641 	jmpi	ef64 <__fputwc>

0000f0ec <fputwc>:
    f0ec:	00820034 	movhi	r2,2048
    f0f0:	defffc04 	addi	sp,sp,-16
    f0f4:	10895304 	addi	r2,r2,9548
    f0f8:	dc000115 	stw	r16,4(sp)
    f0fc:	14000017 	ldw	r16,0(r2)
    f100:	dc400215 	stw	r17,8(sp)
    f104:	dfc00315 	stw	ra,12(sp)
    f108:	2023883a 	mov	r17,r4
    f10c:	80000226 	beq	r16,zero,f118 <fputwc+0x2c>
    f110:	80800e17 	ldw	r2,56(r16)
    f114:	10001026 	beq	r2,zero,f158 <fputwc+0x6c>
    f118:	2880030b 	ldhu	r2,12(r5)
    f11c:	10c8000c 	andi	r3,r2,8192
    f120:	1800051e 	bne	r3,zero,f138 <fputwc+0x4c>
    f124:	28c01917 	ldw	r3,100(r5)
    f128:	10880014 	ori	r2,r2,8192
    f12c:	2880030d 	sth	r2,12(r5)
    f130:	18880014 	ori	r2,r3,8192
    f134:	28801915 	stw	r2,100(r5)
    f138:	280d883a 	mov	r6,r5
    f13c:	8009883a 	mov	r4,r16
    f140:	880b883a 	mov	r5,r17
    f144:	dfc00317 	ldw	ra,12(sp)
    f148:	dc400217 	ldw	r17,8(sp)
    f14c:	dc000117 	ldw	r16,4(sp)
    f150:	dec00404 	addi	sp,sp,16
    f154:	000ef641 	jmpi	ef64 <__fputwc>
    f158:	8009883a 	mov	r4,r16
    f15c:	d9400015 	stw	r5,0(sp)
    f160:	000a6b40 	call	a6b4 <__sinit>
    f164:	d9400017 	ldw	r5,0(sp)
    f168:	003feb06 	br	f118 <__alt_data_end+0xf000f118>

0000f16c <_fstat_r>:
    f16c:	defffd04 	addi	sp,sp,-12
    f170:	2805883a 	mov	r2,r5
    f174:	dc000015 	stw	r16,0(sp)
    f178:	04020034 	movhi	r16,2048
    f17c:	dc400115 	stw	r17,4(sp)
    f180:	84098804 	addi	r16,r16,9760
    f184:	2023883a 	mov	r17,r4
    f188:	300b883a 	mov	r5,r6
    f18c:	1009883a 	mov	r4,r2
    f190:	dfc00215 	stw	ra,8(sp)
    f194:	80000015 	stw	zero,0(r16)
    f198:	0011eb40 	call	11eb4 <fstat>
    f19c:	00ffffc4 	movi	r3,-1
    f1a0:	10c00526 	beq	r2,r3,f1b8 <_fstat_r+0x4c>
    f1a4:	dfc00217 	ldw	ra,8(sp)
    f1a8:	dc400117 	ldw	r17,4(sp)
    f1ac:	dc000017 	ldw	r16,0(sp)
    f1b0:	dec00304 	addi	sp,sp,12
    f1b4:	f800283a 	ret
    f1b8:	80c00017 	ldw	r3,0(r16)
    f1bc:	183ff926 	beq	r3,zero,f1a4 <__alt_data_end+0xf000f1a4>
    f1c0:	88c00015 	stw	r3,0(r17)
    f1c4:	003ff706 	br	f1a4 <__alt_data_end+0xf000f1a4>

0000f1c8 <_isatty_r>:
    f1c8:	defffd04 	addi	sp,sp,-12
    f1cc:	dc000015 	stw	r16,0(sp)
    f1d0:	04020034 	movhi	r16,2048
    f1d4:	dc400115 	stw	r17,4(sp)
    f1d8:	84098804 	addi	r16,r16,9760
    f1dc:	2023883a 	mov	r17,r4
    f1e0:	2809883a 	mov	r4,r5
    f1e4:	dfc00215 	stw	ra,8(sp)
    f1e8:	80000015 	stw	zero,0(r16)
    f1ec:	0011fa00 	call	11fa0 <isatty>
    f1f0:	00ffffc4 	movi	r3,-1
    f1f4:	10c00526 	beq	r2,r3,f20c <_isatty_r+0x44>
    f1f8:	dfc00217 	ldw	ra,8(sp)
    f1fc:	dc400117 	ldw	r17,4(sp)
    f200:	dc000017 	ldw	r16,0(sp)
    f204:	dec00304 	addi	sp,sp,12
    f208:	f800283a 	ret
    f20c:	80c00017 	ldw	r3,0(r16)
    f210:	183ff926 	beq	r3,zero,f1f8 <__alt_data_end+0xf000f1f8>
    f214:	88c00015 	stw	r3,0(r17)
    f218:	003ff706 	br	f1f8 <__alt_data_end+0xf000f1f8>

0000f21c <_lseek_r>:
    f21c:	defffd04 	addi	sp,sp,-12
    f220:	2805883a 	mov	r2,r5
    f224:	dc000015 	stw	r16,0(sp)
    f228:	04020034 	movhi	r16,2048
    f22c:	dc400115 	stw	r17,4(sp)
    f230:	300b883a 	mov	r5,r6
    f234:	84098804 	addi	r16,r16,9760
    f238:	2023883a 	mov	r17,r4
    f23c:	380d883a 	mov	r6,r7
    f240:	1009883a 	mov	r4,r2
    f244:	dfc00215 	stw	ra,8(sp)
    f248:	80000015 	stw	zero,0(r16)
    f24c:	00120800 	call	12080 <lseek>
    f250:	00ffffc4 	movi	r3,-1
    f254:	10c00526 	beq	r2,r3,f26c <_lseek_r+0x50>
    f258:	dfc00217 	ldw	ra,8(sp)
    f25c:	dc400117 	ldw	r17,4(sp)
    f260:	dc000017 	ldw	r16,0(sp)
    f264:	dec00304 	addi	sp,sp,12
    f268:	f800283a 	ret
    f26c:	80c00017 	ldw	r3,0(r16)
    f270:	183ff926 	beq	r3,zero,f258 <__alt_data_end+0xf000f258>
    f274:	88c00015 	stw	r3,0(r17)
    f278:	003ff706 	br	f258 <__alt_data_end+0xf000f258>

0000f27c <_read_r>:
    f27c:	defffd04 	addi	sp,sp,-12
    f280:	2805883a 	mov	r2,r5
    f284:	dc000015 	stw	r16,0(sp)
    f288:	04020034 	movhi	r16,2048
    f28c:	dc400115 	stw	r17,4(sp)
    f290:	300b883a 	mov	r5,r6
    f294:	84098804 	addi	r16,r16,9760
    f298:	2023883a 	mov	r17,r4
    f29c:	380d883a 	mov	r6,r7
    f2a0:	1009883a 	mov	r4,r2
    f2a4:	dfc00215 	stw	ra,8(sp)
    f2a8:	80000015 	stw	zero,0(r16)
    f2ac:	00122540 	call	12254 <read>
    f2b0:	00ffffc4 	movi	r3,-1
    f2b4:	10c00526 	beq	r2,r3,f2cc <_read_r+0x50>
    f2b8:	dfc00217 	ldw	ra,8(sp)
    f2bc:	dc400117 	ldw	r17,4(sp)
    f2c0:	dc000017 	ldw	r16,0(sp)
    f2c4:	dec00304 	addi	sp,sp,12
    f2c8:	f800283a 	ret
    f2cc:	80c00017 	ldw	r3,0(r16)
    f2d0:	183ff926 	beq	r3,zero,f2b8 <__alt_data_end+0xf000f2b8>
    f2d4:	88c00015 	stw	r3,0(r17)
    f2d8:	003ff706 	br	f2b8 <__alt_data_end+0xf000f2b8>

0000f2dc <__swbuf_r>:
    f2dc:	defffb04 	addi	sp,sp,-20
    f2e0:	dcc00315 	stw	r19,12(sp)
    f2e4:	dc800215 	stw	r18,8(sp)
    f2e8:	dc000015 	stw	r16,0(sp)
    f2ec:	dfc00415 	stw	ra,16(sp)
    f2f0:	dc400115 	stw	r17,4(sp)
    f2f4:	2025883a 	mov	r18,r4
    f2f8:	2827883a 	mov	r19,r5
    f2fc:	3021883a 	mov	r16,r6
    f300:	20000226 	beq	r4,zero,f30c <__swbuf_r+0x30>
    f304:	20800e17 	ldw	r2,56(r4)
    f308:	10004226 	beq	r2,zero,f414 <__swbuf_r+0x138>
    f30c:	80800617 	ldw	r2,24(r16)
    f310:	8100030b 	ldhu	r4,12(r16)
    f314:	80800215 	stw	r2,8(r16)
    f318:	2080020c 	andi	r2,r4,8
    f31c:	10003626 	beq	r2,zero,f3f8 <__swbuf_r+0x11c>
    f320:	80c00417 	ldw	r3,16(r16)
    f324:	18003426 	beq	r3,zero,f3f8 <__swbuf_r+0x11c>
    f328:	2088000c 	andi	r2,r4,8192
    f32c:	9c403fcc 	andi	r17,r19,255
    f330:	10001a26 	beq	r2,zero,f39c <__swbuf_r+0xc0>
    f334:	80800017 	ldw	r2,0(r16)
    f338:	81000517 	ldw	r4,20(r16)
    f33c:	10c7c83a 	sub	r3,r2,r3
    f340:	1900200e 	bge	r3,r4,f3c4 <__swbuf_r+0xe8>
    f344:	18c00044 	addi	r3,r3,1
    f348:	81000217 	ldw	r4,8(r16)
    f34c:	11400044 	addi	r5,r2,1
    f350:	81400015 	stw	r5,0(r16)
    f354:	213fffc4 	addi	r4,r4,-1
    f358:	81000215 	stw	r4,8(r16)
    f35c:	14c00005 	stb	r19,0(r2)
    f360:	80800517 	ldw	r2,20(r16)
    f364:	10c01e26 	beq	r2,r3,f3e0 <__swbuf_r+0x104>
    f368:	8080030b 	ldhu	r2,12(r16)
    f36c:	1080004c 	andi	r2,r2,1
    f370:	10000226 	beq	r2,zero,f37c <__swbuf_r+0xa0>
    f374:	00800284 	movi	r2,10
    f378:	88801926 	beq	r17,r2,f3e0 <__swbuf_r+0x104>
    f37c:	8805883a 	mov	r2,r17
    f380:	dfc00417 	ldw	ra,16(sp)
    f384:	dcc00317 	ldw	r19,12(sp)
    f388:	dc800217 	ldw	r18,8(sp)
    f38c:	dc400117 	ldw	r17,4(sp)
    f390:	dc000017 	ldw	r16,0(sp)
    f394:	dec00504 	addi	sp,sp,20
    f398:	f800283a 	ret
    f39c:	81401917 	ldw	r5,100(r16)
    f3a0:	00b7ffc4 	movi	r2,-8193
    f3a4:	21080014 	ori	r4,r4,8192
    f3a8:	2884703a 	and	r2,r5,r2
    f3ac:	80801915 	stw	r2,100(r16)
    f3b0:	80800017 	ldw	r2,0(r16)
    f3b4:	8100030d 	sth	r4,12(r16)
    f3b8:	81000517 	ldw	r4,20(r16)
    f3bc:	10c7c83a 	sub	r3,r2,r3
    f3c0:	193fe016 	blt	r3,r4,f344 <__alt_data_end+0xf000f344>
    f3c4:	800b883a 	mov	r5,r16
    f3c8:	9009883a 	mov	r4,r18
    f3cc:	000a2d80 	call	a2d8 <_fflush_r>
    f3d0:	1000071e 	bne	r2,zero,f3f0 <__swbuf_r+0x114>
    f3d4:	80800017 	ldw	r2,0(r16)
    f3d8:	00c00044 	movi	r3,1
    f3dc:	003fda06 	br	f348 <__alt_data_end+0xf000f348>
    f3e0:	800b883a 	mov	r5,r16
    f3e4:	9009883a 	mov	r4,r18
    f3e8:	000a2d80 	call	a2d8 <_fflush_r>
    f3ec:	103fe326 	beq	r2,zero,f37c <__alt_data_end+0xf000f37c>
    f3f0:	00bfffc4 	movi	r2,-1
    f3f4:	003fe206 	br	f380 <__alt_data_end+0xf000f380>
    f3f8:	800b883a 	mov	r5,r16
    f3fc:	9009883a 	mov	r4,r18
    f400:	00086e00 	call	86e0 <__swsetup_r>
    f404:	103ffa1e 	bne	r2,zero,f3f0 <__alt_data_end+0xf000f3f0>
    f408:	8100030b 	ldhu	r4,12(r16)
    f40c:	80c00417 	ldw	r3,16(r16)
    f410:	003fc506 	br	f328 <__alt_data_end+0xf000f328>
    f414:	000a6b40 	call	a6b4 <__sinit>
    f418:	003fbc06 	br	f30c <__alt_data_end+0xf000f30c>

0000f41c <__swbuf>:
    f41c:	00820034 	movhi	r2,2048
    f420:	10895304 	addi	r2,r2,9548
    f424:	280d883a 	mov	r6,r5
    f428:	200b883a 	mov	r5,r4
    f42c:	11000017 	ldw	r4,0(r2)
    f430:	000f2dc1 	jmpi	f2dc <__swbuf_r>

0000f434 <_wcrtomb_r>:
    f434:	defff604 	addi	sp,sp,-40
    f438:	00820034 	movhi	r2,2048
    f43c:	dc800815 	stw	r18,32(sp)
    f440:	dc400715 	stw	r17,28(sp)
    f444:	dc000615 	stw	r16,24(sp)
    f448:	10895704 	addi	r2,r2,9564
    f44c:	dfc00915 	stw	ra,36(sp)
    f450:	2021883a 	mov	r16,r4
    f454:	3823883a 	mov	r17,r7
    f458:	14800017 	ldw	r18,0(r2)
    f45c:	28001426 	beq	r5,zero,f4b0 <_wcrtomb_r+0x7c>
    f460:	d9400415 	stw	r5,16(sp)
    f464:	d9800515 	stw	r6,20(sp)
    f468:	000b1f80 	call	b1f8 <__locale_charset>
    f46c:	d9800517 	ldw	r6,20(sp)
    f470:	d9400417 	ldw	r5,16(sp)
    f474:	100f883a 	mov	r7,r2
    f478:	dc400015 	stw	r17,0(sp)
    f47c:	8009883a 	mov	r4,r16
    f480:	903ee83a 	callr	r18
    f484:	00ffffc4 	movi	r3,-1
    f488:	10c0031e 	bne	r2,r3,f498 <_wcrtomb_r+0x64>
    f48c:	88000015 	stw	zero,0(r17)
    f490:	00c02284 	movi	r3,138
    f494:	80c00015 	stw	r3,0(r16)
    f498:	dfc00917 	ldw	ra,36(sp)
    f49c:	dc800817 	ldw	r18,32(sp)
    f4a0:	dc400717 	ldw	r17,28(sp)
    f4a4:	dc000617 	ldw	r16,24(sp)
    f4a8:	dec00a04 	addi	sp,sp,40
    f4ac:	f800283a 	ret
    f4b0:	000b1f80 	call	b1f8 <__locale_charset>
    f4b4:	100f883a 	mov	r7,r2
    f4b8:	dc400015 	stw	r17,0(sp)
    f4bc:	000d883a 	mov	r6,zero
    f4c0:	d9400104 	addi	r5,sp,4
    f4c4:	8009883a 	mov	r4,r16
    f4c8:	903ee83a 	callr	r18
    f4cc:	003fed06 	br	f484 <__alt_data_end+0xf000f484>

0000f4d0 <wcrtomb>:
    f4d0:	defff604 	addi	sp,sp,-40
    f4d4:	00820034 	movhi	r2,2048
    f4d8:	dc800615 	stw	r18,24(sp)
    f4dc:	dc400515 	stw	r17,20(sp)
    f4e0:	10895304 	addi	r2,r2,9548
    f4e4:	dfc00915 	stw	ra,36(sp)
    f4e8:	dd000815 	stw	r20,32(sp)
    f4ec:	dcc00715 	stw	r19,28(sp)
    f4f0:	dc000415 	stw	r16,16(sp)
    f4f4:	3025883a 	mov	r18,r6
    f4f8:	14400017 	ldw	r17,0(r2)
    f4fc:	20001926 	beq	r4,zero,f564 <wcrtomb+0x94>
    f500:	00820034 	movhi	r2,2048
    f504:	10895704 	addi	r2,r2,9564
    f508:	15000017 	ldw	r20,0(r2)
    f50c:	2021883a 	mov	r16,r4
    f510:	2827883a 	mov	r19,r5
    f514:	000b1f80 	call	b1f8 <__locale_charset>
    f518:	100f883a 	mov	r7,r2
    f51c:	dc800015 	stw	r18,0(sp)
    f520:	980d883a 	mov	r6,r19
    f524:	800b883a 	mov	r5,r16
    f528:	8809883a 	mov	r4,r17
    f52c:	a03ee83a 	callr	r20
    f530:	00ffffc4 	movi	r3,-1
    f534:	10c0031e 	bne	r2,r3,f544 <wcrtomb+0x74>
    f538:	90000015 	stw	zero,0(r18)
    f53c:	00c02284 	movi	r3,138
    f540:	88c00015 	stw	r3,0(r17)
    f544:	dfc00917 	ldw	ra,36(sp)
    f548:	dd000817 	ldw	r20,32(sp)
    f54c:	dcc00717 	ldw	r19,28(sp)
    f550:	dc800617 	ldw	r18,24(sp)
    f554:	dc400517 	ldw	r17,20(sp)
    f558:	dc000417 	ldw	r16,16(sp)
    f55c:	dec00a04 	addi	sp,sp,40
    f560:	f800283a 	ret
    f564:	00820034 	movhi	r2,2048
    f568:	10895704 	addi	r2,r2,9564
    f56c:	14000017 	ldw	r16,0(r2)
    f570:	000b1f80 	call	b1f8 <__locale_charset>
    f574:	100f883a 	mov	r7,r2
    f578:	dc800015 	stw	r18,0(sp)
    f57c:	000d883a 	mov	r6,zero
    f580:	d9400104 	addi	r5,sp,4
    f584:	8809883a 	mov	r4,r17
    f588:	803ee83a 	callr	r16
    f58c:	003fe806 	br	f530 <__alt_data_end+0xf000f530>

0000f590 <__ascii_wctomb>:
    f590:	28000526 	beq	r5,zero,f5a8 <__ascii_wctomb+0x18>
    f594:	00803fc4 	movi	r2,255
    f598:	11800536 	bltu	r2,r6,f5b0 <__ascii_wctomb+0x20>
    f59c:	29800005 	stb	r6,0(r5)
    f5a0:	00800044 	movi	r2,1
    f5a4:	f800283a 	ret
    f5a8:	0005883a 	mov	r2,zero
    f5ac:	f800283a 	ret
    f5b0:	00802284 	movi	r2,138
    f5b4:	20800015 	stw	r2,0(r4)
    f5b8:	00bfffc4 	movi	r2,-1
    f5bc:	f800283a 	ret

0000f5c0 <_wctomb_r>:
    f5c0:	00820034 	movhi	r2,2048
    f5c4:	defff904 	addi	sp,sp,-28
    f5c8:	10895704 	addi	r2,r2,9564
    f5cc:	dfc00615 	stw	ra,24(sp)
    f5d0:	dc400515 	stw	r17,20(sp)
    f5d4:	dc000415 	stw	r16,16(sp)
    f5d8:	3823883a 	mov	r17,r7
    f5dc:	14000017 	ldw	r16,0(r2)
    f5e0:	d9000115 	stw	r4,4(sp)
    f5e4:	d9400215 	stw	r5,8(sp)
    f5e8:	d9800315 	stw	r6,12(sp)
    f5ec:	000b1f80 	call	b1f8 <__locale_charset>
    f5f0:	d9800317 	ldw	r6,12(sp)
    f5f4:	d9400217 	ldw	r5,8(sp)
    f5f8:	d9000117 	ldw	r4,4(sp)
    f5fc:	100f883a 	mov	r7,r2
    f600:	dc400015 	stw	r17,0(sp)
    f604:	803ee83a 	callr	r16
    f608:	dfc00617 	ldw	ra,24(sp)
    f60c:	dc400517 	ldw	r17,20(sp)
    f610:	dc000417 	ldw	r16,16(sp)
    f614:	dec00704 	addi	sp,sp,28
    f618:	f800283a 	ret

0000f61c <__udivdi3>:
    f61c:	defff504 	addi	sp,sp,-44
    f620:	dcc00415 	stw	r19,16(sp)
    f624:	dc000115 	stw	r16,4(sp)
    f628:	dfc00a15 	stw	ra,40(sp)
    f62c:	df000915 	stw	fp,36(sp)
    f630:	ddc00815 	stw	r23,32(sp)
    f634:	dd800715 	stw	r22,28(sp)
    f638:	dd400615 	stw	r21,24(sp)
    f63c:	dd000515 	stw	r20,20(sp)
    f640:	dc800315 	stw	r18,12(sp)
    f644:	dc400215 	stw	r17,8(sp)
    f648:	2027883a 	mov	r19,r4
    f64c:	2821883a 	mov	r16,r5
    f650:	3800411e 	bne	r7,zero,f758 <__udivdi3+0x13c>
    f654:	3023883a 	mov	r17,r6
    f658:	2025883a 	mov	r18,r4
    f65c:	2980522e 	bgeu	r5,r6,f7a8 <__udivdi3+0x18c>
    f660:	00bfffd4 	movui	r2,65535
    f664:	282d883a 	mov	r22,r5
    f668:	1180a836 	bltu	r2,r6,f90c <__udivdi3+0x2f0>
    f66c:	00803fc4 	movi	r2,255
    f670:	1185803a 	cmpltu	r2,r2,r6
    f674:	100490fa 	slli	r2,r2,3
    f678:	3086d83a 	srl	r3,r6,r2
    f67c:	01020034 	movhi	r4,2048
    f680:	210030c4 	addi	r4,r4,195
    f684:	20c7883a 	add	r3,r4,r3
    f688:	18c00003 	ldbu	r3,0(r3)
    f68c:	1885883a 	add	r2,r3,r2
    f690:	00c00804 	movi	r3,32
    f694:	1887c83a 	sub	r3,r3,r2
    f698:	18000526 	beq	r3,zero,f6b0 <__udivdi3+0x94>
    f69c:	80e0983a 	sll	r16,r16,r3
    f6a0:	9884d83a 	srl	r2,r19,r2
    f6a4:	30e2983a 	sll	r17,r6,r3
    f6a8:	98e4983a 	sll	r18,r19,r3
    f6ac:	142cb03a 	or	r22,r2,r16
    f6b0:	882ad43a 	srli	r21,r17,16
    f6b4:	b009883a 	mov	r4,r22
    f6b8:	8d3fffcc 	andi	r20,r17,65535
    f6bc:	a80b883a 	mov	r5,r21
    f6c0:	0005ef40 	call	5ef4 <__umodsi3>
    f6c4:	b009883a 	mov	r4,r22
    f6c8:	a80b883a 	mov	r5,r21
    f6cc:	1027883a 	mov	r19,r2
    f6d0:	0005e900 	call	5e90 <__udivsi3>
    f6d4:	102d883a 	mov	r22,r2
    f6d8:	9826943a 	slli	r19,r19,16
    f6dc:	9004d43a 	srli	r2,r18,16
    f6e0:	a5a1383a 	mul	r16,r20,r22
    f6e4:	14c4b03a 	or	r2,r2,r19
    f6e8:	1400052e 	bgeu	r2,r16,f700 <__udivdi3+0xe4>
    f6ec:	1445883a 	add	r2,r2,r17
    f6f0:	b0ffffc4 	addi	r3,r22,-1
    f6f4:	14400136 	bltu	r2,r17,f6fc <__udivdi3+0xe0>
    f6f8:	14012336 	bltu	r2,r16,fb88 <__udivdi3+0x56c>
    f6fc:	182d883a 	mov	r22,r3
    f700:	1421c83a 	sub	r16,r2,r16
    f704:	a80b883a 	mov	r5,r21
    f708:	8009883a 	mov	r4,r16
    f70c:	0005ef40 	call	5ef4 <__umodsi3>
    f710:	1027883a 	mov	r19,r2
    f714:	a80b883a 	mov	r5,r21
    f718:	8009883a 	mov	r4,r16
    f71c:	0005e900 	call	5e90 <__udivsi3>
    f720:	9826943a 	slli	r19,r19,16
    f724:	a0a9383a 	mul	r20,r20,r2
    f728:	94bfffcc 	andi	r18,r18,65535
    f72c:	94e4b03a 	or	r18,r18,r19
    f730:	9500052e 	bgeu	r18,r20,f748 <__udivdi3+0x12c>
    f734:	8ca5883a 	add	r18,r17,r18
    f738:	10ffffc4 	addi	r3,r2,-1
    f73c:	9440f136 	bltu	r18,r17,fb04 <__udivdi3+0x4e8>
    f740:	9500f02e 	bgeu	r18,r20,fb04 <__udivdi3+0x4e8>
    f744:	10bfff84 	addi	r2,r2,-2
    f748:	b00c943a 	slli	r6,r22,16
    f74c:	0007883a 	mov	r3,zero
    f750:	3084b03a 	or	r2,r6,r2
    f754:	00005906 	br	f8bc <__udivdi3+0x2a0>
    f758:	29c05636 	bltu	r5,r7,f8b4 <__udivdi3+0x298>
    f75c:	00bfffd4 	movui	r2,65535
    f760:	11c0622e 	bgeu	r2,r7,f8ec <__udivdi3+0x2d0>
    f764:	00804034 	movhi	r2,256
    f768:	10bfffc4 	addi	r2,r2,-1
    f76c:	11c0ee36 	bltu	r2,r7,fb28 <__udivdi3+0x50c>
    f770:	00800404 	movi	r2,16
    f774:	3886d83a 	srl	r3,r7,r2
    f778:	01020034 	movhi	r4,2048
    f77c:	210030c4 	addi	r4,r4,195
    f780:	20c7883a 	add	r3,r4,r3
    f784:	18c00003 	ldbu	r3,0(r3)
    f788:	05400804 	movi	r21,32
    f78c:	1885883a 	add	r2,r3,r2
    f790:	a8abc83a 	sub	r21,r21,r2
    f794:	a800621e 	bne	r21,zero,f920 <__udivdi3+0x304>
    f798:	3c00e936 	bltu	r7,r16,fb40 <__udivdi3+0x524>
    f79c:	9985403a 	cmpgeu	r2,r19,r6
    f7a0:	0007883a 	mov	r3,zero
    f7a4:	00004506 	br	f8bc <__udivdi3+0x2a0>
    f7a8:	3000041e 	bne	r6,zero,f7bc <__udivdi3+0x1a0>
    f7ac:	000b883a 	mov	r5,zero
    f7b0:	01000044 	movi	r4,1
    f7b4:	0005e900 	call	5e90 <__udivsi3>
    f7b8:	1023883a 	mov	r17,r2
    f7bc:	00bfffd4 	movui	r2,65535
    f7c0:	14404e2e 	bgeu	r2,r17,f8fc <__udivdi3+0x2e0>
    f7c4:	00804034 	movhi	r2,256
    f7c8:	10bfffc4 	addi	r2,r2,-1
    f7cc:	1440d836 	bltu	r2,r17,fb30 <__udivdi3+0x514>
    f7d0:	00800404 	movi	r2,16
    f7d4:	8886d83a 	srl	r3,r17,r2
    f7d8:	01020034 	movhi	r4,2048
    f7dc:	210030c4 	addi	r4,r4,195
    f7e0:	20c7883a 	add	r3,r4,r3
    f7e4:	18c00003 	ldbu	r3,0(r3)
    f7e8:	1885883a 	add	r2,r3,r2
    f7ec:	00c00804 	movi	r3,32
    f7f0:	1887c83a 	sub	r3,r3,r2
    f7f4:	18008f1e 	bne	r3,zero,fa34 <__udivdi3+0x418>
    f7f8:	882ad43a 	srli	r21,r17,16
    f7fc:	8461c83a 	sub	r16,r16,r17
    f800:	8d3fffcc 	andi	r20,r17,65535
    f804:	00c00044 	movi	r3,1
    f808:	8009883a 	mov	r4,r16
    f80c:	a80b883a 	mov	r5,r21
    f810:	d8c00015 	stw	r3,0(sp)
    f814:	0005ef40 	call	5ef4 <__umodsi3>
    f818:	8009883a 	mov	r4,r16
    f81c:	a80b883a 	mov	r5,r21
    f820:	1027883a 	mov	r19,r2
    f824:	0005e900 	call	5e90 <__udivsi3>
    f828:	9826943a 	slli	r19,r19,16
    f82c:	9008d43a 	srli	r4,r18,16
    f830:	1521383a 	mul	r16,r2,r20
    f834:	102d883a 	mov	r22,r2
    f838:	24c8b03a 	or	r4,r4,r19
    f83c:	d8c00017 	ldw	r3,0(sp)
    f840:	2400052e 	bgeu	r4,r16,f858 <__udivdi3+0x23c>
    f844:	2449883a 	add	r4,r4,r17
    f848:	b0bfffc4 	addi	r2,r22,-1
    f84c:	24400136 	bltu	r4,r17,f854 <__udivdi3+0x238>
    f850:	2400ca36 	bltu	r4,r16,fb7c <__udivdi3+0x560>
    f854:	102d883a 	mov	r22,r2
    f858:	2421c83a 	sub	r16,r4,r16
    f85c:	a80b883a 	mov	r5,r21
    f860:	8009883a 	mov	r4,r16
    f864:	d8c00015 	stw	r3,0(sp)
    f868:	0005ef40 	call	5ef4 <__umodsi3>
    f86c:	1027883a 	mov	r19,r2
    f870:	a80b883a 	mov	r5,r21
    f874:	8009883a 	mov	r4,r16
    f878:	0005e900 	call	5e90 <__udivsi3>
    f87c:	9826943a 	slli	r19,r19,16
    f880:	1529383a 	mul	r20,r2,r20
    f884:	94bfffcc 	andi	r18,r18,65535
    f888:	94e4b03a 	or	r18,r18,r19
    f88c:	d8c00017 	ldw	r3,0(sp)
    f890:	9500052e 	bgeu	r18,r20,f8a8 <__udivdi3+0x28c>
    f894:	8ca5883a 	add	r18,r17,r18
    f898:	113fffc4 	addi	r4,r2,-1
    f89c:	94409736 	bltu	r18,r17,fafc <__udivdi3+0x4e0>
    f8a0:	9500962e 	bgeu	r18,r20,fafc <__udivdi3+0x4e0>
    f8a4:	10bfff84 	addi	r2,r2,-2
    f8a8:	b00c943a 	slli	r6,r22,16
    f8ac:	3084b03a 	or	r2,r6,r2
    f8b0:	00000206 	br	f8bc <__udivdi3+0x2a0>
    f8b4:	0007883a 	mov	r3,zero
    f8b8:	0005883a 	mov	r2,zero
    f8bc:	dfc00a17 	ldw	ra,40(sp)
    f8c0:	df000917 	ldw	fp,36(sp)
    f8c4:	ddc00817 	ldw	r23,32(sp)
    f8c8:	dd800717 	ldw	r22,28(sp)
    f8cc:	dd400617 	ldw	r21,24(sp)
    f8d0:	dd000517 	ldw	r20,20(sp)
    f8d4:	dcc00417 	ldw	r19,16(sp)
    f8d8:	dc800317 	ldw	r18,12(sp)
    f8dc:	dc400217 	ldw	r17,8(sp)
    f8e0:	dc000117 	ldw	r16,4(sp)
    f8e4:	dec00b04 	addi	sp,sp,44
    f8e8:	f800283a 	ret
    f8ec:	00803fc4 	movi	r2,255
    f8f0:	11c5803a 	cmpltu	r2,r2,r7
    f8f4:	100490fa 	slli	r2,r2,3
    f8f8:	003f9e06 	br	f774 <__alt_data_end+0xf000f774>
    f8fc:	00803fc4 	movi	r2,255
    f900:	1445803a 	cmpltu	r2,r2,r17
    f904:	100490fa 	slli	r2,r2,3
    f908:	003fb206 	br	f7d4 <__alt_data_end+0xf000f7d4>
    f90c:	00804034 	movhi	r2,256
    f910:	10bfffc4 	addi	r2,r2,-1
    f914:	11808836 	bltu	r2,r6,fb38 <__udivdi3+0x51c>
    f918:	00800404 	movi	r2,16
    f91c:	003f5606 	br	f678 <__alt_data_end+0xf000f678>
    f920:	30aed83a 	srl	r23,r6,r2
    f924:	3d4e983a 	sll	r7,r7,r21
    f928:	80acd83a 	srl	r22,r16,r2
    f92c:	9884d83a 	srl	r2,r19,r2
    f930:	3deeb03a 	or	r23,r7,r23
    f934:	b824d43a 	srli	r18,r23,16
    f938:	8560983a 	sll	r16,r16,r21
    f93c:	b009883a 	mov	r4,r22
    f940:	900b883a 	mov	r5,r18
    f944:	3568983a 	sll	r20,r6,r21
    f948:	1420b03a 	or	r16,r2,r16
    f94c:	0005ef40 	call	5ef4 <__umodsi3>
    f950:	b009883a 	mov	r4,r22
    f954:	900b883a 	mov	r5,r18
    f958:	1023883a 	mov	r17,r2
    f95c:	0005e900 	call	5e90 <__udivsi3>
    f960:	8808943a 	slli	r4,r17,16
    f964:	bf3fffcc 	andi	fp,r23,65535
    f968:	8006d43a 	srli	r3,r16,16
    f96c:	e0a3383a 	mul	r17,fp,r2
    f970:	100d883a 	mov	r6,r2
    f974:	1906b03a 	or	r3,r3,r4
    f978:	1c40042e 	bgeu	r3,r17,f98c <__udivdi3+0x370>
    f97c:	1dc7883a 	add	r3,r3,r23
    f980:	10bfffc4 	addi	r2,r2,-1
    f984:	1dc0752e 	bgeu	r3,r23,fb5c <__udivdi3+0x540>
    f988:	100d883a 	mov	r6,r2
    f98c:	1c63c83a 	sub	r17,r3,r17
    f990:	900b883a 	mov	r5,r18
    f994:	8809883a 	mov	r4,r17
    f998:	d9800015 	stw	r6,0(sp)
    f99c:	0005ef40 	call	5ef4 <__umodsi3>
    f9a0:	102d883a 	mov	r22,r2
    f9a4:	8809883a 	mov	r4,r17
    f9a8:	900b883a 	mov	r5,r18
    f9ac:	0005e900 	call	5e90 <__udivsi3>
    f9b0:	b02c943a 	slli	r22,r22,16
    f9b4:	e089383a 	mul	r4,fp,r2
    f9b8:	843fffcc 	andi	r16,r16,65535
    f9bc:	85a0b03a 	or	r16,r16,r22
    f9c0:	d9800017 	ldw	r6,0(sp)
    f9c4:	8100042e 	bgeu	r16,r4,f9d8 <__udivdi3+0x3bc>
    f9c8:	85e1883a 	add	r16,r16,r23
    f9cc:	10ffffc4 	addi	r3,r2,-1
    f9d0:	85c05e2e 	bgeu	r16,r23,fb4c <__udivdi3+0x530>
    f9d4:	1805883a 	mov	r2,r3
    f9d8:	300c943a 	slli	r6,r6,16
    f9dc:	a17fffcc 	andi	r5,r20,65535
    f9e0:	a028d43a 	srli	r20,r20,16
    f9e4:	3084b03a 	or	r2,r6,r2
    f9e8:	10ffffcc 	andi	r3,r2,65535
    f9ec:	100cd43a 	srli	r6,r2,16
    f9f0:	194f383a 	mul	r7,r3,r5
    f9f4:	1d07383a 	mul	r3,r3,r20
    f9f8:	314b383a 	mul	r5,r6,r5
    f9fc:	3810d43a 	srli	r8,r7,16
    fa00:	8121c83a 	sub	r16,r16,r4
    fa04:	1947883a 	add	r3,r3,r5
    fa08:	40c7883a 	add	r3,r8,r3
    fa0c:	350d383a 	mul	r6,r6,r20
    fa10:	1940022e 	bgeu	r3,r5,fa1c <__udivdi3+0x400>
    fa14:	01000074 	movhi	r4,1
    fa18:	310d883a 	add	r6,r6,r4
    fa1c:	1828d43a 	srli	r20,r3,16
    fa20:	a18d883a 	add	r6,r20,r6
    fa24:	81803e36 	bltu	r16,r6,fb20 <__udivdi3+0x504>
    fa28:	81803826 	beq	r16,r6,fb0c <__udivdi3+0x4f0>
    fa2c:	0007883a 	mov	r3,zero
    fa30:	003fa206 	br	f8bc <__alt_data_end+0xf000f8bc>
    fa34:	88e2983a 	sll	r17,r17,r3
    fa38:	80a8d83a 	srl	r20,r16,r2
    fa3c:	80e0983a 	sll	r16,r16,r3
    fa40:	882ad43a 	srli	r21,r17,16
    fa44:	9884d83a 	srl	r2,r19,r2
    fa48:	a009883a 	mov	r4,r20
    fa4c:	a80b883a 	mov	r5,r21
    fa50:	142eb03a 	or	r23,r2,r16
    fa54:	98e4983a 	sll	r18,r19,r3
    fa58:	0005ef40 	call	5ef4 <__umodsi3>
    fa5c:	a009883a 	mov	r4,r20
    fa60:	a80b883a 	mov	r5,r21
    fa64:	1021883a 	mov	r16,r2
    fa68:	0005e900 	call	5e90 <__udivsi3>
    fa6c:	1039883a 	mov	fp,r2
    fa70:	8d3fffcc 	andi	r20,r17,65535
    fa74:	8020943a 	slli	r16,r16,16
    fa78:	b804d43a 	srli	r2,r23,16
    fa7c:	a72d383a 	mul	r22,r20,fp
    fa80:	1404b03a 	or	r2,r2,r16
    fa84:	1580062e 	bgeu	r2,r22,faa0 <__udivdi3+0x484>
    fa88:	1445883a 	add	r2,r2,r17
    fa8c:	e0ffffc4 	addi	r3,fp,-1
    fa90:	14403836 	bltu	r2,r17,fb74 <__udivdi3+0x558>
    fa94:	1580372e 	bgeu	r2,r22,fb74 <__udivdi3+0x558>
    fa98:	e73fff84 	addi	fp,fp,-2
    fa9c:	1445883a 	add	r2,r2,r17
    faa0:	15adc83a 	sub	r22,r2,r22
    faa4:	a80b883a 	mov	r5,r21
    faa8:	b009883a 	mov	r4,r22
    faac:	0005ef40 	call	5ef4 <__umodsi3>
    fab0:	1027883a 	mov	r19,r2
    fab4:	b009883a 	mov	r4,r22
    fab8:	a80b883a 	mov	r5,r21
    fabc:	0005e900 	call	5e90 <__udivsi3>
    fac0:	9826943a 	slli	r19,r19,16
    fac4:	a0a1383a 	mul	r16,r20,r2
    fac8:	b93fffcc 	andi	r4,r23,65535
    facc:	24c8b03a 	or	r4,r4,r19
    fad0:	2400062e 	bgeu	r4,r16,faec <__udivdi3+0x4d0>
    fad4:	2449883a 	add	r4,r4,r17
    fad8:	10ffffc4 	addi	r3,r2,-1
    fadc:	24402336 	bltu	r4,r17,fb6c <__udivdi3+0x550>
    fae0:	2400222e 	bgeu	r4,r16,fb6c <__udivdi3+0x550>
    fae4:	10bfff84 	addi	r2,r2,-2
    fae8:	2449883a 	add	r4,r4,r17
    faec:	e038943a 	slli	fp,fp,16
    faf0:	2421c83a 	sub	r16,r4,r16
    faf4:	e086b03a 	or	r3,fp,r2
    faf8:	003f4306 	br	f808 <__alt_data_end+0xf000f808>
    fafc:	2005883a 	mov	r2,r4
    fb00:	003f6906 	br	f8a8 <__alt_data_end+0xf000f8a8>
    fb04:	1805883a 	mov	r2,r3
    fb08:	003f0f06 	br	f748 <__alt_data_end+0xf000f748>
    fb0c:	1806943a 	slli	r3,r3,16
    fb10:	9d66983a 	sll	r19,r19,r21
    fb14:	39ffffcc 	andi	r7,r7,65535
    fb18:	19c7883a 	add	r3,r3,r7
    fb1c:	98ffc32e 	bgeu	r19,r3,fa2c <__alt_data_end+0xf000fa2c>
    fb20:	10bfffc4 	addi	r2,r2,-1
    fb24:	003fc106 	br	fa2c <__alt_data_end+0xf000fa2c>
    fb28:	00800604 	movi	r2,24
    fb2c:	003f1106 	br	f774 <__alt_data_end+0xf000f774>
    fb30:	00800604 	movi	r2,24
    fb34:	003f2706 	br	f7d4 <__alt_data_end+0xf000f7d4>
    fb38:	00800604 	movi	r2,24
    fb3c:	003ece06 	br	f678 <__alt_data_end+0xf000f678>
    fb40:	0007883a 	mov	r3,zero
    fb44:	00800044 	movi	r2,1
    fb48:	003f5c06 	br	f8bc <__alt_data_end+0xf000f8bc>
    fb4c:	813fa12e 	bgeu	r16,r4,f9d4 <__alt_data_end+0xf000f9d4>
    fb50:	10bfff84 	addi	r2,r2,-2
    fb54:	85e1883a 	add	r16,r16,r23
    fb58:	003f9f06 	br	f9d8 <__alt_data_end+0xf000f9d8>
    fb5c:	1c7f8a2e 	bgeu	r3,r17,f988 <__alt_data_end+0xf000f988>
    fb60:	31bfff84 	addi	r6,r6,-2
    fb64:	1dc7883a 	add	r3,r3,r23
    fb68:	003f8806 	br	f98c <__alt_data_end+0xf000f98c>
    fb6c:	1805883a 	mov	r2,r3
    fb70:	003fde06 	br	faec <__alt_data_end+0xf000faec>
    fb74:	1839883a 	mov	fp,r3
    fb78:	003fc906 	br	faa0 <__alt_data_end+0xf000faa0>
    fb7c:	b5bfff84 	addi	r22,r22,-2
    fb80:	2449883a 	add	r4,r4,r17
    fb84:	003f3406 	br	f858 <__alt_data_end+0xf000f858>
    fb88:	b5bfff84 	addi	r22,r22,-2
    fb8c:	1445883a 	add	r2,r2,r17
    fb90:	003edb06 	br	f700 <__alt_data_end+0xf000f700>

0000fb94 <__umoddi3>:
    fb94:	defff404 	addi	sp,sp,-48
    fb98:	df000a15 	stw	fp,40(sp)
    fb9c:	dc400315 	stw	r17,12(sp)
    fba0:	dc000215 	stw	r16,8(sp)
    fba4:	dfc00b15 	stw	ra,44(sp)
    fba8:	ddc00915 	stw	r23,36(sp)
    fbac:	dd800815 	stw	r22,32(sp)
    fbb0:	dd400715 	stw	r21,28(sp)
    fbb4:	dd000615 	stw	r20,24(sp)
    fbb8:	dcc00515 	stw	r19,20(sp)
    fbbc:	dc800415 	stw	r18,16(sp)
    fbc0:	2021883a 	mov	r16,r4
    fbc4:	2823883a 	mov	r17,r5
    fbc8:	2839883a 	mov	fp,r5
    fbcc:	38003c1e 	bne	r7,zero,fcc0 <__umoddi3+0x12c>
    fbd0:	3027883a 	mov	r19,r6
    fbd4:	2029883a 	mov	r20,r4
    fbd8:	2980512e 	bgeu	r5,r6,fd20 <__umoddi3+0x18c>
    fbdc:	00bfffd4 	movui	r2,65535
    fbe0:	11809a36 	bltu	r2,r6,fe4c <__umoddi3+0x2b8>
    fbe4:	01003fc4 	movi	r4,255
    fbe8:	2189803a 	cmpltu	r4,r4,r6
    fbec:	200890fa 	slli	r4,r4,3
    fbf0:	3104d83a 	srl	r2,r6,r4
    fbf4:	00c20034 	movhi	r3,2048
    fbf8:	18c030c4 	addi	r3,r3,195
    fbfc:	1885883a 	add	r2,r3,r2
    fc00:	10c00003 	ldbu	r3,0(r2)
    fc04:	00800804 	movi	r2,32
    fc08:	1909883a 	add	r4,r3,r4
    fc0c:	1125c83a 	sub	r18,r2,r4
    fc10:	90000526 	beq	r18,zero,fc28 <__umoddi3+0x94>
    fc14:	8ca2983a 	sll	r17,r17,r18
    fc18:	8108d83a 	srl	r4,r16,r4
    fc1c:	34a6983a 	sll	r19,r6,r18
    fc20:	84a8983a 	sll	r20,r16,r18
    fc24:	2478b03a 	or	fp,r4,r17
    fc28:	982ed43a 	srli	r23,r19,16
    fc2c:	e009883a 	mov	r4,fp
    fc30:	9dbfffcc 	andi	r22,r19,65535
    fc34:	b80b883a 	mov	r5,r23
    fc38:	0005ef40 	call	5ef4 <__umodsi3>
    fc3c:	e009883a 	mov	r4,fp
    fc40:	b80b883a 	mov	r5,r23
    fc44:	102b883a 	mov	r21,r2
    fc48:	0005e900 	call	5e90 <__udivsi3>
    fc4c:	a806943a 	slli	r3,r21,16
    fc50:	a008d43a 	srli	r4,r20,16
    fc54:	b085383a 	mul	r2,r22,r2
    fc58:	20c8b03a 	or	r4,r4,r3
    fc5c:	2080032e 	bgeu	r4,r2,fc6c <__umoddi3+0xd8>
    fc60:	24c9883a 	add	r4,r4,r19
    fc64:	24c00136 	bltu	r4,r19,fc6c <__umoddi3+0xd8>
    fc68:	20811036 	bltu	r4,r2,100ac <__umoddi3+0x518>
    fc6c:	20abc83a 	sub	r21,r4,r2
    fc70:	b80b883a 	mov	r5,r23
    fc74:	a809883a 	mov	r4,r21
    fc78:	0005ef40 	call	5ef4 <__umodsi3>
    fc7c:	1023883a 	mov	r17,r2
    fc80:	b80b883a 	mov	r5,r23
    fc84:	a809883a 	mov	r4,r21
    fc88:	0005e900 	call	5e90 <__udivsi3>
    fc8c:	8822943a 	slli	r17,r17,16
    fc90:	b085383a 	mul	r2,r22,r2
    fc94:	a0ffffcc 	andi	r3,r20,65535
    fc98:	1c46b03a 	or	r3,r3,r17
    fc9c:	1880042e 	bgeu	r3,r2,fcb0 <__umoddi3+0x11c>
    fca0:	1cc7883a 	add	r3,r3,r19
    fca4:	1cc00236 	bltu	r3,r19,fcb0 <__umoddi3+0x11c>
    fca8:	1880012e 	bgeu	r3,r2,fcb0 <__umoddi3+0x11c>
    fcac:	1cc7883a 	add	r3,r3,r19
    fcb0:	1885c83a 	sub	r2,r3,r2
    fcb4:	1484d83a 	srl	r2,r2,r18
    fcb8:	0007883a 	mov	r3,zero
    fcbc:	00004f06 	br	fdfc <__umoddi3+0x268>
    fcc0:	29c04c36 	bltu	r5,r7,fdf4 <__umoddi3+0x260>
    fcc4:	00bfffd4 	movui	r2,65535
    fcc8:	11c0582e 	bgeu	r2,r7,fe2c <__umoddi3+0x298>
    fccc:	00804034 	movhi	r2,256
    fcd0:	10bfffc4 	addi	r2,r2,-1
    fcd4:	11c0e736 	bltu	r2,r7,10074 <__umoddi3+0x4e0>
    fcd8:	01000404 	movi	r4,16
    fcdc:	3904d83a 	srl	r2,r7,r4
    fce0:	00c20034 	movhi	r3,2048
    fce4:	18c030c4 	addi	r3,r3,195
    fce8:	1885883a 	add	r2,r3,r2
    fcec:	14c00003 	ldbu	r19,0(r2)
    fcf0:	00c00804 	movi	r3,32
    fcf4:	9927883a 	add	r19,r19,r4
    fcf8:	1ce9c83a 	sub	r20,r3,r19
    fcfc:	a000581e 	bne	r20,zero,fe60 <__umoddi3+0x2cc>
    fd00:	3c400136 	bltu	r7,r17,fd08 <__umoddi3+0x174>
    fd04:	8180eb36 	bltu	r16,r6,100b4 <__umoddi3+0x520>
    fd08:	8185c83a 	sub	r2,r16,r6
    fd0c:	89e3c83a 	sub	r17,r17,r7
    fd10:	8089803a 	cmpltu	r4,r16,r2
    fd14:	8939c83a 	sub	fp,r17,r4
    fd18:	e007883a 	mov	r3,fp
    fd1c:	00003706 	br	fdfc <__umoddi3+0x268>
    fd20:	3000041e 	bne	r6,zero,fd34 <__umoddi3+0x1a0>
    fd24:	000b883a 	mov	r5,zero
    fd28:	01000044 	movi	r4,1
    fd2c:	0005e900 	call	5e90 <__udivsi3>
    fd30:	1027883a 	mov	r19,r2
    fd34:	00bfffd4 	movui	r2,65535
    fd38:	14c0402e 	bgeu	r2,r19,fe3c <__umoddi3+0x2a8>
    fd3c:	00804034 	movhi	r2,256
    fd40:	10bfffc4 	addi	r2,r2,-1
    fd44:	14c0cd36 	bltu	r2,r19,1007c <__umoddi3+0x4e8>
    fd48:	00800404 	movi	r2,16
    fd4c:	9886d83a 	srl	r3,r19,r2
    fd50:	01020034 	movhi	r4,2048
    fd54:	210030c4 	addi	r4,r4,195
    fd58:	20c7883a 	add	r3,r4,r3
    fd5c:	18c00003 	ldbu	r3,0(r3)
    fd60:	1887883a 	add	r3,r3,r2
    fd64:	00800804 	movi	r2,32
    fd68:	10e5c83a 	sub	r18,r2,r3
    fd6c:	9000901e 	bne	r18,zero,ffb0 <__umoddi3+0x41c>
    fd70:	982cd43a 	srli	r22,r19,16
    fd74:	8ce3c83a 	sub	r17,r17,r19
    fd78:	9d7fffcc 	andi	r21,r19,65535
    fd7c:	b00b883a 	mov	r5,r22
    fd80:	8809883a 	mov	r4,r17
    fd84:	0005ef40 	call	5ef4 <__umodsi3>
    fd88:	8809883a 	mov	r4,r17
    fd8c:	b00b883a 	mov	r5,r22
    fd90:	1021883a 	mov	r16,r2
    fd94:	0005e900 	call	5e90 <__udivsi3>
    fd98:	8006943a 	slli	r3,r16,16
    fd9c:	a008d43a 	srli	r4,r20,16
    fda0:	1545383a 	mul	r2,r2,r21
    fda4:	20c8b03a 	or	r4,r4,r3
    fda8:	2080042e 	bgeu	r4,r2,fdbc <__umoddi3+0x228>
    fdac:	24c9883a 	add	r4,r4,r19
    fdb0:	24c00236 	bltu	r4,r19,fdbc <__umoddi3+0x228>
    fdb4:	2080012e 	bgeu	r4,r2,fdbc <__umoddi3+0x228>
    fdb8:	24c9883a 	add	r4,r4,r19
    fdbc:	20a1c83a 	sub	r16,r4,r2
    fdc0:	b00b883a 	mov	r5,r22
    fdc4:	8009883a 	mov	r4,r16
    fdc8:	0005ef40 	call	5ef4 <__umodsi3>
    fdcc:	1023883a 	mov	r17,r2
    fdd0:	b00b883a 	mov	r5,r22
    fdd4:	8009883a 	mov	r4,r16
    fdd8:	0005e900 	call	5e90 <__udivsi3>
    fddc:	8822943a 	slli	r17,r17,16
    fde0:	1545383a 	mul	r2,r2,r21
    fde4:	a53fffcc 	andi	r20,r20,65535
    fde8:	a446b03a 	or	r3,r20,r17
    fdec:	18bfb02e 	bgeu	r3,r2,fcb0 <__alt_data_end+0xf000fcb0>
    fdf0:	003fab06 	br	fca0 <__alt_data_end+0xf000fca0>
    fdf4:	2005883a 	mov	r2,r4
    fdf8:	2807883a 	mov	r3,r5
    fdfc:	dfc00b17 	ldw	ra,44(sp)
    fe00:	df000a17 	ldw	fp,40(sp)
    fe04:	ddc00917 	ldw	r23,36(sp)
    fe08:	dd800817 	ldw	r22,32(sp)
    fe0c:	dd400717 	ldw	r21,28(sp)
    fe10:	dd000617 	ldw	r20,24(sp)
    fe14:	dcc00517 	ldw	r19,20(sp)
    fe18:	dc800417 	ldw	r18,16(sp)
    fe1c:	dc400317 	ldw	r17,12(sp)
    fe20:	dc000217 	ldw	r16,8(sp)
    fe24:	dec00c04 	addi	sp,sp,48
    fe28:	f800283a 	ret
    fe2c:	04c03fc4 	movi	r19,255
    fe30:	99c9803a 	cmpltu	r4,r19,r7
    fe34:	200890fa 	slli	r4,r4,3
    fe38:	003fa806 	br	fcdc <__alt_data_end+0xf000fcdc>
    fe3c:	00803fc4 	movi	r2,255
    fe40:	14c5803a 	cmpltu	r2,r2,r19
    fe44:	100490fa 	slli	r2,r2,3
    fe48:	003fc006 	br	fd4c <__alt_data_end+0xf000fd4c>
    fe4c:	00804034 	movhi	r2,256
    fe50:	10bfffc4 	addi	r2,r2,-1
    fe54:	11808b36 	bltu	r2,r6,10084 <__umoddi3+0x4f0>
    fe58:	01000404 	movi	r4,16
    fe5c:	003f6406 	br	fbf0 <__alt_data_end+0xf000fbf0>
    fe60:	34c4d83a 	srl	r2,r6,r19
    fe64:	3d0e983a 	sll	r7,r7,r20
    fe68:	8cf8d83a 	srl	fp,r17,r19
    fe6c:	8d10983a 	sll	r8,r17,r20
    fe70:	38aab03a 	or	r21,r7,r2
    fe74:	a82cd43a 	srli	r22,r21,16
    fe78:	84e2d83a 	srl	r17,r16,r19
    fe7c:	e009883a 	mov	r4,fp
    fe80:	b00b883a 	mov	r5,r22
    fe84:	8a22b03a 	or	r17,r17,r8
    fe88:	3524983a 	sll	r18,r6,r20
    fe8c:	0005ef40 	call	5ef4 <__umodsi3>
    fe90:	e009883a 	mov	r4,fp
    fe94:	b00b883a 	mov	r5,r22
    fe98:	102f883a 	mov	r23,r2
    fe9c:	0005e900 	call	5e90 <__udivsi3>
    fea0:	100d883a 	mov	r6,r2
    fea4:	b808943a 	slli	r4,r23,16
    fea8:	aa3fffcc 	andi	r8,r21,65535
    feac:	8804d43a 	srli	r2,r17,16
    feb0:	41af383a 	mul	r23,r8,r6
    feb4:	8520983a 	sll	r16,r16,r20
    feb8:	1104b03a 	or	r2,r2,r4
    febc:	15c0042e 	bgeu	r2,r23,fed0 <__umoddi3+0x33c>
    fec0:	1545883a 	add	r2,r2,r21
    fec4:	30ffffc4 	addi	r3,r6,-1
    fec8:	1540742e 	bgeu	r2,r21,1009c <__umoddi3+0x508>
    fecc:	180d883a 	mov	r6,r3
    fed0:	15efc83a 	sub	r23,r2,r23
    fed4:	b00b883a 	mov	r5,r22
    fed8:	b809883a 	mov	r4,r23
    fedc:	d9800115 	stw	r6,4(sp)
    fee0:	da000015 	stw	r8,0(sp)
    fee4:	0005ef40 	call	5ef4 <__umodsi3>
    fee8:	b00b883a 	mov	r5,r22
    feec:	b809883a 	mov	r4,r23
    fef0:	1039883a 	mov	fp,r2
    fef4:	0005e900 	call	5e90 <__udivsi3>
    fef8:	da000017 	ldw	r8,0(sp)
    fefc:	e038943a 	slli	fp,fp,16
    ff00:	100b883a 	mov	r5,r2
    ff04:	4089383a 	mul	r4,r8,r2
    ff08:	8a3fffcc 	andi	r8,r17,65535
    ff0c:	4710b03a 	or	r8,r8,fp
    ff10:	d9800117 	ldw	r6,4(sp)
    ff14:	4100042e 	bgeu	r8,r4,ff28 <__umoddi3+0x394>
    ff18:	4551883a 	add	r8,r8,r21
    ff1c:	10bfffc4 	addi	r2,r2,-1
    ff20:	45405a2e 	bgeu	r8,r21,1008c <__umoddi3+0x4f8>
    ff24:	100b883a 	mov	r5,r2
    ff28:	300c943a 	slli	r6,r6,16
    ff2c:	91ffffcc 	andi	r7,r18,65535
    ff30:	9004d43a 	srli	r2,r18,16
    ff34:	314cb03a 	or	r6,r6,r5
    ff38:	317fffcc 	andi	r5,r6,65535
    ff3c:	300cd43a 	srli	r6,r6,16
    ff40:	29d3383a 	mul	r9,r5,r7
    ff44:	288b383a 	mul	r5,r5,r2
    ff48:	31cf383a 	mul	r7,r6,r7
    ff4c:	4806d43a 	srli	r3,r9,16
    ff50:	4111c83a 	sub	r8,r8,r4
    ff54:	29cb883a 	add	r5,r5,r7
    ff58:	194b883a 	add	r5,r3,r5
    ff5c:	3085383a 	mul	r2,r6,r2
    ff60:	29c0022e 	bgeu	r5,r7,ff6c <__umoddi3+0x3d8>
    ff64:	00c00074 	movhi	r3,1
    ff68:	10c5883a 	add	r2,r2,r3
    ff6c:	2808d43a 	srli	r4,r5,16
    ff70:	280a943a 	slli	r5,r5,16
    ff74:	4a7fffcc 	andi	r9,r9,65535
    ff78:	2085883a 	add	r2,r4,r2
    ff7c:	2a4b883a 	add	r5,r5,r9
    ff80:	40803636 	bltu	r8,r2,1005c <__umoddi3+0x4c8>
    ff84:	40804d26 	beq	r8,r2,100bc <__umoddi3+0x528>
    ff88:	4089c83a 	sub	r4,r8,r2
    ff8c:	280f883a 	mov	r7,r5
    ff90:	81cfc83a 	sub	r7,r16,r7
    ff94:	81c7803a 	cmpltu	r3,r16,r7
    ff98:	20c7c83a 	sub	r3,r4,r3
    ff9c:	1cc4983a 	sll	r2,r3,r19
    ffa0:	3d0ed83a 	srl	r7,r7,r20
    ffa4:	1d06d83a 	srl	r3,r3,r20
    ffa8:	11c4b03a 	or	r2,r2,r7
    ffac:	003f9306 	br	fdfc <__alt_data_end+0xf000fdfc>
    ffb0:	9ca6983a 	sll	r19,r19,r18
    ffb4:	88e8d83a 	srl	r20,r17,r3
    ffb8:	80c4d83a 	srl	r2,r16,r3
    ffbc:	982cd43a 	srli	r22,r19,16
    ffc0:	8ca2983a 	sll	r17,r17,r18
    ffc4:	a009883a 	mov	r4,r20
    ffc8:	b00b883a 	mov	r5,r22
    ffcc:	1478b03a 	or	fp,r2,r17
    ffd0:	0005ef40 	call	5ef4 <__umodsi3>
    ffd4:	a009883a 	mov	r4,r20
    ffd8:	b00b883a 	mov	r5,r22
    ffdc:	1023883a 	mov	r17,r2
    ffe0:	0005e900 	call	5e90 <__udivsi3>
    ffe4:	9d7fffcc 	andi	r21,r19,65535
    ffe8:	880a943a 	slli	r5,r17,16
    ffec:	e008d43a 	srli	r4,fp,16
    fff0:	a885383a 	mul	r2,r21,r2
    fff4:	84a8983a 	sll	r20,r16,r18
    fff8:	2148b03a 	or	r4,r4,r5
    fffc:	2080042e 	bgeu	r4,r2,10010 <__umoddi3+0x47c>
   10000:	24c9883a 	add	r4,r4,r19
   10004:	24c00236 	bltu	r4,r19,10010 <__umoddi3+0x47c>
   10008:	2080012e 	bgeu	r4,r2,10010 <__umoddi3+0x47c>
   1000c:	24c9883a 	add	r4,r4,r19
   10010:	20a3c83a 	sub	r17,r4,r2
   10014:	b00b883a 	mov	r5,r22
   10018:	8809883a 	mov	r4,r17
   1001c:	0005ef40 	call	5ef4 <__umodsi3>
   10020:	102f883a 	mov	r23,r2
   10024:	8809883a 	mov	r4,r17
   10028:	b00b883a 	mov	r5,r22
   1002c:	0005e900 	call	5e90 <__udivsi3>
   10030:	b82e943a 	slli	r23,r23,16
   10034:	a885383a 	mul	r2,r21,r2
   10038:	e13fffcc 	andi	r4,fp,65535
   1003c:	25c8b03a 	or	r4,r4,r23
   10040:	2080042e 	bgeu	r4,r2,10054 <__umoddi3+0x4c0>
   10044:	24c9883a 	add	r4,r4,r19
   10048:	24c00236 	bltu	r4,r19,10054 <__umoddi3+0x4c0>
   1004c:	2080012e 	bgeu	r4,r2,10054 <__umoddi3+0x4c0>
   10050:	24c9883a 	add	r4,r4,r19
   10054:	20a3c83a 	sub	r17,r4,r2
   10058:	003f4806 	br	fd7c <__alt_data_end+0xf000fd7c>
   1005c:	2c8fc83a 	sub	r7,r5,r18
   10060:	1545c83a 	sub	r2,r2,r21
   10064:	29cb803a 	cmpltu	r5,r5,r7
   10068:	1145c83a 	sub	r2,r2,r5
   1006c:	4089c83a 	sub	r4,r8,r2
   10070:	003fc706 	br	ff90 <__alt_data_end+0xf000ff90>
   10074:	01000604 	movi	r4,24
   10078:	003f1806 	br	fcdc <__alt_data_end+0xf000fcdc>
   1007c:	00800604 	movi	r2,24
   10080:	003f3206 	br	fd4c <__alt_data_end+0xf000fd4c>
   10084:	01000604 	movi	r4,24
   10088:	003ed906 	br	fbf0 <__alt_data_end+0xf000fbf0>
   1008c:	413fa52e 	bgeu	r8,r4,ff24 <__alt_data_end+0xf000ff24>
   10090:	297fff84 	addi	r5,r5,-2
   10094:	4551883a 	add	r8,r8,r21
   10098:	003fa306 	br	ff28 <__alt_data_end+0xf000ff28>
   1009c:	15ff8b2e 	bgeu	r2,r23,fecc <__alt_data_end+0xf000fecc>
   100a0:	31bfff84 	addi	r6,r6,-2
   100a4:	1545883a 	add	r2,r2,r21
   100a8:	003f8906 	br	fed0 <__alt_data_end+0xf000fed0>
   100ac:	24c9883a 	add	r4,r4,r19
   100b0:	003eee06 	br	fc6c <__alt_data_end+0xf000fc6c>
   100b4:	8005883a 	mov	r2,r16
   100b8:	003f1706 	br	fd18 <__alt_data_end+0xf000fd18>
   100bc:	817fe736 	bltu	r16,r5,1005c <__alt_data_end+0xf001005c>
   100c0:	280f883a 	mov	r7,r5
   100c4:	0009883a 	mov	r4,zero
   100c8:	003fb106 	br	ff90 <__alt_data_end+0xf000ff90>

000100cc <__adddf3>:
   100cc:	02c00434 	movhi	r11,16
   100d0:	5affffc4 	addi	r11,r11,-1
   100d4:	2806d7fa 	srli	r3,r5,31
   100d8:	2ad4703a 	and	r10,r5,r11
   100dc:	3ad2703a 	and	r9,r7,r11
   100e0:	3804d53a 	srli	r2,r7,20
   100e4:	3018d77a 	srli	r12,r6,29
   100e8:	280ad53a 	srli	r5,r5,20
   100ec:	501490fa 	slli	r10,r10,3
   100f0:	2010d77a 	srli	r8,r4,29
   100f4:	481290fa 	slli	r9,r9,3
   100f8:	380ed7fa 	srli	r7,r7,31
   100fc:	defffb04 	addi	sp,sp,-20
   10100:	dc800215 	stw	r18,8(sp)
   10104:	dc400115 	stw	r17,4(sp)
   10108:	dc000015 	stw	r16,0(sp)
   1010c:	dfc00415 	stw	ra,16(sp)
   10110:	dcc00315 	stw	r19,12(sp)
   10114:	1c803fcc 	andi	r18,r3,255
   10118:	2c01ffcc 	andi	r16,r5,2047
   1011c:	5210b03a 	or	r8,r10,r8
   10120:	202290fa 	slli	r17,r4,3
   10124:	1081ffcc 	andi	r2,r2,2047
   10128:	4b12b03a 	or	r9,r9,r12
   1012c:	300c90fa 	slli	r6,r6,3
   10130:	91c07526 	beq	r18,r7,10308 <__adddf3+0x23c>
   10134:	8087c83a 	sub	r3,r16,r2
   10138:	00c0ab0e 	bge	zero,r3,103e8 <__adddf3+0x31c>
   1013c:	10002a1e 	bne	r2,zero,101e8 <__adddf3+0x11c>
   10140:	4984b03a 	or	r2,r9,r6
   10144:	1000961e 	bne	r2,zero,103a0 <__adddf3+0x2d4>
   10148:	888001cc 	andi	r2,r17,7
   1014c:	10000726 	beq	r2,zero,1016c <__adddf3+0xa0>
   10150:	888003cc 	andi	r2,r17,15
   10154:	00c00104 	movi	r3,4
   10158:	10c00426 	beq	r2,r3,1016c <__adddf3+0xa0>
   1015c:	88c7883a 	add	r3,r17,r3
   10160:	1c63803a 	cmpltu	r17,r3,r17
   10164:	4451883a 	add	r8,r8,r17
   10168:	1823883a 	mov	r17,r3
   1016c:	4080202c 	andhi	r2,r8,128
   10170:	10005926 	beq	r2,zero,102d8 <__adddf3+0x20c>
   10174:	84000044 	addi	r16,r16,1
   10178:	0081ffc4 	movi	r2,2047
   1017c:	8080ba26 	beq	r16,r2,10468 <__adddf3+0x39c>
   10180:	00bfe034 	movhi	r2,65408
   10184:	10bfffc4 	addi	r2,r2,-1
   10188:	4090703a 	and	r8,r8,r2
   1018c:	4004977a 	slli	r2,r8,29
   10190:	4010927a 	slli	r8,r8,9
   10194:	8822d0fa 	srli	r17,r17,3
   10198:	8401ffcc 	andi	r16,r16,2047
   1019c:	4010d33a 	srli	r8,r8,12
   101a0:	9007883a 	mov	r3,r18
   101a4:	1444b03a 	or	r2,r2,r17
   101a8:	8401ffcc 	andi	r16,r16,2047
   101ac:	8020953a 	slli	r16,r16,20
   101b0:	18c03fcc 	andi	r3,r3,255
   101b4:	01000434 	movhi	r4,16
   101b8:	213fffc4 	addi	r4,r4,-1
   101bc:	180697fa 	slli	r3,r3,31
   101c0:	4110703a 	and	r8,r8,r4
   101c4:	4410b03a 	or	r8,r8,r16
   101c8:	40c6b03a 	or	r3,r8,r3
   101cc:	dfc00417 	ldw	ra,16(sp)
   101d0:	dcc00317 	ldw	r19,12(sp)
   101d4:	dc800217 	ldw	r18,8(sp)
   101d8:	dc400117 	ldw	r17,4(sp)
   101dc:	dc000017 	ldw	r16,0(sp)
   101e0:	dec00504 	addi	sp,sp,20
   101e4:	f800283a 	ret
   101e8:	0081ffc4 	movi	r2,2047
   101ec:	80bfd626 	beq	r16,r2,10148 <__alt_data_end+0xf0010148>
   101f0:	4a402034 	orhi	r9,r9,128
   101f4:	00800e04 	movi	r2,56
   101f8:	10c09f16 	blt	r2,r3,10478 <__adddf3+0x3ac>
   101fc:	008007c4 	movi	r2,31
   10200:	10c0c216 	blt	r2,r3,1050c <__adddf3+0x440>
   10204:	00800804 	movi	r2,32
   10208:	10c5c83a 	sub	r2,r2,r3
   1020c:	488a983a 	sll	r5,r9,r2
   10210:	30c8d83a 	srl	r4,r6,r3
   10214:	3084983a 	sll	r2,r6,r2
   10218:	48c6d83a 	srl	r3,r9,r3
   1021c:	290cb03a 	or	r6,r5,r4
   10220:	1004c03a 	cmpne	r2,r2,zero
   10224:	308cb03a 	or	r6,r6,r2
   10228:	898dc83a 	sub	r6,r17,r6
   1022c:	89a3803a 	cmpltu	r17,r17,r6
   10230:	40d1c83a 	sub	r8,r8,r3
   10234:	4451c83a 	sub	r8,r8,r17
   10238:	3023883a 	mov	r17,r6
   1023c:	4080202c 	andhi	r2,r8,128
   10240:	10002326 	beq	r2,zero,102d0 <__adddf3+0x204>
   10244:	04c02034 	movhi	r19,128
   10248:	9cffffc4 	addi	r19,r19,-1
   1024c:	44e6703a 	and	r19,r8,r19
   10250:	98007626 	beq	r19,zero,1042c <__adddf3+0x360>
   10254:	9809883a 	mov	r4,r19
   10258:	0005d340 	call	5d34 <__clzsi2>
   1025c:	10fffe04 	addi	r3,r2,-8
   10260:	010007c4 	movi	r4,31
   10264:	20c07716 	blt	r4,r3,10444 <__adddf3+0x378>
   10268:	00800804 	movi	r2,32
   1026c:	10c5c83a 	sub	r2,r2,r3
   10270:	8884d83a 	srl	r2,r17,r2
   10274:	98d0983a 	sll	r8,r19,r3
   10278:	88e2983a 	sll	r17,r17,r3
   1027c:	1204b03a 	or	r2,r2,r8
   10280:	1c007416 	blt	r3,r16,10454 <__adddf3+0x388>
   10284:	1c21c83a 	sub	r16,r3,r16
   10288:	82000044 	addi	r8,r16,1
   1028c:	00c007c4 	movi	r3,31
   10290:	1a009116 	blt	r3,r8,104d8 <__adddf3+0x40c>
   10294:	00c00804 	movi	r3,32
   10298:	1a07c83a 	sub	r3,r3,r8
   1029c:	8a08d83a 	srl	r4,r17,r8
   102a0:	88e2983a 	sll	r17,r17,r3
   102a4:	10c6983a 	sll	r3,r2,r3
   102a8:	1210d83a 	srl	r8,r2,r8
   102ac:	8804c03a 	cmpne	r2,r17,zero
   102b0:	1906b03a 	or	r3,r3,r4
   102b4:	18a2b03a 	or	r17,r3,r2
   102b8:	0021883a 	mov	r16,zero
   102bc:	003fa206 	br	10148 <__alt_data_end+0xf0010148>
   102c0:	1890b03a 	or	r8,r3,r2
   102c4:	40017d26 	beq	r8,zero,108bc <__adddf3+0x7f0>
   102c8:	1011883a 	mov	r8,r2
   102cc:	1823883a 	mov	r17,r3
   102d0:	888001cc 	andi	r2,r17,7
   102d4:	103f9e1e 	bne	r2,zero,10150 <__alt_data_end+0xf0010150>
   102d8:	4004977a 	slli	r2,r8,29
   102dc:	8822d0fa 	srli	r17,r17,3
   102e0:	4010d0fa 	srli	r8,r8,3
   102e4:	9007883a 	mov	r3,r18
   102e8:	1444b03a 	or	r2,r2,r17
   102ec:	0101ffc4 	movi	r4,2047
   102f0:	81002426 	beq	r16,r4,10384 <__adddf3+0x2b8>
   102f4:	8120703a 	and	r16,r16,r4
   102f8:	01000434 	movhi	r4,16
   102fc:	213fffc4 	addi	r4,r4,-1
   10300:	4110703a 	and	r8,r8,r4
   10304:	003fa806 	br	101a8 <__alt_data_end+0xf00101a8>
   10308:	8089c83a 	sub	r4,r16,r2
   1030c:	01005e0e 	bge	zero,r4,10488 <__adddf3+0x3bc>
   10310:	10002b26 	beq	r2,zero,103c0 <__adddf3+0x2f4>
   10314:	0081ffc4 	movi	r2,2047
   10318:	80bf8b26 	beq	r16,r2,10148 <__alt_data_end+0xf0010148>
   1031c:	4a402034 	orhi	r9,r9,128
   10320:	00800e04 	movi	r2,56
   10324:	1100a40e 	bge	r2,r4,105b8 <__adddf3+0x4ec>
   10328:	498cb03a 	or	r6,r9,r6
   1032c:	300ac03a 	cmpne	r5,r6,zero
   10330:	0013883a 	mov	r9,zero
   10334:	2c4b883a 	add	r5,r5,r17
   10338:	2c63803a 	cmpltu	r17,r5,r17
   1033c:	4a11883a 	add	r8,r9,r8
   10340:	8a11883a 	add	r8,r17,r8
   10344:	2823883a 	mov	r17,r5
   10348:	4080202c 	andhi	r2,r8,128
   1034c:	103fe026 	beq	r2,zero,102d0 <__alt_data_end+0xf00102d0>
   10350:	84000044 	addi	r16,r16,1
   10354:	0081ffc4 	movi	r2,2047
   10358:	8080d226 	beq	r16,r2,106a4 <__adddf3+0x5d8>
   1035c:	00bfe034 	movhi	r2,65408
   10360:	10bfffc4 	addi	r2,r2,-1
   10364:	4090703a 	and	r8,r8,r2
   10368:	880ad07a 	srli	r5,r17,1
   1036c:	400897fa 	slli	r4,r8,31
   10370:	88c0004c 	andi	r3,r17,1
   10374:	28e2b03a 	or	r17,r5,r3
   10378:	4010d07a 	srli	r8,r8,1
   1037c:	2462b03a 	or	r17,r4,r17
   10380:	003f7106 	br	10148 <__alt_data_end+0xf0010148>
   10384:	4088b03a 	or	r4,r8,r2
   10388:	20014526 	beq	r4,zero,108a0 <__adddf3+0x7d4>
   1038c:	01000434 	movhi	r4,16
   10390:	42000234 	orhi	r8,r8,8
   10394:	213fffc4 	addi	r4,r4,-1
   10398:	4110703a 	and	r8,r8,r4
   1039c:	003f8206 	br	101a8 <__alt_data_end+0xf00101a8>
   103a0:	18ffffc4 	addi	r3,r3,-1
   103a4:	1800491e 	bne	r3,zero,104cc <__adddf3+0x400>
   103a8:	898bc83a 	sub	r5,r17,r6
   103ac:	8963803a 	cmpltu	r17,r17,r5
   103b0:	4251c83a 	sub	r8,r8,r9
   103b4:	4451c83a 	sub	r8,r8,r17
   103b8:	2823883a 	mov	r17,r5
   103bc:	003f9f06 	br	1023c <__alt_data_end+0xf001023c>
   103c0:	4984b03a 	or	r2,r9,r6
   103c4:	103f6026 	beq	r2,zero,10148 <__alt_data_end+0xf0010148>
   103c8:	213fffc4 	addi	r4,r4,-1
   103cc:	2000931e 	bne	r4,zero,1061c <__adddf3+0x550>
   103d0:	898d883a 	add	r6,r17,r6
   103d4:	3463803a 	cmpltu	r17,r6,r17
   103d8:	4251883a 	add	r8,r8,r9
   103dc:	8a11883a 	add	r8,r17,r8
   103e0:	3023883a 	mov	r17,r6
   103e4:	003fd806 	br	10348 <__alt_data_end+0xf0010348>
   103e8:	1800541e 	bne	r3,zero,1053c <__adddf3+0x470>
   103ec:	80800044 	addi	r2,r16,1
   103f0:	1081ffcc 	andi	r2,r2,2047
   103f4:	00c00044 	movi	r3,1
   103f8:	1880a00e 	bge	r3,r2,1067c <__adddf3+0x5b0>
   103fc:	8989c83a 	sub	r4,r17,r6
   10400:	8905803a 	cmpltu	r2,r17,r4
   10404:	4267c83a 	sub	r19,r8,r9
   10408:	98a7c83a 	sub	r19,r19,r2
   1040c:	9880202c 	andhi	r2,r19,128
   10410:	10006326 	beq	r2,zero,105a0 <__adddf3+0x4d4>
   10414:	3463c83a 	sub	r17,r6,r17
   10418:	4a07c83a 	sub	r3,r9,r8
   1041c:	344d803a 	cmpltu	r6,r6,r17
   10420:	19a7c83a 	sub	r19,r3,r6
   10424:	3825883a 	mov	r18,r7
   10428:	983f8a1e 	bne	r19,zero,10254 <__alt_data_end+0xf0010254>
   1042c:	8809883a 	mov	r4,r17
   10430:	0005d340 	call	5d34 <__clzsi2>
   10434:	10800804 	addi	r2,r2,32
   10438:	10fffe04 	addi	r3,r2,-8
   1043c:	010007c4 	movi	r4,31
   10440:	20ff890e 	bge	r4,r3,10268 <__alt_data_end+0xf0010268>
   10444:	10bff604 	addi	r2,r2,-40
   10448:	8884983a 	sll	r2,r17,r2
   1044c:	0023883a 	mov	r17,zero
   10450:	1c3f8c0e 	bge	r3,r16,10284 <__alt_data_end+0xf0010284>
   10454:	023fe034 	movhi	r8,65408
   10458:	423fffc4 	addi	r8,r8,-1
   1045c:	80e1c83a 	sub	r16,r16,r3
   10460:	1210703a 	and	r8,r2,r8
   10464:	003f3806 	br	10148 <__alt_data_end+0xf0010148>
   10468:	9007883a 	mov	r3,r18
   1046c:	0011883a 	mov	r8,zero
   10470:	0005883a 	mov	r2,zero
   10474:	003f4c06 	br	101a8 <__alt_data_end+0xf00101a8>
   10478:	498cb03a 	or	r6,r9,r6
   1047c:	300cc03a 	cmpne	r6,r6,zero
   10480:	0007883a 	mov	r3,zero
   10484:	003f6806 	br	10228 <__alt_data_end+0xf0010228>
   10488:	20009c1e 	bne	r4,zero,106fc <__adddf3+0x630>
   1048c:	80800044 	addi	r2,r16,1
   10490:	1141ffcc 	andi	r5,r2,2047
   10494:	01000044 	movi	r4,1
   10498:	2140670e 	bge	r4,r5,10638 <__adddf3+0x56c>
   1049c:	0101ffc4 	movi	r4,2047
   104a0:	11007f26 	beq	r2,r4,106a0 <__adddf3+0x5d4>
   104a4:	898d883a 	add	r6,r17,r6
   104a8:	4247883a 	add	r3,r8,r9
   104ac:	3451803a 	cmpltu	r8,r6,r17
   104b0:	40d1883a 	add	r8,r8,r3
   104b4:	402297fa 	slli	r17,r8,31
   104b8:	300cd07a 	srli	r6,r6,1
   104bc:	4010d07a 	srli	r8,r8,1
   104c0:	1021883a 	mov	r16,r2
   104c4:	89a2b03a 	or	r17,r17,r6
   104c8:	003f1f06 	br	10148 <__alt_data_end+0xf0010148>
   104cc:	0081ffc4 	movi	r2,2047
   104d0:	80bf481e 	bne	r16,r2,101f4 <__alt_data_end+0xf00101f4>
   104d4:	003f1c06 	br	10148 <__alt_data_end+0xf0010148>
   104d8:	843ff844 	addi	r16,r16,-31
   104dc:	01000804 	movi	r4,32
   104e0:	1406d83a 	srl	r3,r2,r16
   104e4:	41005026 	beq	r8,r4,10628 <__adddf3+0x55c>
   104e8:	01001004 	movi	r4,64
   104ec:	2211c83a 	sub	r8,r4,r8
   104f0:	1204983a 	sll	r2,r2,r8
   104f4:	88a2b03a 	or	r17,r17,r2
   104f8:	8822c03a 	cmpne	r17,r17,zero
   104fc:	1c62b03a 	or	r17,r3,r17
   10500:	0011883a 	mov	r8,zero
   10504:	0021883a 	mov	r16,zero
   10508:	003f7106 	br	102d0 <__alt_data_end+0xf00102d0>
   1050c:	193ff804 	addi	r4,r3,-32
   10510:	00800804 	movi	r2,32
   10514:	4908d83a 	srl	r4,r9,r4
   10518:	18804526 	beq	r3,r2,10630 <__adddf3+0x564>
   1051c:	00801004 	movi	r2,64
   10520:	10c5c83a 	sub	r2,r2,r3
   10524:	4886983a 	sll	r3,r9,r2
   10528:	198cb03a 	or	r6,r3,r6
   1052c:	300cc03a 	cmpne	r6,r6,zero
   10530:	218cb03a 	or	r6,r4,r6
   10534:	0007883a 	mov	r3,zero
   10538:	003f3b06 	br	10228 <__alt_data_end+0xf0010228>
   1053c:	80002a26 	beq	r16,zero,105e8 <__adddf3+0x51c>
   10540:	0101ffc4 	movi	r4,2047
   10544:	11006826 	beq	r2,r4,106e8 <__adddf3+0x61c>
   10548:	00c7c83a 	sub	r3,zero,r3
   1054c:	42002034 	orhi	r8,r8,128
   10550:	01000e04 	movi	r4,56
   10554:	20c07c16 	blt	r4,r3,10748 <__adddf3+0x67c>
   10558:	010007c4 	movi	r4,31
   1055c:	20c0da16 	blt	r4,r3,108c8 <__adddf3+0x7fc>
   10560:	01000804 	movi	r4,32
   10564:	20c9c83a 	sub	r4,r4,r3
   10568:	4114983a 	sll	r10,r8,r4
   1056c:	88cad83a 	srl	r5,r17,r3
   10570:	8908983a 	sll	r4,r17,r4
   10574:	40c6d83a 	srl	r3,r8,r3
   10578:	5162b03a 	or	r17,r10,r5
   1057c:	2008c03a 	cmpne	r4,r4,zero
   10580:	8922b03a 	or	r17,r17,r4
   10584:	3463c83a 	sub	r17,r6,r17
   10588:	48c7c83a 	sub	r3,r9,r3
   1058c:	344d803a 	cmpltu	r6,r6,r17
   10590:	1991c83a 	sub	r8,r3,r6
   10594:	1021883a 	mov	r16,r2
   10598:	3825883a 	mov	r18,r7
   1059c:	003f2706 	br	1023c <__alt_data_end+0xf001023c>
   105a0:	24d0b03a 	or	r8,r4,r19
   105a4:	40001b1e 	bne	r8,zero,10614 <__adddf3+0x548>
   105a8:	0005883a 	mov	r2,zero
   105ac:	0007883a 	mov	r3,zero
   105b0:	0021883a 	mov	r16,zero
   105b4:	003f4d06 	br	102ec <__alt_data_end+0xf00102ec>
   105b8:	008007c4 	movi	r2,31
   105bc:	11003c16 	blt	r2,r4,106b0 <__adddf3+0x5e4>
   105c0:	00800804 	movi	r2,32
   105c4:	1105c83a 	sub	r2,r2,r4
   105c8:	488e983a 	sll	r7,r9,r2
   105cc:	310ad83a 	srl	r5,r6,r4
   105d0:	3084983a 	sll	r2,r6,r2
   105d4:	4912d83a 	srl	r9,r9,r4
   105d8:	394ab03a 	or	r5,r7,r5
   105dc:	1004c03a 	cmpne	r2,r2,zero
   105e0:	288ab03a 	or	r5,r5,r2
   105e4:	003f5306 	br	10334 <__alt_data_end+0xf0010334>
   105e8:	4448b03a 	or	r4,r8,r17
   105ec:	20003e26 	beq	r4,zero,106e8 <__adddf3+0x61c>
   105f0:	00c6303a 	nor	r3,zero,r3
   105f4:	18003a1e 	bne	r3,zero,106e0 <__adddf3+0x614>
   105f8:	3463c83a 	sub	r17,r6,r17
   105fc:	4a07c83a 	sub	r3,r9,r8
   10600:	344d803a 	cmpltu	r6,r6,r17
   10604:	1991c83a 	sub	r8,r3,r6
   10608:	1021883a 	mov	r16,r2
   1060c:	3825883a 	mov	r18,r7
   10610:	003f0a06 	br	1023c <__alt_data_end+0xf001023c>
   10614:	2023883a 	mov	r17,r4
   10618:	003f0d06 	br	10250 <__alt_data_end+0xf0010250>
   1061c:	0081ffc4 	movi	r2,2047
   10620:	80bf3f1e 	bne	r16,r2,10320 <__alt_data_end+0xf0010320>
   10624:	003ec806 	br	10148 <__alt_data_end+0xf0010148>
   10628:	0005883a 	mov	r2,zero
   1062c:	003fb106 	br	104f4 <__alt_data_end+0xf00104f4>
   10630:	0007883a 	mov	r3,zero
   10634:	003fbc06 	br	10528 <__alt_data_end+0xf0010528>
   10638:	4444b03a 	or	r2,r8,r17
   1063c:	8000871e 	bne	r16,zero,1085c <__adddf3+0x790>
   10640:	1000ba26 	beq	r2,zero,1092c <__adddf3+0x860>
   10644:	4984b03a 	or	r2,r9,r6
   10648:	103ebf26 	beq	r2,zero,10148 <__alt_data_end+0xf0010148>
   1064c:	8985883a 	add	r2,r17,r6
   10650:	4247883a 	add	r3,r8,r9
   10654:	1451803a 	cmpltu	r8,r2,r17
   10658:	40d1883a 	add	r8,r8,r3
   1065c:	40c0202c 	andhi	r3,r8,128
   10660:	1023883a 	mov	r17,r2
   10664:	183f1a26 	beq	r3,zero,102d0 <__alt_data_end+0xf00102d0>
   10668:	00bfe034 	movhi	r2,65408
   1066c:	10bfffc4 	addi	r2,r2,-1
   10670:	2021883a 	mov	r16,r4
   10674:	4090703a 	and	r8,r8,r2
   10678:	003eb306 	br	10148 <__alt_data_end+0xf0010148>
   1067c:	4444b03a 	or	r2,r8,r17
   10680:	8000291e 	bne	r16,zero,10728 <__adddf3+0x65c>
   10684:	10004b1e 	bne	r2,zero,107b4 <__adddf3+0x6e8>
   10688:	4990b03a 	or	r8,r9,r6
   1068c:	40008b26 	beq	r8,zero,108bc <__adddf3+0x7f0>
   10690:	4811883a 	mov	r8,r9
   10694:	3023883a 	mov	r17,r6
   10698:	3825883a 	mov	r18,r7
   1069c:	003eaa06 	br	10148 <__alt_data_end+0xf0010148>
   106a0:	1021883a 	mov	r16,r2
   106a4:	0011883a 	mov	r8,zero
   106a8:	0005883a 	mov	r2,zero
   106ac:	003f0f06 	br	102ec <__alt_data_end+0xf00102ec>
   106b0:	217ff804 	addi	r5,r4,-32
   106b4:	00800804 	movi	r2,32
   106b8:	494ad83a 	srl	r5,r9,r5
   106bc:	20807d26 	beq	r4,r2,108b4 <__adddf3+0x7e8>
   106c0:	00801004 	movi	r2,64
   106c4:	1109c83a 	sub	r4,r2,r4
   106c8:	4912983a 	sll	r9,r9,r4
   106cc:	498cb03a 	or	r6,r9,r6
   106d0:	300cc03a 	cmpne	r6,r6,zero
   106d4:	298ab03a 	or	r5,r5,r6
   106d8:	0013883a 	mov	r9,zero
   106dc:	003f1506 	br	10334 <__alt_data_end+0xf0010334>
   106e0:	0101ffc4 	movi	r4,2047
   106e4:	113f9a1e 	bne	r2,r4,10550 <__alt_data_end+0xf0010550>
   106e8:	4811883a 	mov	r8,r9
   106ec:	3023883a 	mov	r17,r6
   106f0:	1021883a 	mov	r16,r2
   106f4:	3825883a 	mov	r18,r7
   106f8:	003e9306 	br	10148 <__alt_data_end+0xf0010148>
   106fc:	8000161e 	bne	r16,zero,10758 <__adddf3+0x68c>
   10700:	444ab03a 	or	r5,r8,r17
   10704:	28005126 	beq	r5,zero,1084c <__adddf3+0x780>
   10708:	0108303a 	nor	r4,zero,r4
   1070c:	20004d1e 	bne	r4,zero,10844 <__adddf3+0x778>
   10710:	89a3883a 	add	r17,r17,r6
   10714:	4253883a 	add	r9,r8,r9
   10718:	898d803a 	cmpltu	r6,r17,r6
   1071c:	3251883a 	add	r8,r6,r9
   10720:	1021883a 	mov	r16,r2
   10724:	003f0806 	br	10348 <__alt_data_end+0xf0010348>
   10728:	1000301e 	bne	r2,zero,107ec <__adddf3+0x720>
   1072c:	4984b03a 	or	r2,r9,r6
   10730:	10007126 	beq	r2,zero,108f8 <__adddf3+0x82c>
   10734:	4811883a 	mov	r8,r9
   10738:	3023883a 	mov	r17,r6
   1073c:	3825883a 	mov	r18,r7
   10740:	0401ffc4 	movi	r16,2047
   10744:	003e8006 	br	10148 <__alt_data_end+0xf0010148>
   10748:	4462b03a 	or	r17,r8,r17
   1074c:	8822c03a 	cmpne	r17,r17,zero
   10750:	0007883a 	mov	r3,zero
   10754:	003f8b06 	br	10584 <__alt_data_end+0xf0010584>
   10758:	0141ffc4 	movi	r5,2047
   1075c:	11403b26 	beq	r2,r5,1084c <__adddf3+0x780>
   10760:	0109c83a 	sub	r4,zero,r4
   10764:	42002034 	orhi	r8,r8,128
   10768:	01400e04 	movi	r5,56
   1076c:	29006716 	blt	r5,r4,1090c <__adddf3+0x840>
   10770:	014007c4 	movi	r5,31
   10774:	29007016 	blt	r5,r4,10938 <__adddf3+0x86c>
   10778:	01400804 	movi	r5,32
   1077c:	290bc83a 	sub	r5,r5,r4
   10780:	4154983a 	sll	r10,r8,r5
   10784:	890ed83a 	srl	r7,r17,r4
   10788:	894a983a 	sll	r5,r17,r5
   1078c:	4108d83a 	srl	r4,r8,r4
   10790:	51e2b03a 	or	r17,r10,r7
   10794:	280ac03a 	cmpne	r5,r5,zero
   10798:	8962b03a 	or	r17,r17,r5
   1079c:	89a3883a 	add	r17,r17,r6
   107a0:	2253883a 	add	r9,r4,r9
   107a4:	898d803a 	cmpltu	r6,r17,r6
   107a8:	3251883a 	add	r8,r6,r9
   107ac:	1021883a 	mov	r16,r2
   107b0:	003ee506 	br	10348 <__alt_data_end+0xf0010348>
   107b4:	4984b03a 	or	r2,r9,r6
   107b8:	103e6326 	beq	r2,zero,10148 <__alt_data_end+0xf0010148>
   107bc:	8987c83a 	sub	r3,r17,r6
   107c0:	88c9803a 	cmpltu	r4,r17,r3
   107c4:	4245c83a 	sub	r2,r8,r9
   107c8:	1105c83a 	sub	r2,r2,r4
   107cc:	1100202c 	andhi	r4,r2,128
   107d0:	203ebb26 	beq	r4,zero,102c0 <__alt_data_end+0xf00102c0>
   107d4:	3463c83a 	sub	r17,r6,r17
   107d8:	4a07c83a 	sub	r3,r9,r8
   107dc:	344d803a 	cmpltu	r6,r6,r17
   107e0:	1991c83a 	sub	r8,r3,r6
   107e4:	3825883a 	mov	r18,r7
   107e8:	003e5706 	br	10148 <__alt_data_end+0xf0010148>
   107ec:	4984b03a 	or	r2,r9,r6
   107f0:	10002e26 	beq	r2,zero,108ac <__adddf3+0x7e0>
   107f4:	4004d0fa 	srli	r2,r8,3
   107f8:	8822d0fa 	srli	r17,r17,3
   107fc:	4010977a 	slli	r8,r8,29
   10800:	10c0022c 	andhi	r3,r2,8
   10804:	4462b03a 	or	r17,r8,r17
   10808:	18000826 	beq	r3,zero,1082c <__adddf3+0x760>
   1080c:	4808d0fa 	srli	r4,r9,3
   10810:	20c0022c 	andhi	r3,r4,8
   10814:	1800051e 	bne	r3,zero,1082c <__adddf3+0x760>
   10818:	300cd0fa 	srli	r6,r6,3
   1081c:	4806977a 	slli	r3,r9,29
   10820:	2005883a 	mov	r2,r4
   10824:	3825883a 	mov	r18,r7
   10828:	19a2b03a 	or	r17,r3,r6
   1082c:	8810d77a 	srli	r8,r17,29
   10830:	100490fa 	slli	r2,r2,3
   10834:	882290fa 	slli	r17,r17,3
   10838:	0401ffc4 	movi	r16,2047
   1083c:	4090b03a 	or	r8,r8,r2
   10840:	003e4106 	br	10148 <__alt_data_end+0xf0010148>
   10844:	0141ffc4 	movi	r5,2047
   10848:	117fc71e 	bne	r2,r5,10768 <__alt_data_end+0xf0010768>
   1084c:	4811883a 	mov	r8,r9
   10850:	3023883a 	mov	r17,r6
   10854:	1021883a 	mov	r16,r2
   10858:	003e3b06 	br	10148 <__alt_data_end+0xf0010148>
   1085c:	10002f26 	beq	r2,zero,1091c <__adddf3+0x850>
   10860:	4984b03a 	or	r2,r9,r6
   10864:	10001126 	beq	r2,zero,108ac <__adddf3+0x7e0>
   10868:	4004d0fa 	srli	r2,r8,3
   1086c:	8822d0fa 	srli	r17,r17,3
   10870:	4010977a 	slli	r8,r8,29
   10874:	10c0022c 	andhi	r3,r2,8
   10878:	4462b03a 	or	r17,r8,r17
   1087c:	183feb26 	beq	r3,zero,1082c <__alt_data_end+0xf001082c>
   10880:	4808d0fa 	srli	r4,r9,3
   10884:	20c0022c 	andhi	r3,r4,8
   10888:	183fe81e 	bne	r3,zero,1082c <__alt_data_end+0xf001082c>
   1088c:	300cd0fa 	srli	r6,r6,3
   10890:	4806977a 	slli	r3,r9,29
   10894:	2005883a 	mov	r2,r4
   10898:	19a2b03a 	or	r17,r3,r6
   1089c:	003fe306 	br	1082c <__alt_data_end+0xf001082c>
   108a0:	0011883a 	mov	r8,zero
   108a4:	0005883a 	mov	r2,zero
   108a8:	003e3f06 	br	101a8 <__alt_data_end+0xf00101a8>
   108ac:	0401ffc4 	movi	r16,2047
   108b0:	003e2506 	br	10148 <__alt_data_end+0xf0010148>
   108b4:	0013883a 	mov	r9,zero
   108b8:	003f8406 	br	106cc <__alt_data_end+0xf00106cc>
   108bc:	0005883a 	mov	r2,zero
   108c0:	0007883a 	mov	r3,zero
   108c4:	003e8906 	br	102ec <__alt_data_end+0xf00102ec>
   108c8:	197ff804 	addi	r5,r3,-32
   108cc:	01000804 	movi	r4,32
   108d0:	414ad83a 	srl	r5,r8,r5
   108d4:	19002426 	beq	r3,r4,10968 <__adddf3+0x89c>
   108d8:	01001004 	movi	r4,64
   108dc:	20c7c83a 	sub	r3,r4,r3
   108e0:	40c6983a 	sll	r3,r8,r3
   108e4:	1c46b03a 	or	r3,r3,r17
   108e8:	1806c03a 	cmpne	r3,r3,zero
   108ec:	28e2b03a 	or	r17,r5,r3
   108f0:	0007883a 	mov	r3,zero
   108f4:	003f2306 	br	10584 <__alt_data_end+0xf0010584>
   108f8:	0007883a 	mov	r3,zero
   108fc:	5811883a 	mov	r8,r11
   10900:	00bfffc4 	movi	r2,-1
   10904:	0401ffc4 	movi	r16,2047
   10908:	003e7806 	br	102ec <__alt_data_end+0xf00102ec>
   1090c:	4462b03a 	or	r17,r8,r17
   10910:	8822c03a 	cmpne	r17,r17,zero
   10914:	0009883a 	mov	r4,zero
   10918:	003fa006 	br	1079c <__alt_data_end+0xf001079c>
   1091c:	4811883a 	mov	r8,r9
   10920:	3023883a 	mov	r17,r6
   10924:	0401ffc4 	movi	r16,2047
   10928:	003e0706 	br	10148 <__alt_data_end+0xf0010148>
   1092c:	4811883a 	mov	r8,r9
   10930:	3023883a 	mov	r17,r6
   10934:	003e0406 	br	10148 <__alt_data_end+0xf0010148>
   10938:	21fff804 	addi	r7,r4,-32
   1093c:	01400804 	movi	r5,32
   10940:	41ced83a 	srl	r7,r8,r7
   10944:	21400a26 	beq	r4,r5,10970 <__adddf3+0x8a4>
   10948:	01401004 	movi	r5,64
   1094c:	2909c83a 	sub	r4,r5,r4
   10950:	4108983a 	sll	r4,r8,r4
   10954:	2448b03a 	or	r4,r4,r17
   10958:	2008c03a 	cmpne	r4,r4,zero
   1095c:	3922b03a 	or	r17,r7,r4
   10960:	0009883a 	mov	r4,zero
   10964:	003f8d06 	br	1079c <__alt_data_end+0xf001079c>
   10968:	0007883a 	mov	r3,zero
   1096c:	003fdd06 	br	108e4 <__alt_data_end+0xf00108e4>
   10970:	0009883a 	mov	r4,zero
   10974:	003ff706 	br	10954 <__alt_data_end+0xf0010954>

00010978 <__eqdf2>:
   10978:	2804d53a 	srli	r2,r5,20
   1097c:	3806d53a 	srli	r3,r7,20
   10980:	02000434 	movhi	r8,16
   10984:	423fffc4 	addi	r8,r8,-1
   10988:	1081ffcc 	andi	r2,r2,2047
   1098c:	0281ffc4 	movi	r10,2047
   10990:	2a12703a 	and	r9,r5,r8
   10994:	18c1ffcc 	andi	r3,r3,2047
   10998:	3a10703a 	and	r8,r7,r8
   1099c:	280ad7fa 	srli	r5,r5,31
   109a0:	380ed7fa 	srli	r7,r7,31
   109a4:	12801026 	beq	r2,r10,109e8 <__eqdf2+0x70>
   109a8:	0281ffc4 	movi	r10,2047
   109ac:	1a800a26 	beq	r3,r10,109d8 <__eqdf2+0x60>
   109b0:	10c00226 	beq	r2,r3,109bc <__eqdf2+0x44>
   109b4:	00800044 	movi	r2,1
   109b8:	f800283a 	ret
   109bc:	4a3ffd1e 	bne	r9,r8,109b4 <__alt_data_end+0xf00109b4>
   109c0:	21bffc1e 	bne	r4,r6,109b4 <__alt_data_end+0xf00109b4>
   109c4:	29c00c26 	beq	r5,r7,109f8 <__eqdf2+0x80>
   109c8:	103ffa1e 	bne	r2,zero,109b4 <__alt_data_end+0xf00109b4>
   109cc:	2244b03a 	or	r2,r4,r9
   109d0:	1004c03a 	cmpne	r2,r2,zero
   109d4:	f800283a 	ret
   109d8:	3214b03a 	or	r10,r6,r8
   109dc:	503ff426 	beq	r10,zero,109b0 <__alt_data_end+0xf00109b0>
   109e0:	00800044 	movi	r2,1
   109e4:	f800283a 	ret
   109e8:	2254b03a 	or	r10,r4,r9
   109ec:	503fee26 	beq	r10,zero,109a8 <__alt_data_end+0xf00109a8>
   109f0:	00800044 	movi	r2,1
   109f4:	f800283a 	ret
   109f8:	0005883a 	mov	r2,zero
   109fc:	f800283a 	ret

00010a00 <__gedf2>:
   10a00:	2804d53a 	srli	r2,r5,20
   10a04:	3806d53a 	srli	r3,r7,20
   10a08:	02000434 	movhi	r8,16
   10a0c:	423fffc4 	addi	r8,r8,-1
   10a10:	1081ffcc 	andi	r2,r2,2047
   10a14:	0241ffc4 	movi	r9,2047
   10a18:	2a14703a 	and	r10,r5,r8
   10a1c:	18c1ffcc 	andi	r3,r3,2047
   10a20:	3a10703a 	and	r8,r7,r8
   10a24:	280ad7fa 	srli	r5,r5,31
   10a28:	380ed7fa 	srli	r7,r7,31
   10a2c:	12401d26 	beq	r2,r9,10aa4 <__gedf2+0xa4>
   10a30:	0241ffc4 	movi	r9,2047
   10a34:	1a401226 	beq	r3,r9,10a80 <__gedf2+0x80>
   10a38:	1000081e 	bne	r2,zero,10a5c <__gedf2+0x5c>
   10a3c:	2296b03a 	or	r11,r4,r10
   10a40:	5813003a 	cmpeq	r9,r11,zero
   10a44:	1800091e 	bne	r3,zero,10a6c <__gedf2+0x6c>
   10a48:	3218b03a 	or	r12,r6,r8
   10a4c:	6000071e 	bne	r12,zero,10a6c <__gedf2+0x6c>
   10a50:	0005883a 	mov	r2,zero
   10a54:	5800101e 	bne	r11,zero,10a98 <__gedf2+0x98>
   10a58:	f800283a 	ret
   10a5c:	18000c1e 	bne	r3,zero,10a90 <__gedf2+0x90>
   10a60:	3212b03a 	or	r9,r6,r8
   10a64:	48000c26 	beq	r9,zero,10a98 <__gedf2+0x98>
   10a68:	0013883a 	mov	r9,zero
   10a6c:	39c03fcc 	andi	r7,r7,255
   10a70:	48000826 	beq	r9,zero,10a94 <__gedf2+0x94>
   10a74:	38000926 	beq	r7,zero,10a9c <__gedf2+0x9c>
   10a78:	00800044 	movi	r2,1
   10a7c:	f800283a 	ret
   10a80:	3212b03a 	or	r9,r6,r8
   10a84:	483fec26 	beq	r9,zero,10a38 <__alt_data_end+0xf0010a38>
   10a88:	00bfff84 	movi	r2,-2
   10a8c:	f800283a 	ret
   10a90:	39c03fcc 	andi	r7,r7,255
   10a94:	29c00626 	beq	r5,r7,10ab0 <__gedf2+0xb0>
   10a98:	283ff726 	beq	r5,zero,10a78 <__alt_data_end+0xf0010a78>
   10a9c:	00bfffc4 	movi	r2,-1
   10aa0:	f800283a 	ret
   10aa4:	2292b03a 	or	r9,r4,r10
   10aa8:	483fe126 	beq	r9,zero,10a30 <__alt_data_end+0xf0010a30>
   10aac:	003ff606 	br	10a88 <__alt_data_end+0xf0010a88>
   10ab0:	18bff916 	blt	r3,r2,10a98 <__alt_data_end+0xf0010a98>
   10ab4:	10c00316 	blt	r2,r3,10ac4 <__gedf2+0xc4>
   10ab8:	42bff736 	bltu	r8,r10,10a98 <__alt_data_end+0xf0010a98>
   10abc:	52000326 	beq	r10,r8,10acc <__gedf2+0xcc>
   10ac0:	5200042e 	bgeu	r10,r8,10ad4 <__gedf2+0xd4>
   10ac4:	283fec1e 	bne	r5,zero,10a78 <__alt_data_end+0xf0010a78>
   10ac8:	003ff406 	br	10a9c <__alt_data_end+0xf0010a9c>
   10acc:	313ff236 	bltu	r6,r4,10a98 <__alt_data_end+0xf0010a98>
   10ad0:	21bffc36 	bltu	r4,r6,10ac4 <__alt_data_end+0xf0010ac4>
   10ad4:	0005883a 	mov	r2,zero
   10ad8:	f800283a 	ret

00010adc <__ledf2>:
   10adc:	2804d53a 	srli	r2,r5,20
   10ae0:	3810d53a 	srli	r8,r7,20
   10ae4:	00c00434 	movhi	r3,16
   10ae8:	18ffffc4 	addi	r3,r3,-1
   10aec:	1081ffcc 	andi	r2,r2,2047
   10af0:	0241ffc4 	movi	r9,2047
   10af4:	28d4703a 	and	r10,r5,r3
   10af8:	4201ffcc 	andi	r8,r8,2047
   10afc:	38c6703a 	and	r3,r7,r3
   10b00:	280ad7fa 	srli	r5,r5,31
   10b04:	380ed7fa 	srli	r7,r7,31
   10b08:	12401f26 	beq	r2,r9,10b88 <__ledf2+0xac>
   10b0c:	0241ffc4 	movi	r9,2047
   10b10:	42401426 	beq	r8,r9,10b64 <__ledf2+0x88>
   10b14:	1000091e 	bne	r2,zero,10b3c <__ledf2+0x60>
   10b18:	2296b03a 	or	r11,r4,r10
   10b1c:	5813003a 	cmpeq	r9,r11,zero
   10b20:	29403fcc 	andi	r5,r5,255
   10b24:	40000a1e 	bne	r8,zero,10b50 <__ledf2+0x74>
   10b28:	30d8b03a 	or	r12,r6,r3
   10b2c:	6000081e 	bne	r12,zero,10b50 <__ledf2+0x74>
   10b30:	0005883a 	mov	r2,zero
   10b34:	5800111e 	bne	r11,zero,10b7c <__ledf2+0xa0>
   10b38:	f800283a 	ret
   10b3c:	29403fcc 	andi	r5,r5,255
   10b40:	40000c1e 	bne	r8,zero,10b74 <__ledf2+0x98>
   10b44:	30d2b03a 	or	r9,r6,r3
   10b48:	48000c26 	beq	r9,zero,10b7c <__ledf2+0xa0>
   10b4c:	0013883a 	mov	r9,zero
   10b50:	39c03fcc 	andi	r7,r7,255
   10b54:	48000826 	beq	r9,zero,10b78 <__ledf2+0x9c>
   10b58:	38001126 	beq	r7,zero,10ba0 <__ledf2+0xc4>
   10b5c:	00800044 	movi	r2,1
   10b60:	f800283a 	ret
   10b64:	30d2b03a 	or	r9,r6,r3
   10b68:	483fea26 	beq	r9,zero,10b14 <__alt_data_end+0xf0010b14>
   10b6c:	00800084 	movi	r2,2
   10b70:	f800283a 	ret
   10b74:	39c03fcc 	andi	r7,r7,255
   10b78:	39400726 	beq	r7,r5,10b98 <__ledf2+0xbc>
   10b7c:	2800081e 	bne	r5,zero,10ba0 <__ledf2+0xc4>
   10b80:	00800044 	movi	r2,1
   10b84:	f800283a 	ret
   10b88:	2292b03a 	or	r9,r4,r10
   10b8c:	483fdf26 	beq	r9,zero,10b0c <__alt_data_end+0xf0010b0c>
   10b90:	00800084 	movi	r2,2
   10b94:	f800283a 	ret
   10b98:	4080030e 	bge	r8,r2,10ba8 <__ledf2+0xcc>
   10b9c:	383fef26 	beq	r7,zero,10b5c <__alt_data_end+0xf0010b5c>
   10ba0:	00bfffc4 	movi	r2,-1
   10ba4:	f800283a 	ret
   10ba8:	123feb16 	blt	r2,r8,10b58 <__alt_data_end+0xf0010b58>
   10bac:	1abff336 	bltu	r3,r10,10b7c <__alt_data_end+0xf0010b7c>
   10bb0:	50c00326 	beq	r10,r3,10bc0 <__ledf2+0xe4>
   10bb4:	50c0042e 	bgeu	r10,r3,10bc8 <__ledf2+0xec>
   10bb8:	283fe81e 	bne	r5,zero,10b5c <__alt_data_end+0xf0010b5c>
   10bbc:	003ff806 	br	10ba0 <__alt_data_end+0xf0010ba0>
   10bc0:	313fee36 	bltu	r6,r4,10b7c <__alt_data_end+0xf0010b7c>
   10bc4:	21bffc36 	bltu	r4,r6,10bb8 <__alt_data_end+0xf0010bb8>
   10bc8:	0005883a 	mov	r2,zero
   10bcc:	f800283a 	ret

00010bd0 <__muldf3>:
   10bd0:	defff304 	addi	sp,sp,-52
   10bd4:	2804d53a 	srli	r2,r5,20
   10bd8:	dd800915 	stw	r22,36(sp)
   10bdc:	282cd7fa 	srli	r22,r5,31
   10be0:	dc000315 	stw	r16,12(sp)
   10be4:	04000434 	movhi	r16,16
   10be8:	dd400815 	stw	r21,32(sp)
   10bec:	dc800515 	stw	r18,20(sp)
   10bf0:	843fffc4 	addi	r16,r16,-1
   10bf4:	dfc00c15 	stw	ra,48(sp)
   10bf8:	df000b15 	stw	fp,44(sp)
   10bfc:	ddc00a15 	stw	r23,40(sp)
   10c00:	dd000715 	stw	r20,28(sp)
   10c04:	dcc00615 	stw	r19,24(sp)
   10c08:	dc400415 	stw	r17,16(sp)
   10c0c:	1481ffcc 	andi	r18,r2,2047
   10c10:	2c20703a 	and	r16,r5,r16
   10c14:	b02b883a 	mov	r21,r22
   10c18:	b2403fcc 	andi	r9,r22,255
   10c1c:	90006026 	beq	r18,zero,10da0 <__muldf3+0x1d0>
   10c20:	0081ffc4 	movi	r2,2047
   10c24:	2029883a 	mov	r20,r4
   10c28:	90803626 	beq	r18,r2,10d04 <__muldf3+0x134>
   10c2c:	80800434 	orhi	r2,r16,16
   10c30:	100490fa 	slli	r2,r2,3
   10c34:	2020d77a 	srli	r16,r4,29
   10c38:	202890fa 	slli	r20,r4,3
   10c3c:	94bf0044 	addi	r18,r18,-1023
   10c40:	80a0b03a 	or	r16,r16,r2
   10c44:	0027883a 	mov	r19,zero
   10c48:	0039883a 	mov	fp,zero
   10c4c:	3804d53a 	srli	r2,r7,20
   10c50:	382ed7fa 	srli	r23,r7,31
   10c54:	04400434 	movhi	r17,16
   10c58:	8c7fffc4 	addi	r17,r17,-1
   10c5c:	1081ffcc 	andi	r2,r2,2047
   10c60:	3011883a 	mov	r8,r6
   10c64:	3c62703a 	and	r17,r7,r17
   10c68:	ba803fcc 	andi	r10,r23,255
   10c6c:	10006d26 	beq	r2,zero,10e24 <__muldf3+0x254>
   10c70:	00c1ffc4 	movi	r3,2047
   10c74:	10c06526 	beq	r2,r3,10e0c <__muldf3+0x23c>
   10c78:	88c00434 	orhi	r3,r17,16
   10c7c:	180690fa 	slli	r3,r3,3
   10c80:	3022d77a 	srli	r17,r6,29
   10c84:	301090fa 	slli	r8,r6,3
   10c88:	10bf0044 	addi	r2,r2,-1023
   10c8c:	88e2b03a 	or	r17,r17,r3
   10c90:	000b883a 	mov	r5,zero
   10c94:	9085883a 	add	r2,r18,r2
   10c98:	2cc8b03a 	or	r4,r5,r19
   10c9c:	00c003c4 	movi	r3,15
   10ca0:	bdacf03a 	xor	r22,r23,r22
   10ca4:	12c00044 	addi	r11,r2,1
   10ca8:	19009936 	bltu	r3,r4,10f10 <__muldf3+0x340>
   10cac:	200890ba 	slli	r4,r4,2
   10cb0:	00c00074 	movhi	r3,1
   10cb4:	18c33104 	addi	r3,r3,3268
   10cb8:	20c9883a 	add	r4,r4,r3
   10cbc:	20c00017 	ldw	r3,0(r4)
   10cc0:	1800683a 	jmp	r3
   10cc4:	00010f10 	cmplti	zero,zero,1084
   10cc8:	00010d24 	muli	zero,zero,1076
   10ccc:	00010d24 	muli	zero,zero,1076
   10cd0:	00010d20 	cmpeqi	zero,zero,1076
   10cd4:	00010eec 	andhi	zero,zero,1083
   10cd8:	00010eec 	andhi	zero,zero,1083
   10cdc:	00010ed4 	movui	zero,1083
   10ce0:	00010d20 	cmpeqi	zero,zero,1076
   10ce4:	00010eec 	andhi	zero,zero,1083
   10ce8:	00010ed4 	movui	zero,1083
   10cec:	00010eec 	andhi	zero,zero,1083
   10cf0:	00010d20 	cmpeqi	zero,zero,1076
   10cf4:	00010efc 	xorhi	zero,zero,1083
   10cf8:	00010efc 	xorhi	zero,zero,1083
   10cfc:	00010efc 	xorhi	zero,zero,1083
   10d00:	00011118 	cmpnei	zero,zero,1092
   10d04:	2404b03a 	or	r2,r4,r16
   10d08:	10006f1e 	bne	r2,zero,10ec8 <__muldf3+0x2f8>
   10d0c:	04c00204 	movi	r19,8
   10d10:	0021883a 	mov	r16,zero
   10d14:	0029883a 	mov	r20,zero
   10d18:	07000084 	movi	fp,2
   10d1c:	003fcb06 	br	10c4c <__alt_data_end+0xf0010c4c>
   10d20:	502d883a 	mov	r22,r10
   10d24:	00800084 	movi	r2,2
   10d28:	28805726 	beq	r5,r2,10e88 <__muldf3+0x2b8>
   10d2c:	008000c4 	movi	r2,3
   10d30:	28816626 	beq	r5,r2,112cc <__muldf3+0x6fc>
   10d34:	00800044 	movi	r2,1
   10d38:	2881411e 	bne	r5,r2,11240 <__muldf3+0x670>
   10d3c:	b02b883a 	mov	r21,r22
   10d40:	0005883a 	mov	r2,zero
   10d44:	000b883a 	mov	r5,zero
   10d48:	0029883a 	mov	r20,zero
   10d4c:	1004953a 	slli	r2,r2,20
   10d50:	a8c03fcc 	andi	r3,r21,255
   10d54:	04400434 	movhi	r17,16
   10d58:	8c7fffc4 	addi	r17,r17,-1
   10d5c:	180697fa 	slli	r3,r3,31
   10d60:	2c4a703a 	and	r5,r5,r17
   10d64:	288ab03a 	or	r5,r5,r2
   10d68:	28c6b03a 	or	r3,r5,r3
   10d6c:	a005883a 	mov	r2,r20
   10d70:	dfc00c17 	ldw	ra,48(sp)
   10d74:	df000b17 	ldw	fp,44(sp)
   10d78:	ddc00a17 	ldw	r23,40(sp)
   10d7c:	dd800917 	ldw	r22,36(sp)
   10d80:	dd400817 	ldw	r21,32(sp)
   10d84:	dd000717 	ldw	r20,28(sp)
   10d88:	dcc00617 	ldw	r19,24(sp)
   10d8c:	dc800517 	ldw	r18,20(sp)
   10d90:	dc400417 	ldw	r17,16(sp)
   10d94:	dc000317 	ldw	r16,12(sp)
   10d98:	dec00d04 	addi	sp,sp,52
   10d9c:	f800283a 	ret
   10da0:	2404b03a 	or	r2,r4,r16
   10da4:	2027883a 	mov	r19,r4
   10da8:	10004226 	beq	r2,zero,10eb4 <__muldf3+0x2e4>
   10dac:	8000fc26 	beq	r16,zero,111a0 <__muldf3+0x5d0>
   10db0:	8009883a 	mov	r4,r16
   10db4:	d9800215 	stw	r6,8(sp)
   10db8:	d9c00015 	stw	r7,0(sp)
   10dbc:	da400115 	stw	r9,4(sp)
   10dc0:	0005d340 	call	5d34 <__clzsi2>
   10dc4:	d9800217 	ldw	r6,8(sp)
   10dc8:	d9c00017 	ldw	r7,0(sp)
   10dcc:	da400117 	ldw	r9,4(sp)
   10dd0:	113ffd44 	addi	r4,r2,-11
   10dd4:	00c00704 	movi	r3,28
   10dd8:	1900ed16 	blt	r3,r4,11190 <__muldf3+0x5c0>
   10ddc:	00c00744 	movi	r3,29
   10de0:	147ffe04 	addi	r17,r2,-8
   10de4:	1907c83a 	sub	r3,r3,r4
   10de8:	8460983a 	sll	r16,r16,r17
   10dec:	98c6d83a 	srl	r3,r19,r3
   10df0:	9c68983a 	sll	r20,r19,r17
   10df4:	1c20b03a 	or	r16,r3,r16
   10df8:	1080fcc4 	addi	r2,r2,1011
   10dfc:	00a5c83a 	sub	r18,zero,r2
   10e00:	0027883a 	mov	r19,zero
   10e04:	0039883a 	mov	fp,zero
   10e08:	003f9006 	br	10c4c <__alt_data_end+0xf0010c4c>
   10e0c:	3446b03a 	or	r3,r6,r17
   10e10:	1800261e 	bne	r3,zero,10eac <__muldf3+0x2dc>
   10e14:	0023883a 	mov	r17,zero
   10e18:	0011883a 	mov	r8,zero
   10e1c:	01400084 	movi	r5,2
   10e20:	003f9c06 	br	10c94 <__alt_data_end+0xf0010c94>
   10e24:	3446b03a 	or	r3,r6,r17
   10e28:	18001c26 	beq	r3,zero,10e9c <__muldf3+0x2cc>
   10e2c:	8800ce26 	beq	r17,zero,11168 <__muldf3+0x598>
   10e30:	8809883a 	mov	r4,r17
   10e34:	d9800215 	stw	r6,8(sp)
   10e38:	da400115 	stw	r9,4(sp)
   10e3c:	da800015 	stw	r10,0(sp)
   10e40:	0005d340 	call	5d34 <__clzsi2>
   10e44:	d9800217 	ldw	r6,8(sp)
   10e48:	da400117 	ldw	r9,4(sp)
   10e4c:	da800017 	ldw	r10,0(sp)
   10e50:	113ffd44 	addi	r4,r2,-11
   10e54:	00c00704 	movi	r3,28
   10e58:	1900bf16 	blt	r3,r4,11158 <__muldf3+0x588>
   10e5c:	00c00744 	movi	r3,29
   10e60:	123ffe04 	addi	r8,r2,-8
   10e64:	1907c83a 	sub	r3,r3,r4
   10e68:	8a22983a 	sll	r17,r17,r8
   10e6c:	30c6d83a 	srl	r3,r6,r3
   10e70:	3210983a 	sll	r8,r6,r8
   10e74:	1c62b03a 	or	r17,r3,r17
   10e78:	1080fcc4 	addi	r2,r2,1011
   10e7c:	0085c83a 	sub	r2,zero,r2
   10e80:	000b883a 	mov	r5,zero
   10e84:	003f8306 	br	10c94 <__alt_data_end+0xf0010c94>
   10e88:	b02b883a 	mov	r21,r22
   10e8c:	0081ffc4 	movi	r2,2047
   10e90:	000b883a 	mov	r5,zero
   10e94:	0029883a 	mov	r20,zero
   10e98:	003fac06 	br	10d4c <__alt_data_end+0xf0010d4c>
   10e9c:	0023883a 	mov	r17,zero
   10ea0:	0011883a 	mov	r8,zero
   10ea4:	01400044 	movi	r5,1
   10ea8:	003f7a06 	br	10c94 <__alt_data_end+0xf0010c94>
   10eac:	014000c4 	movi	r5,3
   10eb0:	003f7806 	br	10c94 <__alt_data_end+0xf0010c94>
   10eb4:	04c00104 	movi	r19,4
   10eb8:	0021883a 	mov	r16,zero
   10ebc:	0029883a 	mov	r20,zero
   10ec0:	07000044 	movi	fp,1
   10ec4:	003f6106 	br	10c4c <__alt_data_end+0xf0010c4c>
   10ec8:	04c00304 	movi	r19,12
   10ecc:	070000c4 	movi	fp,3
   10ed0:	003f5e06 	br	10c4c <__alt_data_end+0xf0010c4c>
   10ed4:	01400434 	movhi	r5,16
   10ed8:	002b883a 	mov	r21,zero
   10edc:	297fffc4 	addi	r5,r5,-1
   10ee0:	053fffc4 	movi	r20,-1
   10ee4:	0081ffc4 	movi	r2,2047
   10ee8:	003f9806 	br	10d4c <__alt_data_end+0xf0010d4c>
   10eec:	8023883a 	mov	r17,r16
   10ef0:	a011883a 	mov	r8,r20
   10ef4:	e00b883a 	mov	r5,fp
   10ef8:	003f8a06 	br	10d24 <__alt_data_end+0xf0010d24>
   10efc:	8023883a 	mov	r17,r16
   10f00:	a011883a 	mov	r8,r20
   10f04:	482d883a 	mov	r22,r9
   10f08:	e00b883a 	mov	r5,fp
   10f0c:	003f8506 	br	10d24 <__alt_data_end+0xf0010d24>
   10f10:	a00ad43a 	srli	r5,r20,16
   10f14:	401ad43a 	srli	r13,r8,16
   10f18:	a53fffcc 	andi	r20,r20,65535
   10f1c:	423fffcc 	andi	r8,r8,65535
   10f20:	4519383a 	mul	r12,r8,r20
   10f24:	4147383a 	mul	r3,r8,r5
   10f28:	6d09383a 	mul	r4,r13,r20
   10f2c:	600cd43a 	srli	r6,r12,16
   10f30:	2b5d383a 	mul	r14,r5,r13
   10f34:	20c9883a 	add	r4,r4,r3
   10f38:	310d883a 	add	r6,r6,r4
   10f3c:	30c0022e 	bgeu	r6,r3,10f48 <__muldf3+0x378>
   10f40:	00c00074 	movhi	r3,1
   10f44:	70dd883a 	add	r14,r14,r3
   10f48:	8826d43a 	srli	r19,r17,16
   10f4c:	8bffffcc 	andi	r15,r17,65535
   10f50:	7d23383a 	mul	r17,r15,r20
   10f54:	7949383a 	mul	r4,r15,r5
   10f58:	9d29383a 	mul	r20,r19,r20
   10f5c:	8814d43a 	srli	r10,r17,16
   10f60:	3012943a 	slli	r9,r6,16
   10f64:	a129883a 	add	r20,r20,r4
   10f68:	633fffcc 	andi	r12,r12,65535
   10f6c:	5515883a 	add	r10,r10,r20
   10f70:	3006d43a 	srli	r3,r6,16
   10f74:	4b13883a 	add	r9,r9,r12
   10f78:	2ccb383a 	mul	r5,r5,r19
   10f7c:	5100022e 	bgeu	r10,r4,10f88 <__muldf3+0x3b8>
   10f80:	01000074 	movhi	r4,1
   10f84:	290b883a 	add	r5,r5,r4
   10f88:	802ad43a 	srli	r21,r16,16
   10f8c:	843fffcc 	andi	r16,r16,65535
   10f90:	440d383a 	mul	r6,r8,r16
   10f94:	4565383a 	mul	r18,r8,r21
   10f98:	8349383a 	mul	r4,r16,r13
   10f9c:	500e943a 	slli	r7,r10,16
   10fa0:	3010d43a 	srli	r8,r6,16
   10fa4:	5028d43a 	srli	r20,r10,16
   10fa8:	2489883a 	add	r4,r4,r18
   10fac:	8abfffcc 	andi	r10,r17,65535
   10fb0:	3a95883a 	add	r10,r7,r10
   10fb4:	4119883a 	add	r12,r8,r4
   10fb8:	a169883a 	add	r20,r20,r5
   10fbc:	1a87883a 	add	r3,r3,r10
   10fc0:	6d5b383a 	mul	r13,r13,r21
   10fc4:	6480022e 	bgeu	r12,r18,10fd0 <__muldf3+0x400>
   10fc8:	01000074 	movhi	r4,1
   10fcc:	691b883a 	add	r13,r13,r4
   10fd0:	7c25383a 	mul	r18,r15,r16
   10fd4:	7d4b383a 	mul	r5,r15,r21
   10fd8:	84cf383a 	mul	r7,r16,r19
   10fdc:	901ed43a 	srli	r15,r18,16
   10fe0:	6008d43a 	srli	r4,r12,16
   10fe4:	6010943a 	slli	r8,r12,16
   10fe8:	394f883a 	add	r7,r7,r5
   10fec:	333fffcc 	andi	r12,r6,65535
   10ff0:	79df883a 	add	r15,r15,r7
   10ff4:	235b883a 	add	r13,r4,r13
   10ff8:	9d63383a 	mul	r17,r19,r21
   10ffc:	4309883a 	add	r4,r8,r12
   11000:	7940022e 	bgeu	r15,r5,1100c <__muldf3+0x43c>
   11004:	01400074 	movhi	r5,1
   11008:	8963883a 	add	r17,r17,r5
   1100c:	780a943a 	slli	r5,r15,16
   11010:	91bfffcc 	andi	r6,r18,65535
   11014:	70c7883a 	add	r3,r14,r3
   11018:	298d883a 	add	r6,r5,r6
   1101c:	1a8f803a 	cmpltu	r7,r3,r10
   11020:	350b883a 	add	r5,r6,r20
   11024:	20c7883a 	add	r3,r4,r3
   11028:	3955883a 	add	r10,r7,r5
   1102c:	1909803a 	cmpltu	r4,r3,r4
   11030:	6a91883a 	add	r8,r13,r10
   11034:	780cd43a 	srli	r6,r15,16
   11038:	2219883a 	add	r12,r4,r8
   1103c:	2d0b803a 	cmpltu	r5,r5,r20
   11040:	51cf803a 	cmpltu	r7,r10,r7
   11044:	29ceb03a 	or	r7,r5,r7
   11048:	4351803a 	cmpltu	r8,r8,r13
   1104c:	610b803a 	cmpltu	r5,r12,r4
   11050:	4148b03a 	or	r4,r8,r5
   11054:	398f883a 	add	r7,r7,r6
   11058:	3909883a 	add	r4,r7,r4
   1105c:	1810927a 	slli	r8,r3,9
   11060:	2449883a 	add	r4,r4,r17
   11064:	2008927a 	slli	r4,r4,9
   11068:	6022d5fa 	srli	r17,r12,23
   1106c:	1806d5fa 	srli	r3,r3,23
   11070:	4252b03a 	or	r9,r8,r9
   11074:	600a927a 	slli	r5,r12,9
   11078:	4810c03a 	cmpne	r8,r9,zero
   1107c:	2462b03a 	or	r17,r4,r17
   11080:	40c6b03a 	or	r3,r8,r3
   11084:	8900402c 	andhi	r4,r17,256
   11088:	1950b03a 	or	r8,r3,r5
   1108c:	20000726 	beq	r4,zero,110ac <__muldf3+0x4dc>
   11090:	4006d07a 	srli	r3,r8,1
   11094:	880497fa 	slli	r2,r17,31
   11098:	4200004c 	andi	r8,r8,1
   1109c:	8822d07a 	srli	r17,r17,1
   110a0:	1a10b03a 	or	r8,r3,r8
   110a4:	1210b03a 	or	r8,r2,r8
   110a8:	5805883a 	mov	r2,r11
   110ac:	1140ffc4 	addi	r5,r2,1023
   110b0:	0140440e 	bge	zero,r5,111c4 <__muldf3+0x5f4>
   110b4:	40c001cc 	andi	r3,r8,7
   110b8:	18000726 	beq	r3,zero,110d8 <__muldf3+0x508>
   110bc:	40c003cc 	andi	r3,r8,15
   110c0:	01000104 	movi	r4,4
   110c4:	19000426 	beq	r3,r4,110d8 <__muldf3+0x508>
   110c8:	4107883a 	add	r3,r8,r4
   110cc:	1a11803a 	cmpltu	r8,r3,r8
   110d0:	8a23883a 	add	r17,r17,r8
   110d4:	1811883a 	mov	r8,r3
   110d8:	88c0402c 	andhi	r3,r17,256
   110dc:	18000426 	beq	r3,zero,110f0 <__muldf3+0x520>
   110e0:	11410004 	addi	r5,r2,1024
   110e4:	00bfc034 	movhi	r2,65280
   110e8:	10bfffc4 	addi	r2,r2,-1
   110ec:	88a2703a 	and	r17,r17,r2
   110f0:	0081ff84 	movi	r2,2046
   110f4:	117f6416 	blt	r2,r5,10e88 <__alt_data_end+0xf0010e88>
   110f8:	8828977a 	slli	r20,r17,29
   110fc:	4010d0fa 	srli	r8,r8,3
   11100:	8822927a 	slli	r17,r17,9
   11104:	2881ffcc 	andi	r2,r5,2047
   11108:	a228b03a 	or	r20,r20,r8
   1110c:	880ad33a 	srli	r5,r17,12
   11110:	b02b883a 	mov	r21,r22
   11114:	003f0d06 	br	10d4c <__alt_data_end+0xf0010d4c>
   11118:	8080022c 	andhi	r2,r16,8
   1111c:	10000926 	beq	r2,zero,11144 <__muldf3+0x574>
   11120:	8880022c 	andhi	r2,r17,8
   11124:	1000071e 	bne	r2,zero,11144 <__muldf3+0x574>
   11128:	00800434 	movhi	r2,16
   1112c:	89400234 	orhi	r5,r17,8
   11130:	10bfffc4 	addi	r2,r2,-1
   11134:	b82b883a 	mov	r21,r23
   11138:	288a703a 	and	r5,r5,r2
   1113c:	4029883a 	mov	r20,r8
   11140:	003f6806 	br	10ee4 <__alt_data_end+0xf0010ee4>
   11144:	00800434 	movhi	r2,16
   11148:	81400234 	orhi	r5,r16,8
   1114c:	10bfffc4 	addi	r2,r2,-1
   11150:	288a703a 	and	r5,r5,r2
   11154:	003f6306 	br	10ee4 <__alt_data_end+0xf0010ee4>
   11158:	147ff604 	addi	r17,r2,-40
   1115c:	3462983a 	sll	r17,r6,r17
   11160:	0011883a 	mov	r8,zero
   11164:	003f4406 	br	10e78 <__alt_data_end+0xf0010e78>
   11168:	3009883a 	mov	r4,r6
   1116c:	d9800215 	stw	r6,8(sp)
   11170:	da400115 	stw	r9,4(sp)
   11174:	da800015 	stw	r10,0(sp)
   11178:	0005d340 	call	5d34 <__clzsi2>
   1117c:	10800804 	addi	r2,r2,32
   11180:	da800017 	ldw	r10,0(sp)
   11184:	da400117 	ldw	r9,4(sp)
   11188:	d9800217 	ldw	r6,8(sp)
   1118c:	003f3006 	br	10e50 <__alt_data_end+0xf0010e50>
   11190:	143ff604 	addi	r16,r2,-40
   11194:	9c20983a 	sll	r16,r19,r16
   11198:	0029883a 	mov	r20,zero
   1119c:	003f1606 	br	10df8 <__alt_data_end+0xf0010df8>
   111a0:	d9800215 	stw	r6,8(sp)
   111a4:	d9c00015 	stw	r7,0(sp)
   111a8:	da400115 	stw	r9,4(sp)
   111ac:	0005d340 	call	5d34 <__clzsi2>
   111b0:	10800804 	addi	r2,r2,32
   111b4:	da400117 	ldw	r9,4(sp)
   111b8:	d9c00017 	ldw	r7,0(sp)
   111bc:	d9800217 	ldw	r6,8(sp)
   111c0:	003f0306 	br	10dd0 <__alt_data_end+0xf0010dd0>
   111c4:	00c00044 	movi	r3,1
   111c8:	1947c83a 	sub	r3,r3,r5
   111cc:	00800e04 	movi	r2,56
   111d0:	10feda16 	blt	r2,r3,10d3c <__alt_data_end+0xf0010d3c>
   111d4:	008007c4 	movi	r2,31
   111d8:	10c01b16 	blt	r2,r3,11248 <__muldf3+0x678>
   111dc:	00800804 	movi	r2,32
   111e0:	10c5c83a 	sub	r2,r2,r3
   111e4:	888a983a 	sll	r5,r17,r2
   111e8:	40c8d83a 	srl	r4,r8,r3
   111ec:	4084983a 	sll	r2,r8,r2
   111f0:	88e2d83a 	srl	r17,r17,r3
   111f4:	2906b03a 	or	r3,r5,r4
   111f8:	1004c03a 	cmpne	r2,r2,zero
   111fc:	1886b03a 	or	r3,r3,r2
   11200:	188001cc 	andi	r2,r3,7
   11204:	10000726 	beq	r2,zero,11224 <__muldf3+0x654>
   11208:	188003cc 	andi	r2,r3,15
   1120c:	01000104 	movi	r4,4
   11210:	11000426 	beq	r2,r4,11224 <__muldf3+0x654>
   11214:	1805883a 	mov	r2,r3
   11218:	10c00104 	addi	r3,r2,4
   1121c:	1885803a 	cmpltu	r2,r3,r2
   11220:	88a3883a 	add	r17,r17,r2
   11224:	8880202c 	andhi	r2,r17,128
   11228:	10001c26 	beq	r2,zero,1129c <__muldf3+0x6cc>
   1122c:	b02b883a 	mov	r21,r22
   11230:	00800044 	movi	r2,1
   11234:	000b883a 	mov	r5,zero
   11238:	0029883a 	mov	r20,zero
   1123c:	003ec306 	br	10d4c <__alt_data_end+0xf0010d4c>
   11240:	5805883a 	mov	r2,r11
   11244:	003f9906 	br	110ac <__alt_data_end+0xf00110ac>
   11248:	00bff844 	movi	r2,-31
   1124c:	1145c83a 	sub	r2,r2,r5
   11250:	8888d83a 	srl	r4,r17,r2
   11254:	00800804 	movi	r2,32
   11258:	18801a26 	beq	r3,r2,112c4 <__muldf3+0x6f4>
   1125c:	00801004 	movi	r2,64
   11260:	10c5c83a 	sub	r2,r2,r3
   11264:	8884983a 	sll	r2,r17,r2
   11268:	1204b03a 	or	r2,r2,r8
   1126c:	1004c03a 	cmpne	r2,r2,zero
   11270:	2084b03a 	or	r2,r4,r2
   11274:	144001cc 	andi	r17,r2,7
   11278:	88000d1e 	bne	r17,zero,112b0 <__muldf3+0x6e0>
   1127c:	000b883a 	mov	r5,zero
   11280:	1028d0fa 	srli	r20,r2,3
   11284:	b02b883a 	mov	r21,r22
   11288:	0005883a 	mov	r2,zero
   1128c:	a468b03a 	or	r20,r20,r17
   11290:	003eae06 	br	10d4c <__alt_data_end+0xf0010d4c>
   11294:	1007883a 	mov	r3,r2
   11298:	0023883a 	mov	r17,zero
   1129c:	880a927a 	slli	r5,r17,9
   112a0:	1805883a 	mov	r2,r3
   112a4:	8822977a 	slli	r17,r17,29
   112a8:	280ad33a 	srli	r5,r5,12
   112ac:	003ff406 	br	11280 <__alt_data_end+0xf0011280>
   112b0:	10c003cc 	andi	r3,r2,15
   112b4:	01000104 	movi	r4,4
   112b8:	193ff626 	beq	r3,r4,11294 <__alt_data_end+0xf0011294>
   112bc:	0023883a 	mov	r17,zero
   112c0:	003fd506 	br	11218 <__alt_data_end+0xf0011218>
   112c4:	0005883a 	mov	r2,zero
   112c8:	003fe706 	br	11268 <__alt_data_end+0xf0011268>
   112cc:	00800434 	movhi	r2,16
   112d0:	89400234 	orhi	r5,r17,8
   112d4:	10bfffc4 	addi	r2,r2,-1
   112d8:	b02b883a 	mov	r21,r22
   112dc:	288a703a 	and	r5,r5,r2
   112e0:	4029883a 	mov	r20,r8
   112e4:	003eff06 	br	10ee4 <__alt_data_end+0xf0010ee4>

000112e8 <__subdf3>:
   112e8:	02000434 	movhi	r8,16
   112ec:	423fffc4 	addi	r8,r8,-1
   112f0:	defffb04 	addi	sp,sp,-20
   112f4:	2a14703a 	and	r10,r5,r8
   112f8:	3812d53a 	srli	r9,r7,20
   112fc:	3a10703a 	and	r8,r7,r8
   11300:	2006d77a 	srli	r3,r4,29
   11304:	3004d77a 	srli	r2,r6,29
   11308:	dc000015 	stw	r16,0(sp)
   1130c:	501490fa 	slli	r10,r10,3
   11310:	2820d53a 	srli	r16,r5,20
   11314:	401090fa 	slli	r8,r8,3
   11318:	dc800215 	stw	r18,8(sp)
   1131c:	dc400115 	stw	r17,4(sp)
   11320:	dfc00415 	stw	ra,16(sp)
   11324:	202290fa 	slli	r17,r4,3
   11328:	dcc00315 	stw	r19,12(sp)
   1132c:	4a41ffcc 	andi	r9,r9,2047
   11330:	0101ffc4 	movi	r4,2047
   11334:	2824d7fa 	srli	r18,r5,31
   11338:	8401ffcc 	andi	r16,r16,2047
   1133c:	50c6b03a 	or	r3,r10,r3
   11340:	380ed7fa 	srli	r7,r7,31
   11344:	408ab03a 	or	r5,r8,r2
   11348:	300c90fa 	slli	r6,r6,3
   1134c:	49009626 	beq	r9,r4,115a8 <__subdf3+0x2c0>
   11350:	39c0005c 	xori	r7,r7,1
   11354:	8245c83a 	sub	r2,r16,r9
   11358:	3c807426 	beq	r7,r18,1152c <__subdf3+0x244>
   1135c:	0080af0e 	bge	zero,r2,1161c <__subdf3+0x334>
   11360:	48002a1e 	bne	r9,zero,1140c <__subdf3+0x124>
   11364:	2988b03a 	or	r4,r5,r6
   11368:	20009a1e 	bne	r4,zero,115d4 <__subdf3+0x2ec>
   1136c:	888001cc 	andi	r2,r17,7
   11370:	10000726 	beq	r2,zero,11390 <__subdf3+0xa8>
   11374:	888003cc 	andi	r2,r17,15
   11378:	01000104 	movi	r4,4
   1137c:	11000426 	beq	r2,r4,11390 <__subdf3+0xa8>
   11380:	890b883a 	add	r5,r17,r4
   11384:	2c63803a 	cmpltu	r17,r5,r17
   11388:	1c47883a 	add	r3,r3,r17
   1138c:	2823883a 	mov	r17,r5
   11390:	1880202c 	andhi	r2,r3,128
   11394:	10005926 	beq	r2,zero,114fc <__subdf3+0x214>
   11398:	84000044 	addi	r16,r16,1
   1139c:	0081ffc4 	movi	r2,2047
   113a0:	8080be26 	beq	r16,r2,1169c <__subdf3+0x3b4>
   113a4:	017fe034 	movhi	r5,65408
   113a8:	297fffc4 	addi	r5,r5,-1
   113ac:	1946703a 	and	r3,r3,r5
   113b0:	1804977a 	slli	r2,r3,29
   113b4:	1806927a 	slli	r3,r3,9
   113b8:	8822d0fa 	srli	r17,r17,3
   113bc:	8401ffcc 	andi	r16,r16,2047
   113c0:	180ad33a 	srli	r5,r3,12
   113c4:	9100004c 	andi	r4,r18,1
   113c8:	1444b03a 	or	r2,r2,r17
   113cc:	80c1ffcc 	andi	r3,r16,2047
   113d0:	1820953a 	slli	r16,r3,20
   113d4:	20c03fcc 	andi	r3,r4,255
   113d8:	180897fa 	slli	r4,r3,31
   113dc:	00c00434 	movhi	r3,16
   113e0:	18ffffc4 	addi	r3,r3,-1
   113e4:	28c6703a 	and	r3,r5,r3
   113e8:	1c06b03a 	or	r3,r3,r16
   113ec:	1906b03a 	or	r3,r3,r4
   113f0:	dfc00417 	ldw	ra,16(sp)
   113f4:	dcc00317 	ldw	r19,12(sp)
   113f8:	dc800217 	ldw	r18,8(sp)
   113fc:	dc400117 	ldw	r17,4(sp)
   11400:	dc000017 	ldw	r16,0(sp)
   11404:	dec00504 	addi	sp,sp,20
   11408:	f800283a 	ret
   1140c:	0101ffc4 	movi	r4,2047
   11410:	813fd626 	beq	r16,r4,1136c <__alt_data_end+0xf001136c>
   11414:	29402034 	orhi	r5,r5,128
   11418:	01000e04 	movi	r4,56
   1141c:	2080a316 	blt	r4,r2,116ac <__subdf3+0x3c4>
   11420:	010007c4 	movi	r4,31
   11424:	2080c616 	blt	r4,r2,11740 <__subdf3+0x458>
   11428:	01000804 	movi	r4,32
   1142c:	2089c83a 	sub	r4,r4,r2
   11430:	2910983a 	sll	r8,r5,r4
   11434:	308ed83a 	srl	r7,r6,r2
   11438:	3108983a 	sll	r4,r6,r4
   1143c:	2884d83a 	srl	r2,r5,r2
   11440:	41ccb03a 	or	r6,r8,r7
   11444:	2008c03a 	cmpne	r4,r4,zero
   11448:	310cb03a 	or	r6,r6,r4
   1144c:	898dc83a 	sub	r6,r17,r6
   11450:	89a3803a 	cmpltu	r17,r17,r6
   11454:	1887c83a 	sub	r3,r3,r2
   11458:	1c47c83a 	sub	r3,r3,r17
   1145c:	3023883a 	mov	r17,r6
   11460:	1880202c 	andhi	r2,r3,128
   11464:	10002326 	beq	r2,zero,114f4 <__subdf3+0x20c>
   11468:	04c02034 	movhi	r19,128
   1146c:	9cffffc4 	addi	r19,r19,-1
   11470:	1ce6703a 	and	r19,r3,r19
   11474:	98007a26 	beq	r19,zero,11660 <__subdf3+0x378>
   11478:	9809883a 	mov	r4,r19
   1147c:	0005d340 	call	5d34 <__clzsi2>
   11480:	113ffe04 	addi	r4,r2,-8
   11484:	00c007c4 	movi	r3,31
   11488:	19007b16 	blt	r3,r4,11678 <__subdf3+0x390>
   1148c:	00800804 	movi	r2,32
   11490:	1105c83a 	sub	r2,r2,r4
   11494:	8884d83a 	srl	r2,r17,r2
   11498:	9906983a 	sll	r3,r19,r4
   1149c:	8922983a 	sll	r17,r17,r4
   114a0:	10c4b03a 	or	r2,r2,r3
   114a4:	24007816 	blt	r4,r16,11688 <__subdf3+0x3a0>
   114a8:	2421c83a 	sub	r16,r4,r16
   114ac:	80c00044 	addi	r3,r16,1
   114b0:	010007c4 	movi	r4,31
   114b4:	20c09516 	blt	r4,r3,1170c <__subdf3+0x424>
   114b8:	01400804 	movi	r5,32
   114bc:	28cbc83a 	sub	r5,r5,r3
   114c0:	88c8d83a 	srl	r4,r17,r3
   114c4:	8962983a 	sll	r17,r17,r5
   114c8:	114a983a 	sll	r5,r2,r5
   114cc:	10c6d83a 	srl	r3,r2,r3
   114d0:	8804c03a 	cmpne	r2,r17,zero
   114d4:	290ab03a 	or	r5,r5,r4
   114d8:	28a2b03a 	or	r17,r5,r2
   114dc:	0021883a 	mov	r16,zero
   114e0:	003fa206 	br	1136c <__alt_data_end+0xf001136c>
   114e4:	2090b03a 	or	r8,r4,r2
   114e8:	40018e26 	beq	r8,zero,11b24 <__subdf3+0x83c>
   114ec:	1007883a 	mov	r3,r2
   114f0:	2023883a 	mov	r17,r4
   114f4:	888001cc 	andi	r2,r17,7
   114f8:	103f9e1e 	bne	r2,zero,11374 <__alt_data_end+0xf0011374>
   114fc:	1804977a 	slli	r2,r3,29
   11500:	8822d0fa 	srli	r17,r17,3
   11504:	1810d0fa 	srli	r8,r3,3
   11508:	9100004c 	andi	r4,r18,1
   1150c:	1444b03a 	or	r2,r2,r17
   11510:	00c1ffc4 	movi	r3,2047
   11514:	80c02826 	beq	r16,r3,115b8 <__subdf3+0x2d0>
   11518:	01400434 	movhi	r5,16
   1151c:	297fffc4 	addi	r5,r5,-1
   11520:	80e0703a 	and	r16,r16,r3
   11524:	414a703a 	and	r5,r8,r5
   11528:	003fa806 	br	113cc <__alt_data_end+0xf00113cc>
   1152c:	0080630e 	bge	zero,r2,116bc <__subdf3+0x3d4>
   11530:	48003026 	beq	r9,zero,115f4 <__subdf3+0x30c>
   11534:	0101ffc4 	movi	r4,2047
   11538:	813f8c26 	beq	r16,r4,1136c <__alt_data_end+0xf001136c>
   1153c:	29402034 	orhi	r5,r5,128
   11540:	01000e04 	movi	r4,56
   11544:	2080a90e 	bge	r4,r2,117ec <__subdf3+0x504>
   11548:	298cb03a 	or	r6,r5,r6
   1154c:	3012c03a 	cmpne	r9,r6,zero
   11550:	0005883a 	mov	r2,zero
   11554:	4c53883a 	add	r9,r9,r17
   11558:	4c63803a 	cmpltu	r17,r9,r17
   1155c:	10c7883a 	add	r3,r2,r3
   11560:	88c7883a 	add	r3,r17,r3
   11564:	4823883a 	mov	r17,r9
   11568:	1880202c 	andhi	r2,r3,128
   1156c:	1000d026 	beq	r2,zero,118b0 <__subdf3+0x5c8>
   11570:	84000044 	addi	r16,r16,1
   11574:	0081ffc4 	movi	r2,2047
   11578:	8080fe26 	beq	r16,r2,11974 <__subdf3+0x68c>
   1157c:	00bfe034 	movhi	r2,65408
   11580:	10bfffc4 	addi	r2,r2,-1
   11584:	1886703a 	and	r3,r3,r2
   11588:	880ad07a 	srli	r5,r17,1
   1158c:	180497fa 	slli	r2,r3,31
   11590:	8900004c 	andi	r4,r17,1
   11594:	2922b03a 	or	r17,r5,r4
   11598:	1806d07a 	srli	r3,r3,1
   1159c:	1462b03a 	or	r17,r2,r17
   115a0:	3825883a 	mov	r18,r7
   115a4:	003f7106 	br	1136c <__alt_data_end+0xf001136c>
   115a8:	2984b03a 	or	r2,r5,r6
   115ac:	103f6826 	beq	r2,zero,11350 <__alt_data_end+0xf0011350>
   115b0:	39c03fcc 	andi	r7,r7,255
   115b4:	003f6706 	br	11354 <__alt_data_end+0xf0011354>
   115b8:	4086b03a 	or	r3,r8,r2
   115bc:	18015226 	beq	r3,zero,11b08 <__subdf3+0x820>
   115c0:	00c00434 	movhi	r3,16
   115c4:	41400234 	orhi	r5,r8,8
   115c8:	18ffffc4 	addi	r3,r3,-1
   115cc:	28ca703a 	and	r5,r5,r3
   115d0:	003f7e06 	br	113cc <__alt_data_end+0xf00113cc>
   115d4:	10bfffc4 	addi	r2,r2,-1
   115d8:	1000491e 	bne	r2,zero,11700 <__subdf3+0x418>
   115dc:	898fc83a 	sub	r7,r17,r6
   115e0:	89e3803a 	cmpltu	r17,r17,r7
   115e4:	1947c83a 	sub	r3,r3,r5
   115e8:	1c47c83a 	sub	r3,r3,r17
   115ec:	3823883a 	mov	r17,r7
   115f0:	003f9b06 	br	11460 <__alt_data_end+0xf0011460>
   115f4:	2988b03a 	or	r4,r5,r6
   115f8:	203f5c26 	beq	r4,zero,1136c <__alt_data_end+0xf001136c>
   115fc:	10bfffc4 	addi	r2,r2,-1
   11600:	1000931e 	bne	r2,zero,11850 <__subdf3+0x568>
   11604:	898d883a 	add	r6,r17,r6
   11608:	3463803a 	cmpltu	r17,r6,r17
   1160c:	1947883a 	add	r3,r3,r5
   11610:	88c7883a 	add	r3,r17,r3
   11614:	3023883a 	mov	r17,r6
   11618:	003fd306 	br	11568 <__alt_data_end+0xf0011568>
   1161c:	1000541e 	bne	r2,zero,11770 <__subdf3+0x488>
   11620:	80800044 	addi	r2,r16,1
   11624:	1081ffcc 	andi	r2,r2,2047
   11628:	01000044 	movi	r4,1
   1162c:	2080a20e 	bge	r4,r2,118b8 <__subdf3+0x5d0>
   11630:	8989c83a 	sub	r4,r17,r6
   11634:	8905803a 	cmpltu	r2,r17,r4
   11638:	1967c83a 	sub	r19,r3,r5
   1163c:	98a7c83a 	sub	r19,r19,r2
   11640:	9880202c 	andhi	r2,r19,128
   11644:	10006326 	beq	r2,zero,117d4 <__subdf3+0x4ec>
   11648:	3463c83a 	sub	r17,r6,r17
   1164c:	28c7c83a 	sub	r3,r5,r3
   11650:	344d803a 	cmpltu	r6,r6,r17
   11654:	19a7c83a 	sub	r19,r3,r6
   11658:	3825883a 	mov	r18,r7
   1165c:	983f861e 	bne	r19,zero,11478 <__alt_data_end+0xf0011478>
   11660:	8809883a 	mov	r4,r17
   11664:	0005d340 	call	5d34 <__clzsi2>
   11668:	10800804 	addi	r2,r2,32
   1166c:	113ffe04 	addi	r4,r2,-8
   11670:	00c007c4 	movi	r3,31
   11674:	193f850e 	bge	r3,r4,1148c <__alt_data_end+0xf001148c>
   11678:	10bff604 	addi	r2,r2,-40
   1167c:	8884983a 	sll	r2,r17,r2
   11680:	0023883a 	mov	r17,zero
   11684:	243f880e 	bge	r4,r16,114a8 <__alt_data_end+0xf00114a8>
   11688:	00ffe034 	movhi	r3,65408
   1168c:	18ffffc4 	addi	r3,r3,-1
   11690:	8121c83a 	sub	r16,r16,r4
   11694:	10c6703a 	and	r3,r2,r3
   11698:	003f3406 	br	1136c <__alt_data_end+0xf001136c>
   1169c:	9100004c 	andi	r4,r18,1
   116a0:	000b883a 	mov	r5,zero
   116a4:	0005883a 	mov	r2,zero
   116a8:	003f4806 	br	113cc <__alt_data_end+0xf00113cc>
   116ac:	298cb03a 	or	r6,r5,r6
   116b0:	300cc03a 	cmpne	r6,r6,zero
   116b4:	0005883a 	mov	r2,zero
   116b8:	003f6406 	br	1144c <__alt_data_end+0xf001144c>
   116bc:	10009a1e 	bne	r2,zero,11928 <__subdf3+0x640>
   116c0:	82400044 	addi	r9,r16,1
   116c4:	4881ffcc 	andi	r2,r9,2047
   116c8:	02800044 	movi	r10,1
   116cc:	5080670e 	bge	r10,r2,1186c <__subdf3+0x584>
   116d0:	0081ffc4 	movi	r2,2047
   116d4:	4880af26 	beq	r9,r2,11994 <__subdf3+0x6ac>
   116d8:	898d883a 	add	r6,r17,r6
   116dc:	1945883a 	add	r2,r3,r5
   116e0:	3447803a 	cmpltu	r3,r6,r17
   116e4:	1887883a 	add	r3,r3,r2
   116e8:	182297fa 	slli	r17,r3,31
   116ec:	300cd07a 	srli	r6,r6,1
   116f0:	1806d07a 	srli	r3,r3,1
   116f4:	4821883a 	mov	r16,r9
   116f8:	89a2b03a 	or	r17,r17,r6
   116fc:	003f1b06 	br	1136c <__alt_data_end+0xf001136c>
   11700:	0101ffc4 	movi	r4,2047
   11704:	813f441e 	bne	r16,r4,11418 <__alt_data_end+0xf0011418>
   11708:	003f1806 	br	1136c <__alt_data_end+0xf001136c>
   1170c:	843ff844 	addi	r16,r16,-31
   11710:	01400804 	movi	r5,32
   11714:	1408d83a 	srl	r4,r2,r16
   11718:	19405026 	beq	r3,r5,1185c <__subdf3+0x574>
   1171c:	01401004 	movi	r5,64
   11720:	28c7c83a 	sub	r3,r5,r3
   11724:	10c4983a 	sll	r2,r2,r3
   11728:	88a2b03a 	or	r17,r17,r2
   1172c:	8822c03a 	cmpne	r17,r17,zero
   11730:	2462b03a 	or	r17,r4,r17
   11734:	0007883a 	mov	r3,zero
   11738:	0021883a 	mov	r16,zero
   1173c:	003f6d06 	br	114f4 <__alt_data_end+0xf00114f4>
   11740:	11fff804 	addi	r7,r2,-32
   11744:	01000804 	movi	r4,32
   11748:	29ced83a 	srl	r7,r5,r7
   1174c:	11004526 	beq	r2,r4,11864 <__subdf3+0x57c>
   11750:	01001004 	movi	r4,64
   11754:	2089c83a 	sub	r4,r4,r2
   11758:	2904983a 	sll	r2,r5,r4
   1175c:	118cb03a 	or	r6,r2,r6
   11760:	300cc03a 	cmpne	r6,r6,zero
   11764:	398cb03a 	or	r6,r7,r6
   11768:	0005883a 	mov	r2,zero
   1176c:	003f3706 	br	1144c <__alt_data_end+0xf001144c>
   11770:	80002a26 	beq	r16,zero,1181c <__subdf3+0x534>
   11774:	0101ffc4 	movi	r4,2047
   11778:	49006626 	beq	r9,r4,11914 <__subdf3+0x62c>
   1177c:	0085c83a 	sub	r2,zero,r2
   11780:	18c02034 	orhi	r3,r3,128
   11784:	01000e04 	movi	r4,56
   11788:	20807e16 	blt	r4,r2,11984 <__subdf3+0x69c>
   1178c:	010007c4 	movi	r4,31
   11790:	2080e716 	blt	r4,r2,11b30 <__subdf3+0x848>
   11794:	01000804 	movi	r4,32
   11798:	2089c83a 	sub	r4,r4,r2
   1179c:	1914983a 	sll	r10,r3,r4
   117a0:	8890d83a 	srl	r8,r17,r2
   117a4:	8908983a 	sll	r4,r17,r4
   117a8:	1884d83a 	srl	r2,r3,r2
   117ac:	5222b03a 	or	r17,r10,r8
   117b0:	2006c03a 	cmpne	r3,r4,zero
   117b4:	88e2b03a 	or	r17,r17,r3
   117b8:	3463c83a 	sub	r17,r6,r17
   117bc:	2885c83a 	sub	r2,r5,r2
   117c0:	344d803a 	cmpltu	r6,r6,r17
   117c4:	1187c83a 	sub	r3,r2,r6
   117c8:	4821883a 	mov	r16,r9
   117cc:	3825883a 	mov	r18,r7
   117d0:	003f2306 	br	11460 <__alt_data_end+0xf0011460>
   117d4:	24d0b03a 	or	r8,r4,r19
   117d8:	40001b1e 	bne	r8,zero,11848 <__subdf3+0x560>
   117dc:	0005883a 	mov	r2,zero
   117e0:	0009883a 	mov	r4,zero
   117e4:	0021883a 	mov	r16,zero
   117e8:	003f4906 	br	11510 <__alt_data_end+0xf0011510>
   117ec:	010007c4 	movi	r4,31
   117f0:	20803a16 	blt	r4,r2,118dc <__subdf3+0x5f4>
   117f4:	01000804 	movi	r4,32
   117f8:	2089c83a 	sub	r4,r4,r2
   117fc:	2912983a 	sll	r9,r5,r4
   11800:	3090d83a 	srl	r8,r6,r2
   11804:	3108983a 	sll	r4,r6,r4
   11808:	2884d83a 	srl	r2,r5,r2
   1180c:	4a12b03a 	or	r9,r9,r8
   11810:	2008c03a 	cmpne	r4,r4,zero
   11814:	4912b03a 	or	r9,r9,r4
   11818:	003f4e06 	br	11554 <__alt_data_end+0xf0011554>
   1181c:	1c48b03a 	or	r4,r3,r17
   11820:	20003c26 	beq	r4,zero,11914 <__subdf3+0x62c>
   11824:	0084303a 	nor	r2,zero,r2
   11828:	1000381e 	bne	r2,zero,1190c <__subdf3+0x624>
   1182c:	3463c83a 	sub	r17,r6,r17
   11830:	28c5c83a 	sub	r2,r5,r3
   11834:	344d803a 	cmpltu	r6,r6,r17
   11838:	1187c83a 	sub	r3,r2,r6
   1183c:	4821883a 	mov	r16,r9
   11840:	3825883a 	mov	r18,r7
   11844:	003f0606 	br	11460 <__alt_data_end+0xf0011460>
   11848:	2023883a 	mov	r17,r4
   1184c:	003f0906 	br	11474 <__alt_data_end+0xf0011474>
   11850:	0101ffc4 	movi	r4,2047
   11854:	813f3a1e 	bne	r16,r4,11540 <__alt_data_end+0xf0011540>
   11858:	003ec406 	br	1136c <__alt_data_end+0xf001136c>
   1185c:	0005883a 	mov	r2,zero
   11860:	003fb106 	br	11728 <__alt_data_end+0xf0011728>
   11864:	0005883a 	mov	r2,zero
   11868:	003fbc06 	br	1175c <__alt_data_end+0xf001175c>
   1186c:	1c44b03a 	or	r2,r3,r17
   11870:	80008e1e 	bne	r16,zero,11aac <__subdf3+0x7c4>
   11874:	1000c826 	beq	r2,zero,11b98 <__subdf3+0x8b0>
   11878:	2984b03a 	or	r2,r5,r6
   1187c:	103ebb26 	beq	r2,zero,1136c <__alt_data_end+0xf001136c>
   11880:	8989883a 	add	r4,r17,r6
   11884:	1945883a 	add	r2,r3,r5
   11888:	2447803a 	cmpltu	r3,r4,r17
   1188c:	1887883a 	add	r3,r3,r2
   11890:	1880202c 	andhi	r2,r3,128
   11894:	2023883a 	mov	r17,r4
   11898:	103f1626 	beq	r2,zero,114f4 <__alt_data_end+0xf00114f4>
   1189c:	00bfe034 	movhi	r2,65408
   118a0:	10bfffc4 	addi	r2,r2,-1
   118a4:	5021883a 	mov	r16,r10
   118a8:	1886703a 	and	r3,r3,r2
   118ac:	003eaf06 	br	1136c <__alt_data_end+0xf001136c>
   118b0:	3825883a 	mov	r18,r7
   118b4:	003f0f06 	br	114f4 <__alt_data_end+0xf00114f4>
   118b8:	1c44b03a 	or	r2,r3,r17
   118bc:	8000251e 	bne	r16,zero,11954 <__subdf3+0x66c>
   118c0:	1000661e 	bne	r2,zero,11a5c <__subdf3+0x774>
   118c4:	2990b03a 	or	r8,r5,r6
   118c8:	40009626 	beq	r8,zero,11b24 <__subdf3+0x83c>
   118cc:	2807883a 	mov	r3,r5
   118d0:	3023883a 	mov	r17,r6
   118d4:	3825883a 	mov	r18,r7
   118d8:	003ea406 	br	1136c <__alt_data_end+0xf001136c>
   118dc:	127ff804 	addi	r9,r2,-32
   118e0:	01000804 	movi	r4,32
   118e4:	2a52d83a 	srl	r9,r5,r9
   118e8:	11008c26 	beq	r2,r4,11b1c <__subdf3+0x834>
   118ec:	01001004 	movi	r4,64
   118f0:	2085c83a 	sub	r2,r4,r2
   118f4:	2884983a 	sll	r2,r5,r2
   118f8:	118cb03a 	or	r6,r2,r6
   118fc:	300cc03a 	cmpne	r6,r6,zero
   11900:	4992b03a 	or	r9,r9,r6
   11904:	0005883a 	mov	r2,zero
   11908:	003f1206 	br	11554 <__alt_data_end+0xf0011554>
   1190c:	0101ffc4 	movi	r4,2047
   11910:	493f9c1e 	bne	r9,r4,11784 <__alt_data_end+0xf0011784>
   11914:	2807883a 	mov	r3,r5
   11918:	3023883a 	mov	r17,r6
   1191c:	4821883a 	mov	r16,r9
   11920:	3825883a 	mov	r18,r7
   11924:	003e9106 	br	1136c <__alt_data_end+0xf001136c>
   11928:	80001f1e 	bne	r16,zero,119a8 <__subdf3+0x6c0>
   1192c:	1c48b03a 	or	r4,r3,r17
   11930:	20005a26 	beq	r4,zero,11a9c <__subdf3+0x7b4>
   11934:	0084303a 	nor	r2,zero,r2
   11938:	1000561e 	bne	r2,zero,11a94 <__subdf3+0x7ac>
   1193c:	89a3883a 	add	r17,r17,r6
   11940:	1945883a 	add	r2,r3,r5
   11944:	898d803a 	cmpltu	r6,r17,r6
   11948:	3087883a 	add	r3,r6,r2
   1194c:	4821883a 	mov	r16,r9
   11950:	003f0506 	br	11568 <__alt_data_end+0xf0011568>
   11954:	10002b1e 	bne	r2,zero,11a04 <__subdf3+0x71c>
   11958:	2984b03a 	or	r2,r5,r6
   1195c:	10008026 	beq	r2,zero,11b60 <__subdf3+0x878>
   11960:	2807883a 	mov	r3,r5
   11964:	3023883a 	mov	r17,r6
   11968:	3825883a 	mov	r18,r7
   1196c:	0401ffc4 	movi	r16,2047
   11970:	003e7e06 	br	1136c <__alt_data_end+0xf001136c>
   11974:	3809883a 	mov	r4,r7
   11978:	0011883a 	mov	r8,zero
   1197c:	0005883a 	mov	r2,zero
   11980:	003ee306 	br	11510 <__alt_data_end+0xf0011510>
   11984:	1c62b03a 	or	r17,r3,r17
   11988:	8822c03a 	cmpne	r17,r17,zero
   1198c:	0005883a 	mov	r2,zero
   11990:	003f8906 	br	117b8 <__alt_data_end+0xf00117b8>
   11994:	3809883a 	mov	r4,r7
   11998:	4821883a 	mov	r16,r9
   1199c:	0011883a 	mov	r8,zero
   119a0:	0005883a 	mov	r2,zero
   119a4:	003eda06 	br	11510 <__alt_data_end+0xf0011510>
   119a8:	0101ffc4 	movi	r4,2047
   119ac:	49003b26 	beq	r9,r4,11a9c <__subdf3+0x7b4>
   119b0:	0085c83a 	sub	r2,zero,r2
   119b4:	18c02034 	orhi	r3,r3,128
   119b8:	01000e04 	movi	r4,56
   119bc:	20806e16 	blt	r4,r2,11b78 <__subdf3+0x890>
   119c0:	010007c4 	movi	r4,31
   119c4:	20807716 	blt	r4,r2,11ba4 <__subdf3+0x8bc>
   119c8:	01000804 	movi	r4,32
   119cc:	2089c83a 	sub	r4,r4,r2
   119d0:	1914983a 	sll	r10,r3,r4
   119d4:	8890d83a 	srl	r8,r17,r2
   119d8:	8908983a 	sll	r4,r17,r4
   119dc:	1884d83a 	srl	r2,r3,r2
   119e0:	5222b03a 	or	r17,r10,r8
   119e4:	2006c03a 	cmpne	r3,r4,zero
   119e8:	88e2b03a 	or	r17,r17,r3
   119ec:	89a3883a 	add	r17,r17,r6
   119f0:	1145883a 	add	r2,r2,r5
   119f4:	898d803a 	cmpltu	r6,r17,r6
   119f8:	3087883a 	add	r3,r6,r2
   119fc:	4821883a 	mov	r16,r9
   11a00:	003ed906 	br	11568 <__alt_data_end+0xf0011568>
   11a04:	2984b03a 	or	r2,r5,r6
   11a08:	10004226 	beq	r2,zero,11b14 <__subdf3+0x82c>
   11a0c:	1808d0fa 	srli	r4,r3,3
   11a10:	8822d0fa 	srli	r17,r17,3
   11a14:	1806977a 	slli	r3,r3,29
   11a18:	2080022c 	andhi	r2,r4,8
   11a1c:	1c62b03a 	or	r17,r3,r17
   11a20:	10000826 	beq	r2,zero,11a44 <__subdf3+0x75c>
   11a24:	2812d0fa 	srli	r9,r5,3
   11a28:	4880022c 	andhi	r2,r9,8
   11a2c:	1000051e 	bne	r2,zero,11a44 <__subdf3+0x75c>
   11a30:	300cd0fa 	srli	r6,r6,3
   11a34:	2804977a 	slli	r2,r5,29
   11a38:	4809883a 	mov	r4,r9
   11a3c:	3825883a 	mov	r18,r7
   11a40:	11a2b03a 	or	r17,r2,r6
   11a44:	8806d77a 	srli	r3,r17,29
   11a48:	200890fa 	slli	r4,r4,3
   11a4c:	882290fa 	slli	r17,r17,3
   11a50:	0401ffc4 	movi	r16,2047
   11a54:	1906b03a 	or	r3,r3,r4
   11a58:	003e4406 	br	1136c <__alt_data_end+0xf001136c>
   11a5c:	2984b03a 	or	r2,r5,r6
   11a60:	103e4226 	beq	r2,zero,1136c <__alt_data_end+0xf001136c>
   11a64:	8989c83a 	sub	r4,r17,r6
   11a68:	8911803a 	cmpltu	r8,r17,r4
   11a6c:	1945c83a 	sub	r2,r3,r5
   11a70:	1205c83a 	sub	r2,r2,r8
   11a74:	1200202c 	andhi	r8,r2,128
   11a78:	403e9a26 	beq	r8,zero,114e4 <__alt_data_end+0xf00114e4>
   11a7c:	3463c83a 	sub	r17,r6,r17
   11a80:	28c5c83a 	sub	r2,r5,r3
   11a84:	344d803a 	cmpltu	r6,r6,r17
   11a88:	1187c83a 	sub	r3,r2,r6
   11a8c:	3825883a 	mov	r18,r7
   11a90:	003e3606 	br	1136c <__alt_data_end+0xf001136c>
   11a94:	0101ffc4 	movi	r4,2047
   11a98:	493fc71e 	bne	r9,r4,119b8 <__alt_data_end+0xf00119b8>
   11a9c:	2807883a 	mov	r3,r5
   11aa0:	3023883a 	mov	r17,r6
   11aa4:	4821883a 	mov	r16,r9
   11aa8:	003e3006 	br	1136c <__alt_data_end+0xf001136c>
   11aac:	10003626 	beq	r2,zero,11b88 <__subdf3+0x8a0>
   11ab0:	2984b03a 	or	r2,r5,r6
   11ab4:	10001726 	beq	r2,zero,11b14 <__subdf3+0x82c>
   11ab8:	1808d0fa 	srli	r4,r3,3
   11abc:	8822d0fa 	srli	r17,r17,3
   11ac0:	1806977a 	slli	r3,r3,29
   11ac4:	2080022c 	andhi	r2,r4,8
   11ac8:	1c62b03a 	or	r17,r3,r17
   11acc:	10000726 	beq	r2,zero,11aec <__subdf3+0x804>
   11ad0:	2812d0fa 	srli	r9,r5,3
   11ad4:	4880022c 	andhi	r2,r9,8
   11ad8:	1000041e 	bne	r2,zero,11aec <__subdf3+0x804>
   11adc:	300cd0fa 	srli	r6,r6,3
   11ae0:	2804977a 	slli	r2,r5,29
   11ae4:	4809883a 	mov	r4,r9
   11ae8:	11a2b03a 	or	r17,r2,r6
   11aec:	8806d77a 	srli	r3,r17,29
   11af0:	200890fa 	slli	r4,r4,3
   11af4:	882290fa 	slli	r17,r17,3
   11af8:	3825883a 	mov	r18,r7
   11afc:	1906b03a 	or	r3,r3,r4
   11b00:	0401ffc4 	movi	r16,2047
   11b04:	003e1906 	br	1136c <__alt_data_end+0xf001136c>
   11b08:	000b883a 	mov	r5,zero
   11b0c:	0005883a 	mov	r2,zero
   11b10:	003e2e06 	br	113cc <__alt_data_end+0xf00113cc>
   11b14:	0401ffc4 	movi	r16,2047
   11b18:	003e1406 	br	1136c <__alt_data_end+0xf001136c>
   11b1c:	0005883a 	mov	r2,zero
   11b20:	003f7506 	br	118f8 <__alt_data_end+0xf00118f8>
   11b24:	0005883a 	mov	r2,zero
   11b28:	0009883a 	mov	r4,zero
   11b2c:	003e7806 	br	11510 <__alt_data_end+0xf0011510>
   11b30:	123ff804 	addi	r8,r2,-32
   11b34:	01000804 	movi	r4,32
   11b38:	1a10d83a 	srl	r8,r3,r8
   11b3c:	11002526 	beq	r2,r4,11bd4 <__subdf3+0x8ec>
   11b40:	01001004 	movi	r4,64
   11b44:	2085c83a 	sub	r2,r4,r2
   11b48:	1884983a 	sll	r2,r3,r2
   11b4c:	1444b03a 	or	r2,r2,r17
   11b50:	1004c03a 	cmpne	r2,r2,zero
   11b54:	40a2b03a 	or	r17,r8,r2
   11b58:	0005883a 	mov	r2,zero
   11b5c:	003f1606 	br	117b8 <__alt_data_end+0xf00117b8>
   11b60:	02000434 	movhi	r8,16
   11b64:	0009883a 	mov	r4,zero
   11b68:	423fffc4 	addi	r8,r8,-1
   11b6c:	00bfffc4 	movi	r2,-1
   11b70:	0401ffc4 	movi	r16,2047
   11b74:	003e6606 	br	11510 <__alt_data_end+0xf0011510>
   11b78:	1c62b03a 	or	r17,r3,r17
   11b7c:	8822c03a 	cmpne	r17,r17,zero
   11b80:	0005883a 	mov	r2,zero
   11b84:	003f9906 	br	119ec <__alt_data_end+0xf00119ec>
   11b88:	2807883a 	mov	r3,r5
   11b8c:	3023883a 	mov	r17,r6
   11b90:	0401ffc4 	movi	r16,2047
   11b94:	003df506 	br	1136c <__alt_data_end+0xf001136c>
   11b98:	2807883a 	mov	r3,r5
   11b9c:	3023883a 	mov	r17,r6
   11ba0:	003df206 	br	1136c <__alt_data_end+0xf001136c>
   11ba4:	123ff804 	addi	r8,r2,-32
   11ba8:	01000804 	movi	r4,32
   11bac:	1a10d83a 	srl	r8,r3,r8
   11bb0:	11000a26 	beq	r2,r4,11bdc <__subdf3+0x8f4>
   11bb4:	01001004 	movi	r4,64
   11bb8:	2085c83a 	sub	r2,r4,r2
   11bbc:	1884983a 	sll	r2,r3,r2
   11bc0:	1444b03a 	or	r2,r2,r17
   11bc4:	1004c03a 	cmpne	r2,r2,zero
   11bc8:	40a2b03a 	or	r17,r8,r2
   11bcc:	0005883a 	mov	r2,zero
   11bd0:	003f8606 	br	119ec <__alt_data_end+0xf00119ec>
   11bd4:	0005883a 	mov	r2,zero
   11bd8:	003fdc06 	br	11b4c <__alt_data_end+0xf0011b4c>
   11bdc:	0005883a 	mov	r2,zero
   11be0:	003ff706 	br	11bc0 <__alt_data_end+0xf0011bc0>

00011be4 <__fixdfsi>:
   11be4:	280cd53a 	srli	r6,r5,20
   11be8:	00c00434 	movhi	r3,16
   11bec:	18ffffc4 	addi	r3,r3,-1
   11bf0:	3181ffcc 	andi	r6,r6,2047
   11bf4:	01c0ff84 	movi	r7,1022
   11bf8:	28c6703a 	and	r3,r5,r3
   11bfc:	280ad7fa 	srli	r5,r5,31
   11c00:	3980120e 	bge	r7,r6,11c4c <__fixdfsi+0x68>
   11c04:	00810744 	movi	r2,1053
   11c08:	11800c16 	blt	r2,r6,11c3c <__fixdfsi+0x58>
   11c0c:	00810cc4 	movi	r2,1075
   11c10:	1185c83a 	sub	r2,r2,r6
   11c14:	01c007c4 	movi	r7,31
   11c18:	18c00434 	orhi	r3,r3,16
   11c1c:	38800d16 	blt	r7,r2,11c54 <__fixdfsi+0x70>
   11c20:	31befb44 	addi	r6,r6,-1043
   11c24:	2084d83a 	srl	r2,r4,r2
   11c28:	1986983a 	sll	r3,r3,r6
   11c2c:	1884b03a 	or	r2,r3,r2
   11c30:	28000726 	beq	r5,zero,11c50 <__fixdfsi+0x6c>
   11c34:	0085c83a 	sub	r2,zero,r2
   11c38:	f800283a 	ret
   11c3c:	00a00034 	movhi	r2,32768
   11c40:	10bfffc4 	addi	r2,r2,-1
   11c44:	2885883a 	add	r2,r5,r2
   11c48:	f800283a 	ret
   11c4c:	0005883a 	mov	r2,zero
   11c50:	f800283a 	ret
   11c54:	008104c4 	movi	r2,1043
   11c58:	1185c83a 	sub	r2,r2,r6
   11c5c:	1884d83a 	srl	r2,r3,r2
   11c60:	003ff306 	br	11c30 <__alt_data_end+0xf0011c30>

00011c64 <__floatsidf>:
   11c64:	defffd04 	addi	sp,sp,-12
   11c68:	dfc00215 	stw	ra,8(sp)
   11c6c:	dc400115 	stw	r17,4(sp)
   11c70:	dc000015 	stw	r16,0(sp)
   11c74:	20002b26 	beq	r4,zero,11d24 <__floatsidf+0xc0>
   11c78:	2023883a 	mov	r17,r4
   11c7c:	2020d7fa 	srli	r16,r4,31
   11c80:	20002d16 	blt	r4,zero,11d38 <__floatsidf+0xd4>
   11c84:	8809883a 	mov	r4,r17
   11c88:	0005d340 	call	5d34 <__clzsi2>
   11c8c:	01410784 	movi	r5,1054
   11c90:	288bc83a 	sub	r5,r5,r2
   11c94:	01010cc4 	movi	r4,1075
   11c98:	2149c83a 	sub	r4,r4,r5
   11c9c:	00c007c4 	movi	r3,31
   11ca0:	1900160e 	bge	r3,r4,11cfc <__floatsidf+0x98>
   11ca4:	00c104c4 	movi	r3,1043
   11ca8:	1947c83a 	sub	r3,r3,r5
   11cac:	88c6983a 	sll	r3,r17,r3
   11cb0:	00800434 	movhi	r2,16
   11cb4:	10bfffc4 	addi	r2,r2,-1
   11cb8:	1886703a 	and	r3,r3,r2
   11cbc:	2941ffcc 	andi	r5,r5,2047
   11cc0:	800d883a 	mov	r6,r16
   11cc4:	0005883a 	mov	r2,zero
   11cc8:	280a953a 	slli	r5,r5,20
   11ccc:	31803fcc 	andi	r6,r6,255
   11cd0:	01000434 	movhi	r4,16
   11cd4:	300c97fa 	slli	r6,r6,31
   11cd8:	213fffc4 	addi	r4,r4,-1
   11cdc:	1906703a 	and	r3,r3,r4
   11ce0:	1946b03a 	or	r3,r3,r5
   11ce4:	1986b03a 	or	r3,r3,r6
   11ce8:	dfc00217 	ldw	ra,8(sp)
   11cec:	dc400117 	ldw	r17,4(sp)
   11cf0:	dc000017 	ldw	r16,0(sp)
   11cf4:	dec00304 	addi	sp,sp,12
   11cf8:	f800283a 	ret
   11cfc:	00c002c4 	movi	r3,11
   11d00:	1887c83a 	sub	r3,r3,r2
   11d04:	88c6d83a 	srl	r3,r17,r3
   11d08:	8904983a 	sll	r2,r17,r4
   11d0c:	01000434 	movhi	r4,16
   11d10:	213fffc4 	addi	r4,r4,-1
   11d14:	2941ffcc 	andi	r5,r5,2047
   11d18:	1906703a 	and	r3,r3,r4
   11d1c:	800d883a 	mov	r6,r16
   11d20:	003fe906 	br	11cc8 <__alt_data_end+0xf0011cc8>
   11d24:	000d883a 	mov	r6,zero
   11d28:	000b883a 	mov	r5,zero
   11d2c:	0007883a 	mov	r3,zero
   11d30:	0005883a 	mov	r2,zero
   11d34:	003fe406 	br	11cc8 <__alt_data_end+0xf0011cc8>
   11d38:	0123c83a 	sub	r17,zero,r4
   11d3c:	003fd106 	br	11c84 <__alt_data_end+0xf0011c84>

00011d40 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   11d40:	defffe04 	addi	sp,sp,-8
   11d44:	dfc00115 	stw	ra,4(sp)
   11d48:	df000015 	stw	fp,0(sp)
   11d4c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   11d50:	d0a00f17 	ldw	r2,-32708(gp)
   11d54:	10000326 	beq	r2,zero,11d64 <alt_get_errno+0x24>
   11d58:	d0a00f17 	ldw	r2,-32708(gp)
   11d5c:	103ee83a 	callr	r2
   11d60:	00000106 	br	11d68 <alt_get_errno+0x28>
   11d64:	d0a03a04 	addi	r2,gp,-32536
}
   11d68:	e037883a 	mov	sp,fp
   11d6c:	dfc00117 	ldw	ra,4(sp)
   11d70:	df000017 	ldw	fp,0(sp)
   11d74:	dec00204 	addi	sp,sp,8
   11d78:	f800283a 	ret

00011d7c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   11d7c:	defffb04 	addi	sp,sp,-20
   11d80:	dfc00415 	stw	ra,16(sp)
   11d84:	df000315 	stw	fp,12(sp)
   11d88:	df000304 	addi	fp,sp,12
   11d8c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   11d90:	e0bfff17 	ldw	r2,-4(fp)
   11d94:	10000616 	blt	r2,zero,11db0 <close+0x34>
   11d98:	e0bfff17 	ldw	r2,-4(fp)
   11d9c:	10c00324 	muli	r3,r2,12
   11da0:	00820034 	movhi	r2,2048
   11da4:	1083f104 	addi	r2,r2,4036
   11da8:	1885883a 	add	r2,r3,r2
   11dac:	00000106 	br	11db4 <close+0x38>
   11db0:	0005883a 	mov	r2,zero
   11db4:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   11db8:	e0bffd17 	ldw	r2,-12(fp)
   11dbc:	10001926 	beq	r2,zero,11e24 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   11dc0:	e0bffd17 	ldw	r2,-12(fp)
   11dc4:	10800017 	ldw	r2,0(r2)
   11dc8:	10800417 	ldw	r2,16(r2)
   11dcc:	10000626 	beq	r2,zero,11de8 <close+0x6c>
   11dd0:	e0bffd17 	ldw	r2,-12(fp)
   11dd4:	10800017 	ldw	r2,0(r2)
   11dd8:	10800417 	ldw	r2,16(r2)
   11ddc:	e13ffd17 	ldw	r4,-12(fp)
   11de0:	103ee83a 	callr	r2
   11de4:	00000106 	br	11dec <close+0x70>
   11de8:	0005883a 	mov	r2,zero
   11dec:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   11df0:	e13fff17 	ldw	r4,-4(fp)
   11df4:	00123500 	call	12350 <alt_release_fd>
    if (rval < 0)
   11df8:	e0bffe17 	ldw	r2,-8(fp)
   11dfc:	1000070e 	bge	r2,zero,11e1c <close+0xa0>
    {
      ALT_ERRNO = -rval;
   11e00:	0011d400 	call	11d40 <alt_get_errno>
   11e04:	1007883a 	mov	r3,r2
   11e08:	e0bffe17 	ldw	r2,-8(fp)
   11e0c:	0085c83a 	sub	r2,zero,r2
   11e10:	18800015 	stw	r2,0(r3)
      return -1;
   11e14:	00bfffc4 	movi	r2,-1
   11e18:	00000706 	br	11e38 <close+0xbc>
    }
    return 0;
   11e1c:	0005883a 	mov	r2,zero
   11e20:	00000506 	br	11e38 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   11e24:	0011d400 	call	11d40 <alt_get_errno>
   11e28:	1007883a 	mov	r3,r2
   11e2c:	00801444 	movi	r2,81
   11e30:	18800015 	stw	r2,0(r3)
    return -1;
   11e34:	00bfffc4 	movi	r2,-1
  }
}
   11e38:	e037883a 	mov	sp,fp
   11e3c:	dfc00117 	ldw	ra,4(sp)
   11e40:	df000017 	ldw	fp,0(sp)
   11e44:	dec00204 	addi	sp,sp,8
   11e48:	f800283a 	ret

00011e4c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   11e4c:	defffc04 	addi	sp,sp,-16
   11e50:	df000315 	stw	fp,12(sp)
   11e54:	df000304 	addi	fp,sp,12
   11e58:	e13ffd15 	stw	r4,-12(fp)
   11e5c:	e17ffe15 	stw	r5,-8(fp)
   11e60:	e1bfff15 	stw	r6,-4(fp)
  return len;
   11e64:	e0bfff17 	ldw	r2,-4(fp)
}
   11e68:	e037883a 	mov	sp,fp
   11e6c:	df000017 	ldw	fp,0(sp)
   11e70:	dec00104 	addi	sp,sp,4
   11e74:	f800283a 	ret

00011e78 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   11e78:	defffe04 	addi	sp,sp,-8
   11e7c:	dfc00115 	stw	ra,4(sp)
   11e80:	df000015 	stw	fp,0(sp)
   11e84:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   11e88:	d0a00f17 	ldw	r2,-32708(gp)
   11e8c:	10000326 	beq	r2,zero,11e9c <alt_get_errno+0x24>
   11e90:	d0a00f17 	ldw	r2,-32708(gp)
   11e94:	103ee83a 	callr	r2
   11e98:	00000106 	br	11ea0 <alt_get_errno+0x28>
   11e9c:	d0a03a04 	addi	r2,gp,-32536
}
   11ea0:	e037883a 	mov	sp,fp
   11ea4:	dfc00117 	ldw	ra,4(sp)
   11ea8:	df000017 	ldw	fp,0(sp)
   11eac:	dec00204 	addi	sp,sp,8
   11eb0:	f800283a 	ret

00011eb4 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   11eb4:	defffb04 	addi	sp,sp,-20
   11eb8:	dfc00415 	stw	ra,16(sp)
   11ebc:	df000315 	stw	fp,12(sp)
   11ec0:	df000304 	addi	fp,sp,12
   11ec4:	e13ffe15 	stw	r4,-8(fp)
   11ec8:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   11ecc:	e0bffe17 	ldw	r2,-8(fp)
   11ed0:	10000616 	blt	r2,zero,11eec <fstat+0x38>
   11ed4:	e0bffe17 	ldw	r2,-8(fp)
   11ed8:	10c00324 	muli	r3,r2,12
   11edc:	00820034 	movhi	r2,2048
   11ee0:	1083f104 	addi	r2,r2,4036
   11ee4:	1885883a 	add	r2,r3,r2
   11ee8:	00000106 	br	11ef0 <fstat+0x3c>
   11eec:	0005883a 	mov	r2,zero
   11ef0:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   11ef4:	e0bffd17 	ldw	r2,-12(fp)
   11ef8:	10001026 	beq	r2,zero,11f3c <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   11efc:	e0bffd17 	ldw	r2,-12(fp)
   11f00:	10800017 	ldw	r2,0(r2)
   11f04:	10800817 	ldw	r2,32(r2)
   11f08:	10000726 	beq	r2,zero,11f28 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   11f0c:	e0bffd17 	ldw	r2,-12(fp)
   11f10:	10800017 	ldw	r2,0(r2)
   11f14:	10800817 	ldw	r2,32(r2)
   11f18:	e17fff17 	ldw	r5,-4(fp)
   11f1c:	e13ffd17 	ldw	r4,-12(fp)
   11f20:	103ee83a 	callr	r2
   11f24:	00000a06 	br	11f50 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   11f28:	e0bfff17 	ldw	r2,-4(fp)
   11f2c:	00c80004 	movi	r3,8192
   11f30:	10c00115 	stw	r3,4(r2)
      return 0;
   11f34:	0005883a 	mov	r2,zero
   11f38:	00000506 	br	11f50 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   11f3c:	0011e780 	call	11e78 <alt_get_errno>
   11f40:	1007883a 	mov	r3,r2
   11f44:	00801444 	movi	r2,81
   11f48:	18800015 	stw	r2,0(r3)
    return -1;
   11f4c:	00bfffc4 	movi	r2,-1
  }
}
   11f50:	e037883a 	mov	sp,fp
   11f54:	dfc00117 	ldw	ra,4(sp)
   11f58:	df000017 	ldw	fp,0(sp)
   11f5c:	dec00204 	addi	sp,sp,8
   11f60:	f800283a 	ret

00011f64 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   11f64:	defffe04 	addi	sp,sp,-8
   11f68:	dfc00115 	stw	ra,4(sp)
   11f6c:	df000015 	stw	fp,0(sp)
   11f70:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   11f74:	d0a00f17 	ldw	r2,-32708(gp)
   11f78:	10000326 	beq	r2,zero,11f88 <alt_get_errno+0x24>
   11f7c:	d0a00f17 	ldw	r2,-32708(gp)
   11f80:	103ee83a 	callr	r2
   11f84:	00000106 	br	11f8c <alt_get_errno+0x28>
   11f88:	d0a03a04 	addi	r2,gp,-32536
}
   11f8c:	e037883a 	mov	sp,fp
   11f90:	dfc00117 	ldw	ra,4(sp)
   11f94:	df000017 	ldw	fp,0(sp)
   11f98:	dec00204 	addi	sp,sp,8
   11f9c:	f800283a 	ret

00011fa0 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   11fa0:	deffed04 	addi	sp,sp,-76
   11fa4:	dfc01215 	stw	ra,72(sp)
   11fa8:	df001115 	stw	fp,68(sp)
   11fac:	df001104 	addi	fp,sp,68
   11fb0:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   11fb4:	e0bfff17 	ldw	r2,-4(fp)
   11fb8:	10000616 	blt	r2,zero,11fd4 <isatty+0x34>
   11fbc:	e0bfff17 	ldw	r2,-4(fp)
   11fc0:	10c00324 	muli	r3,r2,12
   11fc4:	00820034 	movhi	r2,2048
   11fc8:	1083f104 	addi	r2,r2,4036
   11fcc:	1885883a 	add	r2,r3,r2
   11fd0:	00000106 	br	11fd8 <isatty+0x38>
   11fd4:	0005883a 	mov	r2,zero
   11fd8:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   11fdc:	e0bfef17 	ldw	r2,-68(fp)
   11fe0:	10000e26 	beq	r2,zero,1201c <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   11fe4:	e0bfef17 	ldw	r2,-68(fp)
   11fe8:	10800017 	ldw	r2,0(r2)
   11fec:	10800817 	ldw	r2,32(r2)
   11ff0:	1000021e 	bne	r2,zero,11ffc <isatty+0x5c>
    {
      return 1;
   11ff4:	00800044 	movi	r2,1
   11ff8:	00000d06 	br	12030 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   11ffc:	e0bff004 	addi	r2,fp,-64
   12000:	100b883a 	mov	r5,r2
   12004:	e13fff17 	ldw	r4,-4(fp)
   12008:	0011eb40 	call	11eb4 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   1200c:	e0bff117 	ldw	r2,-60(fp)
   12010:	10880020 	cmpeqi	r2,r2,8192
   12014:	10803fcc 	andi	r2,r2,255
   12018:	00000506 	br	12030 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   1201c:	0011f640 	call	11f64 <alt_get_errno>
   12020:	1007883a 	mov	r3,r2
   12024:	00801444 	movi	r2,81
   12028:	18800015 	stw	r2,0(r3)
    return 0;
   1202c:	0005883a 	mov	r2,zero
  }
}
   12030:	e037883a 	mov	sp,fp
   12034:	dfc00117 	ldw	ra,4(sp)
   12038:	df000017 	ldw	fp,0(sp)
   1203c:	dec00204 	addi	sp,sp,8
   12040:	f800283a 	ret

00012044 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12044:	defffe04 	addi	sp,sp,-8
   12048:	dfc00115 	stw	ra,4(sp)
   1204c:	df000015 	stw	fp,0(sp)
   12050:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12054:	d0a00f17 	ldw	r2,-32708(gp)
   12058:	10000326 	beq	r2,zero,12068 <alt_get_errno+0x24>
   1205c:	d0a00f17 	ldw	r2,-32708(gp)
   12060:	103ee83a 	callr	r2
   12064:	00000106 	br	1206c <alt_get_errno+0x28>
   12068:	d0a03a04 	addi	r2,gp,-32536
}
   1206c:	e037883a 	mov	sp,fp
   12070:	dfc00117 	ldw	ra,4(sp)
   12074:	df000017 	ldw	fp,0(sp)
   12078:	dec00204 	addi	sp,sp,8
   1207c:	f800283a 	ret

00012080 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   12080:	defff904 	addi	sp,sp,-28
   12084:	dfc00615 	stw	ra,24(sp)
   12088:	df000515 	stw	fp,20(sp)
   1208c:	df000504 	addi	fp,sp,20
   12090:	e13ffd15 	stw	r4,-12(fp)
   12094:	e17ffe15 	stw	r5,-8(fp)
   12098:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   1209c:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   120a0:	e0bffd17 	ldw	r2,-12(fp)
   120a4:	10000616 	blt	r2,zero,120c0 <lseek+0x40>
   120a8:	e0bffd17 	ldw	r2,-12(fp)
   120ac:	10c00324 	muli	r3,r2,12
   120b0:	00820034 	movhi	r2,2048
   120b4:	1083f104 	addi	r2,r2,4036
   120b8:	1885883a 	add	r2,r3,r2
   120bc:	00000106 	br	120c4 <lseek+0x44>
   120c0:	0005883a 	mov	r2,zero
   120c4:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   120c8:	e0bffc17 	ldw	r2,-16(fp)
   120cc:	10001026 	beq	r2,zero,12110 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   120d0:	e0bffc17 	ldw	r2,-16(fp)
   120d4:	10800017 	ldw	r2,0(r2)
   120d8:	10800717 	ldw	r2,28(r2)
   120dc:	10000926 	beq	r2,zero,12104 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   120e0:	e0bffc17 	ldw	r2,-16(fp)
   120e4:	10800017 	ldw	r2,0(r2)
   120e8:	10800717 	ldw	r2,28(r2)
   120ec:	e1bfff17 	ldw	r6,-4(fp)
   120f0:	e17ffe17 	ldw	r5,-8(fp)
   120f4:	e13ffc17 	ldw	r4,-16(fp)
   120f8:	103ee83a 	callr	r2
   120fc:	e0bffb15 	stw	r2,-20(fp)
   12100:	00000506 	br	12118 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   12104:	00bfde84 	movi	r2,-134
   12108:	e0bffb15 	stw	r2,-20(fp)
   1210c:	00000206 	br	12118 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   12110:	00bfebc4 	movi	r2,-81
   12114:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   12118:	e0bffb17 	ldw	r2,-20(fp)
   1211c:	1000070e 	bge	r2,zero,1213c <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   12120:	00120440 	call	12044 <alt_get_errno>
   12124:	1007883a 	mov	r3,r2
   12128:	e0bffb17 	ldw	r2,-20(fp)
   1212c:	0085c83a 	sub	r2,zero,r2
   12130:	18800015 	stw	r2,0(r3)
    rc = -1;
   12134:	00bfffc4 	movi	r2,-1
   12138:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   1213c:	e0bffb17 	ldw	r2,-20(fp)
}
   12140:	e037883a 	mov	sp,fp
   12144:	dfc00117 	ldw	ra,4(sp)
   12148:	df000017 	ldw	fp,0(sp)
   1214c:	dec00204 	addi	sp,sp,8
   12150:	f800283a 	ret

00012154 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   12154:	defffd04 	addi	sp,sp,-12
   12158:	dfc00215 	stw	ra,8(sp)
   1215c:	df000115 	stw	fp,4(sp)
   12160:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   12164:	0009883a 	mov	r4,zero
   12168:	00125cc0 	call	125cc <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   1216c:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   12170:	00126040 	call	12604 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   12174:	01820034 	movhi	r6,2048
   12178:	3180e704 	addi	r6,r6,924
   1217c:	01420034 	movhi	r5,2048
   12180:	2940e704 	addi	r5,r5,924
   12184:	01020034 	movhi	r4,2048
   12188:	2100e704 	addi	r4,r4,924
   1218c:	00178180 	call	17818 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   12190:	00175480 	call	17548 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   12194:	01000074 	movhi	r4,1
   12198:	211d6a04 	addi	r4,r4,30120
   1219c:	00188700 	call	18870 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   121a0:	d0a03c17 	ldw	r2,-32528(gp)
   121a4:	d0e03d17 	ldw	r3,-32524(gp)
   121a8:	d1203e17 	ldw	r4,-32520(gp)
   121ac:	200d883a 	mov	r6,r4
   121b0:	180b883a 	mov	r5,r3
   121b4:	1009883a 	mov	r4,r2
   121b8:	00052740 	call	5274 <main>
   121bc:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   121c0:	01000044 	movi	r4,1
   121c4:	0011d7c0 	call	11d7c <close>
  exit (result);
   121c8:	e13fff17 	ldw	r4,-4(fp)
   121cc:	00188840 	call	18884 <exit>

000121d0 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   121d0:	defffe04 	addi	sp,sp,-8
   121d4:	df000115 	stw	fp,4(sp)
   121d8:	df000104 	addi	fp,sp,4
   121dc:	e13fff15 	stw	r4,-4(fp)
}
   121e0:	0001883a 	nop
   121e4:	e037883a 	mov	sp,fp
   121e8:	df000017 	ldw	fp,0(sp)
   121ec:	dec00104 	addi	sp,sp,4
   121f0:	f800283a 	ret

000121f4 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   121f4:	defffe04 	addi	sp,sp,-8
   121f8:	df000115 	stw	fp,4(sp)
   121fc:	df000104 	addi	fp,sp,4
   12200:	e13fff15 	stw	r4,-4(fp)
}
   12204:	0001883a 	nop
   12208:	e037883a 	mov	sp,fp
   1220c:	df000017 	ldw	fp,0(sp)
   12210:	dec00104 	addi	sp,sp,4
   12214:	f800283a 	ret

00012218 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12218:	defffe04 	addi	sp,sp,-8
   1221c:	dfc00115 	stw	ra,4(sp)
   12220:	df000015 	stw	fp,0(sp)
   12224:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12228:	d0a00f17 	ldw	r2,-32708(gp)
   1222c:	10000326 	beq	r2,zero,1223c <alt_get_errno+0x24>
   12230:	d0a00f17 	ldw	r2,-32708(gp)
   12234:	103ee83a 	callr	r2
   12238:	00000106 	br	12240 <alt_get_errno+0x28>
   1223c:	d0a03a04 	addi	r2,gp,-32536
}
   12240:	e037883a 	mov	sp,fp
   12244:	dfc00117 	ldw	ra,4(sp)
   12248:	df000017 	ldw	fp,0(sp)
   1224c:	dec00204 	addi	sp,sp,8
   12250:	f800283a 	ret

00012254 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   12254:	defff904 	addi	sp,sp,-28
   12258:	dfc00615 	stw	ra,24(sp)
   1225c:	df000515 	stw	fp,20(sp)
   12260:	df000504 	addi	fp,sp,20
   12264:	e13ffd15 	stw	r4,-12(fp)
   12268:	e17ffe15 	stw	r5,-8(fp)
   1226c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12270:	e0bffd17 	ldw	r2,-12(fp)
   12274:	10000616 	blt	r2,zero,12290 <read+0x3c>
   12278:	e0bffd17 	ldw	r2,-12(fp)
   1227c:	10c00324 	muli	r3,r2,12
   12280:	00820034 	movhi	r2,2048
   12284:	1083f104 	addi	r2,r2,4036
   12288:	1885883a 	add	r2,r3,r2
   1228c:	00000106 	br	12294 <read+0x40>
   12290:	0005883a 	mov	r2,zero
   12294:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   12298:	e0bffb17 	ldw	r2,-20(fp)
   1229c:	10002226 	beq	r2,zero,12328 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   122a0:	e0bffb17 	ldw	r2,-20(fp)
   122a4:	10800217 	ldw	r2,8(r2)
   122a8:	108000cc 	andi	r2,r2,3
   122ac:	10800060 	cmpeqi	r2,r2,1
   122b0:	1000181e 	bne	r2,zero,12314 <read+0xc0>
        (fd->dev->read))
   122b4:	e0bffb17 	ldw	r2,-20(fp)
   122b8:	10800017 	ldw	r2,0(r2)
   122bc:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   122c0:	10001426 	beq	r2,zero,12314 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   122c4:	e0bffb17 	ldw	r2,-20(fp)
   122c8:	10800017 	ldw	r2,0(r2)
   122cc:	10800517 	ldw	r2,20(r2)
   122d0:	e0ffff17 	ldw	r3,-4(fp)
   122d4:	180d883a 	mov	r6,r3
   122d8:	e17ffe17 	ldw	r5,-8(fp)
   122dc:	e13ffb17 	ldw	r4,-20(fp)
   122e0:	103ee83a 	callr	r2
   122e4:	e0bffc15 	stw	r2,-16(fp)
   122e8:	e0bffc17 	ldw	r2,-16(fp)
   122ec:	1000070e 	bge	r2,zero,1230c <read+0xb8>
        {
          ALT_ERRNO = -rval;
   122f0:	00122180 	call	12218 <alt_get_errno>
   122f4:	1007883a 	mov	r3,r2
   122f8:	e0bffc17 	ldw	r2,-16(fp)
   122fc:	0085c83a 	sub	r2,zero,r2
   12300:	18800015 	stw	r2,0(r3)
          return -1;
   12304:	00bfffc4 	movi	r2,-1
   12308:	00000c06 	br	1233c <read+0xe8>
        }
        return rval;
   1230c:	e0bffc17 	ldw	r2,-16(fp)
   12310:	00000a06 	br	1233c <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   12314:	00122180 	call	12218 <alt_get_errno>
   12318:	1007883a 	mov	r3,r2
   1231c:	00800344 	movi	r2,13
   12320:	18800015 	stw	r2,0(r3)
   12324:	00000406 	br	12338 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   12328:	00122180 	call	12218 <alt_get_errno>
   1232c:	1007883a 	mov	r3,r2
   12330:	00801444 	movi	r2,81
   12334:	18800015 	stw	r2,0(r3)
  }
  return -1;
   12338:	00bfffc4 	movi	r2,-1
}
   1233c:	e037883a 	mov	sp,fp
   12340:	dfc00117 	ldw	ra,4(sp)
   12344:	df000017 	ldw	fp,0(sp)
   12348:	dec00204 	addi	sp,sp,8
   1234c:	f800283a 	ret

00012350 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   12350:	defffe04 	addi	sp,sp,-8
   12354:	df000115 	stw	fp,4(sp)
   12358:	df000104 	addi	fp,sp,4
   1235c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   12360:	e0bfff17 	ldw	r2,-4(fp)
   12364:	108000d0 	cmplti	r2,r2,3
   12368:	10000d1e 	bne	r2,zero,123a0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   1236c:	00820034 	movhi	r2,2048
   12370:	1083f104 	addi	r2,r2,4036
   12374:	e0ffff17 	ldw	r3,-4(fp)
   12378:	18c00324 	muli	r3,r3,12
   1237c:	10c5883a 	add	r2,r2,r3
   12380:	10800204 	addi	r2,r2,8
   12384:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   12388:	00820034 	movhi	r2,2048
   1238c:	1083f104 	addi	r2,r2,4036
   12390:	e0ffff17 	ldw	r3,-4(fp)
   12394:	18c00324 	muli	r3,r3,12
   12398:	10c5883a 	add	r2,r2,r3
   1239c:	10000015 	stw	zero,0(r2)
  }
}
   123a0:	0001883a 	nop
   123a4:	e037883a 	mov	sp,fp
   123a8:	df000017 	ldw	fp,0(sp)
   123ac:	dec00104 	addi	sp,sp,4
   123b0:	f800283a 	ret

000123b4 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   123b4:	defff904 	addi	sp,sp,-28
   123b8:	df000615 	stw	fp,24(sp)
   123bc:	df000604 	addi	fp,sp,24
   123c0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   123c4:	0005303a 	rdctl	r2,status
   123c8:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   123cc:	e0fffe17 	ldw	r3,-8(fp)
   123d0:	00bfff84 	movi	r2,-2
   123d4:	1884703a 	and	r2,r3,r2
   123d8:	1001703a 	wrctl	status,r2
  
  return context;
   123dc:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   123e0:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   123e4:	d0a01117 	ldw	r2,-32700(gp)
   123e8:	10c000c4 	addi	r3,r2,3
   123ec:	00bfff04 	movi	r2,-4
   123f0:	1884703a 	and	r2,r3,r2
   123f4:	d0a01115 	stw	r2,-32700(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   123f8:	d0e01117 	ldw	r3,-32700(gp)
   123fc:	e0bfff17 	ldw	r2,-4(fp)
   12400:	1887883a 	add	r3,r3,r2
   12404:	00840034 	movhi	r2,4096
   12408:	10800004 	addi	r2,r2,0
   1240c:	10c0062e 	bgeu	r2,r3,12428 <sbrk+0x74>
   12410:	e0bffb17 	ldw	r2,-20(fp)
   12414:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   12418:	e0bffa17 	ldw	r2,-24(fp)
   1241c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   12420:	00bfffc4 	movi	r2,-1
   12424:	00000b06 	br	12454 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   12428:	d0a01117 	ldw	r2,-32700(gp)
   1242c:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   12430:	d0e01117 	ldw	r3,-32700(gp)
   12434:	e0bfff17 	ldw	r2,-4(fp)
   12438:	1885883a 	add	r2,r3,r2
   1243c:	d0a01115 	stw	r2,-32700(gp)
   12440:	e0bffb17 	ldw	r2,-20(fp)
   12444:	e0bffc15 	stw	r2,-16(fp)
   12448:	e0bffc17 	ldw	r2,-16(fp)
   1244c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   12450:	e0bffd17 	ldw	r2,-12(fp)
} 
   12454:	e037883a 	mov	sp,fp
   12458:	df000017 	ldw	fp,0(sp)
   1245c:	dec00104 	addi	sp,sp,4
   12460:	f800283a 	ret

00012464 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12464:	defffe04 	addi	sp,sp,-8
   12468:	dfc00115 	stw	ra,4(sp)
   1246c:	df000015 	stw	fp,0(sp)
   12470:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12474:	d0a00f17 	ldw	r2,-32708(gp)
   12478:	10000326 	beq	r2,zero,12488 <alt_get_errno+0x24>
   1247c:	d0a00f17 	ldw	r2,-32708(gp)
   12480:	103ee83a 	callr	r2
   12484:	00000106 	br	1248c <alt_get_errno+0x28>
   12488:	d0a03a04 	addi	r2,gp,-32536
}
   1248c:	e037883a 	mov	sp,fp
   12490:	dfc00117 	ldw	ra,4(sp)
   12494:	df000017 	ldw	fp,0(sp)
   12498:	dec00204 	addi	sp,sp,8
   1249c:	f800283a 	ret

000124a0 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   124a0:	defff904 	addi	sp,sp,-28
   124a4:	dfc00615 	stw	ra,24(sp)
   124a8:	df000515 	stw	fp,20(sp)
   124ac:	df000504 	addi	fp,sp,20
   124b0:	e13ffd15 	stw	r4,-12(fp)
   124b4:	e17ffe15 	stw	r5,-8(fp)
   124b8:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   124bc:	e0bffd17 	ldw	r2,-12(fp)
   124c0:	10000616 	blt	r2,zero,124dc <write+0x3c>
   124c4:	e0bffd17 	ldw	r2,-12(fp)
   124c8:	10c00324 	muli	r3,r2,12
   124cc:	00820034 	movhi	r2,2048
   124d0:	1083f104 	addi	r2,r2,4036
   124d4:	1885883a 	add	r2,r3,r2
   124d8:	00000106 	br	124e0 <write+0x40>
   124dc:	0005883a 	mov	r2,zero
   124e0:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   124e4:	e0bffb17 	ldw	r2,-20(fp)
   124e8:	10002126 	beq	r2,zero,12570 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   124ec:	e0bffb17 	ldw	r2,-20(fp)
   124f0:	10800217 	ldw	r2,8(r2)
   124f4:	108000cc 	andi	r2,r2,3
   124f8:	10001826 	beq	r2,zero,1255c <write+0xbc>
   124fc:	e0bffb17 	ldw	r2,-20(fp)
   12500:	10800017 	ldw	r2,0(r2)
   12504:	10800617 	ldw	r2,24(r2)
   12508:	10001426 	beq	r2,zero,1255c <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   1250c:	e0bffb17 	ldw	r2,-20(fp)
   12510:	10800017 	ldw	r2,0(r2)
   12514:	10800617 	ldw	r2,24(r2)
   12518:	e0ffff17 	ldw	r3,-4(fp)
   1251c:	180d883a 	mov	r6,r3
   12520:	e17ffe17 	ldw	r5,-8(fp)
   12524:	e13ffb17 	ldw	r4,-20(fp)
   12528:	103ee83a 	callr	r2
   1252c:	e0bffc15 	stw	r2,-16(fp)
   12530:	e0bffc17 	ldw	r2,-16(fp)
   12534:	1000070e 	bge	r2,zero,12554 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   12538:	00124640 	call	12464 <alt_get_errno>
   1253c:	1007883a 	mov	r3,r2
   12540:	e0bffc17 	ldw	r2,-16(fp)
   12544:	0085c83a 	sub	r2,zero,r2
   12548:	18800015 	stw	r2,0(r3)
        return -1;
   1254c:	00bfffc4 	movi	r2,-1
   12550:	00000c06 	br	12584 <write+0xe4>
      }
      return rval;
   12554:	e0bffc17 	ldw	r2,-16(fp)
   12558:	00000a06 	br	12584 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   1255c:	00124640 	call	12464 <alt_get_errno>
   12560:	1007883a 	mov	r3,r2
   12564:	00800344 	movi	r2,13
   12568:	18800015 	stw	r2,0(r3)
   1256c:	00000406 	br	12580 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   12570:	00124640 	call	12464 <alt_get_errno>
   12574:	1007883a 	mov	r3,r2
   12578:	00801444 	movi	r2,81
   1257c:	18800015 	stw	r2,0(r3)
  }
  return -1;
   12580:	00bfffc4 	movi	r2,-1
}
   12584:	e037883a 	mov	sp,fp
   12588:	dfc00117 	ldw	ra,4(sp)
   1258c:	df000017 	ldw	fp,0(sp)
   12590:	dec00204 	addi	sp,sp,8
   12594:	f800283a 	ret

00012598 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   12598:	defffd04 	addi	sp,sp,-12
   1259c:	dfc00215 	stw	ra,8(sp)
   125a0:	df000115 	stw	fp,4(sp)
   125a4:	df000104 	addi	fp,sp,4
   125a8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   125ac:	d1600c04 	addi	r5,gp,-32720
   125b0:	e13fff17 	ldw	r4,-4(fp)
   125b4:	00174a40 	call	174a4 <alt_dev_llist_insert>
}
   125b8:	e037883a 	mov	sp,fp
   125bc:	dfc00117 	ldw	ra,4(sp)
   125c0:	df000017 	ldw	fp,0(sp)
   125c4:	dec00204 	addi	sp,sp,8
   125c8:	f800283a 	ret

000125cc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   125cc:	defffd04 	addi	sp,sp,-12
   125d0:	dfc00215 	stw	ra,8(sp)
   125d4:	df000115 	stw	fp,4(sp)
   125d8:	df000104 	addi	fp,sp,4
   125dc:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   125e0:	0017cbc0 	call	17cbc <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   125e4:	00800044 	movi	r2,1
   125e8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   125ec:	0001883a 	nop
   125f0:	e037883a 	mov	sp,fp
   125f4:	dfc00117 	ldw	ra,4(sp)
   125f8:	df000017 	ldw	fp,0(sp)
   125fc:	dec00204 	addi	sp,sp,8
   12600:	f800283a 	ret

00012604 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   12604:	defffd04 	addi	sp,sp,-12
   12608:	dfc00215 	stw	ra,8(sp)
   1260c:	df000115 	stw	fp,4(sp)
   12610:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   12614:	01c0fa04 	movi	r7,1000
   12618:	000d883a 	mov	r6,zero
   1261c:	000b883a 	mov	r5,zero
   12620:	01000134 	movhi	r4,4
   12624:	210c1004 	addi	r4,r4,12352
   12628:	0015fec0 	call	15fec <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   1262c:	01020034 	movhi	r4,2048
   12630:	21045104 	addi	r4,r4,4420
   12634:	001298c0 	call	1298c <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   12638:	01800144 	movi	r6,5
   1263c:	000b883a 	mov	r5,zero
   12640:	01020034 	movhi	r4,2048
   12644:	21049204 	addi	r4,r4,4680
   12648:	001479c0 	call	1479c <altera_avalon_jtag_uart_init>
   1264c:	01020034 	movhi	r4,2048
   12650:	21048804 	addi	r4,r4,4640
   12654:	00125980 	call	12598 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   12658:	01020034 	movhi	r4,2048
   1265c:	2108aa04 	addi	r4,r4,8872
   12660:	0015de00 	call	15de0 <altera_avalon_lcd_16207_init>
   12664:	01020034 	movhi	r4,2048
   12668:	2108a004 	addi	r4,r4,8832
   1266c:	00125980 	call	12598 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   12670:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   12674:	018000c4 	movi	r6,3
   12678:	000b883a 	mov	r5,zero
   1267c:	01020034 	movhi	r4,2048
   12680:	2108f204 	addi	r4,r4,9160
   12684:	00161700 	call	16170 <altera_avalon_uart_init>
   12688:	01020034 	movhi	r4,2048
   1268c:	2108e804 	addi	r4,r4,9120
   12690:	00125980 	call	12598 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   12694:	01020034 	movhi	r4,2048
   12698:	21091904 	addi	r4,r4,9316
   1269c:	0016a5c0 	call	16a5c <alt_up_ps2_init>
   126a0:	01020034 	movhi	r4,2048
   126a4:	21091904 	addi	r4,r4,9316
   126a8:	00125980 	call	12598 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   126ac:	00820034 	movhi	r2,2048
   126b0:	10892704 	addi	r2,r2,9372
   126b4:	10800a17 	ldw	r2,40(r2)
   126b8:	10800104 	addi	r2,r2,4
   126bc:	10800017 	ldw	r2,0(r2)
   126c0:	10ffffcc 	andi	r3,r2,65535
   126c4:	00820034 	movhi	r2,2048
   126c8:	10892704 	addi	r2,r2,9372
   126cc:	10c00c15 	stw	r3,48(r2)
   126d0:	00820034 	movhi	r2,2048
   126d4:	10892704 	addi	r2,r2,9372
   126d8:	10800a17 	ldw	r2,40(r2)
   126dc:	10800104 	addi	r2,r2,4
   126e0:	10800017 	ldw	r2,0(r2)
   126e4:	1006d43a 	srli	r3,r2,16
   126e8:	00820034 	movhi	r2,2048
   126ec:	10892704 	addi	r2,r2,9372
   126f0:	10c00d15 	stw	r3,52(r2)
   126f4:	00820034 	movhi	r2,2048
   126f8:	10892704 	addi	r2,r2,9372
   126fc:	10800c17 	ldw	r2,48(r2)
   12700:	10801068 	cmpgeui	r2,r2,65
   12704:	1000081e 	bne	r2,zero,12728 <alt_sys_init+0x124>
   12708:	00820034 	movhi	r2,2048
   1270c:	10892704 	addi	r2,r2,9372
   12710:	00c00fc4 	movi	r3,63
   12714:	10c00f15 	stw	r3,60(r2)
   12718:	00820034 	movhi	r2,2048
   1271c:	10892704 	addi	r2,r2,9372
   12720:	00c00184 	movi	r3,6
   12724:	10c01015 	stw	r3,64(r2)
   12728:	00820034 	movhi	r2,2048
   1272c:	10892704 	addi	r2,r2,9372
   12730:	10800d17 	ldw	r2,52(r2)
   12734:	10800868 	cmpgeui	r2,r2,33
   12738:	1000041e 	bne	r2,zero,1274c <alt_sys_init+0x148>
   1273c:	00820034 	movhi	r2,2048
   12740:	10892704 	addi	r2,r2,9372
   12744:	00c007c4 	movi	r3,31
   12748:	10c01115 	stw	r3,68(r2)
   1274c:	01020034 	movhi	r4,2048
   12750:	21092704 	addi	r4,r4,9372
   12754:	0016fe40 	call	16fe4 <alt_up_char_buffer_init>
   12758:	01020034 	movhi	r4,2048
   1275c:	21092704 	addi	r4,r4,9372
   12760:	00125980 	call	12598 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   12764:	00820034 	movhi	r2,2048
   12768:	10893904 	addi	r2,r2,9444
   1276c:	10800a17 	ldw	r2,40(r2)
   12770:	10800017 	ldw	r2,0(r2)
   12774:	1007883a 	mov	r3,r2
   12778:	00820034 	movhi	r2,2048
   1277c:	10893904 	addi	r2,r2,9444
   12780:	10c00b15 	stw	r3,44(r2)
   12784:	00820034 	movhi	r2,2048
   12788:	10893904 	addi	r2,r2,9444
   1278c:	10800a17 	ldw	r2,40(r2)
   12790:	10800104 	addi	r2,r2,4
   12794:	10800017 	ldw	r2,0(r2)
   12798:	1007883a 	mov	r3,r2
   1279c:	00820034 	movhi	r2,2048
   127a0:	10893904 	addi	r2,r2,9444
   127a4:	10c00c15 	stw	r3,48(r2)
   127a8:	00820034 	movhi	r2,2048
   127ac:	10893904 	addi	r2,r2,9444
   127b0:	10800a17 	ldw	r2,40(r2)
   127b4:	10800204 	addi	r2,r2,8
   127b8:	10800017 	ldw	r2,0(r2)
   127bc:	10ffffcc 	andi	r3,r2,65535
   127c0:	00820034 	movhi	r2,2048
   127c4:	10893904 	addi	r2,r2,9444
   127c8:	10c00f15 	stw	r3,60(r2)
   127cc:	00820034 	movhi	r2,2048
   127d0:	10893904 	addi	r2,r2,9444
   127d4:	10800a17 	ldw	r2,40(r2)
   127d8:	10800204 	addi	r2,r2,8
   127dc:	10800017 	ldw	r2,0(r2)
   127e0:	1006d43a 	srli	r3,r2,16
   127e4:	00820034 	movhi	r2,2048
   127e8:	10893904 	addi	r2,r2,9444
   127ec:	10c01015 	stw	r3,64(r2)
   127f0:	00820034 	movhi	r2,2048
   127f4:	10893904 	addi	r2,r2,9444
   127f8:	10800a17 	ldw	r2,40(r2)
   127fc:	10800304 	addi	r2,r2,12
   12800:	10800017 	ldw	r2,0(r2)
   12804:	1005d07a 	srai	r2,r2,1
   12808:	10c0004c 	andi	r3,r2,1
   1280c:	00820034 	movhi	r2,2048
   12810:	10893904 	addi	r2,r2,9444
   12814:	10c00d15 	stw	r3,52(r2)
   12818:	00820034 	movhi	r2,2048
   1281c:	10893904 	addi	r2,r2,9444
   12820:	10800a17 	ldw	r2,40(r2)
   12824:	10800304 	addi	r2,r2,12
   12828:	10800017 	ldw	r2,0(r2)
   1282c:	1005d13a 	srai	r2,r2,4
   12830:	10c003cc 	andi	r3,r2,15
   12834:	00820034 	movhi	r2,2048
   12838:	10893904 	addi	r2,r2,9444
   1283c:	10c00e15 	stw	r3,56(r2)
   12840:	00820034 	movhi	r2,2048
   12844:	10893904 	addi	r2,r2,9444
   12848:	10800a17 	ldw	r2,40(r2)
   1284c:	10800304 	addi	r2,r2,12
   12850:	10800017 	ldw	r2,0(r2)
   12854:	1005d43a 	srai	r2,r2,16
   12858:	e0bfff05 	stb	r2,-4(fp)
   1285c:	00820034 	movhi	r2,2048
   12860:	10893904 	addi	r2,r2,9444
   12864:	10800a17 	ldw	r2,40(r2)
   12868:	10800304 	addi	r2,r2,12
   1286c:	10800017 	ldw	r2,0(r2)
   12870:	1004d63a 	srli	r2,r2,24
   12874:	e0bfff45 	stb	r2,-3(fp)
   12878:	00820034 	movhi	r2,2048
   1287c:	10893904 	addi	r2,r2,9444
   12880:	10800e17 	ldw	r2,56(r2)
   12884:	10800058 	cmpnei	r2,r2,1
   12888:	1000041e 	bne	r2,zero,1289c <alt_sys_init+0x298>
   1288c:	00820034 	movhi	r2,2048
   12890:	10893904 	addi	r2,r2,9444
   12894:	10001115 	stw	zero,68(r2)
   12898:	00000e06 	br	128d4 <alt_sys_init+0x2d0>
   1289c:	00820034 	movhi	r2,2048
   128a0:	10893904 	addi	r2,r2,9444
   128a4:	10800e17 	ldw	r2,56(r2)
   128a8:	10800098 	cmpnei	r2,r2,2
   128ac:	1000051e 	bne	r2,zero,128c4 <alt_sys_init+0x2c0>
   128b0:	00820034 	movhi	r2,2048
   128b4:	10893904 	addi	r2,r2,9444
   128b8:	00c00044 	movi	r3,1
   128bc:	10c01115 	stw	r3,68(r2)
   128c0:	00000406 	br	128d4 <alt_sys_init+0x2d0>
   128c4:	00820034 	movhi	r2,2048
   128c8:	10893904 	addi	r2,r2,9444
   128cc:	00c00084 	movi	r3,2
   128d0:	10c01115 	stw	r3,68(r2)
   128d4:	e0bfff03 	ldbu	r2,-4(fp)
   128d8:	00c00804 	movi	r3,32
   128dc:	1885c83a 	sub	r2,r3,r2
   128e0:	00ffffc4 	movi	r3,-1
   128e4:	1886d83a 	srl	r3,r3,r2
   128e8:	00820034 	movhi	r2,2048
   128ec:	10893904 	addi	r2,r2,9444
   128f0:	10c01215 	stw	r3,72(r2)
   128f4:	e0ffff03 	ldbu	r3,-4(fp)
   128f8:	00820034 	movhi	r2,2048
   128fc:	10893904 	addi	r2,r2,9444
   12900:	10801117 	ldw	r2,68(r2)
   12904:	1887883a 	add	r3,r3,r2
   12908:	00820034 	movhi	r2,2048
   1290c:	10893904 	addi	r2,r2,9444
   12910:	10c01315 	stw	r3,76(r2)
   12914:	e0bfff43 	ldbu	r2,-3(fp)
   12918:	00c00804 	movi	r3,32
   1291c:	1885c83a 	sub	r2,r3,r2
   12920:	00ffffc4 	movi	r3,-1
   12924:	1886d83a 	srl	r3,r3,r2
   12928:	00820034 	movhi	r2,2048
   1292c:	10893904 	addi	r2,r2,9444
   12930:	10c01415 	stw	r3,80(r2)
   12934:	01020034 	movhi	r4,2048
   12938:	21093904 	addi	r4,r4,9444
   1293c:	00125980 	call	12598 <alt_dev_reg>
}
   12940:	0001883a 	nop
   12944:	e037883a 	mov	sp,fp
   12948:	dfc00117 	ldw	ra,4(sp)
   1294c:	df000017 	ldw	fp,0(sp)
   12950:	dec00204 	addi	sp,sp,8
   12954:	f800283a 	ret

00012958 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   12958:	defffd04 	addi	sp,sp,-12
   1295c:	dfc00215 	stw	ra,8(sp)
   12960:	df000115 	stw	fp,4(sp)
   12964:	df000104 	addi	fp,sp,4
   12968:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   1296c:	d1601304 	addi	r5,gp,-32692
   12970:	e13fff17 	ldw	r4,-4(fp)
   12974:	00174a40 	call	174a4 <alt_dev_llist_insert>
}
   12978:	e037883a 	mov	sp,fp
   1297c:	dfc00117 	ldw	ra,4(sp)
   12980:	df000017 	ldw	fp,0(sp)
   12984:	dec00204 	addi	sp,sp,8
   12988:	f800283a 	ret

0001298c <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   1298c:	defffc04 	addi	sp,sp,-16
   12990:	dfc00315 	stw	ra,12(sp)
   12994:	df000215 	stw	fp,8(sp)
   12998:	df000204 	addi	fp,sp,8
   1299c:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   129a0:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   129a4:	e13fff17 	ldw	r4,-4(fp)
   129a8:	0013df00 	call	13df0 <alt_read_cfi_width>
   129ac:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   129b0:	e0bffe17 	ldw	r2,-8(fp)
   129b4:	1000031e 	bne	r2,zero,129c4 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   129b8:	e13fff17 	ldw	r4,-4(fp)
   129bc:	00135480 	call	13548 <alt_set_flash_width_func>
   129c0:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   129c4:	e0bffe17 	ldw	r2,-8(fp)
   129c8:	1000031e 	bne	r2,zero,129d8 <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   129cc:	e13fff17 	ldw	r4,-4(fp)
   129d0:	00138280 	call	13828 <alt_read_cfi_table>
   129d4:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   129d8:	e0bffe17 	ldw	r2,-8(fp)
   129dc:	1000031e 	bne	r2,zero,129ec <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   129e0:	e13fff17 	ldw	r4,-4(fp)
   129e4:	001370c0 	call	1370c <alt_set_flash_algorithm_func>
   129e8:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   129ec:	e0bffe17 	ldw	r2,-8(fp)
   129f0:	1000041e 	bne	r2,zero,12a04 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   129f4:	e0bfff17 	ldw	r2,-4(fp)
   129f8:	1009883a 	mov	r4,r2
   129fc:	00129580 	call	12958 <alt_flash_device_register>
   12a00:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   12a04:	e0bffe17 	ldw	r2,-8(fp)
}
   12a08:	e037883a 	mov	sp,fp
   12a0c:	dfc00117 	ldw	ra,4(sp)
   12a10:	df000017 	ldw	fp,0(sp)
   12a14:	dec00204 	addi	sp,sp,8
   12a18:	f800283a 	ret

00012a1c <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   12a1c:	defff104 	addi	sp,sp,-60
   12a20:	dfc00e15 	stw	ra,56(sp)
   12a24:	df000d15 	stw	fp,52(sp)
   12a28:	df000d04 	addi	fp,sp,52
   12a2c:	e13ffc15 	stw	r4,-16(fp)
   12a30:	e17ffd15 	stw	r5,-12(fp)
   12a34:	e1bffe15 	stw	r6,-8(fp)
   12a38:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   12a3c:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   12a40:	e0bfff17 	ldw	r2,-4(fp)
   12a44:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   12a48:	e0bffd17 	ldw	r2,-12(fp)
   12a4c:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   12a50:	e0bffc17 	ldw	r2,-16(fp)
   12a54:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   12a58:	e03ff515 	stw	zero,-44(fp)
   12a5c:	00008706 	br	12c7c <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   12a60:	e0fffa17 	ldw	r3,-24(fp)
   12a64:	e0bff517 	ldw	r2,-44(fp)
   12a68:	1004913a 	slli	r2,r2,4
   12a6c:	1885883a 	add	r2,r3,r2
   12a70:	10800d04 	addi	r2,r2,52
   12a74:	10800017 	ldw	r2,0(r2)
   12a78:	e0fffd17 	ldw	r3,-12(fp)
   12a7c:	18807c16 	blt	r3,r2,12c70 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   12a80:	e0fffa17 	ldw	r3,-24(fp)
   12a84:	e0bff517 	ldw	r2,-44(fp)
   12a88:	1004913a 	slli	r2,r2,4
   12a8c:	1885883a 	add	r2,r3,r2
   12a90:	10800d04 	addi	r2,r2,52
   12a94:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   12a98:	e13ffa17 	ldw	r4,-24(fp)
   12a9c:	e0bff517 	ldw	r2,-44(fp)
   12aa0:	1004913a 	slli	r2,r2,4
   12aa4:	2085883a 	add	r2,r4,r2
   12aa8:	10800e04 	addi	r2,r2,56
   12aac:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   12ab0:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   12ab4:	e0fffd17 	ldw	r3,-12(fp)
   12ab8:	18806d0e 	bge	r3,r2,12c70 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   12abc:	e0fffa17 	ldw	r3,-24(fp)
   12ac0:	e0bff517 	ldw	r2,-44(fp)
   12ac4:	1004913a 	slli	r2,r2,4
   12ac8:	1885883a 	add	r2,r3,r2
   12acc:	10800d04 	addi	r2,r2,52
   12ad0:	10800017 	ldw	r2,0(r2)
   12ad4:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   12ad8:	e03ff615 	stw	zero,-40(fp)
   12adc:	00005c06 	br	12c50 <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   12ae0:	e0fffd17 	ldw	r3,-12(fp)
   12ae4:	e0bff717 	ldw	r2,-36(fp)
   12ae8:	18804d16 	blt	r3,r2,12c20 <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   12aec:	e0fffa17 	ldw	r3,-24(fp)
   12af0:	e0bff517 	ldw	r2,-44(fp)
   12af4:	10800104 	addi	r2,r2,4
   12af8:	1004913a 	slli	r2,r2,4
   12afc:	1885883a 	add	r2,r3,r2
   12b00:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   12b04:	e0bff717 	ldw	r2,-36(fp)
   12b08:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   12b0c:	e0fffd17 	ldw	r3,-12(fp)
   12b10:	1880430e 	bge	r3,r2,12c20 <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   12b14:	e0fffa17 	ldw	r3,-24(fp)
   12b18:	e0bff517 	ldw	r2,-44(fp)
   12b1c:	10800104 	addi	r2,r2,4
   12b20:	1004913a 	slli	r2,r2,4
   12b24:	1885883a 	add	r2,r3,r2
   12b28:	10c00017 	ldw	r3,0(r2)
   12b2c:	e0bff717 	ldw	r2,-36(fp)
   12b30:	1887883a 	add	r3,r3,r2
   12b34:	e0bffd17 	ldw	r2,-12(fp)
   12b38:	1885c83a 	sub	r2,r3,r2
   12b3c:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   12b40:	e0fffb17 	ldw	r3,-20(fp)
   12b44:	e0bfff17 	ldw	r2,-4(fp)
   12b48:	1880010e 	bge	r3,r2,12b50 <alt_flash_cfi_write+0x134>
   12b4c:	1805883a 	mov	r2,r3
   12b50:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   12b54:	e0bffa17 	ldw	r2,-24(fp)
   12b58:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   12b5c:	e0bffd17 	ldw	r2,-12(fp)
   12b60:	1885883a 	add	r2,r3,r2
   12b64:	e0fffb17 	ldw	r3,-20(fp)
   12b68:	180d883a 	mov	r6,r3
   12b6c:	100b883a 	mov	r5,r2
   12b70:	e13ffe17 	ldw	r4,-8(fp)
   12b74:	0005f4c0 	call	5f4c <memcmp>
   12b78:	10001326 	beq	r2,zero,12bc8 <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   12b7c:	e0bffa17 	ldw	r2,-24(fp)
   12b80:	10800817 	ldw	r2,32(r2)
   12b84:	e0fffa17 	ldw	r3,-24(fp)
   12b88:	e17ff717 	ldw	r5,-36(fp)
   12b8c:	1809883a 	mov	r4,r3
   12b90:	103ee83a 	callr	r2
   12b94:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   12b98:	e0bff417 	ldw	r2,-48(fp)
   12b9c:	10000a1e 	bne	r2,zero,12bc8 <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   12ba0:	e0bffa17 	ldw	r2,-24(fp)
   12ba4:	10800917 	ldw	r2,36(r2)
   12ba8:	e13ffa17 	ldw	r4,-24(fp)
   12bac:	e0fffb17 	ldw	r3,-20(fp)
   12bb0:	d8c00015 	stw	r3,0(sp)
   12bb4:	e1fffe17 	ldw	r7,-8(fp)
   12bb8:	e1bffd17 	ldw	r6,-12(fp)
   12bbc:	e17ff717 	ldw	r5,-36(fp)
   12bc0:	103ee83a 	callr	r2
   12bc4:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   12bc8:	e0ffff17 	ldw	r3,-4(fp)
   12bcc:	e0bffb17 	ldw	r2,-20(fp)
   12bd0:	18802e26 	beq	r3,r2,12c8c <alt_flash_cfi_write+0x270>
   12bd4:	e0bff417 	ldw	r2,-48(fp)
   12bd8:	10002c1e 	bne	r2,zero,12c8c <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   12bdc:	e0ffff17 	ldw	r3,-4(fp)
   12be0:	e0bffb17 	ldw	r2,-20(fp)
   12be4:	1885c83a 	sub	r2,r3,r2
   12be8:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   12bec:	e0fffa17 	ldw	r3,-24(fp)
   12bf0:	e0bff517 	ldw	r2,-44(fp)
   12bf4:	10800104 	addi	r2,r2,4
   12bf8:	1004913a 	slli	r2,r2,4
   12bfc:	1885883a 	add	r2,r3,r2
   12c00:	10c00017 	ldw	r3,0(r2)
   12c04:	e0bff717 	ldw	r2,-36(fp)
   12c08:	1885883a 	add	r2,r3,r2
   12c0c:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   12c10:	e0bffb17 	ldw	r2,-20(fp)
   12c14:	e0fffe17 	ldw	r3,-8(fp)
   12c18:	1885883a 	add	r2,r3,r2
   12c1c:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   12c20:	e0fffa17 	ldw	r3,-24(fp)
   12c24:	e0bff517 	ldw	r2,-44(fp)
   12c28:	10800104 	addi	r2,r2,4
   12c2c:	1004913a 	slli	r2,r2,4
   12c30:	1885883a 	add	r2,r3,r2
   12c34:	10800017 	ldw	r2,0(r2)
   12c38:	e0fff717 	ldw	r3,-36(fp)
   12c3c:	1885883a 	add	r2,r3,r2
   12c40:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   12c44:	e0bff617 	ldw	r2,-40(fp)
   12c48:	10800044 	addi	r2,r2,1
   12c4c:	e0bff615 	stw	r2,-40(fp)
   12c50:	e0fffa17 	ldw	r3,-24(fp)
   12c54:	e0bff517 	ldw	r2,-44(fp)
   12c58:	1004913a 	slli	r2,r2,4
   12c5c:	1885883a 	add	r2,r3,r2
   12c60:	10800f04 	addi	r2,r2,60
   12c64:	10800017 	ldw	r2,0(r2)
   12c68:	e0fff617 	ldw	r3,-40(fp)
   12c6c:	18bf9c16 	blt	r3,r2,12ae0 <__alt_data_end+0xf0012ae0>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   12c70:	e0bff517 	ldw	r2,-44(fp)
   12c74:	10800044 	addi	r2,r2,1
   12c78:	e0bff515 	stw	r2,-44(fp)
   12c7c:	e0bffa17 	ldw	r2,-24(fp)
   12c80:	10800c17 	ldw	r2,48(r2)
   12c84:	e0fff517 	ldw	r3,-44(fp)
   12c88:	18bf7516 	blt	r3,r2,12a60 <__alt_data_end+0xf0012a60>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   12c8c:	e0bffa17 	ldw	r2,-24(fp)
   12c90:	10c00a17 	ldw	r3,40(r2)
   12c94:	e0bff917 	ldw	r2,-28(fp)
   12c98:	1885883a 	add	r2,r3,r2
   12c9c:	e0fff817 	ldw	r3,-32(fp)
   12ca0:	180b883a 	mov	r5,r3
   12ca4:	1009883a 	mov	r4,r2
   12ca8:	00173f00 	call	173f0 <alt_dcache_flush>
  return ret_code;
   12cac:	e0bff417 	ldw	r2,-48(fp)
}
   12cb0:	e037883a 	mov	sp,fp
   12cb4:	dfc00117 	ldw	ra,4(sp)
   12cb8:	df000017 	ldw	fp,0(sp)
   12cbc:	dec00204 	addi	sp,sp,8
   12cc0:	f800283a 	ret

00012cc4 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   12cc4:	defffa04 	addi	sp,sp,-24
   12cc8:	df000515 	stw	fp,20(sp)
   12ccc:	df000504 	addi	fp,sp,20
   12cd0:	e13ffd15 	stw	r4,-12(fp)
   12cd4:	e17ffe15 	stw	r5,-8(fp)
   12cd8:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   12cdc:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   12ce0:	e0bffd17 	ldw	r2,-12(fp)
   12ce4:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   12ce8:	e0bffc17 	ldw	r2,-16(fp)
   12cec:	10c00c17 	ldw	r3,48(r2)
   12cf0:	e0bfff17 	ldw	r2,-4(fp)
   12cf4:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   12cf8:	e0bffc17 	ldw	r2,-16(fp)
   12cfc:	10800c17 	ldw	r2,48(r2)
   12d00:	1000031e 	bne	r2,zero,12d10 <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   12d04:	00bffec4 	movi	r2,-5
   12d08:	e0bffb15 	stw	r2,-20(fp)
   12d0c:	00000b06 	br	12d3c <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   12d10:	e0bffc17 	ldw	r2,-16(fp)
   12d14:	10800c17 	ldw	r2,48(r2)
   12d18:	10800250 	cmplti	r2,r2,9
   12d1c:	1000031e 	bne	r2,zero,12d2c <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   12d20:	00bffd04 	movi	r2,-12
   12d24:	e0bffb15 	stw	r2,-20(fp)
   12d28:	00000406 	br	12d3c <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   12d2c:	e0bffc17 	ldw	r2,-16(fp)
   12d30:	10c00d04 	addi	r3,r2,52
   12d34:	e0bffe17 	ldw	r2,-8(fp)
   12d38:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   12d3c:	e0bffb17 	ldw	r2,-20(fp)
}
   12d40:	e037883a 	mov	sp,fp
   12d44:	df000017 	ldw	fp,0(sp)
   12d48:	dec00104 	addi	sp,sp,4
   12d4c:	f800283a 	ret

00012d50 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   12d50:	defff904 	addi	sp,sp,-28
   12d54:	dfc00615 	stw	ra,24(sp)
   12d58:	df000515 	stw	fp,20(sp)
   12d5c:	df000504 	addi	fp,sp,20
   12d60:	e13ffc15 	stw	r4,-16(fp)
   12d64:	e17ffd15 	stw	r5,-12(fp)
   12d68:	e1bffe15 	stw	r6,-8(fp)
   12d6c:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   12d70:	e0bffc17 	ldw	r2,-16(fp)
   12d74:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   12d78:	e0bffb17 	ldw	r2,-20(fp)
   12d7c:	10c00a17 	ldw	r3,40(r2)
   12d80:	e0bffd17 	ldw	r2,-12(fp)
   12d84:	1885883a 	add	r2,r3,r2
   12d88:	e0ffff17 	ldw	r3,-4(fp)
   12d8c:	180d883a 	mov	r6,r3
   12d90:	100b883a 	mov	r5,r2
   12d94:	e13ffe17 	ldw	r4,-8(fp)
   12d98:	0005fc80 	call	5fc8 <memcpy>
  return 0;
   12d9c:	0005883a 	mov	r2,zero
}
   12da0:	e037883a 	mov	sp,fp
   12da4:	dfc00117 	ldw	ra,4(sp)
   12da8:	df000017 	ldw	fp,0(sp)
   12dac:	dec00204 	addi	sp,sp,8
   12db0:	f800283a 	ret

00012db4 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   12db4:	defffa04 	addi	sp,sp,-24
   12db8:	df000515 	stw	fp,20(sp)
   12dbc:	df000504 	addi	fp,sp,20
   12dc0:	e13ffd15 	stw	r4,-12(fp)
   12dc4:	e17ffe15 	stw	r5,-8(fp)
   12dc8:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   12dcc:	e0bffd17 	ldw	r2,-12(fp)
   12dd0:	10802f17 	ldw	r2,188(r2)
   12dd4:	10800058 	cmpnei	r2,r2,1
   12dd8:	1000091e 	bne	r2,zero,12e00 <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   12ddc:	e0bffd17 	ldw	r2,-12(fp)
   12de0:	10c00a17 	ldw	r3,40(r2)
   12de4:	e0bffe17 	ldw	r2,-8(fp)
   12de8:	1885883a 	add	r2,r3,r2
   12dec:	e0ffff17 	ldw	r3,-4(fp)
   12df0:	18c00003 	ldbu	r3,0(r3)
   12df4:	18c03fcc 	andi	r3,r3,255
   12df8:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   12dfc:	00003f06 	br	12efc <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   12e00:	e0bffd17 	ldw	r2,-12(fp)
   12e04:	10802f17 	ldw	r2,188(r2)
   12e08:	10800098 	cmpnei	r2,r2,2
   12e0c:	1000141e 	bne	r2,zero,12e60 <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   12e10:	e0bfff17 	ldw	r2,-4(fp)
   12e14:	10800003 	ldbu	r2,0(r2)
   12e18:	10803fcc 	andi	r2,r2,255
   12e1c:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   12e20:	e0bfff17 	ldw	r2,-4(fp)
   12e24:	10800044 	addi	r2,r2,1
   12e28:	10800003 	ldbu	r2,0(r2)
   12e2c:	10803fcc 	andi	r2,r2,255
   12e30:	1004923a 	slli	r2,r2,8
   12e34:	1007883a 	mov	r3,r2
   12e38:	e0bffb0b 	ldhu	r2,-20(fp)
   12e3c:	1884b03a 	or	r2,r3,r2
   12e40:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   12e44:	e0bffd17 	ldw	r2,-12(fp)
   12e48:	10c00a17 	ldw	r3,40(r2)
   12e4c:	e0bffe17 	ldw	r2,-8(fp)
   12e50:	1885883a 	add	r2,r3,r2
   12e54:	e0fffb0b 	ldhu	r3,-20(fp)
   12e58:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   12e5c:	00002706 	br	12efc <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   12e60:	e0bffd17 	ldw	r2,-12(fp)
   12e64:	10802f17 	ldw	r2,188(r2)
   12e68:	10800118 	cmpnei	r2,r2,4
   12e6c:	1000231e 	bne	r2,zero,12efc <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   12e70:	e0bfff17 	ldw	r2,-4(fp)
   12e74:	10800003 	ldbu	r2,0(r2)
   12e78:	10803fcc 	andi	r2,r2,255
   12e7c:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   12e80:	e0bfff17 	ldw	r2,-4(fp)
   12e84:	10800044 	addi	r2,r2,1
   12e88:	10800003 	ldbu	r2,0(r2)
   12e8c:	10803fcc 	andi	r2,r2,255
   12e90:	1004923a 	slli	r2,r2,8
   12e94:	e0fffc17 	ldw	r3,-16(fp)
   12e98:	1884b03a 	or	r2,r3,r2
   12e9c:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   12ea0:	e0bfff17 	ldw	r2,-4(fp)
   12ea4:	10800084 	addi	r2,r2,2
   12ea8:	10800003 	ldbu	r2,0(r2)
   12eac:	10803fcc 	andi	r2,r2,255
   12eb0:	1004943a 	slli	r2,r2,16
   12eb4:	e0fffc17 	ldw	r3,-16(fp)
   12eb8:	1884b03a 	or	r2,r3,r2
   12ebc:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   12ec0:	e0bfff17 	ldw	r2,-4(fp)
   12ec4:	108000c4 	addi	r2,r2,3
   12ec8:	10800003 	ldbu	r2,0(r2)
   12ecc:	10803fcc 	andi	r2,r2,255
   12ed0:	1004963a 	slli	r2,r2,24
   12ed4:	e0fffc17 	ldw	r3,-16(fp)
   12ed8:	1884b03a 	or	r2,r3,r2
   12edc:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   12ee0:	e0bffd17 	ldw	r2,-12(fp)
   12ee4:	10c00a17 	ldw	r3,40(r2)
   12ee8:	e0bffe17 	ldw	r2,-8(fp)
   12eec:	1885883a 	add	r2,r3,r2
   12ef0:	e0fffc17 	ldw	r3,-16(fp)
   12ef4:	10c00035 	stwio	r3,0(r2)
  }

  return;
   12ef8:	0001883a 	nop
   12efc:	0001883a 	nop
}
   12f00:	e037883a 	mov	sp,fp
   12f04:	df000017 	ldw	fp,0(sp)
   12f08:	dec00104 	addi	sp,sp,4
   12f0c:	f800283a 	ret

00012f10 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   12f10:	defff304 	addi	sp,sp,-52
   12f14:	dfc00c15 	stw	ra,48(sp)
   12f18:	df000b15 	stw	fp,44(sp)
   12f1c:	df000b04 	addi	fp,sp,44
   12f20:	e13ffc15 	stw	r4,-16(fp)
   12f24:	e17ffd15 	stw	r5,-12(fp)
   12f28:	e1bffe15 	stw	r6,-8(fp)
   12f2c:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   12f30:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   12f34:	e0bffc17 	ldw	r2,-16(fp)
   12f38:	10c00a17 	ldw	r3,40(r2)
   12f3c:	e0bffd17 	ldw	r2,-12(fp)
   12f40:	1885883a 	add	r2,r3,r2
   12f44:	1007883a 	mov	r3,r2
                      flash->mode_width);
   12f48:	e0bffc17 	ldw	r2,-16(fp)
   12f4c:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   12f50:	1889283a 	div	r4,r3,r2
   12f54:	2085383a 	mul	r2,r4,r2
   12f58:	1885c83a 	sub	r2,r3,r2
   12f5c:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   12f60:	e0bff817 	ldw	r2,-32(fp)
   12f64:	10003b26 	beq	r2,zero,13054 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   12f68:	e0bffc17 	ldw	r2,-16(fp)
   12f6c:	10c02f17 	ldw	r3,188(r2)
   12f70:	e0bff817 	ldw	r2,-32(fp)
   12f74:	1885c83a 	sub	r2,r3,r2
   12f78:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   12f7c:	e03ff615 	stw	zero,-40(fp)
   12f80:	00001206 	br	12fcc <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   12f84:	e0bffc17 	ldw	r2,-16(fp)
   12f88:	10800a17 	ldw	r2,40(r2)
   12f8c:	e13ffd17 	ldw	r4,-12(fp)
   12f90:	e0fff817 	ldw	r3,-32(fp)
   12f94:	20c9c83a 	sub	r4,r4,r3
   12f98:	e0fff617 	ldw	r3,-40(fp)
   12f9c:	20c7883a 	add	r3,r4,r3
   12fa0:	10c5883a 	add	r2,r2,r3
   12fa4:	10800023 	ldbuio	r2,0(r2)
   12fa8:	10803fcc 	andi	r2,r2,255
   12fac:	1009883a 	mov	r4,r2
   12fb0:	e0fffb04 	addi	r3,fp,-20
   12fb4:	e0bff617 	ldw	r2,-40(fp)
   12fb8:	1885883a 	add	r2,r3,r2
   12fbc:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   12fc0:	e0bff617 	ldw	r2,-40(fp)
   12fc4:	10800044 	addi	r2,r2,1
   12fc8:	e0bff615 	stw	r2,-40(fp)
   12fcc:	e0fff617 	ldw	r3,-40(fp)
   12fd0:	e0bff817 	ldw	r2,-32(fp)
   12fd4:	18bfeb16 	blt	r3,r2,12f84 <__alt_data_end+0xf0012f84>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   12fd8:	e03ff615 	stw	zero,-40(fp)
   12fdc:	00000d06 	br	13014 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   12fe0:	e0fff817 	ldw	r3,-32(fp)
   12fe4:	e0bff617 	ldw	r2,-40(fp)
   12fe8:	1885883a 	add	r2,r3,r2
   12fec:	e0fff617 	ldw	r3,-40(fp)
   12ff0:	e13ffe17 	ldw	r4,-8(fp)
   12ff4:	20c7883a 	add	r3,r4,r3
   12ff8:	18c00003 	ldbu	r3,0(r3)
   12ffc:	e13ffb04 	addi	r4,fp,-20
   13000:	2085883a 	add	r2,r4,r2
   13004:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   13008:	e0bff617 	ldw	r2,-40(fp)
   1300c:	10800044 	addi	r2,r2,1
   13010:	e0bff615 	stw	r2,-40(fp)
   13014:	e0fff617 	ldw	r3,-40(fp)
   13018:	e0bff917 	ldw	r2,-28(fp)
   1301c:	18bff016 	blt	r3,r2,12fe0 <__alt_data_end+0xf0012fe0>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   13020:	e0fffd17 	ldw	r3,-12(fp)
   13024:	e0bff817 	ldw	r2,-32(fp)
   13028:	1887c83a 	sub	r3,r3,r2
   1302c:	e13ffb04 	addi	r4,fp,-20
   13030:	e0800217 	ldw	r2,8(fp)
   13034:	200d883a 	mov	r6,r4
   13038:	180b883a 	mov	r5,r3
   1303c:	e13ffc17 	ldw	r4,-16(fp)
   13040:	103ee83a 	callr	r2
   13044:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   13048:	e0bff917 	ldw	r2,-28(fp)
   1304c:	e0bff615 	stw	r2,-40(fp)
   13050:	00000106 	br	13058 <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   13054:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   13058:	e0fffd17 	ldw	r3,-12(fp)
   1305c:	e0bfff17 	ldw	r2,-4(fp)
   13060:	1885883a 	add	r2,r3,r2
   13064:	e0fffc17 	ldw	r3,-16(fp)
   13068:	18c02f17 	ldw	r3,188(r3)
   1306c:	10c9283a 	div	r4,r2,r3
   13070:	20c7383a 	mul	r3,r4,r3
   13074:	10c5c83a 	sub	r2,r2,r3
   13078:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   1307c:	00001106 	br	130c4 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   13080:	e0fffd17 	ldw	r3,-12(fp)
   13084:	e0bff617 	ldw	r2,-40(fp)
   13088:	1889883a 	add	r4,r3,r2
   1308c:	e0bff617 	ldw	r2,-40(fp)
   13090:	e0fffe17 	ldw	r3,-8(fp)
   13094:	1887883a 	add	r3,r3,r2
   13098:	e0800217 	ldw	r2,8(fp)
   1309c:	180d883a 	mov	r6,r3
   130a0:	200b883a 	mov	r5,r4
   130a4:	e13ffc17 	ldw	r4,-16(fp)
   130a8:	103ee83a 	callr	r2
   130ac:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   130b0:	e0bffc17 	ldw	r2,-16(fp)
   130b4:	10802f17 	ldw	r2,188(r2)
   130b8:	e0fff617 	ldw	r3,-40(fp)
   130bc:	1885883a 	add	r2,r3,r2
   130c0:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   130c4:	e0bff517 	ldw	r2,-44(fp)
   130c8:	1000051e 	bne	r2,zero,130e0 <alt_flash_program_block+0x1d0>
   130cc:	e0ffff17 	ldw	r3,-4(fp)
   130d0:	e0bffa17 	ldw	r2,-24(fp)
   130d4:	1885c83a 	sub	r2,r3,r2
   130d8:	e0fff617 	ldw	r3,-40(fp)
   130dc:	18bfe816 	blt	r3,r2,13080 <__alt_data_end+0xf0013080>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   130e0:	e0bffa17 	ldw	r2,-24(fp)
   130e4:	10003c26 	beq	r2,zero,131d8 <alt_flash_program_block+0x2c8>
   130e8:	e0bff517 	ldw	r2,-44(fp)
   130ec:	10003a1e 	bne	r2,zero,131d8 <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   130f0:	e0bffc17 	ldw	r2,-16(fp)
   130f4:	10c02f17 	ldw	r3,188(r2)
   130f8:	e0bffa17 	ldw	r2,-24(fp)
   130fc:	1885c83a 	sub	r2,r3,r2
   13100:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   13104:	e03ff715 	stw	zero,-36(fp)
   13108:	00000d06 	br	13140 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   1310c:	e0fff617 	ldw	r3,-40(fp)
   13110:	e0bff717 	ldw	r2,-36(fp)
   13114:	1885883a 	add	r2,r3,r2
   13118:	e0fffe17 	ldw	r3,-8(fp)
   1311c:	1885883a 	add	r2,r3,r2
   13120:	10c00003 	ldbu	r3,0(r2)
   13124:	e13ffb04 	addi	r4,fp,-20
   13128:	e0bff717 	ldw	r2,-36(fp)
   1312c:	2085883a 	add	r2,r4,r2
   13130:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   13134:	e0bff717 	ldw	r2,-36(fp)
   13138:	10800044 	addi	r2,r2,1
   1313c:	e0bff715 	stw	r2,-36(fp)
   13140:	e0fff717 	ldw	r3,-36(fp)
   13144:	e0bffa17 	ldw	r2,-24(fp)
   13148:	18bff016 	blt	r3,r2,1310c <__alt_data_end+0xf001310c>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   1314c:	e03ff715 	stw	zero,-36(fp)
   13150:	00001406 	br	131a4 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   13154:	e0fffa17 	ldw	r3,-24(fp)
   13158:	e0bff717 	ldw	r2,-36(fp)
   1315c:	1885883a 	add	r2,r3,r2
   13160:	e0fffc17 	ldw	r3,-16(fp)
   13164:	18c00a17 	ldw	r3,40(r3)
   13168:	e17ffd17 	ldw	r5,-12(fp)
   1316c:	e13fff17 	ldw	r4,-4(fp)
   13170:	290b883a 	add	r5,r5,r4
   13174:	e13ff717 	ldw	r4,-36(fp)
   13178:	2909883a 	add	r4,r5,r4
   1317c:	1907883a 	add	r3,r3,r4
   13180:	18c00023 	ldbuio	r3,0(r3)
   13184:	18c03fcc 	andi	r3,r3,255
   13188:	1809883a 	mov	r4,r3
   1318c:	e0fffb04 	addi	r3,fp,-20
   13190:	1885883a 	add	r2,r3,r2
   13194:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   13198:	e0bff717 	ldw	r2,-36(fp)
   1319c:	10800044 	addi	r2,r2,1
   131a0:	e0bff715 	stw	r2,-36(fp)
   131a4:	e0fff717 	ldw	r3,-36(fp)
   131a8:	e0bff817 	ldw	r2,-32(fp)
   131ac:	18bfe916 	blt	r3,r2,13154 <__alt_data_end+0xf0013154>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   131b0:	e0fffd17 	ldw	r3,-12(fp)
   131b4:	e0bff617 	ldw	r2,-40(fp)
   131b8:	1887883a 	add	r3,r3,r2
   131bc:	e13ffb04 	addi	r4,fp,-20
   131c0:	e0800217 	ldw	r2,8(fp)
   131c4:	200d883a 	mov	r6,r4
   131c8:	180b883a 	mov	r5,r3
   131cc:	e13ffc17 	ldw	r4,-16(fp)
   131d0:	103ee83a 	callr	r2
   131d4:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   131d8:	e0bff517 	ldw	r2,-44(fp)
}
   131dc:	e037883a 	mov	sp,fp
   131e0:	dfc00117 	ldw	ra,4(sp)
   131e4:	df000017 	ldw	fp,0(sp)
   131e8:	dec00204 	addi	sp,sp,8
   131ec:	f800283a 	ret

000131f0 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   131f0:	defffd04 	addi	sp,sp,-12
   131f4:	df000215 	stw	fp,8(sp)
   131f8:	df000204 	addi	fp,sp,8
   131fc:	e13ffe15 	stw	r4,-8(fp)
   13200:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   13204:	e0bffe17 	ldw	r2,-8(fp)
   13208:	10c00a17 	ldw	r3,40(r2)
   1320c:	e0bfff17 	ldw	r2,-4(fp)
   13210:	1885883a 	add	r2,r3,r2
   13214:	10800023 	ldbuio	r2,0(r2)
   13218:	10803fcc 	andi	r2,r2,255
}
   1321c:	e037883a 	mov	sp,fp
   13220:	df000017 	ldw	fp,0(sp)
   13224:	dec00104 	addi	sp,sp,4
   13228:	f800283a 	ret

0001322c <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   1322c:	defffd04 	addi	sp,sp,-12
   13230:	df000215 	stw	fp,8(sp)
   13234:	df000204 	addi	fp,sp,8
   13238:	e13ffe15 	stw	r4,-8(fp)
   1323c:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   13240:	e0bffe17 	ldw	r2,-8(fp)
   13244:	10c00a17 	ldw	r3,40(r2)
   13248:	e0bfff17 	ldw	r2,-4(fp)
   1324c:	1085883a 	add	r2,r2,r2
   13250:	1885883a 	add	r2,r3,r2
   13254:	1080002b 	ldhuio	r2,0(r2)
   13258:	10bfffcc 	andi	r2,r2,65535
}
   1325c:	e037883a 	mov	sp,fp
   13260:	df000017 	ldw	fp,0(sp)
   13264:	dec00104 	addi	sp,sp,4
   13268:	f800283a 	ret

0001326c <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   1326c:	defffd04 	addi	sp,sp,-12
   13270:	df000215 	stw	fp,8(sp)
   13274:	df000204 	addi	fp,sp,8
   13278:	e13ffe15 	stw	r4,-8(fp)
   1327c:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   13280:	e0bffe17 	ldw	r2,-8(fp)
   13284:	10c00a17 	ldw	r3,40(r2)
   13288:	e0bfff17 	ldw	r2,-4(fp)
   1328c:	1085883a 	add	r2,r2,r2
   13290:	1085883a 	add	r2,r2,r2
   13294:	1885883a 	add	r2,r3,r2
   13298:	10800037 	ldwio	r2,0(r2)
}
   1329c:	e037883a 	mov	sp,fp
   132a0:	df000017 	ldw	fp,0(sp)
   132a4:	dec00104 	addi	sp,sp,4
   132a8:	f800283a 	ret

000132ac <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   132ac:	defffc04 	addi	sp,sp,-16
   132b0:	df000315 	stw	fp,12(sp)
   132b4:	df000304 	addi	fp,sp,12
   132b8:	e13ffd15 	stw	r4,-12(fp)
   132bc:	e17ffe15 	stw	r5,-8(fp)
   132c0:	3005883a 	mov	r2,r6
   132c4:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   132c8:	e0bffe17 	ldw	r2,-8(fp)
   132cc:	e0fffd17 	ldw	r3,-12(fp)
   132d0:	1885883a 	add	r2,r3,r2
   132d4:	e0ffff03 	ldbu	r3,-4(fp)
   132d8:	10c00025 	stbio	r3,0(r2)
  return;
   132dc:	0001883a 	nop
}
   132e0:	e037883a 	mov	sp,fp
   132e4:	df000017 	ldw	fp,0(sp)
   132e8:	dec00104 	addi	sp,sp,4
   132ec:	f800283a 	ret

000132f0 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   132f0:	defffc04 	addi	sp,sp,-16
   132f4:	df000315 	stw	fp,12(sp)
   132f8:	df000304 	addi	fp,sp,12
   132fc:	e13ffd15 	stw	r4,-12(fp)
   13300:	e17ffe15 	stw	r5,-8(fp)
   13304:	3005883a 	mov	r2,r6
   13308:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   1330c:	e0bffe17 	ldw	r2,-8(fp)
   13310:	1080004c 	andi	r2,r2,1
   13314:	10000826 	beq	r2,zero,13338 <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   13318:	e0bffe17 	ldw	r2,-8(fp)
   1331c:	1085883a 	add	r2,r2,r2
   13320:	1007883a 	mov	r3,r2
   13324:	e0bffd17 	ldw	r2,-12(fp)
   13328:	10c5883a 	add	r2,r2,r3
   1332c:	e0ffff03 	ldbu	r3,-4(fp)
   13330:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   13334:	00000806 	br	13358 <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   13338:	e0bffe17 	ldw	r2,-8(fp)
   1333c:	1085883a 	add	r2,r2,r2
   13340:	10800044 	addi	r2,r2,1
   13344:	e0fffd17 	ldw	r3,-12(fp)
   13348:	1885883a 	add	r2,r3,r2
   1334c:	e0ffff03 	ldbu	r3,-4(fp)
   13350:	10c00025 	stbio	r3,0(r2)
  }
  return;
   13354:	0001883a 	nop
}
   13358:	e037883a 	mov	sp,fp
   1335c:	df000017 	ldw	fp,0(sp)
   13360:	dec00104 	addi	sp,sp,4
   13364:	f800283a 	ret

00013368 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13368:	defffc04 	addi	sp,sp,-16
   1336c:	df000315 	stw	fp,12(sp)
   13370:	df000304 	addi	fp,sp,12
   13374:	e13ffd15 	stw	r4,-12(fp)
   13378:	e17ffe15 	stw	r5,-8(fp)
   1337c:	3005883a 	mov	r2,r6
   13380:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   13384:	e0bffe17 	ldw	r2,-8(fp)
   13388:	1085883a 	add	r2,r2,r2
   1338c:	1085883a 	add	r2,r2,r2
   13390:	1007883a 	mov	r3,r2
   13394:	e0bffd17 	ldw	r2,-12(fp)
   13398:	10c5883a 	add	r2,r2,r3
   1339c:	e0ffff03 	ldbu	r3,-4(fp)
   133a0:	10c00025 	stbio	r3,0(r2)
  return;
   133a4:	0001883a 	nop
}
   133a8:	e037883a 	mov	sp,fp
   133ac:	df000017 	ldw	fp,0(sp)
   133b0:	dec00104 	addi	sp,sp,4
   133b4:	f800283a 	ret

000133b8 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   133b8:	defffc04 	addi	sp,sp,-16
   133bc:	df000315 	stw	fp,12(sp)
   133c0:	df000304 	addi	fp,sp,12
   133c4:	e13ffd15 	stw	r4,-12(fp)
   133c8:	e17ffe15 	stw	r5,-8(fp)
   133cc:	3005883a 	mov	r2,r6
   133d0:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   133d4:	e0bffe17 	ldw	r2,-8(fp)
   133d8:	1085883a 	add	r2,r2,r2
   133dc:	1007883a 	mov	r3,r2
   133e0:	e0bffd17 	ldw	r2,-12(fp)
   133e4:	10c5883a 	add	r2,r2,r3
   133e8:	e0ffff03 	ldbu	r3,-4(fp)
   133ec:	10c0002d 	sthio	r3,0(r2)
  return;
   133f0:	0001883a 	nop
}
   133f4:	e037883a 	mov	sp,fp
   133f8:	df000017 	ldw	fp,0(sp)
   133fc:	dec00104 	addi	sp,sp,4
   13400:	f800283a 	ret

00013404 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13404:	defffc04 	addi	sp,sp,-16
   13408:	df000315 	stw	fp,12(sp)
   1340c:	df000304 	addi	fp,sp,12
   13410:	e13ffd15 	stw	r4,-12(fp)
   13414:	e17ffe15 	stw	r5,-8(fp)
   13418:	3005883a 	mov	r2,r6
   1341c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   13420:	e0bffe17 	ldw	r2,-8(fp)
   13424:	1085883a 	add	r2,r2,r2
   13428:	1085883a 	add	r2,r2,r2
   1342c:	1007883a 	mov	r3,r2
   13430:	e0bffd17 	ldw	r2,-12(fp)
   13434:	10c5883a 	add	r2,r2,r3
   13438:	e0ffff03 	ldbu	r3,-4(fp)
   1343c:	10c0002d 	sthio	r3,0(r2)
  return;
   13440:	0001883a 	nop
}
   13444:	e037883a 	mov	sp,fp
   13448:	df000017 	ldw	fp,0(sp)
   1344c:	dec00104 	addi	sp,sp,4
   13450:	f800283a 	ret

00013454 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13454:	defffc04 	addi	sp,sp,-16
   13458:	df000315 	stw	fp,12(sp)
   1345c:	df000304 	addi	fp,sp,12
   13460:	e13ffd15 	stw	r4,-12(fp)
   13464:	e17ffe15 	stw	r5,-8(fp)
   13468:	3005883a 	mov	r2,r6
   1346c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   13470:	e0bffe17 	ldw	r2,-8(fp)
   13474:	1085883a 	add	r2,r2,r2
   13478:	1085883a 	add	r2,r2,r2
   1347c:	1007883a 	mov	r3,r2
   13480:	e0bffd17 	ldw	r2,-12(fp)
   13484:	10c5883a 	add	r2,r2,r3
   13488:	e0ffff03 	ldbu	r3,-4(fp)
   1348c:	10c00035 	stwio	r3,0(r2)
  return;
   13490:	0001883a 	nop
}
   13494:	e037883a 	mov	sp,fp
   13498:	df000017 	ldw	fp,0(sp)
   1349c:	dec00104 	addi	sp,sp,4
   134a0:	f800283a 	ret

000134a4 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   134a4:	defffd04 	addi	sp,sp,-12
   134a8:	df000215 	stw	fp,8(sp)
   134ac:	df000204 	addi	fp,sp,8
   134b0:	e13ffe15 	stw	r4,-8(fp)
   134b4:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   134b8:	e0bfff17 	ldw	r2,-4(fp)
   134bc:	10c03fcc 	andi	r3,r2,255
   134c0:	e0bffe17 	ldw	r2,-8(fp)
   134c4:	10c00025 	stbio	r3,0(r2)
  return;
   134c8:	0001883a 	nop
}
   134cc:	e037883a 	mov	sp,fp
   134d0:	df000017 	ldw	fp,0(sp)
   134d4:	dec00104 	addi	sp,sp,4
   134d8:	f800283a 	ret

000134dc <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   134dc:	defffd04 	addi	sp,sp,-12
   134e0:	df000215 	stw	fp,8(sp)
   134e4:	df000204 	addi	fp,sp,8
   134e8:	e13ffe15 	stw	r4,-8(fp)
   134ec:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   134f0:	e0bfff17 	ldw	r2,-4(fp)
   134f4:	10ffffcc 	andi	r3,r2,65535
   134f8:	e0bffe17 	ldw	r2,-8(fp)
   134fc:	10c0002d 	sthio	r3,0(r2)
  return;
   13500:	0001883a 	nop
}
   13504:	e037883a 	mov	sp,fp
   13508:	df000017 	ldw	fp,0(sp)
   1350c:	dec00104 	addi	sp,sp,4
   13510:	f800283a 	ret

00013514 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   13514:	defffd04 	addi	sp,sp,-12
   13518:	df000215 	stw	fp,8(sp)
   1351c:	df000204 	addi	fp,sp,8
   13520:	e13ffe15 	stw	r4,-8(fp)
   13524:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   13528:	e0ffff17 	ldw	r3,-4(fp)
   1352c:	e0bffe17 	ldw	r2,-8(fp)
   13530:	10c00035 	stwio	r3,0(r2)
  return;
   13534:	0001883a 	nop
}
   13538:	e037883a 	mov	sp,fp
   1353c:	df000017 	ldw	fp,0(sp)
   13540:	dec00104 	addi	sp,sp,4
   13544:	f800283a 	ret

00013548 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   13548:	defffd04 	addi	sp,sp,-12
   1354c:	df000215 	stw	fp,8(sp)
   13550:	df000204 	addi	fp,sp,8
   13554:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   13558:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   1355c:	e0bfff17 	ldw	r2,-4(fp)
   13560:	10802f17 	ldw	r2,188(r2)
   13564:	10c000a0 	cmpeqi	r3,r2,2
   13568:	1800231e 	bne	r3,zero,135f8 <alt_set_flash_width_func+0xb0>
   1356c:	10c00120 	cmpeqi	r3,r2,4
   13570:	1800371e 	bne	r3,zero,13650 <alt_set_flash_width_func+0x108>
   13574:	10800060 	cmpeqi	r2,r2,1
   13578:	10003e26 	beq	r2,zero,13674 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   1357c:	e0ffff17 	ldw	r3,-4(fp)
   13580:	00800074 	movhi	r2,1
   13584:	108d2904 	addi	r2,r2,13476
   13588:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   1358c:	e0bfff17 	ldw	r2,-4(fp)
   13590:	10803017 	ldw	r2,192(r2)
   13594:	10800058 	cmpnei	r2,r2,1
   13598:	1000051e 	bne	r2,zero,135b0 <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   1359c:	e0ffff17 	ldw	r3,-4(fp)
   135a0:	00800074 	movhi	r2,1
   135a4:	108cab04 	addi	r2,r2,12972
   135a8:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   135ac:	00003406 	br	13680 <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   135b0:	e0bfff17 	ldw	r2,-4(fp)
   135b4:	10803017 	ldw	r2,192(r2)
   135b8:	10800098 	cmpnei	r2,r2,2
   135bc:	1000051e 	bne	r2,zero,135d4 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   135c0:	e0ffff17 	ldw	r3,-4(fp)
   135c4:	00800074 	movhi	r2,1
   135c8:	108cbc04 	addi	r2,r2,13040
   135cc:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   135d0:	00002b06 	br	13680 <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   135d4:	e0bfff17 	ldw	r2,-4(fp)
   135d8:	10803017 	ldw	r2,192(r2)
   135dc:	10800118 	cmpnei	r2,r2,4
   135e0:	1000271e 	bne	r2,zero,13680 <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   135e4:	e0ffff17 	ldw	r3,-4(fp)
   135e8:	00800074 	movhi	r2,1
   135ec:	108cda04 	addi	r2,r2,13160
   135f0:	18803415 	stw	r2,208(r3)
      }
      break;
   135f4:	00002206 	br	13680 <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   135f8:	e0ffff17 	ldw	r3,-4(fp)
   135fc:	00800074 	movhi	r2,1
   13600:	108d3704 	addi	r2,r2,13532
   13604:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   13608:	e0bfff17 	ldw	r2,-4(fp)
   1360c:	10803017 	ldw	r2,192(r2)
   13610:	10800098 	cmpnei	r2,r2,2
   13614:	1000051e 	bne	r2,zero,1362c <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   13618:	e0ffff17 	ldw	r3,-4(fp)
   1361c:	00800074 	movhi	r2,1
   13620:	108cee04 	addi	r2,r2,13240
   13624:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   13628:	00001706 	br	13688 <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   1362c:	e0bfff17 	ldw	r2,-4(fp)
   13630:	10803017 	ldw	r2,192(r2)
   13634:	10800118 	cmpnei	r2,r2,4
   13638:	1000131e 	bne	r2,zero,13688 <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   1363c:	e0ffff17 	ldw	r3,-4(fp)
   13640:	00800074 	movhi	r2,1
   13644:	108d0104 	addi	r2,r2,13316
   13648:	18803415 	stw	r2,208(r3)
      }

      break;
   1364c:	00000e06 	br	13688 <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   13650:	e0ffff17 	ldw	r3,-4(fp)
   13654:	00800074 	movhi	r2,1
   13658:	108d4504 	addi	r2,r2,13588
   1365c:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   13660:	e0ffff17 	ldw	r3,-4(fp)
   13664:	00800074 	movhi	r2,1
   13668:	108d1504 	addi	r2,r2,13396
   1366c:	18803415 	stw	r2,208(r3)
      break;
   13670:	00000606 	br	1368c <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   13674:	00bffcc4 	movi	r2,-13
   13678:	e0bffe15 	stw	r2,-8(fp)
   1367c:	00000306 	br	1368c <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   13680:	0001883a 	nop
   13684:	00000106 	br	1368c <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   13688:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   1368c:	e0bffe17 	ldw	r2,-8(fp)
   13690:	1000191e 	bne	r2,zero,136f8 <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   13694:	e0bfff17 	ldw	r2,-4(fp)
   13698:	10803017 	ldw	r2,192(r2)
   1369c:	10c000a0 	cmpeqi	r3,r2,2
   136a0:	1800091e 	bne	r3,zero,136c8 <alt_set_flash_width_func+0x180>
   136a4:	10c00120 	cmpeqi	r3,r2,4
   136a8:	18000c1e 	bne	r3,zero,136dc <alt_set_flash_width_func+0x194>
   136ac:	10800060 	cmpeqi	r2,r2,1
   136b0:	10000f26 	beq	r2,zero,136f0 <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   136b4:	e0ffff17 	ldw	r3,-4(fp)
   136b8:	00800074 	movhi	r2,1
   136bc:	108c7c04 	addi	r2,r2,12784
   136c0:	18803515 	stw	r2,212(r3)
        break;
   136c4:	00000c06 	br	136f8 <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   136c8:	e0ffff17 	ldw	r3,-4(fp)
   136cc:	00800074 	movhi	r2,1
   136d0:	108c8b04 	addi	r2,r2,12844
   136d4:	18803515 	stw	r2,212(r3)
        break;
   136d8:	00000706 	br	136f8 <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   136dc:	e0ffff17 	ldw	r3,-4(fp)
   136e0:	00800074 	movhi	r2,1
   136e4:	108c9b04 	addi	r2,r2,12908
   136e8:	18803515 	stw	r2,212(r3)
        break;
   136ec:	00000206 	br	136f8 <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   136f0:	00bffcc4 	movi	r2,-13
   136f4:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   136f8:	e0bffe17 	ldw	r2,-8(fp)
}
   136fc:	e037883a 	mov	sp,fp
   13700:	df000017 	ldw	fp,0(sp)
   13704:	dec00104 	addi	sp,sp,4
   13708:	f800283a 	ret

0001370c <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   1370c:	defffd04 	addi	sp,sp,-12
   13710:	df000215 	stw	fp,8(sp)
   13714:	df000204 	addi	fp,sp,8
   13718:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   1371c:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   13720:	e0bfff17 	ldw	r2,-4(fp)
   13724:	10802e17 	ldw	r2,184(r2)
   13728:	10c000a0 	cmpeqi	r3,r2,2
   1372c:	1800051e 	bne	r3,zero,13744 <alt_set_flash_algorithm_func+0x38>
   13730:	10c000e0 	cmpeqi	r3,r2,3
   13734:	18000c1e 	bne	r3,zero,13768 <alt_set_flash_algorithm_func+0x5c>
   13738:	10800060 	cmpeqi	r2,r2,1
   1373c:	10000a1e 	bne	r2,zero,13768 <alt_set_flash_algorithm_func+0x5c>
   13740:	00001206 	br	1378c <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   13744:	e0ffff17 	ldw	r3,-4(fp)
   13748:	00800074 	movhi	r2,1
   1374c:	109f5204 	addi	r2,r2,32072
   13750:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   13754:	e0ffff17 	ldw	r3,-4(fp)
   13758:	00800074 	movhi	r2,1
   1375c:	109f3804 	addi	r2,r2,31968
   13760:	18800915 	stw	r2,36(r3)
      break;
   13764:	00000b06 	br	13794 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   13768:	e0ffff17 	ldw	r3,-4(fp)
   1376c:	008000b4 	movhi	r2,2
   13770:	10a07004 	addi	r2,r2,-32320
   13774:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   13778:	e0ffff17 	ldw	r3,-4(fp)
   1377c:	008000b4 	movhi	r2,2
   13780:	10a05004 	addi	r2,r2,-32448
   13784:	18800915 	stw	r2,36(r3)
      break;
   13788:	00000206 	br	13794 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   1378c:	00bffec4 	movi	r2,-5
   13790:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   13794:	e0bffe17 	ldw	r2,-8(fp)
}
   13798:	e037883a 	mov	sp,fp
   1379c:	df000017 	ldw	fp,0(sp)
   137a0:	dec00104 	addi	sp,sp,4
   137a4:	f800283a 	ret

000137a8 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   137a8:	defffb04 	addi	sp,sp,-20
   137ac:	dfc00415 	stw	ra,16(sp)
   137b0:	df000315 	stw	fp,12(sp)
   137b4:	df000304 	addi	fp,sp,12
   137b8:	e13ffe15 	stw	r4,-8(fp)
   137bc:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   137c0:	e0bffe17 	ldw	r2,-8(fp)
   137c4:	10803517 	ldw	r2,212(r2)
   137c8:	e17fff17 	ldw	r5,-4(fp)
   137cc:	e13ffe17 	ldw	r4,-8(fp)
   137d0:	103ee83a 	callr	r2
   137d4:	10803fcc 	andi	r2,r2,255
   137d8:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   137dc:	e0bffe17 	ldw	r2,-8(fp)
   137e0:	10803517 	ldw	r2,212(r2)
   137e4:	e0ffff17 	ldw	r3,-4(fp)
   137e8:	18c00044 	addi	r3,r3,1
   137ec:	180b883a 	mov	r5,r3
   137f0:	e13ffe17 	ldw	r4,-8(fp)
   137f4:	103ee83a 	callr	r2
   137f8:	10803fcc 	andi	r2,r2,255
   137fc:	1004923a 	slli	r2,r2,8
   13800:	1007883a 	mov	r3,r2
   13804:	e0bffd0b 	ldhu	r2,-12(fp)
   13808:	1884b03a 	or	r2,r3,r2
   1380c:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   13810:	e0bffd0b 	ldhu	r2,-12(fp)
}
   13814:	e037883a 	mov	sp,fp
   13818:	dfc00117 	ldw	ra,4(sp)
   1381c:	df000017 	ldw	fp,0(sp)
   13820:	dec00204 	addi	sp,sp,8
   13824:	f800283a 	ret

00013828 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   13828:	defff304 	addi	sp,sp,-52
   1382c:	dfc00c15 	stw	ra,48(sp)
   13830:	df000b15 	stw	fp,44(sp)
   13834:	df000b04 	addi	fp,sp,44
   13838:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   1383c:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   13840:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   13844:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   13848:	e13fff17 	ldw	r4,-4(fp)
   1384c:	00145600 	call	14560 <alt_check_primary_table>
   13850:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   13854:	e0bff717 	ldw	r2,-36(fp)
   13858:	10015f1e 	bne	r2,zero,13dd8 <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   1385c:	e0bfff17 	ldw	r2,-4(fp)
   13860:	10803517 	ldw	r2,212(r2)
   13864:	014004c4 	movi	r5,19
   13868:	e13fff17 	ldw	r4,-4(fp)
   1386c:	103ee83a 	callr	r2
   13870:	10c03fcc 	andi	r3,r2,255
   13874:	e0bfff17 	ldw	r2,-4(fp)
   13878:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   1387c:	e0bfff17 	ldw	r2,-4(fp)
   13880:	10803517 	ldw	r2,212(r2)
   13884:	014007c4 	movi	r5,31
   13888:	e13fff17 	ldw	r4,-4(fp)
   1388c:	103ee83a 	callr	r2
   13890:	10803fcc 	andi	r2,r2,255
   13894:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   13898:	e0bfff17 	ldw	r2,-4(fp)
   1389c:	10803517 	ldw	r2,212(r2)
   138a0:	014008c4 	movi	r5,35
   138a4:	e13fff17 	ldw	r4,-4(fp)
   138a8:	103ee83a 	callr	r2
   138ac:	10803fcc 	andi	r2,r2,255
   138b0:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   138b4:	e0bffa17 	ldw	r2,-24(fp)
   138b8:	10000226 	beq	r2,zero,138c4 <alt_read_cfi_table+0x9c>
   138bc:	e0bffb17 	ldw	r2,-20(fp)
   138c0:	1000041e 	bne	r2,zero,138d4 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   138c4:	e0bfff17 	ldw	r2,-4(fp)
   138c8:	00c0fa04 	movi	r3,1000
   138cc:	10c03115 	stw	r3,196(r2)
   138d0:	00000706 	br	138f0 <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   138d4:	00c00044 	movi	r3,1
   138d8:	e0bffa17 	ldw	r2,-24(fp)
   138dc:	1886983a 	sll	r3,r3,r2
   138e0:	e0bffb17 	ldw	r2,-20(fp)
   138e4:	1886983a 	sll	r3,r3,r2
   138e8:	e0bfff17 	ldw	r2,-4(fp)
   138ec:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   138f0:	e0bfff17 	ldw	r2,-4(fp)
   138f4:	10803517 	ldw	r2,212(r2)
   138f8:	01400844 	movi	r5,33
   138fc:	e13fff17 	ldw	r4,-4(fp)
   13900:	103ee83a 	callr	r2
   13904:	10803fcc 	andi	r2,r2,255
   13908:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   1390c:	e0bfff17 	ldw	r2,-4(fp)
   13910:	10803517 	ldw	r2,212(r2)
   13914:	01400944 	movi	r5,37
   13918:	e13fff17 	ldw	r4,-4(fp)
   1391c:	103ee83a 	callr	r2
   13920:	10803fcc 	andi	r2,r2,255
   13924:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   13928:	e0bffa17 	ldw	r2,-24(fp)
   1392c:	10000226 	beq	r2,zero,13938 <alt_read_cfi_table+0x110>
   13930:	e0bffb17 	ldw	r2,-20(fp)
   13934:	1000051e 	bne	r2,zero,1394c <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   13938:	e0ffff17 	ldw	r3,-4(fp)
   1393c:	00804c74 	movhi	r2,305
   13940:	108b4004 	addi	r2,r2,11520
   13944:	18803215 	stw	r2,200(r3)
   13948:	00000806 	br	1396c <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   1394c:	00c00044 	movi	r3,1
   13950:	e0bffa17 	ldw	r2,-24(fp)
   13954:	1886983a 	sll	r3,r3,r2
   13958:	e0bffb17 	ldw	r2,-20(fp)
   1395c:	1884983a 	sll	r2,r3,r2
   13960:	10c0fa24 	muli	r3,r2,1000
   13964:	e0bfff17 	ldw	r2,-4(fp)
   13968:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   1396c:	e0bfff17 	ldw	r2,-4(fp)
   13970:	10803517 	ldw	r2,212(r2)
   13974:	014009c4 	movi	r5,39
   13978:	e13fff17 	ldw	r4,-4(fp)
   1397c:	103ee83a 	callr	r2
   13980:	10803fcc 	andi	r2,r2,255
   13984:	00c00044 	movi	r3,1
   13988:	1884983a 	sll	r2,r3,r2
   1398c:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   13990:	e0bfff17 	ldw	r2,-4(fp)
   13994:	10803517 	ldw	r2,212(r2)
   13998:	01400b04 	movi	r5,44
   1399c:	e13fff17 	ldw	r4,-4(fp)
   139a0:	103ee83a 	callr	r2
   139a4:	10c03fcc 	andi	r3,r2,255
   139a8:	e0bfff17 	ldw	r2,-4(fp)
   139ac:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   139b0:	e0bfff17 	ldw	r2,-4(fp)
   139b4:	10800c17 	ldw	r2,48(r2)
   139b8:	10800250 	cmplti	r2,r2,9
   139bc:	1000031e 	bne	r2,zero,139cc <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   139c0:	00bffd04 	movi	r2,-12
   139c4:	e0bff715 	stw	r2,-36(fp)
   139c8:	00006006 	br	13b4c <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   139cc:	e03ff515 	stw	zero,-44(fp)
   139d0:	00005506 	br	13b28 <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   139d4:	e0bff517 	ldw	r2,-44(fp)
   139d8:	1085883a 	add	r2,r2,r2
   139dc:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   139e0:	10800b44 	addi	r2,r2,45
   139e4:	100b883a 	mov	r5,r2
   139e8:	e13fff17 	ldw	r4,-4(fp)
   139ec:	00137a80 	call	137a8 <alt_read_16bit_query_entry>
   139f0:	10ffffcc 	andi	r3,r2,65535
   139f4:	e13fff17 	ldw	r4,-4(fp)
   139f8:	e0bff517 	ldw	r2,-44(fp)
   139fc:	1004913a 	slli	r2,r2,4
   13a00:	2085883a 	add	r2,r4,r2
   13a04:	10800f04 	addi	r2,r2,60
   13a08:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   13a0c:	e0ffff17 	ldw	r3,-4(fp)
   13a10:	e0bff517 	ldw	r2,-44(fp)
   13a14:	1004913a 	slli	r2,r2,4
   13a18:	1885883a 	add	r2,r3,r2
   13a1c:	10800f04 	addi	r2,r2,60
   13a20:	10800017 	ldw	r2,0(r2)
   13a24:	10c00044 	addi	r3,r2,1
   13a28:	e13fff17 	ldw	r4,-4(fp)
   13a2c:	e0bff517 	ldw	r2,-44(fp)
   13a30:	1004913a 	slli	r2,r2,4
   13a34:	2085883a 	add	r2,r4,r2
   13a38:	10800f04 	addi	r2,r2,60
   13a3c:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   13a40:	e0bff517 	ldw	r2,-44(fp)
   13a44:	1085883a 	add	r2,r2,r2
   13a48:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   13a4c:	10800bc4 	addi	r2,r2,47
   13a50:	100b883a 	mov	r5,r2
   13a54:	e13fff17 	ldw	r4,-4(fp)
   13a58:	00137a80 	call	137a8 <alt_read_16bit_query_entry>
   13a5c:	10ffffcc 	andi	r3,r2,65535
   13a60:	e13fff17 	ldw	r4,-4(fp)
   13a64:	e0bff517 	ldw	r2,-44(fp)
   13a68:	10800104 	addi	r2,r2,4
   13a6c:	1004913a 	slli	r2,r2,4
   13a70:	2085883a 	add	r2,r4,r2
   13a74:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   13a78:	e0ffff17 	ldw	r3,-4(fp)
   13a7c:	e0bff517 	ldw	r2,-44(fp)
   13a80:	10800104 	addi	r2,r2,4
   13a84:	1004913a 	slli	r2,r2,4
   13a88:	1885883a 	add	r2,r3,r2
   13a8c:	10800017 	ldw	r2,0(r2)
   13a90:	1006923a 	slli	r3,r2,8
   13a94:	e13fff17 	ldw	r4,-4(fp)
   13a98:	e0bff517 	ldw	r2,-44(fp)
   13a9c:	10800104 	addi	r2,r2,4
   13aa0:	1004913a 	slli	r2,r2,4
   13aa4:	2085883a 	add	r2,r4,r2
   13aa8:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   13aac:	e0ffff17 	ldw	r3,-4(fp)
   13ab0:	e0bff517 	ldw	r2,-44(fp)
   13ab4:	1004913a 	slli	r2,r2,4
   13ab8:	1885883a 	add	r2,r3,r2
   13abc:	10800f04 	addi	r2,r2,60
   13ac0:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   13ac4:	e13fff17 	ldw	r4,-4(fp)
   13ac8:	e0bff517 	ldw	r2,-44(fp)
   13acc:	10800104 	addi	r2,r2,4
   13ad0:	1004913a 	slli	r2,r2,4
   13ad4:	2085883a 	add	r2,r4,r2
   13ad8:	10800017 	ldw	r2,0(r2)
   13adc:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   13ae0:	e13fff17 	ldw	r4,-4(fp)
   13ae4:	e0bff517 	ldw	r2,-44(fp)
   13ae8:	1004913a 	slli	r2,r2,4
   13aec:	2085883a 	add	r2,r4,r2
   13af0:	10800e04 	addi	r2,r2,56
   13af4:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   13af8:	e0ffff17 	ldw	r3,-4(fp)
   13afc:	e0bff517 	ldw	r2,-44(fp)
   13b00:	1004913a 	slli	r2,r2,4
   13b04:	1885883a 	add	r2,r3,r2
   13b08:	10800e04 	addi	r2,r2,56
   13b0c:	10800017 	ldw	r2,0(r2)
   13b10:	e0fff817 	ldw	r3,-32(fp)
   13b14:	1885883a 	add	r2,r3,r2
   13b18:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   13b1c:	e0bff517 	ldw	r2,-44(fp)
   13b20:	10800044 	addi	r2,r2,1
   13b24:	e0bff515 	stw	r2,-44(fp)
   13b28:	e0bfff17 	ldw	r2,-4(fp)
   13b2c:	10800c17 	ldw	r2,48(r2)
   13b30:	e0fff517 	ldw	r3,-44(fp)
   13b34:	18bfa716 	blt	r3,r2,139d4 <__alt_data_end+0xf00139d4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   13b38:	e0fff817 	ldw	r3,-32(fp)
   13b3c:	e0bffc17 	ldw	r2,-16(fp)
   13b40:	18800226 	beq	r3,r2,13b4c <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   13b44:	00bffb44 	movi	r2,-19
   13b48:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   13b4c:	e0bfff17 	ldw	r2,-4(fp)
   13b50:	10803517 	ldw	r2,212(r2)
   13b54:	e0ffff17 	ldw	r3,-4(fp)
   13b58:	18c03317 	ldw	r3,204(r3)
   13b5c:	18c003c4 	addi	r3,r3,15
   13b60:	180b883a 	mov	r5,r3
   13b64:	e13fff17 	ldw	r4,-4(fp)
   13b68:	103ee83a 	callr	r2
   13b6c:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   13b70:	e0bfff17 	ldw	r2,-4(fp)
   13b74:	10802e17 	ldw	r2,184(r2)
   13b78:	10800098 	cmpnei	r2,r2,2
   13b7c:	1000601e 	bne	r2,zero,13d00 <alt_read_cfi_table+0x4d8>
   13b80:	e0bffd03 	ldbu	r2,-12(fp)
   13b84:	108000d8 	cmpnei	r2,r2,3
   13b88:	10005d1e 	bne	r2,zero,13d00 <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   13b8c:	e0bfff17 	ldw	r2,-4(fp)
   13b90:	10800c17 	ldw	r2,48(r2)
   13b94:	10bfffc4 	addi	r2,r2,-1
   13b98:	e0bff515 	stw	r2,-44(fp)
   13b9c:	e03ff615 	stw	zero,-40(fp)
   13ba0:	00005406 	br	13cf4 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   13ba4:	e0ffff17 	ldw	r3,-4(fp)
   13ba8:	e0bff517 	ldw	r2,-44(fp)
   13bac:	1004913a 	slli	r2,r2,4
   13bb0:	1885883a 	add	r2,r3,r2
   13bb4:	10800e04 	addi	r2,r2,56
   13bb8:	10800017 	ldw	r2,0(r2)
   13bbc:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   13bc0:	e0ffff17 	ldw	r3,-4(fp)
   13bc4:	e0bff617 	ldw	r2,-40(fp)
   13bc8:	1004913a 	slli	r2,r2,4
   13bcc:	1885883a 	add	r2,r3,r2
   13bd0:	10800e04 	addi	r2,r2,56
   13bd4:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   13bd8:	e13fff17 	ldw	r4,-4(fp)
   13bdc:	e0bff517 	ldw	r2,-44(fp)
   13be0:	1004913a 	slli	r2,r2,4
   13be4:	2085883a 	add	r2,r4,r2
   13be8:	10800e04 	addi	r2,r2,56
   13bec:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   13bf0:	e0ffff17 	ldw	r3,-4(fp)
   13bf4:	e0bff617 	ldw	r2,-40(fp)
   13bf8:	1004913a 	slli	r2,r2,4
   13bfc:	1885883a 	add	r2,r3,r2
   13c00:	10800e04 	addi	r2,r2,56
   13c04:	e0fffe17 	ldw	r3,-8(fp)
   13c08:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   13c0c:	e0ffff17 	ldw	r3,-4(fp)
   13c10:	e0bff517 	ldw	r2,-44(fp)
   13c14:	10800104 	addi	r2,r2,4
   13c18:	1004913a 	slli	r2,r2,4
   13c1c:	1885883a 	add	r2,r3,r2
   13c20:	10800017 	ldw	r2,0(r2)
   13c24:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   13c28:	e0ffff17 	ldw	r3,-4(fp)
   13c2c:	e0bff617 	ldw	r2,-40(fp)
   13c30:	10800104 	addi	r2,r2,4
   13c34:	1004913a 	slli	r2,r2,4
   13c38:	1885883a 	add	r2,r3,r2
   13c3c:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   13c40:	e13fff17 	ldw	r4,-4(fp)
   13c44:	e0bff517 	ldw	r2,-44(fp)
   13c48:	10800104 	addi	r2,r2,4
   13c4c:	1004913a 	slli	r2,r2,4
   13c50:	2085883a 	add	r2,r4,r2
   13c54:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   13c58:	e0ffff17 	ldw	r3,-4(fp)
   13c5c:	e0bff617 	ldw	r2,-40(fp)
   13c60:	10800104 	addi	r2,r2,4
   13c64:	1004913a 	slli	r2,r2,4
   13c68:	1885883a 	add	r2,r3,r2
   13c6c:	e0fffe17 	ldw	r3,-8(fp)
   13c70:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   13c74:	e0ffff17 	ldw	r3,-4(fp)
   13c78:	e0bff517 	ldw	r2,-44(fp)
   13c7c:	1004913a 	slli	r2,r2,4
   13c80:	1885883a 	add	r2,r3,r2
   13c84:	10800f04 	addi	r2,r2,60
   13c88:	10800017 	ldw	r2,0(r2)
   13c8c:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   13c90:	e0ffff17 	ldw	r3,-4(fp)
   13c94:	e0bff617 	ldw	r2,-40(fp)
   13c98:	1004913a 	slli	r2,r2,4
   13c9c:	1885883a 	add	r2,r3,r2
   13ca0:	10800f04 	addi	r2,r2,60
   13ca4:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   13ca8:	e13fff17 	ldw	r4,-4(fp)
   13cac:	e0bff517 	ldw	r2,-44(fp)
   13cb0:	1004913a 	slli	r2,r2,4
   13cb4:	2085883a 	add	r2,r4,r2
   13cb8:	10800f04 	addi	r2,r2,60
   13cbc:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   13cc0:	e0ffff17 	ldw	r3,-4(fp)
   13cc4:	e0bff617 	ldw	r2,-40(fp)
   13cc8:	1004913a 	slli	r2,r2,4
   13ccc:	1885883a 	add	r2,r3,r2
   13cd0:	10800f04 	addi	r2,r2,60
   13cd4:	e0fffe17 	ldw	r3,-8(fp)
   13cd8:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   13cdc:	e0bff517 	ldw	r2,-44(fp)
   13ce0:	10bfffc4 	addi	r2,r2,-1
   13ce4:	e0bff515 	stw	r2,-44(fp)
   13ce8:	e0bff617 	ldw	r2,-40(fp)
   13cec:	10800044 	addi	r2,r2,1
   13cf0:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   13cf4:	e0bff617 	ldw	r2,-40(fp)
   13cf8:	e0fff517 	ldw	r3,-44(fp)
   13cfc:	18bfa90e 	bge	r3,r2,13ba4 <__alt_data_end+0xf0013ba4>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   13d00:	e03ff515 	stw	zero,-44(fp)
   13d04:	00001306 	br	13d54 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   13d08:	e0ffff17 	ldw	r3,-4(fp)
   13d0c:	e0bff517 	ldw	r2,-44(fp)
   13d10:	1004913a 	slli	r2,r2,4
   13d14:	1885883a 	add	r2,r3,r2
   13d18:	10800d04 	addi	r2,r2,52
   13d1c:	e0fff917 	ldw	r3,-28(fp)
   13d20:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   13d24:	e0ffff17 	ldw	r3,-4(fp)
   13d28:	e0bff517 	ldw	r2,-44(fp)
   13d2c:	1004913a 	slli	r2,r2,4
   13d30:	1885883a 	add	r2,r3,r2
   13d34:	10800e04 	addi	r2,r2,56
   13d38:	10800017 	ldw	r2,0(r2)
   13d3c:	e0fff917 	ldw	r3,-28(fp)
   13d40:	1885883a 	add	r2,r3,r2
   13d44:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   13d48:	e0bff517 	ldw	r2,-44(fp)
   13d4c:	10800044 	addi	r2,r2,1
   13d50:	e0bff515 	stw	r2,-44(fp)
   13d54:	e0bfff17 	ldw	r2,-4(fp)
   13d58:	10800c17 	ldw	r2,48(r2)
   13d5c:	e0fff517 	ldw	r3,-44(fp)
   13d60:	18bfe916 	blt	r3,r2,13d08 <__alt_data_end+0xf0013d08>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   13d64:	e0bfff17 	ldw	r2,-4(fp)
   13d68:	10802e17 	ldw	r2,184(r2)
   13d6c:	10c000a0 	cmpeqi	r3,r2,2
   13d70:	1800051e 	bne	r3,zero,13d88 <alt_read_cfi_table+0x560>
   13d74:	10c000e0 	cmpeqi	r3,r2,3
   13d78:	18000c1e 	bne	r3,zero,13dac <alt_read_cfi_table+0x584>
   13d7c:	10800060 	cmpeqi	r2,r2,1
   13d80:	10000a1e 	bne	r2,zero,13dac <alt_read_cfi_table+0x584>
   13d84:	00001206 	br	13dd0 <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   13d88:	e0bfff17 	ldw	r2,-4(fp)
   13d8c:	10803417 	ldw	r2,208(r2)
   13d90:	e0ffff17 	ldw	r3,-4(fp)
   13d94:	18c00a17 	ldw	r3,40(r3)
   13d98:	01803c04 	movi	r6,240
   13d9c:	01401544 	movi	r5,85
   13da0:	1809883a 	mov	r4,r3
   13da4:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   13da8:	00000b06 	br	13dd8 <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   13dac:	e0bfff17 	ldw	r2,-4(fp)
   13db0:	10803417 	ldw	r2,208(r2)
   13db4:	e0ffff17 	ldw	r3,-4(fp)
   13db8:	18c00a17 	ldw	r3,40(r3)
   13dbc:	01803fc4 	movi	r6,255
   13dc0:	01401544 	movi	r5,85
   13dc4:	1809883a 	mov	r4,r3
   13dc8:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   13dcc:	00000206 	br	13dd8 <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   13dd0:	00bffec4 	movi	r2,-5
   13dd4:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   13dd8:	e0bff717 	ldw	r2,-36(fp)
}
   13ddc:	e037883a 	mov	sp,fp
   13de0:	dfc00117 	ldw	ra,4(sp)
   13de4:	df000017 	ldw	fp,0(sp)
   13de8:	dec00204 	addi	sp,sp,8
   13dec:	f800283a 	ret

00013df0 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   13df0:	defff704 	addi	sp,sp,-36
   13df4:	dfc00815 	stw	ra,32(sp)
   13df8:	df000715 	stw	fp,28(sp)
   13dfc:	df000704 	addi	fp,sp,28
   13e00:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   13e04:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   13e08:	e0bfff17 	ldw	r2,-4(fp)
   13e0c:	10800a17 	ldw	r2,40(r2)
   13e10:	01802604 	movi	r6,152
   13e14:	01401544 	movi	r5,85
   13e18:	1009883a 	mov	r4,r2
   13e1c:	00132ac0 	call	132ac <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   13e20:	e03ff915 	stw	zero,-28(fp)
   13e24:	00000f06 	br	13e64 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   13e28:	e0bfff17 	ldw	r2,-4(fp)
   13e2c:	10800a17 	ldw	r2,40(r2)
   13e30:	e0fff917 	ldw	r3,-28(fp)
   13e34:	18c00404 	addi	r3,r3,16
   13e38:	10c5883a 	add	r2,r2,r3
   13e3c:	10800023 	ldbuio	r2,0(r2)
   13e40:	10803fcc 	andi	r2,r2,255
   13e44:	1009883a 	mov	r4,r2
   13e48:	e0fffb84 	addi	r3,fp,-18
   13e4c:	e0bff917 	ldw	r2,-28(fp)
   13e50:	1885883a 	add	r2,r3,r2
   13e54:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   13e58:	e0bff917 	ldw	r2,-28(fp)
   13e5c:	10800044 	addi	r2,r2,1
   13e60:	e0bff915 	stw	r2,-28(fp)
   13e64:	e0bff917 	ldw	r2,-28(fp)
   13e68:	108000d0 	cmplti	r2,r2,3
   13e6c:	103fee1e 	bne	r2,zero,13e28 <__alt_data_end+0xf0013e28>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   13e70:	e0bffb83 	ldbu	r2,-18(fp)
   13e74:	10803fcc 	andi	r2,r2,255
   13e78:	10801458 	cmpnei	r2,r2,81
   13e7c:	10001d1e 	bne	r2,zero,13ef4 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   13e80:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   13e84:	10803fcc 	andi	r2,r2,255
   13e88:	10801498 	cmpnei	r2,r2,82
   13e8c:	1000191e 	bne	r2,zero,13ef4 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   13e90:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   13e94:	10803fcc 	andi	r2,r2,255
   13e98:	10801658 	cmpnei	r2,r2,89
   13e9c:	1000151e 	bne	r2,zero,13ef4 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   13ea0:	e0bfff17 	ldw	r2,-4(fp)
   13ea4:	00c00044 	movi	r3,1
   13ea8:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   13eac:	e0bfff17 	ldw	r2,-4(fp)
   13eb0:	00c00044 	movi	r3,1
   13eb4:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   13eb8:	e0bfff17 	ldw	r2,-4(fp)
   13ebc:	10800a17 	ldw	r2,40(r2)
   13ec0:	10800a04 	addi	r2,r2,40
   13ec4:	1080002b 	ldhuio	r2,0(r2)
   13ec8:	10bfffcc 	andi	r2,r2,65535
   13ecc:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   13ed0:	e0bffb0b 	ldhu	r2,-20(fp)
   13ed4:	10800044 	addi	r2,r2,1
   13ed8:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   13edc:	e0bffb0b 	ldhu	r2,-20(fp)
   13ee0:	1080004c 	andi	r2,r2,1
   13ee4:	1001981e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   13ee8:	00bffb44 	movi	r2,-19
   13eec:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   13ef0:	00019506 	br	14548 <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   13ef4:	e0bfff17 	ldw	r2,-4(fp)
   13ef8:	10800a17 	ldw	r2,40(r2)
   13efc:	01802604 	movi	r6,152
   13f00:	01401544 	movi	r5,85
   13f04:	1009883a 	mov	r4,r2
   13f08:	00132f00 	call	132f0 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   13f0c:	e03ff915 	stw	zero,-28(fp)
   13f10:	00000f06 	br	13f50 <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   13f14:	e0bfff17 	ldw	r2,-4(fp)
   13f18:	10800a17 	ldw	r2,40(r2)
   13f1c:	e0fff917 	ldw	r3,-28(fp)
   13f20:	18c00804 	addi	r3,r3,32
   13f24:	10c5883a 	add	r2,r2,r3
   13f28:	10800023 	ldbuio	r2,0(r2)
   13f2c:	10803fcc 	andi	r2,r2,255
   13f30:	1009883a 	mov	r4,r2
   13f34:	e0fffb84 	addi	r3,fp,-18
   13f38:	e0bff917 	ldw	r2,-28(fp)
   13f3c:	1885883a 	add	r2,r3,r2
   13f40:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   13f44:	e0bff917 	ldw	r2,-28(fp)
   13f48:	10800044 	addi	r2,r2,1
   13f4c:	e0bff915 	stw	r2,-28(fp)
   13f50:	e0bff917 	ldw	r2,-28(fp)
   13f54:	10800190 	cmplti	r2,r2,6
   13f58:	103fee1e 	bne	r2,zero,13f14 <__alt_data_end+0xf0013f14>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   13f5c:	e0bffb83 	ldbu	r2,-18(fp)
   13f60:	10803fcc 	andi	r2,r2,255
   13f64:	10801458 	cmpnei	r2,r2,81
   13f68:	1000291e 	bne	r2,zero,14010 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   13f6c:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   13f70:	10803fcc 	andi	r2,r2,255
   13f74:	10801458 	cmpnei	r2,r2,81
   13f78:	1000251e 	bne	r2,zero,14010 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   13f7c:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   13f80:	10803fcc 	andi	r2,r2,255
   13f84:	10801498 	cmpnei	r2,r2,82
   13f88:	1000211e 	bne	r2,zero,14010 <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   13f8c:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   13f90:	10803fcc 	andi	r2,r2,255
   13f94:	10801498 	cmpnei	r2,r2,82
   13f98:	10001d1e 	bne	r2,zero,14010 <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   13f9c:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   13fa0:	10803fcc 	andi	r2,r2,255
   13fa4:	10801658 	cmpnei	r2,r2,89
   13fa8:	1000191e 	bne	r2,zero,14010 <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   13fac:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   13fb0:	10803fcc 	andi	r2,r2,255
   13fb4:	10801658 	cmpnei	r2,r2,89
   13fb8:	1000151e 	bne	r2,zero,14010 <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   13fbc:	e0bfff17 	ldw	r2,-4(fp)
   13fc0:	00c00044 	movi	r3,1
   13fc4:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   13fc8:	e0bfff17 	ldw	r2,-4(fp)
   13fcc:	00c00084 	movi	r3,2
   13fd0:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   13fd4:	e0bfff17 	ldw	r2,-4(fp)
   13fd8:	10800a17 	ldw	r2,40(r2)
   13fdc:	10801404 	addi	r2,r2,80
   13fe0:	1080002b 	ldhuio	r2,0(r2)
   13fe4:	10bfffcc 	andi	r2,r2,65535
   13fe8:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   13fec:	e0bffb0b 	ldhu	r2,-20(fp)
   13ff0:	10800044 	addi	r2,r2,1
   13ff4:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   13ff8:	e0bffb0b 	ldhu	r2,-20(fp)
   13ffc:	1080004c 	andi	r2,r2,1
   14000:	1001511e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   14004:	00bffb44 	movi	r2,-19
   14008:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   1400c:	00014e06 	br	14548 <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14010:	e0bfff17 	ldw	r2,-4(fp)
   14014:	10800a17 	ldw	r2,40(r2)
   14018:	01802604 	movi	r6,152
   1401c:	01401544 	movi	r5,85
   14020:	1009883a 	mov	r4,r2
   14024:	00133b80 	call	133b8 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   14028:	e03ff915 	stw	zero,-28(fp)
   1402c:	00000f06 	br	1406c <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   14030:	e0bfff17 	ldw	r2,-4(fp)
   14034:	10800a17 	ldw	r2,40(r2)
   14038:	e0fff917 	ldw	r3,-28(fp)
   1403c:	18c00804 	addi	r3,r3,32
   14040:	10c5883a 	add	r2,r2,r3
   14044:	10800023 	ldbuio	r2,0(r2)
   14048:	10803fcc 	andi	r2,r2,255
   1404c:	1009883a 	mov	r4,r2
   14050:	e0fffb84 	addi	r3,fp,-18
   14054:	e0bff917 	ldw	r2,-28(fp)
   14058:	1885883a 	add	r2,r3,r2
   1405c:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   14060:	e0bff917 	ldw	r2,-28(fp)
   14064:	10800044 	addi	r2,r2,1
   14068:	e0bff915 	stw	r2,-28(fp)
   1406c:	e0bff917 	ldw	r2,-28(fp)
   14070:	10800190 	cmplti	r2,r2,6
   14074:	103fee1e 	bne	r2,zero,14030 <__alt_data_end+0xf0014030>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   14078:	e0bffb83 	ldbu	r2,-18(fp)
   1407c:	10803fcc 	andi	r2,r2,255
   14080:	10801458 	cmpnei	r2,r2,81
   14084:	1000261e 	bne	r2,zero,14120 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   14088:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   1408c:	10803fcc 	andi	r2,r2,255
   14090:	1000231e 	bne	r2,zero,14120 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   14094:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   14098:	10803fcc 	andi	r2,r2,255
   1409c:	10801498 	cmpnei	r2,r2,82
   140a0:	10001f1e 	bne	r2,zero,14120 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   140a4:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   140a8:	10803fcc 	andi	r2,r2,255
   140ac:	10001c1e 	bne	r2,zero,14120 <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   140b0:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   140b4:	10803fcc 	andi	r2,r2,255
   140b8:	10801658 	cmpnei	r2,r2,89
   140bc:	1000181e 	bne	r2,zero,14120 <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   140c0:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   140c4:	10803fcc 	andi	r2,r2,255
   140c8:	1000151e 	bne	r2,zero,14120 <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   140cc:	e0bfff17 	ldw	r2,-4(fp)
   140d0:	00c00084 	movi	r3,2
   140d4:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   140d8:	e0bfff17 	ldw	r2,-4(fp)
   140dc:	00c00084 	movi	r3,2
   140e0:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   140e4:	e0bfff17 	ldw	r2,-4(fp)
   140e8:	10800a17 	ldw	r2,40(r2)
   140ec:	10801404 	addi	r2,r2,80
   140f0:	1080002b 	ldhuio	r2,0(r2)
   140f4:	10bfffcc 	andi	r2,r2,65535
   140f8:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   140fc:	e0bffb0b 	ldhu	r2,-20(fp)
   14100:	10800044 	addi	r2,r2,1
   14104:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   14108:	e0bffb0b 	ldhu	r2,-20(fp)
   1410c:	1080008c 	andi	r2,r2,2
   14110:	10010d1e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   14114:	00bffb44 	movi	r2,-19
   14118:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   1411c:	00010a06 	br	14548 <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14120:	e0bfff17 	ldw	r2,-4(fp)
   14124:	10800a17 	ldw	r2,40(r2)
   14128:	01802604 	movi	r6,152
   1412c:	01401544 	movi	r5,85
   14130:	1009883a 	mov	r4,r2
   14134:	00134540 	call	13454 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   14138:	e03ff915 	stw	zero,-28(fp)
   1413c:	00000f06 	br	1417c <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   14140:	e0bfff17 	ldw	r2,-4(fp)
   14144:	10800a17 	ldw	r2,40(r2)
   14148:	e0fff917 	ldw	r3,-28(fp)
   1414c:	18c01004 	addi	r3,r3,64
   14150:	10c5883a 	add	r2,r2,r3
   14154:	10800023 	ldbuio	r2,0(r2)
   14158:	10803fcc 	andi	r2,r2,255
   1415c:	1009883a 	mov	r4,r2
   14160:	e0fffb84 	addi	r3,fp,-18
   14164:	e0bff917 	ldw	r2,-28(fp)
   14168:	1885883a 	add	r2,r3,r2
   1416c:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   14170:	e0bff917 	ldw	r2,-28(fp)
   14174:	10800044 	addi	r2,r2,1
   14178:	e0bff915 	stw	r2,-28(fp)
   1417c:	e0bff917 	ldw	r2,-28(fp)
   14180:	10800310 	cmplti	r2,r2,12
   14184:	103fee1e 	bne	r2,zero,14140 <__alt_data_end+0xf0014140>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   14188:	e0bffb83 	ldbu	r2,-18(fp)
   1418c:	10803fcc 	andi	r2,r2,255
   14190:	10801458 	cmpnei	r2,r2,81
   14194:	1000371e 	bne	r2,zero,14274 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   14198:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   1419c:	10803fcc 	andi	r2,r2,255
   141a0:	1000341e 	bne	r2,zero,14274 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   141a4:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   141a8:	10803fcc 	andi	r2,r2,255
   141ac:	1000311e 	bne	r2,zero,14274 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   141b0:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   141b4:	10803fcc 	andi	r2,r2,255
   141b8:	10002e1e 	bne	r2,zero,14274 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   141bc:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   141c0:	10803fcc 	andi	r2,r2,255
   141c4:	10801498 	cmpnei	r2,r2,82
   141c8:	10002a1e 	bne	r2,zero,14274 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   141cc:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   141d0:	10803fcc 	andi	r2,r2,255
   141d4:	1000271e 	bne	r2,zero,14274 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   141d8:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   141dc:	10803fcc 	andi	r2,r2,255
   141e0:	1000241e 	bne	r2,zero,14274 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   141e4:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   141e8:	10803fcc 	andi	r2,r2,255
   141ec:	1000211e 	bne	r2,zero,14274 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   141f0:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   141f4:	10803fcc 	andi	r2,r2,255
   141f8:	10801658 	cmpnei	r2,r2,89
   141fc:	10001d1e 	bne	r2,zero,14274 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   14200:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   14204:	10803fcc 	andi	r2,r2,255
   14208:	10001a1e 	bne	r2,zero,14274 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   1420c:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   14210:	10803fcc 	andi	r2,r2,255
   14214:	1000171e 	bne	r2,zero,14274 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   14218:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   1421c:	10803fcc 	andi	r2,r2,255
   14220:	1000141e 	bne	r2,zero,14274 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   14224:	e0bfff17 	ldw	r2,-4(fp)
   14228:	00c00104 	movi	r3,4
   1422c:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   14230:	e0bfff17 	ldw	r2,-4(fp)
   14234:	00c00104 	movi	r3,4
   14238:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   1423c:	e0bfff17 	ldw	r2,-4(fp)
   14240:	10800a17 	ldw	r2,40(r2)
   14244:	10802804 	addi	r2,r2,160
   14248:	10800037 	ldwio	r2,0(r2)
   1424c:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   14250:	e0bffb0b 	ldhu	r2,-20(fp)
   14254:	10800044 	addi	r2,r2,1
   14258:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   1425c:	e0bffb0b 	ldhu	r2,-20(fp)
   14260:	1080010c 	andi	r2,r2,4
   14264:	1000b81e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   14268:	00bffb44 	movi	r2,-19
   1426c:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   14270:	0000b506 	br	14548 <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14274:	e0bfff17 	ldw	r2,-4(fp)
   14278:	10800a17 	ldw	r2,40(r2)
   1427c:	01802604 	movi	r6,152
   14280:	01401544 	movi	r5,85
   14284:	1009883a 	mov	r4,r2
   14288:	00134040 	call	13404 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   1428c:	e03ff915 	stw	zero,-28(fp)
   14290:	00000f06 	br	142d0 <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   14294:	e0bfff17 	ldw	r2,-4(fp)
   14298:	10800a17 	ldw	r2,40(r2)
   1429c:	e0fff917 	ldw	r3,-28(fp)
   142a0:	18c01004 	addi	r3,r3,64
   142a4:	10c5883a 	add	r2,r2,r3
   142a8:	10800023 	ldbuio	r2,0(r2)
   142ac:	10803fcc 	andi	r2,r2,255
   142b0:	1009883a 	mov	r4,r2
   142b4:	e0fffb84 	addi	r3,fp,-18
   142b8:	e0bff917 	ldw	r2,-28(fp)
   142bc:	1885883a 	add	r2,r3,r2
   142c0:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   142c4:	e0bff917 	ldw	r2,-28(fp)
   142c8:	10800044 	addi	r2,r2,1
   142cc:	e0bff915 	stw	r2,-28(fp)
   142d0:	e0bff917 	ldw	r2,-28(fp)
   142d4:	10800310 	cmplti	r2,r2,12
   142d8:	103fee1e 	bne	r2,zero,14294 <__alt_data_end+0xf0014294>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   142dc:	e0bffb83 	ldbu	r2,-18(fp)
   142e0:	10803fcc 	andi	r2,r2,255
   142e4:	10801458 	cmpnei	r2,r2,81
   142e8:	10003a1e 	bne	r2,zero,143d4 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   142ec:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   142f0:	10803fcc 	andi	r2,r2,255
   142f4:	1000371e 	bne	r2,zero,143d4 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   142f8:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   142fc:	10803fcc 	andi	r2,r2,255
   14300:	10801458 	cmpnei	r2,r2,81
   14304:	1000331e 	bne	r2,zero,143d4 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   14308:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   1430c:	10803fcc 	andi	r2,r2,255
   14310:	1000301e 	bne	r2,zero,143d4 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   14314:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   14318:	10803fcc 	andi	r2,r2,255
   1431c:	10801498 	cmpnei	r2,r2,82
   14320:	10002c1e 	bne	r2,zero,143d4 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   14324:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   14328:	10803fcc 	andi	r2,r2,255
   1432c:	1000291e 	bne	r2,zero,143d4 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   14330:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   14334:	10803fcc 	andi	r2,r2,255
   14338:	10801498 	cmpnei	r2,r2,82
   1433c:	1000251e 	bne	r2,zero,143d4 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   14340:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   14344:	10803fcc 	andi	r2,r2,255
   14348:	1000221e 	bne	r2,zero,143d4 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   1434c:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   14350:	10803fcc 	andi	r2,r2,255
   14354:	10801658 	cmpnei	r2,r2,89
   14358:	10001e1e 	bne	r2,zero,143d4 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   1435c:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   14360:	10803fcc 	andi	r2,r2,255
   14364:	10001b1e 	bne	r2,zero,143d4 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   14368:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   1436c:	10803fcc 	andi	r2,r2,255
   14370:	10801658 	cmpnei	r2,r2,89
   14374:	1000171e 	bne	r2,zero,143d4 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   14378:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   1437c:	10803fcc 	andi	r2,r2,255
   14380:	1000141e 	bne	r2,zero,143d4 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   14384:	e0bfff17 	ldw	r2,-4(fp)
   14388:	00c00084 	movi	r3,2
   1438c:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   14390:	e0bfff17 	ldw	r2,-4(fp)
   14394:	00c00104 	movi	r3,4
   14398:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   1439c:	e0bfff17 	ldw	r2,-4(fp)
   143a0:	10800a17 	ldw	r2,40(r2)
   143a4:	10802804 	addi	r2,r2,160
   143a8:	10800037 	ldwio	r2,0(r2)
   143ac:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   143b0:	e0bffb0b 	ldhu	r2,-20(fp)
   143b4:	10800044 	addi	r2,r2,1
   143b8:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   143bc:	e0bffb0b 	ldhu	r2,-20(fp)
   143c0:	1080010c 	andi	r2,r2,4
   143c4:	1000601e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   143c8:	00bffb44 	movi	r2,-19
   143cc:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   143d0:	00005d06 	br	14548 <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   143d4:	e0bfff17 	ldw	r2,-4(fp)
   143d8:	10800a17 	ldw	r2,40(r2)
   143dc:	01802604 	movi	r6,152
   143e0:	01401544 	movi	r5,85
   143e4:	1009883a 	mov	r4,r2
   143e8:	00133680 	call	13368 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   143ec:	e03ff915 	stw	zero,-28(fp)
   143f0:	00000f06 	br	14430 <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   143f4:	e0bfff17 	ldw	r2,-4(fp)
   143f8:	10800a17 	ldw	r2,40(r2)
   143fc:	e0fff917 	ldw	r3,-28(fp)
   14400:	18c01004 	addi	r3,r3,64
   14404:	10c5883a 	add	r2,r2,r3
   14408:	10800023 	ldbuio	r2,0(r2)
   1440c:	10803fcc 	andi	r2,r2,255
   14410:	1009883a 	mov	r4,r2
   14414:	e0fffb84 	addi	r3,fp,-18
   14418:	e0bff917 	ldw	r2,-28(fp)
   1441c:	1885883a 	add	r2,r3,r2
   14420:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   14424:	e0bff917 	ldw	r2,-28(fp)
   14428:	10800044 	addi	r2,r2,1
   1442c:	e0bff915 	stw	r2,-28(fp)
   14430:	e0bff917 	ldw	r2,-28(fp)
   14434:	10800310 	cmplti	r2,r2,12
   14438:	103fee1e 	bne	r2,zero,143f4 <__alt_data_end+0xf00143f4>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   1443c:	e0bffb83 	ldbu	r2,-18(fp)
   14440:	10803fcc 	andi	r2,r2,255
   14444:	10801458 	cmpnei	r2,r2,81
   14448:	10003f1e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   1444c:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   14450:	10803fcc 	andi	r2,r2,255
   14454:	10801458 	cmpnei	r2,r2,81
   14458:	10003b1e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   1445c:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   14460:	10803fcc 	andi	r2,r2,255
   14464:	10801458 	cmpnei	r2,r2,81
   14468:	1000371e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   1446c:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   14470:	10803fcc 	andi	r2,r2,255
   14474:	10801458 	cmpnei	r2,r2,81
   14478:	1000331e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   1447c:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   14480:	10803fcc 	andi	r2,r2,255
   14484:	10801498 	cmpnei	r2,r2,82
   14488:	10002f1e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   1448c:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   14490:	10803fcc 	andi	r2,r2,255
   14494:	10801498 	cmpnei	r2,r2,82
   14498:	10002b1e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   1449c:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   144a0:	10803fcc 	andi	r2,r2,255
   144a4:	10801498 	cmpnei	r2,r2,82
   144a8:	1000271e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   144ac:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   144b0:	10803fcc 	andi	r2,r2,255
   144b4:	10801498 	cmpnei	r2,r2,82
   144b8:	1000231e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   144bc:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   144c0:	10803fcc 	andi	r2,r2,255
   144c4:	10801658 	cmpnei	r2,r2,89
   144c8:	10001f1e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   144cc:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   144d0:	10803fcc 	andi	r2,r2,255
   144d4:	10801658 	cmpnei	r2,r2,89
   144d8:	10001b1e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   144dc:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   144e0:	10803fcc 	andi	r2,r2,255
   144e4:	10801658 	cmpnei	r2,r2,89
   144e8:	1000171e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   144ec:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   144f0:	10803fcc 	andi	r2,r2,255
   144f4:	10801658 	cmpnei	r2,r2,89
   144f8:	1000131e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   144fc:	e0bfff17 	ldw	r2,-4(fp)
   14500:	00c00044 	movi	r3,1
   14504:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   14508:	e0bfff17 	ldw	r2,-4(fp)
   1450c:	00c00104 	movi	r3,4
   14510:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   14514:	e0bfff17 	ldw	r2,-4(fp)
   14518:	10800a17 	ldw	r2,40(r2)
   1451c:	10802804 	addi	r2,r2,160
   14520:	10800037 	ldwio	r2,0(r2)
   14524:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   14528:	e0bffb0b 	ldhu	r2,-20(fp)
   1452c:	10800044 	addi	r2,r2,1
   14530:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   14534:	e0bffb0b 	ldhu	r2,-20(fp)
   14538:	1080010c 	andi	r2,r2,4
   1453c:	1000021e 	bne	r2,zero,14548 <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   14540:	00bffb44 	movi	r2,-19
   14544:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   14548:	e0bffa17 	ldw	r2,-24(fp)
}
   1454c:	e037883a 	mov	sp,fp
   14550:	dfc00117 	ldw	ra,4(sp)
   14554:	df000017 	ldw	fp,0(sp)
   14558:	dec00204 	addi	sp,sp,8
   1455c:	f800283a 	ret

00014560 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   14560:	defffa04 	addi	sp,sp,-24
   14564:	dfc00515 	stw	ra,20(sp)
   14568:	df000415 	stw	fp,16(sp)
   1456c:	df000404 	addi	fp,sp,16
   14570:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   14574:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   14578:	01400544 	movi	r5,21
   1457c:	e13fff17 	ldw	r4,-4(fp)
   14580:	00137a80 	call	137a8 <alt_read_16bit_query_entry>
   14584:	10ffffcc 	andi	r3,r2,65535
   14588:	e0bfff17 	ldw	r2,-4(fp)
   1458c:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   14590:	e03ffc15 	stw	zero,-16(fp)
   14594:	00001106 	br	145dc <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   14598:	e0bfff17 	ldw	r2,-4(fp)
   1459c:	10803517 	ldw	r2,212(r2)
   145a0:	e0ffff17 	ldw	r3,-4(fp)
   145a4:	19003317 	ldw	r4,204(r3)
   145a8:	e0fffc17 	ldw	r3,-16(fp)
   145ac:	20c7883a 	add	r3,r4,r3
   145b0:	180b883a 	mov	r5,r3
   145b4:	e13fff17 	ldw	r4,-4(fp)
   145b8:	103ee83a 	callr	r2
   145bc:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   145c0:	e0fffe04 	addi	r3,fp,-8
   145c4:	e0bffc17 	ldw	r2,-16(fp)
   145c8:	1885883a 	add	r2,r3,r2
   145cc:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   145d0:	e0bffc17 	ldw	r2,-16(fp)
   145d4:	10800044 	addi	r2,r2,1
   145d8:	e0bffc15 	stw	r2,-16(fp)
   145dc:	e0bffc17 	ldw	r2,-16(fp)
   145e0:	108000d0 	cmplti	r2,r2,3
   145e4:	103fec1e 	bne	r2,zero,14598 <__alt_data_end+0xf0014598>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   145e8:	e0bffe03 	ldbu	r2,-8(fp)
   145ec:	10803fcc 	andi	r2,r2,255
   145f0:	10801418 	cmpnei	r2,r2,80
   145f4:	1000081e 	bne	r2,zero,14618 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   145f8:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   145fc:	10803fcc 	andi	r2,r2,255
   14600:	10801498 	cmpnei	r2,r2,82
   14604:	1000041e 	bne	r2,zero,14618 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   14608:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   1460c:	10803fcc 	andi	r2,r2,255
   14610:	10801260 	cmpeqi	r2,r2,73
   14614:	1000021e 	bne	r2,zero,14620 <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   14618:	00bffb44 	movi	r2,-19
   1461c:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   14620:	e0bffd17 	ldw	r2,-12(fp)
}
   14624:	e037883a 	mov	sp,fp
   14628:	dfc00117 	ldw	ra,4(sp)
   1462c:	df000017 	ldw	fp,0(sp)
   14630:	dec00204 	addi	sp,sp,8
   14634:	f800283a 	ret

00014638 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   14638:	defffa04 	addi	sp,sp,-24
   1463c:	dfc00515 	stw	ra,20(sp)
   14640:	df000415 	stw	fp,16(sp)
   14644:	df000404 	addi	fp,sp,16
   14648:	e13ffd15 	stw	r4,-12(fp)
   1464c:	e17ffe15 	stw	r5,-8(fp)
   14650:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   14654:	e0bffd17 	ldw	r2,-12(fp)
   14658:	10800017 	ldw	r2,0(r2)
   1465c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   14660:	e0bffc17 	ldw	r2,-16(fp)
   14664:	10c00a04 	addi	r3,r2,40
   14668:	e0bffd17 	ldw	r2,-12(fp)
   1466c:	10800217 	ldw	r2,8(r2)
   14670:	100f883a 	mov	r7,r2
   14674:	e1bfff17 	ldw	r6,-4(fp)
   14678:	e17ffe17 	ldw	r5,-8(fp)
   1467c:	1809883a 	mov	r4,r3
   14680:	0014c580 	call	14c58 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   14684:	e037883a 	mov	sp,fp
   14688:	dfc00117 	ldw	ra,4(sp)
   1468c:	df000017 	ldw	fp,0(sp)
   14690:	dec00204 	addi	sp,sp,8
   14694:	f800283a 	ret

00014698 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   14698:	defffa04 	addi	sp,sp,-24
   1469c:	dfc00515 	stw	ra,20(sp)
   146a0:	df000415 	stw	fp,16(sp)
   146a4:	df000404 	addi	fp,sp,16
   146a8:	e13ffd15 	stw	r4,-12(fp)
   146ac:	e17ffe15 	stw	r5,-8(fp)
   146b0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   146b4:	e0bffd17 	ldw	r2,-12(fp)
   146b8:	10800017 	ldw	r2,0(r2)
   146bc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   146c0:	e0bffc17 	ldw	r2,-16(fp)
   146c4:	10c00a04 	addi	r3,r2,40
   146c8:	e0bffd17 	ldw	r2,-12(fp)
   146cc:	10800217 	ldw	r2,8(r2)
   146d0:	100f883a 	mov	r7,r2
   146d4:	e1bfff17 	ldw	r6,-4(fp)
   146d8:	e17ffe17 	ldw	r5,-8(fp)
   146dc:	1809883a 	mov	r4,r3
   146e0:	0014e740 	call	14e74 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   146e4:	e037883a 	mov	sp,fp
   146e8:	dfc00117 	ldw	ra,4(sp)
   146ec:	df000017 	ldw	fp,0(sp)
   146f0:	dec00204 	addi	sp,sp,8
   146f4:	f800283a 	ret

000146f8 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   146f8:	defffc04 	addi	sp,sp,-16
   146fc:	dfc00315 	stw	ra,12(sp)
   14700:	df000215 	stw	fp,8(sp)
   14704:	df000204 	addi	fp,sp,8
   14708:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   1470c:	e0bfff17 	ldw	r2,-4(fp)
   14710:	10800017 	ldw	r2,0(r2)
   14714:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   14718:	e0bffe17 	ldw	r2,-8(fp)
   1471c:	10c00a04 	addi	r3,r2,40
   14720:	e0bfff17 	ldw	r2,-4(fp)
   14724:	10800217 	ldw	r2,8(r2)
   14728:	100b883a 	mov	r5,r2
   1472c:	1809883a 	mov	r4,r3
   14730:	0014b000 	call	14b00 <altera_avalon_jtag_uart_close>
}
   14734:	e037883a 	mov	sp,fp
   14738:	dfc00117 	ldw	ra,4(sp)
   1473c:	df000017 	ldw	fp,0(sp)
   14740:	dec00204 	addi	sp,sp,8
   14744:	f800283a 	ret

00014748 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   14748:	defffa04 	addi	sp,sp,-24
   1474c:	dfc00515 	stw	ra,20(sp)
   14750:	df000415 	stw	fp,16(sp)
   14754:	df000404 	addi	fp,sp,16
   14758:	e13ffd15 	stw	r4,-12(fp)
   1475c:	e17ffe15 	stw	r5,-8(fp)
   14760:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   14764:	e0bffd17 	ldw	r2,-12(fp)
   14768:	10800017 	ldw	r2,0(r2)
   1476c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   14770:	e0bffc17 	ldw	r2,-16(fp)
   14774:	10800a04 	addi	r2,r2,40
   14778:	e1bfff17 	ldw	r6,-4(fp)
   1477c:	e17ffe17 	ldw	r5,-8(fp)
   14780:	1009883a 	mov	r4,r2
   14784:	0014b680 	call	14b68 <altera_avalon_jtag_uart_ioctl>
}
   14788:	e037883a 	mov	sp,fp
   1478c:	dfc00117 	ldw	ra,4(sp)
   14790:	df000017 	ldw	fp,0(sp)
   14794:	dec00204 	addi	sp,sp,8
   14798:	f800283a 	ret

0001479c <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   1479c:	defffb04 	addi	sp,sp,-20
   147a0:	dfc00415 	stw	ra,16(sp)
   147a4:	df000315 	stw	fp,12(sp)
   147a8:	df000304 	addi	fp,sp,12
   147ac:	e13ffd15 	stw	r4,-12(fp)
   147b0:	e17ffe15 	stw	r5,-8(fp)
   147b4:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   147b8:	e0bffd17 	ldw	r2,-12(fp)
   147bc:	00c00044 	movi	r3,1
   147c0:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   147c4:	e0bffd17 	ldw	r2,-12(fp)
   147c8:	10800017 	ldw	r2,0(r2)
   147cc:	10800104 	addi	r2,r2,4
   147d0:	1007883a 	mov	r3,r2
   147d4:	e0bffd17 	ldw	r2,-12(fp)
   147d8:	10800817 	ldw	r2,32(r2)
   147dc:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   147e0:	e0bfff17 	ldw	r2,-4(fp)
   147e4:	01800074 	movhi	r6,1
   147e8:	31921404 	addi	r6,r6,18512
   147ec:	e17ffd17 	ldw	r5,-12(fp)
   147f0:	1009883a 	mov	r4,r2
   147f4:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   147f8:	e0bffd17 	ldw	r2,-12(fp)
   147fc:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   14800:	e0bffd17 	ldw	r2,-12(fp)
   14804:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   14808:	d0e03f17 	ldw	r3,-32516(gp)
   1480c:	e1fffd17 	ldw	r7,-12(fp)
   14810:	01800074 	movhi	r6,1
   14814:	31929804 	addi	r6,r6,19040
   14818:	180b883a 	mov	r5,r3
   1481c:	1009883a 	mov	r4,r2
   14820:	00172c40 	call	172c4 <alt_alarm_start>
   14824:	1000040e 	bge	r2,zero,14838 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   14828:	e0fffd17 	ldw	r3,-12(fp)
   1482c:	00a00034 	movhi	r2,32768
   14830:	10bfffc4 	addi	r2,r2,-1
   14834:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   14838:	0001883a 	nop
   1483c:	e037883a 	mov	sp,fp
   14840:	dfc00117 	ldw	ra,4(sp)
   14844:	df000017 	ldw	fp,0(sp)
   14848:	dec00204 	addi	sp,sp,8
   1484c:	f800283a 	ret

00014850 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   14850:	defff704 	addi	sp,sp,-36
   14854:	df000815 	stw	fp,32(sp)
   14858:	df000804 	addi	fp,sp,32
   1485c:	e13ffe15 	stw	r4,-8(fp)
   14860:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   14864:	e0bffe17 	ldw	r2,-8(fp)
   14868:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   1486c:	e0bffa17 	ldw	r2,-24(fp)
   14870:	10800017 	ldw	r2,0(r2)
   14874:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   14878:	e0bffb17 	ldw	r2,-20(fp)
   1487c:	10800104 	addi	r2,r2,4
   14880:	10800037 	ldwio	r2,0(r2)
   14884:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   14888:	e0bffc17 	ldw	r2,-16(fp)
   1488c:	1080c00c 	andi	r2,r2,768
   14890:	10006d26 	beq	r2,zero,14a48 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   14894:	e0bffc17 	ldw	r2,-16(fp)
   14898:	1080400c 	andi	r2,r2,256
   1489c:	10003526 	beq	r2,zero,14974 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   148a0:	00800074 	movhi	r2,1
   148a4:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   148a8:	e0bffa17 	ldw	r2,-24(fp)
   148ac:	10800a17 	ldw	r2,40(r2)
   148b0:	10800044 	addi	r2,r2,1
   148b4:	1081ffcc 	andi	r2,r2,2047
   148b8:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   148bc:	e0bffa17 	ldw	r2,-24(fp)
   148c0:	10c00b17 	ldw	r3,44(r2)
   148c4:	e0bffd17 	ldw	r2,-12(fp)
   148c8:	18801526 	beq	r3,r2,14920 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   148cc:	e0bffb17 	ldw	r2,-20(fp)
   148d0:	10800037 	ldwio	r2,0(r2)
   148d4:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   148d8:	e0bff817 	ldw	r2,-32(fp)
   148dc:	10a0000c 	andi	r2,r2,32768
   148e0:	10001126 	beq	r2,zero,14928 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   148e4:	e0bffa17 	ldw	r2,-24(fp)
   148e8:	10800a17 	ldw	r2,40(r2)
   148ec:	e0fff817 	ldw	r3,-32(fp)
   148f0:	1809883a 	mov	r4,r3
   148f4:	e0fffa17 	ldw	r3,-24(fp)
   148f8:	1885883a 	add	r2,r3,r2
   148fc:	10800e04 	addi	r2,r2,56
   14900:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   14904:	e0bffa17 	ldw	r2,-24(fp)
   14908:	10800a17 	ldw	r2,40(r2)
   1490c:	10800044 	addi	r2,r2,1
   14910:	10c1ffcc 	andi	r3,r2,2047
   14914:	e0bffa17 	ldw	r2,-24(fp)
   14918:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   1491c:	003fe206 	br	148a8 <__alt_data_end+0xf00148a8>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   14920:	0001883a 	nop
   14924:	00000106 	br	1492c <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   14928:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   1492c:	e0bff817 	ldw	r2,-32(fp)
   14930:	10bfffec 	andhi	r2,r2,65535
   14934:	10000f26 	beq	r2,zero,14974 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   14938:	e0bffa17 	ldw	r2,-24(fp)
   1493c:	10c00817 	ldw	r3,32(r2)
   14940:	00bfff84 	movi	r2,-2
   14944:	1886703a 	and	r3,r3,r2
   14948:	e0bffa17 	ldw	r2,-24(fp)
   1494c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   14950:	e0bffb17 	ldw	r2,-20(fp)
   14954:	10800104 	addi	r2,r2,4
   14958:	1007883a 	mov	r3,r2
   1495c:	e0bffa17 	ldw	r2,-24(fp)
   14960:	10800817 	ldw	r2,32(r2)
   14964:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   14968:	e0bffb17 	ldw	r2,-20(fp)
   1496c:	10800104 	addi	r2,r2,4
   14970:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   14974:	e0bffc17 	ldw	r2,-16(fp)
   14978:	1080800c 	andi	r2,r2,512
   1497c:	103fbe26 	beq	r2,zero,14878 <__alt_data_end+0xf0014878>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   14980:	e0bffc17 	ldw	r2,-16(fp)
   14984:	1004d43a 	srli	r2,r2,16
   14988:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   1498c:	00001406 	br	149e0 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   14990:	e0bffb17 	ldw	r2,-20(fp)
   14994:	e0fffa17 	ldw	r3,-24(fp)
   14998:	18c00d17 	ldw	r3,52(r3)
   1499c:	e13ffa17 	ldw	r4,-24(fp)
   149a0:	20c7883a 	add	r3,r4,r3
   149a4:	18c20e04 	addi	r3,r3,2104
   149a8:	18c00003 	ldbu	r3,0(r3)
   149ac:	18c03fcc 	andi	r3,r3,255
   149b0:	18c0201c 	xori	r3,r3,128
   149b4:	18ffe004 	addi	r3,r3,-128
   149b8:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   149bc:	e0bffa17 	ldw	r2,-24(fp)
   149c0:	10800d17 	ldw	r2,52(r2)
   149c4:	10800044 	addi	r2,r2,1
   149c8:	10c1ffcc 	andi	r3,r2,2047
   149cc:	e0bffa17 	ldw	r2,-24(fp)
   149d0:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   149d4:	e0bff917 	ldw	r2,-28(fp)
   149d8:	10bfffc4 	addi	r2,r2,-1
   149dc:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   149e0:	e0bff917 	ldw	r2,-28(fp)
   149e4:	10000526 	beq	r2,zero,149fc <altera_avalon_jtag_uart_irq+0x1ac>
   149e8:	e0bffa17 	ldw	r2,-24(fp)
   149ec:	10c00d17 	ldw	r3,52(r2)
   149f0:	e0bffa17 	ldw	r2,-24(fp)
   149f4:	10800c17 	ldw	r2,48(r2)
   149f8:	18bfe51e 	bne	r3,r2,14990 <__alt_data_end+0xf0014990>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   149fc:	e0bff917 	ldw	r2,-28(fp)
   14a00:	103f9d26 	beq	r2,zero,14878 <__alt_data_end+0xf0014878>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   14a04:	e0bffa17 	ldw	r2,-24(fp)
   14a08:	10c00817 	ldw	r3,32(r2)
   14a0c:	00bfff44 	movi	r2,-3
   14a10:	1886703a 	and	r3,r3,r2
   14a14:	e0bffa17 	ldw	r2,-24(fp)
   14a18:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   14a1c:	e0bffa17 	ldw	r2,-24(fp)
   14a20:	10800017 	ldw	r2,0(r2)
   14a24:	10800104 	addi	r2,r2,4
   14a28:	1007883a 	mov	r3,r2
   14a2c:	e0bffa17 	ldw	r2,-24(fp)
   14a30:	10800817 	ldw	r2,32(r2)
   14a34:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   14a38:	e0bffb17 	ldw	r2,-20(fp)
   14a3c:	10800104 	addi	r2,r2,4
   14a40:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   14a44:	003f8c06 	br	14878 <__alt_data_end+0xf0014878>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   14a48:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   14a4c:	0001883a 	nop
   14a50:	e037883a 	mov	sp,fp
   14a54:	df000017 	ldw	fp,0(sp)
   14a58:	dec00104 	addi	sp,sp,4
   14a5c:	f800283a 	ret

00014a60 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   14a60:	defff804 	addi	sp,sp,-32
   14a64:	df000715 	stw	fp,28(sp)
   14a68:	df000704 	addi	fp,sp,28
   14a6c:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   14a70:	e0bffb17 	ldw	r2,-20(fp)
   14a74:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   14a78:	e0bff917 	ldw	r2,-28(fp)
   14a7c:	10800017 	ldw	r2,0(r2)
   14a80:	10800104 	addi	r2,r2,4
   14a84:	10800037 	ldwio	r2,0(r2)
   14a88:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   14a8c:	e0bffa17 	ldw	r2,-24(fp)
   14a90:	1081000c 	andi	r2,r2,1024
   14a94:	10000b26 	beq	r2,zero,14ac4 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   14a98:	e0bff917 	ldw	r2,-28(fp)
   14a9c:	10800017 	ldw	r2,0(r2)
   14aa0:	10800104 	addi	r2,r2,4
   14aa4:	1007883a 	mov	r3,r2
   14aa8:	e0bff917 	ldw	r2,-28(fp)
   14aac:	10800817 	ldw	r2,32(r2)
   14ab0:	10810014 	ori	r2,r2,1024
   14ab4:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   14ab8:	e0bff917 	ldw	r2,-28(fp)
   14abc:	10000915 	stw	zero,36(r2)
   14ac0:	00000a06 	br	14aec <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   14ac4:	e0bff917 	ldw	r2,-28(fp)
   14ac8:	10c00917 	ldw	r3,36(r2)
   14acc:	00a00034 	movhi	r2,32768
   14ad0:	10bfff04 	addi	r2,r2,-4
   14ad4:	10c00536 	bltu	r2,r3,14aec <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   14ad8:	e0bff917 	ldw	r2,-28(fp)
   14adc:	10800917 	ldw	r2,36(r2)
   14ae0:	10c00044 	addi	r3,r2,1
   14ae4:	e0bff917 	ldw	r2,-28(fp)
   14ae8:	10c00915 	stw	r3,36(r2)
   14aec:	d0a03f17 	ldw	r2,-32516(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   14af0:	e037883a 	mov	sp,fp
   14af4:	df000017 	ldw	fp,0(sp)
   14af8:	dec00104 	addi	sp,sp,4
   14afc:	f800283a 	ret

00014b00 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   14b00:	defffd04 	addi	sp,sp,-12
   14b04:	df000215 	stw	fp,8(sp)
   14b08:	df000204 	addi	fp,sp,8
   14b0c:	e13ffe15 	stw	r4,-8(fp)
   14b10:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   14b14:	00000506 	br	14b2c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   14b18:	e0bfff17 	ldw	r2,-4(fp)
   14b1c:	1090000c 	andi	r2,r2,16384
   14b20:	10000226 	beq	r2,zero,14b2c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   14b24:	00bffd44 	movi	r2,-11
   14b28:	00000b06 	br	14b58 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   14b2c:	e0bffe17 	ldw	r2,-8(fp)
   14b30:	10c00d17 	ldw	r3,52(r2)
   14b34:	e0bffe17 	ldw	r2,-8(fp)
   14b38:	10800c17 	ldw	r2,48(r2)
   14b3c:	18800526 	beq	r3,r2,14b54 <altera_avalon_jtag_uart_close+0x54>
   14b40:	e0bffe17 	ldw	r2,-8(fp)
   14b44:	10c00917 	ldw	r3,36(r2)
   14b48:	e0bffe17 	ldw	r2,-8(fp)
   14b4c:	10800117 	ldw	r2,4(r2)
   14b50:	18bff136 	bltu	r3,r2,14b18 <__alt_data_end+0xf0014b18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   14b54:	0005883a 	mov	r2,zero
}
   14b58:	e037883a 	mov	sp,fp
   14b5c:	df000017 	ldw	fp,0(sp)
   14b60:	dec00104 	addi	sp,sp,4
   14b64:	f800283a 	ret

00014b68 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   14b68:	defffa04 	addi	sp,sp,-24
   14b6c:	df000515 	stw	fp,20(sp)
   14b70:	df000504 	addi	fp,sp,20
   14b74:	e13ffd15 	stw	r4,-12(fp)
   14b78:	e17ffe15 	stw	r5,-8(fp)
   14b7c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   14b80:	00bff9c4 	movi	r2,-25
   14b84:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   14b88:	e0bffe17 	ldw	r2,-8(fp)
   14b8c:	10da8060 	cmpeqi	r3,r2,27137
   14b90:	1800031e 	bne	r3,zero,14ba0 <altera_avalon_jtag_uart_ioctl+0x38>
   14b94:	109a80a0 	cmpeqi	r2,r2,27138
   14b98:	1000181e 	bne	r2,zero,14bfc <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   14b9c:	00002906 	br	14c44 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   14ba0:	e0bffd17 	ldw	r2,-12(fp)
   14ba4:	10c00117 	ldw	r3,4(r2)
   14ba8:	00a00034 	movhi	r2,32768
   14bac:	10bfffc4 	addi	r2,r2,-1
   14bb0:	18802126 	beq	r3,r2,14c38 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   14bb4:	e0bfff17 	ldw	r2,-4(fp)
   14bb8:	10800017 	ldw	r2,0(r2)
   14bbc:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   14bc0:	e0bffc17 	ldw	r2,-16(fp)
   14bc4:	10800090 	cmplti	r2,r2,2
   14bc8:	1000061e 	bne	r2,zero,14be4 <altera_avalon_jtag_uart_ioctl+0x7c>
   14bcc:	e0fffc17 	ldw	r3,-16(fp)
   14bd0:	00a00034 	movhi	r2,32768
   14bd4:	10bfffc4 	addi	r2,r2,-1
   14bd8:	18800226 	beq	r3,r2,14be4 <altera_avalon_jtag_uart_ioctl+0x7c>
   14bdc:	e0bffc17 	ldw	r2,-16(fp)
   14be0:	00000206 	br	14bec <altera_avalon_jtag_uart_ioctl+0x84>
   14be4:	00a00034 	movhi	r2,32768
   14be8:	10bfff84 	addi	r2,r2,-2
   14bec:	e0fffd17 	ldw	r3,-12(fp)
   14bf0:	18800115 	stw	r2,4(r3)
      rc = 0;
   14bf4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   14bf8:	00000f06 	br	14c38 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   14bfc:	e0bffd17 	ldw	r2,-12(fp)
   14c00:	10c00117 	ldw	r3,4(r2)
   14c04:	00a00034 	movhi	r2,32768
   14c08:	10bfffc4 	addi	r2,r2,-1
   14c0c:	18800c26 	beq	r3,r2,14c40 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   14c10:	e0bffd17 	ldw	r2,-12(fp)
   14c14:	10c00917 	ldw	r3,36(r2)
   14c18:	e0bffd17 	ldw	r2,-12(fp)
   14c1c:	10800117 	ldw	r2,4(r2)
   14c20:	1885803a 	cmpltu	r2,r3,r2
   14c24:	10c03fcc 	andi	r3,r2,255
   14c28:	e0bfff17 	ldw	r2,-4(fp)
   14c2c:	10c00015 	stw	r3,0(r2)
      rc = 0;
   14c30:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   14c34:	00000206 	br	14c40 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   14c38:	0001883a 	nop
   14c3c:	00000106 	br	14c44 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   14c40:	0001883a 	nop

  default:
    break;
  }

  return rc;
   14c44:	e0bffb17 	ldw	r2,-20(fp)
}
   14c48:	e037883a 	mov	sp,fp
   14c4c:	df000017 	ldw	fp,0(sp)
   14c50:	dec00104 	addi	sp,sp,4
   14c54:	f800283a 	ret

00014c58 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   14c58:	defff304 	addi	sp,sp,-52
   14c5c:	dfc00c15 	stw	ra,48(sp)
   14c60:	df000b15 	stw	fp,44(sp)
   14c64:	df000b04 	addi	fp,sp,44
   14c68:	e13ffc15 	stw	r4,-16(fp)
   14c6c:	e17ffd15 	stw	r5,-12(fp)
   14c70:	e1bffe15 	stw	r6,-8(fp)
   14c74:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   14c78:	e0bffd17 	ldw	r2,-12(fp)
   14c7c:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   14c80:	00004706 	br	14da0 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   14c84:	e0bffc17 	ldw	r2,-16(fp)
   14c88:	10800a17 	ldw	r2,40(r2)
   14c8c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   14c90:	e0bffc17 	ldw	r2,-16(fp)
   14c94:	10800b17 	ldw	r2,44(r2)
   14c98:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   14c9c:	e0fff717 	ldw	r3,-36(fp)
   14ca0:	e0bff817 	ldw	r2,-32(fp)
   14ca4:	18800536 	bltu	r3,r2,14cbc <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   14ca8:	e0fff717 	ldw	r3,-36(fp)
   14cac:	e0bff817 	ldw	r2,-32(fp)
   14cb0:	1885c83a 	sub	r2,r3,r2
   14cb4:	e0bff615 	stw	r2,-40(fp)
   14cb8:	00000406 	br	14ccc <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   14cbc:	00c20004 	movi	r3,2048
   14cc0:	e0bff817 	ldw	r2,-32(fp)
   14cc4:	1885c83a 	sub	r2,r3,r2
   14cc8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   14ccc:	e0bff617 	ldw	r2,-40(fp)
   14cd0:	10001e26 	beq	r2,zero,14d4c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   14cd4:	e0fffe17 	ldw	r3,-8(fp)
   14cd8:	e0bff617 	ldw	r2,-40(fp)
   14cdc:	1880022e 	bgeu	r3,r2,14ce8 <altera_avalon_jtag_uart_read+0x90>
        n = space;
   14ce0:	e0bffe17 	ldw	r2,-8(fp)
   14ce4:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   14ce8:	e0bffc17 	ldw	r2,-16(fp)
   14cec:	10c00e04 	addi	r3,r2,56
   14cf0:	e0bff817 	ldw	r2,-32(fp)
   14cf4:	1885883a 	add	r2,r3,r2
   14cf8:	e1bff617 	ldw	r6,-40(fp)
   14cfc:	100b883a 	mov	r5,r2
   14d00:	e13ff517 	ldw	r4,-44(fp)
   14d04:	0005fc80 	call	5fc8 <memcpy>
      ptr   += n;
   14d08:	e0fff517 	ldw	r3,-44(fp)
   14d0c:	e0bff617 	ldw	r2,-40(fp)
   14d10:	1885883a 	add	r2,r3,r2
   14d14:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   14d18:	e0fffe17 	ldw	r3,-8(fp)
   14d1c:	e0bff617 	ldw	r2,-40(fp)
   14d20:	1885c83a 	sub	r2,r3,r2
   14d24:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   14d28:	e0fff817 	ldw	r3,-32(fp)
   14d2c:	e0bff617 	ldw	r2,-40(fp)
   14d30:	1885883a 	add	r2,r3,r2
   14d34:	10c1ffcc 	andi	r3,r2,2047
   14d38:	e0bffc17 	ldw	r2,-16(fp)
   14d3c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   14d40:	e0bffe17 	ldw	r2,-8(fp)
   14d44:	00bfcf16 	blt	zero,r2,14c84 <__alt_data_end+0xf0014c84>
   14d48:	00000106 	br	14d50 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   14d4c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   14d50:	e0fff517 	ldw	r3,-44(fp)
   14d54:	e0bffd17 	ldw	r2,-12(fp)
   14d58:	1880141e 	bne	r3,r2,14dac <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   14d5c:	e0bfff17 	ldw	r2,-4(fp)
   14d60:	1090000c 	andi	r2,r2,16384
   14d64:	1000131e 	bne	r2,zero,14db4 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   14d68:	0001883a 	nop
   14d6c:	e0bffc17 	ldw	r2,-16(fp)
   14d70:	10c00a17 	ldw	r3,40(r2)
   14d74:	e0bff717 	ldw	r2,-36(fp)
   14d78:	1880051e 	bne	r3,r2,14d90 <altera_avalon_jtag_uart_read+0x138>
   14d7c:	e0bffc17 	ldw	r2,-16(fp)
   14d80:	10c00917 	ldw	r3,36(r2)
   14d84:	e0bffc17 	ldw	r2,-16(fp)
   14d88:	10800117 	ldw	r2,4(r2)
   14d8c:	18bff736 	bltu	r3,r2,14d6c <__alt_data_end+0xf0014d6c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   14d90:	e0bffc17 	ldw	r2,-16(fp)
   14d94:	10c00a17 	ldw	r3,40(r2)
   14d98:	e0bff717 	ldw	r2,-36(fp)
   14d9c:	18800726 	beq	r3,r2,14dbc <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   14da0:	e0bffe17 	ldw	r2,-8(fp)
   14da4:	00bfb716 	blt	zero,r2,14c84 <__alt_data_end+0xf0014c84>
   14da8:	00000506 	br	14dc0 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   14dac:	0001883a 	nop
   14db0:	00000306 	br	14dc0 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   14db4:	0001883a 	nop
   14db8:	00000106 	br	14dc0 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   14dbc:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   14dc0:	e0fff517 	ldw	r3,-44(fp)
   14dc4:	e0bffd17 	ldw	r2,-12(fp)
   14dc8:	18801826 	beq	r3,r2,14e2c <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14dcc:	0005303a 	rdctl	r2,status
   14dd0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14dd4:	e0fffb17 	ldw	r3,-20(fp)
   14dd8:	00bfff84 	movi	r2,-2
   14ddc:	1884703a 	and	r2,r3,r2
   14de0:	1001703a 	wrctl	status,r2
  
  return context;
   14de4:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   14de8:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   14dec:	e0bffc17 	ldw	r2,-16(fp)
   14df0:	10800817 	ldw	r2,32(r2)
   14df4:	10c00054 	ori	r3,r2,1
   14df8:	e0bffc17 	ldw	r2,-16(fp)
   14dfc:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   14e00:	e0bffc17 	ldw	r2,-16(fp)
   14e04:	10800017 	ldw	r2,0(r2)
   14e08:	10800104 	addi	r2,r2,4
   14e0c:	1007883a 	mov	r3,r2
   14e10:	e0bffc17 	ldw	r2,-16(fp)
   14e14:	10800817 	ldw	r2,32(r2)
   14e18:	18800035 	stwio	r2,0(r3)
   14e1c:	e0bffa17 	ldw	r2,-24(fp)
   14e20:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14e24:	e0bff917 	ldw	r2,-28(fp)
   14e28:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   14e2c:	e0fff517 	ldw	r3,-44(fp)
   14e30:	e0bffd17 	ldw	r2,-12(fp)
   14e34:	18800426 	beq	r3,r2,14e48 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   14e38:	e0fff517 	ldw	r3,-44(fp)
   14e3c:	e0bffd17 	ldw	r2,-12(fp)
   14e40:	1885c83a 	sub	r2,r3,r2
   14e44:	00000606 	br	14e60 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   14e48:	e0bfff17 	ldw	r2,-4(fp)
   14e4c:	1090000c 	andi	r2,r2,16384
   14e50:	10000226 	beq	r2,zero,14e5c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   14e54:	00bffd44 	movi	r2,-11
   14e58:	00000106 	br	14e60 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   14e5c:	00bffec4 	movi	r2,-5
}
   14e60:	e037883a 	mov	sp,fp
   14e64:	dfc00117 	ldw	ra,4(sp)
   14e68:	df000017 	ldw	fp,0(sp)
   14e6c:	dec00204 	addi	sp,sp,8
   14e70:	f800283a 	ret

00014e74 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   14e74:	defff304 	addi	sp,sp,-52
   14e78:	dfc00c15 	stw	ra,48(sp)
   14e7c:	df000b15 	stw	fp,44(sp)
   14e80:	df000b04 	addi	fp,sp,44
   14e84:	e13ffc15 	stw	r4,-16(fp)
   14e88:	e17ffd15 	stw	r5,-12(fp)
   14e8c:	e1bffe15 	stw	r6,-8(fp)
   14e90:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   14e94:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   14e98:	e0bffd17 	ldw	r2,-12(fp)
   14e9c:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   14ea0:	00003706 	br	14f80 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   14ea4:	e0bffc17 	ldw	r2,-16(fp)
   14ea8:	10800c17 	ldw	r2,48(r2)
   14eac:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   14eb0:	e0bffc17 	ldw	r2,-16(fp)
   14eb4:	10800d17 	ldw	r2,52(r2)
   14eb8:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   14ebc:	e0fff917 	ldw	r3,-28(fp)
   14ec0:	e0bff517 	ldw	r2,-44(fp)
   14ec4:	1880062e 	bgeu	r3,r2,14ee0 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   14ec8:	e0fff517 	ldw	r3,-44(fp)
   14ecc:	e0bff917 	ldw	r2,-28(fp)
   14ed0:	1885c83a 	sub	r2,r3,r2
   14ed4:	10bfffc4 	addi	r2,r2,-1
   14ed8:	e0bff615 	stw	r2,-40(fp)
   14edc:	00000b06 	br	14f0c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   14ee0:	e0bff517 	ldw	r2,-44(fp)
   14ee4:	10000526 	beq	r2,zero,14efc <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   14ee8:	00c20004 	movi	r3,2048
   14eec:	e0bff917 	ldw	r2,-28(fp)
   14ef0:	1885c83a 	sub	r2,r3,r2
   14ef4:	e0bff615 	stw	r2,-40(fp)
   14ef8:	00000406 	br	14f0c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   14efc:	00c1ffc4 	movi	r3,2047
   14f00:	e0bff917 	ldw	r2,-28(fp)
   14f04:	1885c83a 	sub	r2,r3,r2
   14f08:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   14f0c:	e0bff617 	ldw	r2,-40(fp)
   14f10:	10001e26 	beq	r2,zero,14f8c <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   14f14:	e0fffe17 	ldw	r3,-8(fp)
   14f18:	e0bff617 	ldw	r2,-40(fp)
   14f1c:	1880022e 	bgeu	r3,r2,14f28 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   14f20:	e0bffe17 	ldw	r2,-8(fp)
   14f24:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   14f28:	e0bffc17 	ldw	r2,-16(fp)
   14f2c:	10c20e04 	addi	r3,r2,2104
   14f30:	e0bff917 	ldw	r2,-28(fp)
   14f34:	1885883a 	add	r2,r3,r2
   14f38:	e1bff617 	ldw	r6,-40(fp)
   14f3c:	e17ffd17 	ldw	r5,-12(fp)
   14f40:	1009883a 	mov	r4,r2
   14f44:	0005fc80 	call	5fc8 <memcpy>
      ptr   += n;
   14f48:	e0fffd17 	ldw	r3,-12(fp)
   14f4c:	e0bff617 	ldw	r2,-40(fp)
   14f50:	1885883a 	add	r2,r3,r2
   14f54:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   14f58:	e0fffe17 	ldw	r3,-8(fp)
   14f5c:	e0bff617 	ldw	r2,-40(fp)
   14f60:	1885c83a 	sub	r2,r3,r2
   14f64:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   14f68:	e0fff917 	ldw	r3,-28(fp)
   14f6c:	e0bff617 	ldw	r2,-40(fp)
   14f70:	1885883a 	add	r2,r3,r2
   14f74:	10c1ffcc 	andi	r3,r2,2047
   14f78:	e0bffc17 	ldw	r2,-16(fp)
   14f7c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   14f80:	e0bffe17 	ldw	r2,-8(fp)
   14f84:	00bfc716 	blt	zero,r2,14ea4 <__alt_data_end+0xf0014ea4>
   14f88:	00000106 	br	14f90 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   14f8c:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14f90:	0005303a 	rdctl	r2,status
   14f94:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14f98:	e0fffb17 	ldw	r3,-20(fp)
   14f9c:	00bfff84 	movi	r2,-2
   14fa0:	1884703a 	and	r2,r3,r2
   14fa4:	1001703a 	wrctl	status,r2
  
  return context;
   14fa8:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   14fac:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   14fb0:	e0bffc17 	ldw	r2,-16(fp)
   14fb4:	10800817 	ldw	r2,32(r2)
   14fb8:	10c00094 	ori	r3,r2,2
   14fbc:	e0bffc17 	ldw	r2,-16(fp)
   14fc0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   14fc4:	e0bffc17 	ldw	r2,-16(fp)
   14fc8:	10800017 	ldw	r2,0(r2)
   14fcc:	10800104 	addi	r2,r2,4
   14fd0:	1007883a 	mov	r3,r2
   14fd4:	e0bffc17 	ldw	r2,-16(fp)
   14fd8:	10800817 	ldw	r2,32(r2)
   14fdc:	18800035 	stwio	r2,0(r3)
   14fe0:	e0bffa17 	ldw	r2,-24(fp)
   14fe4:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14fe8:	e0bff817 	ldw	r2,-32(fp)
   14fec:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   14ff0:	e0bffe17 	ldw	r2,-8(fp)
   14ff4:	0080100e 	bge	zero,r2,15038 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   14ff8:	e0bfff17 	ldw	r2,-4(fp)
   14ffc:	1090000c 	andi	r2,r2,16384
   15000:	1000101e 	bne	r2,zero,15044 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   15004:	0001883a 	nop
   15008:	e0bffc17 	ldw	r2,-16(fp)
   1500c:	10c00d17 	ldw	r3,52(r2)
   15010:	e0bff517 	ldw	r2,-44(fp)
   15014:	1880051e 	bne	r3,r2,1502c <altera_avalon_jtag_uart_write+0x1b8>
   15018:	e0bffc17 	ldw	r2,-16(fp)
   1501c:	10c00917 	ldw	r3,36(r2)
   15020:	e0bffc17 	ldw	r2,-16(fp)
   15024:	10800117 	ldw	r2,4(r2)
   15028:	18bff736 	bltu	r3,r2,15008 <__alt_data_end+0xf0015008>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   1502c:	e0bffc17 	ldw	r2,-16(fp)
   15030:	10800917 	ldw	r2,36(r2)
   15034:	1000051e 	bne	r2,zero,1504c <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   15038:	e0bffe17 	ldw	r2,-8(fp)
   1503c:	00bfd016 	blt	zero,r2,14f80 <__alt_data_end+0xf0014f80>
   15040:	00000306 	br	15050 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   15044:	0001883a 	nop
   15048:	00000106 	br	15050 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   1504c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   15050:	e0fffd17 	ldw	r3,-12(fp)
   15054:	e0bff717 	ldw	r2,-36(fp)
   15058:	18800426 	beq	r3,r2,1506c <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   1505c:	e0fffd17 	ldw	r3,-12(fp)
   15060:	e0bff717 	ldw	r2,-36(fp)
   15064:	1885c83a 	sub	r2,r3,r2
   15068:	00000606 	br	15084 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   1506c:	e0bfff17 	ldw	r2,-4(fp)
   15070:	1090000c 	andi	r2,r2,16384
   15074:	10000226 	beq	r2,zero,15080 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   15078:	00bffd44 	movi	r2,-11
   1507c:	00000106 	br	15084 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   15080:	00bffec4 	movi	r2,-5
}
   15084:	e037883a 	mov	sp,fp
   15088:	dfc00117 	ldw	ra,4(sp)
   1508c:	df000017 	ldw	fp,0(sp)
   15090:	dec00204 	addi	sp,sp,8
   15094:	f800283a 	ret

00015098 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   15098:	defffa04 	addi	sp,sp,-24
   1509c:	dfc00515 	stw	ra,20(sp)
   150a0:	df000415 	stw	fp,16(sp)
   150a4:	df000404 	addi	fp,sp,16
   150a8:	e13ffe15 	stw	r4,-8(fp)
   150ac:	2805883a 	mov	r2,r5
   150b0:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   150b4:	e0bffe17 	ldw	r2,-8(fp)
   150b8:	10800017 	ldw	r2,0(r2)
   150bc:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   150c0:	008003f4 	movhi	r2,15
   150c4:	10909004 	addi	r2,r2,16960
   150c8:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   150cc:	e0bffe17 	ldw	r2,-8(fp)
   150d0:	10800803 	ldbu	r2,32(r2)
   150d4:	10803fcc 	andi	r2,r2,255
   150d8:	1080201c 	xori	r2,r2,128
   150dc:	10bfe004 	addi	r2,r2,-128
   150e0:	1000151e 	bne	r2,zero,15138 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   150e4:	00000906 	br	1510c <lcd_write_command+0x74>
    if (--i == 0)
   150e8:	e0bffc17 	ldw	r2,-16(fp)
   150ec:	10bfffc4 	addi	r2,r2,-1
   150f0:	e0bffc15 	stw	r2,-16(fp)
   150f4:	e0bffc17 	ldw	r2,-16(fp)
   150f8:	1000041e 	bne	r2,zero,1510c <lcd_write_command+0x74>
    {
      sp->broken = 1;
   150fc:	e0bffe17 	ldw	r2,-8(fp)
   15100:	00c00044 	movi	r3,1
   15104:	10c00805 	stb	r3,32(r2)
      return;
   15108:	00000c06 	br	1513c <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   1510c:	e0bffd17 	ldw	r2,-12(fp)
   15110:	10800104 	addi	r2,r2,4
   15114:	10800037 	ldwio	r2,0(r2)
   15118:	1080200c 	andi	r2,r2,128
   1511c:	103ff21e 	bne	r2,zero,150e8 <__alt_data_end+0xf00150e8>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   15120:	01001904 	movi	r4,100
   15124:	0017c8c0 	call	17c8c <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   15128:	e0bffd17 	ldw	r2,-12(fp)
   1512c:	e0ffff03 	ldbu	r3,-4(fp)
   15130:	10c00035 	stwio	r3,0(r2)
   15134:	00000106 	br	1513c <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   15138:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   1513c:	e037883a 	mov	sp,fp
   15140:	dfc00117 	ldw	ra,4(sp)
   15144:	df000017 	ldw	fp,0(sp)
   15148:	dec00204 	addi	sp,sp,8
   1514c:	f800283a 	ret

00015150 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   15150:	defffa04 	addi	sp,sp,-24
   15154:	dfc00515 	stw	ra,20(sp)
   15158:	df000415 	stw	fp,16(sp)
   1515c:	df000404 	addi	fp,sp,16
   15160:	e13ffe15 	stw	r4,-8(fp)
   15164:	2805883a 	mov	r2,r5
   15168:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   1516c:	e0bffe17 	ldw	r2,-8(fp)
   15170:	10800017 	ldw	r2,0(r2)
   15174:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   15178:	008003f4 	movhi	r2,15
   1517c:	10909004 	addi	r2,r2,16960
   15180:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   15184:	e0bffe17 	ldw	r2,-8(fp)
   15188:	10800803 	ldbu	r2,32(r2)
   1518c:	10803fcc 	andi	r2,r2,255
   15190:	1080201c 	xori	r2,r2,128
   15194:	10bfe004 	addi	r2,r2,-128
   15198:	10001d1e 	bne	r2,zero,15210 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   1519c:	00000906 	br	151c4 <lcd_write_data+0x74>
    if (--i == 0)
   151a0:	e0bffc17 	ldw	r2,-16(fp)
   151a4:	10bfffc4 	addi	r2,r2,-1
   151a8:	e0bffc15 	stw	r2,-16(fp)
   151ac:	e0bffc17 	ldw	r2,-16(fp)
   151b0:	1000041e 	bne	r2,zero,151c4 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   151b4:	e0bffe17 	ldw	r2,-8(fp)
   151b8:	00c00044 	movi	r3,1
   151bc:	10c00805 	stb	r3,32(r2)
      return;
   151c0:	00001406 	br	15214 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   151c4:	e0bffd17 	ldw	r2,-12(fp)
   151c8:	10800104 	addi	r2,r2,4
   151cc:	10800037 	ldwio	r2,0(r2)
   151d0:	1080200c 	andi	r2,r2,128
   151d4:	103ff21e 	bne	r2,zero,151a0 <__alt_data_end+0xf00151a0>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   151d8:	01001904 	movi	r4,100
   151dc:	0017c8c0 	call	17c8c <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   151e0:	e0bffd17 	ldw	r2,-12(fp)
   151e4:	10800204 	addi	r2,r2,8
   151e8:	1007883a 	mov	r3,r2
   151ec:	e0bfff03 	ldbu	r2,-4(fp)
   151f0:	18800035 	stwio	r2,0(r3)

  sp->address++;
   151f4:	e0bffe17 	ldw	r2,-8(fp)
   151f8:	108008c3 	ldbu	r2,35(r2)
   151fc:	10800044 	addi	r2,r2,1
   15200:	1007883a 	mov	r3,r2
   15204:	e0bffe17 	ldw	r2,-8(fp)
   15208:	10c008c5 	stb	r3,35(r2)
   1520c:	00000106 	br	15214 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   15210:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   15214:	e037883a 	mov	sp,fp
   15218:	dfc00117 	ldw	ra,4(sp)
   1521c:	df000017 	ldw	fp,0(sp)
   15220:	dec00204 	addi	sp,sp,8
   15224:	f800283a 	ret

00015228 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   15228:	defffc04 	addi	sp,sp,-16
   1522c:	dfc00315 	stw	ra,12(sp)
   15230:	df000215 	stw	fp,8(sp)
   15234:	df000204 	addi	fp,sp,8
   15238:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   1523c:	01400044 	movi	r5,1
   15240:	e13fff17 	ldw	r4,-4(fp)
   15244:	00150980 	call	15098 <lcd_write_command>

  sp->x = 0;
   15248:	e0bfff17 	ldw	r2,-4(fp)
   1524c:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   15250:	e0bfff17 	ldw	r2,-4(fp)
   15254:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   15258:	e0bfff17 	ldw	r2,-4(fp)
   1525c:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15260:	e03ffe15 	stw	zero,-8(fp)
   15264:	00001b06 	br	152d4 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   15268:	e0bffe17 	ldw	r2,-8(fp)
   1526c:	108018e4 	muli	r2,r2,99
   15270:	10801004 	addi	r2,r2,64
   15274:	e0ffff17 	ldw	r3,-4(fp)
   15278:	1885883a 	add	r2,r3,r2
   1527c:	01801444 	movi	r6,81
   15280:	01400804 	movi	r5,32
   15284:	1009883a 	mov	r4,r2
   15288:	00061100 	call	6110 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   1528c:	e0bffe17 	ldw	r2,-8(fp)
   15290:	108018e4 	muli	r2,r2,99
   15294:	10800c04 	addi	r2,r2,48
   15298:	e0ffff17 	ldw	r3,-4(fp)
   1529c:	1885883a 	add	r2,r3,r2
   152a0:	01800404 	movi	r6,16
   152a4:	01400804 	movi	r5,32
   152a8:	1009883a 	mov	r4,r2
   152ac:	00061100 	call	6110 <memset>
    sp->line[y].width = 0;
   152b0:	e0ffff17 	ldw	r3,-4(fp)
   152b4:	e0bffe17 	ldw	r2,-8(fp)
   152b8:	108018e4 	muli	r2,r2,99
   152bc:	1885883a 	add	r2,r3,r2
   152c0:	10802444 	addi	r2,r2,145
   152c4:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   152c8:	e0bffe17 	ldw	r2,-8(fp)
   152cc:	10800044 	addi	r2,r2,1
   152d0:	e0bffe15 	stw	r2,-8(fp)
   152d4:	e0bffe17 	ldw	r2,-8(fp)
   152d8:	10800090 	cmplti	r2,r2,2
   152dc:	103fe21e 	bne	r2,zero,15268 <__alt_data_end+0xf0015268>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   152e0:	0001883a 	nop
   152e4:	e037883a 	mov	sp,fp
   152e8:	dfc00117 	ldw	ra,4(sp)
   152ec:	df000017 	ldw	fp,0(sp)
   152f0:	dec00204 	addi	sp,sp,8
   152f4:	f800283a 	ret

000152f8 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   152f8:	defff704 	addi	sp,sp,-36
   152fc:	dfc00815 	stw	ra,32(sp)
   15300:	df000715 	stw	fp,28(sp)
   15304:	df000704 	addi	fp,sp,28
   15308:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   1530c:	e0bfff17 	ldw	r2,-4(fp)
   15310:	10800943 	ldbu	r2,37(r2)
   15314:	10803fcc 	andi	r2,r2,255
   15318:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1531c:	e03ff915 	stw	zero,-28(fp)
   15320:	00006806 	br	154c4 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   15324:	e0ffff17 	ldw	r3,-4(fp)
   15328:	e0bff917 	ldw	r2,-28(fp)
   1532c:	108018e4 	muli	r2,r2,99
   15330:	1885883a 	add	r2,r3,r2
   15334:	10802444 	addi	r2,r2,145
   15338:	10800003 	ldbu	r2,0(r2)
   1533c:	10803fcc 	andi	r2,r2,255
   15340:	1080201c 	xori	r2,r2,128
   15344:	10bfe004 	addi	r2,r2,-128
   15348:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   1534c:	e0ffff17 	ldw	r3,-4(fp)
   15350:	e0bff917 	ldw	r2,-28(fp)
   15354:	108018e4 	muli	r2,r2,99
   15358:	1885883a 	add	r2,r3,r2
   1535c:	10802484 	addi	r2,r2,146
   15360:	10800003 	ldbu	r2,0(r2)
   15364:	10c03fcc 	andi	r3,r2,255
   15368:	e0bffc17 	ldw	r2,-16(fp)
   1536c:	1885383a 	mul	r2,r3,r2
   15370:	1005d23a 	srai	r2,r2,8
   15374:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   15378:	e0fffb17 	ldw	r3,-20(fp)
   1537c:	e0bffd17 	ldw	r2,-12(fp)
   15380:	18800116 	blt	r3,r2,15388 <lcd_repaint_screen+0x90>
      offset = 0;
   15384:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   15388:	e03ffa15 	stw	zero,-24(fp)
   1538c:	00004706 	br	154ac <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   15390:	e0fffa17 	ldw	r3,-24(fp)
   15394:	e0bffb17 	ldw	r2,-20(fp)
   15398:	1885883a 	add	r2,r3,r2
   1539c:	e0fffd17 	ldw	r3,-12(fp)
   153a0:	10c9283a 	div	r4,r2,r3
   153a4:	e0fffd17 	ldw	r3,-12(fp)
   153a8:	20c7383a 	mul	r3,r4,r3
   153ac:	10c5c83a 	sub	r2,r2,r3
   153b0:	e13fff17 	ldw	r4,-4(fp)
   153b4:	e0fff917 	ldw	r3,-28(fp)
   153b8:	18c018e4 	muli	r3,r3,99
   153bc:	20c7883a 	add	r3,r4,r3
   153c0:	1885883a 	add	r2,r3,r2
   153c4:	10801004 	addi	r2,r2,64
   153c8:	10800003 	ldbu	r2,0(r2)
   153cc:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   153d0:	e0ffff17 	ldw	r3,-4(fp)
   153d4:	e0bff917 	ldw	r2,-28(fp)
   153d8:	108018e4 	muli	r2,r2,99
   153dc:	1887883a 	add	r3,r3,r2
   153e0:	e0bffa17 	ldw	r2,-24(fp)
   153e4:	1885883a 	add	r2,r3,r2
   153e8:	10800c04 	addi	r2,r2,48
   153ec:	10800003 	ldbu	r2,0(r2)
   153f0:	10c03fcc 	andi	r3,r2,255
   153f4:	18c0201c 	xori	r3,r3,128
   153f8:	18ffe004 	addi	r3,r3,-128
   153fc:	e0bffe07 	ldb	r2,-8(fp)
   15400:	18802726 	beq	r3,r2,154a0 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   15404:	e0fff917 	ldw	r3,-28(fp)
   15408:	d0a01204 	addi	r2,gp,-32696
   1540c:	1885883a 	add	r2,r3,r2
   15410:	10800003 	ldbu	r2,0(r2)
   15414:	1007883a 	mov	r3,r2
   15418:	e0bffa17 	ldw	r2,-24(fp)
   1541c:	1885883a 	add	r2,r3,r2
   15420:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   15424:	e0fffe43 	ldbu	r3,-7(fp)
   15428:	e0bfff17 	ldw	r2,-4(fp)
   1542c:	108008c3 	ldbu	r2,35(r2)
   15430:	10803fcc 	andi	r2,r2,255
   15434:	1080201c 	xori	r2,r2,128
   15438:	10bfe004 	addi	r2,r2,-128
   1543c:	18800a26 	beq	r3,r2,15468 <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   15440:	e0fffe43 	ldbu	r3,-7(fp)
   15444:	00bfe004 	movi	r2,-128
   15448:	1884b03a 	or	r2,r3,r2
   1544c:	10803fcc 	andi	r2,r2,255
   15450:	100b883a 	mov	r5,r2
   15454:	e13fff17 	ldw	r4,-4(fp)
   15458:	00150980 	call	15098 <lcd_write_command>
          sp->address = address;
   1545c:	e0fffe43 	ldbu	r3,-7(fp)
   15460:	e0bfff17 	ldw	r2,-4(fp)
   15464:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   15468:	e0bffe03 	ldbu	r2,-8(fp)
   1546c:	10803fcc 	andi	r2,r2,255
   15470:	100b883a 	mov	r5,r2
   15474:	e13fff17 	ldw	r4,-4(fp)
   15478:	00151500 	call	15150 <lcd_write_data>
        sp->line[y].visible[x] = c;
   1547c:	e0ffff17 	ldw	r3,-4(fp)
   15480:	e0bff917 	ldw	r2,-28(fp)
   15484:	108018e4 	muli	r2,r2,99
   15488:	1887883a 	add	r3,r3,r2
   1548c:	e0bffa17 	ldw	r2,-24(fp)
   15490:	1885883a 	add	r2,r3,r2
   15494:	10800c04 	addi	r2,r2,48
   15498:	e0fffe03 	ldbu	r3,-8(fp)
   1549c:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   154a0:	e0bffa17 	ldw	r2,-24(fp)
   154a4:	10800044 	addi	r2,r2,1
   154a8:	e0bffa15 	stw	r2,-24(fp)
   154ac:	e0bffa17 	ldw	r2,-24(fp)
   154b0:	10800410 	cmplti	r2,r2,16
   154b4:	103fb61e 	bne	r2,zero,15390 <__alt_data_end+0xf0015390>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   154b8:	e0bff917 	ldw	r2,-28(fp)
   154bc:	10800044 	addi	r2,r2,1
   154c0:	e0bff915 	stw	r2,-28(fp)
   154c4:	e0bff917 	ldw	r2,-28(fp)
   154c8:	10800090 	cmplti	r2,r2,2
   154cc:	103f951e 	bne	r2,zero,15324 <__alt_data_end+0xf0015324>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   154d0:	0001883a 	nop
   154d4:	e037883a 	mov	sp,fp
   154d8:	dfc00117 	ldw	ra,4(sp)
   154dc:	df000017 	ldw	fp,0(sp)
   154e0:	dec00204 	addi	sp,sp,8
   154e4:	f800283a 	ret

000154e8 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   154e8:	defffc04 	addi	sp,sp,-16
   154ec:	dfc00315 	stw	ra,12(sp)
   154f0:	df000215 	stw	fp,8(sp)
   154f4:	df000204 	addi	fp,sp,8
   154f8:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   154fc:	e03ffe15 	stw	zero,-8(fp)
   15500:	00001d06 	br	15578 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   15504:	e0bffe17 	ldw	r2,-8(fp)
   15508:	00800f16 	blt	zero,r2,15548 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   1550c:	e0bffe17 	ldw	r2,-8(fp)
   15510:	108018e4 	muli	r2,r2,99
   15514:	10801004 	addi	r2,r2,64
   15518:	e0ffff17 	ldw	r3,-4(fp)
   1551c:	1889883a 	add	r4,r3,r2
   15520:	e0bffe17 	ldw	r2,-8(fp)
   15524:	10800044 	addi	r2,r2,1
   15528:	108018e4 	muli	r2,r2,99
   1552c:	10801004 	addi	r2,r2,64
   15530:	e0ffff17 	ldw	r3,-4(fp)
   15534:	1885883a 	add	r2,r3,r2
   15538:	01801404 	movi	r6,80
   1553c:	100b883a 	mov	r5,r2
   15540:	0005fc80 	call	5fc8 <memcpy>
   15544:	00000906 	br	1556c <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   15548:	e0bffe17 	ldw	r2,-8(fp)
   1554c:	108018e4 	muli	r2,r2,99
   15550:	10801004 	addi	r2,r2,64
   15554:	e0ffff17 	ldw	r3,-4(fp)
   15558:	1885883a 	add	r2,r3,r2
   1555c:	01801404 	movi	r6,80
   15560:	01400804 	movi	r5,32
   15564:	1009883a 	mov	r4,r2
   15568:	00061100 	call	6110 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1556c:	e0bffe17 	ldw	r2,-8(fp)
   15570:	10800044 	addi	r2,r2,1
   15574:	e0bffe15 	stw	r2,-8(fp)
   15578:	e0bffe17 	ldw	r2,-8(fp)
   1557c:	10800090 	cmplti	r2,r2,2
   15580:	103fe01e 	bne	r2,zero,15504 <__alt_data_end+0xf0015504>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   15584:	e0bfff17 	ldw	r2,-4(fp)
   15588:	10800883 	ldbu	r2,34(r2)
   1558c:	10bfffc4 	addi	r2,r2,-1
   15590:	1007883a 	mov	r3,r2
   15594:	e0bfff17 	ldw	r2,-4(fp)
   15598:	10c00885 	stb	r3,34(r2)
}
   1559c:	0001883a 	nop
   155a0:	e037883a 	mov	sp,fp
   155a4:	dfc00117 	ldw	ra,4(sp)
   155a8:	df000017 	ldw	fp,0(sp)
   155ac:	dec00204 	addi	sp,sp,8
   155b0:	f800283a 	ret

000155b4 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   155b4:	defff904 	addi	sp,sp,-28
   155b8:	dfc00615 	stw	ra,24(sp)
   155bc:	df000515 	stw	fp,20(sp)
   155c0:	df000504 	addi	fp,sp,20
   155c4:	e13ffe15 	stw	r4,-8(fp)
   155c8:	2805883a 	mov	r2,r5
   155cc:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   155d0:	e03ffb15 	stw	zero,-20(fp)
   155d4:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   155d8:	e0bffe17 	ldw	r2,-8(fp)
   155dc:	10800a03 	ldbu	r2,40(r2)
   155e0:	10803fcc 	andi	r2,r2,255
   155e4:	1080201c 	xori	r2,r2,128
   155e8:	10bfe004 	addi	r2,r2,-128
   155ec:	108016d8 	cmpnei	r2,r2,91
   155f0:	1000411e 	bne	r2,zero,156f8 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   155f4:	e0bffe17 	ldw	r2,-8(fp)
   155f8:	10800a04 	addi	r2,r2,40
   155fc:	10800044 	addi	r2,r2,1
   15600:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   15604:	00000c06 	br	15638 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   15608:	e0bffb17 	ldw	r2,-20(fp)
   1560c:	10c002a4 	muli	r3,r2,10
   15610:	e0bffd17 	ldw	r2,-12(fp)
   15614:	11000044 	addi	r4,r2,1
   15618:	e13ffd15 	stw	r4,-12(fp)
   1561c:	10800003 	ldbu	r2,0(r2)
   15620:	10803fcc 	andi	r2,r2,255
   15624:	1080201c 	xori	r2,r2,128
   15628:	10bfe004 	addi	r2,r2,-128
   1562c:	10bff404 	addi	r2,r2,-48
   15630:	1885883a 	add	r2,r3,r2
   15634:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   15638:	d0e01717 	ldw	r3,-32676(gp)
   1563c:	e0bffd17 	ldw	r2,-12(fp)
   15640:	10800003 	ldbu	r2,0(r2)
   15644:	10803fcc 	andi	r2,r2,255
   15648:	1080201c 	xori	r2,r2,128
   1564c:	10bfe004 	addi	r2,r2,-128
   15650:	10800044 	addi	r2,r2,1
   15654:	1885883a 	add	r2,r3,r2
   15658:	10800003 	ldbu	r2,0(r2)
   1565c:	10803fcc 	andi	r2,r2,255
   15660:	1080010c 	andi	r2,r2,4
   15664:	103fe81e 	bne	r2,zero,15608 <__alt_data_end+0xf0015608>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   15668:	e0bffd17 	ldw	r2,-12(fp)
   1566c:	10800003 	ldbu	r2,0(r2)
   15670:	10803fcc 	andi	r2,r2,255
   15674:	1080201c 	xori	r2,r2,128
   15678:	10bfe004 	addi	r2,r2,-128
   1567c:	10800ed8 	cmpnei	r2,r2,59
   15680:	10001f1e 	bne	r2,zero,15700 <lcd_handle_escape+0x14c>
    {
      ptr++;
   15684:	e0bffd17 	ldw	r2,-12(fp)
   15688:	10800044 	addi	r2,r2,1
   1568c:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   15690:	00000c06 	br	156c4 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   15694:	e0bffc17 	ldw	r2,-16(fp)
   15698:	10c002a4 	muli	r3,r2,10
   1569c:	e0bffd17 	ldw	r2,-12(fp)
   156a0:	11000044 	addi	r4,r2,1
   156a4:	e13ffd15 	stw	r4,-12(fp)
   156a8:	10800003 	ldbu	r2,0(r2)
   156ac:	10803fcc 	andi	r2,r2,255
   156b0:	1080201c 	xori	r2,r2,128
   156b4:	10bfe004 	addi	r2,r2,-128
   156b8:	10bff404 	addi	r2,r2,-48
   156bc:	1885883a 	add	r2,r3,r2
   156c0:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   156c4:	d0e01717 	ldw	r3,-32676(gp)
   156c8:	e0bffd17 	ldw	r2,-12(fp)
   156cc:	10800003 	ldbu	r2,0(r2)
   156d0:	10803fcc 	andi	r2,r2,255
   156d4:	1080201c 	xori	r2,r2,128
   156d8:	10bfe004 	addi	r2,r2,-128
   156dc:	10800044 	addi	r2,r2,1
   156e0:	1885883a 	add	r2,r3,r2
   156e4:	10800003 	ldbu	r2,0(r2)
   156e8:	10803fcc 	andi	r2,r2,255
   156ec:	1080010c 	andi	r2,r2,4
   156f0:	103fe81e 	bne	r2,zero,15694 <__alt_data_end+0xf0015694>
   156f4:	00000206 	br	15700 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   156f8:	00bfffc4 	movi	r2,-1
   156fc:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   15700:	e0bfff07 	ldb	r2,-4(fp)
   15704:	10c012a0 	cmpeqi	r3,r2,74
   15708:	1800291e 	bne	r3,zero,157b0 <lcd_handle_escape+0x1fc>
   1570c:	10c012c8 	cmpgei	r3,r2,75
   15710:	1800031e 	bne	r3,zero,15720 <lcd_handle_escape+0x16c>
   15714:	10801220 	cmpeqi	r2,r2,72
   15718:	1000061e 	bne	r2,zero,15734 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   1571c:	00004a06 	br	15848 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   15720:	10c012e0 	cmpeqi	r3,r2,75
   15724:	1800281e 	bne	r3,zero,157c8 <lcd_handle_escape+0x214>
   15728:	108019a0 	cmpeqi	r2,r2,102
   1572c:	1000011e 	bne	r2,zero,15734 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   15730:	00004506 	br	15848 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   15734:	e0bffc17 	ldw	r2,-16(fp)
   15738:	0080050e 	bge	zero,r2,15750 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   1573c:	e0bffc17 	ldw	r2,-16(fp)
   15740:	10bfffc4 	addi	r2,r2,-1
   15744:	1007883a 	mov	r3,r2
   15748:	e0bffe17 	ldw	r2,-8(fp)
   1574c:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   15750:	e0bffb17 	ldw	r2,-20(fp)
   15754:	0080370e 	bge	zero,r2,15834 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   15758:	e0bffb17 	ldw	r2,-20(fp)
   1575c:	10bfffc4 	addi	r2,r2,-1
   15760:	1007883a 	mov	r3,r2
   15764:	e0bffe17 	ldw	r2,-8(fp)
   15768:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   1576c:	e0bffe17 	ldw	r2,-8(fp)
   15770:	10800883 	ldbu	r2,34(r2)
   15774:	10803fcc 	andi	r2,r2,255
   15778:	10800170 	cmpltui	r2,r2,5
   1577c:	1000061e 	bne	r2,zero,15798 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   15780:	e0bffe17 	ldw	r2,-8(fp)
   15784:	00c00104 	movi	r3,4
   15788:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   1578c:	00000206 	br	15798 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   15790:	e13ffe17 	ldw	r4,-8(fp)
   15794:	00154e80 	call	154e8 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   15798:	e0bffe17 	ldw	r2,-8(fp)
   1579c:	10800883 	ldbu	r2,34(r2)
   157a0:	10803fcc 	andi	r2,r2,255
   157a4:	108000e8 	cmpgeui	r2,r2,3
   157a8:	103ff91e 	bne	r2,zero,15790 <__alt_data_end+0xf0015790>
        lcd_scroll_up(sp);
    }
    break;
   157ac:	00002106 	br	15834 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   157b0:	e0bffb17 	ldw	r2,-20(fp)
   157b4:	10800098 	cmpnei	r2,r2,2
   157b8:	1000201e 	bne	r2,zero,1583c <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   157bc:	e13ffe17 	ldw	r4,-8(fp)
   157c0:	00152280 	call	15228 <lcd_clear_screen>
    break;
   157c4:	00001d06 	br	1583c <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   157c8:	e0bffb17 	ldw	r2,-20(fp)
   157cc:	00801d16 	blt	zero,r2,15844 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   157d0:	e0bffe17 	ldw	r2,-8(fp)
   157d4:	10800843 	ldbu	r2,33(r2)
   157d8:	10803fcc 	andi	r2,r2,255
   157dc:	10801428 	cmpgeui	r2,r2,80
   157e0:	1000181e 	bne	r2,zero,15844 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   157e4:	e0bffe17 	ldw	r2,-8(fp)
   157e8:	10800883 	ldbu	r2,34(r2)
   157ec:	10803fcc 	andi	r2,r2,255
   157f0:	108018e4 	muli	r2,r2,99
   157f4:	10801004 	addi	r2,r2,64
   157f8:	e0fffe17 	ldw	r3,-8(fp)
   157fc:	1887883a 	add	r3,r3,r2
   15800:	e0bffe17 	ldw	r2,-8(fp)
   15804:	10800843 	ldbu	r2,33(r2)
   15808:	10803fcc 	andi	r2,r2,255
   1580c:	1889883a 	add	r4,r3,r2
   15810:	e0bffe17 	ldw	r2,-8(fp)
   15814:	10800843 	ldbu	r2,33(r2)
   15818:	10803fcc 	andi	r2,r2,255
   1581c:	00c01404 	movi	r3,80
   15820:	1885c83a 	sub	r2,r3,r2
   15824:	100d883a 	mov	r6,r2
   15828:	01400804 	movi	r5,32
   1582c:	00061100 	call	6110 <memset>
    }
    break;
   15830:	00000406 	br	15844 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   15834:	0001883a 	nop
   15838:	00000306 	br	15848 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   1583c:	0001883a 	nop
   15840:	00000106 	br	15848 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   15844:	0001883a 	nop
  }
}
   15848:	0001883a 	nop
   1584c:	e037883a 	mov	sp,fp
   15850:	dfc00117 	ldw	ra,4(sp)
   15854:	df000017 	ldw	fp,0(sp)
   15858:	dec00204 	addi	sp,sp,8
   1585c:	f800283a 	ret

00015860 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   15860:	defff304 	addi	sp,sp,-52
   15864:	dfc00c15 	stw	ra,48(sp)
   15868:	df000b15 	stw	fp,44(sp)
   1586c:	df000b04 	addi	fp,sp,44
   15870:	e13ffc15 	stw	r4,-16(fp)
   15874:	e17ffd15 	stw	r5,-12(fp)
   15878:	e1bffe15 	stw	r6,-8(fp)
   1587c:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   15880:	e0bffe17 	ldw	r2,-8(fp)
   15884:	e0fffd17 	ldw	r3,-12(fp)
   15888:	1885883a 	add	r2,r3,r2
   1588c:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   15890:	e0bffc17 	ldw	r2,-16(fp)
   15894:	00c00044 	movi	r3,1
   15898:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   1589c:	00009906 	br	15b04 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   158a0:	e0bffd17 	ldw	r2,-12(fp)
   158a4:	10800003 	ldbu	r2,0(r2)
   158a8:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   158ac:	e0bffc17 	ldw	r2,-16(fp)
   158b0:	10800903 	ldbu	r2,36(r2)
   158b4:	10803fcc 	andi	r2,r2,255
   158b8:	1080201c 	xori	r2,r2,128
   158bc:	10bfe004 	addi	r2,r2,-128
   158c0:	10003716 	blt	r2,zero,159a0 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   158c4:	e0bffc17 	ldw	r2,-16(fp)
   158c8:	10800903 	ldbu	r2,36(r2)
   158cc:	10803fcc 	andi	r2,r2,255
   158d0:	1080201c 	xori	r2,r2,128
   158d4:	10bfe004 	addi	r2,r2,-128
   158d8:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   158dc:	e0bffa17 	ldw	r2,-24(fp)
   158e0:	1000031e 	bne	r2,zero,158f0 <altera_avalon_lcd_16207_write+0x90>
   158e4:	e0bff907 	ldb	r2,-28(fp)
   158e8:	108016d8 	cmpnei	r2,r2,91
   158ec:	10000d1e 	bne	r2,zero,15924 <altera_avalon_lcd_16207_write+0xc4>
   158f0:	e0bffa17 	ldw	r2,-24(fp)
   158f4:	10001826 	beq	r2,zero,15958 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   158f8:	d0e01717 	ldw	r3,-32676(gp)
   158fc:	e0bff907 	ldb	r2,-28(fp)
   15900:	10800044 	addi	r2,r2,1
   15904:	1885883a 	add	r2,r3,r2
   15908:	10800003 	ldbu	r2,0(r2)
   1590c:	10803fcc 	andi	r2,r2,255
   15910:	1080010c 	andi	r2,r2,4
   15914:	1000101e 	bne	r2,zero,15958 <altera_avalon_lcd_16207_write+0xf8>
   15918:	e0bff907 	ldb	r2,-28(fp)
   1591c:	10800ee0 	cmpeqi	r2,r2,59
   15920:	10000d1e 	bne	r2,zero,15958 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   15924:	e0fffc17 	ldw	r3,-16(fp)
   15928:	e0bffa17 	ldw	r2,-24(fp)
   1592c:	1885883a 	add	r2,r3,r2
   15930:	10800a04 	addi	r2,r2,40
   15934:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   15938:	e0bff907 	ldb	r2,-28(fp)
   1593c:	100b883a 	mov	r5,r2
   15940:	e13ffc17 	ldw	r4,-16(fp)
   15944:	00155b40 	call	155b4 <lcd_handle_escape>

        sp->esccount = -1;
   15948:	e0bffc17 	ldw	r2,-16(fp)
   1594c:	00ffffc4 	movi	r3,-1
   15950:	10c00905 	stb	r3,36(r2)
   15954:	00006806 	br	15af8 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   15958:	e0bffc17 	ldw	r2,-16(fp)
   1595c:	10800903 	ldbu	r2,36(r2)
   15960:	10803fcc 	andi	r2,r2,255
   15964:	108001e8 	cmpgeui	r2,r2,7
   15968:	1000631e 	bne	r2,zero,15af8 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   1596c:	e0fffc17 	ldw	r3,-16(fp)
   15970:	e0bffa17 	ldw	r2,-24(fp)
   15974:	1885883a 	add	r2,r3,r2
   15978:	10800a04 	addi	r2,r2,40
   1597c:	e0fff903 	ldbu	r3,-28(fp)
   15980:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   15984:	e0bffc17 	ldw	r2,-16(fp)
   15988:	10800903 	ldbu	r2,36(r2)
   1598c:	10800044 	addi	r2,r2,1
   15990:	1007883a 	mov	r3,r2
   15994:	e0bffc17 	ldw	r2,-16(fp)
   15998:	10c00905 	stb	r3,36(r2)
   1599c:	00005606 	br	15af8 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   159a0:	e0bff907 	ldb	r2,-28(fp)
   159a4:	108006d8 	cmpnei	r2,r2,27
   159a8:	1000031e 	bne	r2,zero,159b8 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   159ac:	e0bffc17 	ldw	r2,-16(fp)
   159b0:	10000905 	stb	zero,36(r2)
   159b4:	00005006 	br	15af8 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   159b8:	e0bff907 	ldb	r2,-28(fp)
   159bc:	10800358 	cmpnei	r2,r2,13
   159c0:	1000031e 	bne	r2,zero,159d0 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   159c4:	e0bffc17 	ldw	r2,-16(fp)
   159c8:	10000845 	stb	zero,33(r2)
   159cc:	00004a06 	br	15af8 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   159d0:	e0bff907 	ldb	r2,-28(fp)
   159d4:	10800298 	cmpnei	r2,r2,10
   159d8:	1000101e 	bne	r2,zero,15a1c <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   159dc:	e0bffc17 	ldw	r2,-16(fp)
   159e0:	10000845 	stb	zero,33(r2)
      sp->y++;
   159e4:	e0bffc17 	ldw	r2,-16(fp)
   159e8:	10800883 	ldbu	r2,34(r2)
   159ec:	10800044 	addi	r2,r2,1
   159f0:	1007883a 	mov	r3,r2
   159f4:	e0bffc17 	ldw	r2,-16(fp)
   159f8:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   159fc:	e0bffc17 	ldw	r2,-16(fp)
   15a00:	10800883 	ldbu	r2,34(r2)
   15a04:	10803fcc 	andi	r2,r2,255
   15a08:	108000f0 	cmpltui	r2,r2,3
   15a0c:	10003a1e 	bne	r2,zero,15af8 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   15a10:	e13ffc17 	ldw	r4,-16(fp)
   15a14:	00154e80 	call	154e8 <lcd_scroll_up>
   15a18:	00003706 	br	15af8 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   15a1c:	e0bff907 	ldb	r2,-28(fp)
   15a20:	10800218 	cmpnei	r2,r2,8
   15a24:	10000b1e 	bne	r2,zero,15a54 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   15a28:	e0bffc17 	ldw	r2,-16(fp)
   15a2c:	10800843 	ldbu	r2,33(r2)
   15a30:	10803fcc 	andi	r2,r2,255
   15a34:	10003026 	beq	r2,zero,15af8 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   15a38:	e0bffc17 	ldw	r2,-16(fp)
   15a3c:	10800843 	ldbu	r2,33(r2)
   15a40:	10bfffc4 	addi	r2,r2,-1
   15a44:	1007883a 	mov	r3,r2
   15a48:	e0bffc17 	ldw	r2,-16(fp)
   15a4c:	10c00845 	stb	r3,33(r2)
   15a50:	00002906 	br	15af8 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   15a54:	d0e01717 	ldw	r3,-32676(gp)
   15a58:	e0bff907 	ldb	r2,-28(fp)
   15a5c:	10800044 	addi	r2,r2,1
   15a60:	1885883a 	add	r2,r3,r2
   15a64:	10800003 	ldbu	r2,0(r2)
   15a68:	10803fcc 	andi	r2,r2,255
   15a6c:	1080201c 	xori	r2,r2,128
   15a70:	10bfe004 	addi	r2,r2,-128
   15a74:	108025cc 	andi	r2,r2,151
   15a78:	10001f26 	beq	r2,zero,15af8 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   15a7c:	e0bffc17 	ldw	r2,-16(fp)
   15a80:	10800883 	ldbu	r2,34(r2)
   15a84:	10803fcc 	andi	r2,r2,255
   15a88:	108000b0 	cmpltui	r2,r2,2
   15a8c:	1000021e 	bne	r2,zero,15a98 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   15a90:	e13ffc17 	ldw	r4,-16(fp)
   15a94:	00154e80 	call	154e8 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   15a98:	e0bffc17 	ldw	r2,-16(fp)
   15a9c:	10800843 	ldbu	r2,33(r2)
   15aa0:	10803fcc 	andi	r2,r2,255
   15aa4:	10801428 	cmpgeui	r2,r2,80
   15aa8:	10000d1e 	bne	r2,zero,15ae0 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   15aac:	e0bffc17 	ldw	r2,-16(fp)
   15ab0:	10800883 	ldbu	r2,34(r2)
   15ab4:	10c03fcc 	andi	r3,r2,255
   15ab8:	e0bffc17 	ldw	r2,-16(fp)
   15abc:	10800843 	ldbu	r2,33(r2)
   15ac0:	10803fcc 	andi	r2,r2,255
   15ac4:	e13ffc17 	ldw	r4,-16(fp)
   15ac8:	18c018e4 	muli	r3,r3,99
   15acc:	20c7883a 	add	r3,r4,r3
   15ad0:	1885883a 	add	r2,r3,r2
   15ad4:	10801004 	addi	r2,r2,64
   15ad8:	e0fff903 	ldbu	r3,-28(fp)
   15adc:	10c00005 	stb	r3,0(r2)

      sp->x++;
   15ae0:	e0bffc17 	ldw	r2,-16(fp)
   15ae4:	10800843 	ldbu	r2,33(r2)
   15ae8:	10800044 	addi	r2,r2,1
   15aec:	1007883a 	mov	r3,r2
   15af0:	e0bffc17 	ldw	r2,-16(fp)
   15af4:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   15af8:	e0bffd17 	ldw	r2,-12(fp)
   15afc:	10800044 	addi	r2,r2,1
   15b00:	e0bffd15 	stw	r2,-12(fp)
   15b04:	e0fffd17 	ldw	r3,-12(fp)
   15b08:	e0bff817 	ldw	r2,-32(fp)
   15b0c:	18bf6436 	bltu	r3,r2,158a0 <__alt_data_end+0xf00158a0>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   15b10:	00800404 	movi	r2,16
   15b14:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15b18:	e03ff515 	stw	zero,-44(fp)
   15b1c:	00003706 	br	15bfc <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   15b20:	00801404 	movi	r2,80
   15b24:	e0bff715 	stw	r2,-36(fp)
   15b28:	00001106 	br	15b70 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   15b2c:	e0bff717 	ldw	r2,-36(fp)
   15b30:	10bfffc4 	addi	r2,r2,-1
   15b34:	e13ffc17 	ldw	r4,-16(fp)
   15b38:	e0fff517 	ldw	r3,-44(fp)
   15b3c:	18c018e4 	muli	r3,r3,99
   15b40:	20c7883a 	add	r3,r4,r3
   15b44:	1885883a 	add	r2,r3,r2
   15b48:	10801004 	addi	r2,r2,64
   15b4c:	10800003 	ldbu	r2,0(r2)
   15b50:	10803fcc 	andi	r2,r2,255
   15b54:	1080201c 	xori	r2,r2,128
   15b58:	10bfe004 	addi	r2,r2,-128
   15b5c:	10800820 	cmpeqi	r2,r2,32
   15b60:	10000626 	beq	r2,zero,15b7c <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   15b64:	e0bff717 	ldw	r2,-36(fp)
   15b68:	10bfffc4 	addi	r2,r2,-1
   15b6c:	e0bff715 	stw	r2,-36(fp)
   15b70:	e0bff717 	ldw	r2,-36(fp)
   15b74:	00bfed16 	blt	zero,r2,15b2c <__alt_data_end+0xf0015b2c>
   15b78:	00000106 	br	15b80 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   15b7c:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   15b80:	e0bff717 	ldw	r2,-36(fp)
   15b84:	10800448 	cmpgei	r2,r2,17
   15b88:	1000031e 	bne	r2,zero,15b98 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   15b8c:	00800404 	movi	r2,16
   15b90:	e0bff715 	stw	r2,-36(fp)
   15b94:	00000306 	br	15ba4 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   15b98:	e0bff717 	ldw	r2,-36(fp)
   15b9c:	10800044 	addi	r2,r2,1
   15ba0:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   15ba4:	e0bff717 	ldw	r2,-36(fp)
   15ba8:	1009883a 	mov	r4,r2
   15bac:	e0fffc17 	ldw	r3,-16(fp)
   15bb0:	e0bff517 	ldw	r2,-44(fp)
   15bb4:	108018e4 	muli	r2,r2,99
   15bb8:	1885883a 	add	r2,r3,r2
   15bbc:	10802444 	addi	r2,r2,145
   15bc0:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   15bc4:	e0fff617 	ldw	r3,-40(fp)
   15bc8:	e0bff717 	ldw	r2,-36(fp)
   15bcc:	1880020e 	bge	r3,r2,15bd8 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   15bd0:	e0bff717 	ldw	r2,-36(fp)
   15bd4:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   15bd8:	e0fffc17 	ldw	r3,-16(fp)
   15bdc:	e0bff517 	ldw	r2,-44(fp)
   15be0:	108018e4 	muli	r2,r2,99
   15be4:	1885883a 	add	r2,r3,r2
   15be8:	10802484 	addi	r2,r2,146
   15bec:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15bf0:	e0bff517 	ldw	r2,-44(fp)
   15bf4:	10800044 	addi	r2,r2,1
   15bf8:	e0bff515 	stw	r2,-44(fp)
   15bfc:	e0bff517 	ldw	r2,-44(fp)
   15c00:	10800090 	cmplti	r2,r2,2
   15c04:	103fc61e 	bne	r2,zero,15b20 <__alt_data_end+0xf0015b20>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   15c08:	e0bff617 	ldw	r2,-40(fp)
   15c0c:	10800448 	cmpgei	r2,r2,17
   15c10:	1000031e 	bne	r2,zero,15c20 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   15c14:	e0bffc17 	ldw	r2,-16(fp)
   15c18:	10000985 	stb	zero,38(r2)
   15c1c:	00002d06 	br	15cd4 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   15c20:	e0bff617 	ldw	r2,-40(fp)
   15c24:	1085883a 	add	r2,r2,r2
   15c28:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   15c2c:	e0bff617 	ldw	r2,-40(fp)
   15c30:	1007883a 	mov	r3,r2
   15c34:	e0bffc17 	ldw	r2,-16(fp)
   15c38:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15c3c:	e03ff515 	stw	zero,-44(fp)
   15c40:	00002106 	br	15cc8 <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   15c44:	e0fffc17 	ldw	r3,-16(fp)
   15c48:	e0bff517 	ldw	r2,-44(fp)
   15c4c:	108018e4 	muli	r2,r2,99
   15c50:	1885883a 	add	r2,r3,r2
   15c54:	10802444 	addi	r2,r2,145
   15c58:	10800003 	ldbu	r2,0(r2)
   15c5c:	10803fcc 	andi	r2,r2,255
   15c60:	1080201c 	xori	r2,r2,128
   15c64:	10bfe004 	addi	r2,r2,-128
   15c68:	10800450 	cmplti	r2,r2,17
   15c6c:	1000131e 	bne	r2,zero,15cbc <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   15c70:	e0fffc17 	ldw	r3,-16(fp)
   15c74:	e0bff517 	ldw	r2,-44(fp)
   15c78:	108018e4 	muli	r2,r2,99
   15c7c:	1885883a 	add	r2,r3,r2
   15c80:	10802444 	addi	r2,r2,145
   15c84:	10800003 	ldbu	r2,0(r2)
   15c88:	10803fcc 	andi	r2,r2,255
   15c8c:	1080201c 	xori	r2,r2,128
   15c90:	10bfe004 	addi	r2,r2,-128
   15c94:	1006923a 	slli	r3,r2,8
   15c98:	e0bff617 	ldw	r2,-40(fp)
   15c9c:	1885283a 	div	r2,r3,r2
   15ca0:	1009883a 	mov	r4,r2
   15ca4:	e0fffc17 	ldw	r3,-16(fp)
   15ca8:	e0bff517 	ldw	r2,-44(fp)
   15cac:	108018e4 	muli	r2,r2,99
   15cb0:	1885883a 	add	r2,r3,r2
   15cb4:	10802484 	addi	r2,r2,146
   15cb8:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15cbc:	e0bff517 	ldw	r2,-44(fp)
   15cc0:	10800044 	addi	r2,r2,1
   15cc4:	e0bff515 	stw	r2,-44(fp)
   15cc8:	e0bff517 	ldw	r2,-44(fp)
   15ccc:	10800090 	cmplti	r2,r2,2
   15cd0:	103fdc1e 	bne	r2,zero,15c44 <__alt_data_end+0xf0015c44>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   15cd4:	e0bffc17 	ldw	r2,-16(fp)
   15cd8:	10800943 	ldbu	r2,37(r2)
   15cdc:	10803fcc 	andi	r2,r2,255
   15ce0:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   15ce4:	e13ffc17 	ldw	r4,-16(fp)
   15ce8:	00152f80 	call	152f8 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   15cec:	e0bffc17 	ldw	r2,-16(fp)
   15cf0:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   15cf4:	e0bffc17 	ldw	r2,-16(fp)
   15cf8:	10800943 	ldbu	r2,37(r2)
   15cfc:	10c03fcc 	andi	r3,r2,255
   15d00:	e0bffb17 	ldw	r2,-20(fp)
   15d04:	18800426 	beq	r3,r2,15d18 <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   15d08:	e0bffc17 	ldw	r2,-16(fp)
   15d0c:	00c00044 	movi	r3,1
   15d10:	10c009c5 	stb	r3,39(r2)
  }
   15d14:	003fef06 	br	15cd4 <__alt_data_end+0xf0015cd4>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   15d18:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   15d1c:	e0bffe17 	ldw	r2,-8(fp)
}
   15d20:	e037883a 	mov	sp,fp
   15d24:	dfc00117 	ldw	ra,4(sp)
   15d28:	df000017 	ldw	fp,0(sp)
   15d2c:	dec00204 	addi	sp,sp,8
   15d30:	f800283a 	ret

00015d34 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   15d34:	defffc04 	addi	sp,sp,-16
   15d38:	dfc00315 	stw	ra,12(sp)
   15d3c:	df000215 	stw	fp,8(sp)
   15d40:	df000204 	addi	fp,sp,8
   15d44:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   15d48:	e0bfff17 	ldw	r2,-4(fp)
   15d4c:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   15d50:	e0bffe17 	ldw	r2,-8(fp)
   15d54:	10800943 	ldbu	r2,37(r2)
   15d58:	10803fcc 	andi	r2,r2,255
   15d5c:	10c00044 	addi	r3,r2,1
   15d60:	e0bffe17 	ldw	r2,-8(fp)
   15d64:	10800983 	ldbu	r2,38(r2)
   15d68:	10803fcc 	andi	r2,r2,255
   15d6c:	18800316 	blt	r3,r2,15d7c <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   15d70:	e0bffe17 	ldw	r2,-8(fp)
   15d74:	10000945 	stb	zero,37(r2)
   15d78:	00000606 	br	15d94 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   15d7c:	e0bffe17 	ldw	r2,-8(fp)
   15d80:	10800943 	ldbu	r2,37(r2)
   15d84:	10800044 	addi	r2,r2,1
   15d88:	1007883a 	mov	r3,r2
   15d8c:	e0bffe17 	ldw	r2,-8(fp)
   15d90:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   15d94:	e0bffe17 	ldw	r2,-8(fp)
   15d98:	10800983 	ldbu	r2,38(r2)
   15d9c:	10803fcc 	andi	r2,r2,255
   15da0:	10000826 	beq	r2,zero,15dc4 <alt_lcd_16207_timeout+0x90>
   15da4:	e0bffe17 	ldw	r2,-8(fp)
   15da8:	108009c3 	ldbu	r2,39(r2)
   15dac:	10803fcc 	andi	r2,r2,255
   15db0:	1080201c 	xori	r2,r2,128
   15db4:	10bfe004 	addi	r2,r2,-128
   15db8:	1000021e 	bne	r2,zero,15dc4 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   15dbc:	e13ffe17 	ldw	r4,-8(fp)
   15dc0:	00152f80 	call	152f8 <lcd_repaint_screen>

  return sp->period;
   15dc4:	e0bffe17 	ldw	r2,-8(fp)
   15dc8:	10800717 	ldw	r2,28(r2)
}
   15dcc:	e037883a 	mov	sp,fp
   15dd0:	dfc00117 	ldw	ra,4(sp)
   15dd4:	df000017 	ldw	fp,0(sp)
   15dd8:	dec00204 	addi	sp,sp,8
   15ddc:	f800283a 	ret

00015de0 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   15de0:	defffc04 	addi	sp,sp,-16
   15de4:	dfc00315 	stw	ra,12(sp)
   15de8:	df000215 	stw	fp,8(sp)
   15dec:	df000204 	addi	fp,sp,8
   15df0:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   15df4:	e0bfff17 	ldw	r2,-4(fp)
   15df8:	10800017 	ldw	r2,0(r2)
   15dfc:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   15e00:	e0bfff17 	ldw	r2,-4(fp)
   15e04:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   15e08:	010ea604 	movi	r4,15000
   15e0c:	0017c8c0 	call	17c8c <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   15e10:	e0bffe17 	ldw	r2,-8(fp)
   15e14:	00c00c04 	movi	r3,48
   15e18:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   15e1c:	01040104 	movi	r4,4100
   15e20:	0017c8c0 	call	17c8c <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   15e24:	e0bffe17 	ldw	r2,-8(fp)
   15e28:	00c00c04 	movi	r3,48
   15e2c:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   15e30:	0100fa04 	movi	r4,1000
   15e34:	0017c8c0 	call	17c8c <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   15e38:	e0bffe17 	ldw	r2,-8(fp)
   15e3c:	00c00c04 	movi	r3,48
   15e40:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   15e44:	01400e04 	movi	r5,56
   15e48:	e13fff17 	ldw	r4,-4(fp)
   15e4c:	00150980 	call	15098 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   15e50:	01400204 	movi	r5,8
   15e54:	e13fff17 	ldw	r4,-4(fp)
   15e58:	00150980 	call	15098 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   15e5c:	e13fff17 	ldw	r4,-4(fp)
   15e60:	00152280 	call	15228 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   15e64:	01400184 	movi	r5,6
   15e68:	e13fff17 	ldw	r4,-4(fp)
   15e6c:	00150980 	call	15098 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   15e70:	01400304 	movi	r5,12
   15e74:	e13fff17 	ldw	r4,-4(fp)
   15e78:	00150980 	call	15098 <lcd_write_command>

  sp->esccount = -1;
   15e7c:	e0bfff17 	ldw	r2,-4(fp)
   15e80:	00ffffc4 	movi	r3,-1
   15e84:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   15e88:	e0bfff17 	ldw	r2,-4(fp)
   15e8c:	10800a04 	addi	r2,r2,40
   15e90:	01800204 	movi	r6,8
   15e94:	000b883a 	mov	r5,zero
   15e98:	1009883a 	mov	r4,r2
   15e9c:	00061100 	call	6110 <memset>

  sp->scrollpos = 0;
   15ea0:	e0bfff17 	ldw	r2,-4(fp)
   15ea4:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   15ea8:	e0bfff17 	ldw	r2,-4(fp)
   15eac:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   15eb0:	e0bfff17 	ldw	r2,-4(fp)
   15eb4:	100009c5 	stb	zero,39(r2)
   15eb8:	d0e03f17 	ldw	r3,-32516(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   15ebc:	00800284 	movi	r2,10
   15ec0:	1885203a 	divu	r2,r3,r2
   15ec4:	1007883a 	mov	r3,r2
   15ec8:	e0bfff17 	ldw	r2,-4(fp)
   15ecc:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   15ed0:	e0bfff17 	ldw	r2,-4(fp)
   15ed4:	10c00104 	addi	r3,r2,4
   15ed8:	e0bfff17 	ldw	r2,-4(fp)
   15edc:	10800717 	ldw	r2,28(r2)
   15ee0:	e1ffff17 	ldw	r7,-4(fp)
   15ee4:	01800074 	movhi	r6,1
   15ee8:	31974d04 	addi	r6,r6,23860
   15eec:	100b883a 	mov	r5,r2
   15ef0:	1809883a 	mov	r4,r3
   15ef4:	00172c40 	call	172c4 <alt_alarm_start>
}
   15ef8:	0001883a 	nop
   15efc:	e037883a 	mov	sp,fp
   15f00:	dfc00117 	ldw	ra,4(sp)
   15f04:	df000017 	ldw	fp,0(sp)
   15f08:	dec00204 	addi	sp,sp,8
   15f0c:	f800283a 	ret

00015f10 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   15f10:	defffa04 	addi	sp,sp,-24
   15f14:	dfc00515 	stw	ra,20(sp)
   15f18:	df000415 	stw	fp,16(sp)
   15f1c:	df000404 	addi	fp,sp,16
   15f20:	e13ffd15 	stw	r4,-12(fp)
   15f24:	e17ffe15 	stw	r5,-8(fp)
   15f28:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   15f2c:	e0bffd17 	ldw	r2,-12(fp)
   15f30:	10800017 	ldw	r2,0(r2)
   15f34:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   15f38:	e0bffc17 	ldw	r2,-16(fp)
   15f3c:	10c00a04 	addi	r3,r2,40
   15f40:	e0bffd17 	ldw	r2,-12(fp)
   15f44:	10800217 	ldw	r2,8(r2)
   15f48:	100f883a 	mov	r7,r2
   15f4c:	e1bfff17 	ldw	r6,-4(fp)
   15f50:	e17ffe17 	ldw	r5,-8(fp)
   15f54:	1809883a 	mov	r4,r3
   15f58:	00158600 	call	15860 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   15f5c:	e037883a 	mov	sp,fp
   15f60:	dfc00117 	ldw	ra,4(sp)
   15f64:	df000017 	ldw	fp,0(sp)
   15f68:	dec00204 	addi	sp,sp,8
   15f6c:	f800283a 	ret

00015f70 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   15f70:	defff904 	addi	sp,sp,-28
   15f74:	dfc00615 	stw	ra,24(sp)
   15f78:	df000515 	stw	fp,20(sp)
   15f7c:	df000504 	addi	fp,sp,20
   15f80:	e13ffe15 	stw	r4,-8(fp)
   15f84:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   15f88:	0007883a 	mov	r3,zero
   15f8c:	e0bffe17 	ldw	r2,-8(fp)
   15f90:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   15f94:	e0bffe17 	ldw	r2,-8(fp)
   15f98:	10800104 	addi	r2,r2,4
   15f9c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   15fa0:	0005303a 	rdctl	r2,status
   15fa4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   15fa8:	e0fffc17 	ldw	r3,-16(fp)
   15fac:	00bfff84 	movi	r2,-2
   15fb0:	1884703a 	and	r2,r3,r2
   15fb4:	1001703a 	wrctl	status,r2
  
  return context;
   15fb8:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   15fbc:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   15fc0:	0017b840 	call	17b84 <alt_tick>
   15fc4:	e0bffb17 	ldw	r2,-20(fp)
   15fc8:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   15fcc:	e0bffd17 	ldw	r2,-12(fp)
   15fd0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   15fd4:	0001883a 	nop
   15fd8:	e037883a 	mov	sp,fp
   15fdc:	dfc00117 	ldw	ra,4(sp)
   15fe0:	df000017 	ldw	fp,0(sp)
   15fe4:	dec00204 	addi	sp,sp,8
   15fe8:	f800283a 	ret

00015fec <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   15fec:	defff904 	addi	sp,sp,-28
   15ff0:	dfc00615 	stw	ra,24(sp)
   15ff4:	df000515 	stw	fp,20(sp)
   15ff8:	df000504 	addi	fp,sp,20
   15ffc:	e13ffc15 	stw	r4,-16(fp)
   16000:	e17ffd15 	stw	r5,-12(fp)
   16004:	e1bffe15 	stw	r6,-8(fp)
   16008:	e1ffff15 	stw	r7,-4(fp)
   1600c:	e0bfff17 	ldw	r2,-4(fp)
   16010:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   16014:	d0a03f17 	ldw	r2,-32516(gp)
   16018:	1000021e 	bne	r2,zero,16024 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   1601c:	e0bffb17 	ldw	r2,-20(fp)
   16020:	d0a03f15 	stw	r2,-32516(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   16024:	e0bffc17 	ldw	r2,-16(fp)
   16028:	10800104 	addi	r2,r2,4
   1602c:	00c001c4 	movi	r3,7
   16030:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   16034:	01800074 	movhi	r6,1
   16038:	3197dc04 	addi	r6,r6,24432
   1603c:	e17ffc17 	ldw	r5,-16(fp)
   16040:	e13ffe17 	ldw	r4,-8(fp)
   16044:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   16048:	0001883a 	nop
   1604c:	e037883a 	mov	sp,fp
   16050:	dfc00117 	ldw	ra,4(sp)
   16054:	df000017 	ldw	fp,0(sp)
   16058:	dec00204 	addi	sp,sp,8
   1605c:	f800283a 	ret

00016060 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   16060:	defffa04 	addi	sp,sp,-24
   16064:	dfc00515 	stw	ra,20(sp)
   16068:	df000415 	stw	fp,16(sp)
   1606c:	df000404 	addi	fp,sp,16
   16070:	e13ffd15 	stw	r4,-12(fp)
   16074:	e17ffe15 	stw	r5,-8(fp)
   16078:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1607c:	e0bffd17 	ldw	r2,-12(fp)
   16080:	10800017 	ldw	r2,0(r2)
   16084:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   16088:	e0bffc17 	ldw	r2,-16(fp)
   1608c:	10c00a04 	addi	r3,r2,40
   16090:	e0bffd17 	ldw	r2,-12(fp)
   16094:	10800217 	ldw	r2,8(r2)
   16098:	100f883a 	mov	r7,r2
   1609c:	e1bfff17 	ldw	r6,-4(fp)
   160a0:	e17ffe17 	ldw	r5,-8(fp)
   160a4:	1809883a 	mov	r4,r3
   160a8:	00165700 	call	16570 <altera_avalon_uart_read>
      fd->fd_flags);
}
   160ac:	e037883a 	mov	sp,fp
   160b0:	dfc00117 	ldw	ra,4(sp)
   160b4:	df000017 	ldw	fp,0(sp)
   160b8:	dec00204 	addi	sp,sp,8
   160bc:	f800283a 	ret

000160c0 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   160c0:	defffa04 	addi	sp,sp,-24
   160c4:	dfc00515 	stw	ra,20(sp)
   160c8:	df000415 	stw	fp,16(sp)
   160cc:	df000404 	addi	fp,sp,16
   160d0:	e13ffd15 	stw	r4,-12(fp)
   160d4:	e17ffe15 	stw	r5,-8(fp)
   160d8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   160dc:	e0bffd17 	ldw	r2,-12(fp)
   160e0:	10800017 	ldw	r2,0(r2)
   160e4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   160e8:	e0bffc17 	ldw	r2,-16(fp)
   160ec:	10c00a04 	addi	r3,r2,40
   160f0:	e0bffd17 	ldw	r2,-12(fp)
   160f4:	10800217 	ldw	r2,8(r2)
   160f8:	100f883a 	mov	r7,r2
   160fc:	e1bfff17 	ldw	r6,-4(fp)
   16100:	e17ffe17 	ldw	r5,-8(fp)
   16104:	1809883a 	mov	r4,r3
   16108:	00167880 	call	16788 <altera_avalon_uart_write>
      fd->fd_flags);
}
   1610c:	e037883a 	mov	sp,fp
   16110:	dfc00117 	ldw	ra,4(sp)
   16114:	df000017 	ldw	fp,0(sp)
   16118:	dec00204 	addi	sp,sp,8
   1611c:	f800283a 	ret

00016120 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   16120:	defffc04 	addi	sp,sp,-16
   16124:	dfc00315 	stw	ra,12(sp)
   16128:	df000215 	stw	fp,8(sp)
   1612c:	df000204 	addi	fp,sp,8
   16130:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   16134:	e0bfff17 	ldw	r2,-4(fp)
   16138:	10800017 	ldw	r2,0(r2)
   1613c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   16140:	e0bffe17 	ldw	r2,-8(fp)
   16144:	10c00a04 	addi	r3,r2,40
   16148:	e0bfff17 	ldw	r2,-4(fp)
   1614c:	10800217 	ldw	r2,8(r2)
   16150:	100b883a 	mov	r5,r2
   16154:	1809883a 	mov	r4,r3
   16158:	00164e00 	call	164e0 <altera_avalon_uart_close>
}
   1615c:	e037883a 	mov	sp,fp
   16160:	dfc00117 	ldw	ra,4(sp)
   16164:	df000017 	ldw	fp,0(sp)
   16168:	dec00204 	addi	sp,sp,8
   1616c:	f800283a 	ret

00016170 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   16170:	defff904 	addi	sp,sp,-28
   16174:	dfc00615 	stw	ra,24(sp)
   16178:	df000515 	stw	fp,20(sp)
   1617c:	df000504 	addi	fp,sp,20
   16180:	e13ffd15 	stw	r4,-12(fp)
   16184:	e17ffe15 	stw	r5,-8(fp)
   16188:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   1618c:	e0bffd17 	ldw	r2,-12(fp)
   16190:	10800017 	ldw	r2,0(r2)
   16194:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   16198:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   1619c:	1000041e 	bne	r2,zero,161b0 <altera_avalon_uart_init+0x40>
   161a0:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   161a4:	1000021e 	bne	r2,zero,161b0 <altera_avalon_uart_init+0x40>
   161a8:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   161ac:	10000226 	beq	r2,zero,161b8 <altera_avalon_uart_init+0x48>
   161b0:	00800044 	movi	r2,1
   161b4:	00000106 	br	161bc <altera_avalon_uart_init+0x4c>
   161b8:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   161bc:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   161c0:	e0bffc17 	ldw	r2,-16(fp)
   161c4:	10000d1e 	bne	r2,zero,161fc <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   161c8:	e0bffd17 	ldw	r2,-12(fp)
   161cc:	00c32004 	movi	r3,3200
   161d0:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   161d4:	e0bffb17 	ldw	r2,-20(fp)
   161d8:	10800304 	addi	r2,r2,12
   161dc:	e0fffd17 	ldw	r3,-12(fp)
   161e0:	18c00117 	ldw	r3,4(r3)
   161e4:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   161e8:	01800074 	movhi	r6,1
   161ec:	31988504 	addi	r6,r6,25108
   161f0:	e17ffd17 	ldw	r5,-12(fp)
   161f4:	e13fff17 	ldw	r4,-4(fp)
   161f8:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   161fc:	0001883a 	nop
   16200:	e037883a 	mov	sp,fp
   16204:	dfc00117 	ldw	ra,4(sp)
   16208:	df000017 	ldw	fp,0(sp)
   1620c:	dec00204 	addi	sp,sp,8
   16210:	f800283a 	ret

00016214 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   16214:	defff904 	addi	sp,sp,-28
   16218:	dfc00615 	stw	ra,24(sp)
   1621c:	df000515 	stw	fp,20(sp)
   16220:	df000504 	addi	fp,sp,20
   16224:	e13ffe15 	stw	r4,-8(fp)
   16228:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   1622c:	e0bffe17 	ldw	r2,-8(fp)
   16230:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   16234:	e0bffb17 	ldw	r2,-20(fp)
   16238:	10800017 	ldw	r2,0(r2)
   1623c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   16240:	e0bffc17 	ldw	r2,-16(fp)
   16244:	10800204 	addi	r2,r2,8
   16248:	10800037 	ldwio	r2,0(r2)
   1624c:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   16250:	e0bffc17 	ldw	r2,-16(fp)
   16254:	10800204 	addi	r2,r2,8
   16258:	0007883a 	mov	r3,zero
   1625c:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   16260:	e0bffc17 	ldw	r2,-16(fp)
   16264:	10800204 	addi	r2,r2,8
   16268:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   1626c:	e0bffd17 	ldw	r2,-12(fp)
   16270:	1080200c 	andi	r2,r2,128
   16274:	10000326 	beq	r2,zero,16284 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   16278:	e17ffd17 	ldw	r5,-12(fp)
   1627c:	e13ffb17 	ldw	r4,-20(fp)
   16280:	00162b40 	call	162b4 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   16284:	e0bffd17 	ldw	r2,-12(fp)
   16288:	1081100c 	andi	r2,r2,1088
   1628c:	10000326 	beq	r2,zero,1629c <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   16290:	e17ffd17 	ldw	r5,-12(fp)
   16294:	e13ffb17 	ldw	r4,-20(fp)
   16298:	00163980 	call	16398 <altera_avalon_uart_txirq>
  }
  

}
   1629c:	0001883a 	nop
   162a0:	e037883a 	mov	sp,fp
   162a4:	dfc00117 	ldw	ra,4(sp)
   162a8:	df000017 	ldw	fp,0(sp)
   162ac:	dec00204 	addi	sp,sp,8
   162b0:	f800283a 	ret

000162b4 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   162b4:	defffc04 	addi	sp,sp,-16
   162b8:	df000315 	stw	fp,12(sp)
   162bc:	df000304 	addi	fp,sp,12
   162c0:	e13ffe15 	stw	r4,-8(fp)
   162c4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   162c8:	e0bfff17 	ldw	r2,-4(fp)
   162cc:	108000cc 	andi	r2,r2,3
   162d0:	10002c1e 	bne	r2,zero,16384 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   162d4:	e0bffe17 	ldw	r2,-8(fp)
   162d8:	10800317 	ldw	r2,12(r2)
   162dc:	e0bffe17 	ldw	r2,-8(fp)
   162e0:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   162e4:	e0bffe17 	ldw	r2,-8(fp)
   162e8:	10800317 	ldw	r2,12(r2)
   162ec:	10800044 	addi	r2,r2,1
   162f0:	10800fcc 	andi	r2,r2,63
   162f4:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   162f8:	e0bffe17 	ldw	r2,-8(fp)
   162fc:	10800317 	ldw	r2,12(r2)
   16300:	e0fffe17 	ldw	r3,-8(fp)
   16304:	18c00017 	ldw	r3,0(r3)
   16308:	18c00037 	ldwio	r3,0(r3)
   1630c:	1809883a 	mov	r4,r3
   16310:	e0fffe17 	ldw	r3,-8(fp)
   16314:	1885883a 	add	r2,r3,r2
   16318:	10800704 	addi	r2,r2,28
   1631c:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   16320:	e0bffe17 	ldw	r2,-8(fp)
   16324:	e0fffd17 	ldw	r3,-12(fp)
   16328:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1632c:	e0bffe17 	ldw	r2,-8(fp)
   16330:	10800317 	ldw	r2,12(r2)
   16334:	10800044 	addi	r2,r2,1
   16338:	10800fcc 	andi	r2,r2,63
   1633c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   16340:	e0bffe17 	ldw	r2,-8(fp)
   16344:	10c00217 	ldw	r3,8(r2)
   16348:	e0bffd17 	ldw	r2,-12(fp)
   1634c:	18800e1e 	bne	r3,r2,16388 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   16350:	e0bffe17 	ldw	r2,-8(fp)
   16354:	10c00117 	ldw	r3,4(r2)
   16358:	00bfdfc4 	movi	r2,-129
   1635c:	1886703a 	and	r3,r3,r2
   16360:	e0bffe17 	ldw	r2,-8(fp)
   16364:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   16368:	e0bffe17 	ldw	r2,-8(fp)
   1636c:	10800017 	ldw	r2,0(r2)
   16370:	10800304 	addi	r2,r2,12
   16374:	e0fffe17 	ldw	r3,-8(fp)
   16378:	18c00117 	ldw	r3,4(r3)
   1637c:	10c00035 	stwio	r3,0(r2)
   16380:	00000106 	br	16388 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   16384:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   16388:	e037883a 	mov	sp,fp
   1638c:	df000017 	ldw	fp,0(sp)
   16390:	dec00104 	addi	sp,sp,4
   16394:	f800283a 	ret

00016398 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   16398:	defffb04 	addi	sp,sp,-20
   1639c:	df000415 	stw	fp,16(sp)
   163a0:	df000404 	addi	fp,sp,16
   163a4:	e13ffc15 	stw	r4,-16(fp)
   163a8:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   163ac:	e0bffc17 	ldw	r2,-16(fp)
   163b0:	10c00417 	ldw	r3,16(r2)
   163b4:	e0bffc17 	ldw	r2,-16(fp)
   163b8:	10800517 	ldw	r2,20(r2)
   163bc:	18803226 	beq	r3,r2,16488 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   163c0:	e0bffc17 	ldw	r2,-16(fp)
   163c4:	10800617 	ldw	r2,24(r2)
   163c8:	1080008c 	andi	r2,r2,2
   163cc:	10000326 	beq	r2,zero,163dc <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   163d0:	e0bffd17 	ldw	r2,-12(fp)
   163d4:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   163d8:	10001d26 	beq	r2,zero,16450 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   163dc:	e0bffc17 	ldw	r2,-16(fp)
   163e0:	10800417 	ldw	r2,16(r2)
   163e4:	e0bffc17 	ldw	r2,-16(fp)
   163e8:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   163ec:	e0bffc17 	ldw	r2,-16(fp)
   163f0:	10800017 	ldw	r2,0(r2)
   163f4:	10800104 	addi	r2,r2,4
   163f8:	e0fffc17 	ldw	r3,-16(fp)
   163fc:	18c00417 	ldw	r3,16(r3)
   16400:	e13ffc17 	ldw	r4,-16(fp)
   16404:	20c7883a 	add	r3,r4,r3
   16408:	18c01704 	addi	r3,r3,92
   1640c:	18c00003 	ldbu	r3,0(r3)
   16410:	18c03fcc 	andi	r3,r3,255
   16414:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   16418:	e0bffc17 	ldw	r2,-16(fp)
   1641c:	10800417 	ldw	r2,16(r2)
   16420:	10800044 	addi	r2,r2,1
   16424:	e0fffc17 	ldw	r3,-16(fp)
   16428:	18800415 	stw	r2,16(r3)
   1642c:	10c00fcc 	andi	r3,r2,63
   16430:	e0bffc17 	ldw	r2,-16(fp)
   16434:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   16438:	e0bffc17 	ldw	r2,-16(fp)
   1643c:	10800117 	ldw	r2,4(r2)
   16440:	10c01014 	ori	r3,r2,64
   16444:	e0bffc17 	ldw	r2,-16(fp)
   16448:	10c00115 	stw	r3,4(r2)
   1644c:	00000e06 	br	16488 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   16450:	e0bffc17 	ldw	r2,-16(fp)
   16454:	10800017 	ldw	r2,0(r2)
   16458:	10800204 	addi	r2,r2,8
   1645c:	10800037 	ldwio	r2,0(r2)
   16460:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   16464:	e0bffd17 	ldw	r2,-12(fp)
   16468:	1082000c 	andi	r2,r2,2048
   1646c:	1000061e 	bne	r2,zero,16488 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   16470:	e0bffc17 	ldw	r2,-16(fp)
   16474:	10c00117 	ldw	r3,4(r2)
   16478:	00bfefc4 	movi	r2,-65
   1647c:	1886703a 	and	r3,r3,r2
   16480:	e0bffc17 	ldw	r2,-16(fp)
   16484:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   16488:	e0bffc17 	ldw	r2,-16(fp)
   1648c:	10c00417 	ldw	r3,16(r2)
   16490:	e0bffc17 	ldw	r2,-16(fp)
   16494:	10800517 	ldw	r2,20(r2)
   16498:	1880061e 	bne	r3,r2,164b4 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1649c:	e0bffc17 	ldw	r2,-16(fp)
   164a0:	10c00117 	ldw	r3,4(r2)
   164a4:	00beefc4 	movi	r2,-1089
   164a8:	1886703a 	and	r3,r3,r2
   164ac:	e0bffc17 	ldw	r2,-16(fp)
   164b0:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   164b4:	e0bffc17 	ldw	r2,-16(fp)
   164b8:	10800017 	ldw	r2,0(r2)
   164bc:	10800304 	addi	r2,r2,12
   164c0:	e0fffc17 	ldw	r3,-16(fp)
   164c4:	18c00117 	ldw	r3,4(r3)
   164c8:	10c00035 	stwio	r3,0(r2)
}
   164cc:	0001883a 	nop
   164d0:	e037883a 	mov	sp,fp
   164d4:	df000017 	ldw	fp,0(sp)
   164d8:	dec00104 	addi	sp,sp,4
   164dc:	f800283a 	ret

000164e0 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   164e0:	defffd04 	addi	sp,sp,-12
   164e4:	df000215 	stw	fp,8(sp)
   164e8:	df000204 	addi	fp,sp,8
   164ec:	e13ffe15 	stw	r4,-8(fp)
   164f0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   164f4:	00000506 	br	1650c <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   164f8:	e0bfff17 	ldw	r2,-4(fp)
   164fc:	1090000c 	andi	r2,r2,16384
   16500:	10000226 	beq	r2,zero,1650c <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   16504:	00bffd44 	movi	r2,-11
   16508:	00000606 	br	16524 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   1650c:	e0bffe17 	ldw	r2,-8(fp)
   16510:	10c00417 	ldw	r3,16(r2)
   16514:	e0bffe17 	ldw	r2,-8(fp)
   16518:	10800517 	ldw	r2,20(r2)
   1651c:	18bff61e 	bne	r3,r2,164f8 <__alt_data_end+0xf00164f8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   16520:	0005883a 	mov	r2,zero
}
   16524:	e037883a 	mov	sp,fp
   16528:	df000017 	ldw	fp,0(sp)
   1652c:	dec00104 	addi	sp,sp,4
   16530:	f800283a 	ret

00016534 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16534:	defffe04 	addi	sp,sp,-8
   16538:	dfc00115 	stw	ra,4(sp)
   1653c:	df000015 	stw	fp,0(sp)
   16540:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16544:	d0a00f17 	ldw	r2,-32708(gp)
   16548:	10000326 	beq	r2,zero,16558 <alt_get_errno+0x24>
   1654c:	d0a00f17 	ldw	r2,-32708(gp)
   16550:	103ee83a 	callr	r2
   16554:	00000106 	br	1655c <alt_get_errno+0x28>
   16558:	d0a03a04 	addi	r2,gp,-32536
}
   1655c:	e037883a 	mov	sp,fp
   16560:	dfc00117 	ldw	ra,4(sp)
   16564:	df000017 	ldw	fp,0(sp)
   16568:	dec00204 	addi	sp,sp,8
   1656c:	f800283a 	ret

00016570 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   16570:	defff204 	addi	sp,sp,-56
   16574:	dfc00d15 	stw	ra,52(sp)
   16578:	df000c15 	stw	fp,48(sp)
   1657c:	df000c04 	addi	fp,sp,48
   16580:	e13ffc15 	stw	r4,-16(fp)
   16584:	e17ffd15 	stw	r5,-12(fp)
   16588:	e1bffe15 	stw	r6,-8(fp)
   1658c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   16590:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   16594:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   16598:	e0bfff17 	ldw	r2,-4(fp)
   1659c:	1090000c 	andi	r2,r2,16384
   165a0:	1005003a 	cmpeq	r2,r2,zero
   165a4:	10803fcc 	andi	r2,r2,255
   165a8:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   165ac:	00001306 	br	165fc <altera_avalon_uart_read+0x8c>
    {
      count++;
   165b0:	e0bff517 	ldw	r2,-44(fp)
   165b4:	10800044 	addi	r2,r2,1
   165b8:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   165bc:	e0bffd17 	ldw	r2,-12(fp)
   165c0:	10c00044 	addi	r3,r2,1
   165c4:	e0fffd15 	stw	r3,-12(fp)
   165c8:	e0fffc17 	ldw	r3,-16(fp)
   165cc:	18c00217 	ldw	r3,8(r3)
   165d0:	e13ffc17 	ldw	r4,-16(fp)
   165d4:	20c7883a 	add	r3,r4,r3
   165d8:	18c00704 	addi	r3,r3,28
   165dc:	18c00003 	ldbu	r3,0(r3)
   165e0:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   165e4:	e0bffc17 	ldw	r2,-16(fp)
   165e8:	10800217 	ldw	r2,8(r2)
   165ec:	10800044 	addi	r2,r2,1
   165f0:	10c00fcc 	andi	r3,r2,63
   165f4:	e0bffc17 	ldw	r2,-16(fp)
   165f8:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   165fc:	e0fff517 	ldw	r3,-44(fp)
   16600:	e0bffe17 	ldw	r2,-8(fp)
   16604:	1880050e 	bge	r3,r2,1661c <altera_avalon_uart_read+0xac>
   16608:	e0bffc17 	ldw	r2,-16(fp)
   1660c:	10c00217 	ldw	r3,8(r2)
   16610:	e0bffc17 	ldw	r2,-16(fp)
   16614:	10800317 	ldw	r2,12(r2)
   16618:	18bfe51e 	bne	r3,r2,165b0 <__alt_data_end+0xf00165b0>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   1661c:	e0bff517 	ldw	r2,-44(fp)
   16620:	1000251e 	bne	r2,zero,166b8 <altera_avalon_uart_read+0x148>
   16624:	e0bffc17 	ldw	r2,-16(fp)
   16628:	10c00217 	ldw	r3,8(r2)
   1662c:	e0bffc17 	ldw	r2,-16(fp)
   16630:	10800317 	ldw	r2,12(r2)
   16634:	1880201e 	bne	r3,r2,166b8 <altera_avalon_uart_read+0x148>
    {
      if (!block)
   16638:	e0bff617 	ldw	r2,-40(fp)
   1663c:	1000071e 	bne	r2,zero,1665c <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   16640:	00165340 	call	16534 <alt_get_errno>
   16644:	1007883a 	mov	r3,r2
   16648:	008002c4 	movi	r2,11
   1664c:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   16650:	00800044 	movi	r2,1
   16654:	e0bff405 	stb	r2,-48(fp)
        break;
   16658:	00001b06 	br	166c8 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1665c:	0005303a 	rdctl	r2,status
   16660:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16664:	e0fff917 	ldw	r3,-28(fp)
   16668:	00bfff84 	movi	r2,-2
   1666c:	1884703a 	and	r2,r3,r2
   16670:	1001703a 	wrctl	status,r2
  
  return context;
   16674:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   16678:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1667c:	e0bffc17 	ldw	r2,-16(fp)
   16680:	10800117 	ldw	r2,4(r2)
   16684:	10c02014 	ori	r3,r2,128
   16688:	e0bffc17 	ldw	r2,-16(fp)
   1668c:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   16690:	e0bffc17 	ldw	r2,-16(fp)
   16694:	10800017 	ldw	r2,0(r2)
   16698:	10800304 	addi	r2,r2,12
   1669c:	e0fffc17 	ldw	r3,-16(fp)
   166a0:	18c00117 	ldw	r3,4(r3)
   166a4:	10c00035 	stwio	r3,0(r2)
   166a8:	e0bff817 	ldw	r2,-32(fp)
   166ac:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   166b0:	e0bffa17 	ldw	r2,-24(fp)
   166b4:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   166b8:	e0bff517 	ldw	r2,-44(fp)
   166bc:	1000021e 	bne	r2,zero,166c8 <altera_avalon_uart_read+0x158>
   166c0:	e0bffe17 	ldw	r2,-8(fp)
   166c4:	103fcd1e 	bne	r2,zero,165fc <__alt_data_end+0xf00165fc>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   166c8:	0005303a 	rdctl	r2,status
   166cc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   166d0:	e0fffb17 	ldw	r3,-20(fp)
   166d4:	00bfff84 	movi	r2,-2
   166d8:	1884703a 	and	r2,r3,r2
   166dc:	1001703a 	wrctl	status,r2
  
  return context;
   166e0:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   166e4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   166e8:	e0bffc17 	ldw	r2,-16(fp)
   166ec:	10800117 	ldw	r2,4(r2)
   166f0:	10c02014 	ori	r3,r2,128
   166f4:	e0bffc17 	ldw	r2,-16(fp)
   166f8:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   166fc:	e0bffc17 	ldw	r2,-16(fp)
   16700:	10800017 	ldw	r2,0(r2)
   16704:	10800304 	addi	r2,r2,12
   16708:	e0fffc17 	ldw	r3,-16(fp)
   1670c:	18c00117 	ldw	r3,4(r3)
   16710:	10c00035 	stwio	r3,0(r2)
   16714:	e0bff817 	ldw	r2,-32(fp)
   16718:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1671c:	e0bff717 	ldw	r2,-36(fp)
   16720:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   16724:	e0bff403 	ldbu	r2,-48(fp)
   16728:	10000226 	beq	r2,zero,16734 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   1672c:	00bffd44 	movi	r2,-11
   16730:	00000106 	br	16738 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   16734:	e0bff517 	ldw	r2,-44(fp)
  }
}
   16738:	e037883a 	mov	sp,fp
   1673c:	dfc00117 	ldw	ra,4(sp)
   16740:	df000017 	ldw	fp,0(sp)
   16744:	dec00204 	addi	sp,sp,8
   16748:	f800283a 	ret

0001674c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1674c:	defffe04 	addi	sp,sp,-8
   16750:	dfc00115 	stw	ra,4(sp)
   16754:	df000015 	stw	fp,0(sp)
   16758:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1675c:	d0a00f17 	ldw	r2,-32708(gp)
   16760:	10000326 	beq	r2,zero,16770 <alt_get_errno+0x24>
   16764:	d0a00f17 	ldw	r2,-32708(gp)
   16768:	103ee83a 	callr	r2
   1676c:	00000106 	br	16774 <alt_get_errno+0x28>
   16770:	d0a03a04 	addi	r2,gp,-32536
}
   16774:	e037883a 	mov	sp,fp
   16778:	dfc00117 	ldw	ra,4(sp)
   1677c:	df000017 	ldw	fp,0(sp)
   16780:	dec00204 	addi	sp,sp,8
   16784:	f800283a 	ret

00016788 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   16788:	defff204 	addi	sp,sp,-56
   1678c:	dfc00d15 	stw	ra,52(sp)
   16790:	df000c15 	stw	fp,48(sp)
   16794:	df000c04 	addi	fp,sp,48
   16798:	e13ffc15 	stw	r4,-16(fp)
   1679c:	e17ffd15 	stw	r5,-12(fp)
   167a0:	e1bffe15 	stw	r6,-8(fp)
   167a4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   167a8:	e0bffe17 	ldw	r2,-8(fp)
   167ac:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   167b0:	e0bfff17 	ldw	r2,-4(fp)
   167b4:	1090000c 	andi	r2,r2,16384
   167b8:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   167bc:	00003c06 	br	168b0 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   167c0:	e0bffc17 	ldw	r2,-16(fp)
   167c4:	10800517 	ldw	r2,20(r2)
   167c8:	10800044 	addi	r2,r2,1
   167cc:	10800fcc 	andi	r2,r2,63
   167d0:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   167d4:	e0bffc17 	ldw	r2,-16(fp)
   167d8:	10c00417 	ldw	r3,16(r2)
   167dc:	e0bff717 	ldw	r2,-36(fp)
   167e0:	1880221e 	bne	r3,r2,1686c <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   167e4:	e0bff517 	ldw	r2,-44(fp)
   167e8:	10000526 	beq	r2,zero,16800 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   167ec:	001674c0 	call	1674c <alt_get_errno>
   167f0:	1007883a 	mov	r3,r2
   167f4:	008002c4 	movi	r2,11
   167f8:	18800015 	stw	r2,0(r3)
        break;
   167fc:	00002e06 	br	168b8 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16800:	0005303a 	rdctl	r2,status
   16804:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16808:	e0fff917 	ldw	r3,-28(fp)
   1680c:	00bfff84 	movi	r2,-2
   16810:	1884703a 	and	r2,r3,r2
   16814:	1001703a 	wrctl	status,r2
  
  return context;
   16818:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   1681c:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   16820:	e0bffc17 	ldw	r2,-16(fp)
   16824:	10800117 	ldw	r2,4(r2)
   16828:	10c11014 	ori	r3,r2,1088
   1682c:	e0bffc17 	ldw	r2,-16(fp)
   16830:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   16834:	e0bffc17 	ldw	r2,-16(fp)
   16838:	10800017 	ldw	r2,0(r2)
   1683c:	10800304 	addi	r2,r2,12
   16840:	e0fffc17 	ldw	r3,-16(fp)
   16844:	18c00117 	ldw	r3,4(r3)
   16848:	10c00035 	stwio	r3,0(r2)
   1684c:	e0bff817 	ldw	r2,-32(fp)
   16850:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16854:	e0bff617 	ldw	r2,-40(fp)
   16858:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   1685c:	e0bffc17 	ldw	r2,-16(fp)
   16860:	10c00417 	ldw	r3,16(r2)
   16864:	e0bff717 	ldw	r2,-36(fp)
   16868:	18bffc26 	beq	r3,r2,1685c <__alt_data_end+0xf001685c>
      }
    }

    count--;
   1686c:	e0bff417 	ldw	r2,-48(fp)
   16870:	10bfffc4 	addi	r2,r2,-1
   16874:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   16878:	e0bffc17 	ldw	r2,-16(fp)
   1687c:	10c00517 	ldw	r3,20(r2)
   16880:	e0bffd17 	ldw	r2,-12(fp)
   16884:	11000044 	addi	r4,r2,1
   16888:	e13ffd15 	stw	r4,-12(fp)
   1688c:	10800003 	ldbu	r2,0(r2)
   16890:	1009883a 	mov	r4,r2
   16894:	e0bffc17 	ldw	r2,-16(fp)
   16898:	10c5883a 	add	r2,r2,r3
   1689c:	10801704 	addi	r2,r2,92
   168a0:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   168a4:	e0bffc17 	ldw	r2,-16(fp)
   168a8:	e0fff717 	ldw	r3,-36(fp)
   168ac:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   168b0:	e0bff417 	ldw	r2,-48(fp)
   168b4:	103fc21e 	bne	r2,zero,167c0 <__alt_data_end+0xf00167c0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   168b8:	0005303a 	rdctl	r2,status
   168bc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   168c0:	e0fffb17 	ldw	r3,-20(fp)
   168c4:	00bfff84 	movi	r2,-2
   168c8:	1884703a 	and	r2,r3,r2
   168cc:	1001703a 	wrctl	status,r2
  
  return context;
   168d0:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   168d4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   168d8:	e0bffc17 	ldw	r2,-16(fp)
   168dc:	10800117 	ldw	r2,4(r2)
   168e0:	10c11014 	ori	r3,r2,1088
   168e4:	e0bffc17 	ldw	r2,-16(fp)
   168e8:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   168ec:	e0bffc17 	ldw	r2,-16(fp)
   168f0:	10800017 	ldw	r2,0(r2)
   168f4:	10800304 	addi	r2,r2,12
   168f8:	e0fffc17 	ldw	r3,-16(fp)
   168fc:	18c00117 	ldw	r3,4(r3)
   16900:	10c00035 	stwio	r3,0(r2)
   16904:	e0bff817 	ldw	r2,-32(fp)
   16908:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1690c:	e0bffa17 	ldw	r2,-24(fp)
   16910:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   16914:	e0fffe17 	ldw	r3,-8(fp)
   16918:	e0bff417 	ldw	r2,-48(fp)
   1691c:	1885c83a 	sub	r2,r3,r2
}
   16920:	e037883a 	mov	sp,fp
   16924:	dfc00117 	ldw	ra,4(sp)
   16928:	df000017 	ldw	fp,0(sp)
   1692c:	dec00204 	addi	sp,sp,8
   16930:	f800283a 	ret

00016934 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   16934:	defffd04 	addi	sp,sp,-12
   16938:	df000215 	stw	fp,8(sp)
   1693c:	df000204 	addi	fp,sp,8
   16940:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   16944:	e0bfff17 	ldw	r2,-4(fp)
   16948:	1080400c 	andi	r2,r2,256
   1694c:	1004d23a 	srli	r2,r2,8
   16950:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   16954:	e0bffe03 	ldbu	r2,-8(fp)
}
   16958:	e037883a 	mov	sp,fp
   1695c:	df000017 	ldw	fp,0(sp)
   16960:	dec00104 	addi	sp,sp,4
   16964:	f800283a 	ret

00016968 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   16968:	defffd04 	addi	sp,sp,-12
   1696c:	df000215 	stw	fp,8(sp)
   16970:	df000204 	addi	fp,sp,8
   16974:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   16978:	e0bfff17 	ldw	r2,-4(fp)
   1697c:	1080004c 	andi	r2,r2,1
   16980:	e0bffe05 	stb	r2,-8(fp)
	return re;
   16984:	e0bffe03 	ldbu	r2,-8(fp)
}
   16988:	e037883a 	mov	sp,fp
   1698c:	df000017 	ldw	fp,0(sp)
   16990:	dec00104 	addi	sp,sp,4
   16994:	f800283a 	ret

00016998 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   16998:	defffd04 	addi	sp,sp,-12
   1699c:	df000215 	stw	fp,8(sp)
   169a0:	df000204 	addi	fp,sp,8
   169a4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   169a8:	e0bfff17 	ldw	r2,-4(fp)
   169ac:	1081000c 	andi	r2,r2,1024
   169b0:	1004d2ba 	srli	r2,r2,10
   169b4:	e0bffe05 	stb	r2,-8(fp)
	return re;
   169b8:	e0bffe03 	ldbu	r2,-8(fp)
}
   169bc:	e037883a 	mov	sp,fp
   169c0:	df000017 	ldw	fp,0(sp)
   169c4:	dec00104 	addi	sp,sp,4
   169c8:	f800283a 	ret

000169cc <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   169cc:	defffd04 	addi	sp,sp,-12
   169d0:	df000215 	stw	fp,8(sp)
   169d4:	df000204 	addi	fp,sp,8
   169d8:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   169dc:	e0bfff17 	ldw	r2,-4(fp)
   169e0:	1004d43a 	srli	r2,r2,16
   169e4:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   169e8:	e0bffe0b 	ldhu	r2,-8(fp)
}
   169ec:	e037883a 	mov	sp,fp
   169f0:	df000017 	ldw	fp,0(sp)
   169f4:	dec00104 	addi	sp,sp,4
   169f8:	f800283a 	ret

000169fc <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   169fc:	defffd04 	addi	sp,sp,-12
   16a00:	df000215 	stw	fp,8(sp)
   16a04:	df000204 	addi	fp,sp,8
   16a08:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   16a0c:	e0bfff17 	ldw	r2,-4(fp)
   16a10:	10a0000c 	andi	r2,r2,32768
   16a14:	1004d3fa 	srli	r2,r2,15
   16a18:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   16a1c:	e0bffe03 	ldbu	r2,-8(fp)
}
   16a20:	e037883a 	mov	sp,fp
   16a24:	df000017 	ldw	fp,0(sp)
   16a28:	dec00104 	addi	sp,sp,4
   16a2c:	f800283a 	ret

00016a30 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   16a30:	defffd04 	addi	sp,sp,-12
   16a34:	df000215 	stw	fp,8(sp)
   16a38:	df000204 	addi	fp,sp,8
   16a3c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   16a40:	e0bfff17 	ldw	r2,-4(fp)
   16a44:	e0bffe05 	stb	r2,-8(fp)
	return data;
   16a48:	e0bffe03 	ldbu	r2,-8(fp)
}
   16a4c:	e037883a 	mov	sp,fp
   16a50:	df000017 	ldw	fp,0(sp)
   16a54:	dec00104 	addi	sp,sp,4
   16a58:	f800283a 	ret

00016a5c <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   16a5c:	defffb04 	addi	sp,sp,-20
   16a60:	dfc00415 	stw	ra,16(sp)
   16a64:	df000315 	stw	fp,12(sp)
   16a68:	df000304 	addi	fp,sp,12
   16a6c:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   16a70:	01403fc4 	movi	r5,255
   16a74:	e13fff17 	ldw	r4,-4(fp)
   16a78:	0016cbc0 	call	16cbc <alt_up_ps2_write_data_byte_with_ack>
   16a7c:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   16a80:	e0bffd17 	ldw	r2,-12(fp)
   16a84:	1000211e 	bne	r2,zero,16b0c <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   16a88:	e0bffe04 	addi	r2,fp,-8
   16a8c:	100b883a 	mov	r5,r2
   16a90:	e13fff17 	ldw	r4,-4(fp)
   16a94:	0016d200 	call	16d20 <alt_up_ps2_read_data_byte_timeout>
   16a98:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   16a9c:	e0bffd17 	ldw	r2,-12(fp)
   16aa0:	10001a1e 	bne	r2,zero,16b0c <alt_up_ps2_init+0xb0>
   16aa4:	e0bffe03 	ldbu	r2,-8(fp)
   16aa8:	10803fcc 	andi	r2,r2,255
   16aac:	10802a98 	cmpnei	r2,r2,170
   16ab0:	1000161e 	bne	r2,zero,16b0c <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   16ab4:	e0bffe04 	addi	r2,fp,-8
   16ab8:	100b883a 	mov	r5,r2
   16abc:	e13fff17 	ldw	r4,-4(fp)
   16ac0:	0016d200 	call	16d20 <alt_up_ps2_read_data_byte_timeout>
   16ac4:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   16ac8:	e0bffd17 	ldw	r2,-12(fp)
   16acc:	10bfe318 	cmpnei	r2,r2,-116
   16ad0:	1000041e 	bne	r2,zero,16ae4 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   16ad4:	e0bfff17 	ldw	r2,-4(fp)
   16ad8:	00c00044 	movi	r3,1
   16adc:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   16ae0:	00000a06 	br	16b0c <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   16ae4:	e0bffd17 	ldw	r2,-12(fp)
   16ae8:	1000081e 	bne	r2,zero,16b0c <alt_up_ps2_init+0xb0>
   16aec:	e0bffe03 	ldbu	r2,-8(fp)
   16af0:	10803fcc 	andi	r2,r2,255
   16af4:	1000051e 	bne	r2,zero,16b0c <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   16af8:	e0bfff17 	ldw	r2,-4(fp)
   16afc:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   16b00:	01403d04 	movi	r5,244
   16b04:	e13fff17 	ldw	r4,-4(fp)
   16b08:	0016be00 	call	16be0 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   16b0c:	0001883a 	nop
   16b10:	e037883a 	mov	sp,fp
   16b14:	dfc00117 	ldw	ra,4(sp)
   16b18:	df000017 	ldw	fp,0(sp)
   16b1c:	dec00204 	addi	sp,sp,8
   16b20:	f800283a 	ret

00016b24 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   16b24:	defffd04 	addi	sp,sp,-12
   16b28:	df000215 	stw	fp,8(sp)
   16b2c:	df000204 	addi	fp,sp,8
   16b30:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   16b34:	e0bfff17 	ldw	r2,-4(fp)
   16b38:	10800a17 	ldw	r2,40(r2)
   16b3c:	10800104 	addi	r2,r2,4
   16b40:	10800037 	ldwio	r2,0(r2)
   16b44:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   16b48:	e0bffe17 	ldw	r2,-8(fp)
   16b4c:	10800054 	ori	r2,r2,1
   16b50:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   16b54:	e0bfff17 	ldw	r2,-4(fp)
   16b58:	10800a17 	ldw	r2,40(r2)
   16b5c:	10800104 	addi	r2,r2,4
   16b60:	1007883a 	mov	r3,r2
   16b64:	e0bffe17 	ldw	r2,-8(fp)
   16b68:	18800035 	stwio	r2,0(r3)
}
   16b6c:	0001883a 	nop
   16b70:	e037883a 	mov	sp,fp
   16b74:	df000017 	ldw	fp,0(sp)
   16b78:	dec00104 	addi	sp,sp,4
   16b7c:	f800283a 	ret

00016b80 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   16b80:	defffd04 	addi	sp,sp,-12
   16b84:	df000215 	stw	fp,8(sp)
   16b88:	df000204 	addi	fp,sp,8
   16b8c:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   16b90:	e0bfff17 	ldw	r2,-4(fp)
   16b94:	10800a17 	ldw	r2,40(r2)
   16b98:	10800104 	addi	r2,r2,4
   16b9c:	10800037 	ldwio	r2,0(r2)
   16ba0:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   16ba4:	e0fffe17 	ldw	r3,-8(fp)
   16ba8:	00bfff84 	movi	r2,-2
   16bac:	1884703a 	and	r2,r3,r2
   16bb0:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   16bb4:	e0bfff17 	ldw	r2,-4(fp)
   16bb8:	10800a17 	ldw	r2,40(r2)
   16bbc:	10800104 	addi	r2,r2,4
   16bc0:	1007883a 	mov	r3,r2
   16bc4:	e0bffe17 	ldw	r2,-8(fp)
   16bc8:	18800035 	stwio	r2,0(r3)
}
   16bcc:	0001883a 	nop
   16bd0:	e037883a 	mov	sp,fp
   16bd4:	df000017 	ldw	fp,0(sp)
   16bd8:	dec00104 	addi	sp,sp,4
   16bdc:	f800283a 	ret

00016be0 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   16be0:	defffb04 	addi	sp,sp,-20
   16be4:	dfc00415 	stw	ra,16(sp)
   16be8:	df000315 	stw	fp,12(sp)
   16bec:	df000304 	addi	fp,sp,12
   16bf0:	e13ffe15 	stw	r4,-8(fp)
   16bf4:	2805883a 	mov	r2,r5
   16bf8:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   16bfc:	e0bffe17 	ldw	r2,-8(fp)
   16c00:	10800a17 	ldw	r2,40(r2)
   16c04:	1007883a 	mov	r3,r2
   16c08:	e0bfff03 	ldbu	r2,-4(fp)
   16c0c:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   16c10:	e0bffe17 	ldw	r2,-8(fp)
   16c14:	10800a17 	ldw	r2,40(r2)
   16c18:	10800104 	addi	r2,r2,4
   16c1c:	10800037 	ldwio	r2,0(r2)
   16c20:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   16c24:	e13ffd17 	ldw	r4,-12(fp)
   16c28:	00169980 	call	16998 <read_CE_bit>
   16c2c:	10803fcc 	andi	r2,r2,255
   16c30:	10000226 	beq	r2,zero,16c3c <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   16c34:	00bffec4 	movi	r2,-5
   16c38:	00000106 	br	16c40 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   16c3c:	0005883a 	mov	r2,zero
}
   16c40:	e037883a 	mov	sp,fp
   16c44:	dfc00117 	ldw	ra,4(sp)
   16c48:	df000017 	ldw	fp,0(sp)
   16c4c:	dec00204 	addi	sp,sp,8
   16c50:	f800283a 	ret

00016c54 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   16c54:	defffc04 	addi	sp,sp,-16
   16c58:	dfc00315 	stw	ra,12(sp)
   16c5c:	df000215 	stw	fp,8(sp)
   16c60:	df000204 	addi	fp,sp,8
   16c64:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   16c68:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   16c6c:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   16c70:	e0bffe44 	addi	r2,fp,-7
   16c74:	100b883a 	mov	r5,r2
   16c78:	e13fff17 	ldw	r4,-4(fp)
   16c7c:	0016d200 	call	16d20 <alt_up_ps2_read_data_byte_timeout>
   16c80:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   16c84:	e0bffe03 	ldbu	r2,-8(fp)
   16c88:	1000061e 	bne	r2,zero,16ca4 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   16c8c:	e0bffe43 	ldbu	r2,-7(fp)
   16c90:	10803fcc 	andi	r2,r2,255
   16c94:	10803e98 	cmpnei	r2,r2,250
   16c98:	103ff51e 	bne	r2,zero,16c70 <__alt_data_end+0xf0016c70>
				return 0;
   16c9c:	0005883a 	mov	r2,zero
   16ca0:	00000106 	br	16ca8 <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   16ca4:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   16ca8:	e037883a 	mov	sp,fp
   16cac:	dfc00117 	ldw	ra,4(sp)
   16cb0:	df000017 	ldw	fp,0(sp)
   16cb4:	dec00204 	addi	sp,sp,8
   16cb8:	f800283a 	ret

00016cbc <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   16cbc:	defffa04 	addi	sp,sp,-24
   16cc0:	dfc00515 	stw	ra,20(sp)
   16cc4:	df000415 	stw	fp,16(sp)
   16cc8:	df000404 	addi	fp,sp,16
   16ccc:	e13ffe15 	stw	r4,-8(fp)
   16cd0:	2805883a 	mov	r2,r5
   16cd4:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   16cd8:	e0bfff03 	ldbu	r2,-4(fp)
   16cdc:	100b883a 	mov	r5,r2
   16ce0:	e13ffe17 	ldw	r4,-8(fp)
   16ce4:	0016be00 	call	16be0 <alt_up_ps2_write_data_byte>
   16ce8:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   16cec:	e0bffc17 	ldw	r2,-16(fp)
   16cf0:	10000226 	beq	r2,zero,16cfc <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   16cf4:	e0bffc17 	ldw	r2,-16(fp)
   16cf8:	00000406 	br	16d0c <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   16cfc:	e13ffe17 	ldw	r4,-8(fp)
   16d00:	0016c540 	call	16c54 <alt_up_ps2_wait_for_ack>
   16d04:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   16d08:	e0bffd17 	ldw	r2,-12(fp)
}
   16d0c:	e037883a 	mov	sp,fp
   16d10:	dfc00117 	ldw	ra,4(sp)
   16d14:	df000017 	ldw	fp,0(sp)
   16d18:	dec00204 	addi	sp,sp,8
   16d1c:	f800283a 	ret

00016d20 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   16d20:	defffa04 	addi	sp,sp,-24
   16d24:	dfc00515 	stw	ra,20(sp)
   16d28:	df000415 	stw	fp,16(sp)
   16d2c:	df000404 	addi	fp,sp,16
   16d30:	e13ffe15 	stw	r4,-8(fp)
   16d34:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   16d38:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   16d3c:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   16d40:	e0bffc17 	ldw	r2,-16(fp)
   16d44:	10800044 	addi	r2,r2,1
   16d48:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   16d4c:	e0bffe17 	ldw	r2,-8(fp)
   16d50:	10800a17 	ldw	r2,40(r2)
   16d54:	10800037 	ldwio	r2,0(r2)
   16d58:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   16d5c:	e13ffd17 	ldw	r4,-12(fp)
   16d60:	00169fc0 	call	169fc <read_data_valid>
   16d64:	10803fcc 	andi	r2,r2,255
   16d68:	10000726 	beq	r2,zero,16d88 <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   16d6c:	e13ffd17 	ldw	r4,-12(fp)
   16d70:	0016a300 	call	16a30 <read_data_byte>
   16d74:	1007883a 	mov	r3,r2
   16d78:	e0bfff17 	ldw	r2,-4(fp)
   16d7c:	10c00005 	stb	r3,0(r2)
			return 0;
   16d80:	0005883a 	mov	r2,zero
   16d84:	00000806 	br	16da8 <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   16d88:	e0bffe17 	ldw	r2,-8(fp)
   16d8c:	10800c17 	ldw	r2,48(r2)
   16d90:	103feb26 	beq	r2,zero,16d40 <__alt_data_end+0xf0016d40>
   16d94:	e0bffe17 	ldw	r2,-8(fp)
   16d98:	10c00c17 	ldw	r3,48(r2)
   16d9c:	e0bffc17 	ldw	r2,-16(fp)
   16da0:	18bfe72e 	bgeu	r3,r2,16d40 <__alt_data_end+0xf0016d40>
		{
			return -ETIMEDOUT;
   16da4:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   16da8:	e037883a 	mov	sp,fp
   16dac:	dfc00117 	ldw	ra,4(sp)
   16db0:	df000017 	ldw	fp,0(sp)
   16db4:	dec00204 	addi	sp,sp,8
   16db8:	f800283a 	ret

00016dbc <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   16dbc:	defffb04 	addi	sp,sp,-20
   16dc0:	dfc00415 	stw	ra,16(sp)
   16dc4:	df000315 	stw	fp,12(sp)
   16dc8:	df000304 	addi	fp,sp,12
   16dcc:	e13ffe15 	stw	r4,-8(fp)
   16dd0:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   16dd4:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   16dd8:	e0bffe17 	ldw	r2,-8(fp)
   16ddc:	10800a17 	ldw	r2,40(r2)
   16de0:	10800037 	ldwio	r2,0(r2)
   16de4:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   16de8:	e13ffd17 	ldw	r4,-12(fp)
   16dec:	00169fc0 	call	169fc <read_data_valid>
   16df0:	10803fcc 	andi	r2,r2,255
   16df4:	10000726 	beq	r2,zero,16e14 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   16df8:	e13ffd17 	ldw	r4,-12(fp)
   16dfc:	0016a300 	call	16a30 <read_data_byte>
   16e00:	1007883a 	mov	r3,r2
   16e04:	e0bfff17 	ldw	r2,-4(fp)
   16e08:	10c00005 	stb	r3,0(r2)
		return 0;
   16e0c:	0005883a 	mov	r2,zero
   16e10:	00000106 	br	16e18 <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   16e14:	00bfffc4 	movi	r2,-1
}
   16e18:	e037883a 	mov	sp,fp
   16e1c:	dfc00117 	ldw	ra,4(sp)
   16e20:	df000017 	ldw	fp,0(sp)
   16e24:	dec00204 	addi	sp,sp,8
   16e28:	f800283a 	ret

00016e2c <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   16e2c:	defffb04 	addi	sp,sp,-20
   16e30:	dfc00415 	stw	ra,16(sp)
   16e34:	df000315 	stw	fp,12(sp)
   16e38:	df000304 	addi	fp,sp,12
   16e3c:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   16e40:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   16e44:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   16e48:	e0bfff17 	ldw	r2,-4(fp)
   16e4c:	10800a17 	ldw	r2,40(r2)
   16e50:	10800037 	ldwio	r2,0(r2)
   16e54:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   16e58:	e13ffe17 	ldw	r4,-8(fp)
   16e5c:	00169cc0 	call	169cc <read_num_bytes_available>
   16e60:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   16e64:	e0bffd0b 	ldhu	r2,-12(fp)
   16e68:	103ff71e 	bne	r2,zero,16e48 <__alt_data_end+0xf0016e48>
}
   16e6c:	0001883a 	nop
   16e70:	e037883a 	mov	sp,fp
   16e74:	dfc00117 	ldw	ra,4(sp)
   16e78:	df000017 	ldw	fp,0(sp)
   16e7c:	dec00204 	addi	sp,sp,8
   16e80:	f800283a 	ret

00016e84 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   16e84:	defff804 	addi	sp,sp,-32
   16e88:	dfc00715 	stw	ra,28(sp)
   16e8c:	df000615 	stw	fp,24(sp)
   16e90:	df000604 	addi	fp,sp,24
   16e94:	e13ffd15 	stw	r4,-12(fp)
   16e98:	e17ffe15 	stw	r5,-8(fp)
   16e9c:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   16ea0:	e0bffd17 	ldw	r2,-12(fp)
   16ea4:	10800017 	ldw	r2,0(r2)
   16ea8:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   16eac:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   16eb0:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   16eb4:	e0fffc17 	ldw	r3,-16(fp)
   16eb8:	e0bfff17 	ldw	r2,-4(fp)
   16ebc:	18bffd16 	blt	r3,r2,16eb4 <__alt_data_end+0xf0016eb4>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   16ec0:	e0bffe17 	ldw	r2,-8(fp)
   16ec4:	10c00044 	addi	r3,r2,1
   16ec8:	e0fffe15 	stw	r3,-8(fp)
   16ecc:	100b883a 	mov	r5,r2
   16ed0:	e13ffa17 	ldw	r4,-24(fp)
   16ed4:	0016d200 	call	16d20 <alt_up_ps2_read_data_byte_timeout>
   16ed8:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   16edc:	e0bffb17 	ldw	r2,-20(fp)
   16ee0:	10000226 	beq	r2,zero,16eec <alt_up_ps2_read_fd+0x68>
			return count;
   16ee4:	e0bffc17 	ldw	r2,-16(fp)
   16ee8:	00000406 	br	16efc <alt_up_ps2_read_fd+0x78>
		count++;
   16eec:	e0bffc17 	ldw	r2,-16(fp)
   16ef0:	10800044 	addi	r2,r2,1
   16ef4:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   16ef8:	e0bffc17 	ldw	r2,-16(fp)
}
   16efc:	e037883a 	mov	sp,fp
   16f00:	dfc00117 	ldw	ra,4(sp)
   16f04:	df000017 	ldw	fp,0(sp)
   16f08:	dec00204 	addi	sp,sp,8
   16f0c:	f800283a 	ret

00016f10 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   16f10:	defff804 	addi	sp,sp,-32
   16f14:	dfc00715 	stw	ra,28(sp)
   16f18:	df000615 	stw	fp,24(sp)
   16f1c:	df000604 	addi	fp,sp,24
   16f20:	e13ffd15 	stw	r4,-12(fp)
   16f24:	e17ffe15 	stw	r5,-8(fp)
   16f28:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   16f2c:	e0bffd17 	ldw	r2,-12(fp)
   16f30:	10800017 	ldw	r2,0(r2)
   16f34:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   16f38:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   16f3c:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   16f40:	00001006 	br	16f84 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   16f44:	e0bffe17 	ldw	r2,-8(fp)
   16f48:	10c00044 	addi	r3,r2,1
   16f4c:	e0fffe15 	stw	r3,-8(fp)
   16f50:	10800003 	ldbu	r2,0(r2)
   16f54:	10803fcc 	andi	r2,r2,255
   16f58:	100b883a 	mov	r5,r2
   16f5c:	e13ffb17 	ldw	r4,-20(fp)
   16f60:	0016be00 	call	16be0 <alt_up_ps2_write_data_byte>
   16f64:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   16f68:	e0bffc17 	ldw	r2,-16(fp)
   16f6c:	10000226 	beq	r2,zero,16f78 <alt_up_ps2_write_fd+0x68>
			return count;
   16f70:	e0bffa17 	ldw	r2,-24(fp)
   16f74:	00000706 	br	16f94 <alt_up_ps2_write_fd+0x84>
		count++;
   16f78:	e0bffa17 	ldw	r2,-24(fp)
   16f7c:	10800044 	addi	r2,r2,1
   16f80:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   16f84:	e0fffa17 	ldw	r3,-24(fp)
   16f88:	e0bfff17 	ldw	r2,-4(fp)
   16f8c:	18bfed16 	blt	r3,r2,16f44 <__alt_data_end+0xf0016f44>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   16f90:	e0bffa17 	ldw	r2,-24(fp)
}
   16f94:	e037883a 	mov	sp,fp
   16f98:	dfc00117 	ldw	ra,4(sp)
   16f9c:	df000017 	ldw	fp,0(sp)
   16fa0:	dec00204 	addi	sp,sp,8
   16fa4:	f800283a 	ret

00016fa8 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   16fa8:	defffc04 	addi	sp,sp,-16
   16fac:	dfc00315 	stw	ra,12(sp)
   16fb0:	df000215 	stw	fp,8(sp)
   16fb4:	df000204 	addi	fp,sp,8
   16fb8:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   16fbc:	d1600c04 	addi	r5,gp,-32720
   16fc0:	e13fff17 	ldw	r4,-4(fp)
   16fc4:	00176080 	call	17608 <alt_find_dev>
   16fc8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   16fcc:	e0bffe17 	ldw	r2,-8(fp)
}
   16fd0:	e037883a 	mov	sp,fp
   16fd4:	dfc00117 	ldw	ra,4(sp)
   16fd8:	df000017 	ldw	fp,0(sp)
   16fdc:	dec00204 	addi	sp,sp,8
   16fe0:	f800283a 	ret

00016fe4 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   16fe4:	defffc04 	addi	sp,sp,-16
   16fe8:	dfc00315 	stw	ra,12(sp)
   16fec:	df000215 	stw	fp,8(sp)
   16ff0:	df000204 	addi	fp,sp,8
   16ff4:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   16ff8:	e0bfff17 	ldw	r2,-4(fp)
   16ffc:	10800217 	ldw	r2,8(r2)
   17000:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   17004:	00000b06 	br	17034 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   17008:	01420034 	movhi	r5,2048
   1700c:	29411704 	addi	r5,r5,1116
   17010:	e13ffe17 	ldw	r4,-8(fp)
   17014:	000d5c40 	call	d5c4 <strcmp>
   17018:	1000031e 	bne	r2,zero,17028 <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   1701c:	e0bffe17 	ldw	r2,-8(fp)
   17020:	10000005 	stb	zero,0(r2)
			break;
   17024:	00000906 	br	1704c <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   17028:	e0bffe17 	ldw	r2,-8(fp)
   1702c:	10800044 	addi	r2,r2,1
   17030:	e0bffe15 	stw	r2,-8(fp)
   17034:	e0bffe17 	ldw	r2,-8(fp)
   17038:	10800003 	ldbu	r2,0(r2)
   1703c:	10803fcc 	andi	r2,r2,255
   17040:	1080201c 	xori	r2,r2,128
   17044:	10bfe004 	addi	r2,r2,-128
   17048:	103fef1e 	bne	r2,zero,17008 <__alt_data_end+0xf0017008>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   1704c:	0001883a 	nop
}
   17050:	e037883a 	mov	sp,fp
   17054:	dfc00117 	ldw	ra,4(sp)
   17058:	df000017 	ldw	fp,0(sp)
   1705c:	dec00204 	addi	sp,sp,8
   17060:	f800283a 	ret

00017064 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   17064:	defffc04 	addi	sp,sp,-16
   17068:	dfc00315 	stw	ra,12(sp)
   1706c:	df000215 	stw	fp,8(sp)
   17070:	df000204 	addi	fp,sp,8
   17074:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   17078:	d1600c04 	addi	r5,gp,-32720
   1707c:	e13fff17 	ldw	r4,-4(fp)
   17080:	00176080 	call	17608 <alt_find_dev>
   17084:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   17088:	e0bffe17 	ldw	r2,-8(fp)
}
   1708c:	e037883a 	mov	sp,fp
   17090:	dfc00117 	ldw	ra,4(sp)
   17094:	df000017 	ldw	fp,0(sp)
   17098:	dec00204 	addi	sp,sp,8
   1709c:	f800283a 	ret

000170a0 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   170a0:	defffa04 	addi	sp,sp,-24
   170a4:	df000515 	stw	fp,20(sp)
   170a8:	df000504 	addi	fp,sp,20
   170ac:	e13ffc15 	stw	r4,-16(fp)
   170b0:	2805883a 	mov	r2,r5
   170b4:	e1bffe15 	stw	r6,-8(fp)
   170b8:	e1ffff15 	stw	r7,-4(fp)
   170bc:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   170c0:	e0bffc17 	ldw	r2,-16(fp)
   170c4:	10800c17 	ldw	r2,48(r2)
   170c8:	e0fffe17 	ldw	r3,-8(fp)
   170cc:	1880042e 	bgeu	r3,r2,170e0 <alt_up_char_buffer_draw+0x40>
   170d0:	e0bffc17 	ldw	r2,-16(fp)
   170d4:	10800d17 	ldw	r2,52(r2)
   170d8:	e0ffff17 	ldw	r3,-4(fp)
   170dc:	18800236 	bltu	r3,r2,170e8 <alt_up_char_buffer_draw+0x48>
		return -1;
   170e0:	00bfffc4 	movi	r2,-1
   170e4:	00001d06 	br	1715c <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   170e8:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   170ec:	e0bffc17 	ldw	r2,-16(fp)
   170f0:	10c00f17 	ldw	r3,60(r2)
   170f4:	e0bffe17 	ldw	r2,-8(fp)
   170f8:	1886703a 	and	r3,r3,r2
   170fc:	e0bffc17 	ldw	r2,-16(fp)
   17100:	10800e17 	ldw	r2,56(r2)
   17104:	1884983a 	sll	r2,r3,r2
   17108:	e0fffb17 	ldw	r3,-20(fp)
   1710c:	1884b03a 	or	r2,r3,r2
   17110:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   17114:	e0bffc17 	ldw	r2,-16(fp)
   17118:	10c01117 	ldw	r3,68(r2)
   1711c:	e0bfff17 	ldw	r2,-4(fp)
   17120:	1886703a 	and	r3,r3,r2
   17124:	e0bffc17 	ldw	r2,-16(fp)
   17128:	10801017 	ldw	r2,64(r2)
   1712c:	1884983a 	sll	r2,r3,r2
   17130:	e0fffb17 	ldw	r3,-20(fp)
   17134:	1884b03a 	or	r2,r3,r2
   17138:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   1713c:	e0bffc17 	ldw	r2,-16(fp)
   17140:	10c00b17 	ldw	r3,44(r2)
   17144:	e0bffb17 	ldw	r2,-20(fp)
   17148:	1885883a 	add	r2,r3,r2
   1714c:	1007883a 	mov	r3,r2
   17150:	e0bffd03 	ldbu	r2,-12(fp)
   17154:	18800025 	stbio	r2,0(r3)

	return 0;
   17158:	0005883a 	mov	r2,zero
}
   1715c:	e037883a 	mov	sp,fp
   17160:	df000017 	ldw	fp,0(sp)
   17164:	dec00104 	addi	sp,sp,4
   17168:	f800283a 	ret

0001716c <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   1716c:	defffa04 	addi	sp,sp,-24
   17170:	df000515 	stw	fp,20(sp)
   17174:	df000504 	addi	fp,sp,20
   17178:	e13ffc15 	stw	r4,-16(fp)
   1717c:	e17ffd15 	stw	r5,-12(fp)
   17180:	e1bffe15 	stw	r6,-8(fp)
   17184:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   17188:	e0bffc17 	ldw	r2,-16(fp)
   1718c:	10800c17 	ldw	r2,48(r2)
   17190:	e0fffe17 	ldw	r3,-8(fp)
   17194:	1880042e 	bgeu	r3,r2,171a8 <alt_up_char_buffer_string+0x3c>
   17198:	e0bffc17 	ldw	r2,-16(fp)
   1719c:	10800d17 	ldw	r2,52(r2)
   171a0:	e0ffff17 	ldw	r3,-4(fp)
   171a4:	18800236 	bltu	r3,r2,171b0 <alt_up_char_buffer_string+0x44>
		return -1;
   171a8:	00bfffc4 	movi	r2,-1
   171ac:	00002a06 	br	17258 <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   171b0:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   171b4:	e0bffc17 	ldw	r2,-16(fp)
   171b8:	10801017 	ldw	r2,64(r2)
   171bc:	e0ffff17 	ldw	r3,-4(fp)
   171c0:	1886983a 	sll	r3,r3,r2
   171c4:	e0bffe17 	ldw	r2,-8(fp)
   171c8:	1885883a 	add	r2,r3,r2
   171cc:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   171d0:	00001a06 	br	1723c <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   171d4:	e0bffc17 	ldw	r2,-16(fp)
   171d8:	10c00b17 	ldw	r3,44(r2)
   171dc:	e0bffb17 	ldw	r2,-20(fp)
   171e0:	1885883a 	add	r2,r3,r2
   171e4:	1007883a 	mov	r3,r2
   171e8:	e0bffd17 	ldw	r2,-12(fp)
   171ec:	10800003 	ldbu	r2,0(r2)
   171f0:	10803fcc 	andi	r2,r2,255
   171f4:	1080201c 	xori	r2,r2,128
   171f8:	10bfe004 	addi	r2,r2,-128
   171fc:	18800025 	stbio	r2,0(r3)
		++ptr;
   17200:	e0bffd17 	ldw	r2,-12(fp)
   17204:	10800044 	addi	r2,r2,1
   17208:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   1720c:	e0bffe17 	ldw	r2,-8(fp)
   17210:	10800044 	addi	r2,r2,1
   17214:	e0bffe15 	stw	r2,-8(fp)
   17218:	e0bffc17 	ldw	r2,-16(fp)
   1721c:	10800c17 	ldw	r2,48(r2)
   17220:	e0fffe17 	ldw	r3,-8(fp)
   17224:	18800236 	bltu	r3,r2,17230 <alt_up_char_buffer_string+0xc4>
			return -1;
   17228:	00bfffc4 	movi	r2,-1
   1722c:	00000a06 	br	17258 <alt_up_char_buffer_string+0xec>
		++offset;
   17230:	e0bffb17 	ldw	r2,-20(fp)
   17234:	10800044 	addi	r2,r2,1
   17238:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   1723c:	e0bffd17 	ldw	r2,-12(fp)
   17240:	10800003 	ldbu	r2,0(r2)
   17244:	10803fcc 	andi	r2,r2,255
   17248:	1080201c 	xori	r2,r2,128
   1724c:	10bfe004 	addi	r2,r2,-128
   17250:	103fe01e 	bne	r2,zero,171d4 <__alt_data_end+0xf00171d4>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   17254:	0005883a 	mov	r2,zero
}
   17258:	e037883a 	mov	sp,fp
   1725c:	df000017 	ldw	fp,0(sp)
   17260:	dec00104 	addi	sp,sp,4
   17264:	f800283a 	ret

00017268 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   17268:	defffe04 	addi	sp,sp,-8
   1726c:	df000115 	stw	fp,4(sp)
   17270:	df000104 	addi	fp,sp,4
   17274:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   17278:	e0bfff17 	ldw	r2,-4(fp)
   1727c:	10800a17 	ldw	r2,40(r2)
   17280:	10800084 	addi	r2,r2,2
   17284:	1007883a 	mov	r3,r2
   17288:	00800044 	movi	r2,1
   1728c:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   17290:	0001883a 	nop
   17294:	e0bfff17 	ldw	r2,-4(fp)
   17298:	10800a17 	ldw	r2,40(r2)
   1729c:	10800084 	addi	r2,r2,2
   172a0:	10800023 	ldbuio	r2,0(r2)
   172a4:	10803fcc 	andi	r2,r2,255
   172a8:	1080004c 	andi	r2,r2,1
   172ac:	103ff91e 	bne	r2,zero,17294 <__alt_data_end+0xf0017294>
	return 0;
   172b0:	0005883a 	mov	r2,zero
}
   172b4:	e037883a 	mov	sp,fp
   172b8:	df000017 	ldw	fp,0(sp)
   172bc:	dec00104 	addi	sp,sp,4
   172c0:	f800283a 	ret

000172c4 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   172c4:	defff504 	addi	sp,sp,-44
   172c8:	df000a15 	stw	fp,40(sp)
   172cc:	df000a04 	addi	fp,sp,40
   172d0:	e13ffc15 	stw	r4,-16(fp)
   172d4:	e17ffd15 	stw	r5,-12(fp)
   172d8:	e1bffe15 	stw	r6,-8(fp)
   172dc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   172e0:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   172e4:	d0a03f17 	ldw	r2,-32516(gp)
  
  if (alt_ticks_per_second ())
   172e8:	10003c26 	beq	r2,zero,173dc <alt_alarm_start+0x118>
  {
    if (alarm)
   172ec:	e0bffc17 	ldw	r2,-16(fp)
   172f0:	10003826 	beq	r2,zero,173d4 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   172f4:	e0bffc17 	ldw	r2,-16(fp)
   172f8:	e0fffe17 	ldw	r3,-8(fp)
   172fc:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   17300:	e0bffc17 	ldw	r2,-16(fp)
   17304:	e0ffff17 	ldw	r3,-4(fp)
   17308:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1730c:	0005303a 	rdctl	r2,status
   17310:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17314:	e0fff917 	ldw	r3,-28(fp)
   17318:	00bfff84 	movi	r2,-2
   1731c:	1884703a 	and	r2,r3,r2
   17320:	1001703a 	wrctl	status,r2
  
  return context;
   17324:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   17328:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   1732c:	d0a04017 	ldw	r2,-32512(gp)
      
      current_nticks = alt_nticks();
   17330:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   17334:	e0fffd17 	ldw	r3,-12(fp)
   17338:	e0bff617 	ldw	r2,-40(fp)
   1733c:	1885883a 	add	r2,r3,r2
   17340:	10c00044 	addi	r3,r2,1
   17344:	e0bffc17 	ldw	r2,-16(fp)
   17348:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   1734c:	e0bffc17 	ldw	r2,-16(fp)
   17350:	10c00217 	ldw	r3,8(r2)
   17354:	e0bff617 	ldw	r2,-40(fp)
   17358:	1880042e 	bgeu	r3,r2,1736c <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   1735c:	e0bffc17 	ldw	r2,-16(fp)
   17360:	00c00044 	movi	r3,1
   17364:	10c00405 	stb	r3,16(r2)
   17368:	00000206 	br	17374 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   1736c:	e0bffc17 	ldw	r2,-16(fp)
   17370:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   17374:	e0bffc17 	ldw	r2,-16(fp)
   17378:	d0e01504 	addi	r3,gp,-32684
   1737c:	e0fffa15 	stw	r3,-24(fp)
   17380:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   17384:	e0bffb17 	ldw	r2,-20(fp)
   17388:	e0fffa17 	ldw	r3,-24(fp)
   1738c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   17390:	e0bffa17 	ldw	r2,-24(fp)
   17394:	10c00017 	ldw	r3,0(r2)
   17398:	e0bffb17 	ldw	r2,-20(fp)
   1739c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   173a0:	e0bffa17 	ldw	r2,-24(fp)
   173a4:	10800017 	ldw	r2,0(r2)
   173a8:	e0fffb17 	ldw	r3,-20(fp)
   173ac:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   173b0:	e0bffa17 	ldw	r2,-24(fp)
   173b4:	e0fffb17 	ldw	r3,-20(fp)
   173b8:	10c00015 	stw	r3,0(r2)
   173bc:	e0bff817 	ldw	r2,-32(fp)
   173c0:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   173c4:	e0bff717 	ldw	r2,-36(fp)
   173c8:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   173cc:	0005883a 	mov	r2,zero
   173d0:	00000306 	br	173e0 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   173d4:	00bffa84 	movi	r2,-22
   173d8:	00000106 	br	173e0 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   173dc:	00bfde84 	movi	r2,-134
  }
}
   173e0:	e037883a 	mov	sp,fp
   173e4:	df000017 	ldw	fp,0(sp)
   173e8:	dec00104 	addi	sp,sp,4
   173ec:	f800283a 	ret

000173f0 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   173f0:	defffb04 	addi	sp,sp,-20
   173f4:	df000415 	stw	fp,16(sp)
   173f8:	df000404 	addi	fp,sp,16
   173fc:	e13ffe15 	stw	r4,-8(fp)
   17400:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   17404:	e0fffe17 	ldw	r3,-8(fp)
   17408:	e0bfff17 	ldw	r2,-4(fp)
   1740c:	1885883a 	add	r2,r3,r2
   17410:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   17414:	e0bffe17 	ldw	r2,-8(fp)
   17418:	e0bffc15 	stw	r2,-16(fp)
   1741c:	00000506 	br	17434 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   17420:	e0bffc17 	ldw	r2,-16(fp)
   17424:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   17428:	e0bffc17 	ldw	r2,-16(fp)
   1742c:	10800804 	addi	r2,r2,32
   17430:	e0bffc15 	stw	r2,-16(fp)
   17434:	e0fffc17 	ldw	r3,-16(fp)
   17438:	e0bffd17 	ldw	r2,-12(fp)
   1743c:	18bff836 	bltu	r3,r2,17420 <__alt_data_end+0xf0017420>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   17440:	e0bffe17 	ldw	r2,-8(fp)
   17444:	108007cc 	andi	r2,r2,31
   17448:	10000226 	beq	r2,zero,17454 <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   1744c:	e0bffc17 	ldw	r2,-16(fp)
   17450:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   17454:	0001883a 	nop
   17458:	e037883a 	mov	sp,fp
   1745c:	df000017 	ldw	fp,0(sp)
   17460:	dec00104 	addi	sp,sp,4
   17464:	f800283a 	ret

00017468 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17468:	defffe04 	addi	sp,sp,-8
   1746c:	dfc00115 	stw	ra,4(sp)
   17470:	df000015 	stw	fp,0(sp)
   17474:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   17478:	d0a00f17 	ldw	r2,-32708(gp)
   1747c:	10000326 	beq	r2,zero,1748c <alt_get_errno+0x24>
   17480:	d0a00f17 	ldw	r2,-32708(gp)
   17484:	103ee83a 	callr	r2
   17488:	00000106 	br	17490 <alt_get_errno+0x28>
   1748c:	d0a03a04 	addi	r2,gp,-32536
}
   17490:	e037883a 	mov	sp,fp
   17494:	dfc00117 	ldw	ra,4(sp)
   17498:	df000017 	ldw	fp,0(sp)
   1749c:	dec00204 	addi	sp,sp,8
   174a0:	f800283a 	ret

000174a4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   174a4:	defffa04 	addi	sp,sp,-24
   174a8:	dfc00515 	stw	ra,20(sp)
   174ac:	df000415 	stw	fp,16(sp)
   174b0:	df000404 	addi	fp,sp,16
   174b4:	e13ffe15 	stw	r4,-8(fp)
   174b8:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   174bc:	e0bffe17 	ldw	r2,-8(fp)
   174c0:	10000326 	beq	r2,zero,174d0 <alt_dev_llist_insert+0x2c>
   174c4:	e0bffe17 	ldw	r2,-8(fp)
   174c8:	10800217 	ldw	r2,8(r2)
   174cc:	1000061e 	bne	r2,zero,174e8 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   174d0:	00174680 	call	17468 <alt_get_errno>
   174d4:	1007883a 	mov	r3,r2
   174d8:	00800584 	movi	r2,22
   174dc:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   174e0:	00bffa84 	movi	r2,-22
   174e4:	00001306 	br	17534 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   174e8:	e0bffe17 	ldw	r2,-8(fp)
   174ec:	e0ffff17 	ldw	r3,-4(fp)
   174f0:	e0fffc15 	stw	r3,-16(fp)
   174f4:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   174f8:	e0bffd17 	ldw	r2,-12(fp)
   174fc:	e0fffc17 	ldw	r3,-16(fp)
   17500:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   17504:	e0bffc17 	ldw	r2,-16(fp)
   17508:	10c00017 	ldw	r3,0(r2)
   1750c:	e0bffd17 	ldw	r2,-12(fp)
   17510:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   17514:	e0bffc17 	ldw	r2,-16(fp)
   17518:	10800017 	ldw	r2,0(r2)
   1751c:	e0fffd17 	ldw	r3,-12(fp)
   17520:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   17524:	e0bffc17 	ldw	r2,-16(fp)
   17528:	e0fffd17 	ldw	r3,-12(fp)
   1752c:	10c00015 	stw	r3,0(r2)

  return 0;  
   17530:	0005883a 	mov	r2,zero
}
   17534:	e037883a 	mov	sp,fp
   17538:	dfc00117 	ldw	ra,4(sp)
   1753c:	df000017 	ldw	fp,0(sp)
   17540:	dec00204 	addi	sp,sp,8
   17544:	f800283a 	ret

00017548 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   17548:	defffd04 	addi	sp,sp,-12
   1754c:	dfc00215 	stw	ra,8(sp)
   17550:	df000115 	stw	fp,4(sp)
   17554:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   17558:	008000b4 	movhi	r2,2
   1755c:	10a2e104 	addi	r2,r2,-29820
   17560:	e0bfff15 	stw	r2,-4(fp)
   17564:	00000606 	br	17580 <_do_ctors+0x38>
        (*ctor) (); 
   17568:	e0bfff17 	ldw	r2,-4(fp)
   1756c:	10800017 	ldw	r2,0(r2)
   17570:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   17574:	e0bfff17 	ldw	r2,-4(fp)
   17578:	10bfff04 	addi	r2,r2,-4
   1757c:	e0bfff15 	stw	r2,-4(fp)
   17580:	e0ffff17 	ldw	r3,-4(fp)
   17584:	008000b4 	movhi	r2,2
   17588:	10a2e204 	addi	r2,r2,-29816
   1758c:	18bff62e 	bgeu	r3,r2,17568 <__alt_data_end+0xf0017568>
        (*ctor) (); 
}
   17590:	0001883a 	nop
   17594:	e037883a 	mov	sp,fp
   17598:	dfc00117 	ldw	ra,4(sp)
   1759c:	df000017 	ldw	fp,0(sp)
   175a0:	dec00204 	addi	sp,sp,8
   175a4:	f800283a 	ret

000175a8 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   175a8:	defffd04 	addi	sp,sp,-12
   175ac:	dfc00215 	stw	ra,8(sp)
   175b0:	df000115 	stw	fp,4(sp)
   175b4:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   175b8:	008000b4 	movhi	r2,2
   175bc:	10a2e104 	addi	r2,r2,-29820
   175c0:	e0bfff15 	stw	r2,-4(fp)
   175c4:	00000606 	br	175e0 <_do_dtors+0x38>
        (*dtor) (); 
   175c8:	e0bfff17 	ldw	r2,-4(fp)
   175cc:	10800017 	ldw	r2,0(r2)
   175d0:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   175d4:	e0bfff17 	ldw	r2,-4(fp)
   175d8:	10bfff04 	addi	r2,r2,-4
   175dc:	e0bfff15 	stw	r2,-4(fp)
   175e0:	e0ffff17 	ldw	r3,-4(fp)
   175e4:	008000b4 	movhi	r2,2
   175e8:	10a2e204 	addi	r2,r2,-29816
   175ec:	18bff62e 	bgeu	r3,r2,175c8 <__alt_data_end+0xf00175c8>
        (*dtor) (); 
}
   175f0:	0001883a 	nop
   175f4:	e037883a 	mov	sp,fp
   175f8:	dfc00117 	ldw	ra,4(sp)
   175fc:	df000017 	ldw	fp,0(sp)
   17600:	dec00204 	addi	sp,sp,8
   17604:	f800283a 	ret

00017608 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   17608:	defffa04 	addi	sp,sp,-24
   1760c:	dfc00515 	stw	ra,20(sp)
   17610:	df000415 	stw	fp,16(sp)
   17614:	df000404 	addi	fp,sp,16
   17618:	e13ffe15 	stw	r4,-8(fp)
   1761c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   17620:	e0bfff17 	ldw	r2,-4(fp)
   17624:	10800017 	ldw	r2,0(r2)
   17628:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   1762c:	e13ffe17 	ldw	r4,-8(fp)
   17630:	00063780 	call	6378 <strlen>
   17634:	10800044 	addi	r2,r2,1
   17638:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1763c:	00000d06 	br	17674 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   17640:	e0bffc17 	ldw	r2,-16(fp)
   17644:	10800217 	ldw	r2,8(r2)
   17648:	e0fffd17 	ldw	r3,-12(fp)
   1764c:	180d883a 	mov	r6,r3
   17650:	e17ffe17 	ldw	r5,-8(fp)
   17654:	1009883a 	mov	r4,r2
   17658:	0005f4c0 	call	5f4c <memcmp>
   1765c:	1000021e 	bne	r2,zero,17668 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   17660:	e0bffc17 	ldw	r2,-16(fp)
   17664:	00000706 	br	17684 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   17668:	e0bffc17 	ldw	r2,-16(fp)
   1766c:	10800017 	ldw	r2,0(r2)
   17670:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   17674:	e0fffc17 	ldw	r3,-16(fp)
   17678:	e0bfff17 	ldw	r2,-4(fp)
   1767c:	18bff01e 	bne	r3,r2,17640 <__alt_data_end+0xf0017640>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   17680:	0005883a 	mov	r2,zero
}
   17684:	e037883a 	mov	sp,fp
   17688:	dfc00117 	ldw	ra,4(sp)
   1768c:	df000017 	ldw	fp,0(sp)
   17690:	dec00204 	addi	sp,sp,8
   17694:	f800283a 	ret

00017698 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   17698:	defffc04 	addi	sp,sp,-16
   1769c:	dfc00315 	stw	ra,12(sp)
   176a0:	df000215 	stw	fp,8(sp)
   176a4:	df000204 	addi	fp,sp,8
   176a8:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   176ac:	d1601304 	addi	r5,gp,-32692
   176b0:	e13fff17 	ldw	r4,-4(fp)
   176b4:	00176080 	call	17608 <alt_find_dev>
   176b8:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   176bc:	e0bffe17 	ldw	r2,-8(fp)
   176c0:	10000926 	beq	r2,zero,176e8 <alt_flash_open_dev+0x50>
   176c4:	e0bffe17 	ldw	r2,-8(fp)
   176c8:	10800317 	ldw	r2,12(r2)
   176cc:	10000626 	beq	r2,zero,176e8 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   176d0:	e0bffe17 	ldw	r2,-8(fp)
   176d4:	10800317 	ldw	r2,12(r2)
   176d8:	e17fff17 	ldw	r5,-4(fp)
   176dc:	e13ffe17 	ldw	r4,-8(fp)
   176e0:	103ee83a 	callr	r2
   176e4:	00000106 	br	176ec <alt_flash_open_dev+0x54>
  }

  return dev;
   176e8:	e0bffe17 	ldw	r2,-8(fp)
}
   176ec:	e037883a 	mov	sp,fp
   176f0:	dfc00117 	ldw	ra,4(sp)
   176f4:	df000017 	ldw	fp,0(sp)
   176f8:	dec00204 	addi	sp,sp,8
   176fc:	f800283a 	ret

00017700 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   17700:	defffd04 	addi	sp,sp,-12
   17704:	dfc00215 	stw	ra,8(sp)
   17708:	df000115 	stw	fp,4(sp)
   1770c:	df000104 	addi	fp,sp,4
   17710:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   17714:	e0bfff17 	ldw	r2,-4(fp)
   17718:	10000826 	beq	r2,zero,1773c <alt_flash_close_dev+0x3c>
   1771c:	e0bfff17 	ldw	r2,-4(fp)
   17720:	10800417 	ldw	r2,16(r2)
   17724:	10000526 	beq	r2,zero,1773c <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   17728:	e0bfff17 	ldw	r2,-4(fp)
   1772c:	10800417 	ldw	r2,16(r2)
   17730:	e13fff17 	ldw	r4,-4(fp)
   17734:	103ee83a 	callr	r2
  }
  return;
   17738:	0001883a 	nop
   1773c:	0001883a 	nop
}
   17740:	e037883a 	mov	sp,fp
   17744:	dfc00117 	ldw	ra,4(sp)
   17748:	df000017 	ldw	fp,0(sp)
   1774c:	dec00204 	addi	sp,sp,8
   17750:	f800283a 	ret

00017754 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   17754:	defff904 	addi	sp,sp,-28
   17758:	dfc00615 	stw	ra,24(sp)
   1775c:	df000515 	stw	fp,20(sp)
   17760:	df000504 	addi	fp,sp,20
   17764:	e13ffc15 	stw	r4,-16(fp)
   17768:	e17ffd15 	stw	r5,-12(fp)
   1776c:	e1bffe15 	stw	r6,-8(fp)
   17770:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   17774:	e1bfff17 	ldw	r6,-4(fp)
   17778:	e17ffe17 	ldw	r5,-8(fp)
   1777c:	e13ffd17 	ldw	r4,-12(fp)
   17780:	00179940 	call	17994 <open>
   17784:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   17788:	e0bffb17 	ldw	r2,-20(fp)
   1778c:	10001c16 	blt	r2,zero,17800 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   17790:	00820034 	movhi	r2,2048
   17794:	1083f104 	addi	r2,r2,4036
   17798:	e0fffb17 	ldw	r3,-20(fp)
   1779c:	18c00324 	muli	r3,r3,12
   177a0:	10c5883a 	add	r2,r2,r3
   177a4:	10c00017 	ldw	r3,0(r2)
   177a8:	e0bffc17 	ldw	r2,-16(fp)
   177ac:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   177b0:	00820034 	movhi	r2,2048
   177b4:	1083f104 	addi	r2,r2,4036
   177b8:	e0fffb17 	ldw	r3,-20(fp)
   177bc:	18c00324 	muli	r3,r3,12
   177c0:	10c5883a 	add	r2,r2,r3
   177c4:	10800104 	addi	r2,r2,4
   177c8:	10c00017 	ldw	r3,0(r2)
   177cc:	e0bffc17 	ldw	r2,-16(fp)
   177d0:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   177d4:	00820034 	movhi	r2,2048
   177d8:	1083f104 	addi	r2,r2,4036
   177dc:	e0fffb17 	ldw	r3,-20(fp)
   177e0:	18c00324 	muli	r3,r3,12
   177e4:	10c5883a 	add	r2,r2,r3
   177e8:	10800204 	addi	r2,r2,8
   177ec:	10c00017 	ldw	r3,0(r2)
   177f0:	e0bffc17 	ldw	r2,-16(fp)
   177f4:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   177f8:	e13ffb17 	ldw	r4,-20(fp)
   177fc:	00123500 	call	12350 <alt_release_fd>
  }
} 
   17800:	0001883a 	nop
   17804:	e037883a 	mov	sp,fp
   17808:	dfc00117 	ldw	ra,4(sp)
   1780c:	df000017 	ldw	fp,0(sp)
   17810:	dec00204 	addi	sp,sp,8
   17814:	f800283a 	ret

00017818 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   17818:	defffb04 	addi	sp,sp,-20
   1781c:	dfc00415 	stw	ra,16(sp)
   17820:	df000315 	stw	fp,12(sp)
   17824:	df000304 	addi	fp,sp,12
   17828:	e13ffd15 	stw	r4,-12(fp)
   1782c:	e17ffe15 	stw	r5,-8(fp)
   17830:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   17834:	01c07fc4 	movi	r7,511
   17838:	01800044 	movi	r6,1
   1783c:	e17ffd17 	ldw	r5,-12(fp)
   17840:	01020034 	movhi	r4,2048
   17844:	2103f404 	addi	r4,r4,4048
   17848:	00177540 	call	17754 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   1784c:	01c07fc4 	movi	r7,511
   17850:	000d883a 	mov	r6,zero
   17854:	e17ffe17 	ldw	r5,-8(fp)
   17858:	01020034 	movhi	r4,2048
   1785c:	2103f104 	addi	r4,r4,4036
   17860:	00177540 	call	17754 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   17864:	01c07fc4 	movi	r7,511
   17868:	01800044 	movi	r6,1
   1786c:	e17fff17 	ldw	r5,-4(fp)
   17870:	01020034 	movhi	r4,2048
   17874:	2103f704 	addi	r4,r4,4060
   17878:	00177540 	call	17754 <alt_open_fd>
}  
   1787c:	0001883a 	nop
   17880:	e037883a 	mov	sp,fp
   17884:	dfc00117 	ldw	ra,4(sp)
   17888:	df000017 	ldw	fp,0(sp)
   1788c:	dec00204 	addi	sp,sp,8
   17890:	f800283a 	ret

00017894 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17894:	defffe04 	addi	sp,sp,-8
   17898:	dfc00115 	stw	ra,4(sp)
   1789c:	df000015 	stw	fp,0(sp)
   178a0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   178a4:	d0a00f17 	ldw	r2,-32708(gp)
   178a8:	10000326 	beq	r2,zero,178b8 <alt_get_errno+0x24>
   178ac:	d0a00f17 	ldw	r2,-32708(gp)
   178b0:	103ee83a 	callr	r2
   178b4:	00000106 	br	178bc <alt_get_errno+0x28>
   178b8:	d0a03a04 	addi	r2,gp,-32536
}
   178bc:	e037883a 	mov	sp,fp
   178c0:	dfc00117 	ldw	ra,4(sp)
   178c4:	df000017 	ldw	fp,0(sp)
   178c8:	dec00204 	addi	sp,sp,8
   178cc:	f800283a 	ret

000178d0 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   178d0:	defffd04 	addi	sp,sp,-12
   178d4:	df000215 	stw	fp,8(sp)
   178d8:	df000204 	addi	fp,sp,8
   178dc:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   178e0:	e0bfff17 	ldw	r2,-4(fp)
   178e4:	10800217 	ldw	r2,8(r2)
   178e8:	10d00034 	orhi	r3,r2,16384
   178ec:	e0bfff17 	ldw	r2,-4(fp)
   178f0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   178f4:	e03ffe15 	stw	zero,-8(fp)
   178f8:	00001d06 	br	17970 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   178fc:	00820034 	movhi	r2,2048
   17900:	1083f104 	addi	r2,r2,4036
   17904:	e0fffe17 	ldw	r3,-8(fp)
   17908:	18c00324 	muli	r3,r3,12
   1790c:	10c5883a 	add	r2,r2,r3
   17910:	10c00017 	ldw	r3,0(r2)
   17914:	e0bfff17 	ldw	r2,-4(fp)
   17918:	10800017 	ldw	r2,0(r2)
   1791c:	1880111e 	bne	r3,r2,17964 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   17920:	00820034 	movhi	r2,2048
   17924:	1083f104 	addi	r2,r2,4036
   17928:	e0fffe17 	ldw	r3,-8(fp)
   1792c:	18c00324 	muli	r3,r3,12
   17930:	10c5883a 	add	r2,r2,r3
   17934:	10800204 	addi	r2,r2,8
   17938:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1793c:	1000090e 	bge	r2,zero,17964 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   17940:	e0bffe17 	ldw	r2,-8(fp)
   17944:	10c00324 	muli	r3,r2,12
   17948:	00820034 	movhi	r2,2048
   1794c:	1083f104 	addi	r2,r2,4036
   17950:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   17954:	e0bfff17 	ldw	r2,-4(fp)
   17958:	18800226 	beq	r3,r2,17964 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   1795c:	00bffcc4 	movi	r2,-13
   17960:	00000806 	br	17984 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   17964:	e0bffe17 	ldw	r2,-8(fp)
   17968:	10800044 	addi	r2,r2,1
   1796c:	e0bffe15 	stw	r2,-8(fp)
   17970:	d0a00e17 	ldw	r2,-32712(gp)
   17974:	1007883a 	mov	r3,r2
   17978:	e0bffe17 	ldw	r2,-8(fp)
   1797c:	18bfdf2e 	bgeu	r3,r2,178fc <__alt_data_end+0xf00178fc>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   17980:	0005883a 	mov	r2,zero
}
   17984:	e037883a 	mov	sp,fp
   17988:	df000017 	ldw	fp,0(sp)
   1798c:	dec00104 	addi	sp,sp,4
   17990:	f800283a 	ret

00017994 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   17994:	defff604 	addi	sp,sp,-40
   17998:	dfc00915 	stw	ra,36(sp)
   1799c:	df000815 	stw	fp,32(sp)
   179a0:	df000804 	addi	fp,sp,32
   179a4:	e13ffd15 	stw	r4,-12(fp)
   179a8:	e17ffe15 	stw	r5,-8(fp)
   179ac:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   179b0:	00bfffc4 	movi	r2,-1
   179b4:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   179b8:	00bffb44 	movi	r2,-19
   179bc:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   179c0:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   179c4:	d1600c04 	addi	r5,gp,-32720
   179c8:	e13ffd17 	ldw	r4,-12(fp)
   179cc:	00176080 	call	17608 <alt_find_dev>
   179d0:	e0bff815 	stw	r2,-32(fp)
   179d4:	e0bff817 	ldw	r2,-32(fp)
   179d8:	1000051e 	bne	r2,zero,179f0 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   179dc:	e13ffd17 	ldw	r4,-12(fp)
   179e0:	00186c40 	call	186c4 <alt_find_file>
   179e4:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   179e8:	00800044 	movi	r2,1
   179ec:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   179f0:	e0bff817 	ldw	r2,-32(fp)
   179f4:	10002926 	beq	r2,zero,17a9c <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   179f8:	e13ff817 	ldw	r4,-32(fp)
   179fc:	00187cc0 	call	187cc <alt_get_fd>
   17a00:	e0bff915 	stw	r2,-28(fp)
   17a04:	e0bff917 	ldw	r2,-28(fp)
   17a08:	1000030e 	bge	r2,zero,17a18 <open+0x84>
    {
      status = index;
   17a0c:	e0bff917 	ldw	r2,-28(fp)
   17a10:	e0bffa15 	stw	r2,-24(fp)
   17a14:	00002306 	br	17aa4 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   17a18:	e0bff917 	ldw	r2,-28(fp)
   17a1c:	10c00324 	muli	r3,r2,12
   17a20:	00820034 	movhi	r2,2048
   17a24:	1083f104 	addi	r2,r2,4036
   17a28:	1885883a 	add	r2,r3,r2
   17a2c:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   17a30:	e0fffe17 	ldw	r3,-8(fp)
   17a34:	00900034 	movhi	r2,16384
   17a38:	10bfffc4 	addi	r2,r2,-1
   17a3c:	1886703a 	and	r3,r3,r2
   17a40:	e0bffc17 	ldw	r2,-16(fp)
   17a44:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   17a48:	e0bffb17 	ldw	r2,-20(fp)
   17a4c:	1000051e 	bne	r2,zero,17a64 <open+0xd0>
   17a50:	e13ffc17 	ldw	r4,-16(fp)
   17a54:	00178d00 	call	178d0 <alt_file_locked>
   17a58:	e0bffa15 	stw	r2,-24(fp)
   17a5c:	e0bffa17 	ldw	r2,-24(fp)
   17a60:	10001016 	blt	r2,zero,17aa4 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   17a64:	e0bff817 	ldw	r2,-32(fp)
   17a68:	10800317 	ldw	r2,12(r2)
   17a6c:	10000826 	beq	r2,zero,17a90 <open+0xfc>
   17a70:	e0bff817 	ldw	r2,-32(fp)
   17a74:	10800317 	ldw	r2,12(r2)
   17a78:	e1ffff17 	ldw	r7,-4(fp)
   17a7c:	e1bffe17 	ldw	r6,-8(fp)
   17a80:	e17ffd17 	ldw	r5,-12(fp)
   17a84:	e13ffc17 	ldw	r4,-16(fp)
   17a88:	103ee83a 	callr	r2
   17a8c:	00000106 	br	17a94 <open+0x100>
   17a90:	0005883a 	mov	r2,zero
   17a94:	e0bffa15 	stw	r2,-24(fp)
   17a98:	00000206 	br	17aa4 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   17a9c:	00bffb44 	movi	r2,-19
   17aa0:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   17aa4:	e0bffa17 	ldw	r2,-24(fp)
   17aa8:	1000090e 	bge	r2,zero,17ad0 <open+0x13c>
  {
    alt_release_fd (index);  
   17aac:	e13ff917 	ldw	r4,-28(fp)
   17ab0:	00123500 	call	12350 <alt_release_fd>
    ALT_ERRNO = -status;
   17ab4:	00178940 	call	17894 <alt_get_errno>
   17ab8:	1007883a 	mov	r3,r2
   17abc:	e0bffa17 	ldw	r2,-24(fp)
   17ac0:	0085c83a 	sub	r2,zero,r2
   17ac4:	18800015 	stw	r2,0(r3)
    return -1;
   17ac8:	00bfffc4 	movi	r2,-1
   17acc:	00000106 	br	17ad4 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   17ad0:	e0bff917 	ldw	r2,-28(fp)
}
   17ad4:	e037883a 	mov	sp,fp
   17ad8:	dfc00117 	ldw	ra,4(sp)
   17adc:	df000017 	ldw	fp,0(sp)
   17ae0:	dec00204 	addi	sp,sp,8
   17ae4:	f800283a 	ret

00017ae8 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   17ae8:	defffa04 	addi	sp,sp,-24
   17aec:	df000515 	stw	fp,20(sp)
   17af0:	df000504 	addi	fp,sp,20
   17af4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17af8:	0005303a 	rdctl	r2,status
   17afc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17b00:	e0fffc17 	ldw	r3,-16(fp)
   17b04:	00bfff84 	movi	r2,-2
   17b08:	1884703a 	and	r2,r3,r2
   17b0c:	1001703a 	wrctl	status,r2
  
  return context;
   17b10:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   17b14:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   17b18:	e0bfff17 	ldw	r2,-4(fp)
   17b1c:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   17b20:	e0bffd17 	ldw	r2,-12(fp)
   17b24:	10800017 	ldw	r2,0(r2)
   17b28:	e0fffd17 	ldw	r3,-12(fp)
   17b2c:	18c00117 	ldw	r3,4(r3)
   17b30:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   17b34:	e0bffd17 	ldw	r2,-12(fp)
   17b38:	10800117 	ldw	r2,4(r2)
   17b3c:	e0fffd17 	ldw	r3,-12(fp)
   17b40:	18c00017 	ldw	r3,0(r3)
   17b44:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   17b48:	e0bffd17 	ldw	r2,-12(fp)
   17b4c:	e0fffd17 	ldw	r3,-12(fp)
   17b50:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   17b54:	e0bffd17 	ldw	r2,-12(fp)
   17b58:	e0fffd17 	ldw	r3,-12(fp)
   17b5c:	10c00015 	stw	r3,0(r2)
   17b60:	e0bffb17 	ldw	r2,-20(fp)
   17b64:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17b68:	e0bffe17 	ldw	r2,-8(fp)
   17b6c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   17b70:	0001883a 	nop
   17b74:	e037883a 	mov	sp,fp
   17b78:	df000017 	ldw	fp,0(sp)
   17b7c:	dec00104 	addi	sp,sp,4
   17b80:	f800283a 	ret

00017b84 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   17b84:	defffb04 	addi	sp,sp,-20
   17b88:	dfc00415 	stw	ra,16(sp)
   17b8c:	df000315 	stw	fp,12(sp)
   17b90:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   17b94:	d0a01517 	ldw	r2,-32684(gp)
   17b98:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   17b9c:	d0a04017 	ldw	r2,-32512(gp)
   17ba0:	10800044 	addi	r2,r2,1
   17ba4:	d0a04015 	stw	r2,-32512(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   17ba8:	00002e06 	br	17c64 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   17bac:	e0bffd17 	ldw	r2,-12(fp)
   17bb0:	10800017 	ldw	r2,0(r2)
   17bb4:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   17bb8:	e0bffd17 	ldw	r2,-12(fp)
   17bbc:	10800403 	ldbu	r2,16(r2)
   17bc0:	10803fcc 	andi	r2,r2,255
   17bc4:	10000426 	beq	r2,zero,17bd8 <alt_tick+0x54>
   17bc8:	d0a04017 	ldw	r2,-32512(gp)
   17bcc:	1000021e 	bne	r2,zero,17bd8 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   17bd0:	e0bffd17 	ldw	r2,-12(fp)
   17bd4:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   17bd8:	e0bffd17 	ldw	r2,-12(fp)
   17bdc:	10800217 	ldw	r2,8(r2)
   17be0:	d0e04017 	ldw	r3,-32512(gp)
   17be4:	18801d36 	bltu	r3,r2,17c5c <alt_tick+0xd8>
   17be8:	e0bffd17 	ldw	r2,-12(fp)
   17bec:	10800403 	ldbu	r2,16(r2)
   17bf0:	10803fcc 	andi	r2,r2,255
   17bf4:	1000191e 	bne	r2,zero,17c5c <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   17bf8:	e0bffd17 	ldw	r2,-12(fp)
   17bfc:	10800317 	ldw	r2,12(r2)
   17c00:	e0fffd17 	ldw	r3,-12(fp)
   17c04:	18c00517 	ldw	r3,20(r3)
   17c08:	1809883a 	mov	r4,r3
   17c0c:	103ee83a 	callr	r2
   17c10:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   17c14:	e0bfff17 	ldw	r2,-4(fp)
   17c18:	1000031e 	bne	r2,zero,17c28 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   17c1c:	e13ffd17 	ldw	r4,-12(fp)
   17c20:	0017ae80 	call	17ae8 <alt_alarm_stop>
   17c24:	00000d06 	br	17c5c <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   17c28:	e0bffd17 	ldw	r2,-12(fp)
   17c2c:	10c00217 	ldw	r3,8(r2)
   17c30:	e0bfff17 	ldw	r2,-4(fp)
   17c34:	1887883a 	add	r3,r3,r2
   17c38:	e0bffd17 	ldw	r2,-12(fp)
   17c3c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   17c40:	e0bffd17 	ldw	r2,-12(fp)
   17c44:	10c00217 	ldw	r3,8(r2)
   17c48:	d0a04017 	ldw	r2,-32512(gp)
   17c4c:	1880032e 	bgeu	r3,r2,17c5c <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   17c50:	e0bffd17 	ldw	r2,-12(fp)
   17c54:	00c00044 	movi	r3,1
   17c58:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   17c5c:	e0bffe17 	ldw	r2,-8(fp)
   17c60:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   17c64:	e0fffd17 	ldw	r3,-12(fp)
   17c68:	d0a01504 	addi	r2,gp,-32684
   17c6c:	18bfcf1e 	bne	r3,r2,17bac <__alt_data_end+0xf0017bac>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   17c70:	0001883a 	nop
}
   17c74:	0001883a 	nop
   17c78:	e037883a 	mov	sp,fp
   17c7c:	dfc00117 	ldw	ra,4(sp)
   17c80:	df000017 	ldw	fp,0(sp)
   17c84:	dec00204 	addi	sp,sp,8
   17c88:	f800283a 	ret

00017c8c <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   17c8c:	defffd04 	addi	sp,sp,-12
   17c90:	dfc00215 	stw	ra,8(sp)
   17c94:	df000115 	stw	fp,4(sp)
   17c98:	df000104 	addi	fp,sp,4
   17c9c:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   17ca0:	e13fff17 	ldw	r4,-4(fp)
   17ca4:	001859c0 	call	1859c <alt_busy_sleep>
}
   17ca8:	e037883a 	mov	sp,fp
   17cac:	dfc00117 	ldw	ra,4(sp)
   17cb0:	df000017 	ldw	fp,0(sp)
   17cb4:	dec00204 	addi	sp,sp,8
   17cb8:	f800283a 	ret

00017cbc <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   17cbc:	deffff04 	addi	sp,sp,-4
   17cc0:	df000015 	stw	fp,0(sp)
   17cc4:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   17cc8:	000170fa 	wrctl	ienable,zero
}
   17ccc:	0001883a 	nop
   17cd0:	e037883a 	mov	sp,fp
   17cd4:	df000017 	ldw	fp,0(sp)
   17cd8:	dec00104 	addi	sp,sp,4
   17cdc:	f800283a 	ret

00017ce0 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   17ce0:	defff704 	addi	sp,sp,-36
   17ce4:	dfc00815 	stw	ra,32(sp)
   17ce8:	df000715 	stw	fp,28(sp)
   17cec:	df000704 	addi	fp,sp,28
   17cf0:	e13ffc15 	stw	r4,-16(fp)
   17cf4:	e17ffd15 	stw	r5,-12(fp)
   17cf8:	e1bffe15 	stw	r6,-8(fp)
   17cfc:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   17d00:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   17d04:	e0bffc17 	ldw	r2,-16(fp)
   17d08:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   17d0c:	008000b4 	movhi	r2,2
   17d10:	10a01d04 	addi	r2,r2,-32652
   17d14:	d8800015 	stw	r2,0(sp)
   17d18:	e1c00217 	ldw	r7,8(fp)
   17d1c:	e1bfff17 	ldw	r6,-4(fp)
   17d20:	e17ffe17 	ldw	r5,-8(fp)
   17d24:	e13ffb17 	ldw	r4,-20(fp)
   17d28:	0012f100 	call	12f10 <alt_flash_program_block>
   17d2c:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   17d30:	e0bffa17 	ldw	r2,-24(fp)
}
   17d34:	e037883a 	mov	sp,fp
   17d38:	dfc00117 	ldw	ra,4(sp)
   17d3c:	df000017 	ldw	fp,0(sp)
   17d40:	dec00204 	addi	sp,sp,8
   17d44:	f800283a 	ret

00017d48 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   17d48:	defff804 	addi	sp,sp,-32
   17d4c:	dfc00715 	stw	ra,28(sp)
   17d50:	df000615 	stw	fp,24(sp)
   17d54:	df000604 	addi	fp,sp,24
   17d58:	e13ffe15 	stw	r4,-8(fp)
   17d5c:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   17d60:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   17d64:	e0bffe17 	ldw	r2,-8(fp)
   17d68:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   17d6c:	e0bffc17 	ldw	r2,-16(fp)
   17d70:	10803417 	ldw	r2,208(r2)
   17d74:	e0fffc17 	ldw	r3,-16(fp)
   17d78:	18c00a17 	ldw	r3,40(r3)
   17d7c:	01802a84 	movi	r6,170
   17d80:	01415544 	movi	r5,1365
   17d84:	1809883a 	mov	r4,r3
   17d88:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   17d8c:	e0bffc17 	ldw	r2,-16(fp)
   17d90:	10803417 	ldw	r2,208(r2)
   17d94:	e0fffc17 	ldw	r3,-16(fp)
   17d98:	18c00a17 	ldw	r3,40(r3)
   17d9c:	01801544 	movi	r6,85
   17da0:	0140aa84 	movi	r5,682
   17da4:	1809883a 	mov	r4,r3
   17da8:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   17dac:	e0bffc17 	ldw	r2,-16(fp)
   17db0:	10803417 	ldw	r2,208(r2)
   17db4:	e0fffc17 	ldw	r3,-16(fp)
   17db8:	18c00a17 	ldw	r3,40(r3)
   17dbc:	01802004 	movi	r6,128
   17dc0:	01415544 	movi	r5,1365
   17dc4:	1809883a 	mov	r4,r3
   17dc8:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   17dcc:	e0bffc17 	ldw	r2,-16(fp)
   17dd0:	10803417 	ldw	r2,208(r2)
   17dd4:	e0fffc17 	ldw	r3,-16(fp)
   17dd8:	18c00a17 	ldw	r3,40(r3)
   17ddc:	01802a84 	movi	r6,170
   17de0:	01415544 	movi	r5,1365
   17de4:	1809883a 	mov	r4,r3
   17de8:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   17dec:	e0bffc17 	ldw	r2,-16(fp)
   17df0:	10803417 	ldw	r2,208(r2)
   17df4:	e0fffc17 	ldw	r3,-16(fp)
   17df8:	18c00a17 	ldw	r3,40(r3)
   17dfc:	01801544 	movi	r6,85
   17e00:	0140aa84 	movi	r5,682
   17e04:	1809883a 	mov	r4,r3
   17e08:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   17e0c:	e0bffc17 	ldw	r2,-16(fp)
   17e10:	10803617 	ldw	r2,216(r2)
   17e14:	e0fffc17 	ldw	r3,-16(fp)
   17e18:	19000a17 	ldw	r4,40(r3)
   17e1c:	e0ffff17 	ldw	r3,-4(fp)
   17e20:	20c7883a 	add	r3,r4,r3
   17e24:	01400c04 	movi	r5,48
   17e28:	1809883a 	mov	r4,r3
   17e2c:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   17e30:	0109c404 	movi	r4,10000
   17e34:	0017c8c0 	call	17c8c <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   17e38:	00800c84 	movi	r2,50
   17e3c:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   17e40:	e0bffc17 	ldw	r2,-16(fp)
   17e44:	10c00a17 	ldw	r3,40(r2)
   17e48:	e0bfff17 	ldw	r2,-4(fp)
   17e4c:	1885883a 	add	r2,r3,r2
   17e50:	10800023 	ldbuio	r2,0(r2)
   17e54:	10803fcc 	andi	r2,r2,255
   17e58:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   17e5c:	0100fa04 	movi	r4,1000
   17e60:	0017c8c0 	call	17c8c <usleep>
    timeout--;
   17e64:	e0bffb17 	ldw	r2,-20(fp)
   17e68:	10bfffc4 	addi	r2,r2,-1
   17e6c:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   17e70:	e0bffd03 	ldbu	r2,-12(fp)
   17e74:	10803fcc 	andi	r2,r2,255
   17e78:	1080020c 	andi	r2,r2,8
   17e7c:	1000021e 	bne	r2,zero,17e88 <alt_erase_block_amd+0x140>
   17e80:	e0bffb17 	ldw	r2,-20(fp)
   17e84:	00bfee16 	blt	zero,r2,17e40 <__alt_data_end+0xf0017e40>


  timeout = flash->erase_timeout;
   17e88:	e0bffc17 	ldw	r2,-16(fp)
   17e8c:	10803217 	ldw	r2,200(r2)
   17e90:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   17e94:	00001506 	br	17eec <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   17e98:	e0bffc17 	ldw	r2,-16(fp)
   17e9c:	10c00a17 	ldw	r3,40(r2)
   17ea0:	e0bfff17 	ldw	r2,-4(fp)
   17ea4:	1885883a 	add	r2,r3,r2
   17ea8:	10800023 	ldbuio	r2,0(r2)
   17eac:	10803fcc 	andi	r2,r2,255
   17eb0:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   17eb4:	e0bffd03 	ldbu	r2,-12(fp)
   17eb8:	10803fcc 	andi	r2,r2,255
   17ebc:	1080201c 	xori	r2,r2,128
   17ec0:	10bfe004 	addi	r2,r2,-128
   17ec4:	10000b16 	blt	r2,zero,17ef4 <alt_erase_block_amd+0x1ac>
   17ec8:	e0bffd03 	ldbu	r2,-12(fp)
   17ecc:	10803fcc 	andi	r2,r2,255
   17ed0:	1080080c 	andi	r2,r2,32
   17ed4:	1000071e 	bne	r2,zero,17ef4 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   17ed8:	0100fa04 	movi	r4,1000
   17edc:	0017c8c0 	call	17c8c <usleep>
    timeout -= 1000;
   17ee0:	e0bffb17 	ldw	r2,-20(fp)
   17ee4:	10bf0604 	addi	r2,r2,-1000
   17ee8:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   17eec:	e0bffb17 	ldw	r2,-20(fp)
   17ef0:	00bfe916 	blt	zero,r2,17e98 <__alt_data_end+0xf0017e98>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   17ef4:	e0bffb17 	ldw	r2,-20(fp)
   17ef8:	00800316 	blt	zero,r2,17f08 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   17efc:	00bfe304 	movi	r2,-116
   17f00:	e0bffa15 	stw	r2,-24(fp)
   17f04:	00000e06 	br	17f40 <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   17f08:	e0bffc17 	ldw	r2,-16(fp)
   17f0c:	10c00a17 	ldw	r3,40(r2)
   17f10:	e0bfff17 	ldw	r2,-4(fp)
   17f14:	1885883a 	add	r2,r3,r2
   17f18:	10800023 	ldbuio	r2,0(r2)
   17f1c:	10803fcc 	andi	r2,r2,255
   17f20:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   17f24:	e0bffd03 	ldbu	r2,-12(fp)
   17f28:	10803fcc 	andi	r2,r2,255
   17f2c:	1080201c 	xori	r2,r2,128
   17f30:	10bfe004 	addi	r2,r2,-128
   17f34:	10000216 	blt	r2,zero,17f40 <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   17f38:	00bffec4 	movi	r2,-5
   17f3c:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   17f40:	e0bffa17 	ldw	r2,-24(fp)
}
   17f44:	e037883a 	mov	sp,fp
   17f48:	dfc00117 	ldw	ra,4(sp)
   17f4c:	df000017 	ldw	fp,0(sp)
   17f50:	dec00204 	addi	sp,sp,8
   17f54:	f800283a 	ret

00017f58 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   17f58:	defff804 	addi	sp,sp,-32
   17f5c:	dfc00715 	stw	ra,28(sp)
   17f60:	df000615 	stw	fp,24(sp)
   17f64:	df000604 	addi	fp,sp,24
   17f68:	e13ffd15 	stw	r4,-12(fp)
   17f6c:	e17ffe15 	stw	r5,-8(fp)
   17f70:	3005883a 	mov	r2,r6
   17f74:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   17f78:	e0bffd17 	ldw	r2,-12(fp)
   17f7c:	10803117 	ldw	r2,196(r2)
   17f80:	10801924 	muli	r2,r2,100
   17f84:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   17f88:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   17f8c:	e0bffd17 	ldw	r2,-12(fp)
   17f90:	10c00a17 	ldw	r3,40(r2)
   17f94:	e0bffe17 	ldw	r2,-8(fp)
   17f98:	1885883a 	add	r2,r3,r2
   17f9c:	10800023 	ldbuio	r2,0(r2)
   17fa0:	10803fcc 	andi	r2,r2,255
   17fa4:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   17fa8:	00001606 	br	18004 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   17fac:	e0bffc03 	ldbu	r2,-16(fp)
   17fb0:	10c03fcc 	andi	r3,r2,255
   17fb4:	e0bfff03 	ldbu	r2,-4(fp)
   17fb8:	1884f03a 	xor	r2,r3,r2
   17fbc:	1080200c 	andi	r2,r2,128
   17fc0:	10001226 	beq	r2,zero,1800c <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   17fc4:	e0bffc03 	ldbu	r2,-16(fp)
   17fc8:	10803fcc 	andi	r2,r2,255
   17fcc:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   17fd0:	10000e1e 	bne	r2,zero,1800c <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   17fd4:	01000044 	movi	r4,1
   17fd8:	0017c8c0 	call	17c8c <usleep>
    timeout--;
   17fdc:	e0bffa17 	ldw	r2,-24(fp)
   17fe0:	10bfffc4 	addi	r2,r2,-1
   17fe4:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   17fe8:	e0bffd17 	ldw	r2,-12(fp)
   17fec:	10c00a17 	ldw	r3,40(r2)
   17ff0:	e0bffe17 	ldw	r2,-8(fp)
   17ff4:	1885883a 	add	r2,r3,r2
   17ff8:	10800023 	ldbuio	r2,0(r2)
   17ffc:	10803fcc 	andi	r2,r2,255
   18000:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   18004:	e0bffa17 	ldw	r2,-24(fp)
   18008:	00bfe816 	blt	zero,r2,17fac <__alt_data_end+0xf0017fac>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   1800c:	e0bffa17 	ldw	r2,-24(fp)
   18010:	1000031e 	bne	r2,zero,18020 <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   18014:	00bfe304 	movi	r2,-116
   18018:	e0bffb15 	stw	r2,-20(fp)
   1801c:	00000f06 	br	1805c <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   18020:	e0bffd17 	ldw	r2,-12(fp)
   18024:	10c00a17 	ldw	r3,40(r2)
   18028:	e0bffe17 	ldw	r2,-8(fp)
   1802c:	1885883a 	add	r2,r3,r2
   18030:	10800023 	ldbuio	r2,0(r2)
   18034:	10803fcc 	andi	r2,r2,255
   18038:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   1803c:	e0bffc03 	ldbu	r2,-16(fp)
   18040:	10c03fcc 	andi	r3,r2,255
   18044:	e0bfff03 	ldbu	r2,-4(fp)
   18048:	1884f03a 	xor	r2,r3,r2
   1804c:	1080200c 	andi	r2,r2,128
   18050:	10000226 	beq	r2,zero,1805c <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   18054:	00bffec4 	movi	r2,-5
   18058:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   1805c:	e0bffb17 	ldw	r2,-20(fp)
}
   18060:	e037883a 	mov	sp,fp
   18064:	dfc00117 	ldw	ra,4(sp)
   18068:	df000017 	ldw	fp,0(sp)
   1806c:	dec00204 	addi	sp,sp,8
   18070:	f800283a 	ret

00018074 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   18074:	defff904 	addi	sp,sp,-28
   18078:	dfc00615 	stw	ra,24(sp)
   1807c:	df000515 	stw	fp,20(sp)
   18080:	df000504 	addi	fp,sp,20
   18084:	e13ffd15 	stw	r4,-12(fp)
   18088:	e17ffe15 	stw	r5,-8(fp)
   1808c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   18090:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   18094:	e0bffd17 	ldw	r2,-12(fp)
   18098:	10803417 	ldw	r2,208(r2)
   1809c:	e0fffd17 	ldw	r3,-12(fp)
   180a0:	18c00a17 	ldw	r3,40(r3)
   180a4:	01802a84 	movi	r6,170
   180a8:	01415544 	movi	r5,1365
   180ac:	1809883a 	mov	r4,r3
   180b0:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   180b4:	e0bffd17 	ldw	r2,-12(fp)
   180b8:	10803417 	ldw	r2,208(r2)
   180bc:	e0fffd17 	ldw	r3,-12(fp)
   180c0:	18c00a17 	ldw	r3,40(r3)
   180c4:	01801544 	movi	r6,85
   180c8:	0140aa84 	movi	r5,682
   180cc:	1809883a 	mov	r4,r3
   180d0:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   180d4:	e0bffd17 	ldw	r2,-12(fp)
   180d8:	10803417 	ldw	r2,208(r2)
   180dc:	e0fffd17 	ldw	r3,-12(fp)
   180e0:	18c00a17 	ldw	r3,40(r3)
   180e4:	01802804 	movi	r6,160
   180e8:	01415544 	movi	r5,1365
   180ec:	1809883a 	mov	r4,r3
   180f0:	103ee83a 	callr	r2
  
  value = *src_addr;
   180f4:	e0bfff17 	ldw	r2,-4(fp)
   180f8:	10800003 	ldbu	r2,0(r2)
   180fc:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   18100:	e1bfff17 	ldw	r6,-4(fp)
   18104:	e17ffe17 	ldw	r5,-8(fp)
   18108:	e13ffd17 	ldw	r4,-12(fp)
   1810c:	0012db40 	call	12db4 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   18110:	e0bffc03 	ldbu	r2,-16(fp)
   18114:	100d883a 	mov	r6,r2
   18118:	e17ffe17 	ldw	r5,-8(fp)
   1811c:	e13ffd17 	ldw	r4,-12(fp)
   18120:	0017f580 	call	17f58 <alt_wait_for_command_to_complete_amd>
   18124:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   18128:	e0bffb17 	ldw	r2,-20(fp)
  
}
   1812c:	e037883a 	mov	sp,fp
   18130:	dfc00117 	ldw	ra,4(sp)
   18134:	df000017 	ldw	fp,0(sp)
   18138:	dec00204 	addi	sp,sp,8
   1813c:	f800283a 	ret

00018140 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   18140:	defff704 	addi	sp,sp,-36
   18144:	dfc00815 	stw	ra,32(sp)
   18148:	df000715 	stw	fp,28(sp)
   1814c:	df000704 	addi	fp,sp,28
   18150:	e13ffc15 	stw	r4,-16(fp)
   18154:	e17ffd15 	stw	r5,-12(fp)
   18158:	e1bffe15 	stw	r6,-8(fp)
   1815c:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   18160:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   18164:	e0bffc17 	ldw	r2,-16(fp)
   18168:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1816c:	e17ffd17 	ldw	r5,-12(fp)
   18170:	e13ffb17 	ldw	r4,-20(fp)
   18174:	001834c0 	call	1834c <alt_unlock_block_intel>
   18178:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1817c:	e0bffa17 	ldw	r2,-24(fp)
   18180:	1000091e 	bne	r2,zero,181a8 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   18184:	008000b4 	movhi	r2,2
   18188:	10a13204 	addi	r2,r2,-31544
   1818c:	d8800015 	stw	r2,0(sp)
   18190:	e1c00217 	ldw	r7,8(fp)
   18194:	e1bfff17 	ldw	r6,-4(fp)
   18198:	e17ffe17 	ldw	r5,-8(fp)
   1819c:	e13ffb17 	ldw	r4,-20(fp)
   181a0:	0012f100 	call	12f10 <alt_flash_program_block>
   181a4:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   181a8:	e0bffa17 	ldw	r2,-24(fp)
}
   181ac:	e037883a 	mov	sp,fp
   181b0:	dfc00117 	ldw	ra,4(sp)
   181b4:	df000017 	ldw	fp,0(sp)
   181b8:	dec00204 	addi	sp,sp,8
   181bc:	f800283a 	ret

000181c0 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   181c0:	defff804 	addi	sp,sp,-32
   181c4:	dfc00715 	stw	ra,28(sp)
   181c8:	df000615 	stw	fp,24(sp)
   181cc:	df000604 	addi	fp,sp,24
   181d0:	e13ffe15 	stw	r4,-8(fp)
   181d4:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   181d8:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   181dc:	e0bffe17 	ldw	r2,-8(fp)
   181e0:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   181e4:	e0bffc17 	ldw	r2,-16(fp)
   181e8:	10803217 	ldw	r2,200(r2)
   181ec:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   181f0:	e17fff17 	ldw	r5,-4(fp)
   181f4:	e13ffc17 	ldw	r4,-16(fp)
   181f8:	001834c0 	call	1834c <alt_unlock_block_intel>
   181fc:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   18200:	e0bffa17 	ldw	r2,-24(fp)
   18204:	10004b1e 	bne	r2,zero,18334 <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   18208:	e0bffc17 	ldw	r2,-16(fp)
   1820c:	10803617 	ldw	r2,216(r2)
   18210:	e0fffc17 	ldw	r3,-16(fp)
   18214:	19000a17 	ldw	r4,40(r3)
   18218:	e0ffff17 	ldw	r3,-4(fp)
   1821c:	20c7883a 	add	r3,r4,r3
   18220:	01401404 	movi	r5,80
   18224:	1809883a 	mov	r4,r3
   18228:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   1822c:	e0bffc17 	ldw	r2,-16(fp)
   18230:	10803617 	ldw	r2,216(r2)
   18234:	e0fffc17 	ldw	r3,-16(fp)
   18238:	19000a17 	ldw	r4,40(r3)
   1823c:	e0ffff17 	ldw	r3,-4(fp)
   18240:	20c7883a 	add	r3,r4,r3
   18244:	01400804 	movi	r5,32
   18248:	1809883a 	mov	r4,r3
   1824c:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   18250:	e0bffc17 	ldw	r2,-16(fp)
   18254:	10803617 	ldw	r2,216(r2)
   18258:	e0fffc17 	ldw	r3,-16(fp)
   1825c:	19000a17 	ldw	r4,40(r3)
   18260:	e0ffff17 	ldw	r3,-4(fp)
   18264:	20c7883a 	add	r3,r4,r3
   18268:	01403404 	movi	r5,208
   1826c:	1809883a 	mov	r4,r3
   18270:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   18274:	e0bffc17 	ldw	r2,-16(fp)
   18278:	10c00a17 	ldw	r3,40(r2)
   1827c:	e0bfff17 	ldw	r2,-4(fp)
   18280:	1885883a 	add	r2,r3,r2
   18284:	10800023 	ldbuio	r2,0(r2)
   18288:	10803fcc 	andi	r2,r2,255
   1828c:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   18290:	e0bffd03 	ldbu	r2,-12(fp)
   18294:	10803fcc 	andi	r2,r2,255
   18298:	1080201c 	xori	r2,r2,128
   1829c:	10bfe004 	addi	r2,r2,-128
   182a0:	10000816 	blt	r2,zero,182c4 <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   182a4:	0100fa04 	movi	r4,1000
   182a8:	0017c8c0 	call	17c8c <usleep>
      timeout -= 1000;
   182ac:	e0bffb17 	ldw	r2,-20(fp)
   182b0:	10bf0604 	addi	r2,r2,-1000
   182b4:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   182b8:	e0bffb17 	ldw	r2,-20(fp)
   182bc:	00bfed16 	blt	zero,r2,18274 <__alt_data_end+0xf0018274>
   182c0:	00000106 	br	182c8 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   182c4:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   182c8:	e0bffb17 	ldw	r2,-20(fp)
   182cc:	00800316 	blt	zero,r2,182dc <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   182d0:	00bfe304 	movi	r2,-116
   182d4:	e0bffa15 	stw	r2,-24(fp)
   182d8:	00000d06 	br	18310 <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   182dc:	e0bffd03 	ldbu	r2,-12(fp)
   182e0:	10803fcc 	andi	r2,r2,255
   182e4:	10801fcc 	andi	r2,r2,127
   182e8:	10000926 	beq	r2,zero,18310 <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   182ec:	00bffec4 	movi	r2,-5
   182f0:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   182f4:	e0bffc17 	ldw	r2,-16(fp)
   182f8:	10c00a17 	ldw	r3,40(r2)
   182fc:	e0bfff17 	ldw	r2,-4(fp)
   18300:	1885883a 	add	r2,r3,r2
   18304:	10800023 	ldbuio	r2,0(r2)
   18308:	10803fcc 	andi	r2,r2,255
   1830c:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   18310:	e0bffc17 	ldw	r2,-16(fp)
   18314:	10803617 	ldw	r2,216(r2)
   18318:	e0fffc17 	ldw	r3,-16(fp)
   1831c:	19000a17 	ldw	r4,40(r3)
   18320:	e0ffff17 	ldw	r3,-4(fp)
   18324:	20c7883a 	add	r3,r4,r3
   18328:	01403fc4 	movi	r5,255
   1832c:	1809883a 	mov	r4,r3
   18330:	103ee83a 	callr	r2
  }
  
  return ret_code;
   18334:	e0bffa17 	ldw	r2,-24(fp)
}
   18338:	e037883a 	mov	sp,fp
   1833c:	dfc00117 	ldw	ra,4(sp)
   18340:	df000017 	ldw	fp,0(sp)
   18344:	dec00204 	addi	sp,sp,8
   18348:	f800283a 	ret

0001834c <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   1834c:	defff904 	addi	sp,sp,-28
   18350:	dfc00615 	stw	ra,24(sp)
   18354:	df000515 	stw	fp,20(sp)
   18358:	df000504 	addi	fp,sp,20
   1835c:	e13ffe15 	stw	r4,-8(fp)
   18360:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   18364:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   18368:	e0bffe17 	ldw	r2,-8(fp)
   1836c:	10803117 	ldw	r2,196(r2)
   18370:	10801924 	muli	r2,r2,100
   18374:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   18378:	e0bffe17 	ldw	r2,-8(fp)
   1837c:	10803617 	ldw	r2,216(r2)
   18380:	e0fffe17 	ldw	r3,-8(fp)
   18384:	19000a17 	ldw	r4,40(r3)
   18388:	e0ffff17 	ldw	r3,-4(fp)
   1838c:	20c7883a 	add	r3,r4,r3
   18390:	01402404 	movi	r5,144
   18394:	1809883a 	mov	r4,r3
   18398:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   1839c:	e0bffe17 	ldw	r2,-8(fp)
   183a0:	10c00a17 	ldw	r3,40(r2)
   183a4:	e0bfff17 	ldw	r2,-4(fp)
   183a8:	10800104 	addi	r2,r2,4
   183ac:	1885883a 	add	r2,r3,r2
   183b0:	10800023 	ldbuio	r2,0(r2)
   183b4:	10803fcc 	andi	r2,r2,255
   183b8:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   183bc:	e0bffd03 	ldbu	r2,-12(fp)
   183c0:	1080004c 	andi	r2,r2,1
   183c4:	10003126 	beq	r2,zero,1848c <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   183c8:	e0bffe17 	ldw	r2,-8(fp)
   183cc:	10803617 	ldw	r2,216(r2)
   183d0:	e0fffe17 	ldw	r3,-8(fp)
   183d4:	19000a17 	ldw	r4,40(r3)
   183d8:	e0ffff17 	ldw	r3,-4(fp)
   183dc:	20c7883a 	add	r3,r4,r3
   183e0:	01401804 	movi	r5,96
   183e4:	1809883a 	mov	r4,r3
   183e8:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   183ec:	e0bffe17 	ldw	r2,-8(fp)
   183f0:	10803617 	ldw	r2,216(r2)
   183f4:	e0fffe17 	ldw	r3,-8(fp)
   183f8:	19000a17 	ldw	r4,40(r3)
   183fc:	e0ffff17 	ldw	r3,-4(fp)
   18400:	20c7883a 	add	r3,r4,r3
   18404:	01403404 	movi	r5,208
   18408:	1809883a 	mov	r4,r3
   1840c:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   18410:	e0bffe17 	ldw	r2,-8(fp)
   18414:	10c00a17 	ldw	r3,40(r2)
   18418:	e0bfff17 	ldw	r2,-4(fp)
   1841c:	1885883a 	add	r2,r3,r2
   18420:	10800023 	ldbuio	r2,0(r2)
   18424:	10803fcc 	andi	r2,r2,255
   18428:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   1842c:	e0bffd43 	ldbu	r2,-11(fp)
   18430:	10803fcc 	andi	r2,r2,255
   18434:	1080201c 	xori	r2,r2,128
   18438:	10bfe004 	addi	r2,r2,-128
   1843c:	10000816 	blt	r2,zero,18460 <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   18440:	e0bffc17 	ldw	r2,-16(fp)
   18444:	10bfffc4 	addi	r2,r2,-1
   18448:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   1844c:	01000044 	movi	r4,1
   18450:	0017c8c0 	call	17c8c <usleep>
    }while(timeout > 0);
   18454:	e0bffc17 	ldw	r2,-16(fp)
   18458:	00bfed16 	blt	zero,r2,18410 <__alt_data_end+0xf0018410>
   1845c:	00000106 	br	18464 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   18460:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   18464:	e0bffc17 	ldw	r2,-16(fp)
   18468:	1000031e 	bne	r2,zero,18478 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   1846c:	00bfe304 	movi	r2,-116
   18470:	e0bffb15 	stw	r2,-20(fp)
   18474:	00000506 	br	1848c <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   18478:	e0bffd43 	ldbu	r2,-11(fp)
   1847c:	10801fcc 	andi	r2,r2,127
   18480:	10000226 	beq	r2,zero,1848c <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   18484:	00bffec4 	movi	r2,-5
   18488:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1848c:	e0bffe17 	ldw	r2,-8(fp)
   18490:	10803617 	ldw	r2,216(r2)
   18494:	e0fffe17 	ldw	r3,-8(fp)
   18498:	19000a17 	ldw	r4,40(r3)
   1849c:	e0ffff17 	ldw	r3,-4(fp)
   184a0:	20c7883a 	add	r3,r4,r3
   184a4:	01403fc4 	movi	r5,255
   184a8:	1809883a 	mov	r4,r3
   184ac:	103ee83a 	callr	r2

  return ret_code;
   184b0:	e0bffb17 	ldw	r2,-20(fp)
}
   184b4:	e037883a 	mov	sp,fp
   184b8:	dfc00117 	ldw	ra,4(sp)
   184bc:	df000017 	ldw	fp,0(sp)
   184c0:	dec00204 	addi	sp,sp,8
   184c4:	f800283a 	ret

000184c8 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   184c8:	defff904 	addi	sp,sp,-28
   184cc:	dfc00615 	stw	ra,24(sp)
   184d0:	df000515 	stw	fp,20(sp)
   184d4:	df000504 	addi	fp,sp,20
   184d8:	e13ffd15 	stw	r4,-12(fp)
   184dc:	e17ffe15 	stw	r5,-8(fp)
   184e0:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   184e4:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   184e8:	e0bffd17 	ldw	r2,-12(fp)
   184ec:	10803617 	ldw	r2,216(r2)
   184f0:	e0fffd17 	ldw	r3,-12(fp)
   184f4:	19000a17 	ldw	r4,40(r3)
   184f8:	e0fffe17 	ldw	r3,-8(fp)
   184fc:	20c7883a 	add	r3,r4,r3
   18500:	01401004 	movi	r5,64
   18504:	1809883a 	mov	r4,r3
   18508:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1850c:	e1bfff17 	ldw	r6,-4(fp)
   18510:	e17ffe17 	ldw	r5,-8(fp)
   18514:	e13ffd17 	ldw	r4,-12(fp)
   18518:	0012db40 	call	12db4 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1851c:	e0bffd17 	ldw	r2,-12(fp)
   18520:	10c00a17 	ldw	r3,40(r2)
   18524:	e0bffe17 	ldw	r2,-8(fp)
   18528:	1885883a 	add	r2,r3,r2
   1852c:	10800023 	ldbuio	r2,0(r2)
   18530:	10803fcc 	andi	r2,r2,255
   18534:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   18538:	e0bffc03 	ldbu	r2,-16(fp)
   1853c:	10803fcc 	andi	r2,r2,255
   18540:	1080201c 	xori	r2,r2,128
   18544:	10bfe004 	addi	r2,r2,-128
   18548:	103ff40e 	bge	r2,zero,1851c <__alt_data_end+0xf001851c>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1854c:	e0bffc03 	ldbu	r2,-16(fp)
   18550:	10801fcc 	andi	r2,r2,127
   18554:	10000226 	beq	r2,zero,18560 <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   18558:	00bffec4 	movi	r2,-5
   1855c:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   18560:	e0bffd17 	ldw	r2,-12(fp)
   18564:	10803617 	ldw	r2,216(r2)
   18568:	e0fffd17 	ldw	r3,-12(fp)
   1856c:	19000a17 	ldw	r4,40(r3)
   18570:	e0fffe17 	ldw	r3,-8(fp)
   18574:	20c7883a 	add	r3,r4,r3
   18578:	01403fc4 	movi	r5,255
   1857c:	1809883a 	mov	r4,r3
   18580:	103ee83a 	callr	r2
  
  return ret_code;
   18584:	e0bffb17 	ldw	r2,-20(fp)
}
   18588:	e037883a 	mov	sp,fp
   1858c:	dfc00117 	ldw	ra,4(sp)
   18590:	df000017 	ldw	fp,0(sp)
   18594:	dec00204 	addi	sp,sp,8
   18598:	f800283a 	ret

0001859c <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1859c:	defffb04 	addi	sp,sp,-20
   185a0:	df000415 	stw	fp,16(sp)
   185a4:	df000404 	addi	fp,sp,16
   185a8:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   185ac:	008000c4 	movi	r2,3
   185b0:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   185b4:	e0fffd17 	ldw	r3,-12(fp)
   185b8:	008003f4 	movhi	r2,15
   185bc:	10909004 	addi	r2,r2,16960
   185c0:	1887383a 	mul	r3,r3,r2
   185c4:	00817db4 	movhi	r2,1526
   185c8:	10b84004 	addi	r2,r2,-7936
   185cc:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   185d0:	00a00034 	movhi	r2,32768
   185d4:	10bfffc4 	addi	r2,r2,-1
   185d8:	10c5203a 	divu	r2,r2,r3
   185dc:	e0ffff17 	ldw	r3,-4(fp)
   185e0:	1885203a 	divu	r2,r3,r2
   185e4:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   185e8:	e0bffe17 	ldw	r2,-8(fp)
   185ec:	10002526 	beq	r2,zero,18684 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   185f0:	e03ffc15 	stw	zero,-16(fp)
   185f4:	00001406 	br	18648 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   185f8:	00a00034 	movhi	r2,32768
   185fc:	10bfffc4 	addi	r2,r2,-1
   18600:	10bfffc4 	addi	r2,r2,-1
   18604:	103ffe1e 	bne	r2,zero,18600 <__alt_data_end+0xf0018600>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   18608:	e0fffd17 	ldw	r3,-12(fp)
   1860c:	008003f4 	movhi	r2,15
   18610:	10909004 	addi	r2,r2,16960
   18614:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   18618:	00817db4 	movhi	r2,1526
   1861c:	10b84004 	addi	r2,r2,-7936
   18620:	10c7203a 	divu	r3,r2,r3
   18624:	00a00034 	movhi	r2,32768
   18628:	10bfffc4 	addi	r2,r2,-1
   1862c:	10c5203a 	divu	r2,r2,r3
   18630:	e0ffff17 	ldw	r3,-4(fp)
   18634:	1885c83a 	sub	r2,r3,r2
   18638:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1863c:	e0bffc17 	ldw	r2,-16(fp)
   18640:	10800044 	addi	r2,r2,1
   18644:	e0bffc15 	stw	r2,-16(fp)
   18648:	e0fffc17 	ldw	r3,-16(fp)
   1864c:	e0bffe17 	ldw	r2,-8(fp)
   18650:	18bfe916 	blt	r3,r2,185f8 <__alt_data_end+0xf00185f8>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   18654:	e0fffd17 	ldw	r3,-12(fp)
   18658:	008003f4 	movhi	r2,15
   1865c:	10909004 	addi	r2,r2,16960
   18660:	1887383a 	mul	r3,r3,r2
   18664:	00817db4 	movhi	r2,1526
   18668:	10b84004 	addi	r2,r2,-7936
   1866c:	10c7203a 	divu	r3,r2,r3
   18670:	e0bfff17 	ldw	r2,-4(fp)
   18674:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   18678:	10bfffc4 	addi	r2,r2,-1
   1867c:	103ffe1e 	bne	r2,zero,18678 <__alt_data_end+0xf0018678>
   18680:	00000b06 	br	186b0 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   18684:	e0fffd17 	ldw	r3,-12(fp)
   18688:	008003f4 	movhi	r2,15
   1868c:	10909004 	addi	r2,r2,16960
   18690:	1887383a 	mul	r3,r3,r2
   18694:	00817db4 	movhi	r2,1526
   18698:	10b84004 	addi	r2,r2,-7936
   1869c:	10c7203a 	divu	r3,r2,r3
   186a0:	e0bfff17 	ldw	r2,-4(fp)
   186a4:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   186a8:	10bfffc4 	addi	r2,r2,-1
   186ac:	00bffe16 	blt	zero,r2,186a8 <__alt_data_end+0xf00186a8>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   186b0:	0005883a 	mov	r2,zero
}
   186b4:	e037883a 	mov	sp,fp
   186b8:	df000017 	ldw	fp,0(sp)
   186bc:	dec00104 	addi	sp,sp,4
   186c0:	f800283a 	ret

000186c4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   186c4:	defffb04 	addi	sp,sp,-20
   186c8:	dfc00415 	stw	ra,16(sp)
   186cc:	df000315 	stw	fp,12(sp)
   186d0:	df000304 	addi	fp,sp,12
   186d4:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   186d8:	d0a00a17 	ldw	r2,-32728(gp)
   186dc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   186e0:	00003106 	br	187a8 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   186e4:	e0bffd17 	ldw	r2,-12(fp)
   186e8:	10800217 	ldw	r2,8(r2)
   186ec:	1009883a 	mov	r4,r2
   186f0:	00063780 	call	6378 <strlen>
   186f4:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   186f8:	e0bffd17 	ldw	r2,-12(fp)
   186fc:	10c00217 	ldw	r3,8(r2)
   18700:	e0bffe17 	ldw	r2,-8(fp)
   18704:	10bfffc4 	addi	r2,r2,-1
   18708:	1885883a 	add	r2,r3,r2
   1870c:	10800003 	ldbu	r2,0(r2)
   18710:	10803fcc 	andi	r2,r2,255
   18714:	1080201c 	xori	r2,r2,128
   18718:	10bfe004 	addi	r2,r2,-128
   1871c:	10800bd8 	cmpnei	r2,r2,47
   18720:	1000031e 	bne	r2,zero,18730 <alt_find_file+0x6c>
    {
      len -= 1;
   18724:	e0bffe17 	ldw	r2,-8(fp)
   18728:	10bfffc4 	addi	r2,r2,-1
   1872c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   18730:	e0bffe17 	ldw	r2,-8(fp)
   18734:	e0ffff17 	ldw	r3,-4(fp)
   18738:	1885883a 	add	r2,r3,r2
   1873c:	10800003 	ldbu	r2,0(r2)
   18740:	10803fcc 	andi	r2,r2,255
   18744:	1080201c 	xori	r2,r2,128
   18748:	10bfe004 	addi	r2,r2,-128
   1874c:	10800be0 	cmpeqi	r2,r2,47
   18750:	1000081e 	bne	r2,zero,18774 <alt_find_file+0xb0>
   18754:	e0bffe17 	ldw	r2,-8(fp)
   18758:	e0ffff17 	ldw	r3,-4(fp)
   1875c:	1885883a 	add	r2,r3,r2
   18760:	10800003 	ldbu	r2,0(r2)
   18764:	10803fcc 	andi	r2,r2,255
   18768:	1080201c 	xori	r2,r2,128
   1876c:	10bfe004 	addi	r2,r2,-128
   18770:	10000a1e 	bne	r2,zero,1879c <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   18774:	e0bffd17 	ldw	r2,-12(fp)
   18778:	10800217 	ldw	r2,8(r2)
   1877c:	e0fffe17 	ldw	r3,-8(fp)
   18780:	180d883a 	mov	r6,r3
   18784:	e17fff17 	ldw	r5,-4(fp)
   18788:	1009883a 	mov	r4,r2
   1878c:	0005f4c0 	call	5f4c <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   18790:	1000021e 	bne	r2,zero,1879c <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   18794:	e0bffd17 	ldw	r2,-12(fp)
   18798:	00000706 	br	187b8 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1879c:	e0bffd17 	ldw	r2,-12(fp)
   187a0:	10800017 	ldw	r2,0(r2)
   187a4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   187a8:	e0fffd17 	ldw	r3,-12(fp)
   187ac:	d0a00a04 	addi	r2,gp,-32728
   187b0:	18bfcc1e 	bne	r3,r2,186e4 <__alt_data_end+0xf00186e4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   187b4:	0005883a 	mov	r2,zero
}
   187b8:	e037883a 	mov	sp,fp
   187bc:	dfc00117 	ldw	ra,4(sp)
   187c0:	df000017 	ldw	fp,0(sp)
   187c4:	dec00204 	addi	sp,sp,8
   187c8:	f800283a 	ret

000187cc <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   187cc:	defffc04 	addi	sp,sp,-16
   187d0:	df000315 	stw	fp,12(sp)
   187d4:	df000304 	addi	fp,sp,12
   187d8:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   187dc:	00bffa04 	movi	r2,-24
   187e0:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   187e4:	e03ffd15 	stw	zero,-12(fp)
   187e8:	00001906 	br	18850 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   187ec:	00820034 	movhi	r2,2048
   187f0:	1083f104 	addi	r2,r2,4036
   187f4:	e0fffd17 	ldw	r3,-12(fp)
   187f8:	18c00324 	muli	r3,r3,12
   187fc:	10c5883a 	add	r2,r2,r3
   18800:	10800017 	ldw	r2,0(r2)
   18804:	10000f1e 	bne	r2,zero,18844 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   18808:	00820034 	movhi	r2,2048
   1880c:	1083f104 	addi	r2,r2,4036
   18810:	e0fffd17 	ldw	r3,-12(fp)
   18814:	18c00324 	muli	r3,r3,12
   18818:	10c5883a 	add	r2,r2,r3
   1881c:	e0ffff17 	ldw	r3,-4(fp)
   18820:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   18824:	d0e00e17 	ldw	r3,-32712(gp)
   18828:	e0bffd17 	ldw	r2,-12(fp)
   1882c:	1880020e 	bge	r3,r2,18838 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   18830:	e0bffd17 	ldw	r2,-12(fp)
   18834:	d0a00e15 	stw	r2,-32712(gp)
      }
      rc = i;
   18838:	e0bffd17 	ldw	r2,-12(fp)
   1883c:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   18840:	00000606 	br	1885c <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   18844:	e0bffd17 	ldw	r2,-12(fp)
   18848:	10800044 	addi	r2,r2,1
   1884c:	e0bffd15 	stw	r2,-12(fp)
   18850:	e0bffd17 	ldw	r2,-12(fp)
   18854:	10800810 	cmplti	r2,r2,32
   18858:	103fe41e 	bne	r2,zero,187ec <__alt_data_end+0xf00187ec>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1885c:	e0bffe17 	ldw	r2,-8(fp)
}
   18860:	e037883a 	mov	sp,fp
   18864:	df000017 	ldw	fp,0(sp)
   18868:	dec00104 	addi	sp,sp,4
   1886c:	f800283a 	ret

00018870 <atexit>:
   18870:	200b883a 	mov	r5,r4
   18874:	000f883a 	mov	r7,zero
   18878:	000d883a 	mov	r6,zero
   1887c:	0009883a 	mov	r4,zero
   18880:	00188bc1 	jmpi	188bc <__register_exitproc>

00018884 <exit>:
   18884:	defffe04 	addi	sp,sp,-8
   18888:	000b883a 	mov	r5,zero
   1888c:	dc000015 	stw	r16,0(sp)
   18890:	dfc00115 	stw	ra,4(sp)
   18894:	2021883a 	mov	r16,r4
   18898:	00189d40 	call	189d4 <__call_exitprocs>
   1889c:	00820034 	movhi	r2,2048
   188a0:	10895204 	addi	r2,r2,9544
   188a4:	11000017 	ldw	r4,0(r2)
   188a8:	20800f17 	ldw	r2,60(r4)
   188ac:	10000126 	beq	r2,zero,188b4 <exit+0x30>
   188b0:	103ee83a 	callr	r2
   188b4:	8009883a 	mov	r4,r16
   188b8:	0018b540 	call	18b54 <_exit>

000188bc <__register_exitproc>:
   188bc:	defffa04 	addi	sp,sp,-24
   188c0:	dc000315 	stw	r16,12(sp)
   188c4:	04020034 	movhi	r16,2048
   188c8:	84095204 	addi	r16,r16,9544
   188cc:	80c00017 	ldw	r3,0(r16)
   188d0:	dc400415 	stw	r17,16(sp)
   188d4:	dfc00515 	stw	ra,20(sp)
   188d8:	18805217 	ldw	r2,328(r3)
   188dc:	2023883a 	mov	r17,r4
   188e0:	10003726 	beq	r2,zero,189c0 <__register_exitproc+0x104>
   188e4:	10c00117 	ldw	r3,4(r2)
   188e8:	010007c4 	movi	r4,31
   188ec:	20c00e16 	blt	r4,r3,18928 <__register_exitproc+0x6c>
   188f0:	1a000044 	addi	r8,r3,1
   188f4:	8800221e 	bne	r17,zero,18980 <__register_exitproc+0xc4>
   188f8:	18c00084 	addi	r3,r3,2
   188fc:	18c7883a 	add	r3,r3,r3
   18900:	18c7883a 	add	r3,r3,r3
   18904:	12000115 	stw	r8,4(r2)
   18908:	10c7883a 	add	r3,r2,r3
   1890c:	19400015 	stw	r5,0(r3)
   18910:	0005883a 	mov	r2,zero
   18914:	dfc00517 	ldw	ra,20(sp)
   18918:	dc400417 	ldw	r17,16(sp)
   1891c:	dc000317 	ldw	r16,12(sp)
   18920:	dec00604 	addi	sp,sp,24
   18924:	f800283a 	ret
   18928:	00800034 	movhi	r2,0
   1892c:	10800004 	addi	r2,r2,0
   18930:	10002626 	beq	r2,zero,189cc <__register_exitproc+0x110>
   18934:	01006404 	movi	r4,400
   18938:	d9400015 	stw	r5,0(sp)
   1893c:	d9800115 	stw	r6,4(sp)
   18940:	d9c00215 	stw	r7,8(sp)
   18944:	00000000 	call	0 <__alt_mem_onchip_memory>
   18948:	d9400017 	ldw	r5,0(sp)
   1894c:	d9800117 	ldw	r6,4(sp)
   18950:	d9c00217 	ldw	r7,8(sp)
   18954:	10001d26 	beq	r2,zero,189cc <__register_exitproc+0x110>
   18958:	81000017 	ldw	r4,0(r16)
   1895c:	10000115 	stw	zero,4(r2)
   18960:	02000044 	movi	r8,1
   18964:	22405217 	ldw	r9,328(r4)
   18968:	0007883a 	mov	r3,zero
   1896c:	12400015 	stw	r9,0(r2)
   18970:	20805215 	stw	r2,328(r4)
   18974:	10006215 	stw	zero,392(r2)
   18978:	10006315 	stw	zero,396(r2)
   1897c:	883fde26 	beq	r17,zero,188f8 <__alt_data_end+0xf00188f8>
   18980:	18c9883a 	add	r4,r3,r3
   18984:	2109883a 	add	r4,r4,r4
   18988:	1109883a 	add	r4,r2,r4
   1898c:	21802215 	stw	r6,136(r4)
   18990:	01800044 	movi	r6,1
   18994:	12406217 	ldw	r9,392(r2)
   18998:	30cc983a 	sll	r6,r6,r3
   1899c:	4992b03a 	or	r9,r9,r6
   189a0:	12406215 	stw	r9,392(r2)
   189a4:	21c04215 	stw	r7,264(r4)
   189a8:	01000084 	movi	r4,2
   189ac:	893fd21e 	bne	r17,r4,188f8 <__alt_data_end+0xf00188f8>
   189b0:	11006317 	ldw	r4,396(r2)
   189b4:	218cb03a 	or	r6,r4,r6
   189b8:	11806315 	stw	r6,396(r2)
   189bc:	003fce06 	br	188f8 <__alt_data_end+0xf00188f8>
   189c0:	18805304 	addi	r2,r3,332
   189c4:	18805215 	stw	r2,328(r3)
   189c8:	003fc606 	br	188e4 <__alt_data_end+0xf00188e4>
   189cc:	00bfffc4 	movi	r2,-1
   189d0:	003fd006 	br	18914 <__alt_data_end+0xf0018914>

000189d4 <__call_exitprocs>:
   189d4:	defff504 	addi	sp,sp,-44
   189d8:	df000915 	stw	fp,36(sp)
   189dc:	dd400615 	stw	r21,24(sp)
   189e0:	dc800315 	stw	r18,12(sp)
   189e4:	dfc00a15 	stw	ra,40(sp)
   189e8:	ddc00815 	stw	r23,32(sp)
   189ec:	dd800715 	stw	r22,28(sp)
   189f0:	dd000515 	stw	r20,20(sp)
   189f4:	dcc00415 	stw	r19,16(sp)
   189f8:	dc400215 	stw	r17,8(sp)
   189fc:	dc000115 	stw	r16,4(sp)
   18a00:	d9000015 	stw	r4,0(sp)
   18a04:	2839883a 	mov	fp,r5
   18a08:	04800044 	movi	r18,1
   18a0c:	057fffc4 	movi	r21,-1
   18a10:	00820034 	movhi	r2,2048
   18a14:	10895204 	addi	r2,r2,9544
   18a18:	12000017 	ldw	r8,0(r2)
   18a1c:	45005217 	ldw	r20,328(r8)
   18a20:	44c05204 	addi	r19,r8,328
   18a24:	a0001c26 	beq	r20,zero,18a98 <__call_exitprocs+0xc4>
   18a28:	a0800117 	ldw	r2,4(r20)
   18a2c:	15ffffc4 	addi	r23,r2,-1
   18a30:	b8000d16 	blt	r23,zero,18a68 <__call_exitprocs+0x94>
   18a34:	14000044 	addi	r16,r2,1
   18a38:	8421883a 	add	r16,r16,r16
   18a3c:	8421883a 	add	r16,r16,r16
   18a40:	84402004 	addi	r17,r16,128
   18a44:	a463883a 	add	r17,r20,r17
   18a48:	a421883a 	add	r16,r20,r16
   18a4c:	e0001e26 	beq	fp,zero,18ac8 <__call_exitprocs+0xf4>
   18a50:	80804017 	ldw	r2,256(r16)
   18a54:	e0801c26 	beq	fp,r2,18ac8 <__call_exitprocs+0xf4>
   18a58:	bdffffc4 	addi	r23,r23,-1
   18a5c:	843fff04 	addi	r16,r16,-4
   18a60:	8c7fff04 	addi	r17,r17,-4
   18a64:	bd7ff91e 	bne	r23,r21,18a4c <__alt_data_end+0xf0018a4c>
   18a68:	00800034 	movhi	r2,0
   18a6c:	10800004 	addi	r2,r2,0
   18a70:	10000926 	beq	r2,zero,18a98 <__call_exitprocs+0xc4>
   18a74:	a0800117 	ldw	r2,4(r20)
   18a78:	1000301e 	bne	r2,zero,18b3c <__call_exitprocs+0x168>
   18a7c:	a0800017 	ldw	r2,0(r20)
   18a80:	10003226 	beq	r2,zero,18b4c <__call_exitprocs+0x178>
   18a84:	a009883a 	mov	r4,r20
   18a88:	98800015 	stw	r2,0(r19)
   18a8c:	00000000 	call	0 <__alt_mem_onchip_memory>
   18a90:	9d000017 	ldw	r20,0(r19)
   18a94:	a03fe41e 	bne	r20,zero,18a28 <__alt_data_end+0xf0018a28>
   18a98:	dfc00a17 	ldw	ra,40(sp)
   18a9c:	df000917 	ldw	fp,36(sp)
   18aa0:	ddc00817 	ldw	r23,32(sp)
   18aa4:	dd800717 	ldw	r22,28(sp)
   18aa8:	dd400617 	ldw	r21,24(sp)
   18aac:	dd000517 	ldw	r20,20(sp)
   18ab0:	dcc00417 	ldw	r19,16(sp)
   18ab4:	dc800317 	ldw	r18,12(sp)
   18ab8:	dc400217 	ldw	r17,8(sp)
   18abc:	dc000117 	ldw	r16,4(sp)
   18ac0:	dec00b04 	addi	sp,sp,44
   18ac4:	f800283a 	ret
   18ac8:	a0800117 	ldw	r2,4(r20)
   18acc:	80c00017 	ldw	r3,0(r16)
   18ad0:	10bfffc4 	addi	r2,r2,-1
   18ad4:	15c01426 	beq	r2,r23,18b28 <__call_exitprocs+0x154>
   18ad8:	80000015 	stw	zero,0(r16)
   18adc:	183fde26 	beq	r3,zero,18a58 <__alt_data_end+0xf0018a58>
   18ae0:	95c8983a 	sll	r4,r18,r23
   18ae4:	a0806217 	ldw	r2,392(r20)
   18ae8:	a5800117 	ldw	r22,4(r20)
   18aec:	2084703a 	and	r2,r4,r2
   18af0:	10000b26 	beq	r2,zero,18b20 <__call_exitprocs+0x14c>
   18af4:	a0806317 	ldw	r2,396(r20)
   18af8:	2088703a 	and	r4,r4,r2
   18afc:	20000c1e 	bne	r4,zero,18b30 <__call_exitprocs+0x15c>
   18b00:	89400017 	ldw	r5,0(r17)
   18b04:	d9000017 	ldw	r4,0(sp)
   18b08:	183ee83a 	callr	r3
   18b0c:	a0800117 	ldw	r2,4(r20)
   18b10:	15bfbf1e 	bne	r2,r22,18a10 <__alt_data_end+0xf0018a10>
   18b14:	98800017 	ldw	r2,0(r19)
   18b18:	153fcf26 	beq	r2,r20,18a58 <__alt_data_end+0xf0018a58>
   18b1c:	003fbc06 	br	18a10 <__alt_data_end+0xf0018a10>
   18b20:	183ee83a 	callr	r3
   18b24:	003ff906 	br	18b0c <__alt_data_end+0xf0018b0c>
   18b28:	a5c00115 	stw	r23,4(r20)
   18b2c:	003feb06 	br	18adc <__alt_data_end+0xf0018adc>
   18b30:	89000017 	ldw	r4,0(r17)
   18b34:	183ee83a 	callr	r3
   18b38:	003ff406 	br	18b0c <__alt_data_end+0xf0018b0c>
   18b3c:	a0800017 	ldw	r2,0(r20)
   18b40:	a027883a 	mov	r19,r20
   18b44:	1029883a 	mov	r20,r2
   18b48:	003fb606 	br	18a24 <__alt_data_end+0xf0018a24>
   18b4c:	0005883a 	mov	r2,zero
   18b50:	003ffb06 	br	18b40 <__alt_data_end+0xf0018b40>

00018b54 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   18b54:	defffd04 	addi	sp,sp,-12
   18b58:	df000215 	stw	fp,8(sp)
   18b5c:	df000204 	addi	fp,sp,8
   18b60:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   18b64:	0001883a 	nop
   18b68:	e0bfff17 	ldw	r2,-4(fp)
   18b6c:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   18b70:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   18b74:	10000226 	beq	r2,zero,18b80 <_exit+0x2c>
    ALT_SIM_FAIL();
   18b78:	002af070 	cmpltui	zero,zero,43969
   18b7c:	00000106 	br	18b84 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   18b80:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   18b84:	003fff06 	br	18b84 <__alt_data_end+0xf0018b84>
