{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637858332547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637858332547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 10:38:52 2021 " "Processing started: Thu Nov 25 10:38:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637858332547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858332547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorARM -c ProcesadorARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorARM -c ProcesadorARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858332548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637858333375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637858333375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderTest " "Found entity 1: decoderTest" {  } { { "decoderTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/decoderTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350096 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(41) " "Verilog HDL Expression warning at controllerTest.sv(41): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350098 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(42) " "Verilog HDL Expression warning at controllerTest.sv(42): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350098 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(43) " "Verilog HDL Expression warning at controllerTest.sv(43): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350098 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(44) " "Verilog HDL Expression warning at controllerTest.sv(44): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350098 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(45) " "Verilog HDL Expression warning at controllerTest.sv(45): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350098 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(46) " "Verilog HDL Expression warning at controllerTest.sv(46): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350098 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(47) " "Verilog HDL Expression warning at controllerTest.sv(47): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350098 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(48) " "Verilog HDL Expression warning at controllerTest.sv(48): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350098 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(49) " "Verilog HDL Expression warning at controllerTest.sv(49): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350099 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(50) " "Verilog HDL Expression warning at controllerTest.sv(50): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350099 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(51) " "Verilog HDL Expression warning at controllerTest.sv(51): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350099 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(52) " "Verilog HDL Expression warning at controllerTest.sv(52): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350099 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(53) " "Verilog HDL Expression warning at controllerTest.sv(53): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350099 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(54) " "Verilog HDL Expression warning at controllerTest.sv(54): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350099 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(55) " "Verilog HDL Expression warning at controllerTest.sv(55): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350099 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(56) " "Verilog HDL Expression warning at controllerTest.sv(56): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350099 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(57) " "Verilog HDL Expression warning at controllerTest.sv(57): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350099 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(58) " "Verilog HDL Expression warning at controllerTest.sv(58): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350099 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(59) " "Verilog HDL Expression warning at controllerTest.sv(59): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(60) " "Verilog HDL Expression warning at controllerTest.sv(60): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(61) " "Verilog HDL Expression warning at controllerTest.sv(61): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(62) " "Verilog HDL Expression warning at controllerTest.sv(62): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(63) " "Verilog HDL Expression warning at controllerTest.sv(63): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(64) " "Verilog HDL Expression warning at controllerTest.sv(64): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(67) " "Verilog HDL Expression warning at controllerTest.sv(67): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(68) " "Verilog HDL Expression warning at controllerTest.sv(68): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(69) " "Verilog HDL Expression warning at controllerTest.sv(69): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(70) " "Verilog HDL Expression warning at controllerTest.sv(70): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(71) " "Verilog HDL Expression warning at controllerTest.sv(71): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(72) " "Verilog HDL Expression warning at controllerTest.sv(72): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(73) " "Verilog HDL Expression warning at controllerTest.sv(73): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(74) " "Verilog HDL Expression warning at controllerTest.sv(74): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(75) " "Verilog HDL Expression warning at controllerTest.sv(75): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(76) " "Verilog HDL Expression warning at controllerTest.sv(76): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(77) " "Verilog HDL Expression warning at controllerTest.sv(77): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(78) " "Verilog HDL Expression warning at controllerTest.sv(78): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 78 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(79) " "Verilog HDL Expression warning at controllerTest.sv(79): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(80) " "Verilog HDL Expression warning at controllerTest.sv(80): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(81) " "Verilog HDL Expression warning at controllerTest.sv(81): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(82) " "Verilog HDL Expression warning at controllerTest.sv(82): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(83) " "Verilog HDL Expression warning at controllerTest.sv(83): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(84) " "Verilog HDL Expression warning at controllerTest.sv(84): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(85) " "Verilog HDL Expression warning at controllerTest.sv(85): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(86) " "Verilog HDL Expression warning at controllerTest.sv(86): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(87) " "Verilog HDL Expression warning at controllerTest.sv(87): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(88) " "Verilog HDL Expression warning at controllerTest.sv(88): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file controllertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controllerTest " "Found entity 1: controllerTest" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogictest.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogictest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditionalLogicTest " "Found entity 1: conditionalLogicTest" {  } { { "conditionalLogicTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/conditionalLogicTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350104 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(31) " "Verilog HDL warning at decoder.sv(31): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/decoder.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637858350106 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(46) " "Verilog HDL warning at decoder.sv(46): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/decoder.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637858350106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditionalLogic " "Found entity 1: conditionalLogic" {  } { { "conditionalLogic.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/conditionalLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditionCheck " "Found entity 1: conditionCheck" {  } { { "conditionCheck.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/conditionCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controller.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/instructionMemory.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/regfile.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350134 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637858350136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALUConFlags.sv(11) " "Verilog HDL Declaration information at ALUConFlags.sv(11): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALUConFlags.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ALUConFlags.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637858350139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluconflags.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluconflags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUConFlags " "Found entity 1: ALUConFlags" {  } { { "ALUConFlags.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ALUConFlags.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusinflags.sv 1 1 " "Found 1 design units, including 1 entities, in source file alusinflags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSinFlags " "Found entity 1: ALUSinFlags" {  } { { "ALUSinFlags.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ALUSinFlags.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderwithcarry.sv 1 1 " "Found 1 design units, including 1 entities, in source file adderwithcarry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adderWithCarry " "Found entity 1: adderWithCarry" {  } { { "adderWithCarry.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/adderWithCarry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Found entity 1: xorGate" {  } { { "xorGate.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/xorGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv.sv 1 1 " "Found 1 design units, including 1 entities, in source file inv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inv " "Found entity 1: inv" {  } { { "inv.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/inv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "mux4a1.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/mux4a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/dataMemory.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesadortest.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesadortest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesadorTest " "Found entity 1: procesadorTest" {  } { { "procesadorTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/procesadorTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_datos.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_datos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_datos " "Found entity 1: deco_datos" {  } { { "deco_datos.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/deco_datos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionchecktest.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionchecktest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditionCheckTest " "Found entity 1: conditionCheckTest" {  } { { "conditionCheckTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/conditionCheckTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapathtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapathTest " "Found entity 1: datapathTest" {  } { { "datapathTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapathTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2test.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2Test " "Found entity 1: mux2Test" {  } { { "mux2Test.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/mux2Test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350171 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 extendTest.sv(18) " "Verilog HDL Expression warning at extendTest.sv(18): truncated literal to match 20 bits" {  } { { "extendTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/extendTest.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350173 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 extendTest.sv(21) " "Verilog HDL Expression warning at extendTest.sv(21): truncated literal to match 20 bits" {  } { { "extendTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/extendTest.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350173 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 extendTest.sv(24) " "Verilog HDL Expression warning at extendTest.sv(24): truncated literal to match 20 bits" {  } { { "extendTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/extendTest.sv" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350173 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 extendTest.sv(27) " "Verilog HDL Expression warning at extendTest.sv(27): truncated literal to match 20 bits" {  } { { "extendTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/extendTest.sv" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637858350173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file extendtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendTest " "Found entity 1: extendTest" {  } { { "extendTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/extendTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluconflagstest.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluconflagstest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUConFlagsTest " "Found entity 1: ALUConFlagsTest" {  } { { "ALUConFlagsTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ALUConFlagsTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1test.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4a1test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4a1Test " "Found entity 1: mux4a1Test" {  } { { "mux4a1Test.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/mux4a1Test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637858350179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858350179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Flagw decoderTest.sv(15) " "Verilog HDL Implicit Net warning at decoderTest.sv(15): created implicit net for \"Flagw\"" {  } { { "decoderTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/decoderTest.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637858350180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Flagw conditionalLogicTest.sv(13) " "Verilog HDL Implicit Net warning at conditionalLogicTest.sv(13): created implicit net for \"Flagw\"" {  } { { "conditionalLogicTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/conditionalLogicTest.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637858350180 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux4a1 " "Elaborating entity \"mux4a1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637858350235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637858350894 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/output_files/ProcesadorARM.map.smsg " "Generated suppressed messages file C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/output_files/ProcesadorARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858351175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637858351317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637858351317 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637858351366 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637858351366 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637858351366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637858351366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637858351399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 10:39:11 2021 " "Processing ended: Thu Nov 25 10:39:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637858351399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637858351399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637858351399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637858351399 ""}
