[ { "BlackBox" :
    { "name" : "Clash.Intel.DDR.altddioOut#"
    , "kind" : "Declaration"
    , "type" :
"altddioOut#
  :: ( HasCallStack             -- ARG[0]
     , fast ~ Dom n pFast       -- ARG[1]
     , slow ~ Dom n (2*pFast)   -- ARG[2]
     , KnownNat m )             -- ARG[3]
  => SSymbol deviceFamily       -- ARG[4]
  -> Clock slow gated           -- ARG[5]
  -> Reset slow synchronous     -- ARG[6]
  -> Signal slow (BitVector m)  -- ARG[7]
  -> Signal slow (BitVector m)  -- ARG[8]
  -> Signal fast (BitVector m)"
    , "libraries" : ["altera_mf"]
    , "template" :
"// altddioOut begin
altddio_out
  #(
    .extend_oe_disable (\"OFF\"),
    .intended_device_family (~LIT[4]),
    .invert_output (\"OFF\"),
    .lpm_hint (\"UNUSED\"),
    .lpm_type (\"altddio_out\"),
    .oe_reg (\"UNREGISTERED\"),
    .power_up_high (\"OFF\"),
    .width (~SIZE[~TYPO])
  )
  ~GENSYM[~COMPNAME_ALTDDIO_OUT][7] (~IF ~ISSYNC[6] ~THEN
    .sclr (~ARG[6]),
    .aclr (1'b0),~ELSE
    .aclr (~ARG[6]),
    .sclr (1'b0),~FI
    .datain_h (~ARG[7]),
    .datain_l (~ARG[8]),~IF ~ISGATED[5] ~THEN
    .outclock (~ARG[5][1]),
    .outclocken (~ARG[5][0]),~ELSE
    .outclock (~ARG[5]),
    .outclocken (1'b1),~FI
    .dataout (~RESULT),
    .aset (1'b0),
    .sset (1'b0),
    .oe (1'b1),
    .oe_out ()
  );
// altddioOut end"
    }
  }
]
