Running: D:\xlinux\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/verilog/asdad/ppl_test_isim_beh.exe -prj F:/verilog/asdad/ppl_test_beh.prj work.ppl_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/verilog/asdad/pipeline.v" into library work
Analyzing Verilog file "F:/verilog/asdad/ppl_test.v" into library work
ERROR:HDLCompiler:806 - "F:/verilog/asdad/ppl_test.v" Line 72: Syntax error near "always".
ERROR:HDLCompiler:806 - "F:/verilog/asdad/ppl_test.v" Line 76: Syntax error near "endmodule".
Verilog file F:/verilog/asdad/ppl_test.v ignored due to errors
