.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000001000000000000000011001000100000100000000
000000000000000001000000000000001100000000000000000001
111000000000001101000000001001101110000000000000000000
000000000000000111100000001011011110000001000000000010
110000000000000000000000000000001100000010000010000001
100000000000000000000010110000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000010000000000000
000000000000000000000000000000001000000000000010000000
000000000000001000000011100000011100000000000110000000
000000000000001111000000001101000000000010000010000000
000000000000001000000010000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000101000000000000001000000000
000000000000001111000011110000000000000000000000001000
000000000000001000000000000001000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000111000000000000001000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000000000000010000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000000001000000000011100000000000001000000000
000010100000000001000011100000101101000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001110000000000000000000000000000000
010000000000000000000111100000000000000000
110000000000000000000100000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
110000000001010001000000000000000000000000
110000000000100000000000000000000000000000

.logic_tile 4 1
000000000000001000000000011101011010000111000000000001
000000000000000101000010101001000000000001000000000000
000000001101000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000001010010110000000000000
000000000000001111000000000001001001000010000000100000
000000000000001000000111100011000000000010100000000000
000000000000000101000100000111101010000010010000100000
000000000000000000000000001000000000000010000010000000
000000000000000000000010111101000000000000000000000000
000010100000000000000111101000000000000010000010000000
000001000000000000000110111011000000000000000000000000
000000000000000000000000000111100000000010000000000000
000000000000001101000000000000100000000000000001000000
000000000000000000000000010011100001000011100000000000
000000000000001101000011000101101110000010000000100000

.logic_tile 5 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000111000001000000001000000000
000000000000001111000000000000001100000000000000000000
000000001010000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001101100000010011100001000000001000000000
000000000000000101000010100000001010000000000000000000
000000000000001000000010100101100001000000001000000000
000000000000001011000000000000101100000000000000000000
000000000000000001000000000001100001000000001000000000
000000000000100001000000000000001100000000000000000000
000000000000000101000000000011100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000011100000000000000000000000001000000000
000000001000000000000000000000001101000000000000000000

.logic_tile 6 1
000000000000000000000110000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000001000000110000000000000000000001000000000
000000000000000001000000000000001111000000000000000000
110000000000000000000000010101001000001100111100000000
010000000000000000000010000000100000110011000000100000
000000000000001001100000000000001000001100111100000000
000000000000001011000000000000001001110011000000100000
000010000000000000000000000000001001001100111100000000
000000000000000000000010010000001000110011000001000000
000000000000000000000000000101101000001100110100000000
000000001110000000000000000000000000110011000001000000
000000000000000000000000011101001001100000000000000000
000000000000000000000010100001111010000000000000000000
000000000000000000000000001000000001001100110100000000
000000000000000000000000001001001010110011000000100000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000011001000011110000000000000000000000000000
111000000000000111000110100001011010000000000000000000
000000000000000000100000000000000000001000000000000100
010000000000100000000010000111000000000010000100000000
110000000000000000000000000000100000000000000000100000
000000000000000001100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001001000001000000010000000000
000000000000000000000000000011101000000000000000000000
000000000000000000000000010000011001000000000000000000
000000000000000000000010000001011010010000000001000000
000000000000000000000000000000011011000000000000000101
000000000000000000000000001111011011010000000000000000

.logic_tile 8 1
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001011000000000000001000
111001000000001000000000010000000001000000001000000000
000000100000000001000010000000001111000000000000000000
010010100000000000000110000000001000001100111100000001
010001000000000000000000000000001101110011000000000000
000000000000000000000010100101001000001100111100000001
000000000000000000000100000000100000110011000000000000
000000000000000000000000010000001001001100111110000000
000000000000000000000010000000001000110011000000000000
000100000000000001100000000000001001001100111110000000
000000000000000000000000000000001100110011000000000000
000100000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000110010111101000001100111100000000
000000000000000000000010100000100000110011000000000010

.logic_tile 9 1
000000000000000000000110110001101111000000000000000000
000000000000000000000010100000101001100000000000000000
111000000000001101000110110001011011100000000000000000
000000000000000001100010101001101010000000000000000000
110000000000001001100110000101011011100000000000000000
010000000000000001000000000101011111000000000001000000
000000000000001101100000011011101111111100010000000000
000000000000000101000010000001001111101000100000000000
000000000000001111000000000001101100111000110000000000
000000000000000101100010110011001110011000100000000000
000000000000001000000000000111111001111001000000000000
000000000000000101000010101111001000111010000000000000
000000000000000011100000000101100000000010000100000000
000000000000001101100010100000100000000000000000000000
000000000000000001000010111101011101111101010000000000
000000000000000101100110100001111110100000010000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000000000000000000011110000000000000000
001000000000000000000000000000000000000000
000001000000100111000000000000000000000000
010000000000000000000000000000000000100000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001110000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000011100000010111001000001100111000000100
000000000000000000100011010000100000110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000000000000000000001100110011000000000000

.logic_tile 2 2
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001111000000000000010000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000011100111100001000000001000000000
000000000000100000000010110000001011000000000000000000
000000000000000000000111010111100000000000001000000000
000000000000000000000111110000001011000000000000000000
000000000000100000000000000111000000000000001000000000
000000000001000000000000000000100000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000010010000000000000000000000000000
000000000000000001000010000000001000111100001000000100
000000000000000001000000000000000000111100000000000000

.ramt_tile 3 2
000000000000000000000000001000000000000000
000000010000000000000000001001000000000000
111000000000000000000000010000000000000000
000000010000000000000011101101000000000000
110000100000000000000000001000000000000000
010000000000000000000011111101000000000000
000000000000000111000111111000000000000000
000000000000000000000011111101000000000000
000000000001000000000000011000000000000000
000000000000000000000011101011000000000000
000000000000000000000000001000000000000000
000000000000000000000011100111000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000001000000000000000000000000000
110000000000001011000000000000000000000000

.logic_tile 4 2
000000000000001000000000000111100000000000001000000000
000000000000001011000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000001100000000000010100000001011000000000000000000
000001000000101000000000010000000001000000001000000000
000010100001011011000011100000001010000000000000000000
000000000000000101000000010000000001000000001000000000
000000000000000101000011100000001010000000000000000000
000000000001000000000000000101000001000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001010000000000000000000
000001000000000000000000000111000000000000001000000000
000010100000000001000000000000001000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000101100000000000001011000000000000000000

.logic_tile 5 2
000000000000000101000000000101100000000000001000000000
000000000000000000100010110000001011000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000001100000000000010100000000000000000001000000000
000000000000000001000100000000001111000000000000000000
000000001110000000000000000000000001000000001000000000
000000000000000001000010110000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000111010101100000000000001000000000
000000000000000000000011000000001001000000000000000000
000000001000100111100000000000000000000000001000000000
000000000001000000100000000000001111000000000000000000

.logic_tile 6 2
000010100000000000000000000101000000000010000100000000
000000000100000000000000000000000000000000000000000100
111000000000000001100111000000000000000010000000000000
000000000000010000100100000000001110000000000011000000
110000000000001111100000000001100001000000000000000000
110000001010000001100000000000001010000000010000000000
000001000000100101000011101000000000000010000000000000
000000000000010000100100001001000000000000000001000000
000000000000000111100011101011011101010100000000000000
000000000000000000000100000111111011011000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010101011011100000011100000000000
000000000000000011000000001101011010000010000000000000
000000000000100111000000001101100001000000010000000000
000000000000000000100010100001001111000000000000000000

.logic_tile 7 2
000000000000001000000110010000000001000000001000000000
000000000000000101000010100000001001000000000000001000
111000000000001000000110000001000000000000001000000000
000000000000010001000010110000000000000000000000000000
010000000000000000000000000111001000001100111100000000
010000000000000000000000000000100000110011000001000000
000000001110000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000001
000000000010000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000100
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000100000110011000000000100
000000001100000000000000010000001001001100111100000000
000000000000000000000010000000001001110011000000000100

.logic_tile 8 2
000010000000000000000000000000001000001100110100000000
000000000000000000000011110011000000110011000010010000
111000000000001001100110000000011011010000000000000000
000000000000000001100110010000001100000000000010000000
010000000010000000000010111000011100000000000000000000
010000000000010000000110010001000000000100000000000000
000000000000000111000110011001101011100010100000000000
000000000000000000100011011001111000110110100000000001
000000000000001000000000001000000001000000000000000000
000000000010000001000000001101001010000000100000000000
000000000000000001100000000011100000000010000000000000
000000000000000001000000001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011010001100110100000000
000000000000000000000000001101010000110011000010000000

.logic_tile 9 2
000000000000100111100000000000000001000000001000000000
000000000001000000100000000000001000000000000000001000
111000000000001000000000000101000001000000001000000000
000000000000000001000000000000001101000000000000000000
110000001110000001000000000101101000001100110000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000000010101011000001100110000000000
000000000000000000000010000000000000110011000000000000
000001000000100000000000001000000000000010000000000000
000010100001000000000000000011000000000000000000000000
000000000000000000000110010000000000000010000100000101
000000000000001101000011001111001000000000000001000100
000000000000000000000000011000000000000010000000000000
000000000000000000000010000111000000000000000000000000
000000001110000001100000000000011100000010000000000000
000000000000000000000000000000010000000000000000000000

.ramt_tile 10 2
000000000000000111100000001000000000001000
000000010100000000100000001011001100000000
111000000000001000000111101000000000000000
000000010000000011000000001111000000000000
110000000000000000000111101000000000000000
010000001010000000000100000101000000000000
000000000000000111100000000000000000000000
000000000000000000100000000001000000000000
000000000000000000000000011000000000000000
000000000000001111000011110111000000000000
000000000000000000000111011000000000000000
000000000000000000000111101011000000000000
000010100000000000000000000000000000000000
000000000000000000000000001101000000000000
010000000000000011100000011000000000000000
010000000000000000100010011001000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000101000000000000001001001100111000000000
000000000000001101100010110000001110110011000000010000
000000000000000000000000000001001000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000000000000010100101101000001100111000000000
000000000000000000000100000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000001101000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000101100000000000001000001100110000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 2 3
000000000001000011100000000101100001000000000100000000
000000000000000000100000000000101011000001000010000001
111000000000000001100000000000011011000000100100000000
000000000000000000000000000000011101000000000010000000
110000000000001000000000000111100000000010000000000000
100001000000000101000000000000100000000000000010000000
000000000000000000000010110000011110000010000010000000
000000000000000000000110100000000000000000000000100000
000000100000000000000110000001011001000000000000000000
000000000000001101000100000011001110100000000000000000
000000000000000000000110000000011010000000000100000000
000000000000000000000100000101010000000010000010000000
000000000000000000000000001000001100000100000100000001
000000000000000000000000001101010000000000000010000000
000000000000001101000000000000011011000000100110000000
000000000000001001100010110000011110000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000001111000000000000000000000000
010000000000000000000010000000000000000000
111000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000100001000000000000000000000000000000
001001000000000000000000000000000000000000
000010000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001001000000000000000000000000000000000
010000000000000000000000000000000000000000
011000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101111000000000000010000
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001100000000000000000000
000000100000000101000000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000011100000100000000000000000000000
000010000000000101100000010101100001000000001000000000
000001000000000000000011000000101100000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000001111000010100000100000000000000000000000
000000000000000101000110110111000001000000001000000000
000000000000000000000010100000101000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
111000000000000000000000000000001010000010000000000000
000000001000000000000000000000010000000000000001000000
110000000001010111000011110000000001000010000000000000
110000000000100000000011110000001110000000000001000000
000000000000000001000000000111100000000010000000000000
000000000000000000000000000000100000000000000001000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001101000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110100000000000000010000000000000
000000000000000000000000000101000000000000000001000000
010000000000000111100111100000000000000000000100000000
110000000000000000000100001101000000000010001011000010

.logic_tile 6 3
000000000000010000000110001101001001100000000000000000
000000000000101101000110110001111010000000000000000000
111000000000001000000110100000000000000000000000000000
000000000000001001000010100000000000000000000000000000
010000000001010000000010110111101011100000000000000000
110000001100100101000110010011101111000000000000000000
000000000000000001100110010001001000000000000000000000
000000000000000101100110010000010000001000000000000000
000000000000001000000000001001111011000000000000000000
000000000000000001000000000111101001010100100000000000
000000000000000000000111000001000000000010000000000000
000000000000001111000000001111000000000000000000000000
000000000000001000000000010011100000000000000110000001
000000000000000101000010000000100000000001001010100100
110000000000000101000110010101100001000000010000000000
010000000000000000000010100111101011000000000000000000

.logic_tile 7 3
000000000000001000000000000000001000001100110100000000
000000000000000001000010110001000000110011000000110000
111000000000000000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
110000000100000000000000001000011111000110100000000000
010000000000000000000000001001011100000110000000000000
000001001100000000000000010111100000000000000000000000
000010100000000000000010100000100000000001000000000000
000000000100000000000000010101100000000000000000000000
000000000000001101000010010000101001000000010000000000
000000000000001000000000010011000000000000000000000000
000000000000000001000010000000001111000000010000000010
000000000000000000000000011000000001001100110100000000
000000000000000000000010001011001000110011000000100000
000001000000001000000110011000000000000000000000000000
000000100000000101000111100111000000000010000000000000

.logic_tile 8 3
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000110000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000001001000100000000000000
000001000000000000000000000000011110000000000000000100
000000000000000000000000000000000000000010000100000001
000000000000000000000000000111001011000000000000000110
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000101100000000000001000000000
000000001100000000000010110000100000000000000000001000
111000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000111001000001100111100000000
010000000000000000000000000000100000110011000000000001
000000000000000000000000000111001000001100111100000000
000000000000000000000010110000100000110011000000000100
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000001
000000000000001001100110010000001001001100111100000000
000000000000000001000010000000001100110011000000000001
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001101110011000000000001
000000000000000101000000000000001001001100111100000000
000000000000000000100000000000001101110011000000000001

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000101000000000001011100000000000100000000
001000000000000000000000000000010000000001000010000000
111000000000000000000000001000011010000100000100000000
000000000000000101000000001011010000000000000010000000
110000000000000000000010100011100000000000100100000000
101000000000000000000010100000101011000000000010000000
000000000000000101000010100000011011000100000100100000
001000000000000111000000000000001101000000000000000000
000000000000000000000000000011101010000100000100000000
001000000000000000000000000000110000000000000010000000
000000000000000000000110101000000001000000000100000000
001000000000000000000000000101001101000010000000100000
000000000000000000000000001011100000000000000100000000
001001000000000000000000000001100000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000011101101111110000000000000000000
001000000000001101000010111101101011001000000000000000
111010000000001101000010100111111100100000000000000000
000001000000000101100010100111001001000000000000000000
110000000000001101000110111111011010001000000000000000
101000000000000101000010101011000000000000000010000000
000000000000000101000111110111011110000000100100100000
001000000000000101000010100000111100000001000010000000
000000000000000111100000001111001011000000000000000000
001000000000000000100000001001101010000000100000000000
000010100000001000000010111001101010000000000000000000
001001000000000001000110001001001011000000010000000000
000001000000001000000110001001101010000000000000000000
001000000000000001000010000001111010000001000000000000
000000000000000001100110001001001001010110000000000000
001000000000000001000000000001011101000000000010100000

.ramt_tile 3 4
000000000000000000000111111000000000000000
000000010000001111000011101001001001000000
111000000000000111100011101000000000000000
000000010000001111100111110001000000000000
010001000000000001000011100000000000000000
110000000000000000100000000101000000000000
000000000110000001000000001000000000000000
000000000000000000100000000011000000000000
000000000000000000000000000000000000000000
000000000000000000000000000001000000000000
000000000000000001000000001000000000000000
000000000000000000000000001001000000000000
000000000000000000000000001000000000000000
000000000000000000000000000001000000000000
010000000000000000000000000000000000000000
110000000000000000000000001001000000000000

.logic_tile 4 4
010000000000001000000011110000001000111100001000000000
001000000000000001000010100000000000111100000000010000
111000000000000000000000010111100000000010000000000000
000000000000000000000010100000000000000000000000000011
110000000000001000000000000001001010000110000000000000
101000000000000101000000000000101001000001010000000000
000000000000001000000000000000001100000110100000000000
001000000000000101000000001111001001000000100000000000
000000000000001000000000010011111110000001000010000000
001000000000001001000010100001100000000110000000000000
000000000000001000000110111001100000000010100000000000
001000000000001001000011100101101001000010010000000000
000000000000000000000000011000000000000000100100000000
001000000000000000000010011011001101000000000011100000
000000000000000111100000010011100001000010000000000000
001000000000001111100010011001001111000011100000000000

.logic_tile 5 4
010000000000000001000000011011001011000110100000000000
001000000000000101000010100101111011000100000000000000
111000000000000111000011101000000000000010000000100000
000000000000000000100000000001000000000000000000000100
110000000000100000000110100001011010001100110000000000
011000001100010000000011110000010000110011000000000000
000000000000001101100110110000000000000010000100000000
001000000000000001000010101011000000000000000010000010
000010100000000111100110001101111000000000000000000000
001001000000000000100011110011111111000000100000000000
000000000000001000000000000101001000000000100000000000
001000000000001011000000001101111101010000110000000000
000000000000000000000111100011011010000110000000000001
001000000000000000000100000001000000000001000000100000
000000000000000000000000001011101111000010000000000000
001000000000000000000000001101011001000000000000000000

.logic_tile 6 4
010010101100001000000010110101000000000000000100000000
001001000000000101000110000000100000000001001010000000
111000000000001101100000001001011101010111000000000000
000000000000001001000000000001011010000011000000000001
010000000001000000000000000000011111010000000000000000
011000000001010000000010100000011000000000000000000000
000000000000000011100110001000000000000000000000000000
001000000000000101000100001111000000000010000000000000
000000000000101000000000000000001001010000000000000000
001000000001010001000000000000011011000000000000000010
000000000000100000000110010001101101000000000000000000
001000000000000000000110100000001101100000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000000000000000000010100000000000000000000000000000

.logic_tile 7 4
010000000000001000000000011101011110000100000000000000
001000000000000101000011100011001111010110100000000100
111001000000000000000111110001111101000000000000000000
000000000000010101000111100000111010100000000000000001
110000000000001000000000000000000000000000100100000001
011000000000001111000000000000001001000000001000100000
000000000100001111100000001101111000000000000000000000
001001000000001001100000001001000000000100000000000000
000000000000000000000000010001100001000000000000000000
001000000000000000000010100001101000000000010000000000
000000000010001000000000000000000000000000000000000000
001010000000000001000011110111000000000010000000000000
000000000000000000000110000111100000000000000000000001
001000000000000101000000000001000000000001000000000000
110000000010001001000000010001011011010000100000000000
111000000000010011000010010000001111000000010000000000

.logic_tile 8 4
010000000000000000000110110011001010000010000000000000
001000000000000000000010000000010000000000000000000000
111000000000000001100000000000001000000000000000000000
000000000000000000000000000111010000000100000000000001
010000000000000000000010010111100000000000000000000000
111000000000000000000010100000101110000000010000000000
000000000000000000000000000011000000000000000000000000
001000000000000000000000000000001001000000010000000000
000000000000000101100000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000011000000000000010000100000000
001000000000000000000010100001000000000000000000000100
000000000000001111000000001000001110000000000000000000
001000000000000001100000001011001001010000000001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000

.logic_tile 9 4
010000000000000101100000000101001000001100110100000000
001000000000000000000000000000000000110011000000010001
111000000000100101100000000111111101100000000000000000
000000000000000000000000001011011000000000000001000000
110010100000001001000010100001000000000000000000000000
111001000000000001100010100000000000000001000000000000
000000000000000101000010101000011010000000000000000000
001000000000000101000010101101011010010000000000000000
000010000000000000000110000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000010101101011100000000000000000
001001000000000000000010001101011010000000000000000000
000000000000000000000111001000000000001100110100000001
001000000000000000000100001011001010110011000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000001001000010000000011010010000000000000000
001000000000000111100110110000001001000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000110000000011000000010000000000000
111000000000000000000000000001001100000000000000000000
000000000000000000000010000001000000000001000000000000
001000000000001101000000001001101000000001010000000000
000000000000001000000000000000000000000000000000000000
001000000000010001000000000000000000000000000000000000
000000000000000001100000001111111010000011100100000100
001000000000000000000000000011111111000010100000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000110000001000000000001000000000000
001000000000000000000000001001101000000000000000000000

.logic_tile 2 5
010000000000000000000111100001101000000000000000000000
001000000000000000000100000000110000000001000000000001
000000000000000101000110000111101100000000000000000000
000000000000000000100000000000010000001000000010000000
000000000000000101000111000000000000000010000000000000
001000000000000000000100001101001010000000000000000000
000000000000000000000000000011111111000000000000000001
001000000000000000000000000000001000100000000010000001
000000000010000000000011111000000001000000000000000100
001000000110000000000011010011001110000000100010000001
000000000000000000000000000111000000000000000000000010
001000000000001101000000000000101101000000010000000000
000000000000001000000010100111011001011111100000000100
001000000000001011000110111011001110111111010010000000
000000000000000101000000000000001100000000000000000100
001000000000000000100000001111011110010000000000100000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000100000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000100000000000000000000000000001000000001000000000
001000000000000111000000000000001101000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000111001000001100111000000000
001000000000000111000000000000101000110011000000000000
000000000000000000000000000001001000001100111000000000
001000000000000000000000000000001101110011000000000000
000000000000000000000110100101001000001100111000000000
001000000000000000000000000000001111110011000000000000
000000000000000000000000000111101000001100111000000000
001000000000000000000010000000101010110011000000000000
000000000000001000000010110111001000001100111000000000
001000000000000101000010100000001000110011000000000000
000000000000000001000110110001001001001100111000000000
001000000000000000000010100000001111110011000000000000

.logic_tile 5 5
010000000000000000000010111111011000101001000100000000
001000000000000000000110001001011110011101000000000000
111000000000000101100010110000000001000000000000000000
000000000000000000000110101101001001000000100000000000
010000000110000000000110111111001100111101010100000000
101000000000000000000010100011101110111111100000000000
000000000000000000000110101111001010111000100100000000
001000000000000000000000001001011101010100100000000000
000000000000000001100110001001001100000010000000000000
001000000000000000000000001111111001000000000000000000
000000000000001000000000000000000000000000000000000000
001010000000001011000000000000000000000000000000000000
000000000000001011100000010111111001110000000100000000
001010100000000001100010000111111011111001010000000000
000000000000000000000110011111101111100001010100000000
001000000000000000000010001001101000010001110000000000

.logic_tile 6 5
010000000000001111100010101001000001000010100000000000
001000000000000111100110111111001010000000100000000000
111000000000000101000000000101100000000000000000000000
000000000000001101100000001101100000000001000000000000
010000000000100111100011111011011000001000000000000000
111000000000010000000110001111001100000000000000000000
000000000000001101000011100000001000010000000000100000
001000000000000011000100000000011001000000000000000000
000000001000001101100000000011101100000000000000000000
001000000001000101000000000000100000000001000000000000
000000000000000000000110001111001010101001010000000000
001000000000000000000000001011001110010100100000000000
000001000000001001100000000001011111111110100100000000
001010000000000001000000000001011000110110100000000101
000000000000000001100011111111111110111100000100000001
001000000000000000000010000101101000111101000010000010

.logic_tile 7 5
010000000000000101000000000000000000000000000000000000
001000000000001101000010100101001111000010000000000000
111000001100001011100010100000011010000100000100000000
000000000000000101000000000000010000000000000000000000
000000000000101101000000011111111000000000000000000000
001000000001001111100011110101001001000100000000000000
000000000000000001000110100000001010000100000100000000
001000000000000000100000000000000000000000000000000000
000000000000000000000010100001001110000000000000000000
001000000000000000000100000000000000000001000000000000
000000000000001101010000001001011010010110110000000000
001000000000000001100000001001001010110110110000000000
000000000000001000000110001011011101000000000000000000
001000000000000001000000000001101100100000000000000010
000000000000000000000000000000000000000000100000000000
001000000000001111000000000101001011000010100010000001

.logic_tile 8 5
010000000000001000000010100001011111100001010100000001
001000000000001111000000000011101000010001110000000100
111000000000001001100000010111011000110001000000000000
000000000000000001000011011111011011110001010000000000
110000000000000000000000000000000000000000000000000000
111000000000001101000010000000000000000000000000000000
000000000000000000000000001001000001000010000000000000
001000000000000000000000000001001111000001010000000000
000000000000001101000111011101011101111100100000000000
001000000000000001100010010111001111111100110000000000
000000000010000111000000010011000000000000000000000000
001000000000000000100010010011100000000010000000000000
000000000000001101100011110111001101000110000000000000
001000000000000001000110100000011101001000000000000000
000000000000001101000011110000000000000000000000000000
001000000000001111100111100000000000000000000000000000

.logic_tile 9 5
010000000000001000000000000001111111100000010000000000
001000000000000001000000000101111010101000000000000000
111000000000000000000111001001001010000110100000000000
000000000000000000000000001011011101000110010000000000
110000000000000011100110001111111000000001010000000000
001000000000000000000000001011011010000010010000000000
000000000000000111100000001101001100010000100000000000
001000000000000000000000001001001111101000000000000000
000000000000000000000011111000000000000000000100000000
001000000000000101000010100011000000000010000000000000
000000000000000000000110000011100000000000000100000000
001000000000001101000010100000000000000001000000000000
000000000000001000000000000000000001000000100100000000
001000000000000101000010100000001100000000000000000000
000000000000000000000000010101001101110000010000000000
001000000000000101000010100111011001010000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000000000000000000000000000000000000000
001000000000001000000000000000000000000000
000000000000001011000000000000000000000000
110000000000000000000000000000000000000000
011000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000011100000000000010000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
010000000000000000000000000000000000000000
011000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000001101000000000001000001000010100100000000
000000000000000001100000000011101101000010110010000000
010000000000000000000000000001101101000000000000000000
100000000000000000000010100000011101000001000000000000
000000000000000000000110001011111000100000000000000000
000000000000000000000000000001101101000000000000000000
000000000000000101100010100011111110000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000101000010001000011100000000000000000000
000000000000000000000110100001011101000100000000000100
000000000000000000000000000101011111010110100000000010
000000000000000000000000000000111011101000010000100000
000000000000000000000000010000011101000000000000000000
000000000000000101000010101011011000000000100000000001

.logic_tile 2 6
000000000000001101100110110111101001000010000000000000
000000000000000001000010101101011101000000000000000000
111000000000001111000110101001111000011011000000000000
000000000000001101100011101101101000101111000000000000
110000000000000101000010100000011010000110000000000100
110000000000000101000010100101000000000010000000100000
000000000000000101000010110001011110000001000000000001
000000000000001101100011101101011010001001000000000000
000000000100100000000000010001111011010111100000000000
000000000000000000000010001001101010011011000000000000
000000100000000000000000000011000000000000000100000101
000001000000000000000011100000100000000001000000000000
000000000000000000000010001101101000111100110000000001
000000000000000000000000000101011001111100010000000000
000000000000000000000110000000011011010000000000000000
000000000000001101000100000000011000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000101000000000011001001001100111000000000
000000000000000000100010110000001011110011000000010000
111000000000000000000011100101101000001100111000000000
000000000000001101000100000000101111110011000000000000
010000000001000000000010100111101001001100111000000000
100000000000100000000100000000101011110011000000000000
000000000000000000000011100001001001001100111000000000
000000000000000000000100000000101001110011000000000000
000000000010000101100000010001101000001100111000000000
000000000000000000000010000000101011110011000000000000
000000000000000000000110100101101000001100110000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000010111111101101001000100000000
000000000000000000000010101011111000011101000000000000
000000000000000000000000010001001011000010000000000000
000000000000000000000010000001111111000000000000000000

.logic_tile 5 6
000000000000001001100010110101101010000010000000000000
000000000001000101000110000111101001000000000000000000
111000000000001000000110001001011100101001110100000000
000000000000000001000000001001001000000000110000000000
010011000000100101100011101000001111010110100100000000
100000000000000101000111110001011100000100000000000000
000001000000000011100010101011101110000110000100000000
000000100000000101100110101111010000001101000000000000
000000000001010101100000001001011000000110100000000000
000000000000100000000000000111111010001111110000000000
000000000000000000000000000101000001000000100000000000
000000000000001101000000001101101010000000000000000000
000001000010000001100110011001111111010111100000000000
000000000000000000000010000101101110000111010000000000
000000000000001111100000010000011010000000000000000000
000000000000001001100010000011010000000010000000100001

.logic_tile 6 6
000000000000001000000110010000011100000000100000000000
000000000100001111000111100000011010000000000000000000
000000000000000001100111110001101001000000000000000001
000000000000000101000110000111111000100000000010100001
000000000000001111100111110111011001010000000001000001
000000001010001001100111100000001011000000000001000000
000000000000101000000110000111001000000000000000000000
000000000000001111000000000000110000001000000000000000
000000000000001101100000010101000001000000010000000000
000000000000000001000010001011101111000001010000000000
000000000001010000000010101101001101011111100000000000
000000000000100000000000001001101010101111110000000000
000000000110000000000010100101011011010111110000000000
000000000000001101000100000001001000101111110000000000
000000000000000000000010100111011000010111110000000000
000000000000000000000100001001101100010111100000000000

.logic_tile 7 6
000000000110001000000110001111101000001110000000000000
000000000000000101000000001101111010001001000000000000
111000000000000101000000011111000000000001110110000000
000000000000001101000010000001001011000000110000000000
110000001000001111000010101111001010001101000100100000
010000000000001011100010101001100000001100000000000100
000000000000000101100111110101101011000000000000000000
000000000000001111000110100000011110001000000000000000
000000000000000000000110101101111110001001000000000000
000000000000000000000010010001111000000001000000000000
000000000000001000000000001000011110000000000000000000
000000000000000001000000001101010000000010000000000000
000000000000100001100000011011011011111100100000000000
000000000001000000000010000011101011111100110000000000
000000000000001000000110000001100000000000100010000000
000000000000001001000010000000001111000000000000000000

.logic_tile 8 6
000000000000100000000111001011011101001001000000000000
000000000001000000000000001111101010000001000000000000
111000000000000101000000010000000000000000000100000000
000000000000000000000011111101000000000010000000000000
110000000000000101000010110101111110010100000000000000
000000000000000000000010000000101011101000010000000000
000000000000000011100000001101000000000001000000000000
000000000000000000000010100011100000000000000000000000
000000000000000000000110001001011000100110110000000000
000000000000000000000000001001101010100100010000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010100000000001000000100100000000
000000000000000001000100000000001110000000000000000000

.logic_tile 9 6
000000000000000101100011100101101101100010110000000000
000000000000000000000111101011111010100000010000000000
111000000000001101000110100011111001101001000000000000
000000000000000101000010101001111011110110010000000000
110001000000000000000011100000000001000000100100000000
000000000000000000000100000000001000000000000000000000
000000000100000001100000001001001010100000000000000000
000000000000000101000011110001111000110100000000000000
000000000000000000000110000111011000001001100000000000
000010000000000000000010111101111001010110110000000000
000000000000000000000000011111101001110010100000000000
000000000000000000000010000101111110110010010000000000
000001000000000000000000010000000001000000100100000000
000010100000000000000010000000001000000000000000000000
000000000000001000000110000001100000000000000100000000
000000000000000001000000000000000000000001000000000000

.ramt_tile 10 6
000000000000001000000000001000000000000000
000000010100001011000000000101001010000000
111000000000001000000000000000000000000000
000000010000000011000011111111000000000000
010000000000000011100011111000000000000000
110010100000000000100111011001000000000000
000000000000001011100000011000000000000000
000000000000001111000011000101000000000000
000001000000000000000000001000000000000000
000010100000000000000000000001000000000000
000000000000000000000000001000000000000000
000000000000000001000000001101000000000000
000000000000000000000000000000000000000000
000000000000000000000011110001000000000000
110000000000000000000000000000000000000000
010000000000000000000000001101000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000110000111111001000000000000000000
000000000000000000000000000000001110001000000000000000
111000000000000101000000001101011111010110100000000000
000000000000000000000000000001101110000000100000000000
110000000010000101000010100111100000000010000000000000
110000000000000000000000000101101100000011000000000000
000000000000000000000000011000000000000000000100000000
000000000000001111000011011101000000000010000000000000
000000001110000000000110100101101101000000100000000000
000000000000000101000000000000011111000000000000000000
000000000000000000000000010011100000000010000000000000
000000000000000000000010001001100000000000000000000000
000000000000000000000011000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001101100110011011111110000010000000000100
000000000000000101000011000111101001000000000000000000

.logic_tile 2 7
000000000000000011100111111011101011000000010000000000
000000000000001111100011110001101110000010100000000000
111000000000000011100010110101001111111110110000000000
000000000000000101100111100001111100111101010000000010
010000000000001101000010100001101100100010110000000000
010000000000000101100110110101011110101001110000000000
000000000000000101000010110101111011111110110100000000
000000000000001101100011011101011111111111110000000100
000000000000001001000110000011001111111111110100000000
000000000000000001000110000011011001111011110000100000
000000000000000001100010000101101101010110100100000000
000000000000001001000000000000011011100001010000100000
000000000000000111100111011001100001000010100100000100
000000000000100000000110000011101111000010110000000000
000000000000000111000010110001011011000010000000000001
000000000000000000100110111001011010000011000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000001111000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000010000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000010000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000010000000000000000000
000000000000000000000000000000000000100000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000001100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000010011111000010010100100000000
000000000000000101100010000000011000000001010000000000
010000000100001000000111101001001111101101010100000000
100000000000000101000100001101111100001100000000000000
000000000000100101000110011111011100000111000100000000
000000000001010000000111010011100000001001000000000000
000000000000000011100110100001111011000010000000000000
000010000000000000100000000000011110001001000010000011
000000000000001001100000000001111010010111100000000000
000000000000000001000000001011011100000111010000000000
000000000010000111000110011011001101010111100000000000
000000000000000000000010001101011010000111010000000000
000000000000000011100000000111001010000110100000000000
000010100000000000000000000011011010001111110000000000

.logic_tile 5 7
000000100000000111100010000000011111000110000000000000
000001000000000000100011100011011000000010000000000000
111000000000001000000111100001001010010111100000000001
000000000000000001000100000111101000001011100000000000
000000000000000001100111100001101000000000000000000000
000000000000000101100100001101111100100000000000000000
000001000000000101000000001000001100000000000010000001
000000000000000001000000001111000000000100000010000000
000000000000000001000000010000011010000100000100000000
000000000000001101000010000000000000000000000000000000
000000000000000001000110000001001010010111100000000000
000000000000000000000100000011101001001011100000000000
000000000000000000000000000111111100010000000000000000
000000000000000001000000000000001101101000000000100000
000000000000000000000000001101100000000000010000000000
000000000000001101000010111011001010000000000001000000

.logic_tile 6 7
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001100000000000000001000
000000000000000000000000000111000000000000001000000000
000010001000000000000010110000100000000000000000000000
000000000000000001000010100011000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000101000000000101000000000000001000000000
000000000000001101100000000000101100000000000000000000
000000000000001001000000000101100000000000001000000000
000000000000000011000000000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001100000000000000000000
000010000000000000000011100000000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100

.logic_tile 7 7
000000000100000000000000001111100000000000000000000000
000000000100000011000000001001100000000001000000000100
111000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001101101110001001000000000000
000000001010000000000010101011100000000101000001000000
000000000110000000000000001000000000000000000000000000
000000000000000000000010111011000000000010000000000000
000000000000000001100111100000001010000100000100000000
000000000000000001100100000000010000000000000000000000
000001000000101000000010110001011100010111100000000000
000000000000001101000010101011001100001011100000000000
000010100000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000011110000000000000000000000000000

.logic_tile 8 7
000010000000000000000110000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
110000000001010000000000001001011111010000000000000000
000000000000100000000010101011101110101001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000101000000000101000000000010000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000101001100010010000000000000000000000000000
000000000000010000000000001011111111100000000000000000
000000001010100000000000000011011101000000000000000000
000000000000001011100000000000000000000000000100000000
000000000000000001100010101101000000000010000000000000

.logic_tile 9 7
000010100000000101000000011101111010010010110000000000
000001000000000101000010000101011000111010110000000000
111000000000001000000110000001101001101001010000000000
000000000000000001000010110111111010010010100000000000
110000000100001101100000001011101100111101010000000000
000000000000000101000000000001011010010000100000000000
000000000000000001100110100000000001000000100100000000
000000000000001111000010110000001110000000000000000000
000000000000000000000110001001111111111100010000000000
000000001010000000000000000011111101101000100000000000
000000000000001001000000010011111010111101010000000000
000000000000001011100010000001011010010000100000000000
000000000000001000000000000000011110000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000010000000001000000100100000000
000000000000001001000011010000001110000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010110
000000000000111100
001110000000000000
000010010000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000100000101000000000101101011000000000000000000
000000000000000101000000000000011101001000000000000000
111000000000000101000010100011100001000000000000000000
000000000000000000100000000000101110000000010000000000
110000100000000000000110010011011000000011000100000000
110000000000000000000111001011001100000010000010000000
000000000000001001100000011000001101010100100000000000
000000000000001001100010010111001000010110100000000000
000000000000001001100000011000011011000000000000000000
000000000000001111000010000101001111010000000000000000
000000000000000000000000001001011100010000100000000000
000000000000000000000011100111011000010000010000000000
000000000000000000000110000000001110000010000000000000
000000000000000000000010000000010000000000000000000000
000000000000001000000010001000001011000000000000000001
000000001010000001000000001101011001010000000010100010

.logic_tile 2 8
000001000000001001100111010101100000000001000000000000
000000000000001111000111011011101000000010100000000000
111000000000000101000011101000011001010000000000000001
000000000000000101000011110001001001000000000010000000
010000000000001101100010011111101100000000000000000000
010001000000000101000010111101111100000000010000000000
000000000000100101100110110000011001000000100000000000
000000000000000001000011100000001001000000000000000000
000000000000001000000110001001001110000001110100000000
000000000000001101000010111101111111000011110000000100
000000000000000000000000000101000000000010100000000000
000000000000000000000000000001001011000010000000000000
000000000000000000000010100101011011000010100000000000
000000001010000000000110001101001001000110100000000000
000000000000000000000000010000011010000100000000000000
000000000000000000000010001101001000010100000000000000

.ramt_tile 3 8
000000000000000000000011111000000000000000
000000010000000000000111100011000000010000
111000000000000000000011100000000000000000
000000010000001111000100000111000000000000
010000000000000111000000000000000000000010
010000000000000000100000000101000000000000
000000000000000111000011000000000000000000
000000000000000000100000001001000000000000
000000000000000000000000001000000000000000
000000000000000000000000000101000000100000
000000000000000000000000001000000000000000
000000000000000001000000001001000000000000
000000000000101000000000001000000000000000
000000000001011011000000001101000000100000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000011101101000000100000000000
000000000000000000000010110111001110000000000000000001
000000000000000001100000001001011010000011110000000000
000000000000000000000000000111111110000011100000000000
000010000000000101000000000011011101000000000000000000
000001000000010000100000000111001110010000000000000000
000000000000000000000110001111011110000000000000000000
000000000000000000000000000011001100010000000000000000
000000000000000011100110000111001100100000000000000000
000001000000001101000000000101111100000000000000000000
000010000000000011100000000111101111000000000000000000
000001000000001101100000000011001100000010000000000000
000000000000001011100000001111011110000000000000000001
000000000000000001100010110011111100000100000000000000
000000000000000011100000000001001011000000000010000100
000000000000001101000010110000101000100000000000000000

.logic_tile 5 8
000000000000001101100010100101101001010110000000100000
000010100000001111000110100000011100000000000000000000
111000000000001101000011100001001100000000000000000000
000000000000000001000000000001101010000000100000000000
010000000000001000000010110011111111000010000000000000
100000000000000001000010101101011101000000000000000000
000001000000001011100110000011011110011100000000000000
000000100000010101100000000011101110111100000001000000
000000000000000001100000011001111110000111000110000000
000000001110001101000010000001000000000110000000000000
000000000000000001100000010101111101001000000000000000
000000000000001101000010001111001001000000000000000000
000000000000000101000000000101000000000001000000000100
000000000000000001100010110111101000000000000000000000
000000000110001111100110001111111010000110000100000000
000000000000001001000110110111110000001110000010000000

.logic_tile 6 8
000011001000000000000011100101000000000000001000000000
000011100000000000000110110000000000000000000000001000
111000000000000001100000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
010001000000010111000110010101001000001100111100000000
010010000000101101100010000000100000110011000001000000
000000000000001000000000010101001000001100111100000000
000000000000000001000010000000100000110011000001000000
000000000000000000000010000101101000001100111100000000
000000000000000000000000000000000000110011000001000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000001000000
000000001010000000000000000101101000001100110100100000
000000000000000000000000000000100000110011000000000000
000000000000000000000111010111101010010111100000000000
000000000000000000000011001011101001001011100000000000

.logic_tile 7 8
000000000000101000000000001001101110011100100000000000
000000000001010111000000001011111111101100100000000000
111000000000000111100110000001001010010111100000000000
000001000000000000000000000111011101000111010000000000
010000000000000000000111000011111110100111010000000000
100000000000001101000100000011001111010010100000000000
000000001100000101000000000011000001000001010000000000
000000000000000000000000000101101101000010010000000000
000100001010001000000110111000011111010110000100000000
000100000001000001000110000111001010000110000000000000
000000000000000001100010010111011111010110100100000000
000000000000000000000111100000001100000000010000000000
000000000000001001100010110011101110000000000000000000
000000000000001011000011010000111111100000000000000000
000000001010001001000000001111100001000011000100000000
000000000000000001100000001001001000000011100000000000

.logic_tile 8 8
000000000000000001100010100001001110101011110100000000
000000000000000000100100001101011100100111110000000001
111000000000000000000000000011000000000000000000000000
000000000000000000000000000000001111000000010000100100
110000000000000111100110111111011100000010000000000000
110000000000000000100010001011011010000000000000000000
000000000000000000000000001000001100010000000001000000
000000000000000000000000001111001011010010100000000000
000000000000001000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000010100000000000000000000011000110
000010100000000000000010100000000000000000000011000000
000000000000001001000110010011001001000010000000000000
000000000000000011000111100000111111000000000000000000
000000000000000000000111010000001110000100000000000000
000000000000000000000110001111000000000110000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000010010101001110000000100000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000101100000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011100000000010000000000000
000000000000000000000010000000100000000000000000000000
000000000000000111000000000000000001000000100110000000
000000000000000000000000000000001110000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100011000000000010000000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100011000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000000000000000000000000000011111000000000011000001
000000000000000000000000000001001111000000100000000101
000000000000000000000000001111100000000000000010100000
000000000000000000000000000111101110000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111101000000000000000000
000000000000000000000010000000111110000001000010000010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000011111000000000000000000000
000000000000000001000000000000110000001000000000000000

.logic_tile 2 9
000000000000000111000011110000000001000000001000000000
000000000000000000000010100000001111000000000000001000
111000000000001000000010100000000001000000001000000000
000000000000000001000100000000001001000000000000000000
010000000000000000000000000000001000001100111100000000
010000000000000000000000000000001101110011000000000000
000000000000000000000110100111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100110100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000000011010010100100000000100
000000000000000000000000000000011001000000000000000000
000000000000000000000110000000000001000000000000000010
000000000000000000000000001001001111000000100000000000
000000000000000000000110000000011110001100110100000000
000000000000000000000000000000011000110011000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000010
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000001
110000000000000000000000000000000000110000
000000000000000111000000000000000000000000
000000000000000000100000000000000000000000
000001000000000000000000000000000000000010
000000100000000000000000000000000000010000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000010000000000000000010
000000000000000000000100000000000000110000
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 4 9
000000000000101000000010110011011110000000000000000000
000000000011010101000010100001001001001000000000000000
000000000000001000000000000000011001000010000000000000
000000000000000101000000000000001011000000000000000000
000000000001010000000110010000001010000000100000000000
000000000000110000000010100000011000000000000000000000
000000000000000000000000010001011101000000000000000000
000000000000000000000010101101001111000010000000000000
000000000000000001100000001111101110000001000000000000
000000000000000000000010110011101101000000000000000000
000000000000000000000000001001101010110110110000000000
000000000000001101000000001101011110000000110000000000
000010000000000000000000000001001100001000000000000000
000001100000001101000000000001101001100000000000000000
000000000000001000000000001001011000000100000000000000
000000000000000001000010111101001011000000000000000000

.logic_tile 5 9
000010000000001111000000011101111100101001010000000000
000001000000001111000010000101001001001001010000000000
111000000000001101100110100111111100001100110000000000
000000000000000001000000000000100000110011000000000000
010000000000000101100011111111011001011101010000000000
100000000000000000000010100001101110111110100000000010
000000000000001101000111001000001011000110100000000000
000000000000001111000100001001001110000000000000000000
000000000000000001100000001001101010110110110000000000
000000000000000000000010001101011000001110000000000000
000000000000000101000000011101101011111100010000000000
000000000000000001100010001111111001010100010000000000
000000001000001000000000000000001100010000000000000000
000000001110000001000010000000001101000000000000000000
000000000000000001100110010111111100111101010100000000
000000000000001111000010010111111000111111100000100000

.logic_tile 6 9
000000001000000111000000010101011110001100110100100000
000000000000000000100011010000010000110011000001000000
111000000000000111000000000111011011010111100000000000
000000000000000111000000000001011000001011100000000000
010010100000001000000010001000000000000000000000000000
110001000000000001000000001011000000000010000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000001001101111010111100000000000
000000000000000000000000001101011000000111010000000000
000000000000000000000000010000011100010000000000000000
000000000000000000000010000000011010000000000000000000
000000000000000011100000000101100000000000000000000000
000000000000000000000011111001100000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 7 9
000000000000001101100010010011011111101011110000000000
000100000000011011000110001001101101000110000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000110001011101100000101010000000000
100001000000000000000000000101011011011110100000000000
000000000000101101000000001000001010010110100100000000
000000000000010101100011110101011001000100000000000000
000000000000000000000110101011101000000111000100000000
000000100000000000000000000011110000000110000000000000
000010100000001011100110010001000001000000100000000000
000000000000000001100110000000001011000000000000100000
000000000000000000000000000001001001010110100100000000
000000000000000000000000000000011101000000010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000110010000000000000000000000000000
000000000000001101000011100000000000000000000000000000
111000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000010000000000000
010000000000000000000000000001000000000000000000000000
000000000000000000000110000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011111010000000000000000
000000000000000000000000000000011000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000010000000000000
000000000000000000000100001001000000000000000000000000

.logic_tile 9 9
000000000000000000000110010101000000000000001000000000
000000000000000000000011110000100000000000000000001000
111000000000001000000000010101100000000000001000000000
000000000000000001000010000000001111000000000000000000
010000000000000000000000010011101001001100111000000000
010000001110000000000010100000001100110011000000000000
000000000000000101000000000001101000001100110000000000
000000000000000000000000001111000000110011000000000000
000000000000000000000000010000011100000010000000000000
000000000000000000000010000000010000000000000000000000
000000000000000001100110000001100000000010000000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000000000000000000000010000100000000
000000000000000000000010000000001101000000000000100010
000000000000000000000000000000000000000010000100000000
000000000000000000000000001001000000000000000000100000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000010010000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000111000000000010000000000000
000000000000000000000000000000100000000000000001000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000100000000
000000000000000000000000001011000000000000000000000000

.ramt_tile 3 10
000000000000000000000000001000000000100010
000000010000000000000000001111000000000001
111000000000000000000110101000000000000000
000000010000000011000000001001000000000000
010000000000000000000111100000000000000001
110000000000000000000100001011000000010001
000000000000000000000000000000000000000000
000000000000000000000000001011000000000000
000000000001000000000110011000000000000000
000000000000000000000110010011000000110001
000000000000001000000000000000000000000000
000000000000001001000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000100001
010000000000000000000110000000000000000000
010000000000000000000100000000000000000000

.logic_tile 4 10
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000010000000000001
000000000000000000000000000000101010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000011010000100000000000000
000000000000000000100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000110000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000010000100100000
000000000000000000000000000000001001000000000001000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000000000000000101100001000000001000000000
000000000000000000000000000000101011000000000000000000
110000000000000000000110000101101001001100110000000000
110000000000000000000000000000101100110011000000000000
000000000000000000000110010000000001001100110000000000
000000000000000000000110001011001011110011000000000000
000000000000010000000110100011100000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000001001100000000000000000000010000100000000
000000000000000001000000000000001111000000000000100010
000000000000000000000011110000000000000010000000100110
000000000000000000000010000000000000000000000011100110
000000000000000000000000000000001010000010000100000000
000000000000000000000000000000010000000000000000000010

.logic_tile 8 10
000000000000000000000000010011100000000010000100100001
000000000000000000000011010000100000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000110100101100000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000001100110000000000
000000000000000000000000001101100000110011000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000010000000000001
000000000000000000100000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000010000000000010
000001110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001010000010000000000000
001000000000000000000011010000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000001010100000001
000001010100000010
000000001100110000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 5
faaaaabfabfaaaaafffafffffffffffffd55555fffd5400ba015000f55500aa9
ffaaffffffffffffffff57fffffdeaafaaafaaaaffeaaaaaffeaaaaaafead5aa
ffffffffffffaaafeaafaaaabeaaaaaaffaaaaaaafeafeaafaaaaabfabeaaaaa
aaaebeaabeaabeaaffaaafffabeabeaaeaaaaabfebeaabfffeaaffffffffffff
ffaabfffabaabaaaeaaaaabfffaabffffaaaffffffffffffffffffffffffaabf
eaaaaaafffaafffffaaaffffffffffffffffffffffffaaffaaaaffeabaaaffaa
faabffffffffffffffffffffffffabffaeaaffeaeaafaaaafeaaaaababaabaaa
ffffffffffffafffaeaaffeaeaafaaaafeaaaaababaaaaaaaaaaeaaffeaaffff
afaaffeaeaafaaaafeaaaaafabaaaaaaaaaaaaafaaaafaaafaabffffffffffff
feaaaaafaaaaaabaaaeaaaaaaaaaeaaafaabffffffffffffffffffffffffafff
aaeaaaaabaaaeaaafaabffffffffffffffffffffffffffffafaaffeaaaafaaaa
faaaffffffffffffffffffffffffffffbeaaffaaaaafffaafeaaffffaaaaaaba
fffffffffffffffffeaafeaabaabfeaafeabffffaaaaaafeabeafaaaaaafbfaa
feaaaaaafaaaaaaafaaaaaafaaaaabfeabfafaaaaabfaaaafeaaffffffffffff
faaaaaafaaaaabfeaffafaaaaabfaaaaffaaffffffffffffffffffffffffffff
affafaaaaaffaaaafffafffffffffffffffffffffffffffffeaaaaabfeaaaaaa

.ram_data 10 1
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffff7ffffd55ffffffffffffffff
7fd555555fd5ffd5fd57557f57f55555ffffffffffffffffffffffffffffffff

.ram_data 3 1
5555555555555555555555555555555555555555555555555555555555555555
5555555555555555555555555555555555555555555555555555555555555555
5555555555555555555555555555555555555555555555555555555555555555
5555555555555555555555555555555555555555555555555555555555555555
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0010004544450005055005500011055005500011055005500011055005500011
0015000400150100001500400054001500555454405114444051000000515011
0015000400150055001500400051004401000010004000000514041100550041
0000440000000001000015400011400001000010004100000511041100550041
0000000000000000000000000000000000000000000000001100144100000144
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffabffffffffffffffffffffffffffffffffffffffffff
ffffaefffffefeafffffffffeaffffffaeafaafeffffffffffffffffffffffff
ffffffffaabffffeaeafaabeffffffffffffffffffffffffffffffffffffffff
aeaeaabeffffffffffffffffffffffffffffffffffffffffffffaafffffefeaf
ffffffffffffffffffffffffffffffffffffbaffaaaeaaafaabeaaeaaabaaaaa
ffffffffffffffffffffabffafabaeaebeaafaaaeaeaabeaaeaeabaaffffffff
ffffffffafabbeaefeaaaaaaeaeaafeaaeaeabeaffffffffffffffffffffffff
feaafaaaeaeaafeaaeaeabfaffffffffffffffffffffffffffffffffffffffff
aeaeabfaffffffffffffffffffffffffffffffffffffffffffffffffafabbeae
ffffffffffffffffffffffffffffffffffffffffaaafaaaffeaeaaeaeafaafea
fffffffffffffffffffffffffffffffffffffffffffffffeffffffffffffffff

.ram_data 3 9
0514054455505401540050115010500550045001500045104505450445010101
0000000000000000000000000000000000000000000004500445044404410401
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 $PACKER_GND_NET_$glb_clk
.sym 4 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087_$glb_ce
.sym 6 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 8 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967_$glb_ce
.sym 39 delay[5]
.sym 40 $abc$24351$new_n362_
.sym 41 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 43 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.sym 44 delay[2]
.sym 49 $abc$24351$add$demo.v:342$6783_Y[2]
.sym 50 $abc$24351$add$demo.v:342$6783_Y[3]
.sym 51 $abc$24351$add$demo.v:342$6783_Y[4]
.sym 52 $abc$24351$add$demo.v:342$6783_Y[5]
.sym 53 $abc$24351$add$demo.v:342$6783_Y[6]
.sym 54 $abc$24351$add$demo.v:342$6783_Y[7]
.sym 78 $PACKER_GND_NET
.sym 80 delay[0]
.sym 86 delay[2]
.sym 106 $abc$24351$new_n524_
.sym 126 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 177 $abc$24351$add$demo.v:342$6783_Y[8]
.sym 178 $abc$24351$add$demo.v:342$6783_Y[9]
.sym 179 $abc$24351$add$demo.v:342$6783_Y[10]
.sym 180 $abc$24351$add$demo.v:342$6783_Y[11]
.sym 181 $abc$24351$add$demo.v:342$6783_Y[12]
.sym 182 $abc$24351$add$demo.v:342$6783_Y[13]
.sym 183 $abc$24351$add$demo.v:342$6783_Y[14]
.sym 184 $abc$24351$add$demo.v:342$6783_Y[15]
.sym 291 delay[9]
.sym 292 delay[15]
.sym 293 delay[11]
.sym 294 delay[13]
.sym 295 delay[10]
.sym 296 delay[6]
.sym 297 delay[12]
.sym 367 delay[4]
.sym 405 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9917_new_inv_
.sym 407 $abc$24351$new_n440_
.sym 408 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12063
.sym 410 $abc$24351$auto$ice40_ffinit.cc:141:execute$24289
.sym 412 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_
.sym 446 delay[0]
.sym 520 params_left[1]
.sym 521 $abc$24351$new_n355_
.sym 522 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 523 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_
.sym 524 $abc$24351$new_n398_
.sym 525 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931
.sym 526 $abc$24351$new_n393_
.sym 633 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11069[2]_new_
.sym 634 $abc$24351$new_n517_
.sym 635 $abc$24351$procmux$6886.B_AND_S[15]_new_inv_
.sym 636 state[4]
.sym 637 $abc$24351$new_n486_
.sym 638 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_
.sym 639 state[5]
.sym 640 $abc$24351$new_n364_
.sym 641 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 746 $abc$24351$new_n510_
.sym 747 $abc$24351$procmux$7676.B_AND_S[38]_new_
.sym 748 $abc$24351$auto$ice40_ffinit.cc:141:execute$24301
.sym 749 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12081
.sym 750 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9887_new_inv_
.sym 751 $abc$24351$new_n516_
.sym 752 DC$SB_IO_OUT
.sym 753 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 821 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.sym 825 $abc$24351$procmux$7730_Y[1]_new_inv_
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 850 DC$SB_IO_OUT
.sym 856 CLK$SB_IO_IN
.sym 860 cb_valid
.sym 862 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 863 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.sym 865 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 867 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087
.sym 890 pb_rd_addr[6]
.sym 913 CLK$SB_IO_IN
.sym 914 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 915 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 944 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087
.sym 965 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087
.sym 977 $0\scl[0:0]
.sym 979 SCL$SB_IO_OUT
.sym 985 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 1009 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.sym 1053 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 1117 $PACKER_VCC_NET
.sym 1145 SCL$SB_IO_OUT
.sym 1169 SCL$SB_IO_OUT
.sym 1204 RST$SB_IO_OUT
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1416 RST$SB_IO_OUT
.sym 1419 SCL$SB_IO_OUT
.sym 1903 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931
.sym 1953 delay[13]
.sym 1954 delay[0]
.sym 1957 delay[6]
.sym 1969 delay[5]
.sym 1973 delay[0]
.sym 1974 $abc$24351$add$demo.v:342$6783_Y[5]
.sym 1979 $abc$24351$add$demo.v:342$6783_Y[2]
.sym 1988 delay[13]
.sym 1989 $abc$24351$new_n524_
.sym 1992 delay[6]
.sym 1993 delay[5]
.sym 1996 delay[1]
.sym 2004 $abc$24351$new_n524_
.sym 2005 $abc$24351$add$demo.v:342$6783_Y[5]
.sym 2008 delay[6]
.sym 2009 delay[0]
.sym 2010 delay[5]
.sym 2011 delay[1]
.sym 2017 delay[13]
.sym 2028 delay[5]
.sym 2032 $abc$24351$add$demo.v:342$6783_Y[2]
.sym 2035 $abc$24351$new_n524_
.sym 2048 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967_$glb_ce
.sym 2049 CLK$SB_IO_IN_$glb_clk
.sym 2070 $abc$24351$auto$alumacc.cc:491:replace_alu$7904[15]
.sym 2077 delay[2]
.sym 2085 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.sym 2086 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.sym 2095 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 2101 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 2106 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.sym 2107 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.sym 2110 $abc$24351$new_n362_
.sym 2111 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.sym 2114 delay[5]
.sym 2125 delay[1]
.sym 2128 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.sym 2143 $abc$24351$add$demo.v:342$6783_Y[6]
.sym 2152 delay[5]
.sym 2158 delay[1]
.sym 2165 delay[2]
.sym 2169 delay[7]
.sym 2174 delay[3]
.sym 2177 delay[0]
.sym 2178 delay[6]
.sym 2183 delay[4]
.sym 2184 $nextpnr_ICESTORM_LC_10$O
.sym 2187 delay[0]
.sym 2190 $auto$alumacc.cc:474:replace_alu$7915.C[2]
.sym 2192 delay[1]
.sym 2196 $auto$alumacc.cc:474:replace_alu$7915.C[3]
.sym 2199 delay[2]
.sym 2200 $auto$alumacc.cc:474:replace_alu$7915.C[2]
.sym 2202 $auto$alumacc.cc:474:replace_alu$7915.C[4]
.sym 2204 delay[3]
.sym 2206 $auto$alumacc.cc:474:replace_alu$7915.C[3]
.sym 2208 $auto$alumacc.cc:474:replace_alu$7915.C[5]
.sym 2211 delay[4]
.sym 2212 $auto$alumacc.cc:474:replace_alu$7915.C[4]
.sym 2214 $auto$alumacc.cc:474:replace_alu$7915.C[6]
.sym 2216 delay[5]
.sym 2218 $auto$alumacc.cc:474:replace_alu$7915.C[5]
.sym 2220 $auto$alumacc.cc:474:replace_alu$7915.C[7]
.sym 2222 delay[6]
.sym 2224 $auto$alumacc.cc:474:replace_alu$7915.C[6]
.sym 2226 $auto$alumacc.cc:474:replace_alu$7915.C[8]
.sym 2229 delay[7]
.sym 2230 $auto$alumacc.cc:474:replace_alu$7915.C[7]
.sym 2234 delay[14]
.sym 2235 delay[7]
.sym 2236 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.sym 2237 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.sym 2238 $abc$24351$new_n483_
.sym 2239 delay[8]
.sym 2240 delay[3]
.sym 2241 delay[4]
.sym 2248 b4_rd_en
.sym 2249 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.sym 2252 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.sym 2260 $abc$24351$new_n524_
.sym 2264 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 2265 $abc$24351$new_n362_
.sym 2268 $abc$24351$auto$alumacc.cc:491:replace_alu$7904[15]
.sym 2282 $auto$alumacc.cc:474:replace_alu$7915.C[8]
.sym 2287 delay[9]
.sym 2288 delay[15]
.sym 2289 delay[11]
.sym 2293 delay[12]
.sym 2298 delay[13]
.sym 2299 delay[10]
.sym 2311 delay[14]
.sym 2316 delay[8]
.sym 2319 $auto$alumacc.cc:474:replace_alu$7915.C[9]
.sym 2322 delay[8]
.sym 2323 $auto$alumacc.cc:474:replace_alu$7915.C[8]
.sym 2325 $auto$alumacc.cc:474:replace_alu$7915.C[10]
.sym 2327 delay[9]
.sym 2329 $auto$alumacc.cc:474:replace_alu$7915.C[9]
.sym 2331 $auto$alumacc.cc:474:replace_alu$7915.C[11]
.sym 2333 delay[10]
.sym 2335 $auto$alumacc.cc:474:replace_alu$7915.C[10]
.sym 2337 $auto$alumacc.cc:474:replace_alu$7915.C[12]
.sym 2339 delay[11]
.sym 2341 $auto$alumacc.cc:474:replace_alu$7915.C[11]
.sym 2343 $auto$alumacc.cc:474:replace_alu$7915.C[13]
.sym 2346 delay[12]
.sym 2347 $auto$alumacc.cc:474:replace_alu$7915.C[12]
.sym 2349 $auto$alumacc.cc:474:replace_alu$7915.C[14]
.sym 2351 delay[13]
.sym 2353 $auto$alumacc.cc:474:replace_alu$7915.C[13]
.sym 2355 $auto$alumacc.cc:474:replace_alu$7915.C[15]
.sym 2357 delay[14]
.sym 2359 $auto$alumacc.cc:474:replace_alu$7915.C[14]
.sym 2364 delay[15]
.sym 2365 $auto$alumacc.cc:474:replace_alu$7915.C[15]
.sym 2369 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9499[0]_new_
.sym 2370 $abc$24351$auto$rtlil.cc:1835:ReduceAnd$7906_new_
.sym 2371 $abc$24351$new_n481_
.sym 2372 delay[1]
.sym 2373 $abc$24351$new_n361_
.sym 2374 $abc$24351$new_n360_
.sym 2375 $abc$24351$new_n482_
.sym 2376 $abc$24351$new_n524_
.sym 2382 delay[3]
.sym 2384 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.sym 2395 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 2405 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931
.sym 2423 $abc$24351$add$demo.v:342$6783_Y[9]
.sym 2426 $abc$24351$add$demo.v:342$6783_Y[12]
.sym 2432 $abc$24351$add$demo.v:342$6783_Y[10]
.sym 2433 $abc$24351$add$demo.v:342$6783_Y[11]
.sym 2434 $abc$24351$add$demo.v:342$6783_Y[6]
.sym 2435 $abc$24351$add$demo.v:342$6783_Y[13]
.sym 2437 $abc$24351$add$demo.v:342$6783_Y[15]
.sym 2445 $abc$24351$new_n524_
.sym 2456 $abc$24351$add$demo.v:342$6783_Y[9]
.sym 2458 $abc$24351$new_n524_
.sym 2461 $abc$24351$new_n524_
.sym 2464 $abc$24351$add$demo.v:342$6783_Y[15]
.sym 2468 $abc$24351$new_n524_
.sym 2469 $abc$24351$add$demo.v:342$6783_Y[11]
.sym 2475 $abc$24351$new_n524_
.sym 2476 $abc$24351$add$demo.v:342$6783_Y[13]
.sym 2480 $abc$24351$new_n524_
.sym 2482 $abc$24351$add$demo.v:342$6783_Y[10]
.sym 2485 $abc$24351$add$demo.v:342$6783_Y[6]
.sym 2487 $abc$24351$new_n524_
.sym 2491 $abc$24351$add$demo.v:342$6783_Y[12]
.sym 2492 $abc$24351$new_n524_
.sym 2501 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967_$glb_ce
.sym 2502 CLK$SB_IO_IN_$glb_clk
.sym 2504 $abc$24351$procmux$7676.B_AND_S[61]_new_
.sym 2505 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 2506 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_
.sym 2507 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 2508 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 2509 $abc$24351$procmux$7676.B_AND_S[2]_new_
.sym 2510 $abc$24351$new_n417_
.sym 2511 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 2516 delay[9]
.sym 2520 delay[15]
.sym 2521 $abc$24351$new_n524_
.sym 2522 delay[11]
.sym 2526 delay[10]
.sym 2527 delay[0]
.sym 2536 $abc$24351$auto$ice40_ffinit.cc:140:execute$24292
.sym 2537 state[1]
.sym 2538 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 2539 state[0]
.sym 2542 $PACKER_GND_NET
.sym 2543 $abc$24351$new_n398_
.sym 2546 $abc$24351$auto$ice40_ffinit.cc:141:execute$24289
.sym 2557 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 2558 state[0]
.sym 2559 $abc$24351$new_n355_
.sym 2560 state[1]
.sym 2562 $abc$24351$new_n398_
.sym 2568 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12063
.sym 2569 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_
.sym 2572 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 2573 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9917_new_inv_
.sym 2578 $abc$24351$auto$ice40_ffinit.cc:141:execute$24289
.sym 2583 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_
.sym 2588 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_
.sym 2592 $abc$24351$new_n355_
.sym 2593 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_
.sym 2602 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 2604 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9917_new_inv_
.sym 2605 $abc$24351$new_n398_
.sym 2608 state[1]
.sym 2609 $abc$24351$new_n355_
.sym 2610 state[0]
.sym 2620 $abc$24351$auto$ice40_ffinit.cc:141:execute$24289
.sym 2621 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_
.sym 2622 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_
.sym 2623 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 2632 state[1]
.sym 2633 $abc$24351$new_n355_
.sym 2634 state[0]
.sym 2636 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12063
.sym 2637 CLK$SB_IO_IN_$glb_clk
.sym 2639 $abc$24351$new_n485_
.sym 2640 $abc$24351$procmux$6884_Y[1]_new_inv_
.sym 2641 $abc$24351$auto$ice40_ffinit.cc:140:execute$24292
.sym 2642 $abc$24351$new_n477_
.sym 2643 $abc$24351$new_n753_
.sym 2644 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 2645 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967
.sym 2646 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11086[5]_new_
.sym 2652 $abc$24351$new_n417_
.sym 2659 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_
.sym 2661 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 2664 $abc$24351$auto$rtlil.cc:1863:Or$7881_new_inv_
.sym 2665 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[4]_new_
.sym 2667 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 2670 $abc$24351$auto$rtlil.cc:1863:Or$7881_new_inv_
.sym 2671 $abc$24351$new_n417_
.sym 2673 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 2674 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14394
.sym 2677 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 2682 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.sym 2694 $abc$24351$procmux$6886.B_AND_S[15]_new_inv_
.sym 2696 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_
.sym 2697 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_
.sym 2702 $abc$24351$new_n440_
.sym 2707 $abc$24351$new_n393_
.sym 2709 $abc$24351$procmux$6884_Y[1]_new_inv_
.sym 2711 state[2]
.sym 2713 state[0]
.sym 2714 state[3]
.sym 2715 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 2720 state[1]
.sym 2722 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967
.sym 2731 $abc$24351$procmux$6884_Y[1]_new_inv_
.sym 2732 $abc$24351$procmux$6886.B_AND_S[15]_new_inv_
.sym 2733 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 2738 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_
.sym 2739 state[3]
.sym 2740 state[2]
.sym 2743 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_
.sym 2744 state[3]
.sym 2745 state[2]
.sym 2746 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_
.sym 2750 state[0]
.sym 2752 state[1]
.sym 2755 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_
.sym 2757 state[2]
.sym 2758 state[3]
.sym 2762 $abc$24351$new_n440_
.sym 2763 $abc$24351$new_n393_
.sym 2764 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967
.sym 2767 state[2]
.sym 2769 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_
.sym 2770 state[3]
.sym 2771 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087_$glb_ce
.sym 2772 CLK$SB_IO_IN_$glb_clk
.sym 2774 $abc$24351$new_n754_
.sym 2775 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12069
.sym 2776 $abc$24351$new_n492_
.sym 2777 state[2]
.sym 2778 state[1]
.sym 2779 state[0]
.sym 2780 state[3]
.sym 2781 $abc$24351$new_n564_
.sym 2790 params_left[1]
.sym 2791 params_left[0]
.sym 2801 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 2804 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 2808 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 2809 $abc$24351$new_n393_
.sym 2820 $abc$24351$new_n364_
.sym 2830 state[4]
.sym 2832 $abc$24351$new_n398_
.sym 2836 params_left[1]
.sym 2838 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 2839 $0\scl[0:0]
.sym 2841 $PACKER_GND_NET
.sym 2843 $abc$24351$new_n586_
.sym 2846 state[2]
.sym 2849 state[5]
.sym 2854 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931
.sym 2855 state[1]
.sym 2856 state[0]
.sym 2857 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.sym 2858 $abc$24351$new_n364_
.sym 2861 state[1]
.sym 2862 state[0]
.sym 2863 $abc$24351$new_n398_
.sym 2866 $abc$24351$new_n398_
.sym 2867 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 2868 state[1]
.sym 2869 state[0]
.sym 2872 params_left[1]
.sym 2873 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.sym 2874 $abc$24351$new_n586_
.sym 2878 $PACKER_GND_NET
.sym 2885 $0\scl[0:0]
.sym 2886 $abc$24351$new_n364_
.sym 2887 state[2]
.sym 2890 state[4]
.sym 2891 state[5]
.sym 2897 $PACKER_GND_NET
.sym 2902 state[1]
.sym 2903 state[5]
.sym 2904 state[4]
.sym 2905 state[0]
.sym 2906 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931
.sym 2907 CLK$SB_IO_IN_$glb_clk
.sym 2909 $abc$24351$new_n586_
.sym 2910 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 2911 $abc$24351$new_n507_
.sym 2912 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[4]_new_
.sym 2913 cb_rd_en
.sym 2914 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[3]_new_inv_
.sym 2915 $abc$24351$new_n509_
.sym 2916 $abc$24351$new_n515_
.sym 2926 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 2927 $0\scl[0:0]
.sym 2930 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931
.sym 2934 cb_rd_en
.sym 2935 state[2]
.sym 2938 $PACKER_VCC_NET
.sym 2939 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 2940 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 2941 state[3]
.sym 2942 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 2955 $0\scl[0:0]
.sym 2962 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11069[2]_new_
.sym 2963 $abc$24351$new_n517_
.sym 2967 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 2969 $abc$24351$new_n364_
.sym 2972 $abc$24351$new_n398_
.sym 2973 state[2]
.sym 2974 state[1]
.sym 2975 state[0]
.sym 2976 state[3]
.sym 2978 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 2979 $abc$24351$procmux$7676.B_AND_S[38]_new_
.sym 2980 $abc$24351$auto$ice40_ffinit.cc:141:execute$24301
.sym 2984 $0\scl[0:0]
.sym 2988 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 2989 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12081
.sym 2990 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9887_new_inv_
.sym 2993 $abc$24351$new_n393_
.sym 2996 state[1]
.sym 2997 $0\scl[0:0]
.sym 2998 $abc$24351$new_n398_
.sym 3002 $0\scl[0:0]
.sym 3003 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9887_new_inv_
.sym 3007 $abc$24351$auto$ice40_ffinit.cc:141:execute$24301
.sym 3008 $abc$24351$procmux$7676.B_AND_S[38]_new_
.sym 3009 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 3010 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 3013 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9887_new_inv_
.sym 3015 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 3016 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 3019 state[0]
.sym 3021 $abc$24351$new_n393_
.sym 3022 state[1]
.sym 3025 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9887_new_inv_
.sym 3026 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11069[2]_new_
.sym 3027 $abc$24351$new_n517_
.sym 3028 $0\scl[0:0]
.sym 3034 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 3037 state[3]
.sym 3039 $abc$24351$new_n364_
.sym 3040 state[2]
.sym 3041 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12081
.sym 3042 CLK$SB_IO_IN_$glb_clk
.sym 3046 cb_rd_addr[2]
.sym 3047 cb_rd_addr[3]
.sym 3048 cb_rd_addr[4]
.sym 3049 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14394
.sym 3050 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14446
.sym 3051 cb_rd_addr[0]
.sym 3053 $abc$24351$procmux$7730_Y[3]_new_inv_
.sym 3057 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 3058 $PACKER_GND_NET
.sym 3061 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7845_new_inv_
.sym 3062 $abc$24351$auto$ice40_ffinit.cc:141:execute$24301
.sym 3063 $abc$24351$new_n458_
.sym 3080 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 3091 $abc$24351$auto$ice40_ffinit.cc:141:execute$24289
.sym 3097 cb_valid
.sym 3101 cb_rd_en
.sym 3103 $abc$24351$new_n364_
.sym 3119 state[2]
.sym 3121 cb_valid
.sym 3125 state[3]
.sym 3128 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087
.sym 3132 cb_rd_en
.sym 3142 cb_valid
.sym 3144 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087
.sym 3145 state[3]
.sym 3148 state[3]
.sym 3149 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087
.sym 3150 cb_valid
.sym 3161 $abc$24351$new_n364_
.sym 3162 state[3]
.sym 3163 state[2]
.sym 3173 state[2]
.sym 3175 $abc$24351$new_n364_
.sym 3177 CLK$SB_IO_IN_$glb_clk
.sym 3186 cb_rd_addr[1]
.sym 3191 cb_data_out[2]
.sym 3193 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 3197 cb_data_out[3]
.sym 3204 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 3209 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14394
.sym 3253 SCL$SB_IO_OUT
.sym 3259 $0\scl[0:0]
.sym 3283 SCL$SB_IO_OUT
.sym 3296 $0\scl[0:0]
.sym 3312 CLK$SB_IO_IN_$glb_clk
.sym 3326 cb_data_out[6]
.sym 3336 cb_data_out[4]
.sym 3512 $abc$24351$auto$ice40_ffinit.cc:141:execute$24289
.sym 3550 $abc$24351$auto$ice40_ffinit.cc:141:execute$24289
.sym 4237 b4_data_out[0]
.sym 4239 b4_data_out[1]
.sym 4241 b4_data_out[2]
.sym 4243 b4_data_out[3]
.sym 4252 $abc$24351$auto$ice40_ffinit.cc:140:execute$24292
.sym 4255 $abc$24351$procmux$7676.B_AND_S[2]_new_
.sym 4279 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.sym 4281 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.sym 4283 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.sym 4287 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 4291 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.sym 4298 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.sym 4301 $PACKER_VCC_NET
.sym 4307 $PACKER_VCC_NET
.sym 4308 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.sym 4309 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.sym 4311 $nextpnr_ICESTORM_LC_2$O
.sym 4313 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 4317 $auto$alumacc.cc:474:replace_alu$7902.C[3]
.sym 4319 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.sym 4323 $auto$alumacc.cc:474:replace_alu$7902.C[4]
.sym 4325 $PACKER_VCC_NET
.sym 4326 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.sym 4329 $auto$alumacc.cc:474:replace_alu$7902.C[5]
.sym 4332 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.sym 4335 $auto$alumacc.cc:474:replace_alu$7902.C[6]
.sym 4338 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.sym 4341 $auto$alumacc.cc:474:replace_alu$7902.C[7]
.sym 4344 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.sym 4347 $auto$alumacc.cc:474:replace_alu$7902.C[8]
.sym 4350 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.sym 4353 $auto$alumacc.cc:474:replace_alu$7902.C[9]
.sym 4355 $PACKER_VCC_NET
.sym 4356 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.sym 4365 b4_data_out[4]
.sym 4367 b4_data_out[5]
.sym 4369 b4_data_out[6]
.sym 4371 b4_data_out[7]
.sym 4377 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.sym 4381 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.sym 4385 $PACKER_GND_NET
.sym 4395 $PACKER_VCC_NET
.sym 4402 $PACKER_VCC_NET
.sym 4403 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.sym 4413 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12069
.sym 4415 $PACKER_VCC_NET
.sym 4416 $PACKER_VCC_NET
.sym 4417 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.sym 4437 $auto$alumacc.cc:474:replace_alu$7902.C[9]
.sym 4443 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.sym 4452 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.sym 4453 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.sym 4456 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.sym 4457 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.sym 4468 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 4470 $PACKER_VCC_NET
.sym 4471 $PACKER_VCC_NET
.sym 4473 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.sym 4474 $auto$alumacc.cc:474:replace_alu$7902.C[10]
.sym 4477 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.sym 4480 $auto$alumacc.cc:474:replace_alu$7902.C[11]
.sym 4482 $PACKER_VCC_NET
.sym 4483 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.sym 4486 $auto$alumacc.cc:474:replace_alu$7902.C[12]
.sym 4488 $PACKER_VCC_NET
.sym 4489 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.sym 4492 $auto$alumacc.cc:474:replace_alu$7902.C[13]
.sym 4494 $PACKER_VCC_NET
.sym 4495 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.sym 4498 $auto$alumacc.cc:474:replace_alu$7902.C[14]
.sym 4500 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 4504 $auto$alumacc.cc:474:replace_alu$7902.C[15]
.sym 4506 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.sym 4507 $PACKER_VCC_NET
.sym 4510 $nextpnr_ICESTORM_LC_3$I3
.sym 4512 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.sym 4520 $nextpnr_ICESTORM_LC_3$I3
.sym 4524 b3_data_out[0]
.sym 4526 b3_data_out[1]
.sym 4528 b3_data_out[2]
.sym 4530 b3_data_out[3]
.sym 4539 b4_rd_addr[3]
.sym 4540 b4_rd_addr[2]
.sym 4541 b4_rd_addr[0]
.sym 4543 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 4546 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 4548 b4_rd_addr[5]
.sym 4552 delay[3]
.sym 4554 delay[2]
.sym 4555 b3_rd_en
.sym 4556 delay[14]
.sym 4558 b4_rd_addr[4]
.sym 4566 delay[5]
.sym 4570 delay[8]
.sym 4573 $abc$24351$add$demo.v:342$6783_Y[8]
.sym 4579 $abc$24351$add$demo.v:342$6783_Y[14]
.sym 4580 $abc$24351$new_n524_
.sym 4581 delay[9]
.sym 4584 $abc$24351$add$demo.v:342$6783_Y[3]
.sym 4588 $abc$24351$add$demo.v:342$6783_Y[7]
.sym 4593 $abc$24351$add$demo.v:342$6783_Y[4]
.sym 4594 delay[6]
.sym 4595 delay[12]
.sym 4599 $abc$24351$add$demo.v:342$6783_Y[14]
.sym 4600 $abc$24351$new_n524_
.sym 4606 $abc$24351$add$demo.v:342$6783_Y[7]
.sym 4607 $abc$24351$new_n524_
.sym 4611 delay[12]
.sym 4619 delay[6]
.sym 4622 delay[9]
.sym 4623 delay[5]
.sym 4624 delay[6]
.sym 4625 delay[8]
.sym 4628 $abc$24351$add$demo.v:342$6783_Y[8]
.sym 4631 $abc$24351$new_n524_
.sym 4634 $abc$24351$new_n524_
.sym 4637 $abc$24351$add$demo.v:342$6783_Y[3]
.sym 4642 $abc$24351$add$demo.v:342$6783_Y[4]
.sym 4643 $abc$24351$new_n524_
.sym 4644 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967_$glb_ce
.sym 4645 CLK$SB_IO_IN_$glb_clk
.sym 4647 b3_data_out[4]
.sym 4649 b3_data_out[5]
.sym 4651 b3_data_out[6]
.sym 4653 b3_data_out[7]
.sym 4658 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14446
.sym 4659 delay[14]
.sym 4660 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.sym 4661 delay[8]
.sym 4662 b4_fin
.sym 4663 delay[7]
.sym 4664 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.sym 4665 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.sym 4670 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.sym 4682 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 4688 $abc$24351$procmux$7676.B_AND_S[61]_new_
.sym 4690 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_
.sym 4691 $abc$24351$new_n362_
.sym 4692 delay[10]
.sym 4693 $abc$24351$procmux$7676.B_AND_S[2]_new_
.sym 4694 delay[3]
.sym 4695 delay[4]
.sym 4696 delay[9]
.sym 4697 delay[7]
.sym 4698 delay[11]
.sym 4699 delay[13]
.sym 4700 $abc$24351$new_n483_
.sym 4701 delay[8]
.sym 4702 delay[12]
.sym 4703 delay[15]
.sym 4705 delay[0]
.sym 4708 $abc$24351$new_n361_
.sym 4710 $abc$24351$new_n482_
.sym 4711 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_
.sym 4712 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9499[0]_new_
.sym 4714 delay[2]
.sym 4715 delay[1]
.sym 4716 delay[14]
.sym 4717 $abc$24351$new_n360_
.sym 4719 $abc$24351$new_n524_
.sym 4721 delay[15]
.sym 4722 delay[12]
.sym 4723 delay[13]
.sym 4724 delay[14]
.sym 4727 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9499[0]_new_
.sym 4728 $abc$24351$new_n360_
.sym 4729 $abc$24351$new_n362_
.sym 4730 $abc$24351$new_n361_
.sym 4733 $abc$24351$new_n482_
.sym 4734 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9499[0]_new_
.sym 4736 $abc$24351$new_n483_
.sym 4740 delay[1]
.sym 4741 delay[0]
.sym 4742 $abc$24351$new_n524_
.sym 4745 delay[3]
.sym 4746 delay[2]
.sym 4747 delay[8]
.sym 4748 delay[9]
.sym 4751 delay[4]
.sym 4752 delay[10]
.sym 4753 delay[11]
.sym 4754 delay[7]
.sym 4757 delay[10]
.sym 4758 delay[4]
.sym 4759 delay[7]
.sym 4760 delay[11]
.sym 4763 $abc$24351$procmux$7676.B_AND_S[2]_new_
.sym 4764 $abc$24351$procmux$7676.B_AND_S[61]_new_
.sym 4765 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_
.sym 4766 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_
.sym 4767 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967_$glb_ce
.sym 4768 CLK$SB_IO_IN_$glb_clk
.sym 4782 $abc$24351$auto$rtlil.cc:1863:Or$7881_new_inv_
.sym 4788 $abc$24351$new_n481_
.sym 4790 delay[1]
.sym 4792 b3_rd_addr[1]
.sym 4793 $abc$24351$new_n417_
.sym 4796 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12069
.sym 4801 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12069
.sym 4802 $abc$24351$procmux$7676.B_AND_S[61]_new_
.sym 4805 $abc$24351$new_n477_
.sym 4814 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_
.sym 4816 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 4818 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 4820 $abc$24351$auto$rtlil.cc:1835:ReduceAnd$7906_new_
.sym 4822 $abc$24351$auto$alumacc.cc:491:replace_alu$7904[15]
.sym 4829 state[0]
.sym 4830 $abc$24351$auto$rtlil.cc:1863:Or$7881_new_inv_
.sym 4831 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_
.sym 4835 state[1]
.sym 4837 $abc$24351$new_n355_
.sym 4838 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 4840 $abc$24351$new_n398_
.sym 4845 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 4847 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_
.sym 4851 $abc$24351$new_n398_
.sym 4853 state[0]
.sym 4856 $abc$24351$auto$alumacc.cc:491:replace_alu$7904[15]
.sym 4858 $abc$24351$auto$rtlil.cc:1835:ReduceAnd$7906_new_
.sym 4863 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_
.sym 4864 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 4865 $abc$24351$new_n398_
.sym 4868 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_
.sym 4870 $abc$24351$new_n398_
.sym 4875 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 4876 $abc$24351$auto$rtlil.cc:1863:Or$7881_new_inv_
.sym 4880 state[0]
.sym 4881 state[1]
.sym 4882 $abc$24351$new_n398_
.sym 4883 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 4886 $abc$24351$new_n355_
.sym 4888 state[1]
.sym 4889 state[0]
.sym 4909 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 4913 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 4914 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 4915 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 4919 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 4920 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 4921 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967
.sym 4922 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 4934 $abc$24351$new_n485_
.sym 4935 params_left[1]
.sym 4936 $abc$24351$new_n355_
.sym 4937 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 4938 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 4939 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_
.sym 4940 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 4941 $abc$24351$new_n393_
.sym 4942 $abc$24351$procmux$7676.B_AND_S[61]_new_
.sym 4943 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 4944 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_
.sym 4945 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 4946 state[1]
.sym 4947 state[0]
.sym 4948 params_left[0]
.sym 4949 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 4952 $abc$24351$auto$ice40_ffinit.cc:140:execute$24292
.sym 4956 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 4961 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12069
.sym 4962 $abc$24351$new_n486_
.sym 4965 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_
.sym 4967 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 4968 $abc$24351$new_n486_
.sym 4969 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 4970 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 4973 params_left[0]
.sym 4974 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 4975 params_left[1]
.sym 4976 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 4979 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 4982 state[1]
.sym 4985 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_
.sym 4986 $abc$24351$new_n485_
.sym 4987 $abc$24351$procmux$7676.B_AND_S[61]_new_
.sym 4988 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_
.sym 4991 $abc$24351$new_n355_
.sym 4992 $abc$24351$new_n393_
.sym 4993 state[0]
.sym 4994 state[1]
.sym 4998 $abc$24351$auto$ice40_ffinit.cc:140:execute$24292
.sym 5003 state[0]
.sym 5004 state[1]
.sym 5005 $abc$24351$new_n355_
.sym 5006 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 5011 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_
.sym 5012 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 5013 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12069
.sym 5014 CLK$SB_IO_IN_$glb_clk
.sym 5016 pb_data_out[0]
.sym 5018 pb_data_out[1]
.sym 5020 pb_data_out[2]
.sym 5022 pb_data_out[3]
.sym 5035 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_
.sym 5037 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 5038 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 5046 $abc$24351$new_n564_
.sym 5047 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 5057 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 5058 $abc$24351$auto$ice40_ffinit.cc:140:execute$24292
.sym 5059 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931
.sym 5060 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 5061 $abc$24351$new_n753_
.sym 5062 $abc$24351$auto$rtlil.cc:1863:Or$7881_new_inv_
.sym 5063 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 5064 $abc$24351$new_n515_
.sym 5065 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11069[2]_new_
.sym 5066 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 5067 $abc$24351$new_n507_
.sym 5068 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[4]_new_
.sym 5069 cb_rd_en
.sym 5070 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[3]_new_inv_
.sym 5071 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[4]_new_
.sym 5072 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11086[5]_new_
.sym 5073 $abc$24351$new_n754_
.sym 5074 $abc$24351$procmux$7676.B_AND_S[61]_new_
.sym 5075 $abc$24351$new_n477_
.sym 5076 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 5077 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 5078 state[0]
.sym 5080 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 5082 $abc$24351$procmux$7730_Y[1]_new_inv_
.sym 5083 $abc$24351$new_n492_
.sym 5084 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 5086 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.sym 5087 $abc$24351$procmux$7676.B_AND_S[2]_new_
.sym 5088 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 5090 $abc$24351$new_n753_
.sym 5091 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 5092 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.sym 5093 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11069[2]_new_
.sym 5096 $abc$24351$auto$ice40_ffinit.cc:140:execute$24292
.sym 5097 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[4]_new_
.sym 5098 state[0]
.sym 5099 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 5102 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 5103 $abc$24351$auto$rtlil.cc:1863:Or$7881_new_inv_
.sym 5104 $abc$24351$procmux$7730_Y[1]_new_inv_
.sym 5105 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 5108 $abc$24351$new_n507_
.sym 5109 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[3]_new_inv_
.sym 5110 $abc$24351$procmux$7676.B_AND_S[2]_new_
.sym 5111 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11086[5]_new_
.sym 5114 $abc$24351$new_n754_
.sym 5115 $abc$24351$procmux$7676.B_AND_S[61]_new_
.sym 5116 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 5117 $abc$24351$new_n492_
.sym 5121 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[3]_new_inv_
.sym 5122 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[4]_new_
.sym 5123 $abc$24351$new_n477_
.sym 5126 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 5127 $abc$24351$new_n515_
.sym 5128 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 5132 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 5133 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 5134 cb_rd_en
.sym 5135 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11086[5]_new_
.sym 5136 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931
.sym 5137 CLK$SB_IO_IN_$glb_clk
.sym 5139 pb_data_out[4]
.sym 5141 pb_data_out[5]
.sym 5143 pb_data_out[6]
.sym 5145 pb_data_out[7]
.sym 5151 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 5152 pb_data_out[3]
.sym 5154 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 5162 pb_data_out[1]
.sym 5163 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 5172 pb_rd_addr[1]
.sym 5180 $abc$24351$new_n458_
.sym 5181 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 5182 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14394
.sym 5183 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 5184 state[1]
.sym 5185 state[0]
.sym 5186 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.sym 5187 $abc$24351$new_n393_
.sym 5188 $abc$24351$new_n510_
.sym 5189 $abc$24351$procmux$7676.B_AND_S[38]_new_
.sym 5190 $abc$24351$procmux$7730_Y[3]_new_inv_
.sym 5191 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 5192 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 5193 $abc$24351$new_n516_
.sym 5194 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7845_new_inv_
.sym 5195 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 5196 $abc$24351$auto$ice40_ffinit.cc:140:execute$24292
.sym 5198 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 5199 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[4]_new_
.sym 5206 $abc$24351$new_n564_
.sym 5207 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.sym 5210 $abc$24351$new_n509_
.sym 5213 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 5214 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7845_new_inv_
.sym 5215 $abc$24351$new_n458_
.sym 5219 state[0]
.sym 5221 $abc$24351$new_n393_
.sym 5222 state[1]
.sym 5225 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 5226 $abc$24351$new_n509_
.sym 5227 $abc$24351$auto$ice40_ffinit.cc:140:execute$24292
.sym 5228 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[4]_new_
.sym 5233 $abc$24351$new_n393_
.sym 5234 state[1]
.sym 5237 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 5238 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 5239 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.sym 5240 $abc$24351$new_n564_
.sym 5243 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 5244 $abc$24351$procmux$7676.B_AND_S[38]_new_
.sym 5245 $abc$24351$procmux$7730_Y[3]_new_inv_
.sym 5249 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 5250 $abc$24351$new_n510_
.sym 5251 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.sym 5252 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 5255 $abc$24351$procmux$7730_Y[3]_new_inv_
.sym 5257 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 5258 $abc$24351$new_n516_
.sym 5259 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14394
.sym 5260 CLK$SB_IO_IN_$glb_clk
.sym 5262 cb_data_out[0]
.sym 5264 cb_data_out[1]
.sym 5266 cb_data_out[2]
.sym 5268 cb_data_out[3]
.sym 5274 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 5275 pb_data_out[7]
.sym 5278 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 5279 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[4]_new_
.sym 5281 pb_data_out[4]
.sym 5282 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.sym 5304 $PACKER_VCC_NET
.sym 5305 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 5306 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 5307 cb_rd_addr[4]
.sym 5310 cb_rd_addr[1]
.sym 5318 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087
.sym 5321 cb_rd_addr[2]
.sym 5330 cb_rd_addr[3]
.sym 5334 cb_rd_addr[0]
.sym 5335 $nextpnr_ICESTORM_LC_11$O
.sym 5338 cb_rd_addr[0]
.sym 5341 $auto$alumacc.cc:474:replace_alu$7918.C[2]
.sym 5344 cb_rd_addr[1]
.sym 5347 $auto$alumacc.cc:474:replace_alu$7918.C[3]
.sym 5350 cb_rd_addr[2]
.sym 5351 $auto$alumacc.cc:474:replace_alu$7918.C[2]
.sym 5353 $auto$alumacc.cc:474:replace_alu$7918.C[4]
.sym 5355 cb_rd_addr[3]
.sym 5357 $auto$alumacc.cc:474:replace_alu$7918.C[3]
.sym 5362 cb_rd_addr[4]
.sym 5363 $auto$alumacc.cc:474:replace_alu$7918.C[4]
.sym 5368 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 5369 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087
.sym 5372 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 5374 cb_rd_addr[0]
.sym 5380 $PACKER_VCC_NET
.sym 5381 cb_rd_addr[0]
.sym 5382 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 5383 CLK$SB_IO_IN_$glb_clk
.sym 5385 cb_data_out[4]
.sym 5387 cb_data_out[5]
.sym 5389 cb_data_out[6]
.sym 5391 cb_data_out[7]
.sym 5398 cb_data_out[3]
.sym 5408 cb_data_out[1]
.sym 5449 cb_rd_addr[1]
.sym 5453 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14446
.sym 5501 cb_rd_addr[1]
.sym 5505 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14446
.sym 5506 CLK$SB_IO_IN_$glb_clk
.sym 5521 cb_data_out[7]
.sym 5526 $PACKER_VCC_NET
.sym 5528 cb_rd_en
.sym 5531 cb_data_out[5]
.sym 6346 $abc$24351$new_n659_
.sym 6348 $abc$24351$new_n662_
.sym 6349 $abc$24351$new_n663_
.sym 6350 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.sym 6351 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.sym 6352 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.sym 6353 $abc$24351$new_n660_
.sym 6397 $PACKER_GND_NET
.sym 6415 $PACKER_VCC_NET
.sym 6449 $PACKER_GND_NET_$glb_clk
.sym 6450 $PACKER_GND_NET
.sym 6459 $PACKER_VCC_NET
.sym 6466 delay[3]
.sym 6471 b4_rd_addr[4]
.sym 6473 b4_rd_addr[5]
.sym 6482 $abc$24351$new_n660_
.sym 6489 $abc$24351$new_n662_
.sym 6490 $PACKER_VCC_NET
.sym 6491 $abc$24351$new_n663_
.sym 6496 $PACKER_GND_NET
.sym 6500 delay[4]
.sym 6534 b4_rd_addr[0]
.sym 6538 b4_rd_addr[1]
.sym 6541 $PACKER_VCC_NET
.sym 6542 b4_rd_addr[3]
.sym 6543 b4_rd_addr[2]
.sym 6546 b4_rd_en
.sym 6550 b4_rd_addr[4]
.sym 6556 b4_rd_addr[5]
.sym 6576 b4_rd_addr[0]
.sym 6577 b4_rd_addr[1]
.sym 6579 b4_rd_addr[2]
.sym 6580 b4_rd_addr[3]
.sym 6581 b4_rd_addr[4]
.sym 6582 b4_rd_addr[5]
.sym 6587 CLK$SB_IO_IN_$glb_clk
.sym 6588 b4_rd_en
.sym 6589 $PACKER_VCC_NET
.sym 6604 $PACKER_VCC_NET
.sym 6606 b4_rd_addr[1]
.sym 6607 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.sym 6608 $PACKER_VCC_NET
.sym 6614 delay[0]
.sym 6615 b3_rd_addr[3]
.sym 6617 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 6621 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 6634 $PACKER_VCC_NET
.sym 6641 $PACKER_GND_NET
.sym 6662 $abc$24351$auto$alumacc.cc:491:replace_alu$7875[15]
.sym 6663 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.sym 6664 $abc$24351$new_n653_
.sym 6665 $abc$24351$new_n652_
.sym 6666 $abc$24351$auto$rtlil.cc:1863:Or$7881_new_inv_
.sym 6667 $abc$24351$new_n656_
.sym 6668 delay[0]
.sym 6669 $abc$24351$new_n655_
.sym 6689 $PACKER_GND_NET_$glb_clk
.sym 6690 $PACKER_GND_NET
.sym 6699 $PACKER_VCC_NET
.sym 6706 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.sym 6709 $PACKER_VCC_NET
.sym 6710 $PACKER_VCC_NET
.sym 6715 $PACKER_VCC_NET
.sym 6716 b3_rd_addr[2]
.sym 6720 $PACKER_VCC_NET
.sym 6732 b3_rd_addr[4]
.sym 6734 b3_rd_addr[8]
.sym 6735 b3_rd_addr[7]
.sym 6736 b3_rd_addr[6]
.sym 6737 b3_rd_addr[1]
.sym 6738 b3_rd_addr[0]
.sym 6739 b3_rd_addr[5]
.sym 6741 b3_rd_addr[2]
.sym 6743 b3_rd_en
.sym 6745 $PACKER_VCC_NET
.sym 6753 b3_rd_addr[3]
.sym 6766 $abc$24351$sub$demo.v:718$6836_Y[2]
.sym 6767 $abc$24351$sub$demo.v:718$6836_Y[3]
.sym 6768 $abc$24351$sub$demo.v:718$6836_Y[4]
.sym 6769 $abc$24351$sub$demo.v:718$6836_Y[5]
.sym 6770 $abc$24351$sub$demo.v:718$6836_Y[6]
.sym 6771 $abc$24351$sub$demo.v:718$6836_Y[7]
.sym 6780 b3_rd_addr[0]
.sym 6781 b3_rd_addr[1]
.sym 6783 b3_rd_addr[2]
.sym 6784 b3_rd_addr[3]
.sym 6785 b3_rd_addr[4]
.sym 6786 b3_rd_addr[5]
.sym 6787 b3_rd_addr[6]
.sym 6788 b3_rd_addr[7]
.sym 6789 b3_rd_addr[8]
.sym 6791 CLK$SB_IO_IN_$glb_clk
.sym 6792 b3_rd_en
.sym 6793 $PACKER_VCC_NET
.sym 6806 b3_rd_addr[4]
.sym 6807 delay[0]
.sym 6808 b3_rd_addr[8]
.sym 6809 b3_rd_addr[7]
.sym 6810 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14273
.sym 6811 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 6812 b3_rd_addr[6]
.sym 6814 b3_rd_addr[0]
.sym 6815 b3_rd_addr[5]
.sym 6866 $abc$24351$sub$demo.v:718$6836_Y[8]
.sym 6867 $abc$24351$sub$demo.v:718$6836_Y[9]
.sym 6868 $abc$24351$sub$demo.v:718$6836_Y[10]
.sym 6869 $abc$24351$sub$demo.v:718$6836_Y[11]
.sym 6870 $abc$24351$sub$demo.v:718$6836_Y[12]
.sym 6871 $abc$24351$sub$demo.v:718$6836_Y[13]
.sym 6872 params_left[10]
.sym 6873 $abc$24351$new_n502_
.sym 6909 b3_rd_en
.sym 6922 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 6927 $PACKER_GND_NET
.sym 6969 params_left[13]
.sym 6970 params_left[11]
.sym 6971 params_left[12]
.sym 6972 $abc$24351$new_n545_
.sym 6973 $abc$24351$new_n568_
.sym 6974 $abc$24351$new_n566_
.sym 6975 $abc$24351$new_n547_
.sym 7011 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 7012 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 7016 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 7022 pb_rd_addr[0]
.sym 7026 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.sym 7030 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 7031 pb_data_out[5]
.sym 7042 $PACKER_VCC_NET
.sym 7065 $PACKER_GND_NET
.sym 7070 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 7071 $abc$24351$new_n461_
.sym 7072 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8615[1]_new_inv_
.sym 7073 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8807[1]_new_inv_
.sym 7074 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8824_new_inv_
.sym 7075 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8164[1]_new_inv_
.sym 7076 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 7077 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.sym 7097 $PACKER_GND_NET_$glb_clk
.sym 7098 $PACKER_GND_NET
.sym 7107 $PACKER_VCC_NET
.sym 7108 pb_data_out[2]
.sym 7118 $PACKER_VCC_NET
.sym 7120 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 7122 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 7124 cb_data_out[4]
.sym 7127 $PACKER_VCC_NET
.sym 7128 cb_data_out[5]
.sym 7129 cb_data_out[0]
.sym 7132 cb_data_out[6]
.sym 7142 pb_rd_en
.sym 7143 pb_rd_addr[3]
.sym 7144 $PACKER_VCC_NET
.sym 7147 pb_rd_addr[5]
.sym 7149 pb_rd_addr[2]
.sym 7153 pb_rd_addr[4]
.sym 7155 pb_rd_addr[6]
.sym 7160 pb_rd_addr[0]
.sym 7164 pb_rd_addr[1]
.sym 7172 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8776_new_inv_
.sym 7173 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 7174 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 7175 $abc$24351$new_n450_
.sym 7176 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8663[1]_new_inv_
.sym 7177 $abc$24351$new_n749_
.sym 7178 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10237[1]_new_
.sym 7179 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8687[0]_new_inv_
.sym 7188 pb_rd_addr[0]
.sym 7189 pb_rd_addr[1]
.sym 7191 pb_rd_addr[2]
.sym 7192 pb_rd_addr[3]
.sym 7193 pb_rd_addr[4]
.sym 7194 pb_rd_addr[5]
.sym 7195 pb_rd_addr[6]
.sym 7199 CLK$SB_IO_IN_$glb_clk
.sym 7200 pb_rd_en
.sym 7201 $PACKER_VCC_NET
.sym 7214 data[1]
.sym 7215 pb_rd_addr[2]
.sym 7216 pb_rd_en
.sym 7217 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967
.sym 7219 pb_rd_addr[3]
.sym 7220 $PACKER_VCC_NET
.sym 7221 pb_rd_addr[4]
.sym 7223 pb_rd_addr[5]
.sym 7224 pb_data_out[6]
.sym 7226 cb_data_out[2]
.sym 7227 cb_data_out[7]
.sym 7230 cb_data_out[3]
.sym 7231 cb_data_out[4]
.sym 7236 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.sym 7255 $PACKER_VCC_NET
.sym 7269 $PACKER_GND_NET
.sym 7279 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7845_new_inv_
.sym 7301 $PACKER_GND_NET_$glb_clk
.sym 7302 $PACKER_GND_NET
.sym 7311 $PACKER_VCC_NET
.sym 7322 cb_data_out[1]
.sym 7323 $PACKER_VCC_NET
.sym 7324 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 7327 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.sym 7329 cb_data_out[1]
.sym 7335 $PACKER_GND_NET
.sym 7348 $PACKER_VCC_NET
.sym 7351 cb_rd_addr[1]
.sym 7355 cb_rd_en
.sym 7362 cb_rd_addr[2]
.sym 7363 cb_rd_addr[3]
.sym 7364 cb_rd_addr[4]
.sym 7375 cb_rd_addr[0]
.sym 7392 cb_rd_addr[0]
.sym 7393 cb_rd_addr[1]
.sym 7395 cb_rd_addr[2]
.sym 7396 cb_rd_addr[3]
.sym 7397 cb_rd_addr[4]
.sym 7403 CLK$SB_IO_IN_$glb_clk
.sym 7404 cb_rd_en
.sym 7405 $PACKER_VCC_NET
.sym 7423 pb_rd_addr[1]
.sym 7428 cb_data_out[6]
.sym 7431 cb_data_out[5]
.sym 8160 b4_data_out[0]
.sym 8162 b4_data_out[1]
.sym 8166 b4_data_out[3]
.sym 8168 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 8172 b4_data_out[2]
.sym 8175 delay[3]
.sym 8178 b4_data_out[5]
.sym 8182 b4_data_out[7]
.sym 8183 delay[2]
.sym 8184 b4_data_out[4]
.sym 8188 b4_data_out[6]
.sym 8190 delay[4]
.sym 8193 b4_data_out[3]
.sym 8194 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 8196 b4_data_out[2]
.sym 8205 b4_data_out[0]
.sym 8207 b4_data_out[1]
.sym 8208 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 8211 b4_data_out[4]
.sym 8212 b4_data_out[5]
.sym 8213 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 8217 delay[3]
.sym 8223 delay[2]
.sym 8230 delay[4]
.sym 8235 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 8236 b4_data_out[7]
.sym 8237 b4_data_out[6]
.sym 8258 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 8269 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$22178
.sym 8279 $abc$24351$new_n659_
.sym 8292 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.sym 8296 $auto$alumacc.cc:474:replace_alu$7873.C[1]
.sym 8302 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.sym 8303 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.sym 8306 delay[11]
.sym 8308 delay[9]
.sym 8323 $PACKER_VCC_NET
.sym 8329 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.sym 8331 $PACKER_VCC_NET
.sym 8333 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 8335 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.sym 8336 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.sym 8337 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.sym 8347 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.sym 8351 $auto$alumacc.cc:474:replace_alu$7873.C[1]
.sym 8352 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.sym 8355 $nextpnr_ICESTORM_LC_8$O
.sym 8357 $auto$alumacc.cc:474:replace_alu$7873.C[1]
.sym 8361 $auto$alumacc.cc:474:replace_alu$7873.C[2]
.sym 8364 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 8367 $auto$alumacc.cc:474:replace_alu$7873.C[3]
.sym 8370 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.sym 8373 $auto$alumacc.cc:474:replace_alu$7873.C[4]
.sym 8376 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.sym 8379 $auto$alumacc.cc:474:replace_alu$7873.C[5]
.sym 8381 $PACKER_VCC_NET
.sym 8382 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.sym 8385 $auto$alumacc.cc:474:replace_alu$7873.C[6]
.sym 8387 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.sym 8388 $PACKER_VCC_NET
.sym 8391 $auto$alumacc.cc:474:replace_alu$7873.C[7]
.sym 8393 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.sym 8394 $PACKER_VCC_NET
.sym 8397 $auto$alumacc.cc:474:replace_alu$7873.C[8]
.sym 8400 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.sym 8405 $abc$24351$auto$alumacc.cc:491:replace_alu$7891[15]
.sym 8406 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.sym 8407 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.sym 8408 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.sym 8409 $auto$alumacc.cc:474:replace_alu$7873.C[1]
.sym 8411 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.sym 8412 b4_fin
.sym 8418 b3_rd_addr[2]
.sym 8419 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 8422 $abc$24351$new_n662_
.sym 8424 $abc$24351$new_n663_
.sym 8428 $abc$24351$new_n660_
.sym 8429 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_
.sym 8438 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.sym 8440 delay[2]
.sym 8441 $auto$alumacc.cc:474:replace_alu$7873.C[8]
.sym 8450 $PACKER_VCC_NET
.sym 8455 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.sym 8460 $PACKER_VCC_NET
.sym 8463 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.sym 8464 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 8466 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.sym 8468 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.sym 8471 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.sym 8472 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.sym 8473 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.sym 8478 $auto$alumacc.cc:474:replace_alu$7873.C[9]
.sym 8480 $PACKER_VCC_NET
.sym 8481 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.sym 8484 $auto$alumacc.cc:474:replace_alu$7873.C[10]
.sym 8487 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.sym 8490 $auto$alumacc.cc:474:replace_alu$7873.C[11]
.sym 8493 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.sym 8496 $auto$alumacc.cc:474:replace_alu$7873.C[12]
.sym 8498 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.sym 8502 $auto$alumacc.cc:474:replace_alu$7873.C[13]
.sym 8504 $PACKER_VCC_NET
.sym 8505 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.sym 8508 $auto$alumacc.cc:474:replace_alu$7873.C[14]
.sym 8510 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 8514 $auto$alumacc.cc:474:replace_alu$7873.C[15]
.sym 8516 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.sym 8517 $PACKER_VCC_NET
.sym 8520 $nextpnr_ICESTORM_LC_9$I3
.sym 8522 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.sym 8528 $abc$24351$new_n654_
.sym 8529 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.sym 8530 $abc$24351$add$demo.v:342$6783_Y[0]
.sym 8531 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 8532 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9868[3]_new_
.sym 8533 $abc$24351$new_n651_
.sym 8534 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_
.sym 8535 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9979[3]_new_
.sym 8542 $PACKER_GND_NET
.sym 8545 b4_fin
.sym 8546 b1_fin
.sym 8549 $abc$24351$eq$demo.v:804$6861_Y
.sym 8554 params_left[0]
.sym 8561 params_left[1]
.sym 8562 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.sym 8563 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.sym 8564 $nextpnr_ICESTORM_LC_9$I3
.sym 8569 $abc$24351$auto$alumacc.cc:491:replace_alu$7875[15]
.sym 8571 b3_data_out[5]
.sym 8572 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 8575 b3_data_out[7]
.sym 8577 b3_data_out[4]
.sym 8581 b3_data_out[6]
.sym 8585 b3_data_out[0]
.sym 8587 $abc$24351$add$demo.v:342$6783_Y[0]
.sym 8589 b3_data_out[2]
.sym 8591 $abc$24351$new_n524_
.sym 8592 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9979[3]_new_
.sym 8595 b3_data_out[1]
.sym 8597 $abc$24351$new_n481_
.sym 8598 delay[10]
.sym 8599 b3_data_out[3]
.sym 8605 $nextpnr_ICESTORM_LC_9$I3
.sym 8609 delay[10]
.sym 8615 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 8616 b3_data_out[5]
.sym 8617 b3_data_out[4]
.sym 8620 b3_data_out[1]
.sym 8622 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 8623 b3_data_out[0]
.sym 8626 $abc$24351$auto$alumacc.cc:491:replace_alu$7875[15]
.sym 8627 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9979[3]_new_
.sym 8629 $abc$24351$new_n481_
.sym 8632 b3_data_out[6]
.sym 8633 b3_data_out[7]
.sym 8634 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 8638 $abc$24351$new_n524_
.sym 8640 $abc$24351$add$demo.v:342$6783_Y[0]
.sym 8644 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 8645 b3_data_out[2]
.sym 8646 b3_data_out[3]
.sym 8648 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967_$glb_ce
.sym 8649 CLK$SB_IO_IN_$glb_clk
.sym 8651 params_left[6]
.sym 8652 $abc$24351$new_n581_
.sym 8653 params_left[2]
.sym 8654 params_left[3]
.sym 8655 $abc$24351$new_n501_
.sym 8657 params_left[7]
.sym 8658 params_left[5]
.sym 8675 delay[3]
.sym 8676 $abc$24351$procmux$6889_Y[4]_new_
.sym 8677 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 8683 $abc$24351$new_n545_
.sym 8692 $PACKER_VCC_NET
.sym 8700 $PACKER_VCC_NET
.sym 8711 params_left[3]
.sym 8714 params_left[0]
.sym 8716 params_left[6]
.sym 8718 params_left[2]
.sym 8719 params_left[4]
.sym 8721 params_left[1]
.sym 8722 params_left[7]
.sym 8723 params_left[5]
.sym 8724 $nextpnr_ICESTORM_LC_17$O
.sym 8727 params_left[0]
.sym 8730 $auto$alumacc.cc:474:replace_alu$7942.C[2]
.sym 8732 params_left[1]
.sym 8733 $PACKER_VCC_NET
.sym 8736 $auto$alumacc.cc:474:replace_alu$7942.C[3]
.sym 8738 params_left[2]
.sym 8739 $PACKER_VCC_NET
.sym 8740 $auto$alumacc.cc:474:replace_alu$7942.C[2]
.sym 8742 $auto$alumacc.cc:474:replace_alu$7942.C[4]
.sym 8744 $PACKER_VCC_NET
.sym 8745 params_left[3]
.sym 8746 $auto$alumacc.cc:474:replace_alu$7942.C[3]
.sym 8748 $auto$alumacc.cc:474:replace_alu$7942.C[5]
.sym 8750 $PACKER_VCC_NET
.sym 8751 params_left[4]
.sym 8752 $auto$alumacc.cc:474:replace_alu$7942.C[4]
.sym 8754 $auto$alumacc.cc:474:replace_alu$7942.C[6]
.sym 8756 params_left[5]
.sym 8757 $PACKER_VCC_NET
.sym 8758 $auto$alumacc.cc:474:replace_alu$7942.C[5]
.sym 8760 $auto$alumacc.cc:474:replace_alu$7942.C[7]
.sym 8762 params_left[6]
.sym 8763 $PACKER_VCC_NET
.sym 8764 $auto$alumacc.cc:474:replace_alu$7942.C[6]
.sym 8766 $auto$alumacc.cc:474:replace_alu$7942.C[8]
.sym 8768 $PACKER_VCC_NET
.sym 8769 params_left[7]
.sym 8770 $auto$alumacc.cc:474:replace_alu$7942.C[7]
.sym 8774 $abc$24351$new_n503_
.sym 8775 params_left[8]
.sym 8776 params_left[9]
.sym 8777 params_left[4]
.sym 8778 $abc$24351$new_n572_
.sym 8779 $abc$24351$new_n500_
.sym 8780 $abc$24351$new_n578_
.sym 8781 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 8795 b3_rd_addr[3]
.sym 8798 $abc$24351$new_n582_
.sym 8799 $abc$24351$new_n458_
.sym 8804 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 8810 $auto$alumacc.cc:474:replace_alu$7942.C[8]
.sym 8816 params_left[13]
.sym 8817 params_left[11]
.sym 8819 $abc$24351$new_n545_
.sym 8822 $PACKER_VCC_NET
.sym 8826 params_left[12]
.sym 8830 $PACKER_VCC_NET
.sym 8832 params_left[8]
.sym 8833 $abc$24351$sub$demo.v:718$6836_Y[10]
.sym 8838 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 8841 params_left[9]
.sym 8845 params_left[10]
.sym 8847 $auto$alumacc.cc:474:replace_alu$7942.C[9]
.sym 8849 params_left[8]
.sym 8850 $PACKER_VCC_NET
.sym 8851 $auto$alumacc.cc:474:replace_alu$7942.C[8]
.sym 8853 $auto$alumacc.cc:474:replace_alu$7942.C[10]
.sym 8855 $PACKER_VCC_NET
.sym 8856 params_left[9]
.sym 8857 $auto$alumacc.cc:474:replace_alu$7942.C[9]
.sym 8859 $auto$alumacc.cc:474:replace_alu$7942.C[11]
.sym 8861 params_left[10]
.sym 8862 $PACKER_VCC_NET
.sym 8863 $auto$alumacc.cc:474:replace_alu$7942.C[10]
.sym 8865 $auto$alumacc.cc:474:replace_alu$7942.C[12]
.sym 8867 params_left[11]
.sym 8868 $PACKER_VCC_NET
.sym 8869 $auto$alumacc.cc:474:replace_alu$7942.C[11]
.sym 8871 $auto$alumacc.cc:474:replace_alu$7942.C[13]
.sym 8873 $PACKER_VCC_NET
.sym 8874 params_left[12]
.sym 8875 $auto$alumacc.cc:474:replace_alu$7942.C[12]
.sym 8879 $PACKER_VCC_NET
.sym 8880 params_left[13]
.sym 8881 $auto$alumacc.cc:474:replace_alu$7942.C[13]
.sym 8884 $abc$24351$sub$demo.v:718$6836_Y[10]
.sym 8885 params_left[10]
.sym 8886 $abc$24351$new_n545_
.sym 8887 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 8890 params_left[13]
.sym 8891 params_left[11]
.sym 8892 params_left[10]
.sym 8893 params_left[12]
.sym 8894 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087_$glb_ce
.sym 8895 CLK$SB_IO_IN_$glb_clk
.sym 8897 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12291[0]_new_inv_
.sym 8898 $abc$24351$new_n555_
.sym 8899 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7837_new_
.sym 8900 $abc$24351$procmux$6889_Y[13]_new_
.sym 8901 pb_valid
.sym 8902 $abc$24351$new_n549_
.sym 8903 $abc$24351$new_n582_
.sym 8904 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 8918 $PACKER_VCC_NET
.sym 8922 cb_data_out[2]
.sym 8932 cb_data_out[3]
.sym 8939 params_left[13]
.sym 8941 $abc$24351$sub$demo.v:718$6836_Y[11]
.sym 8942 $abc$24351$sub$demo.v:718$6836_Y[12]
.sym 8943 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 8944 $abc$24351$new_n566_
.sym 8946 pb_data_out[0]
.sym 8949 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 8951 $abc$24351$sub$demo.v:718$6836_Y[13]
.sym 8952 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 8953 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 8955 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 8957 $abc$24351$procmux$6889_Y[13]_new_
.sym 8958 $abc$24351$new_n545_
.sym 8959 $abc$24351$new_n568_
.sym 8963 cb_data_out[0]
.sym 8964 params_left[11]
.sym 8965 params_left[12]
.sym 8967 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.sym 8978 $abc$24351$new_n545_
.sym 8979 params_left[13]
.sym 8980 $abc$24351$new_n566_
.sym 8983 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 8984 $abc$24351$sub$demo.v:718$6836_Y[11]
.sym 8985 $abc$24351$new_n545_
.sym 8986 params_left[11]
.sym 8989 $abc$24351$new_n568_
.sym 8990 params_left[12]
.sym 8992 $abc$24351$new_n545_
.sym 8996 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 8997 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.sym 8998 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 9001 $abc$24351$procmux$6889_Y[13]_new_
.sym 9002 $abc$24351$sub$demo.v:718$6836_Y[12]
.sym 9003 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 9004 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 9007 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 9008 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 9009 $abc$24351$sub$demo.v:718$6836_Y[13]
.sym 9010 $abc$24351$procmux$6889_Y[13]_new_
.sym 9013 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 9014 cb_data_out[0]
.sym 9015 pb_data_out[0]
.sym 9016 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 9017 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087_$glb_ce
.sym 9018 CLK$SB_IO_IN_$glb_clk
.sym 9020 $abc$24351$new_n458_
.sym 9021 $abc$24351$new_n457_
.sym 9022 $abc$24351$new_n468_
.sym 9023 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[4]_new_
.sym 9024 data[1]
.sym 9025 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8656_new_inv_
.sym 9026 $abc$24351$procmux$6889_Y[4]_new_
.sym 9027 data[0]
.sym 9033 $abc$24351$procmux$7730_Y[1]_new_inv_
.sym 9034 cb_data_out[3]
.sym 9035 $abc$24351$procmux$6889_Y[13]_new_
.sym 9038 cb_data_out[4]
.sym 9040 cb_data_out[2]
.sym 9042 $abc$24351$new_n545_
.sym 9046 params_left[0]
.sym 9047 cb_data_out[4]
.sym 9048 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 9049 $abc$24351$new_n545_
.sym 9051 cb_data_out[6]
.sym 9052 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 9063 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 9066 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8164[1]_new_inv_
.sym 9070 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 9076 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.sym 9077 cb_data_out[0]
.sym 9078 cb_data_out[4]
.sym 9080 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8807[1]_new_inv_
.sym 9081 cb_data_out[2]
.sym 9082 cb_data_out[7]
.sym 9085 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 9086 cb_data_out[6]
.sym 9087 cb_data_out[1]
.sym 9089 cb_data_out[2]
.sym 9090 cb_data_out[5]
.sym 9091 cb_data_out[3]
.sym 9094 cb_data_out[6]
.sym 9095 cb_data_out[7]
.sym 9096 cb_data_out[5]
.sym 9097 cb_data_out[4]
.sym 9100 cb_data_out[2]
.sym 9101 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 9102 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 9103 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.sym 9106 cb_data_out[6]
.sym 9107 cb_data_out[4]
.sym 9108 cb_data_out[5]
.sym 9109 cb_data_out[7]
.sym 9112 cb_data_out[7]
.sym 9113 cb_data_out[6]
.sym 9114 cb_data_out[4]
.sym 9115 cb_data_out[5]
.sym 9118 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 9119 cb_data_out[1]
.sym 9120 cb_data_out[0]
.sym 9121 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8807[1]_new_inv_
.sym 9124 cb_data_out[4]
.sym 9125 cb_data_out[5]
.sym 9126 cb_data_out[7]
.sym 9127 cb_data_out[6]
.sym 9130 cb_data_out[2]
.sym 9131 cb_data_out[1]
.sym 9132 cb_data_out[0]
.sym 9133 cb_data_out[3]
.sym 9137 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 9138 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8164[1]_new_inv_
.sym 9139 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 9143 $abc$24351$new_n589_
.sym 9144 $abc$24351$sub$demo.v:718$6836_Y[0]
.sym 9145 $abc$24351$new_n752_
.sym 9146 $abc$24351$new_n459_
.sym 9147 $abc$24351$new_n750_
.sym 9148 $abc$24351$new_n751_
.sym 9149 $abc$24351$new_n590_
.sym 9150 params_left[0]
.sym 9160 data[0]
.sym 9162 cb_data_out[1]
.sym 9163 $PACKER_GND_NET
.sym 9175 $abc$24351$procmux$6889_Y[4]_new_
.sym 9184 cb_data_out[0]
.sym 9186 cb_data_out[1]
.sym 9187 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8807[1]_new_inv_
.sym 9188 cb_data_out[2]
.sym 9194 cb_data_out[1]
.sym 9195 $abc$24351$new_n450_
.sym 9198 cb_data_out[3]
.sym 9201 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 9202 cb_data_out[5]
.sym 9204 cb_data_out[6]
.sym 9208 cb_data_out[4]
.sym 9212 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8663[1]_new_inv_
.sym 9214 cb_data_out[7]
.sym 9217 cb_data_out[0]
.sym 9218 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 9219 cb_data_out[1]
.sym 9220 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8663[1]_new_inv_
.sym 9225 cb_data_out[3]
.sym 9226 cb_data_out[2]
.sym 9231 cb_data_out[0]
.sym 9232 cb_data_out[1]
.sym 9235 cb_data_out[1]
.sym 9236 cb_data_out[0]
.sym 9237 cb_data_out[7]
.sym 9238 cb_data_out[6]
.sym 9241 cb_data_out[6]
.sym 9242 cb_data_out[7]
.sym 9243 cb_data_out[5]
.sym 9244 cb_data_out[4]
.sym 9247 cb_data_out[3]
.sym 9248 cb_data_out[2]
.sym 9249 cb_data_out[4]
.sym 9250 $abc$24351$new_n450_
.sym 9253 cb_data_out[0]
.sym 9254 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8807[1]_new_inv_
.sym 9255 cb_data_out[1]
.sym 9256 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 9259 cb_data_out[3]
.sym 9260 cb_data_out[0]
.sym 9261 cb_data_out[1]
.sym 9262 cb_data_out[2]
.sym 9269 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14795
.sym 9282 pb_data_out[5]
.sym 9285 cb_data_out[5]
.sym 9288 pb_rd_addr[0]
.sym 9289 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 9292 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7845_new_inv_
.sym 9313 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10237[1]_new_
.sym 9315 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8776_new_inv_
.sym 9371 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10237[1]_new_
.sym 9372 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8776_new_inv_
.sym 9412 $PACKER_VCC_NET
.sym 10228 b4_rd_addr[2]
.sym 10229 b4_rd_addr[3]
.sym 10230 b4_rd_addr[4]
.sym 10231 b4_rd_addr[5]
.sym 10232 $abc$24351$new_n644_
.sym 10233 b4_rd_addr[0]
.sym 10272 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.sym 10280 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.sym 10281 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.sym 10282 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.sym 10284 $auto$alumacc.cc:474:replace_alu$7873.C[1]
.sym 10287 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.sym 10288 $PACKER_VCC_NET
.sym 10289 $PACKER_VCC_NET
.sym 10293 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 10297 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.sym 10300 $nextpnr_ICESTORM_LC_0$O
.sym 10303 $auto$alumacc.cc:474:replace_alu$7873.C[1]
.sym 10306 $auto$alumacc.cc:474:replace_alu$7889.C[2]
.sym 10308 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 10309 $PACKER_VCC_NET
.sym 10312 $auto$alumacc.cc:474:replace_alu$7889.C[3]
.sym 10315 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.sym 10318 $auto$alumacc.cc:474:replace_alu$7889.C[4]
.sym 10320 $PACKER_VCC_NET
.sym 10321 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.sym 10324 $auto$alumacc.cc:474:replace_alu$7889.C[5]
.sym 10326 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.sym 10327 $PACKER_VCC_NET
.sym 10330 $auto$alumacc.cc:474:replace_alu$7889.C[6]
.sym 10332 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.sym 10333 $PACKER_VCC_NET
.sym 10336 $auto$alumacc.cc:474:replace_alu$7889.C[7]
.sym 10338 $PACKER_VCC_NET
.sym 10339 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.sym 10342 $auto$alumacc.cc:474:replace_alu$7889.C[8]
.sym 10345 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.sym 10354 b3_rd_addr[1]
.sym 10355 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 10356 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492
.sym 10357 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.sym 10358 $abc$24351$new_n661_
.sym 10360 $abc$24351$new_n658_
.sym 10361 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19780
.sym 10372 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.sym 10382 $PACKER_VCC_NET
.sym 10383 $PACKER_VCC_NET
.sym 10384 b4_rd_addr[0]
.sym 10387 $PACKER_VCC_NET
.sym 10391 b4_rd_addr[2]
.sym 10393 b4_rd_addr[3]
.sym 10397 delay[7]
.sym 10399 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.sym 10400 b4_fin
.sym 10408 b1_fin
.sym 10409 delay[1]
.sym 10411 b4_fin
.sym 10413 b3_fin
.sym 10415 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 10418 b3_rd_addr[1]
.sym 10422 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304
.sym 10426 $auto$alumacc.cc:474:replace_alu$7889.C[8]
.sym 10432 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.sym 10433 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.sym 10439 $PACKER_VCC_NET
.sym 10442 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.sym 10443 $PACKER_VCC_NET
.sym 10445 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.sym 10456 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.sym 10457 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.sym 10458 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.sym 10460 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 10463 $auto$alumacc.cc:474:replace_alu$7889.C[9]
.sym 10465 $PACKER_VCC_NET
.sym 10466 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.sym 10469 $auto$alumacc.cc:474:replace_alu$7889.C[10]
.sym 10472 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.sym 10475 $auto$alumacc.cc:474:replace_alu$7889.C[11]
.sym 10478 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.sym 10481 $auto$alumacc.cc:474:replace_alu$7889.C[12]
.sym 10484 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.sym 10487 $auto$alumacc.cc:474:replace_alu$7889.C[13]
.sym 10489 $PACKER_VCC_NET
.sym 10490 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.sym 10493 $auto$alumacc.cc:474:replace_alu$7889.C[14]
.sym 10495 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 10499 $auto$alumacc.cc:474:replace_alu$7889.C[15]
.sym 10501 $PACKER_VCC_NET
.sym 10502 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.sym 10505 $nextpnr_ICESTORM_LC_1$I3
.sym 10508 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.sym 10513 $abc$24351$new_n637_
.sym 10515 $abc$24351$eq$demo.v:793$6858_Y
.sym 10516 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$24042
.sym 10517 $abc$24351$procmux$7548_Y[15]_new_
.sym 10518 $abc$24351$new_n634_
.sym 10519 b1_fin
.sym 10520 $abc$24351$new_n636_
.sym 10527 b4_rd_en
.sym 10531 $abc$24351$new_n659_
.sym 10542 b1_fin
.sym 10543 $abc$24351$eq$demo.v:771$6852_Y
.sym 10544 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304
.sym 10549 $nextpnr_ICESTORM_LC_1$I3
.sym 10563 delay[11]
.sym 10564 $abc$24351$eq$demo.v:804$6861_Y
.sym 10565 delay[9]
.sym 10567 b4_fin
.sym 10576 delay[0]
.sym 10581 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$24042
.sym 10583 delay[14]
.sym 10585 delay[8]
.sym 10590 $nextpnr_ICESTORM_LC_1$I3
.sym 10596 delay[9]
.sym 10601 delay[14]
.sym 10606 delay[8]
.sym 10613 delay[0]
.sym 10623 delay[11]
.sym 10629 $abc$24351$eq$demo.v:804$6861_Y
.sym 10633 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$24042
.sym 10634 CLK$SB_IO_IN_$glb_clk
.sym 10635 b4_fin
.sym 10636 b3_fin
.sym 10637 $abc$24351$procmux$7551_Y[15]_new_inv_
.sym 10638 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822
.sym 10639 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 10640 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14273
.sym 10641 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$21724[0]_new_inv_
.sym 10649 b1_fin
.sym 10660 $PACKER_VCC_NET
.sym 10664 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_
.sym 10665 $PACKER_VCC_NET
.sym 10677 $abc$24351$auto$alumacc.cc:491:replace_alu$7891[15]
.sym 10678 $PACKER_VCC_NET
.sym 10679 $abc$24351$new_n653_
.sym 10682 delay[15]
.sym 10684 delay[2]
.sym 10687 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 10688 $abc$24351$new_n652_
.sym 10689 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9868[3]_new_
.sym 10690 $abc$24351$new_n656_
.sym 10691 delay[0]
.sym 10692 $abc$24351$new_n655_
.sym 10694 $abc$24351$new_n481_
.sym 10695 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14273
.sym 10696 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 10697 delay[3]
.sym 10704 delay[1]
.sym 10710 $abc$24351$new_n656_
.sym 10711 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 10712 $abc$24351$new_n655_
.sym 10713 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 10716 delay[15]
.sym 10723 $PACKER_VCC_NET
.sym 10725 delay[0]
.sym 10728 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 10734 delay[3]
.sym 10735 delay[0]
.sym 10736 delay[1]
.sym 10737 delay[2]
.sym 10740 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 10741 $abc$24351$new_n652_
.sym 10742 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 10743 $abc$24351$new_n653_
.sym 10746 $abc$24351$auto$alumacc.cc:491:replace_alu$7891[15]
.sym 10747 $abc$24351$new_n481_
.sym 10749 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9868[3]_new_
.sym 10752 delay[0]
.sym 10753 delay[3]
.sym 10754 delay[2]
.sym 10755 delay[1]
.sym 10756 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14273
.sym 10757 CLK$SB_IO_IN_$glb_clk
.sym 10759 $abc$24351$new_n595_
.sym 10760 $abc$24351$new_n597_
.sym 10761 $abc$24351$new_n598_
.sym 10762 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304
.sym 10763 $abc$24351$logic_and$demo.v:685$6818_Y_new_
.sym 10764 $abc$24351$new_n594_
.sym 10765 pb_rd_en
.sym 10766 b1_rd_en
.sym 10775 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 10778 delay[15]
.sym 10779 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 10782 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17685
.sym 10788 pb_rd_en
.sym 10789 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 10791 pb_data_out[1]
.sym 10802 params_left[2]
.sym 10803 params_left[4]
.sym 10805 $abc$24351$sub$demo.v:718$6836_Y[5]
.sym 10806 $abc$24351$sub$demo.v:718$6836_Y[6]
.sym 10807 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 10810 $abc$24351$sub$demo.v:718$6836_Y[2]
.sym 10811 $abc$24351$sub$demo.v:718$6836_Y[3]
.sym 10815 $abc$24351$sub$demo.v:718$6836_Y[7]
.sym 10817 $abc$24351$new_n581_
.sym 10819 params_left[3]
.sym 10820 $abc$24351$new_n582_
.sym 10824 params_left[6]
.sym 10825 $abc$24351$new_n545_
.sym 10826 params_left[2]
.sym 10830 params_left[7]
.sym 10831 params_left[5]
.sym 10833 $abc$24351$sub$demo.v:718$6836_Y[6]
.sym 10834 params_left[6]
.sym 10835 $abc$24351$new_n545_
.sym 10836 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 10839 $abc$24351$sub$demo.v:718$6836_Y[2]
.sym 10841 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 10845 $abc$24351$new_n582_
.sym 10846 params_left[2]
.sym 10847 $abc$24351$new_n545_
.sym 10848 $abc$24351$new_n581_
.sym 10851 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 10852 $abc$24351$new_n545_
.sym 10853 params_left[3]
.sym 10854 $abc$24351$sub$demo.v:718$6836_Y[3]
.sym 10857 params_left[5]
.sym 10858 params_left[4]
.sym 10859 params_left[2]
.sym 10860 params_left[3]
.sym 10869 $abc$24351$new_n545_
.sym 10870 params_left[7]
.sym 10871 $abc$24351$sub$demo.v:718$6836_Y[7]
.sym 10872 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 10875 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 10876 params_left[5]
.sym 10877 $abc$24351$sub$demo.v:718$6836_Y[5]
.sym 10878 $abc$24351$new_n545_
.sym 10879 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087_$glb_ce
.sym 10880 CLK$SB_IO_IN_$glb_clk
.sym 10882 $abc$24351$logic_and$demo.v:697$6830_Y_new_
.sym 10883 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 10884 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 10885 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$15547[3]_new_inv_
.sym 10886 $abc$24351$new_n592_
.sym 10887 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 10888 $abc$24351$new_n423_
.sym 10889 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14163[1]_new_inv_
.sym 10899 b1_rd_en
.sym 10900 $abc$24351$new_n417_
.sym 10905 $abc$24351$new_n417_
.sym 10907 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 10910 pb_data_out[4]
.sym 10913 $abc$24351$new_n555_
.sym 10917 $abc$24351$procmux$6889_Y[13]_new_
.sym 10923 $abc$24351$sub$demo.v:718$6836_Y[8]
.sym 10924 params_left[8]
.sym 10925 params_left[9]
.sym 10926 $abc$24351$procmux$6889_Y[13]_new_
.sym 10927 $abc$24351$new_n572_
.sym 10930 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 10931 params_left[6]
.sym 10932 $abc$24351$sub$demo.v:718$6836_Y[9]
.sym 10933 params_left[1]
.sym 10934 params_left[0]
.sym 10935 $abc$24351$new_n501_
.sym 10936 $abc$24351$procmux$6889_Y[4]_new_
.sym 10937 params_left[7]
.sym 10938 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 10940 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 10943 $abc$24351$new_n545_
.sym 10948 params_left[8]
.sym 10949 params_left[9]
.sym 10950 params_left[4]
.sym 10951 $abc$24351$sub$demo.v:718$6836_Y[4]
.sym 10952 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 10953 $abc$24351$new_n578_
.sym 10956 params_left[8]
.sym 10957 params_left[7]
.sym 10958 params_left[9]
.sym 10959 params_left[6]
.sym 10962 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 10963 $abc$24351$sub$demo.v:718$6836_Y[8]
.sym 10964 params_left[8]
.sym 10965 $abc$24351$new_n545_
.sym 10968 $abc$24351$new_n572_
.sym 10970 $abc$24351$new_n545_
.sym 10971 params_left[9]
.sym 10974 $abc$24351$new_n578_
.sym 10975 $abc$24351$new_n545_
.sym 10977 params_left[4]
.sym 10980 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 10981 $abc$24351$procmux$6889_Y[13]_new_
.sym 10982 $abc$24351$sub$demo.v:718$6836_Y[9]
.sym 10983 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 10986 params_left[1]
.sym 10987 params_left[0]
.sym 10988 $abc$24351$new_n501_
.sym 10992 $abc$24351$procmux$6889_Y[4]_new_
.sym 10993 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 10994 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 10995 $abc$24351$sub$demo.v:718$6836_Y[4]
.sym 10998 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 11001 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 11002 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087_$glb_ce
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11012 $abc$24351$auto$alumacc.cc:491:replace_alu$7886[6]
.sym 11019 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 11021 params_left[1]
.sym 11022 params_left[0]
.sym 11023 b4_rd_en
.sym 11024 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 11025 $abc$24351$logic_and$demo.v:693$6826_Y_new_
.sym 11028 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 11030 pb_rd_addr[0]
.sym 11031 cb_data_out[1]
.sym 11033 $abc$24351$new_n752_
.sym 11036 $abc$24351$auto$alumacc.cc:491:replace_alu$7886[6]
.sym 11040 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 11047 cb_data_out[4]
.sym 11048 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 11049 cb_data_out[1]
.sym 11050 pb_valid
.sym 11053 cb_data_out[3]
.sym 11054 $abc$24351$new_n503_
.sym 11055 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 11057 cb_data_out[2]
.sym 11058 pb_rd_en
.sym 11059 $abc$24351$new_n500_
.sym 11062 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 11063 pb_data_out[1]
.sym 11064 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7837_new_
.sym 11067 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 11069 $abc$24351$new_n502_
.sym 11070 pb_data_out[4]
.sym 11074 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8824_new_inv_
.sym 11076 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 11079 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 11081 pb_valid
.sym 11082 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 11085 pb_data_out[4]
.sym 11086 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 11087 cb_data_out[4]
.sym 11088 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 11091 cb_data_out[2]
.sym 11092 cb_data_out[3]
.sym 11093 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 11094 cb_data_out[1]
.sym 11097 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 11100 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 11106 pb_rd_en
.sym 11109 pb_data_out[1]
.sym 11110 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 11111 cb_data_out[1]
.sym 11112 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 11116 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8824_new_inv_
.sym 11117 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7837_new_
.sym 11118 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 11121 $abc$24351$new_n502_
.sym 11122 $abc$24351$new_n500_
.sym 11123 $abc$24351$new_n503_
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11130 pb_rd_addr[2]
.sym 11131 pb_rd_addr[3]
.sym 11132 pb_rd_addr[4]
.sym 11133 pb_rd_addr[5]
.sym 11134 pb_rd_addr[6]
.sym 11135 $abc$24351$new_n561_
.sym 11148 $abc$24351$procmux$6889_Y[13]_new_
.sym 11152 $PACKER_VCC_NET
.sym 11158 cb_data_out[7]
.sym 11159 pb_rd_addr[1]
.sym 11160 cb_data_out[5]
.sym 11161 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 11169 cb_data_out[1]
.sym 11170 $abc$24351$new_n461_
.sym 11171 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7837_new_
.sym 11172 $abc$24351$new_n459_
.sym 11173 data[1]
.sym 11174 $abc$24351$new_n549_
.sym 11176 cb_data_out[3]
.sym 11177 $abc$24351$new_n458_
.sym 11179 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8615[1]_new_inv_
.sym 11180 $abc$24351$procmux$6889_Y[13]_new_
.sym 11181 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8824_new_inv_
.sym 11182 cb_data_out[2]
.sym 11184 data[0]
.sym 11185 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8776_new_inv_
.sym 11186 $abc$24351$new_n457_
.sym 11187 $abc$24351$new_n468_
.sym 11189 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8663[1]_new_inv_
.sym 11190 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8656_new_inv_
.sym 11191 $abc$24351$procmux$6889_Y[4]_new_
.sym 11193 $abc$24351$new_n752_
.sym 11194 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 11195 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 11197 $abc$24351$new_n545_
.sym 11198 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 11199 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10237[1]_new_
.sym 11200 $abc$24351$new_n547_
.sym 11203 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8824_new_inv_
.sym 11204 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8663[1]_new_inv_
.sym 11205 $abc$24351$new_n459_
.sym 11208 $abc$24351$new_n461_
.sym 11209 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7837_new_
.sym 11210 $abc$24351$new_n458_
.sym 11211 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8776_new_inv_
.sym 11214 $abc$24351$procmux$6889_Y[13]_new_
.sym 11215 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8656_new_inv_
.sym 11216 $abc$24351$procmux$6889_Y[4]_new_
.sym 11217 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10237[1]_new_
.sym 11220 $abc$24351$new_n457_
.sym 11221 $abc$24351$new_n468_
.sym 11222 $abc$24351$new_n752_
.sym 11223 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 11226 data[1]
.sym 11227 $abc$24351$new_n549_
.sym 11229 $abc$24351$new_n545_
.sym 11232 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 11233 cb_data_out[2]
.sym 11234 cb_data_out[3]
.sym 11235 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8663[1]_new_inv_
.sym 11238 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 11239 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8615[1]_new_inv_
.sym 11240 cb_data_out[1]
.sym 11244 $abc$24351$new_n545_
.sym 11245 $abc$24351$new_n547_
.sym 11247 data[0]
.sym 11248 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087_$glb_ce
.sym 11249 CLK$SB_IO_IN_$glb_clk
.sym 11251 pb_rd_addr[0]
.sym 11252 $abc$24351$new_n553_
.sym 11253 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.sym 11255 $abc$24351$new_n557_
.sym 11256 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14795
.sym 11257 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.sym 11263 $abc$24351$auto$ice40_ffinit.cc:141:execute$24301
.sym 11272 $PACKER_GND_NET
.sym 11275 pb_data_out[3]
.sym 11292 cb_data_out[5]
.sym 11293 $abc$24351$new_n545_
.sym 11294 $abc$24351$new_n752_
.sym 11296 $abc$24351$new_n750_
.sym 11297 $abc$24351$new_n749_
.sym 11299 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8687[0]_new_inv_
.sym 11301 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 11302 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 11303 cb_data_out[6]
.sym 11304 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 11305 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8656_new_inv_
.sym 11307 cb_data_out[4]
.sym 11309 $abc$24351$sub$demo.v:718$6836_Y[0]
.sym 11310 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 11312 $PACKER_VCC_NET
.sym 11313 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7845_new_inv_
.sym 11314 $abc$24351$new_n590_
.sym 11316 $abc$24351$new_n589_
.sym 11318 cb_data_out[7]
.sym 11320 cb_data_out[1]
.sym 11321 $abc$24351$new_n751_
.sym 11322 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 11323 params_left[0]
.sym 11325 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8656_new_inv_
.sym 11326 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 11327 $abc$24351$new_n752_
.sym 11328 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7845_new_inv_
.sym 11332 params_left[0]
.sym 11334 $PACKER_VCC_NET
.sym 11337 $abc$24351$new_n750_
.sym 11338 cb_data_out[7]
.sym 11339 $abc$24351$new_n751_
.sym 11340 $abc$24351$new_n749_
.sym 11343 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8687[0]_new_inv_
.sym 11345 cb_data_out[1]
.sym 11346 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 11349 cb_data_out[4]
.sym 11350 $abc$24351$new_n749_
.sym 11351 cb_data_out[5]
.sym 11352 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 11355 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 11356 cb_data_out[4]
.sym 11357 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8687[0]_new_inv_
.sym 11358 cb_data_out[6]
.sym 11363 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 11364 $abc$24351$sub$demo.v:718$6836_Y[0]
.sym 11367 $abc$24351$new_n589_
.sym 11368 params_left[0]
.sym 11369 $abc$24351$new_n545_
.sym 11370 $abc$24351$new_n590_
.sym 11371 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087_$glb_ce
.sym 11372 CLK$SB_IO_IN_$glb_clk
.sym 11377 pb_rd_addr[1]
.sym 11388 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 11428 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14795
.sym 11469 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14795
.sym 12309 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304
.sym 12333 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304
.sym 12336 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$21853
.sym 12337 b4_rd_addr[1]
.sym 12340 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_
.sym 12341 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$22178
.sym 12342 $abc$24351$eq$demo.v:804$6861_Y
.sym 12380 b4_rd_addr[3]
.sym 12381 b4_rd_addr[4]
.sym 12384 b4_rd_addr[0]
.sym 12387 b4_rd_addr[2]
.sym 12389 $PACKER_VCC_NET
.sym 12390 b4_rd_addr[5]
.sym 12395 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$21853
.sym 12403 b4_rd_addr[1]
.sym 12409 $nextpnr_ICESTORM_LC_12$O
.sym 12411 b4_rd_addr[0]
.sym 12415 $auto$alumacc.cc:474:replace_alu$7933.C[2]
.sym 12418 b4_rd_addr[1]
.sym 12421 $auto$alumacc.cc:474:replace_alu$7933.C[3]
.sym 12423 b4_rd_addr[2]
.sym 12425 $auto$alumacc.cc:474:replace_alu$7933.C[2]
.sym 12427 $auto$alumacc.cc:474:replace_alu$7933.C[4]
.sym 12430 b4_rd_addr[3]
.sym 12431 $auto$alumacc.cc:474:replace_alu$7933.C[3]
.sym 12433 $auto$alumacc.cc:474:replace_alu$7933.C[5]
.sym 12436 b4_rd_addr[4]
.sym 12437 $auto$alumacc.cc:474:replace_alu$7933.C[4]
.sym 12441 b4_rd_addr[5]
.sym 12443 $auto$alumacc.cc:474:replace_alu$7933.C[5]
.sym 12446 b4_rd_addr[4]
.sym 12447 b4_rd_addr[2]
.sym 12448 b4_rd_addr[5]
.sym 12449 b4_rd_addr[3]
.sym 12452 b4_rd_addr[0]
.sym 12454 $PACKER_VCC_NET
.sym 12456 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$21853
.sym 12457 CLK$SB_IO_IN_$glb_clk
.sym 12465 b3_rd_addr[2]
.sym 12466 b3_rd_addr[3]
.sym 12467 b3_rd_addr[4]
.sym 12468 b3_rd_addr[5]
.sym 12469 b3_rd_addr[6]
.sym 12470 b3_rd_addr[7]
.sym 12475 b1_rd_addr[4]
.sym 12476 $abc$24351$eq$demo.v:771$6852_Y
.sym 12479 b1_rd_addr[5]
.sym 12500 b4_rd_addr[1]
.sym 12515 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$21853
.sym 12517 b3_rd_addr[0]
.sym 12518 b3_rd_addr[4]
.sym 12520 b3_rd_addr[5]
.sym 12522 b3_rd_addr[8]
.sym 12523 b3_rd_addr[6]
.sym 12525 b3_rd_addr[7]
.sym 12526 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14273
.sym 12528 $abc$24351$eq$demo.v:804$6861_Y
.sym 12545 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_
.sym 12547 delay[7]
.sym 12548 b3_rd_addr[1]
.sym 12549 $abc$24351$new_n659_
.sym 12553 $abc$24351$new_n634_
.sym 12555 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 12557 $abc$24351$new_n660_
.sym 12559 $abc$24351$new_n662_
.sym 12563 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 12564 delay[1]
.sym 12567 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19780
.sym 12569 $abc$24351$new_n663_
.sym 12570 b3_rd_addr[0]
.sym 12574 b3_rd_addr[1]
.sym 12581 delay[1]
.sym 12586 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_
.sym 12587 $abc$24351$new_n634_
.sym 12591 delay[7]
.sym 12597 $abc$24351$new_n663_
.sym 12598 $abc$24351$new_n662_
.sym 12599 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 12600 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 12609 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 12610 $abc$24351$new_n660_
.sym 12611 $abc$24351$new_n659_
.sym 12612 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 12615 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_
.sym 12616 $abc$24351$new_n634_
.sym 12617 b3_rd_addr[0]
.sym 12619 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19780
.sym 12620 CLK$SB_IO_IN_$glb_clk
.sym 12622 b3_rd_addr[8]
.sym 12624 $abc$24351$new_n642_
.sym 12625 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19780
.sym 12626 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 12627 $abc$24351$new_n641_
.sym 12628 b3_rd_addr[0]
.sym 12629 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 12638 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 12643 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 12650 b1_fin
.sym 12654 b2_fin
.sym 12663 b3_fin
.sym 12665 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822
.sym 12666 b3_rd_addr[3]
.sym 12667 b3_rd_addr[4]
.sym 12669 $abc$24351$new_n658_
.sym 12670 b4_fin
.sym 12671 b3_rd_addr[1]
.sym 12673 b3_rd_addr[2]
.sym 12674 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 12675 $abc$24351$new_n661_
.sym 12676 b3_rd_addr[5]
.sym 12677 b3_rd_addr[6]
.sym 12678 b3_rd_addr[7]
.sym 12679 $abc$24351$new_n637_
.sym 12683 b1_fin
.sym 12686 $abc$24351$eq$demo.v:771$6852_Y
.sym 12687 b3_rd_addr[8]
.sym 12689 $abc$24351$eq$demo.v:793$6858_Y
.sym 12692 b4_rd_en
.sym 12693 b3_rd_addr[0]
.sym 12694 $abc$24351$new_n636_
.sym 12696 b3_rd_addr[4]
.sym 12697 b3_rd_addr[2]
.sym 12698 b3_rd_addr[5]
.sym 12699 b3_rd_addr[3]
.sym 12708 $abc$24351$new_n637_
.sym 12709 b3_rd_addr[0]
.sym 12710 $abc$24351$new_n636_
.sym 12711 b3_rd_addr[1]
.sym 12715 b3_fin
.sym 12717 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822
.sym 12720 b4_rd_en
.sym 12721 b4_fin
.sym 12722 $abc$24351$new_n658_
.sym 12723 $abc$24351$new_n661_
.sym 12726 $abc$24351$eq$demo.v:793$6858_Y
.sym 12727 b3_fin
.sym 12733 $abc$24351$eq$demo.v:771$6852_Y
.sym 12738 b3_rd_addr[8]
.sym 12739 b3_rd_addr[7]
.sym 12740 b3_rd_addr[6]
.sym 12742 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 12743 CLK$SB_IO_IN_$glb_clk
.sym 12744 b1_fin
.sym 12745 $abc$24351$new_n436_
.sym 12746 $abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_
.sym 12747 b2_fin
.sym 12748 $abc$24351$new_n431_
.sym 12749 $abc$24351$new_n437_
.sym 12750 b4_rd_en
.sym 12751 $abc$24351$logic_and$demo.v:737$6845_Y_new_
.sym 12752 $abc$24351$new_n738_
.sym 12772 b1_rd_en
.sym 12774 b3_rd_en
.sym 12778 $abc$24351$new_n436_
.sym 12779 $abc$24351$procmux$7551_Y[15]_new_inv_
.sym 12780 $PACKER_VCC_NET
.sym 12786 $abc$24351$new_n654_
.sym 12788 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822
.sym 12789 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304
.sym 12790 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 12791 $abc$24351$new_n651_
.sym 12796 $abc$24351$eq$demo.v:793$6858_Y
.sym 12798 $abc$24351$procmux$7548_Y[15]_new_
.sym 12799 b3_fin
.sym 12801 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 12802 b3_fin
.sym 12808 $abc$24351$logic_and$demo.v:737$6845_Y_new_
.sym 12809 b4_fin
.sym 12816 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 12820 $abc$24351$eq$demo.v:793$6858_Y
.sym 12825 $abc$24351$new_n651_
.sym 12826 $abc$24351$new_n654_
.sym 12827 $abc$24351$procmux$7548_Y[15]_new_
.sym 12828 $abc$24351$logic_and$demo.v:737$6845_Y_new_
.sym 12833 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 12834 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 12837 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 12845 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 12846 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304
.sym 12850 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 12851 b4_fin
.sym 12852 b3_fin
.sym 12865 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822
.sym 12866 CLK$SB_IO_IN_$glb_clk
.sym 12867 b3_fin
.sym 12868 $abc$24351$logic_and$demo.v:689$6822_Y_new_
.sym 12869 b1_valid
.sym 12870 $abc$24351$new_n416_
.sym 12871 b2_valid
.sym 12872 $abc$24351$new_n614_
.sym 12873 $abc$24351$new_n741_
.sym 12874 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 12875 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509
.sym 12880 b3_fin
.sym 12881 b1_fin
.sym 12882 $abc$24351$procmux$6889_Y[13]_new_
.sym 12885 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 12887 $abc$24351$new_n417_
.sym 12890 b4_fin
.sym 12892 $PACKER_VCC_NET
.sym 12897 $PACKER_VCC_NET
.sym 12898 b1_rd_en
.sym 12899 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 12900 $PACKER_VCC_NET
.sym 12901 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 12909 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 12910 $abc$24351$new_n417_
.sym 12911 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 12912 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$15547[3]_new_inv_
.sym 12913 $abc$24351$new_n592_
.sym 12914 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 12918 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 12919 $abc$24351$new_n598_
.sym 12920 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509
.sym 12921 b1_fin
.sym 12922 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$21724[0]_new_inv_
.sym 12924 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 12925 $abc$24351$logic_and$demo.v:689$6822_Y_new_
.sym 12926 b1_valid
.sym 12932 b1_rd_en
.sym 12933 $abc$24351$new_n595_
.sym 12934 $abc$24351$new_n597_
.sym 12938 $abc$24351$new_n594_
.sym 12939 pb_rd_en
.sym 12940 $abc$24351$procmux$6889_Y[13]_new_
.sym 12942 $abc$24351$procmux$6889_Y[13]_new_
.sym 12943 $abc$24351$new_n417_
.sym 12944 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$21724[0]_new_inv_
.sym 12948 $abc$24351$new_n598_
.sym 12949 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 12954 $abc$24351$procmux$6889_Y[13]_new_
.sym 12955 b1_valid
.sym 12956 $abc$24351$logic_and$demo.v:689$6822_Y_new_
.sym 12957 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 12962 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$15547[3]_new_inv_
.sym 12963 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 12967 b1_rd_en
.sym 12969 b1_valid
.sym 12972 b1_rd_en
.sym 12973 $abc$24351$new_n597_
.sym 12974 $abc$24351$new_n595_
.sym 12975 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 12978 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 12979 $abc$24351$new_n417_
.sym 12980 $abc$24351$new_n592_
.sym 12981 pb_rd_en
.sym 12984 b1_fin
.sym 12985 $abc$24351$procmux$6889_Y[13]_new_
.sym 12986 $abc$24351$new_n417_
.sym 12987 $abc$24351$new_n594_
.sym 12988 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 12991 $abc$24351$new_n740_
.sym 12992 b2_rd_en
.sym 12993 b3_rd_en
.sym 12994 $abc$24351$new_n739_
.sym 12995 $abc$24351$new_n746_
.sym 12996 $abc$24351$new_n422_
.sym 12997 $abc$24351$new_n747_
.sym 12998 $abc$24351$logic_and$demo.v:693$6826_Y_new_
.sym 13008 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509
.sym 13010 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 13012 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 13013 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 13014 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 13017 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 13024 pb_rd_en
.sym 13025 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 13032 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 13034 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 13035 b2_valid
.sym 13036 $abc$24351$logic_and$demo.v:685$6818_Y_new_
.sym 13037 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 13038 $abc$24351$new_n423_
.sym 13039 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 13040 $abc$24351$logic_and$demo.v:689$6822_Y_new_
.sym 13041 b4_rd_en
.sym 13042 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 13043 $abc$24351$logic_and$demo.v:693$6826_Y_new_
.sym 13044 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 13047 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14163[1]_new_inv_
.sym 13048 $abc$24351$logic_and$demo.v:697$6830_Y_new_
.sym 13049 b2_rd_en
.sym 13050 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 13055 b4_valid
.sym 13056 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12291[0]_new_inv_
.sym 13059 $abc$24351$procmux$6889_Y[13]_new_
.sym 13063 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 13067 b4_rd_en
.sym 13068 b4_valid
.sym 13071 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12291[0]_new_inv_
.sym 13072 $abc$24351$new_n423_
.sym 13073 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 13074 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 13078 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12291[0]_new_inv_
.sym 13079 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14163[1]_new_inv_
.sym 13080 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 13084 $abc$24351$procmux$6889_Y[13]_new_
.sym 13086 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 13089 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 13090 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 13091 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 13095 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 13096 $abc$24351$logic_and$demo.v:693$6826_Y_new_
.sym 13097 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 13098 $abc$24351$logic_and$demo.v:697$6830_Y_new_
.sym 13101 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 13102 $abc$24351$logic_and$demo.v:689$6822_Y_new_
.sym 13103 $abc$24351$logic_and$demo.v:685$6818_Y_new_
.sym 13104 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 13107 b2_valid
.sym 13108 $abc$24351$procmux$6889_Y[13]_new_
.sym 13109 b2_rd_en
.sym 13110 $abc$24351$logic_and$demo.v:685$6818_Y_new_
.sym 13114 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 13116 $abc$24351$procmux$7730_Y[1]_new_inv_
.sym 13117 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12075
.sym 13118 b3_valid
.sym 13119 $abc$24351$new_n551_
.sym 13121 b4_valid
.sym 13128 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 13130 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 13135 b2_rd_en
.sym 13138 b3_rd_en
.sym 13140 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.sym 13147 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 13149 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12150
.sym 13157 pb_rd_addr[2]
.sym 13161 pb_rd_addr[6]
.sym 13164 $PACKER_VCC_NET
.sym 13166 pb_rd_addr[3]
.sym 13167 pb_rd_addr[4]
.sym 13168 pb_rd_addr[5]
.sym 13171 pb_rd_addr[0]
.sym 13172 $PACKER_VCC_NET
.sym 13182 pb_rd_addr[1]
.sym 13187 $nextpnr_ICESTORM_LC_15$O
.sym 13190 pb_rd_addr[0]
.sym 13193 $auto$alumacc.cc:474:replace_alu$7884.C[2]
.sym 13195 pb_rd_addr[1]
.sym 13199 $auto$alumacc.cc:474:replace_alu$7884.C[3]
.sym 13201 $PACKER_VCC_NET
.sym 13202 pb_rd_addr[2]
.sym 13205 $auto$alumacc.cc:474:replace_alu$7884.C[4]
.sym 13207 pb_rd_addr[3]
.sym 13208 $PACKER_VCC_NET
.sym 13211 $auto$alumacc.cc:474:replace_alu$7884.C[5]
.sym 13213 pb_rd_addr[4]
.sym 13214 $PACKER_VCC_NET
.sym 13217 $auto$alumacc.cc:474:replace_alu$7884.C[6]
.sym 13219 pb_rd_addr[5]
.sym 13220 $PACKER_VCC_NET
.sym 13223 $nextpnr_ICESTORM_LC_16$I3
.sym 13226 pb_rd_addr[6]
.sym 13233 $nextpnr_ICESTORM_LC_16$I3
.sym 13237 $abc$24351$new_n732_
.sym 13238 $abc$24351$new_n559_
.sym 13239 $abc$24351$techmap$shiftx$demo.v:493$6797.$4\buffer[7:0][0]_new_inv_
.sym 13240 $abc$24351$shiftx$demo.v:493$6797.buffer[0]_new_inv_
.sym 13241 data[2]
.sym 13242 data[6]
.sym 13243 $abc$24351$auto$wreduce.cc:455:run$7860[1]_new_inv_
.sym 13244 data[4]
.sym 13270 cb_data_out[6]
.sym 13272 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 13280 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.sym 13281 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 13283 pb_rd_addr[5]
.sym 13286 pb_rd_addr[0]
.sym 13287 pb_data_out[7]
.sym 13288 pb_rd_addr[2]
.sym 13289 pb_rd_addr[3]
.sym 13290 pb_rd_addr[4]
.sym 13292 pb_rd_addr[6]
.sym 13297 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 13308 pb_rd_addr[1]
.sym 13309 cb_data_out[7]
.sym 13310 $nextpnr_ICESTORM_LC_18$O
.sym 13312 pb_rd_addr[0]
.sym 13316 $auto$alumacc.cc:474:replace_alu$7921.C[2]
.sym 13319 pb_rd_addr[1]
.sym 13322 $auto$alumacc.cc:474:replace_alu$7921.C[3]
.sym 13324 pb_rd_addr[2]
.sym 13326 $auto$alumacc.cc:474:replace_alu$7921.C[2]
.sym 13328 $auto$alumacc.cc:474:replace_alu$7921.C[4]
.sym 13330 pb_rd_addr[3]
.sym 13332 $auto$alumacc.cc:474:replace_alu$7921.C[3]
.sym 13334 $auto$alumacc.cc:474:replace_alu$7921.C[5]
.sym 13336 pb_rd_addr[4]
.sym 13338 $auto$alumacc.cc:474:replace_alu$7921.C[4]
.sym 13340 $auto$alumacc.cc:474:replace_alu$7921.C[6]
.sym 13343 pb_rd_addr[5]
.sym 13344 $auto$alumacc.cc:474:replace_alu$7921.C[5]
.sym 13348 pb_rd_addr[6]
.sym 13350 $auto$alumacc.cc:474:replace_alu$7921.C[6]
.sym 13353 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 13354 cb_data_out[7]
.sym 13355 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 13356 pb_data_out[7]
.sym 13357 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.sym 13358 CLK$SB_IO_IN_$glb_clk
.sym 13360 $abc$24351$techmap$shiftx$demo.v:493$6797.$4\buffer[7:0][1]_new_inv_
.sym 13362 $abc$24351$new_n734_
.sym 13363 data[5]
.sym 13364 data[7]
.sym 13365 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12150
.sym 13366 data[3]
.sym 13372 $abc$24351$new_n555_
.sym 13373 pb_data_out[7]
.sym 13374 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 13376 $PACKER_GND_NET
.sym 13377 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 13384 $PACKER_VCC_NET
.sym 13402 cb_data_out[3]
.sym 13403 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 13405 cb_data_out[5]
.sym 13406 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 13409 pb_rd_addr[0]
.sym 13412 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.sym 13415 $abc$24351$auto$alumacc.cc:491:replace_alu$7886[6]
.sym 13416 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 13423 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.sym 13426 pb_data_out[3]
.sym 13427 pb_data_out[5]
.sym 13431 $PACKER_VCC_NET
.sym 13435 pb_rd_addr[0]
.sym 13437 $PACKER_VCC_NET
.sym 13440 cb_data_out[3]
.sym 13441 pb_data_out[3]
.sym 13442 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 13443 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 13446 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.sym 13458 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 13459 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 13460 cb_data_out[5]
.sym 13461 pb_data_out[5]
.sym 13466 pb_rd_addr[0]
.sym 13467 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.sym 13470 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 13471 $abc$24351$auto$alumacc.cc:491:replace_alu$7886[6]
.sym 13480 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.sym 13481 CLK$SB_IO_IN_$glb_clk
.sym 13485 $0\bit_counter[2:0][2]
.sym 13486 $0\bit_counter[2:0][0]
.sym 13487 bit_counter[2]
.sym 13488 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 13489 $PACKER_VCC_NET
.sym 13490 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 13496 cb_data_out[3]
.sym 13508 data[1]
.sym 13512 $PACKER_VCC_NET
.sym 13527 pb_rd_addr[1]
.sym 13535 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14795
.sym 13577 pb_rd_addr[1]
.sym 13603 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14795
.sym 13604 CLK$SB_IO_IN_$glb_clk
.sym 13619 $PACKER_VCC_NET
.sym 13637 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12150
.sym 13638 $PACKER_VCC_NET
.sym 14418 $PACKER_GND_NET
.sym 14442 $PACKER_GND_NET
.sym 14446 b1_rd_addr[2]
.sym 14447 b1_rd_addr[3]
.sym 14448 b1_rd_addr[4]
.sym 14449 b1_rd_addr[5]
.sym 14450 b1_rd_addr[6]
.sym 14451 b1_rd_addr[7]
.sym 14458 $PACKER_GND_NET
.sym 14460 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 14486 $abc$24351$new_n641_
.sym 14488 b2_fin
.sym 14491 b1_fin
.sym 14493 b4_rd_addr[0]
.sym 14497 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$22178
.sym 14499 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_
.sym 14500 $abc$24351$new_n644_
.sym 14501 b4_rd_addr[0]
.sym 14507 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 14512 b4_rd_addr[1]
.sym 14526 $abc$24351$new_n641_
.sym 14528 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_
.sym 14532 b4_rd_addr[1]
.sym 14549 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 14550 b2_fin
.sym 14551 b1_fin
.sym 14555 $abc$24351$new_n641_
.sym 14557 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_
.sym 14558 b4_rd_addr[0]
.sym 14561 b4_rd_addr[1]
.sym 14563 $abc$24351$new_n644_
.sym 14564 b4_rd_addr[0]
.sym 14565 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$22178
.sym 14566 CLK$SB_IO_IN_$glb_clk
.sym 14572 b1_rd_addr[8]
.sym 14573 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655
.sym 14574 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15875
.sym 14575 $abc$24351$new_n785_
.sym 14576 $abc$24351$new_n618_
.sym 14577 $abc$24351$new_n611_
.sym 14579 b1_rd_addr[0]
.sym 14585 b1_data_out[1]
.sym 14588 b2_fin
.sym 14591 b1_fin
.sym 14601 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 14606 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655
.sym 14616 $PACKER_VCC_NET
.sym 14619 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$22178
.sym 14621 $abc$24351$eq$demo.v:804$6861_Y
.sym 14625 $abc$24351$new_n641_
.sym 14649 b3_rd_addr[1]
.sym 14651 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492
.sym 14652 b3_rd_addr[3]
.sym 14653 b3_rd_addr[4]
.sym 14655 b3_rd_addr[0]
.sym 14656 b3_rd_addr[7]
.sym 14662 b3_rd_addr[5]
.sym 14675 b3_rd_addr[2]
.sym 14679 b3_rd_addr[6]
.sym 14681 $nextpnr_ICESTORM_LC_5$O
.sym 14684 b3_rd_addr[0]
.sym 14687 $auto$alumacc.cc:474:replace_alu$7930.C[2]
.sym 14689 b3_rd_addr[1]
.sym 14693 $auto$alumacc.cc:474:replace_alu$7930.C[3]
.sym 14695 b3_rd_addr[2]
.sym 14697 $auto$alumacc.cc:474:replace_alu$7930.C[2]
.sym 14699 $auto$alumacc.cc:474:replace_alu$7930.C[4]
.sym 14702 b3_rd_addr[3]
.sym 14703 $auto$alumacc.cc:474:replace_alu$7930.C[3]
.sym 14705 $auto$alumacc.cc:474:replace_alu$7930.C[5]
.sym 14708 b3_rd_addr[4]
.sym 14709 $auto$alumacc.cc:474:replace_alu$7930.C[4]
.sym 14711 $auto$alumacc.cc:474:replace_alu$7930.C[6]
.sym 14713 b3_rd_addr[5]
.sym 14715 $auto$alumacc.cc:474:replace_alu$7930.C[5]
.sym 14717 $auto$alumacc.cc:474:replace_alu$7930.C[7]
.sym 14719 b3_rd_addr[6]
.sym 14721 $auto$alumacc.cc:474:replace_alu$7930.C[6]
.sym 14723 $auto$alumacc.cc:474:replace_alu$7930.C[8]
.sym 14726 b3_rd_addr[7]
.sym 14727 $auto$alumacc.cc:474:replace_alu$7930.C[7]
.sym 14728 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492
.sym 14729 CLK$SB_IO_IN_$glb_clk
.sym 14734 $abc$24351$logic_and$demo.v:725$6839_Y_new_
.sym 14735 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 14748 b1_rd_addr[0]
.sym 14752 b1_rd_en
.sym 14756 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 14758 b3_rd_addr[3]
.sym 14764 b2_fin
.sym 14767 $auto$alumacc.cc:474:replace_alu$7930.C[8]
.sym 14772 b3_rd_addr[8]
.sym 14774 b2_fin
.sym 14776 $PACKER_VCC_NET
.sym 14778 $abc$24351$eq$demo.v:804$6861_Y
.sym 14786 b1_fin
.sym 14788 b3_fin
.sym 14790 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492
.sym 14792 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 14794 b3_rd_addr[0]
.sym 14798 $abc$24351$new_n642_
.sym 14800 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 14802 b4_fin
.sym 14803 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19780
.sym 14805 b3_rd_addr[8]
.sym 14808 $auto$alumacc.cc:474:replace_alu$7930.C[8]
.sym 14817 $abc$24351$eq$demo.v:804$6861_Y
.sym 14819 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 14820 b4_fin
.sym 14824 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19780
.sym 14830 b1_fin
.sym 14831 b2_fin
.sym 14836 b3_fin
.sym 14837 $abc$24351$new_n642_
.sym 14841 b3_rd_addr[0]
.sym 14843 $PACKER_VCC_NET
.sym 14847 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 14851 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492
.sym 14852 CLK$SB_IO_IN_$glb_clk
.sym 14854 $abc$24351$new_n624_
.sym 14855 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432
.sym 14856 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23633
.sym 14857 $abc$24351$new_n430_
.sym 14859 b2_rd_addr[1]
.sym 14860 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17685
.sym 14872 $PACKER_VCC_NET
.sym 14875 b1_rd_en
.sym 14879 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 14880 $abc$24351$logic_and$demo.v:725$6839_Y_new_
.sym 14881 b2_rd_addr[1]
.sym 14882 $abc$24351$logic_and$demo.v:737$6845_Y_new_
.sym 14888 $abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_
.sym 14895 b3_fin
.sym 14897 $abc$24351$eq$demo.v:782$6855_Y
.sym 14899 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 14901 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 14902 $abc$24351$procmux$6889_Y[13]_new_
.sym 14903 $abc$24351$new_n417_
.sym 14907 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 14908 b4_fin
.sym 14913 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23633
.sym 14915 $abc$24351$new_n437_
.sym 14917 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 14919 b4_rd_en
.sym 14922 $abc$24351$new_n431_
.sym 14923 b3_rd_en
.sym 14924 b2_fin
.sym 14925 b1_fin
.sym 14928 $abc$24351$new_n437_
.sym 14929 $abc$24351$new_n417_
.sym 14930 $abc$24351$new_n431_
.sym 14931 b3_rd_en
.sym 14935 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 14936 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 14937 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 14942 $abc$24351$eq$demo.v:782$6855_Y
.sym 14946 $abc$24351$procmux$6889_Y[13]_new_
.sym 14947 b4_fin
.sym 14949 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 14952 b3_fin
.sym 14953 $abc$24351$procmux$6889_Y[13]_new_
.sym 14954 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 14958 b4_rd_en
.sym 14964 b3_fin
.sym 14965 b3_rd_en
.sym 14971 b3_fin
.sym 14972 b1_fin
.sym 14973 b4_fin
.sym 14974 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23633
.sym 14975 CLK$SB_IO_IN_$glb_clk
.sym 14976 b2_fin
.sym 14977 b4_rd_en
.sym 14978 $abc$24351$new_n787_
.sym 14980 $abc$24351$new_n426_
.sym 14981 $abc$24351$new_n744_
.sym 14982 $abc$24351$logic_and$demo.v:731$6842_Y_new_
.sym 14983 $abc$24351$new_n681_
.sym 14988 $PACKER_VCC_NET
.sym 14991 $abc$24351$eq$demo.v:782$6855_Y
.sym 15002 $PACKER_VCC_NET
.sym 15003 b4_fin
.sym 15005 $abc$24351$procmux$6889_Y[13]_new_
.sym 15010 b4_rd_en
.sym 15011 $abc$24351$procmux$6889_Y[13]_new_
.sym 15012 $PACKER_GND_NET
.sym 15018 $abc$24351$new_n740_
.sym 15019 $abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_
.sym 15020 b2_fin
.sym 15022 $abc$24351$logic_and$demo.v:685$6818_Y_new_
.sym 15023 b1_fin
.sym 15025 $abc$24351$new_n738_
.sym 15026 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 15027 b2_rd_en
.sym 15028 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 15031 $abc$24351$procmux$6889_Y[13]_new_
.sym 15033 b1_rd_en
.sym 15037 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$15547[3]_new_inv_
.sym 15038 $abc$24351$new_n614_
.sym 15039 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 15042 $abc$24351$logic_and$demo.v:689$6822_Y_new_
.sym 15045 b2_valid
.sym 15046 $abc$24351$new_n417_
.sym 15051 b2_rd_en
.sym 15053 b2_valid
.sym 15060 b1_rd_en
.sym 15063 $abc$24351$procmux$6889_Y[13]_new_
.sym 15064 $abc$24351$new_n417_
.sym 15065 b2_fin
.sym 15066 b1_fin
.sym 15072 b2_rd_en
.sym 15076 $abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_
.sym 15078 $abc$24351$logic_and$demo.v:689$6822_Y_new_
.sym 15081 $abc$24351$new_n738_
.sym 15082 $abc$24351$new_n740_
.sym 15083 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 15084 $abc$24351$procmux$6889_Y[13]_new_
.sym 15087 $abc$24351$logic_and$demo.v:685$6818_Y_new_
.sym 15088 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$15547[3]_new_inv_
.sym 15089 $abc$24351$new_n614_
.sym 15090 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 15093 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 15095 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 15098 CLK$SB_IO_IN_$glb_clk
.sym 15100 $abc$24351$new_n743_
.sym 15101 pixel_data[6]
.sym 15102 $0\pixel_data[15:0][12]
.sym 15103 $abc$24351$new_n425_
.sym 15104 $0\pixel_data[15:0][0]
.sym 15107 pixel_data[10]
.sym 15119 b1_fin
.sym 15135 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509
.sym 15141 $abc$24351$logic_and$demo.v:697$6830_Y_new_
.sym 15144 $abc$24351$new_n739_
.sym 15145 b3_valid
.sym 15146 $abc$24351$new_n741_
.sym 15147 $abc$24351$new_n747_
.sym 15149 $abc$24351$new_n436_
.sym 15150 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 15151 $abc$24351$new_n416_
.sym 15152 b2_valid
.sym 15153 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 15154 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 15155 $abc$24351$new_n423_
.sym 15156 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 15159 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509
.sym 15160 $abc$24351$new_n425_
.sym 15161 $abc$24351$new_n746_
.sym 15166 b2_rd_en
.sym 15167 b3_rd_en
.sym 15169 $abc$24351$logic_and$demo.v:685$6818_Y_new_
.sym 15171 $abc$24351$procmux$6889_Y[13]_new_
.sym 15172 $abc$24351$logic_and$demo.v:693$6826_Y_new_
.sym 15174 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 15175 $abc$24351$procmux$6889_Y[13]_new_
.sym 15176 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 15177 $abc$24351$new_n739_
.sym 15180 $abc$24351$new_n741_
.sym 15181 b2_rd_en
.sym 15182 $abc$24351$new_n416_
.sym 15186 $abc$24351$new_n747_
.sym 15187 b3_rd_en
.sym 15189 $abc$24351$new_n436_
.sym 15193 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 15194 $abc$24351$logic_and$demo.v:685$6818_Y_new_
.sym 15195 b2_valid
.sym 15198 b3_valid
.sym 15199 $abc$24351$new_n423_
.sym 15200 $abc$24351$logic_and$demo.v:697$6830_Y_new_
.sym 15201 $abc$24351$procmux$6889_Y[13]_new_
.sym 15204 $abc$24351$new_n423_
.sym 15207 $abc$24351$logic_and$demo.v:693$6826_Y_new_
.sym 15210 $abc$24351$new_n746_
.sym 15211 $abc$24351$new_n425_
.sym 15212 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 15213 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 15217 b3_valid
.sym 15218 b3_rd_en
.sym 15220 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509
.sym 15221 CLK$SB_IO_IN_$glb_clk
.sym 15223 pixel_data[4]
.sym 15224 pixel_data[7]
.sym 15225 $abc$24351$new_n374_
.sym 15226 pixel_data[13]
.sym 15227 pixel_data[14]
.sym 15229 $abc$24351$auto$wreduce.cc:455:run$7862[1]_new_inv_
.sym 15230 pixel_data[12]
.sym 15236 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 15238 $abc$24351$procmux$7551_Y[15]_new_inv_
.sym 15241 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 15253 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965
.sym 15264 pb_data_out[2]
.sym 15270 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 15274 b3_rd_en
.sym 15278 $abc$24351$auto$wreduce.cc:455:run$7860[1]_new_inv_
.sym 15280 b4_rd_en
.sym 15281 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 15283 cb_data_out[2]
.sym 15284 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 15286 $abc$24351$auto$wreduce.cc:455:run$7862[1]_new_inv_
.sym 15287 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12075
.sym 15288 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 15294 $abc$24351$procmux$6889_Y[13]_new_
.sym 15297 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 15298 $abc$24351$procmux$6889_Y[13]_new_
.sym 15309 $abc$24351$auto$wreduce.cc:455:run$7862[1]_new_inv_
.sym 15310 $abc$24351$auto$wreduce.cc:455:run$7860[1]_new_inv_
.sym 15312 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 15315 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12075
.sym 15324 b3_rd_en
.sym 15327 cb_data_out[2]
.sym 15328 pb_data_out[2]
.sym 15329 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 15330 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 15342 b4_rd_en
.sym 15344 CLK$SB_IO_IN_$glb_clk
.sym 15346 $abc$24351$auto$ice40_ffinit.cc:141:execute$24297
.sym 15347 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965
.sym 15348 $abc$24351$auto$wreduce.cc:455:run$7862[3]_new_inv_
.sym 15349 $abc$24351$procmux$7730_Y[3]_new_inv_
.sym 15351 $PACKER_GND_NET
.sym 15352 $abc$24351$auto$wreduce.cc:455:run$7860[3]_new_inv_
.sym 15353 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12075
.sym 15359 $PACKER_VCC_NET
.sym 15371 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 15380 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 15381 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965
.sym 15387 pb_data_out[6]
.sym 15392 $abc$24351$new_n555_
.sym 15394 data[4]
.sym 15395 $abc$24351$techmap$shiftx$demo.v:493$6797.$4\buffer[7:0][1]_new_inv_
.sym 15398 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 15400 $abc$24351$new_n551_
.sym 15403 $abc$24351$new_n732_
.sym 15405 $abc$24351$techmap$shiftx$demo.v:493$6797.$4\buffer[7:0][0]_new_inv_
.sym 15406 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 15408 data[6]
.sym 15409 data[0]
.sym 15410 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 15411 cb_data_out[6]
.sym 15412 $abc$24351$new_n559_
.sym 15413 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 15414 $0\bit_counter[2:0][1]
.sym 15415 data[2]
.sym 15416 $abc$24351$new_n545_
.sym 15420 data[0]
.sym 15421 data[4]
.sym 15422 $0\bit_counter[2:0][1]
.sym 15423 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 15426 cb_data_out[6]
.sym 15427 pb_data_out[6]
.sym 15428 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 15429 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 15432 $abc$24351$new_n732_
.sym 15433 data[6]
.sym 15434 $0\bit_counter[2:0][1]
.sym 15435 data[2]
.sym 15438 $abc$24351$techmap$shiftx$demo.v:493$6797.$4\buffer[7:0][1]_new_inv_
.sym 15439 $abc$24351$techmap$shiftx$demo.v:493$6797.$4\buffer[7:0][0]_new_inv_
.sym 15440 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 15444 $abc$24351$new_n545_
.sym 15446 $abc$24351$new_n551_
.sym 15447 data[2]
.sym 15451 $abc$24351$new_n559_
.sym 15452 data[6]
.sym 15453 $abc$24351$new_n545_
.sym 15457 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 15458 $0\bit_counter[2:0][1]
.sym 15459 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 15462 data[4]
.sym 15463 $abc$24351$new_n545_
.sym 15464 $abc$24351$new_n555_
.sym 15466 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087_$glb_ce
.sym 15467 CLK$SB_IO_IN_$glb_clk
.sym 15471 pixel_bit_counter[0]
.sym 15472 $0\bit_counter[2:0][1]
.sym 15474 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12181
.sym 15476 bit_counter[1]
.sym 15478 $PACKER_GND_NET
.sym 15485 pb_rd_en
.sym 15487 $0\pixel_bit_counter[3:0][1]
.sym 15490 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967
.sym 15491 pb_data_out[6]
.sym 15494 $PACKER_VCC_NET
.sym 15496 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 15499 $PACKER_GND_NET
.sym 15502 $abc$24351$new_n545_
.sym 15510 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 15511 $abc$24351$new_n553_
.sym 15512 $abc$24351$new_n734_
.sym 15513 $abc$24351$new_n545_
.sym 15521 data[5]
.sym 15522 $abc$24351$new_n557_
.sym 15523 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 15524 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 15529 $0\bit_counter[2:0][1]
.sym 15530 data[7]
.sym 15531 data[1]
.sym 15532 data[3]
.sym 15533 $abc$24351$new_n561_
.sym 15538 data[7]
.sym 15543 $abc$24351$new_n734_
.sym 15544 $0\bit_counter[2:0][1]
.sym 15545 data[3]
.sym 15546 data[7]
.sym 15555 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 15556 data[1]
.sym 15557 data[5]
.sym 15558 $0\bit_counter[2:0][1]
.sym 15561 $abc$24351$new_n557_
.sym 15563 $abc$24351$new_n545_
.sym 15564 data[5]
.sym 15567 data[7]
.sym 15568 $abc$24351$new_n561_
.sym 15570 $abc$24351$new_n545_
.sym 15574 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 15575 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 15580 $abc$24351$new_n553_
.sym 15581 data[3]
.sym 15582 $abc$24351$new_n545_
.sym 15589 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087_$glb_ce
.sym 15590 CLK$SB_IO_IN_$glb_clk
.sym 15592 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 15595 bit_counter[0]
.sym 15599 $0\pixel_bit_counter[3:0][0]
.sym 15608 $PACKER_VCC_NET
.sym 15612 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 15644 $0\bit_counter[2:0][0]
.sym 15647 $PACKER_VCC_NET
.sym 15648 bit_counter[1]
.sym 15652 bit_counter[0]
.sym 15653 bit_counter[2]
.sym 15654 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 15659 $0\bit_counter[2:0][2]
.sym 15660 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12150
.sym 15665 $nextpnr_ICESTORM_LC_7$O
.sym 15667 bit_counter[0]
.sym 15671 $auto$alumacc.cc:474:replace_alu$7939.C[2]
.sym 15673 bit_counter[1]
.sym 15674 $PACKER_VCC_NET
.sym 15679 $PACKER_VCC_NET
.sym 15680 bit_counter[2]
.sym 15681 $auto$alumacc.cc:474:replace_alu$7939.C[2]
.sym 15684 bit_counter[0]
.sym 15686 $PACKER_VCC_NET
.sym 15691 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 15698 $0\bit_counter[2:0][2]
.sym 15711 $0\bit_counter[2:0][0]
.sym 15712 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12150
.sym 15713 CLK$SB_IO_IN_$glb_clk
.sym 16553 $abc$24351$new_n616_
.sym 16554 $abc$24351$new_n617_
.sym 16555 $abc$24351$eq$demo.v:771$6852_Y
.sym 16556 $abc$24351$new_n776_
.sym 16557 $abc$24351$new_n764_
.sym 16558 $abc$24351$new_n778_
.sym 16559 b1_rd_addr[1]
.sym 16560 $abc$24351$new_n777_
.sym 16597 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655
.sym 16599 b1_rd_addr[4]
.sym 16601 b1_rd_addr[6]
.sym 16606 b1_rd_addr[3]
.sym 16610 b1_rd_addr[0]
.sym 16613 b1_rd_addr[2]
.sym 16616 b1_rd_addr[5]
.sym 16625 b1_rd_addr[1]
.sym 16626 b1_rd_addr[7]
.sym 16627 $nextpnr_ICESTORM_LC_4$O
.sym 16630 b1_rd_addr[0]
.sym 16633 $auto$alumacc.cc:474:replace_alu$7924.C[2]
.sym 16636 b1_rd_addr[1]
.sym 16639 $auto$alumacc.cc:474:replace_alu$7924.C[3]
.sym 16642 b1_rd_addr[2]
.sym 16643 $auto$alumacc.cc:474:replace_alu$7924.C[2]
.sym 16645 $auto$alumacc.cc:474:replace_alu$7924.C[4]
.sym 16647 b1_rd_addr[3]
.sym 16649 $auto$alumacc.cc:474:replace_alu$7924.C[3]
.sym 16651 $auto$alumacc.cc:474:replace_alu$7924.C[5]
.sym 16654 b1_rd_addr[4]
.sym 16655 $auto$alumacc.cc:474:replace_alu$7924.C[4]
.sym 16657 $auto$alumacc.cc:474:replace_alu$7924.C[6]
.sym 16660 b1_rd_addr[5]
.sym 16661 $auto$alumacc.cc:474:replace_alu$7924.C[5]
.sym 16663 $auto$alumacc.cc:474:replace_alu$7924.C[7]
.sym 16666 b1_rd_addr[6]
.sym 16667 $auto$alumacc.cc:474:replace_alu$7924.C[6]
.sym 16669 $auto$alumacc.cc:474:replace_alu$7924.C[8]
.sym 16671 b1_rd_addr[7]
.sym 16673 $auto$alumacc.cc:474:replace_alu$7924.C[7]
.sym 16674 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655
.sym 16675 CLK$SB_IO_IN_$glb_clk
.sym 16683 $abc$24351$sub$demo.v:817$6863_Y[2]
.sym 16684 $abc$24351$sub$demo.v:817$6863_Y[0]
.sym 16685 bw_pxls_ptr[0]
.sym 16686 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 16687 bw_pxls_ptr[2]
.sym 16688 bw_pxls_ptr[1]
.sym 16690 $PACKER_GND_NET
.sym 16691 $PACKER_GND_NET
.sym 16710 b1_rd_addr[6]
.sym 16712 b1_rd_addr[7]
.sym 16719 b1_rd_addr[2]
.sym 16721 b1_rd_addr[3]
.sym 16723 b1_fin
.sym 16732 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 16737 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17685
.sym 16738 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 16743 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 16753 $auto$alumacc.cc:474:replace_alu$7924.C[8]
.sym 16760 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655
.sym 16762 $abc$24351$new_n618_
.sym 16763 $abc$24351$new_n778_
.sym 16764 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 16765 $abc$24351$new_n777_
.sym 16768 $abc$24351$eq$demo.v:771$6852_Y
.sym 16769 $abc$24351$logic_and$demo.v:725$6839_Y_new_
.sym 16771 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 16772 $PACKER_VCC_NET
.sym 16773 b1_rd_addr[0]
.sym 16774 b1_rd_addr[8]
.sym 16778 b1_fin
.sym 16779 $abc$24351$new_n611_
.sym 16791 b1_rd_addr[8]
.sym 16794 $auto$alumacc.cc:474:replace_alu$7924.C[8]
.sym 16799 $abc$24351$new_n611_
.sym 16800 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 16803 $abc$24351$new_n618_
.sym 16806 $abc$24351$new_n611_
.sym 16809 $abc$24351$new_n777_
.sym 16810 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 16811 $abc$24351$new_n778_
.sym 16812 $abc$24351$logic_and$demo.v:725$6839_Y_new_
.sym 16815 b1_rd_addr[0]
.sym 16817 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 16821 $abc$24351$eq$demo.v:771$6852_Y
.sym 16822 b1_fin
.sym 16833 $PACKER_VCC_NET
.sym 16836 b1_rd_addr[0]
.sym 16837 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655
.sym 16838 CLK$SB_IO_IN_$glb_clk
.sym 16842 b2_rd_addr[2]
.sym 16843 b2_rd_addr[3]
.sym 16844 b2_rd_addr[4]
.sym 16845 b2_rd_addr[5]
.sym 16846 b2_rd_addr[6]
.sym 16847 b2_rd_addr[7]
.sym 16852 b1_rd_addr[8]
.sym 16856 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655
.sym 16858 $abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_
.sym 16859 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 16864 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 16867 $abc$24351$new_n785_
.sym 16870 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 16883 b1_rd_en
.sym 16892 $abc$24351$sub$demo.v:817$6863_Y[0]
.sym 16906 $abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_
.sym 16909 b1_fin
.sym 16934 b1_fin
.sym 16935 b1_rd_en
.sym 16938 $abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_
.sym 16940 $abc$24351$sub$demo.v:817$6863_Y[0]
.sym 16960 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304_$glb_ce
.sym 16961 CLK$SB_IO_IN_$glb_clk
.sym 16963 b2_rd_addr[8]
.sym 16964 $abc$24351$eq$demo.v:782$6855_Y
.sym 16965 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432
.sym 16966 $abc$24351$new_n626_
.sym 16968 $abc$24351$new_n627_
.sym 16969 b2_rd_addr[0]
.sym 16989 b2_rd_addr[3]
.sym 16992 b4_rd_en
.sym 16997 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432
.sym 17006 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23633
.sym 17007 $abc$24351$new_n431_
.sym 17009 b2_rd_addr[1]
.sym 17014 b2_fin
.sym 17015 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17685
.sym 17020 b3_fin
.sym 17021 $abc$24351$eq$demo.v:782$6855_Y
.sym 17026 b2_rd_addr[0]
.sym 17028 $abc$24351$new_n624_
.sym 17029 b1_fin
.sym 17034 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 17038 $abc$24351$eq$demo.v:782$6855_Y
.sym 17040 b2_fin
.sym 17043 $abc$24351$new_n624_
.sym 17046 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23633
.sym 17050 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 17051 b1_fin
.sym 17056 b3_fin
.sym 17057 $abc$24351$new_n431_
.sym 17067 b2_rd_addr[1]
.sym 17073 b2_rd_addr[0]
.sym 17075 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23633
.sym 17076 $abc$24351$new_n624_
.sym 17083 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17685
.sym 17084 CLK$SB_IO_IN_$glb_clk
.sym 17086 $abc$24351$new_n668_
.sym 17087 $abc$24351$new_n786_
.sym 17088 $abc$24351$new_n667_
.sym 17089 $abc$24351$new_n670_
.sym 17090 pixel_data[1]
.sym 17091 pixel_data[5]
.sym 17092 pixel_data[0]
.sym 17093 $abc$24351$new_n671_
.sym 17111 $abc$24351$procmux$6889_Y[13]_new_
.sym 17116 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 17127 b1_fin
.sym 17130 $abc$24351$new_n430_
.sym 17131 $abc$24351$new_n744_
.sym 17132 $abc$24351$logic_and$demo.v:731$6842_Y_new_
.sym 17133 $abc$24351$logic_and$demo.v:725$6839_Y_new_
.sym 17135 $abc$24351$new_n743_
.sym 17137 $abc$24351$new_n785_
.sym 17143 b4_rd_en
.sym 17144 b2_rd_en
.sym 17145 b2_fin
.sym 17146 b4_fin
.sym 17148 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 17149 $abc$24351$logic_and$demo.v:737$6845_Y_new_
.sym 17151 b4_rd_en
.sym 17152 $abc$24351$new_n786_
.sym 17153 $abc$24351$new_n667_
.sym 17154 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509
.sym 17155 $abc$24351$new_n417_
.sym 17156 $abc$24351$new_n422_
.sym 17157 b1_rd_en
.sym 17158 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 17160 b4_rd_en
.sym 17161 $abc$24351$new_n430_
.sym 17162 $abc$24351$new_n744_
.sym 17163 $abc$24351$new_n417_
.sym 17166 $abc$24351$new_n667_
.sym 17167 $abc$24351$new_n786_
.sym 17168 $abc$24351$new_n785_
.sym 17169 $abc$24351$logic_and$demo.v:725$6839_Y_new_
.sym 17178 $abc$24351$logic_and$demo.v:731$6842_Y_new_
.sym 17179 b1_fin
.sym 17180 b1_rd_en
.sym 17184 $abc$24351$new_n422_
.sym 17185 $abc$24351$new_n743_
.sym 17186 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 17187 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 17190 b2_rd_en
.sym 17191 b2_fin
.sym 17197 b4_rd_en
.sym 17198 $abc$24351$logic_and$demo.v:737$6845_Y_new_
.sym 17199 b4_fin
.sym 17206 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17209 $abc$24351$new_n769_
.sym 17210 $abc$24351$new_n770_
.sym 17211 pixel_data[2]
.sym 17212 $abc$24351$new_n373_
.sym 17213 $abc$24351$new_n767_
.sym 17214 $abc$24351$new_n768_
.sym 17215 pixel_data[8]
.sym 17216 pixel_data[9]
.sym 17221 b2_data_out[2]
.sym 17240 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 17253 $abc$24351$logic_and$demo.v:725$6839_Y_new_
.sym 17255 $abc$24351$logic_and$demo.v:731$6842_Y_new_
.sym 17256 $abc$24351$procmux$7551_Y[15]_new_inv_
.sym 17259 $abc$24351$new_n787_
.sym 17260 $0\pixel_data[15:0][12]
.sym 17261 $abc$24351$new_n426_
.sym 17263 $abc$24351$logic_and$demo.v:737$6845_Y_new_
.sym 17264 $abc$24351$new_n681_
.sym 17269 $abc$24351$new_n425_
.sym 17271 $abc$24351$procmux$6889_Y[13]_new_
.sym 17278 $0\pixel_data[15:0][0]
.sym 17281 b4_valid
.sym 17283 b4_valid
.sym 17284 $abc$24351$new_n425_
.sym 17285 $abc$24351$logic_and$demo.v:737$6845_Y_new_
.sym 17286 $abc$24351$procmux$6889_Y[13]_new_
.sym 17289 $0\pixel_data[15:0][12]
.sym 17296 $abc$24351$new_n681_
.sym 17297 $abc$24351$new_n426_
.sym 17298 $0\pixel_data[15:0][0]
.sym 17301 $abc$24351$procmux$6889_Y[13]_new_
.sym 17302 $abc$24351$new_n426_
.sym 17307 $abc$24351$procmux$7551_Y[15]_new_inv_
.sym 17308 $abc$24351$logic_and$demo.v:725$6839_Y_new_
.sym 17309 $abc$24351$new_n787_
.sym 17310 $abc$24351$logic_and$demo.v:731$6842_Y_new_
.sym 17327 $0\pixel_data[15:0][0]
.sym 17329 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304_$glb_ce
.sym 17330 CLK$SB_IO_IN_$glb_clk
.sym 17332 $abc$24351$new_n772_
.sym 17333 $abc$24351$shiftx$demo.v:474$6793.buffer[0]_new_inv_
.sym 17334 $abc$24351$techmap$shiftx$demo.v:474$6793.$4\buffer[15:0][3]_new_
.sym 17335 pixel_data[15]
.sym 17336 $abc$24351$new_n781_
.sym 17337 $abc$24351$techmap$shiftx$demo.v:474$6793.$4\buffer[15:0][0]_new_
.sym 17338 pixel_data[11]
.sym 17339 pixel_data[3]
.sym 17348 b2_rd_addr[1]
.sym 17361 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 17376 pixel_data[13]
.sym 17383 $0\pixel_data[15:0][12]
.sym 17385 $0\pixel_data[15:0][0]
.sym 17393 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 17394 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 17395 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 17401 pixel_data[14]
.sym 17402 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 17403 $0\pixel_bit_counter[3:0][1]
.sym 17409 $0\pixel_data[15:0][12]
.sym 17412 $0\pixel_data[15:0][0]
.sym 17418 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 17419 pixel_data[13]
.sym 17420 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 17421 pixel_data[14]
.sym 17424 $0\pixel_data[15:0][0]
.sym 17433 $0\pixel_data[15:0][12]
.sym 17442 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 17443 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 17444 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 17445 $0\pixel_bit_counter[3:0][1]
.sym 17448 $0\pixel_data[15:0][12]
.sym 17452 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304_$glb_ce
.sym 17453 CLK$SB_IO_IN_$glb_clk
.sym 17455 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13996
.sym 17460 pixel_bit_counter[1]
.sym 17461 $0\pixel_bit_counter[3:0][1]
.sym 17479 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 17481 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 17487 $abc$24351$auto$ice40_ffinit.cc:141:execute$24297
.sym 17497 $abc$24351$shiftx$demo.v:474$6793.buffer[0]_new_inv_
.sym 17499 $0\bit_counter[2:0][1]
.sym 17505 $0\pixel_bit_counter[3:0][1]
.sym 17506 $abc$24351$auto$wreduce.cc:455:run$7862[3]_new_inv_
.sym 17507 $abc$24351$shiftx$demo.v:493$6797.buffer[0]_new_inv_
.sym 17512 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 17515 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 17518 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 17519 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 17520 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 17521 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 17522 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 17523 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12075
.sym 17526 $abc$24351$auto$wreduce.cc:455:run$7860[3]_new_inv_
.sym 17527 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 17529 $abc$24351$shiftx$demo.v:493$6797.buffer[0]_new_inv_
.sym 17530 $abc$24351$shiftx$demo.v:474$6793.buffer[0]_new_inv_
.sym 17531 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 17532 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 17536 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 17537 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 17541 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 17542 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 17543 $0\pixel_bit_counter[3:0][1]
.sym 17544 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 17547 $abc$24351$auto$wreduce.cc:455:run$7860[3]_new_inv_
.sym 17549 $abc$24351$auto$wreduce.cc:455:run$7862[3]_new_inv_
.sym 17550 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 17566 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 17567 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 17568 $0\bit_counter[2:0][1]
.sym 17571 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 17574 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 17575 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12075
.sym 17576 CLK$SB_IO_IN_$glb_clk
.sym 17580 $0\pixel_bit_counter[3:0][2]
.sym 17581 $0\pixel_bit_counter[3:0][3]
.sym 17582 pixel_bit_counter[3]
.sym 17583 pixel_bit_counter[2]
.sym 17584 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 17585 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 17592 $PACKER_GND_NET
.sym 17607 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 17619 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 17621 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12181
.sym 17622 $0\bit_counter[2:0][1]
.sym 17624 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12150
.sym 17634 bit_counter[1]
.sym 17650 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 17664 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 17671 bit_counter[1]
.sym 17684 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12150
.sym 17685 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 17694 $0\bit_counter[2:0][1]
.sym 17698 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12181
.sym 17699 CLK$SB_IO_IN_$glb_clk
.sym 17703 MOSI$SB_IO_OUT
.sym 17715 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12181
.sym 17722 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965
.sym 17744 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965
.sym 17748 $PACKER_VCC_NET
.sym 17752 pixel_bit_counter[0]
.sym 17757 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 17765 $0\pixel_bit_counter[3:0][0]
.sym 17776 $0\pixel_bit_counter[3:0][0]
.sym 17794 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 17817 pixel_bit_counter[0]
.sym 17818 $PACKER_VCC_NET
.sym 17821 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965
.sym 17822 CLK$SB_IO_IN_$glb_clk
.sym 18661 b1_data_out[0]
.sym 18663 b1_data_out[1]
.sym 18665 b1_data_out[2]
.sym 18667 b1_data_out[3]
.sym 18705 b1_rd_addr[2]
.sym 18706 b1_rd_addr[3]
.sym 18707 $abc$24351$new_n764_
.sym 18708 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 18709 b1_rd_addr[6]
.sym 18710 b1_rd_addr[7]
.sym 18711 $abc$24351$new_n616_
.sym 18712 $abc$24351$new_n617_
.sym 18714 $abc$24351$new_n776_
.sym 18715 b1_rd_addr[4]
.sym 18716 b1_rd_addr[5]
.sym 18717 b1_rd_addr[1]
.sym 18719 b1_data_out[0]
.sym 18720 b1_data_out[1]
.sym 18721 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15875
.sym 18723 b1_data_out[2]
.sym 18725 b1_data_out[7]
.sym 18727 b1_rd_addr[8]
.sym 18728 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 18729 b1_data_out[5]
.sym 18731 b1_data_out[6]
.sym 18732 b1_data_out[4]
.sym 18733 b1_data_out[3]
.sym 18734 b1_rd_addr[0]
.sym 18737 b1_rd_addr[7]
.sym 18738 b1_rd_addr[6]
.sym 18739 b1_rd_addr[8]
.sym 18742 b1_rd_addr[3]
.sym 18743 b1_rd_addr[2]
.sym 18744 b1_rd_addr[4]
.sym 18745 b1_rd_addr[5]
.sym 18748 $abc$24351$new_n617_
.sym 18749 $abc$24351$new_n616_
.sym 18750 b1_rd_addr[0]
.sym 18751 b1_rd_addr[1]
.sym 18754 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 18755 b1_data_out[2]
.sym 18756 b1_data_out[3]
.sym 18757 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 18760 b1_data_out[0]
.sym 18761 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 18762 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 18763 b1_data_out[1]
.sym 18766 b1_data_out[5]
.sym 18767 b1_data_out[4]
.sym 18768 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 18769 $abc$24351$new_n764_
.sym 18773 b1_rd_addr[1]
.sym 18778 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 18779 $abc$24351$new_n776_
.sym 18780 b1_data_out[6]
.sym 18781 b1_data_out[7]
.sym 18782 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15875
.sym 18783 CLK$SB_IO_IN_$glb_clk
.sym 18789 b1_data_out[4]
.sym 18791 b1_data_out[5]
.sym 18793 b1_data_out[6]
.sym 18795 b1_data_out[7]
.sym 18817 $PACKER_VCC_NET
.sym 18822 $PACKER_VCC_NET
.sym 18826 $PACKER_VCC_NET
.sym 18845 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 18853 b1_data_out[4]
.sym 18867 $abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_
.sym 18870 bw_pxls_ptr[0]
.sym 18875 $PACKER_VCC_NET
.sym 18880 bw_pxls_ptr[2]
.sym 18886 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 18888 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 18889 bw_pxls_ptr[1]
.sym 18892 $abc$24351$sub$demo.v:817$6863_Y[2]
.sym 18895 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 18898 $nextpnr_ICESTORM_LC_6$O
.sym 18901 bw_pxls_ptr[0]
.sym 18904 $auto$alumacc.cc:474:replace_alu$7945.C[2]
.sym 18906 $PACKER_VCC_NET
.sym 18907 bw_pxls_ptr[1]
.sym 18912 bw_pxls_ptr[2]
.sym 18913 $PACKER_VCC_NET
.sym 18914 $auto$alumacc.cc:474:replace_alu$7945.C[2]
.sym 18918 $PACKER_VCC_NET
.sym 18920 bw_pxls_ptr[0]
.sym 18923 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 18929 $abc$24351$sub$demo.v:817$6863_Y[2]
.sym 18931 $abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_
.sym 18935 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 18944 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 18945 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304_$glb_ce
.sym 18946 CLK$SB_IO_IN_$glb_clk
.sym 18964 b1_rd_addr[7]
.sym 18966 b1_rd_addr[3]
.sym 18968 b1_rd_addr[6]
.sym 18970 b1_rd_addr[2]
.sym 18973 b1_rd_addr[4]
.sym 18975 b1_rd_addr[5]
.sym 18991 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432
.sym 19003 b2_rd_addr[0]
.sym 19009 b2_rd_addr[4]
.sym 19010 b2_rd_addr[5]
.sym 19011 b2_rd_addr[6]
.sym 19012 b2_rd_addr[7]
.sym 19015 b2_rd_addr[2]
.sym 19016 b2_rd_addr[3]
.sym 19018 b2_rd_addr[1]
.sym 19021 $nextpnr_ICESTORM_LC_14$O
.sym 19023 b2_rd_addr[0]
.sym 19027 $auto$alumacc.cc:474:replace_alu$7927.C[2]
.sym 19029 b2_rd_addr[1]
.sym 19033 $auto$alumacc.cc:474:replace_alu$7927.C[3]
.sym 19035 b2_rd_addr[2]
.sym 19037 $auto$alumacc.cc:474:replace_alu$7927.C[2]
.sym 19039 $auto$alumacc.cc:474:replace_alu$7927.C[4]
.sym 19041 b2_rd_addr[3]
.sym 19043 $auto$alumacc.cc:474:replace_alu$7927.C[3]
.sym 19045 $auto$alumacc.cc:474:replace_alu$7927.C[5]
.sym 19048 b2_rd_addr[4]
.sym 19049 $auto$alumacc.cc:474:replace_alu$7927.C[4]
.sym 19051 $auto$alumacc.cc:474:replace_alu$7927.C[6]
.sym 19054 b2_rd_addr[5]
.sym 19055 $auto$alumacc.cc:474:replace_alu$7927.C[5]
.sym 19057 $auto$alumacc.cc:474:replace_alu$7927.C[7]
.sym 19060 b2_rd_addr[6]
.sym 19061 $auto$alumacc.cc:474:replace_alu$7927.C[6]
.sym 19063 $auto$alumacc.cc:474:replace_alu$7927.C[8]
.sym 19066 b2_rd_addr[7]
.sym 19067 $auto$alumacc.cc:474:replace_alu$7927.C[7]
.sym 19068 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432
.sym 19069 CLK$SB_IO_IN_$glb_clk
.sym 19095 $PACKER_VCC_NET
.sym 19096 b2_rd_addr[2]
.sym 19099 b2_rd_addr[0]
.sym 19100 b2_rd_addr[4]
.sym 19102 b2_rd_addr[5]
.sym 19103 b2_rd_addr[8]
.sym 19104 b2_rd_addr[6]
.sym 19106 b2_rd_addr[7]
.sym 19107 $auto$alumacc.cc:474:replace_alu$7927.C[8]
.sym 19113 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432
.sym 19117 b2_rd_addr[1]
.sym 19120 b2_rd_addr[8]
.sym 19121 $PACKER_VCC_NET
.sym 19122 b2_rd_addr[2]
.sym 19123 b2_rd_addr[3]
.sym 19124 b2_rd_addr[4]
.sym 19125 b2_rd_addr[5]
.sym 19126 b2_rd_addr[6]
.sym 19127 b2_rd_addr[7]
.sym 19131 $abc$24351$new_n626_
.sym 19134 b2_rd_addr[0]
.sym 19139 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432
.sym 19141 $abc$24351$new_n627_
.sym 19146 b2_rd_addr[8]
.sym 19148 $auto$alumacc.cc:474:replace_alu$7927.C[8]
.sym 19151 $abc$24351$new_n626_
.sym 19152 $abc$24351$new_n627_
.sym 19153 b2_rd_addr[1]
.sym 19154 b2_rd_addr[0]
.sym 19158 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432
.sym 19163 b2_rd_addr[6]
.sym 19165 b2_rd_addr[8]
.sym 19166 b2_rd_addr[7]
.sym 19175 b2_rd_addr[2]
.sym 19176 b2_rd_addr[5]
.sym 19177 b2_rd_addr[4]
.sym 19178 b2_rd_addr[3]
.sym 19181 b2_rd_addr[0]
.sym 19183 $PACKER_VCC_NET
.sym 19191 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432
.sym 19192 CLK$SB_IO_IN_$glb_clk
.sym 19194 b2_data_out[0]
.sym 19196 b2_data_out[1]
.sym 19198 b2_data_out[2]
.sym 19200 b2_data_out[3]
.sym 19235 $abc$24351$new_n668_
.sym 19242 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 19244 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 19246 $abc$24351$new_n670_
.sym 19248 b2_data_out[2]
.sym 19251 b2_data_out[4]
.sym 19253 b2_data_out[1]
.sym 19254 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 19255 $0\pixel_data[15:0][0]
.sym 19257 b2_data_out[7]
.sym 19258 $abc$24351$new_n671_
.sym 19259 b2_data_out[0]
.sym 19261 b2_data_out[5]
.sym 19263 b2_data_out[6]
.sym 19265 b2_data_out[3]
.sym 19268 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 19269 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 19270 b2_data_out[2]
.sym 19271 b2_data_out[3]
.sym 19274 $abc$24351$new_n671_
.sym 19275 $abc$24351$new_n668_
.sym 19276 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 19277 $abc$24351$new_n670_
.sym 19280 b2_data_out[7]
.sym 19281 b2_data_out[6]
.sym 19282 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 19283 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 19286 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 19287 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 19288 b2_data_out[5]
.sym 19289 b2_data_out[4]
.sym 19292 $0\pixel_data[15:0][0]
.sym 19299 $0\pixel_data[15:0][0]
.sym 19306 $0\pixel_data[15:0][0]
.sym 19310 b2_data_out[0]
.sym 19311 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 19312 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 19313 b2_data_out[1]
.sym 19314 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304_$glb_ce
.sym 19315 CLK$SB_IO_IN_$glb_clk
.sym 19317 b2_data_out[4]
.sym 19319 b2_data_out[5]
.sym 19321 b2_data_out[6]
.sym 19323 b2_data_out[7]
.sym 19347 $PACKER_GND_NET
.sym 19359 pixel_data[6]
.sym 19360 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 19361 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 19362 $0\pixel_data[15:0][0]
.sym 19363 pixel_data[5]
.sym 19364 pixel_data[0]
.sym 19365 pixel_data[10]
.sym 19369 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 19370 pixel_data[1]
.sym 19371 $abc$24351$new_n768_
.sym 19372 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 19376 $abc$24351$new_n374_
.sym 19377 $abc$24351$new_n373_
.sym 19380 pixel_data[8]
.sym 19384 pixel_data[2]
.sym 19386 $abc$24351$new_n767_
.sym 19389 pixel_data[9]
.sym 19391 $abc$24351$new_n374_
.sym 19392 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 19393 $abc$24351$new_n768_
.sym 19394 $abc$24351$new_n373_
.sym 19397 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 19398 pixel_data[8]
.sym 19399 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 19400 pixel_data[0]
.sym 19405 $0\pixel_data[15:0][0]
.sym 19409 pixel_data[5]
.sym 19410 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 19411 pixel_data[6]
.sym 19412 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 19415 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 19416 pixel_data[2]
.sym 19417 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 19418 pixel_data[10]
.sym 19421 pixel_data[1]
.sym 19422 pixel_data[9]
.sym 19423 $abc$24351$new_n767_
.sym 19424 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 19429 $0\pixel_data[15:0][0]
.sym 19434 $0\pixel_data[15:0][0]
.sym 19437 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304_$glb_ce
.sym 19438 CLK$SB_IO_IN_$glb_clk
.sym 19457 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 19460 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 19463 b2_rd_addr[3]
.sym 19481 $abc$24351$new_n769_
.sym 19482 $abc$24351$new_n770_
.sym 19483 $abc$24351$techmap$shiftx$demo.v:474$6793.$4\buffer[15:0][3]_new_
.sym 19485 $abc$24351$new_n781_
.sym 19487 $0\pixel_bit_counter[3:0][1]
.sym 19488 pixel_data[3]
.sym 19489 pixel_data[4]
.sym 19490 pixel_data[7]
.sym 19493 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 19494 $abc$24351$techmap$shiftx$demo.v:474$6793.$4\buffer[15:0][0]_new_
.sym 19495 $0\pixel_bit_counter[3:0][1]
.sym 19496 pixel_data[12]
.sym 19500 pixel_data[15]
.sym 19501 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 19502 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 19503 pixel_data[11]
.sym 19505 $abc$24351$new_n772_
.sym 19509 $0\pixel_data[15:0][0]
.sym 19511 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 19514 $abc$24351$techmap$shiftx$demo.v:474$6793.$4\buffer[15:0][0]_new_
.sym 19515 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 19516 $abc$24351$new_n769_
.sym 19517 $0\pixel_bit_counter[3:0][1]
.sym 19520 $abc$24351$new_n772_
.sym 19521 $0\pixel_bit_counter[3:0][1]
.sym 19522 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 19523 $abc$24351$techmap$shiftx$demo.v:474$6793.$4\buffer[15:0][3]_new_
.sym 19526 $abc$24351$new_n781_
.sym 19527 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 19528 pixel_data[7]
.sym 19529 pixel_data[15]
.sym 19534 $0\pixel_data[15:0][0]
.sym 19538 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 19539 pixel_data[3]
.sym 19540 pixel_data[11]
.sym 19541 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 19544 $abc$24351$new_n770_
.sym 19545 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 19546 pixel_data[4]
.sym 19547 pixel_data[12]
.sym 19553 $0\pixel_data[15:0][0]
.sym 19558 $0\pixel_data[15:0][0]
.sym 19560 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304_$glb_ce
.sym 19561 CLK$SB_IO_IN_$glb_clk
.sym 19581 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 19587 $PACKER_VCC_NET
.sym 19588 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 19593 $PACKER_VCC_NET
.sym 19595 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13996
.sym 19606 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13996
.sym 19613 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965
.sym 19626 $0\pixel_bit_counter[3:0][1]
.sym 19629 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 19633 pixel_bit_counter[1]
.sym 19637 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965
.sym 19639 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 19668 $0\pixel_bit_counter[3:0][1]
.sym 19675 pixel_bit_counter[1]
.sym 19683 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13996
.sym 19684 CLK$SB_IO_IN_$glb_clk
.sym 19703 $abc$24351$auto$ice40_ffinit.cc:141:execute$24301
.sym 19719 MOSI$SB_IO_OUT
.sym 19729 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965
.sym 19730 $0\pixel_bit_counter[3:0][3]
.sym 19731 pixel_bit_counter[3]
.sym 19733 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 19737 pixel_bit_counter[0]
.sym 19740 pixel_bit_counter[1]
.sym 19745 $0\pixel_bit_counter[3:0][2]
.sym 19747 $PACKER_VCC_NET
.sym 19748 pixel_bit_counter[2]
.sym 19750 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 19753 $PACKER_VCC_NET
.sym 19759 $nextpnr_ICESTORM_LC_13$O
.sym 19761 pixel_bit_counter[0]
.sym 19765 $auto$alumacc.cc:474:replace_alu$7936.C[2]
.sym 19767 pixel_bit_counter[1]
.sym 19768 $PACKER_VCC_NET
.sym 19771 $auto$alumacc.cc:474:replace_alu$7936.C[3]
.sym 19773 pixel_bit_counter[2]
.sym 19774 $PACKER_VCC_NET
.sym 19775 $auto$alumacc.cc:474:replace_alu$7936.C[2]
.sym 19778 $PACKER_VCC_NET
.sym 19779 pixel_bit_counter[3]
.sym 19781 $auto$alumacc.cc:474:replace_alu$7936.C[3]
.sym 19787 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 19791 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 19798 $0\pixel_bit_counter[3:0][2]
.sym 19802 $0\pixel_bit_counter[3:0][3]
.sym 19806 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965
.sym 19807 CLK$SB_IO_IN_$glb_clk
.sym 19859 $abc$24351$auto$ice40_ffinit.cc:141:execute$24297
.sym 19897 $abc$24351$auto$ice40_ffinit.cc:141:execute$24297
.sym 20812 $PACKER_GND_NET
.sym 20814 $PACKER_VCC_NET
.sym 20873 $PACKER_GND_NET_$glb_clk
.sym 20874 $PACKER_GND_NET
.sym 20883 $PACKER_VCC_NET
.sym 20892 $PACKER_GND_NET
.sym 20953 b1_rd_addr[3]
.sym 20956 $PACKER_VCC_NET
.sym 20959 b1_rd_addr[7]
.sym 20963 b1_rd_addr[6]
.sym 20965 b1_rd_addr[2]
.sym 20968 b1_rd_addr[8]
.sym 20970 b1_rd_en
.sym 20974 b1_rd_addr[0]
.sym 20975 b1_rd_addr[5]
.sym 20981 b1_rd_addr[4]
.sym 20982 b1_rd_addr[1]
.sym 21000 b1_rd_addr[0]
.sym 21001 b1_rd_addr[1]
.sym 21003 b1_rd_addr[2]
.sym 21004 b1_rd_addr[3]
.sym 21005 b1_rd_addr[4]
.sym 21006 b1_rd_addr[5]
.sym 21007 b1_rd_addr[6]
.sym 21008 b1_rd_addr[7]
.sym 21009 b1_rd_addr[8]
.sym 21011 CLK$SB_IO_IN_$glb_clk
.sym 21012 b1_rd_en
.sym 21013 $PACKER_VCC_NET
.sym 21242 $PACKER_VCC_NET
.sym 21262 $PACKER_VCC_NET
.sym 21276 $PACKER_GND_NET
.sym 21317 $PACKER_GND_NET_$glb_clk
.sym 21318 $PACKER_GND_NET
.sym 21327 $PACKER_VCC_NET
.sym 21360 b2_rd_addr[6]
.sym 21364 b2_rd_addr[4]
.sym 21366 b2_rd_addr[2]
.sym 21369 b2_rd_addr[8]
.sym 21370 b2_rd_addr[7]
.sym 21371 b2_rd_en
.sym 21372 b2_rd_addr[3]
.sym 21373 b2_rd_addr[0]
.sym 21374 b2_rd_addr[5]
.sym 21380 $PACKER_VCC_NET
.sym 21386 b2_rd_addr[1]
.sym 21408 b2_rd_addr[0]
.sym 21409 b2_rd_addr[1]
.sym 21411 b2_rd_addr[2]
.sym 21412 b2_rd_addr[3]
.sym 21413 b2_rd_addr[4]
.sym 21414 b2_rd_addr[5]
.sym 21415 b2_rd_addr[6]
.sym 21416 b2_rd_addr[7]
.sym 21417 b2_rd_addr[8]
.sym 21419 CLK$SB_IO_IN_$glb_clk
.sym 21420 b2_rd_en
.sym 21421 $PACKER_VCC_NET
.sym 21439 b2_rd_en
.sym 21442 b2_rd_addr[2]
.sym 21498 CS$SB_IO_OUT
.sym 21642 $PACKER_GND_NET
.sym 21954 MOSI$SB_IO_OUT
.sym 23504 $abc$24351$auto$ice40_ffinit.cc:141:execute$24301
.sym 23543 $abc$24351$auto$ice40_ffinit.cc:141:execute$24301
.sym 23573 CS$SB_IO_OUT
.sym 23584 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967
.sym 25965 CS$SB_IO_OUT
.sym 26009 CS$SB_IO_OUT
.sym 27429 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967
.sym 27453 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967
.sym 27460 CS$SB_IO_OUT
.sym 27475 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27528 MOSI$SB_IO_OUT
.sym 27682 $abc$24351$new_n524_
.sym 27683 $abc$24351$add$demo.v:342$6783_Y[5]
.sym 27686 delay[1]
.sym 27687 delay[5]
.sym 27688 delay[6]
.sym 27689 delay[0]
.sym 27690 delay[13]
.sym 27698 delay[5]
.sym 27702 $abc$24351$new_n524_
.sym 27703 $abc$24351$add$demo.v:342$6783_Y[2]
.sym 27715 delay[0]
.sym 27720 delay[1]
.sym 27724 delay[2]
.sym 27725 $auto$alumacc.cc:474:replace_alu$7915.C[2]
.sym 27728 delay[3]
.sym 27729 $auto$alumacc.cc:474:replace_alu$7915.C[3]
.sym 27732 delay[4]
.sym 27733 $auto$alumacc.cc:474:replace_alu$7915.C[4]
.sym 27736 delay[5]
.sym 27737 $auto$alumacc.cc:474:replace_alu$7915.C[5]
.sym 27740 delay[6]
.sym 27741 $auto$alumacc.cc:474:replace_alu$7915.C[6]
.sym 27744 delay[7]
.sym 27745 $auto$alumacc.cc:474:replace_alu$7915.C[7]
.sym 27748 delay[8]
.sym 27749 $auto$alumacc.cc:474:replace_alu$7915.C[8]
.sym 27752 delay[9]
.sym 27753 $auto$alumacc.cc:474:replace_alu$7915.C[9]
.sym 27756 delay[10]
.sym 27757 $auto$alumacc.cc:474:replace_alu$7915.C[10]
.sym 27760 delay[11]
.sym 27761 $auto$alumacc.cc:474:replace_alu$7915.C[11]
.sym 27764 delay[12]
.sym 27765 $auto$alumacc.cc:474:replace_alu$7915.C[12]
.sym 27768 delay[13]
.sym 27769 $auto$alumacc.cc:474:replace_alu$7915.C[13]
.sym 27772 delay[14]
.sym 27773 $auto$alumacc.cc:474:replace_alu$7915.C[14]
.sym 27776 delay[15]
.sym 27777 $auto$alumacc.cc:474:replace_alu$7915.C[15]
.sym 27778 $abc$24351$new_n524_
.sym 27779 $abc$24351$add$demo.v:342$6783_Y[9]
.sym 27782 $abc$24351$new_n524_
.sym 27783 $abc$24351$add$demo.v:342$6783_Y[15]
.sym 27786 $abc$24351$new_n524_
.sym 27787 $abc$24351$add$demo.v:342$6783_Y[11]
.sym 27790 $abc$24351$new_n524_
.sym 27791 $abc$24351$add$demo.v:342$6783_Y[13]
.sym 27794 $abc$24351$new_n524_
.sym 27795 $abc$24351$add$demo.v:342$6783_Y[10]
.sym 27798 $abc$24351$new_n524_
.sym 27799 $abc$24351$add$demo.v:342$6783_Y[6]
.sym 27802 $abc$24351$new_n524_
.sym 27803 $abc$24351$add$demo.v:342$6783_Y[12]
.sym 27810 $abc$24351$new_n355_
.sym 27811 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_
.sym 27818 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9917_new_inv_
.sym 27819 $abc$24351$new_n398_
.sym 27820 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 27822 state[0]
.sym 27823 state[1]
.sym 27824 $abc$24351$new_n355_
.sym 27830 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_
.sym 27831 $abc$24351$auto$ice40_ffinit.cc:141:execute$24289
.sym 27832 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_
.sym 27833 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 27838 state[0]
.sym 27839 state[1]
.sym 27840 $abc$24351$new_n355_
.sym 27846 $abc$24351$procmux$6884_Y[1]_new_inv_
.sym 27847 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 27848 $abc$24351$procmux$6886.B_AND_S[15]_new_inv_
.sym 27850 state[2]
.sym 27851 state[3]
.sym 27852 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_
.sym 27854 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_
.sym 27855 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_
.sym 27856 state[2]
.sym 27857 state[3]
.sym 27858 state[1]
.sym 27859 state[0]
.sym 27862 state[2]
.sym 27863 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_
.sym 27864 state[3]
.sym 27866 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967
.sym 27867 $abc$24351$new_n393_
.sym 27868 $abc$24351$new_n440_
.sym 27870 state[3]
.sym 27871 state[2]
.sym 27872 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_
.sym 27874 state[0]
.sym 27875 state[1]
.sym 27876 $abc$24351$new_n398_
.sym 27878 state[0]
.sym 27879 state[1]
.sym 27880 $abc$24351$new_n398_
.sym 27881 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 27882 params_left[1]
.sym 27883 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.sym 27884 $abc$24351$new_n586_
.sym 27886 $PACKER_GND_NET
.sym 27890 $0\scl[0:0]
.sym 27891 state[2]
.sym 27892 $abc$24351$new_n364_
.sym 27894 state[4]
.sym 27895 state[5]
.sym 27898 $PACKER_GND_NET
.sym 27902 state[1]
.sym 27903 state[0]
.sym 27904 state[4]
.sym 27905 state[5]
.sym 27906 $0\scl[0:0]
.sym 27907 state[1]
.sym 27908 $abc$24351$new_n398_
.sym 27910 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9887_new_inv_
.sym 27911 $0\scl[0:0]
.sym 27914 $abc$24351$auto$ice40_ffinit.cc:141:execute$24301
.sym 27915 $abc$24351$procmux$7676.B_AND_S[38]_new_
.sym 27916 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 27917 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 27918 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 27919 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9887_new_inv_
.sym 27920 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 27922 $abc$24351$new_n393_
.sym 27923 state[1]
.sym 27924 state[0]
.sym 27926 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11069[2]_new_
.sym 27927 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9887_new_inv_
.sym 27928 $0\scl[0:0]
.sym 27929 $abc$24351$new_n517_
.sym 27930 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 27934 $abc$24351$new_n364_
.sym 27935 state[2]
.sym 27936 state[3]
.sym 27938 cb_rd_en
.sym 27946 state[3]
.sym 27947 cb_valid
.sym 27948 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087
.sym 27950 cb_valid
.sym 27951 state[3]
.sym 27952 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087
.sym 27958 state[2]
.sym 27959 state[3]
.sym 27960 $abc$24351$new_n364_
.sym 27966 $abc$24351$new_n364_
.sym 27967 state[2]
.sym 27982 SCL$SB_IO_OUT
.sym 27990 $0\scl[0:0]
.sym 28042 $abc$24351$auto$ice40_ffinit.cc:141:execute$24289
.sym 28195 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 28200 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.sym 28203 $PACKER_VCC_NET
.sym 28204 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.sym 28208 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.sym 28212 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.sym 28216 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.sym 28220 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.sym 28223 $PACKER_VCC_NET
.sym 28224 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.sym 28228 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.sym 28231 $PACKER_VCC_NET
.sym 28232 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.sym 28235 $PACKER_VCC_NET
.sym 28236 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.sym 28239 $PACKER_VCC_NET
.sym 28240 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.sym 28244 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 28247 $PACKER_VCC_NET
.sym 28248 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.sym 28252 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.sym 28257 $nextpnr_ICESTORM_LC_3$I3
.sym 28258 $abc$24351$new_n524_
.sym 28259 $abc$24351$add$demo.v:342$6783_Y[14]
.sym 28262 $abc$24351$new_n524_
.sym 28263 $abc$24351$add$demo.v:342$6783_Y[7]
.sym 28266 delay[12]
.sym 28270 delay[6]
.sym 28274 delay[9]
.sym 28275 delay[6]
.sym 28276 delay[8]
.sym 28277 delay[5]
.sym 28278 $abc$24351$new_n524_
.sym 28279 $abc$24351$add$demo.v:342$6783_Y[8]
.sym 28282 $abc$24351$new_n524_
.sym 28283 $abc$24351$add$demo.v:342$6783_Y[3]
.sym 28286 $abc$24351$new_n524_
.sym 28287 $abc$24351$add$demo.v:342$6783_Y[4]
.sym 28290 delay[13]
.sym 28291 delay[15]
.sym 28292 delay[14]
.sym 28293 delay[12]
.sym 28294 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9499[0]_new_
.sym 28295 $abc$24351$new_n360_
.sym 28296 $abc$24351$new_n361_
.sym 28297 $abc$24351$new_n362_
.sym 28298 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9499[0]_new_
.sym 28299 $abc$24351$new_n482_
.sym 28300 $abc$24351$new_n483_
.sym 28302 $abc$24351$new_n524_
.sym 28303 delay[1]
.sym 28304 delay[0]
.sym 28306 delay[2]
.sym 28307 delay[9]
.sym 28308 delay[3]
.sym 28309 delay[8]
.sym 28310 delay[7]
.sym 28311 delay[4]
.sym 28312 delay[10]
.sym 28313 delay[11]
.sym 28314 delay[10]
.sym 28315 delay[7]
.sym 28316 delay[11]
.sym 28317 delay[4]
.sym 28318 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_
.sym 28319 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_
.sym 28320 $abc$24351$procmux$7676.B_AND_S[61]_new_
.sym 28321 $abc$24351$procmux$7676.B_AND_S[2]_new_
.sym 28322 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_
.sym 28323 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 28326 $abc$24351$new_n398_
.sym 28327 state[0]
.sym 28330 $abc$24351$auto$rtlil.cc:1835:ReduceAnd$7906_new_
.sym 28331 $abc$24351$auto$alumacc.cc:491:replace_alu$7904[15]
.sym 28334 $abc$24351$new_n398_
.sym 28335 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_
.sym 28336 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 28338 $abc$24351$new_n398_
.sym 28339 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_
.sym 28342 $abc$24351$auto$rtlil.cc:1863:Or$7881_new_inv_
.sym 28343 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 28346 state[1]
.sym 28347 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 28348 $abc$24351$new_n398_
.sym 28349 state[0]
.sym 28350 $abc$24351$new_n355_
.sym 28351 state[1]
.sym 28352 state[0]
.sym 28354 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 28355 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 28356 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 28357 $abc$24351$new_n486_
.sym 28358 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 28359 params_left[0]
.sym 28360 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 28361 params_left[1]
.sym 28362 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 28363 state[1]
.sym 28366 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_
.sym 28367 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_
.sym 28368 $abc$24351$procmux$7676.B_AND_S[61]_new_
.sym 28369 $abc$24351$new_n485_
.sym 28370 $abc$24351$new_n393_
.sym 28371 state[1]
.sym 28372 $abc$24351$new_n355_
.sym 28373 state[0]
.sym 28374 $abc$24351$auto$ice40_ffinit.cc:140:execute$24292
.sym 28378 state[1]
.sym 28379 state[0]
.sym 28380 $abc$24351$new_n355_
.sym 28381 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 28382 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 28383 $abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_
.sym 28386 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.sym 28387 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 28388 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11069[2]_new_
.sym 28389 $abc$24351$new_n753_
.sym 28390 state[0]
.sym 28391 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[4]_new_
.sym 28392 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 28393 $abc$24351$auto$ice40_ffinit.cc:140:execute$24292
.sym 28394 $abc$24351$auto$rtlil.cc:1863:Or$7881_new_inv_
.sym 28395 $abc$24351$procmux$7676.B_AND_S[3]_new_
.sym 28396 $abc$24351$procmux$7730_Y[1]_new_inv_
.sym 28397 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 28398 $abc$24351$procmux$7676.B_AND_S[2]_new_
.sym 28399 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11086[5]_new_
.sym 28400 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[3]_new_inv_
.sym 28401 $abc$24351$new_n507_
.sym 28402 $abc$24351$procmux$7676.B_AND_S[61]_new_
.sym 28403 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 28404 $abc$24351$new_n492_
.sym 28405 $abc$24351$new_n754_
.sym 28406 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[4]_new_
.sym 28407 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[3]_new_inv_
.sym 28408 $abc$24351$new_n477_
.sym 28410 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 28411 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 28412 $abc$24351$new_n515_
.sym 28414 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 28415 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 28416 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11086[5]_new_
.sym 28417 cb_rd_en
.sym 28418 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7845_new_inv_
.sym 28419 $abc$24351$new_n458_
.sym 28420 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 28422 state[0]
.sym 28423 state[1]
.sym 28424 $abc$24351$new_n393_
.sym 28426 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[4]_new_
.sym 28427 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 28428 $abc$24351$auto$ice40_ffinit.cc:140:execute$24292
.sym 28429 $abc$24351$new_n509_
.sym 28430 state[1]
.sym 28431 $abc$24351$new_n393_
.sym 28434 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 28435 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 28436 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.sym 28437 $abc$24351$new_n564_
.sym 28438 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 28439 $abc$24351$procmux$7730_Y[3]_new_inv_
.sym 28440 $abc$24351$procmux$7676.B_AND_S[38]_new_
.sym 28442 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.sym 28443 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 28444 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 28445 $abc$24351$new_n510_
.sym 28446 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 28447 $abc$24351$procmux$7730_Y[3]_new_inv_
.sym 28448 $abc$24351$new_n516_
.sym 28451 cb_rd_addr[0]
.sym 28456 cb_rd_addr[1]
.sym 28460 cb_rd_addr[2]
.sym 28461 $auto$alumacc.cc:474:replace_alu$7918.C[2]
.sym 28464 cb_rd_addr[3]
.sym 28465 $auto$alumacc.cc:474:replace_alu$7918.C[3]
.sym 28468 cb_rd_addr[4]
.sym 28469 $auto$alumacc.cc:474:replace_alu$7918.C[4]
.sym 28470 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.sym 28471 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087
.sym 28474 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 28475 cb_rd_addr[0]
.sym 28479 $PACKER_VCC_NET
.sym 28480 cb_rd_addr[0]
.sym 28510 cb_rd_addr[1]
.sym 28706 b4_data_out[3]
.sym 28707 b4_data_out[2]
.sym 28708 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 28714 b4_data_out[1]
.sym 28715 b4_data_out[0]
.sym 28716 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 28718 b4_data_out[5]
.sym 28719 b4_data_out[4]
.sym 28720 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 28722 delay[3]
.sym 28726 delay[2]
.sym 28730 delay[4]
.sym 28734 b4_data_out[7]
.sym 28735 b4_data_out[6]
.sym 28736 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 28739 $auto$alumacc.cc:474:replace_alu$7873.C[1]
.sym 28744 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 28748 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.sym 28752 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.sym 28755 $PACKER_VCC_NET
.sym 28756 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.sym 28759 $PACKER_VCC_NET
.sym 28760 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.sym 28763 $PACKER_VCC_NET
.sym 28764 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.sym 28768 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.sym 28771 $PACKER_VCC_NET
.sym 28772 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.sym 28776 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.sym 28780 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.sym 28784 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.sym 28787 $PACKER_VCC_NET
.sym 28788 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.sym 28792 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 28795 $PACKER_VCC_NET
.sym 28796 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.sym 28800 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.sym 28805 $nextpnr_ICESTORM_LC_9$I3
.sym 28806 delay[10]
.sym 28810 b3_data_out[5]
.sym 28811 b3_data_out[4]
.sym 28812 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 28814 b3_data_out[1]
.sym 28815 b3_data_out[0]
.sym 28816 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 28818 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9979[3]_new_
.sym 28819 $abc$24351$new_n481_
.sym 28820 $abc$24351$auto$alumacc.cc:491:replace_alu$7875[15]
.sym 28822 b3_data_out[7]
.sym 28823 b3_data_out[6]
.sym 28824 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 28826 $abc$24351$new_n524_
.sym 28827 $abc$24351$add$demo.v:342$6783_Y[0]
.sym 28830 b3_data_out[3]
.sym 28831 b3_data_out[2]
.sym 28832 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 28835 params_left[0]
.sym 28839 params_left[1]
.sym 28840 $PACKER_VCC_NET
.sym 28843 params_left[2]
.sym 28844 $PACKER_VCC_NET
.sym 28845 $auto$alumacc.cc:474:replace_alu$7942.C[2]
.sym 28847 params_left[3]
.sym 28848 $PACKER_VCC_NET
.sym 28849 $auto$alumacc.cc:474:replace_alu$7942.C[3]
.sym 28851 params_left[4]
.sym 28852 $PACKER_VCC_NET
.sym 28853 $auto$alumacc.cc:474:replace_alu$7942.C[4]
.sym 28855 params_left[5]
.sym 28856 $PACKER_VCC_NET
.sym 28857 $auto$alumacc.cc:474:replace_alu$7942.C[5]
.sym 28859 params_left[6]
.sym 28860 $PACKER_VCC_NET
.sym 28861 $auto$alumacc.cc:474:replace_alu$7942.C[6]
.sym 28863 params_left[7]
.sym 28864 $PACKER_VCC_NET
.sym 28865 $auto$alumacc.cc:474:replace_alu$7942.C[7]
.sym 28867 params_left[8]
.sym 28868 $PACKER_VCC_NET
.sym 28869 $auto$alumacc.cc:474:replace_alu$7942.C[8]
.sym 28871 params_left[9]
.sym 28872 $PACKER_VCC_NET
.sym 28873 $auto$alumacc.cc:474:replace_alu$7942.C[9]
.sym 28875 params_left[10]
.sym 28876 $PACKER_VCC_NET
.sym 28877 $auto$alumacc.cc:474:replace_alu$7942.C[10]
.sym 28879 params_left[11]
.sym 28880 $PACKER_VCC_NET
.sym 28881 $auto$alumacc.cc:474:replace_alu$7942.C[11]
.sym 28883 params_left[12]
.sym 28884 $PACKER_VCC_NET
.sym 28885 $auto$alumacc.cc:474:replace_alu$7942.C[12]
.sym 28887 params_left[13]
.sym 28888 $PACKER_VCC_NET
.sym 28889 $auto$alumacc.cc:474:replace_alu$7942.C[13]
.sym 28890 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 28891 $abc$24351$sub$demo.v:718$6836_Y[10]
.sym 28892 $abc$24351$new_n545_
.sym 28893 params_left[10]
.sym 28894 params_left[10]
.sym 28895 params_left[11]
.sym 28896 params_left[12]
.sym 28897 params_left[13]
.sym 28902 $abc$24351$new_n545_
.sym 28903 params_left[13]
.sym 28904 $abc$24351$new_n566_
.sym 28906 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 28907 $abc$24351$sub$demo.v:718$6836_Y[11]
.sym 28908 $abc$24351$new_n545_
.sym 28909 params_left[11]
.sym 28910 $abc$24351$new_n545_
.sym 28911 params_left[12]
.sym 28912 $abc$24351$new_n568_
.sym 28914 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 28915 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 28916 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.sym 28918 $abc$24351$procmux$6889_Y[13]_new_
.sym 28919 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 28920 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 28921 $abc$24351$sub$demo.v:718$6836_Y[12]
.sym 28922 $abc$24351$procmux$6889_Y[13]_new_
.sym 28923 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 28924 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 28925 $abc$24351$sub$demo.v:718$6836_Y[13]
.sym 28926 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 28927 pb_data_out[0]
.sym 28928 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 28929 cb_data_out[0]
.sym 28930 cb_data_out[4]
.sym 28931 cb_data_out[6]
.sym 28932 cb_data_out[7]
.sym 28933 cb_data_out[5]
.sym 28934 cb_data_out[2]
.sym 28935 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 28936 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 28937 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.sym 28938 cb_data_out[4]
.sym 28939 cb_data_out[6]
.sym 28940 cb_data_out[7]
.sym 28941 cb_data_out[5]
.sym 28942 cb_data_out[6]
.sym 28943 cb_data_out[4]
.sym 28944 cb_data_out[7]
.sym 28945 cb_data_out[5]
.sym 28946 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 28947 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8807[1]_new_inv_
.sym 28948 cb_data_out[1]
.sym 28949 cb_data_out[0]
.sym 28950 cb_data_out[6]
.sym 28951 cb_data_out[7]
.sym 28952 cb_data_out[5]
.sym 28953 cb_data_out[4]
.sym 28954 cb_data_out[1]
.sym 28955 cb_data_out[0]
.sym 28956 cb_data_out[3]
.sym 28957 cb_data_out[2]
.sym 28958 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 28959 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 28960 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8164[1]_new_inv_
.sym 28962 cb_data_out[1]
.sym 28963 cb_data_out[0]
.sym 28964 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 28965 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8663[1]_new_inv_
.sym 28966 cb_data_out[2]
.sym 28967 cb_data_out[3]
.sym 28970 cb_data_out[1]
.sym 28971 cb_data_out[0]
.sym 28974 cb_data_out[6]
.sym 28975 cb_data_out[7]
.sym 28976 cb_data_out[0]
.sym 28977 cb_data_out[1]
.sym 28978 cb_data_out[4]
.sym 28979 cb_data_out[5]
.sym 28980 cb_data_out[7]
.sym 28981 cb_data_out[6]
.sym 28982 $abc$24351$new_n450_
.sym 28983 cb_data_out[3]
.sym 28984 cb_data_out[2]
.sym 28985 cb_data_out[4]
.sym 28986 cb_data_out[1]
.sym 28987 cb_data_out[0]
.sym 28988 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 28989 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8807[1]_new_inv_
.sym 28990 cb_data_out[1]
.sym 28991 cb_data_out[3]
.sym 28992 cb_data_out[0]
.sym 28993 cb_data_out[2]
.sym 29014 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10237[1]_new_
.sym 29015 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8776_new_inv_
.sym 29219 $auto$alumacc.cc:474:replace_alu$7873.C[1]
.sym 29223 $PACKER_VCC_NET
.sym 29224 $auto$alumacc.cc:474:replace_alu$7902.C[2]
.sym 29228 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.sym 29231 $PACKER_VCC_NET
.sym 29232 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.sym 29235 $PACKER_VCC_NET
.sym 29236 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.sym 29239 $PACKER_VCC_NET
.sym 29240 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.sym 29243 $PACKER_VCC_NET
.sym 29244 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.sym 29248 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.sym 29251 $PACKER_VCC_NET
.sym 29252 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.sym 29256 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.sym 29260 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.sym 29264 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.sym 29267 $PACKER_VCC_NET
.sym 29268 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.sym 29272 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.sym 29275 $PACKER_VCC_NET
.sym 29276 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.sym 29280 $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.sym 29285 $nextpnr_ICESTORM_LC_1$I3
.sym 29286 delay[9]
.sym 29290 delay[14]
.sym 29294 delay[8]
.sym 29298 delay[0]
.sym 29306 delay[11]
.sym 29310 $abc$24351$eq$demo.v:804$6861_Y
.sym 29314 $abc$24351$new_n656_
.sym 29315 $abc$24351$new_n655_
.sym 29316 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 29317 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 29318 delay[15]
.sym 29323 $PACKER_VCC_NET
.sym 29324 delay[0]
.sym 29326 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 29330 delay[0]
.sym 29331 delay[2]
.sym 29332 delay[3]
.sym 29333 delay[1]
.sym 29334 $abc$24351$new_n653_
.sym 29335 $abc$24351$new_n652_
.sym 29336 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 29337 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 29338 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$9868[3]_new_
.sym 29339 $abc$24351$new_n481_
.sym 29340 $abc$24351$auto$alumacc.cc:491:replace_alu$7891[15]
.sym 29342 delay[1]
.sym 29343 delay[0]
.sym 29344 delay[3]
.sym 29345 delay[2]
.sym 29346 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 29347 $abc$24351$sub$demo.v:718$6836_Y[6]
.sym 29348 $abc$24351$new_n545_
.sym 29349 params_left[6]
.sym 29350 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 29351 $abc$24351$sub$demo.v:718$6836_Y[2]
.sym 29354 params_left[2]
.sym 29355 $abc$24351$new_n545_
.sym 29356 $abc$24351$new_n582_
.sym 29357 $abc$24351$new_n581_
.sym 29358 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 29359 $abc$24351$sub$demo.v:718$6836_Y[3]
.sym 29360 $abc$24351$new_n545_
.sym 29361 params_left[3]
.sym 29362 params_left[2]
.sym 29363 params_left[3]
.sym 29364 params_left[4]
.sym 29365 params_left[5]
.sym 29370 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 29371 $abc$24351$sub$demo.v:718$6836_Y[7]
.sym 29372 $abc$24351$new_n545_
.sym 29373 params_left[7]
.sym 29374 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 29375 $abc$24351$sub$demo.v:718$6836_Y[5]
.sym 29376 $abc$24351$new_n545_
.sym 29377 params_left[5]
.sym 29378 params_left[6]
.sym 29379 params_left[7]
.sym 29380 params_left[8]
.sym 29381 params_left[9]
.sym 29382 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 29383 $abc$24351$sub$demo.v:718$6836_Y[8]
.sym 29384 $abc$24351$new_n545_
.sym 29385 params_left[8]
.sym 29386 $abc$24351$new_n545_
.sym 29387 params_left[9]
.sym 29388 $abc$24351$new_n572_
.sym 29390 $abc$24351$new_n545_
.sym 29391 params_left[4]
.sym 29392 $abc$24351$new_n578_
.sym 29394 $abc$24351$procmux$6889_Y[13]_new_
.sym 29395 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 29396 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 29397 $abc$24351$sub$demo.v:718$6836_Y[9]
.sym 29398 params_left[0]
.sym 29399 params_left[1]
.sym 29400 $abc$24351$new_n501_
.sym 29402 $abc$24351$procmux$6889_Y[4]_new_
.sym 29403 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 29404 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 29405 $abc$24351$sub$demo.v:718$6836_Y[4]
.sym 29406 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 29407 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 29410 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 29411 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 29412 pb_valid
.sym 29414 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 29415 pb_data_out[4]
.sym 29416 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 29417 cb_data_out[4]
.sym 29418 cb_data_out[2]
.sym 29419 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 29420 cb_data_out[1]
.sym 29421 cb_data_out[3]
.sym 29422 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 29423 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 29426 pb_rd_en
.sym 29430 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 29431 pb_data_out[1]
.sym 29432 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 29433 cb_data_out[1]
.sym 29434 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7837_new_
.sym 29435 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8824_new_inv_
.sym 29436 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 29438 $abc$24351$new_n500_
.sym 29439 $abc$24351$new_n502_
.sym 29440 $abc$24351$new_n503_
.sym 29442 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8663[1]_new_inv_
.sym 29443 $abc$24351$new_n459_
.sym 29444 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8824_new_inv_
.sym 29446 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7837_new_
.sym 29447 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8776_new_inv_
.sym 29448 $abc$24351$new_n458_
.sym 29449 $abc$24351$new_n461_
.sym 29450 $abc$24351$procmux$6889_Y[13]_new_
.sym 29451 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8656_new_inv_
.sym 29452 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10237[1]_new_
.sym 29453 $abc$24351$procmux$6889_Y[4]_new_
.sym 29454 $abc$24351$new_n468_
.sym 29455 $abc$24351$new_n457_
.sym 29456 $abc$24351$new_n752_
.sym 29457 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 29458 $abc$24351$new_n545_
.sym 29459 data[1]
.sym 29460 $abc$24351$new_n549_
.sym 29462 cb_data_out[3]
.sym 29463 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8663[1]_new_inv_
.sym 29464 cb_data_out[2]
.sym 29465 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 29466 cb_data_out[1]
.sym 29467 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8615[1]_new_inv_
.sym 29468 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 29470 $abc$24351$new_n545_
.sym 29471 data[0]
.sym 29472 $abc$24351$new_n547_
.sym 29474 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$8656_new_inv_
.sym 29475 $abc$24351$auto$opt_reduce.cc:132:opt_mux$7845_new_inv_
.sym 29476 $abc$24351$new_n752_
.sym 29477 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 29479 params_left[0]
.sym 29481 $PACKER_VCC_NET
.sym 29482 $abc$24351$new_n751_
.sym 29483 cb_data_out[7]
.sym 29484 $abc$24351$new_n749_
.sym 29485 $abc$24351$new_n750_
.sym 29486 cb_data_out[1]
.sym 29487 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.sym 29488 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8687[0]_new_inv_
.sym 29490 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 29491 $abc$24351$new_n749_
.sym 29492 cb_data_out[4]
.sym 29493 cb_data_out[5]
.sym 29494 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8687[0]_new_inv_
.sym 29495 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 29496 cb_data_out[4]
.sym 29497 cb_data_out[6]
.sym 29498 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 29499 $abc$24351$sub$demo.v:718$6836_Y[0]
.sym 29502 params_left[0]
.sym 29503 $abc$24351$new_n545_
.sym 29504 $abc$24351$new_n590_
.sym 29505 $abc$24351$new_n589_
.sym 29521 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14795
.sym 29731 b4_rd_addr[0]
.sym 29736 b4_rd_addr[1]
.sym 29740 b4_rd_addr[2]
.sym 29741 $auto$alumacc.cc:474:replace_alu$7933.C[2]
.sym 29744 b4_rd_addr[3]
.sym 29745 $auto$alumacc.cc:474:replace_alu$7933.C[3]
.sym 29748 b4_rd_addr[4]
.sym 29749 $auto$alumacc.cc:474:replace_alu$7933.C[4]
.sym 29752 b4_rd_addr[5]
.sym 29753 $auto$alumacc.cc:474:replace_alu$7933.C[5]
.sym 29754 b4_rd_addr[2]
.sym 29755 b4_rd_addr[3]
.sym 29756 b4_rd_addr[4]
.sym 29757 b4_rd_addr[5]
.sym 29759 $PACKER_VCC_NET
.sym 29760 b4_rd_addr[0]
.sym 29762 b3_rd_addr[1]
.sym 29766 delay[1]
.sym 29770 $abc$24351$new_n634_
.sym 29771 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_
.sym 29774 delay[7]
.sym 29778 $abc$24351$new_n663_
.sym 29779 $abc$24351$new_n662_
.sym 29780 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 29781 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 29786 $abc$24351$new_n660_
.sym 29787 $abc$24351$new_n659_
.sym 29788 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 29789 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 29790 $abc$24351$new_n634_
.sym 29791 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_
.sym 29792 b3_rd_addr[0]
.sym 29794 b3_rd_addr[2]
.sym 29795 b3_rd_addr[3]
.sym 29796 b3_rd_addr[4]
.sym 29797 b3_rd_addr[5]
.sym 29802 $abc$24351$new_n636_
.sym 29803 $abc$24351$new_n637_
.sym 29804 b3_rd_addr[0]
.sym 29805 b3_rd_addr[1]
.sym 29806 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822
.sym 29807 b3_fin
.sym 29810 $abc$24351$new_n661_
.sym 29811 $abc$24351$new_n658_
.sym 29812 b4_fin
.sym 29813 b4_rd_en
.sym 29814 $abc$24351$eq$demo.v:793$6858_Y
.sym 29815 b3_fin
.sym 29818 $abc$24351$eq$demo.v:771$6852_Y
.sym 29822 b3_rd_addr[6]
.sym 29823 b3_rd_addr[7]
.sym 29824 b3_rd_addr[8]
.sym 29826 $abc$24351$eq$demo.v:793$6858_Y
.sym 29830 $abc$24351$new_n651_
.sym 29831 $abc$24351$new_n654_
.sym 29832 $abc$24351$procmux$7548_Y[15]_new_
.sym 29833 $abc$24351$logic_and$demo.v:737$6845_Y_new_
.sym 29834 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 29835 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 29841 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 29842 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304
.sym 29843 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 29846 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 29847 b3_fin
.sym 29848 b4_fin
.sym 29858 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$21724[0]_new_inv_
.sym 29859 $abc$24351$procmux$6889_Y[13]_new_
.sym 29860 $abc$24351$new_n417_
.sym 29862 $abc$24351$new_n598_
.sym 29863 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 29866 $abc$24351$logic_and$demo.v:689$6822_Y_new_
.sym 29867 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 29868 $abc$24351$procmux$6889_Y[13]_new_
.sym 29869 b1_valid
.sym 29870 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$15547[3]_new_inv_
.sym 29871 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 29874 b1_valid
.sym 29875 b1_rd_en
.sym 29878 $abc$24351$new_n595_
.sym 29879 $abc$24351$new_n597_
.sym 29880 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 29881 b1_rd_en
.sym 29882 $abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.sym 29883 $abc$24351$new_n592_
.sym 29884 pb_rd_en
.sym 29885 $abc$24351$new_n417_
.sym 29886 $abc$24351$new_n417_
.sym 29887 b1_fin
.sym 29888 $abc$24351$procmux$6889_Y[13]_new_
.sym 29889 $abc$24351$new_n594_
.sym 29890 b4_valid
.sym 29891 b4_rd_en
.sym 29894 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12291[0]_new_inv_
.sym 29895 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 29896 $abc$24351$new_n423_
.sym 29897 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 29898 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12291[0]_new_inv_
.sym 29899 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 29900 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14163[1]_new_inv_
.sym 29902 $abc$24351$procmux$6889_Y[13]_new_
.sym 29903 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 29906 $abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.sym 29907 $abc$24351$procmux$7694_Y[3]_new_inv_
.sym 29908 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 29910 $abc$24351$logic_and$demo.v:693$6826_Y_new_
.sym 29911 $abc$24351$logic_and$demo.v:697$6830_Y_new_
.sym 29912 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 29913 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 29914 $abc$24351$logic_and$demo.v:689$6822_Y_new_
.sym 29915 $abc$24351$logic_and$demo.v:685$6818_Y_new_
.sym 29916 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.sym 29917 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.sym 29918 b2_valid
.sym 29919 b2_rd_en
.sym 29920 $abc$24351$logic_and$demo.v:685$6818_Y_new_
.sym 29921 $abc$24351$procmux$6889_Y[13]_new_
.sym 29923 pb_rd_addr[0]
.sym 29927 pb_rd_addr[1]
.sym 29931 pb_rd_addr[2]
.sym 29932 $PACKER_VCC_NET
.sym 29935 pb_rd_addr[3]
.sym 29936 $PACKER_VCC_NET
.sym 29939 pb_rd_addr[4]
.sym 29940 $PACKER_VCC_NET
.sym 29943 pb_rd_addr[5]
.sym 29944 $PACKER_VCC_NET
.sym 29947 pb_rd_addr[6]
.sym 29953 $nextpnr_ICESTORM_LC_16$I3
.sym 29955 pb_rd_addr[0]
.sym 29960 pb_rd_addr[1]
.sym 29964 pb_rd_addr[2]
.sym 29965 $auto$alumacc.cc:474:replace_alu$7921.C[2]
.sym 29968 pb_rd_addr[3]
.sym 29969 $auto$alumacc.cc:474:replace_alu$7921.C[3]
.sym 29972 pb_rd_addr[4]
.sym 29973 $auto$alumacc.cc:474:replace_alu$7921.C[4]
.sym 29976 pb_rd_addr[5]
.sym 29977 $auto$alumacc.cc:474:replace_alu$7921.C[5]
.sym 29980 pb_rd_addr[6]
.sym 29981 $auto$alumacc.cc:474:replace_alu$7921.C[6]
.sym 29982 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 29983 pb_data_out[7]
.sym 29984 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 29985 cb_data_out[7]
.sym 29987 $PACKER_VCC_NET
.sym 29988 pb_rd_addr[0]
.sym 29990 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 29991 pb_data_out[3]
.sym 29992 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 29993 cb_data_out[3]
.sym 29997 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.sym 30002 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 30003 pb_data_out[5]
.sym 30004 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 30005 cb_data_out[5]
.sym 30006 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.sym 30007 pb_rd_addr[0]
.sym 30010 $abc$24351$auto$alumacc.cc:491:replace_alu$7886[6]
.sym 30011 $abc$24351$procmux$7676.B_AND_S[7]_new_
.sym 30030 pb_rd_addr[1]
.sym 30246 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_
.sym 30247 $abc$24351$new_n641_
.sym 30250 b4_rd_addr[1]
.sym 30262 b2_fin
.sym 30263 b1_fin
.sym 30264 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 30266 $abc$24351$new_n641_
.sym 30267 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_
.sym 30268 b4_rd_addr[0]
.sym 30270 $abc$24351$new_n644_
.sym 30271 b4_rd_addr[0]
.sym 30272 b4_rd_addr[1]
.sym 30275 b3_rd_addr[0]
.sym 30280 b3_rd_addr[1]
.sym 30284 b3_rd_addr[2]
.sym 30285 $auto$alumacc.cc:474:replace_alu$7930.C[2]
.sym 30288 b3_rd_addr[3]
.sym 30289 $auto$alumacc.cc:474:replace_alu$7930.C[3]
.sym 30292 b3_rd_addr[4]
.sym 30293 $auto$alumacc.cc:474:replace_alu$7930.C[4]
.sym 30296 b3_rd_addr[5]
.sym 30297 $auto$alumacc.cc:474:replace_alu$7930.C[5]
.sym 30300 b3_rd_addr[6]
.sym 30301 $auto$alumacc.cc:474:replace_alu$7930.C[6]
.sym 30304 b3_rd_addr[7]
.sym 30305 $auto$alumacc.cc:474:replace_alu$7930.C[7]
.sym 30308 b3_rd_addr[8]
.sym 30309 $auto$alumacc.cc:474:replace_alu$7930.C[8]
.sym 30314 b4_fin
.sym 30315 $abc$24351$eq$demo.v:804$6861_Y
.sym 30316 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 30321 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19780
.sym 30322 b1_fin
.sym 30323 b2_fin
.sym 30326 b3_fin
.sym 30327 $abc$24351$new_n642_
.sym 30331 $PACKER_VCC_NET
.sym 30332 b3_rd_addr[0]
.sym 30337 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 30338 $abc$24351$new_n431_
.sym 30339 b3_rd_en
.sym 30340 $abc$24351$new_n437_
.sym 30341 $abc$24351$new_n417_
.sym 30342 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 30343 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 30344 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 30346 $abc$24351$eq$demo.v:782$6855_Y
.sym 30350 b4_fin
.sym 30351 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 30352 $abc$24351$procmux$6889_Y[13]_new_
.sym 30354 b3_fin
.sym 30355 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.sym 30356 $abc$24351$procmux$6889_Y[13]_new_
.sym 30361 b4_rd_en
.sym 30362 b3_fin
.sym 30363 b3_rd_en
.sym 30366 b4_fin
.sym 30367 b3_fin
.sym 30368 b1_fin
.sym 30370 b2_valid
.sym 30371 b2_rd_en
.sym 30374 b1_rd_en
.sym 30378 $abc$24351$new_n417_
.sym 30379 b2_fin
.sym 30380 b1_fin
.sym 30381 $abc$24351$procmux$6889_Y[13]_new_
.sym 30382 b2_rd_en
.sym 30386 $abc$24351$logic_and$demo.v:689$6822_Y_new_
.sym 30387 $abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_
.sym 30390 $abc$24351$procmux$6889_Y[13]_new_
.sym 30391 $abc$24351$new_n738_
.sym 30392 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 30393 $abc$24351$new_n740_
.sym 30394 $abc$24351$logic_and$demo.v:685$6818_Y_new_
.sym 30395 $abc$24351$new_n614_
.sym 30396 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 30397 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$15547[3]_new_inv_
.sym 30398 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 30399 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 30402 $abc$24351$procmux$6889_Y[13]_new_
.sym 30403 $abc$24351$new_n739_
.sym 30404 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 30405 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 30406 b2_rd_en
.sym 30407 $abc$24351$new_n741_
.sym 30408 $abc$24351$new_n416_
.sym 30410 b3_rd_en
.sym 30411 $abc$24351$new_n747_
.sym 30412 $abc$24351$new_n436_
.sym 30414 $abc$24351$logic_and$demo.v:685$6818_Y_new_
.sym 30415 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.sym 30416 b2_valid
.sym 30418 $abc$24351$procmux$6889_Y[13]_new_
.sym 30419 b3_valid
.sym 30420 $abc$24351$logic_and$demo.v:697$6830_Y_new_
.sym 30421 $abc$24351$new_n423_
.sym 30422 $abc$24351$logic_and$demo.v:693$6826_Y_new_
.sym 30423 $abc$24351$new_n423_
.sym 30426 $abc$24351$new_n746_
.sym 30427 $abc$24351$new_n425_
.sym 30428 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 30429 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.sym 30430 b3_valid
.sym 30431 b3_rd_en
.sym 30434 $abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.sym 30435 $abc$24351$procmux$6889_Y[13]_new_
.sym 30442 $abc$24351$auto$wreduce.cc:455:run$7860[1]_new_inv_
.sym 30443 $abc$24351$auto$wreduce.cc:455:run$7862[1]_new_inv_
.sym 30444 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 30449 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12075
.sym 30450 b3_rd_en
.sym 30454 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 30455 pb_data_out[2]
.sym 30456 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 30457 cb_data_out[2]
.sym 30462 b4_rd_en
.sym 30466 data[4]
.sym 30467 data[0]
.sym 30468 $0\bit_counter[2:0][1]
.sym 30469 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 30470 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.sym 30471 pb_data_out[6]
.sym 30472 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.sym 30473 cb_data_out[6]
.sym 30474 data[6]
.sym 30475 data[2]
.sym 30476 $0\bit_counter[2:0][1]
.sym 30477 $abc$24351$new_n732_
.sym 30478 $abc$24351$techmap$shiftx$demo.v:493$6797.$4\buffer[7:0][1]_new_inv_
.sym 30479 $abc$24351$techmap$shiftx$demo.v:493$6797.$4\buffer[7:0][0]_new_inv_
.sym 30480 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 30482 $abc$24351$new_n545_
.sym 30483 data[2]
.sym 30484 $abc$24351$new_n551_
.sym 30486 $abc$24351$new_n545_
.sym 30487 data[6]
.sym 30488 $abc$24351$new_n559_
.sym 30490 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 30491 $0\bit_counter[2:0][1]
.sym 30492 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 30494 $abc$24351$new_n545_
.sym 30495 data[4]
.sym 30496 $abc$24351$new_n555_
.sym 30498 data[7]
.sym 30499 data[3]
.sym 30500 $0\bit_counter[2:0][1]
.sym 30501 $abc$24351$new_n734_
.sym 30506 data[5]
.sym 30507 data[1]
.sym 30508 $0\bit_counter[2:0][1]
.sym 30509 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 30510 $abc$24351$new_n545_
.sym 30511 data[5]
.sym 30512 $abc$24351$new_n557_
.sym 30514 $abc$24351$new_n545_
.sym 30515 data[7]
.sym 30516 $abc$24351$new_n561_
.sym 30518 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 30519 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 30522 $abc$24351$new_n545_
.sym 30523 data[3]
.sym 30524 $abc$24351$new_n553_
.sym 30531 bit_counter[0]
.sym 30535 bit_counter[1]
.sym 30536 $PACKER_VCC_NET
.sym 30539 bit_counter[2]
.sym 30540 $PACKER_VCC_NET
.sym 30541 $auto$alumacc.cc:474:replace_alu$7939.C[2]
.sym 30543 bit_counter[0]
.sym 30545 $PACKER_VCC_NET
.sym 30546 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 30550 $0\bit_counter[2:0][2]
.sym 30558 $0\bit_counter[2:0][0]
.sym 30755 b1_rd_addr[0]
.sym 30760 b1_rd_addr[1]
.sym 30764 b1_rd_addr[2]
.sym 30765 $auto$alumacc.cc:474:replace_alu$7924.C[2]
.sym 30768 b1_rd_addr[3]
.sym 30769 $auto$alumacc.cc:474:replace_alu$7924.C[3]
.sym 30772 b1_rd_addr[4]
.sym 30773 $auto$alumacc.cc:474:replace_alu$7924.C[4]
.sym 30776 b1_rd_addr[5]
.sym 30777 $auto$alumacc.cc:474:replace_alu$7924.C[5]
.sym 30780 b1_rd_addr[6]
.sym 30781 $auto$alumacc.cc:474:replace_alu$7924.C[6]
.sym 30784 b1_rd_addr[7]
.sym 30785 $auto$alumacc.cc:474:replace_alu$7924.C[7]
.sym 30788 b1_rd_addr[8]
.sym 30789 $auto$alumacc.cc:474:replace_alu$7924.C[8]
.sym 30790 $abc$24351$new_n611_
.sym 30791 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 30794 $abc$24351$new_n611_
.sym 30795 $abc$24351$new_n618_
.sym 30798 $abc$24351$new_n778_
.sym 30799 $abc$24351$new_n777_
.sym 30800 $abc$24351$logic_and$demo.v:725$6839_Y_new_
.sym 30801 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 30802 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 30803 b1_rd_addr[0]
.sym 30806 $abc$24351$eq$demo.v:771$6852_Y
.sym 30807 b1_fin
.sym 30815 $PACKER_VCC_NET
.sym 30816 b1_rd_addr[0]
.sym 30830 b1_fin
.sym 30831 b1_rd_en
.sym 30834 $abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_
.sym 30835 $abc$24351$sub$demo.v:817$6863_Y[0]
.sym 30850 b2_fin
.sym 30851 $abc$24351$eq$demo.v:782$6855_Y
.sym 30854 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23633
.sym 30855 $abc$24351$new_n624_
.sym 30858 b1_fin
.sym 30859 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.sym 30862 $abc$24351$new_n431_
.sym 30863 b3_fin
.sym 30870 b2_rd_addr[1]
.sym 30874 $abc$24351$new_n624_
.sym 30875 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23633
.sym 30876 b2_rd_addr[0]
.sym 30882 $abc$24351$new_n417_
.sym 30883 $abc$24351$new_n430_
.sym 30884 $abc$24351$new_n744_
.sym 30885 b4_rd_en
.sym 30886 $abc$24351$new_n667_
.sym 30887 $abc$24351$new_n785_
.sym 30888 $abc$24351$new_n786_
.sym 30889 $abc$24351$logic_and$demo.v:725$6839_Y_new_
.sym 30894 b1_rd_en
.sym 30895 b1_fin
.sym 30896 $abc$24351$logic_and$demo.v:731$6842_Y_new_
.sym 30898 $abc$24351$new_n743_
.sym 30899 $abc$24351$new_n422_
.sym 30900 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.sym 30901 $abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.sym 30902 b2_fin
.sym 30903 b2_rd_en
.sym 30906 b4_rd_en
.sym 30907 b4_fin
.sym 30908 $abc$24351$logic_and$demo.v:737$6845_Y_new_
.sym 30914 $abc$24351$procmux$6889_Y[13]_new_
.sym 30915 b4_valid
.sym 30916 $abc$24351$logic_and$demo.v:737$6845_Y_new_
.sym 30917 $abc$24351$new_n425_
.sym 30918 $0\pixel_data[15:0][12]
.sym 30922 $abc$24351$new_n426_
.sym 30923 $abc$24351$new_n681_
.sym 30924 $0\pixel_data[15:0][0]
.sym 30926 $abc$24351$procmux$6889_Y[13]_new_
.sym 30927 $abc$24351$new_n426_
.sym 30930 $abc$24351$logic_and$demo.v:731$6842_Y_new_
.sym 30931 $abc$24351$procmux$7551_Y[15]_new_inv_
.sym 30932 $abc$24351$logic_and$demo.v:725$6839_Y_new_
.sym 30933 $abc$24351$new_n787_
.sym 30942 $0\pixel_data[15:0][0]
.sym 30946 $0\pixel_data[15:0][12]
.sym 30950 $0\pixel_data[15:0][0]
.sym 30954 pixel_data[13]
.sym 30955 pixel_data[14]
.sym 30956 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 30957 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 30958 $0\pixel_data[15:0][0]
.sym 30962 $0\pixel_data[15:0][12]
.sym 30970 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 30971 $0\pixel_bit_counter[3:0][1]
.sym 30972 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 30973 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 30974 $0\pixel_data[15:0][12]
.sym 30978 $abc$24351$shiftx$demo.v:493$6797.buffer[0]_new_inv_
.sym 30979 $abc$24351$shiftx$demo.v:474$6793.buffer[0]_new_inv_
.sym 30980 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 30981 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 30982 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 30983 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 30986 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 30987 $0\pixel_bit_counter[3:0][1]
.sym 30988 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 30989 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 30990 $abc$24351$auto$wreduce.cc:455:run$7860[3]_new_inv_
.sym 30991 $abc$24351$auto$wreduce.cc:455:run$7862[3]_new_inv_
.sym 30992 $abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.sym 31002 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 31003 $0\bit_counter[2:0][1]
.sym 31004 $abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.sym 31006 $abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.sym 31007 $abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.sym 31018 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 31022 bit_counter[1]
.sym 31030 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12150
.sym 31031 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 31038 $0\bit_counter[2:0][1]
.sym 31042 $0\pixel_bit_counter[3:0][0]
.sym 31054 $abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.sym 31071 pixel_bit_counter[0]
.sym 31073 $PACKER_VCC_NET
.sym 31266 b1_rd_addr[6]
.sym 31267 b1_rd_addr[7]
.sym 31268 b1_rd_addr[8]
.sym 31270 b1_rd_addr[2]
.sym 31271 b1_rd_addr[3]
.sym 31272 b1_rd_addr[4]
.sym 31273 b1_rd_addr[5]
.sym 31274 $abc$24351$new_n616_
.sym 31275 $abc$24351$new_n617_
.sym 31276 b1_rd_addr[0]
.sym 31277 b1_rd_addr[1]
.sym 31278 b1_data_out[3]
.sym 31279 b1_data_out[2]
.sym 31280 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 31281 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 31282 b1_data_out[1]
.sym 31283 b1_data_out[0]
.sym 31284 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 31285 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 31286 b1_data_out[5]
.sym 31287 b1_data_out[4]
.sym 31288 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 31289 $abc$24351$new_n764_
.sym 31290 b1_rd_addr[1]
.sym 31294 b1_data_out[7]
.sym 31295 b1_data_out[6]
.sym 31296 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 31297 $abc$24351$new_n776_
.sym 31299 bw_pxls_ptr[0]
.sym 31303 bw_pxls_ptr[1]
.sym 31304 $PACKER_VCC_NET
.sym 31307 bw_pxls_ptr[2]
.sym 31308 $PACKER_VCC_NET
.sym 31309 $auto$alumacc.cc:474:replace_alu$7945.C[2]
.sym 31311 bw_pxls_ptr[0]
.sym 31313 $PACKER_VCC_NET
.sym 31314 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 31318 $abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_
.sym 31319 $abc$24351$sub$demo.v:817$6863_Y[2]
.sym 31322 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 31326 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 31331 b2_rd_addr[0]
.sym 31336 b2_rd_addr[1]
.sym 31340 b2_rd_addr[2]
.sym 31341 $auto$alumacc.cc:474:replace_alu$7927.C[2]
.sym 31344 b2_rd_addr[3]
.sym 31345 $auto$alumacc.cc:474:replace_alu$7927.C[3]
.sym 31348 b2_rd_addr[4]
.sym 31349 $auto$alumacc.cc:474:replace_alu$7927.C[4]
.sym 31352 b2_rd_addr[5]
.sym 31353 $auto$alumacc.cc:474:replace_alu$7927.C[5]
.sym 31356 b2_rd_addr[6]
.sym 31357 $auto$alumacc.cc:474:replace_alu$7927.C[6]
.sym 31360 b2_rd_addr[7]
.sym 31361 $auto$alumacc.cc:474:replace_alu$7927.C[7]
.sym 31364 b2_rd_addr[8]
.sym 31365 $auto$alumacc.cc:474:replace_alu$7927.C[8]
.sym 31366 $abc$24351$new_n626_
.sym 31367 $abc$24351$new_n627_
.sym 31368 b2_rd_addr[0]
.sym 31369 b2_rd_addr[1]
.sym 31373 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432
.sym 31374 b2_rd_addr[6]
.sym 31375 b2_rd_addr[7]
.sym 31376 b2_rd_addr[8]
.sym 31382 b2_rd_addr[2]
.sym 31383 b2_rd_addr[3]
.sym 31384 b2_rd_addr[4]
.sym 31385 b2_rd_addr[5]
.sym 31387 $PACKER_VCC_NET
.sym 31388 b2_rd_addr[0]
.sym 31394 b2_data_out[3]
.sym 31395 b2_data_out[2]
.sym 31396 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 31397 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 31398 $abc$24351$new_n670_
.sym 31399 $abc$24351$new_n671_
.sym 31400 $abc$24351$new_n668_
.sym 31401 $abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.sym 31402 b2_data_out[7]
.sym 31403 b2_data_out[6]
.sym 31404 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 31405 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 31406 b2_data_out[5]
.sym 31407 b2_data_out[4]
.sym 31408 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 31409 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 31410 $0\pixel_data[15:0][0]
.sym 31414 $0\pixel_data[15:0][0]
.sym 31418 $0\pixel_data[15:0][0]
.sym 31422 b2_data_out[1]
.sym 31423 b2_data_out[0]
.sym 31424 $abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.sym 31425 $abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.sym 31426 $abc$24351$new_n373_
.sym 31427 $abc$24351$new_n374_
.sym 31428 $abc$24351$new_n768_
.sym 31429 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 31430 pixel_data[8]
.sym 31431 pixel_data[0]
.sym 31432 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 31433 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 31434 $0\pixel_data[15:0][0]
.sym 31438 pixel_data[5]
.sym 31439 pixel_data[6]
.sym 31440 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 31441 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 31442 pixel_data[10]
.sym 31443 pixel_data[2]
.sym 31444 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 31445 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 31446 pixel_data[9]
.sym 31447 pixel_data[1]
.sym 31448 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 31449 $abc$24351$new_n767_
.sym 31450 $0\pixel_data[15:0][0]
.sym 31454 $0\pixel_data[15:0][0]
.sym 31458 $abc$24351$techmap$shiftx$demo.v:474$6793.$4\buffer[15:0][0]_new_
.sym 31459 $abc$24351$new_n769_
.sym 31460 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 31461 $0\pixel_bit_counter[3:0][1]
.sym 31462 $0\pixel_bit_counter[3:0][1]
.sym 31463 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 31464 $abc$24351$techmap$shiftx$demo.v:474$6793.$4\buffer[15:0][3]_new_
.sym 31465 $abc$24351$new_n772_
.sym 31466 pixel_data[15]
.sym 31467 pixel_data[7]
.sym 31468 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 31469 $abc$24351$new_n781_
.sym 31470 $0\pixel_data[15:0][0]
.sym 31474 pixel_data[11]
.sym 31475 pixel_data[3]
.sym 31476 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 31477 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 31478 pixel_data[12]
.sym 31479 pixel_data[4]
.sym 31480 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 31481 $abc$24351$new_n770_
.sym 31482 $0\pixel_data[15:0][0]
.sym 31486 $0\pixel_data[15:0][0]
.sym 31490 $abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965
.sym 31491 $abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.sym 31510 $0\pixel_bit_counter[3:0][1]
.sym 31514 pixel_bit_counter[1]
.sym 31523 pixel_bit_counter[0]
.sym 31527 pixel_bit_counter[1]
.sym 31528 $PACKER_VCC_NET
.sym 31531 pixel_bit_counter[2]
.sym 31532 $PACKER_VCC_NET
.sym 31533 $auto$alumacc.cc:474:replace_alu$7936.C[2]
.sym 31535 pixel_bit_counter[3]
.sym 31536 $PACKER_VCC_NET
.sym 31537 $auto$alumacc.cc:474:replace_alu$7936.C[3]
.sym 31538 $abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.sym 31542 $abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.sym 31546 $0\pixel_bit_counter[3:0][2]
.sym 31550 $0\pixel_bit_counter[3:0][3]
.sym 31562 $abc$24351$auto$ice40_ffinit.cc:141:execute$24297
.sym 32018 $abc$24351$auto$ice40_ffinit.cc:141:execute$24301
.sym 32573 CS$SB_IO_OUT
