// Seed: 1087251603
module module_0;
  assign id_1 = id_1;
  assign id_2 = id_2;
  tri id_3;
  supply1 id_4, id_5;
  always_latch id_4 = (id_4 & id_3) != -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always begin : LABEL_0
    id_4 <= 1;
  end
  wire id_7;
  module_0 modCall_1 ();
  wire id_8;
endmodule
