============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May  6 10:28:58 2024

   Run on =     LMZS
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 785 feed throughs used by 439 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  8.604532s wall, 3.890625s user + 0.156250s system = 4.046875s CPU (47.0%)

RUN-1004 : used memory is 864 MB, reserved memory is 858 MB, peak memory is 927 MB
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/dual_port_ram_sync.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(111)
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../rtl/apb_sdcard/sd_reader.v(66)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : stop_run syn_1.
RUN-1001 : reset_run syn_1 -step opt_gate.
RUN-1001 : syn_1: run complete.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(111)
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/syn_1/m0soc_rtl.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/syn_1/m0soc_rtl.db" in  1.218994s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (41.0%)

RUN-1004 : used memory is 421 MB, reserved memory is 400 MB, peak memory is 927 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 809 feed throughs used by 433 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  7.712283s wall, 2.781250s user + 0.031250s system = 2.812500s CPU (36.5%)

RUN-1004 : used memory is 907 MB, reserved memory is 900 MB, peak memory is 970 MB
RUN-1002 : start command "config_chipwatcher -sync ahb.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
GUI-1001 : Import ahb.cwc success!
GUI-8501 ERROR: Bit file code (1010110000110001) does not match with the ChipWatcher's (1011101000011111).
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.500370s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (1.2%)

RUN-1004 : used memory is 972 MB, reserved memory is 939 MB, peak memory is 991 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.724822s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (2.2%)

RUN-1004 : used memory is 972 MB, reserved memory is 939 MB, peak memory is 991 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(111)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/clkw will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 784 feed throughs used by 423 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  6.734016s wall, 0.734375s user + 0.078125s system = 0.812500s CPU (12.1%)

RUN-1004 : used memory is 1027 MB, reserved memory is 997 MB, peak memory is 1037 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.500522s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (1.2%)

RUN-1004 : used memory is 1055 MB, reserved memory is 1023 MB, peak memory is 1074 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.721080s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (2.4%)

RUN-1004 : used memory is 1055 MB, reserved memory is 1023 MB, peak memory is 1074 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.478967s wall, 0.046875s user + 0.093750s system = 0.140625s CPU (1.9%)

RUN-1004 : used memory is 1054 MB, reserved memory is 1022 MB, peak memory is 1074 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.707620s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (3.0%)

RUN-1004 : used memory is 1054 MB, reserved memory is 1022 MB, peak memory is 1074 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "config_chipwatcher -sync ahb.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
GUI-1001 : Import ahb.cwc success!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit m0soc_Runs/phy_1/m0soc.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.538046s wall, 0.140625s user + 0.328125s system = 0.468750s CPU (6.2%)

RUN-1004 : used memory is 1060 MB, reserved memory is 1025 MB, peak memory is 1092 MB
RUN-1003 : finish command "download -bit m0soc_Runs/phy_1/m0soc.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  7.769551s wall, 0.203125s user + 0.328125s system = 0.531250s CPU (6.8%)

RUN-1004 : used memory is 1060 MB, reserved memory is 1025 MB, peak memory is 1092 MB
GUI-1001 : Downloading succeeded!
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111100000000000000000101110110111111111111111111111111111100000101110000000100000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X002C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002F successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111100000000000000000101110110111111111111111111111111111100000101110000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111100000000000000000101110110111111111111111111111111111100000101110000000100000000000001000000
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-8424 ERROR: ChipWatcher: read status reg failed.
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111100000000000000000101110110111111111111111111111111111100000101110000000100000000000011000000
KIT-8424 ERROR: ChipWatcher: read status reg failed.
GUI-1001 : User closes ChipWatcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111100000000000000000101110110111111111111111111111111111100000101110000000100000000000000000000
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(85)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/dual_port_ram_sync.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(111)
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../rtl/apb_sdcard/sd_reader.v(66)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-8007 ERROR: cannot find port 'clk3_out' on this module in ../rtl/CortexM0_SoC.v(91)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(85)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/PLL_VGA.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL_VGA.v(65)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/dual_port_ram_sync.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(111)
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../rtl/apb_sdcard/sd_reader.v(66)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-8007 ERROR: cannot find port 'clk3_out' on this module in ../rtl/CortexM0_SoC.v(91)
HDL-8007 ERROR: cannot find port 'clk3_out' on this module in ../rtl/CortexM0_SoC.v(91)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(85)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/PLL_VGA.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL_VGA.v(65)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(111)
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../rtl/apb_sdcard/sd_reader.v(66)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-8007 ERROR: cannot find port 'clk3_out' on this module in ../rtl/CortexM0_SoC.v(91)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(85)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/PLL_VGA.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL_VGA.v(65)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(111)
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../rtl/apb_sdcard/sd_reader.v(66)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-8007 ERROR: cannot find port 'clk3_out' on this module in ../rtl/CortexM0_SoC.v(91)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(85)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/PLL_VGA.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL_VGA.v(65)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(114)
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../rtl/apb_sdcard/sd_reader.v(66)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-5007 WARNING: 'refclk' is not declared in ../rtl/CortexM0_SoC.v(94)
HDL-5007 WARNING: 'reset' is not declared in ../rtl/CortexM0_SoC.v(95)
HDL-5007 WARNING: 'clk0_out' is not declared in ../rtl/CortexM0_SoC.v(96)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(114)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-6001 WARNING: phy_1: run failed.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_place.db" in  2.078352s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (33.1%)

RUN-1004 : used memory is 687 MB, reserved memory is 674 MB, peak memory is 1092 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net sd_rd_data[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[0] is skipped due to 0 input or output
PHY-1001 : clock net sd_reader/clk will be merged with clock clk_gen_inst/clk1_buf
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/clkw will be routed on clock mesh
PHY-5010 WARNING: Net sd_rd_data[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for U_PLL_VGA/pll_inst.fbclk[0]
PHY-1001 : 677 feed throughs used by 384 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  7.411214s wall, 1.734375s user + 0.140625s system = 1.875000s CPU (25.3%)

RUN-1004 : used memory is 1040 MB, reserved memory is 1011 MB, peak memory is 1092 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.569209s wall, 0.046875s user + 0.109375s system = 0.156250s CPU (2.1%)

RUN-1004 : used memory is 1068 MB, reserved memory is 1038 MB, peak memory is 1092 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.793673s wall, 0.125000s user + 0.125000s system = 0.250000s CPU (3.2%)

RUN-1004 : used memory is 1068 MB, reserved memory is 1038 MB, peak memory is 1092 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(114)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net sd_rd_data[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[0] is skipped due to 0 input or output
PHY-1001 : clock net sd_reader/clk will be merged with clock clk_gen_inst/clk1_buf
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sd_rd_data[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for U_PLL_VGA/pll_inst.fbclk[0]
PHY-1001 : 674 feed throughs used by 372 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  6.668524s wall, 3.046875s user + 0.156250s system = 3.203125s CPU (48.0%)

RUN-1004 : used memory is 1051 MB, reserved memory is 1019 MB, peak memory is 1092 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.407455s wall, 0.046875s user + 0.140625s system = 0.187500s CPU (2.5%)

RUN-1004 : used memory is 1078 MB, reserved memory is 1045 MB, peak memory is 1096 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.637378s wall, 0.109375s user + 0.156250s system = 0.265625s CPU (3.5%)

RUN-1004 : used memory is 1078 MB, reserved memory is 1045 MB, peak memory is 1096 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "config_chipwatcher -sp ahb.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 1011101000011111
GUI-1001 : Import ahb.cwc success!
GUI-1001 : User opens ChipWatcher ...
PRG-1000 : <!-- HMAC is: 53cd55c675d4686d7d5be46202ee596bf973992d0380c250c7e6a6c343ecf1b6 -->
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net sdclk_syn_12 will be merged with clock sdclk_syn_6
PHY-1001 : clock net sd_reader/clk will be merged with clock clk_gen_inst/clk1_buf
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for U_PLL_VGA/pll_inst.fbclk[0]
PHY-1001 : 804 feed throughs used by 448 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  6.872323s wall, 3.921875s user + 0.093750s system = 4.015625s CPU (58.4%)

RUN-1004 : used memory is 1080 MB, reserved memory is 1056 MB, peak memory is 1096 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.592847s wall, 0.093750s user + 0.203125s system = 0.296875s CPU (3.9%)

RUN-1004 : used memory is 1108 MB, reserved memory is 1083 MB, peak memory is 1126 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.826835s wall, 0.171875s user + 0.203125s system = 0.375000s CPU (4.8%)

RUN-1004 : used memory is 1108 MB, reserved memory is 1083 MB, peak memory is 1126 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "config_chipwatcher -sync ahb.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
GUI-1001 : Import ahb.cwc success!
GUI-1001 : User opens ChipWatcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111100000000000000000101110110111111111111111111111111111100000101110000000100000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X002C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002F successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111100000000000000000101110110111111111111111111111111111100000101110000000100000000000000000000
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net sdclk_syn_12 will be merged with clock sdclk_syn_6
PHY-1001 : clock net sd_reader/clk will be merged with clock clk_gen_inst/clk1_buf
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for U_PLL_VGA/pll_inst.fbclk[0]
PHY-1001 : 778 feed throughs used by 435 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  6.941532s wall, 4.296875s user + 0.187500s system = 4.484375s CPU (64.6%)

RUN-1004 : used memory is 1109 MB, reserved memory is 1088 MB, peak memory is 1131 MB
RUN-1002 : start command "config_chipwatcher -sync ahb.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
GUI-1001 : Import ahb.cwc success!
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.959686s wall, 0.062500s user + 0.125000s system = 0.187500s CPU (2.7%)

RUN-1004 : used memory is 1138 MB, reserved memory is 1115 MB, peak memory is 1156 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.171390s wall, 0.140625s user + 0.125000s system = 0.265625s CPU (3.7%)

RUN-1004 : used memory is 1138 MB, reserved memory is 1115 MB, peak memory is 1156 MB
GUI-1001 : Downloading succeeded!
