// Seed: 1092274279
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input tri1 id_2
    , id_7,
    output wand id_3,
    input tri1 id_4,
    output wire id_5
);
  always @(negedge id_7) begin : LABEL_0
    disable id_8;
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    output uwire id_7,
    input supply0 id_8
);
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2,
      id_5,
      id_2
  );
  logic [-1 : -1 'b0] id_10 = id_3;
endmodule
