verilog work "LOGIC_INPUT.vf"
verilog work "LOGIC_INPUT_SIM.v"
verilog work "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v"
