v 20130925 2
C 40000 40000 0 0 0 title-B.sym
T 50200 40600 9 10 1 0 0 0 3
CPU and address decoding


C 41900 45600 1 0 0 65c02WDC.sym
{
T 42700 49000 5 10 1 1 0 0 1
device=65c02
T 42800 48700 5 10 1 1 0 0 1
refdes=U3
T 41900 45600 5 10 0 0 0 0 1
footprint=DIL 40 600
}
N 43900 48100 47800 48100 4
{
T 44200 48100 5 10 1 1 0 0 1
netname=/RESET
}
U 40500 47000 40500 50100 10 1
{
T 40300 50000 5 10 1 1 0 0 1
netname=A
}
N 42000 47000 40700 47000 4
{
T 40900 47000 5 10 1 1 0 0 1
netname=A14
}
C 40700 47000 1 90 0 busripper-1.sym
{
T 40300 47000 5 8 0 0 90 0 1
device=none
}
N 42000 47200 40700 47200 4
{
T 40900 47200 5 10 1 1 0 0 1
netname=A13
}
C 40700 47200 1 90 0 busripper-1.sym
{
T 40300 47200 5 8 0 0 90 0 1
device=none
}
N 42000 47400 40700 47400 4
{
T 40900 47400 5 10 1 1 0 0 1
netname=A12
}
C 40700 47400 1 90 0 busripper-1.sym
{
T 40300 47400 5 8 0 0 90 0 1
device=none
}
N 42000 47600 40700 47600 4
{
T 40900 47600 5 10 1 1 0 0 1
netname=A11
}
C 40700 47600 1 90 0 busripper-1.sym
{
T 40300 47600 5 8 0 0 90 0 1
device=none
}
N 42000 47800 40700 47800 4
{
T 40900 47800 5 10 1 1 0 0 1
netname=A10
}
C 40700 47800 1 90 0 busripper-1.sym
{
T 40300 47800 5 8 0 0 90 0 1
device=none
}
N 42000 48000 40700 48000 4
{
T 40900 48000 5 10 1 1 0 0 1
netname=A9
}
C 40700 48000 1 90 0 busripper-1.sym
{
T 40300 48000 5 8 0 0 90 0 1
device=none
}
N 42000 48200 40700 48200 4
{
T 40900 48200 5 10 1 1 0 0 1
netname=A8
}
C 40700 48200 1 90 0 busripper-1.sym
{
T 40300 48200 5 8 0 0 90 0 1
device=none
}
N 42000 48400 40700 48400 4
{
T 40900 48400 5 10 1 1 0 0 1
netname=A7
}
C 40700 48400 1 90 0 busripper-1.sym
{
T 40300 48400 5 8 0 0 90 0 1
device=none
}
N 42000 48600 40700 48600 4
{
T 40900 48600 5 10 1 1 0 0 1
netname=A6
}
C 40700 48600 1 90 0 busripper-1.sym
{
T 40300 48600 5 8 0 0 90 0 1
device=none
}
N 42000 48800 40700 48800 4
{
T 40900 48800 5 10 1 1 0 0 1
netname=A5
}
C 40700 48800 1 90 0 busripper-1.sym
{
T 40300 48800 5 8 0 0 90 0 1
device=none
}
N 42000 49000 40700 49000 4
{
T 40900 49000 5 10 1 1 0 0 1
netname=A4
}
C 40700 49000 1 90 0 busripper-1.sym
{
T 40300 49000 5 8 0 0 90 0 1
device=none
}
N 42000 49200 40700 49200 4
{
T 40900 49200 5 10 1 1 0 0 1
netname=A3
}
C 40700 49200 1 90 0 busripper-1.sym
{
T 40300 49200 5 8 0 0 90 0 1
device=none
}
N 42000 49400 40700 49400 4
{
T 40900 49400 5 10 1 1 0 0 1
netname=A2
}
C 40700 49400 1 90 0 busripper-1.sym
{
T 40300 49400 5 8 0 0 90 0 1
device=none
}
N 42000 49600 40700 49600 4
{
T 40900 49600 5 10 1 1 0 0 1
netname=A1
}
C 40700 49600 1 90 0 busripper-1.sym
{
T 40300 49600 5 8 0 0 90 0 1
device=none
}
N 42000 49800 40700 49800 4
{
T 40900 49800 5 10 1 1 0 0 1
netname=A0
}
C 40700 49800 1 90 0 busripper-1.sym
{
T 40300 49800 5 8 0 0 90 0 1
device=none
}
N 42000 46800 40700 46800 4
{
T 40900 46800 5 10 1 1 0 0 1
netname=A15
}
C 40700 46800 1 90 0 busripper-1.sym
{
T 40300 46800 5 8 0 0 90 0 1
device=none
}
U 45900 48400 45900 50800 10 1
{
T 45700 50700 5 10 1 1 0 0 1
netname=D
}
N 43900 48400 45700 48400 4
{
T 45500 48400 5 10 1 1 0 0 1
netname=D7
}
C 45700 48400 1 0 0 busripper-1.sym
{
T 45700 48800 5 8 0 0 0 0 1
device=none
}
N 45400 48700 45700 48700 4
{
T 45500 48700 5 10 1 1 0 0 1
netname=D6
}
C 45700 48700 1 0 0 busripper-1.sym
{
T 45700 49100 5 8 0 0 0 0 1
device=none
}
N 45200 49000 45700 49000 4
{
T 45500 49000 5 10 1 1 0 0 1
netname=D5
}
C 45700 49000 1 0 0 busripper-1.sym
{
T 45700 49400 5 8 0 0 0 0 1
device=none
}
N 45000 49300 45700 49300 4
{
T 45500 49300 5 10 1 1 0 0 1
netname=D4
}
C 45700 49300 1 0 0 busripper-1.sym
{
T 45700 49700 5 8 0 0 0 0 1
device=none
}
N 44800 49600 45700 49600 4
{
T 45500 49600 5 10 1 1 0 0 1
netname=D3
}
C 45700 49600 1 0 0 busripper-1.sym
{
T 45700 50000 5 8 0 0 0 0 1
device=none
}
N 44600 49900 45700 49900 4
{
T 45500 49900 5 10 1 1 0 0 1
netname=D2
}
C 45700 49900 1 0 0 busripper-1.sym
{
T 45700 50300 5 8 0 0 0 0 1
device=none
}
N 44400 50200 45700 50200 4
{
T 45500 50200 5 10 1 1 0 0 1
netname=D1
}
C 45700 50200 1 0 0 busripper-1.sym
{
T 45700 50600 5 8 0 0 0 0 1
device=none
}
N 44200 50500 45700 50500 4
{
T 45500 50500 5 10 1 1 0 0 1
netname=D0
}
C 45700 50500 1 0 0 busripper-1.sym
{
T 45700 50900 5 8 0 0 0 0 1
device=none
}
C 41300 45900 1 180 0 resistor-2.sym
{
T 40900 45550 5 10 0 0 180 0 1
device=RESISTOR
T 40800 45900 5 10 1 1 180 0 1
refdes=R3
T 40800 45900 5 10 0 1 90 0 1
footprint=R025
}
N 41300 45800 42000 45800 4
{
T 41600 45800 5 10 1 1 0 0 1
netname=IRQ
}
C 40400 46100 1 0 0 resistor-2.sym
{
T 40800 46450 5 10 0 0 0 0 1
device=RESISTOR
T 40600 46100 5 10 1 1 0 0 1
refdes=R4
T 40900 46100 5 10 0 1 270 0 1
footprint=R025
}
C 46300 47500 1 180 0 resistor-2.sym
{
T 45900 47150 5 10 0 0 180 0 1
device=RESISTOR
T 46600 47500 5 10 1 1 180 0 1
refdes=R5
T 45800 47500 5 10 0 1 90 0 1
footprint=R025
}
N 41300 46200 42000 46200 4
{
T 41600 46200 5 10 1 1 0 0 1
netname=NMI
}
N 45400 47500 43900 47500 4
{
T 44200 47300 5 10 1 1 0 0 1
netname=RDY
}
C 44400 45500 1 0 0 gnd-2.sym
C 44300 46000 1 0 0 vcc-2.sym
C 40200 46200 1 0 0 vcc-2.sym
N 40400 45000 40400 46200 4
C 46300 48500 1 0 0 vcc-2.sym
U 51100 50400 51100 46600 10 -1
{
T 51100 50400 5 10 1 1 0 0 1
netname=A
}
N 51800 49700 51300 49700 4
{
T 51400 49700 5 10 1 1 0 0 1
netname=A15
}
C 51300 49700 1 180 0 busripper-1.sym
{
T 51300 49300 5 8 0 0 180 0 1
device=none
}
N 51800 49300 51300 49300 4
{
T 51400 49300 5 10 1 1 0 0 1
netname=A14
}
C 51300 49300 1 180 0 busripper-1.sym
{
T 51300 48900 5 8 0 0 180 0 1
device=none
}
N 51800 48900 51300 48900 4
{
T 51400 48900 5 10 1 1 0 0 1
netname=A13
}
C 51300 48900 1 180 0 busripper-1.sym
{
T 51300 48500 5 8 0 0 180 0 1
device=none
}
N 51800 48500 51300 48500 4
{
T 51400 48500 5 10 1 1 0 0 1
netname=A12
}
C 51300 48500 1 180 0 busripper-1.sym
{
T 51300 48100 5 8 0 0 180 0 1
device=none
}
N 51800 46900 51300 46900 4
{
T 51400 46900 5 10 1 1 0 0 1
netname=A8
}
C 51300 48100 1 180 0 busripper-1.sym
{
T 51300 47700 5 8 0 0 180 0 1
device=none
}
N 51800 47300 51300 47300 4
{
T 51400 47300 5 10 1 1 0 0 1
netname=A9
}
C 51300 47700 1 180 0 busripper-1.sym
{
T 51300 47300 5 8 0 0 180 0 1
device=none
}
N 51800 47700 51300 47700 4
{
T 51400 47700 5 10 1 1 0 0 1
netname=A10
}
C 51300 47300 1 180 0 busripper-1.sym
{
T 51300 46900 5 8 0 0 180 0 1
device=none
}
N 51800 48100 51300 48100 4
{
T 51400 48100 5 10 1 1 0 0 1
netname=A11
}
C 51300 46900 1 180 0 busripper-1.sym
{
T 51300 46500 5 8 0 0 180 0 1
device=none
}
N 48700 46100 51800 46100 4
N 53900 46100 55300 46100 4
{
T 54400 46100 5 10 1 1 0 0 1
netname=/CS_ROM
}
N 53900 47300 55300 47300 4
{
T 54400 47300 5 10 1 1 0 0 1
netname=/CS_HIRAM
}
N 53900 47700 55300 47700 4
{
T 54400 47700 5 10 1 1 0 0 1
netname=/CS_UART
}
N 53900 48100 55300 48100 4
{
T 54400 48100 5 10 1 1 0 0 1
netname=/CS_VIA
}
N 53900 48500 55300 48500 4
{
T 54500 48500 5 10 1 1 0 0 1
netname=E_LCD
}
N 53900 48900 55300 48900 4
{
T 54400 48900 5 10 1 1 0 0 1
netname=/CSR_VDP
}
N 53900 49300 55300 49300 4
{
T 54400 49300 5 10 1 1 0 0 1
netname=/CSW_VDP
}
C 51800 44700 1 0 0 gal22v10.sym
{
T 52495 48200 5 10 0 1 0 0 1
device=gal22v10d
T 52700 47200 5 10 1 1 0 0 1
refdes=U7
T 51800 44700 5 10 1 1 0 0 1
footprint=DIL 24 300
}
C 46300 47800 1 180 0 resistor-2.sym
{
T 45900 47450 5 10 0 0 180 0 1
device=RESISTOR
T 46600 47800 5 10 1 1 180 0 1
refdes=R6
T 45800 47800 5 10 0 1 90 0 1
footprint=R025
}
N 45400 47700 45100 47700 4
N 45400 47500 45400 47400 4
N 44500 46000 43900 46000 4
N 44500 45800 43900 45800 4
C 54100 45300 1 0 0 vcc-2.sym
C 54200 44600 1 0 0 gnd-2.sym
N 54300 44900 53900 44900 4
N 54300 45300 53900 45300 4
C 42700 43800 1 0 1 XTAL-1.sym
{
T 42300 46600 5 10 0 0 0 6 1
device=XTAL
T 42300 45300 5 10 1 1 0 6 1
refdes=X1
T 42305 46000 5 10 0 0 0 6 1
footprint=OSC14
T 42700 43800 5 10 1 1 0 0 1
value=16MHz
}
N 43900 47900 47300 47900 4
C 40300 43500 1 0 0 gnd-2.sym
N 43900 48600 45400 48600 4
N 43900 48800 45200 48800 4
N 45200 48800 45200 49000 4
N 45000 49300 45000 49000 4
N 45000 49000 43900 49000 4
N 43900 49400 44600 49400 4
N 44600 49400 44600 49900 4
N 43900 49600 44400 49600 4
N 44400 49600 44400 50200 4
N 43900 49800 44200 49800 4
N 44200 49800 44200 50500 4
N 43900 46500 51800 46500 4
{
T 43900 46500 5 10 1 1 0 0 1
netname=RWB
T 46900 45700 5 10 1 1 90 0 1
netname=RWB
}
N 47300 40800 47300 47900 4
N 43900 49200 44800 49200 4
N 44800 49200 44800 49600 4
N 46300 47400 46500 47400 4
N 47700 44200 48700 44200 4
N 48700 44200 48700 46100 4
N 43900 47700 44100 47700 4
C 45100 47600 1 90 0 jumper-1.sym
{
T 44600 47900 5 8 0 0 90 0 1
device=JUMPER
T 44800 47800 5 10 1 1 180 0 1
refdes=JP3
T 45100 47600 5 10 0 1 0 0 1
footprint=JUMPER2
}
C 47100 40800 1 270 0 header3-1.sym
{
T 47750 39800 5 10 0 0 270 0 1
device=HEADER3
T 48400 40400 5 10 1 1 270 0 1
refdes=JP4
T 47100 40800 5 10 0 1 0 0 1
footprint=JUMPER3
}
N 47700 40800 47700 44200 4
N 43900 46700 48100 46700 4
N 48100 46700 48100 40800 4
N 45400 48700 45400 48600 4
C 52000 42500 1 0 0 gnd-2.sym
N 52100 44000 52100 43900 4
N 52100 42800 52100 43000 4
N 52100 43900 52900 43900 4
N 52100 43000 52900 43000 4
C 51900 43900 1 270 0 capacitor-1.sym
{
T 52600 43700 5 10 0 0 270 0 1
device=CAPACITOR
T 52800 43700 5 10 0 0 270 0 1
symversion=0.1
T 52300 43600 5 10 0 0 90 0 1
value=100n
T 52400 43700 5 10 1 1 270 0 1
refdes=C9
T 52000 43400 5 10 0 1 0 0 1
footprint=C200
}
C 52700 43900 1 270 0 capacitor-1.sym
{
T 53400 43700 5 10 0 0 270 0 1
device=CAPACITOR
T 53600 43700 5 10 0 0 270 0 1
symversion=0.1
T 53100 43600 5 10 0 0 90 0 1
value=100n
T 53200 43700 5 10 1 1 270 0 1
refdes=C10
T 52800 43400 5 10 0 1 0 0 1
footprint=C200
}
C 51900 44000 1 0 0 vcc-2.sym
N 51800 45300 50100 45300 4
{
T 51000 45400 5 10 1 1 0 0 1
netname=/ROMOFF
}
N 40400 43800 40400 44000 4
C 46600 46500 1 270 0 interpage_to-1.sym
{
T 47200 46200 5 10 0 0 270 0 1
device=interpage_to
T 46800 45200 5 10 1 1 270 0 1
pages=?
}
C 48700 44000 1 0 0 interpage_to-1.sym
{
T 49000 44600 5 10 0 0 0 0 1
device=interpage_to
T 50000 44200 5 10 1 1 0 0 1
pages=?
T 49100 44100 5 10 1 1 0 0 1
netname=PHI2
}
C 55300 49100 1 0 0 interpage_to-1.sym
{
T 55600 49700 5 10 0 0 0 0 1
device=interpage_to
T 56600 49300 5 10 1 1 0 0 1
pages=?
}
C 55300 48700 1 0 0 interpage_to-1.sym
{
T 55600 49300 5 10 0 0 0 0 1
device=interpage_to
T 56600 48900 5 10 1 1 0 0 1
pages=?
}
C 55300 48300 1 0 0 interpage_to-1.sym
{
T 55600 48900 5 10 0 0 0 0 1
device=interpage_to
T 56600 48500 5 10 1 1 0 0 1
pages=?
}
C 55300 47900 1 0 0 interpage_to-1.sym
{
T 55600 48500 5 10 0 0 0 0 1
device=interpage_to
T 56600 48100 5 10 1 1 0 0 1
pages=?
}
C 55300 47500 1 0 0 interpage_to-1.sym
{
T 55600 48100 5 10 0 0 0 0 1
device=interpage_to
T 56600 47700 5 10 1 1 0 0 1
pages=?
}
C 55300 47100 1 0 0 interpage_to-1.sym
{
T 55600 47700 5 10 0 0 0 0 1
device=interpage_to
T 56600 47300 5 10 1 1 0 0 1
pages=?
}
C 55300 45900 1 0 0 interpage_to-1.sym
{
T 55600 46500 5 10 0 0 0 0 1
device=interpage_to
T 56600 46100 5 10 1 1 0 0 1
pages=?
}
C 47800 47900 1 0 0 interpage_from-1.sym
{
T 48100 48500 5 10 0 0 0 0 1
device=interpage_from
T 49100 48100 5 10 1 1 0 0 1
pages=?
}
N 46300 47700 46500 47700 4
N 46500 47400 46500 48500 4
C 50100 45500 1 180 0 interpage_from-1.sym
{
T 49800 44900 5 10 0 0 180 0 1
device=interpage_from
T 49300 45300 5 10 1 1 180 0 1
pages=?
}
C 42700 40100 1 0 0 74393-1.sym
{
T 43000 43840 5 10 0 0 0 0 1
device=74393
T 43000 43640 5 10 0 0 0 0 1
footprint=DIP14
T 45800 43800 5 10 1 1 0 6 1
refdes=U28
}
C 42600 42000 1 0 0 gnd-2.sym
N 42700 44500 42700 42700 4
N 47100 43800 47100 45000 4
{
T 46800 43500 5 10 1 1 0 0 1
netname=CLK1
}
N 51800 45700 50100 45700 4
{
T 51300 45700 5 10 1 1 0 0 1
netname=CLK1
}
N 53900 46500 55300 46500 4
{
T 54400 46500 5 10 1 1 0 0 1
netname=/CS_RES00
}
N 53900 46900 55300 46900 4
{
T 54400 46900 5 10 1 1 0 0 1
netname=/CS_RES01
}
N 53900 49700 55300 49700 4
{
T 54400 49700 5 10 1 1 0 0 1
netname=/CS_RES02
}
C 55300 49500 1 0 0 interpage_to-1.sym
{
T 55600 50100 5 10 0 0 0 0 1
device=interpage_to
T 56600 49700 5 10 1 1 0 0 1
pages=?
}
C 55300 46700 1 0 0 interpage_to-1.sym
{
T 55600 47300 5 10 0 0 0 0 1
device=interpage_to
T 56600 46900 5 10 1 1 0 0 1
pages=?
}
C 55300 46300 1 0 0 interpage_to-1.sym
{
T 55600 46900 5 10 0 0 0 0 1
device=interpage_to
T 56600 46500 5 10 1 1 0 0 1
pages=?
}
C 50100 45900 1 180 0 interpage_from-1.sym
{
T 49800 45300 5 10 0 0 180 0 1
device=interpage_from
T 49300 45800 5 10 1 1 180 0 1
pages=?
}
N 50300 45300 50300 46900 4
C 50200 47800 1 270 0 resistor-2.sym
{
T 50550 47400 5 10 0 0 270 0 1
device=RESISTOR
T 50200 48100 5 10 1 1 270 0 1
refdes=R0
T 50200 47300 5 10 0 1 180 0 1
footprint=R025
T 50200 47800 5 10 1 1 0 0 1
value=10k
}
C 50100 47800 1 0 0 vcc-2.sym
N 47100 43100 47300 43100 4
C 45700 41700 1 0 0 header8-1.sym
{
T 45700 43300 5 10 0 1 0 0 1
device=HEADER8
T 46300 43400 5 10 1 1 0 0 1
refdes=JP6
T 45700 41700 5 10 1 1 0 0 1
footprint=HEADER8_1
}
C 45700 43600 1 0 0 header8-1.sym
{
T 45700 45200 5 10 0 1 0 0 1
device=HEADER8
T 46300 45300 5 10 1 1 0 0 1
refdes=JP5
T 45700 43600 5 10 1 1 0 0 1
footprint=HEADER8_1
}
N 44700 43100 45700 43100 4
N 44700 42700 45700 42700 4
N 44700 42300 45700 42300 4
N 44700 41900 45700 41900 4
N 47100 42700 47300 42700 4
N 47100 42300 47300 42300 4
N 47100 41900 47300 41900 4
N 45500 41900 45500 43800 4
N 45500 43800 45700 43800 4
N 45700 44200 45300 44200 4
N 45300 44200 45300 42300 4
N 45700 44600 45100 44600 4
N 45100 44600 45100 42700 4
N 45700 45000 44900 45000 4
N 44900 45000 44900 43100 4
