<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="minsys_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="minsys_sim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="2499798150fs"></ZoomStartTime>
      <ZoomEndTime time="2776298151fs"></ZoomEndTime>
      <Cursor1Time time="2657520000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="225"></NameColumnWidth>
      <ValueColumnWidth column_width="130"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="32" />
   <wave_markers>
      <marker time="2821720000" label="" />
      <marker time="2657520000" label="" />
   </wave_markers>
   <wvobject fp_name="/minsys_sim/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_clk" type="logic">
      <obj_property name="ElementShortName">cpu_clk</obj_property>
      <obj_property name="ObjectShortName">cpu_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/imem_addr_out" type="array">
      <obj_property name="ElementShortName">imem_addr_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">imem_addr_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/mem_wreg_addr_in" type="array">
      <obj_property name="ElementShortName">mem_wreg_addr_in[4:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_addr_in[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/mem_wreg_data_in" type="array">
      <obj_property name="ElementShortName">mem_wreg_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_data_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/mem_wreg_en_in" type="logic">
      <obj_property name="ElementShortName">mem_wreg_en_in</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_en_in</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/wb_wreg_addr_in" type="array">
      <obj_property name="ElementShortName">wb_wreg_addr_in[4:0]</obj_property>
      <obj_property name="ObjectShortName">wb_wreg_addr_in[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/wb_wreg_data_in" type="array">
      <obj_property name="ElementShortName">wb_wreg_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">wb_wreg_data_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/wb_wreg_en_in" type="logic">
      <obj_property name="ElementShortName">wb_wreg_en_in</obj_property>
      <obj_property name="ObjectShortName">wb_wreg_en_in</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/ex_wreg_addr_in" type="array">
      <obj_property name="ElementShortName">ex_wreg_addr_in[4:0]</obj_property>
      <obj_property name="ObjectShortName">ex_wreg_addr_in[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/ex_wreg_data_in" type="array">
      <obj_property name="ElementShortName">ex_wreg_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">ex_wreg_data_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/ex_wreg_en_in" type="logic">
      <obj_property name="ElementShortName">ex_wreg_en_in</obj_property>
      <obj_property name="ObjectShortName">ex_wreg_en_in</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/reg1_addr_out" type="array">
      <obj_property name="ElementShortName">reg1_addr_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_addr_out[4:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/reg2_addr_out" type="array">
      <obj_property name="ElementShortName">reg2_addr_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_addr_out[4:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/reg1_data_in" type="array">
      <obj_property name="ElementShortName">reg1_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_data_in[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/reg2_data_in" type="array">
      <obj_property name="ElementShortName">reg2_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_data_in[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/op" type="array">
      <obj_property name="ElementShortName">op[5:0]</obj_property>
      <obj_property name="ObjectShortName">op[5:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/rs" type="array">
      <obj_property name="ElementShortName">rs[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs[4:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/rt" type="array">
      <obj_property name="ElementShortName">rt[4:0]</obj_property>
      <obj_property name="ObjectShortName">rt[4:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/shamt" type="array">
      <obj_property name="ElementShortName">shamt[4:0]</obj_property>
      <obj_property name="ObjectShortName">shamt[4:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/func" type="array">
      <obj_property name="ElementShortName">func[5:0]</obj_property>
      <obj_property name="ObjectShortName">func[5:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id_ex/pause" type="logic">
      <obj_property name="ElementShortName">pause</obj_property>
      <obj_property name="ObjectShortName">pause</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_ex/u_alu/data1" type="array">
      <obj_property name="ElementShortName">data1[31:0]</obj_property>
      <obj_property name="ObjectShortName">data1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_ex/u_alu/data2" type="array">
      <obj_property name="ElementShortName">data2[31:0]</obj_property>
      <obj_property name="ObjectShortName">data2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_ex/u_alu/op" type="array">
      <obj_property name="ElementShortName">op[5:0]</obj_property>
      <obj_property name="ObjectShortName">op[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_ex/alu_res" type="array">
      <obj_property name="ElementShortName">alu_res[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_res[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/branch_e_out" type="logic">
      <obj_property name="ElementShortName">branch_e_out</obj_property>
      <obj_property name="ObjectShortName">branch_e_out</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/data1_out" type="array">
      <obj_property name="ElementShortName">data1_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">data1_out[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/data2_out" type="array">
      <obj_property name="ElementShortName">data2_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">data2_out[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/immed" type="array">
      <obj_property name="ElementShortName">immed[31:0]</obj_property>
      <obj_property name="ObjectShortName">immed[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_gpr/regs" type="array">
      <obj_property name="ElementShortName">regs[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">regs[31:0][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
</wave_config>
