* ******************************************************************************

* iCEcube Placer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:55:50

* File Generated:     Sep 9 2022 00:55:59

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/UART_RX_Seven_Segment/UART_RX_Seven_Segment_Implmnt\sbt\netlist\oadb-UART_RX_Top --outdir D:/Verilog/Nandland_Go_Board_Projects/Projects/UART_RX_Seven_Segment/UART_RX_Seven_Segment_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/UART_RX_Seven_Segment/UART_RX_Seven_Segment_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/UART_RX_Seven_Segment/UART_RX_Seven_Segment_Implmnt\sbt\outputs\placer\UART_RX_Top_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/Verilog/Nandland_Go_Board_Projects/Projects/UART_RX_Seven_Segment/UART_RX_Seven_Segment_Implmnt\sbt\netlist\oadb-UART_RX_Top
SDC file             - D:/Verilog/Nandland_Go_Board_Projects/Projects/UART_RX_Seven_Segment/UART_RX_Seven_Segment_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/Verilog/Nandland_Go_Board_Projects/Projects/UART_RX_Seven_Segment/UART_RX_Seven_Segment_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Verilog/Nandland_Go_Board_Projects/Projects/UART_RX_Seven_Segment/UART_RX_Seven_Segment_Implmnt\sbt\netlist\oadb-UART_RX_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	67
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	31
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	67/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.0 (sec)

Final Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	67/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 171.02 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.3 sec.

