Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 28 19:44:44 2023
| Host         : LAPTOP-EQT99M9U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file baseDesign_wrapper_control_sets_placed.rpt
| Design       : baseDesign_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    76 |
|    Minimum number of control sets                        |    76 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   218 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    76 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     5 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             489 |          129 |
| No           | No                    | Yes                    |              61 |           20 |
| No           | Yes                   | No                     |              83 |           38 |
| Yes          | No                    | No                     |             466 |          121 |
| Yes          | No                    | Yes                    |             373 |          136 |
| Yes          | Yes                   | No                     |             342 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                                                 Enable Signal                                                                                                |                                                                                                  Set/Reset Signal                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                      | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                           |                1 |              1 |         1.00 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/width_fifo_rst                                                                                 |                1 |              2 |         2.00 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0                                                                                                       |                1 |              2 |         2.00 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/width_fifo_rst                                                                                 |                1 |              2 |         2.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                   |                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/addr_gen_state_r                                                                                                  | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0                                                                                                       |                1 |              2 |         2.00 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                1 |              3 |         3.00 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                  |                3 |              3 |         1.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                2 |              3 |         1.50 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                    | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                           |                1 |              4 |         4.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                 |                3 |              4 |         1.33 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                             |                3 |              4 |         1.33 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | baseDesign_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                    |                1 |              4 |         4.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                           | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                            |                2 |              5 |         2.50 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                            | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                            |                1 |              5 |         5.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                | baseDesign_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                              |                1 |              6 |         6.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                  |                4 |              6 |         1.50 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                     | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                      |                3 |              8 |         2.67 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/user_rst                                                                                                                                      |                3 |              8 |         2.67 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                           |                2 |             10 |         5.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                           |                4 |             10 |         2.50 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                            |                5 |             10 |         2.00 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                5 |             11 |         2.20 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                3 |             11 |         3.67 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                2 |             12 |         6.00 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                3 |             12 |         4.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                   |                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                             |                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                   |                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                  | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                           |                3 |             12 |         4.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                  | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                           |                2 |             12 |         6.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                         |                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                          |                                                                                                                                                                                                                   |                2 |             14 |         7.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                                                   |                2 |             14 |         7.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/E[0]                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0                                                                                                       |                7 |             15 |         2.14 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                         | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/user_rst                                                                                                                                      |                4 |             15 |         3.75 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_1[0]                                                         | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/user_rst                                                                                                                                      |                3 |             15 |         5.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg_0[0]                                                                                            |                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_count_r[0]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_count_r[0]_i_2_n_0                                                                                                        | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_count_r[0]_i_1_n_0                                                                                                             |                4 |             16 |         4.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                    |                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_user_r0                                                                                                              |                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_user_r0                                                                                                              |                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                           | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/user_rst                                                                                                                                      |               13 |             17 |         1.31 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/E[0]                                                                                                                      | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/user_rst                                                                                                                                      |                7 |             17 |         2.43 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/count_reg[0]_0                                                                            | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/user_rst                                                                                                                                      |                5 |             17 |         3.40 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/dma_ag_done_sync_reg                                                                      | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/user_rst                                                                                                                                      |                5 |             17 |         3.40 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                          | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                3 |             18 |         6.00 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                          | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                3 |             18 |         6.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                    |                                                                                                                                                                                                                   |                8 |             21 |         2.62 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/user_rst                                                                                                                                      |                7 |             22 |         3.14 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                           | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                  |                7 |             24 |         3.43 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                      |                                                                                                                                                                                                                   |               10 |             24 |         2.40 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                           | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                  |                5 |             24 |         4.80 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0                                                                                                       |                9 |             29 |         3.22 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/E[0]                                                                                                              |                                                                                                                                                                                                                   |               16 |             31 |         1.94 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                9 |             32 |         3.56 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data[31]_i_1_n_0                                                                          | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/width_fifo_rst                                                                                 |                8 |             32 |         4.00 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                           |                5 |             32 |         6.40 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_r                                                                                                                        | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/user_rst                                                                                                                                      |                9 |             32 |         3.56 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/size_r                                                                                                                        | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/user_rst                                                                                                                                      |                7 |             32 |         4.57 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/data[0][15]_i_1_n_0                                                                       | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_WIDTH_FIFO/U_EXPAND.U_EXPAND_FIFO/width_fifo_rst                                                                                 |                8 |             32 |         4.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                            |                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                           |                9 |             32 |         3.56 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                       | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0                                                                                                       |                9 |             33 |         3.67 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                6 |             36 |         6.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                                                                   |                8 |             40 |         5.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                                                                                   |               10 |             40 |         4.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                                                                                   |                8 |             40 |         5.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                   |                                                                                                                                                                                                                   |                8 |             40 |         5.00 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                          |                                                                                                                                                                                                                   |               10 |             45 |         4.50 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                                                   |               10 |             45 |         4.50 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg                                                       | baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0                                                                                                       |               59 |            130 |         2.20 |
|  baseDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                              |                                                                                                                                                                                                                   |               44 |            179 |         4.07 |
|  baseDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              |                                                                                                                                                                                                                   |               86 |            355 |         4.13 |
+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


