INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_xnor_gate/project_xnor_gate.srcs/sources_1/new/xnor gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xnor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_xnor_gate/project_xnor_gate.srcs/sim_1/new/xnor testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xnor_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_xnor_gate/project_xnor_gate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
