Timing Analyzer report for LED_blinky
Tue Feb 17 16:52:27 2026
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; LED_blinky                                          ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   1.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; LED_blinky.sdc ; OK     ; Tue Feb 17 16:52:25 2026 ;
+----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; CLK12M                                            ; Base      ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Clk12M }                                            ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 49.999 ; 20.0 MHz  ; 0.000 ; 24.999 ; 50.00      ; 3         ; 5           ;       ;        ;           ;            ; false    ; CLK12M ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 244.38 MHz ; 244.38 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 45.907 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.737 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 24.645 ; 0.000         ;
; CLK12M                                            ; 41.518 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 45.907 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 4.015      ;
; 45.939 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.983      ;
; 45.969 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.953      ;
; 46.038 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.884      ;
; 46.053 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.869      ;
; 46.053 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.869      ;
; 46.085 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.837      ;
; 46.088 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.834      ;
; 46.115 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.807      ;
; 46.118 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.804      ;
; 46.183 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.739      ;
; 46.184 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.738      ;
; 46.198 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.724      ;
; 46.199 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.723      ;
; 46.199 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.723      ;
; 46.231 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.691      ;
; 46.233 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.689      ;
; 46.234 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.688      ;
; 46.261 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.661      ;
; 46.263 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.659      ;
; 46.264 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.658      ;
; 46.328 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.594      ;
; 46.329 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.593      ;
; 46.330 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.592      ;
; 46.344 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.578      ;
; 46.345 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.577      ;
; 46.345 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.577      ;
; 46.347 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.575      ;
; 46.375 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.547      ;
; 46.377 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.545      ;
; 46.379 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.543      ;
; 46.380 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.542      ;
; 46.405 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.517      ;
; 46.407 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.515      ;
; 46.409 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.513      ;
; 46.410 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.512      ;
; 46.466 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.456      ;
; 46.474 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.448      ;
; 46.475 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.447      ;
; 46.476 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.446      ;
; 46.489 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.433      ;
; 46.490 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.432      ;
; 46.491 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.431      ;
; 46.491 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.431      ;
; 46.493 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.429      ;
; 46.521 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.401      ;
; 46.521 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.401      ;
; 46.523 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.399      ;
; 46.525 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.397      ;
; 46.526 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.396      ;
; 46.551 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.371      ;
; 46.551 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.371      ;
; 46.553 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.369      ;
; 46.555 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.367      ;
; 46.556 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.366      ;
; 46.612 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.310      ;
; 46.619 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.303      ;
; 46.620 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.302      ;
; 46.621 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.301      ;
; 46.622 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.300      ;
; 46.635 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.287      ;
; 46.635 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.287      ;
; 46.636 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.286      ;
; 46.637 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.285      ;
; 46.637 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.285      ;
; 46.639 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.283      ;
; 46.667 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.255      ;
; 46.667 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.255      ;
; 46.669 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.253      ;
; 46.671 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.251      ;
; 46.671 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.251      ;
; 46.672 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.250      ;
; 46.697 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.225      ;
; 46.697 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.225      ;
; 46.699 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.223      ;
; 46.701 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.221      ;
; 46.701 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.221      ;
; 46.702 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.220      ;
; 46.758 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.164      ;
; 46.765 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.157      ;
; 46.765 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.157      ;
; 46.766 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.156      ;
; 46.767 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.155      ;
; 46.768 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.154      ;
; 46.781 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.141      ;
; 46.781 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.141      ;
; 46.782 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.140      ;
; 46.782 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.140      ;
; 46.783 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.139      ;
; 46.783 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.139      ;
; 46.785 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.137      ;
; 46.813 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.109      ;
; 46.813 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.109      ;
; 46.815 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.107      ;
; 46.817 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.105      ;
; 46.817 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.105      ;
; 46.817 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.105      ;
; 46.818 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.104      ;
; 46.843 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.079      ;
; 46.843 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.078     ; 3.079      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.737 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.028      ;
; 0.738 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.030      ;
; 0.740 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.031      ;
; 0.741 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.033      ;
; 0.763 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 1.091 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.383      ;
; 1.092 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.383      ;
; 1.093 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.384      ;
; 1.094 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.385      ;
; 1.101 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.394      ;
; 1.110 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.112 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.403      ;
; 1.118 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.127 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.136 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.428      ;
; 1.138 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.429      ;
; 1.221 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.513      ;
; 1.223 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.514      ;
; 1.223 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.514      ;
; 1.223 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.514      ;
; 1.223 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.514      ;
; 1.224 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.515      ;
; 1.224 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.515      ;
; 1.224 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.515      ;
; 1.225 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.516      ;
; 1.231 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.523      ;
; 1.232 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.523      ;
; 1.232 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.523      ;
; 1.232 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.233 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.524      ;
; 1.233 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.524      ;
; 1.233 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.524      ;
; 1.233 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.524      ;
; 1.234 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.525      ;
; 1.241 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.532      ;
; 1.241 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.532      ;
; 1.241 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.532      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 275.94 MHz ; 275.94 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 46.375 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.684 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 24.656 ; 0.000         ;
; CLK12M                                            ; 41.516 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 46.375 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.557      ;
; 46.423 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.509      ;
; 46.462 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.470      ;
; 46.501 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.431      ;
; 46.501 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.431      ;
; 46.513 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.419      ;
; 46.549 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.383      ;
; 46.552 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.380      ;
; 46.588 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.344      ;
; 46.591 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.341      ;
; 46.626 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.306      ;
; 46.627 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.305      ;
; 46.627 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.305      ;
; 46.638 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.294      ;
; 46.639 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.293      ;
; 46.675 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.257      ;
; 46.677 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.255      ;
; 46.678 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.254      ;
; 46.714 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.218      ;
; 46.716 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.216      ;
; 46.717 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.215      ;
; 46.752 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.180      ;
; 46.753 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.179      ;
; 46.753 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.179      ;
; 46.756 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.176      ;
; 46.764 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.168      ;
; 46.764 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.168      ;
; 46.765 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.167      ;
; 46.799 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.133      ;
; 46.801 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.131      ;
; 46.803 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.129      ;
; 46.804 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.128      ;
; 46.838 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.094      ;
; 46.840 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.092      ;
; 46.842 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.090      ;
; 46.843 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.089      ;
; 46.877 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.055      ;
; 46.878 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.054      ;
; 46.879 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.053      ;
; 46.879 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.053      ;
; 46.882 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.050      ;
; 46.882 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.050      ;
; 46.890 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.042      ;
; 46.890 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.042      ;
; 46.891 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.041      ;
; 46.925 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.007      ;
; 46.925 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.007      ;
; 46.927 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.005      ;
; 46.929 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.003      ;
; 46.930 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 3.002      ;
; 46.964 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.968      ;
; 46.964 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.968      ;
; 46.966 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.966      ;
; 46.968 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.964      ;
; 46.969 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.963      ;
; 47.003 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.929      ;
; 47.003 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.929      ;
; 47.004 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.928      ;
; 47.005 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.927      ;
; 47.005 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.927      ;
; 47.008 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.924      ;
; 47.008 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.924      ;
; 47.015 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.917      ;
; 47.016 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.916      ;
; 47.016 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.916      ;
; 47.017 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.915      ;
; 47.051 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.881      ;
; 47.051 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.881      ;
; 47.053 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.879      ;
; 47.055 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.877      ;
; 47.055 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.877      ;
; 47.056 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.876      ;
; 47.090 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.842      ;
; 47.090 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.842      ;
; 47.092 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.840      ;
; 47.094 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.838      ;
; 47.094 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.838      ;
; 47.095 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.837      ;
; 47.129 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.803      ;
; 47.129 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.803      ;
; 47.130 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.802      ;
; 47.130 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.802      ;
; 47.131 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.801      ;
; 47.131 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.801      ;
; 47.134 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.798      ;
; 47.134 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.798      ;
; 47.141 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.791      ;
; 47.141 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.791      ;
; 47.142 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.790      ;
; 47.142 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.790      ;
; 47.143 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.789      ;
; 47.177 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.755      ;
; 47.177 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.755      ;
; 47.179 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.753      ;
; 47.181 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.751      ;
; 47.181 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.751      ;
; 47.182 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.750      ;
; 47.182 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.750      ;
; 47.216 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.716      ;
; 47.216 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.069     ; 2.716      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.684 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.953      ;
; 0.690 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.956      ;
; 0.691 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.957      ;
; 0.708 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.709 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.976      ;
; 0.713 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.715 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.980      ;
; 1.005 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.272      ;
; 1.007 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.273      ;
; 1.008 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.274      ;
; 1.009 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.274      ;
; 1.010 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.276      ;
; 1.012 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.278      ;
; 1.012 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.277      ;
; 1.012 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.278      ;
; 1.021 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.287      ;
; 1.023 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.289      ;
; 1.023 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.290      ;
; 1.024 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.290      ;
; 1.025 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.290      ;
; 1.025 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.291      ;
; 1.025 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.291      ;
; 1.025 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.291      ;
; 1.025 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.291      ;
; 1.026 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.291      ;
; 1.029 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.294      ;
; 1.030 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.295      ;
; 1.031 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.296      ;
; 1.031 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.296      ;
; 1.032 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.297      ;
; 1.032 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.297      ;
; 1.032 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.297      ;
; 1.033 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.298      ;
; 1.035 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.300      ;
; 1.035 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.300      ;
; 1.044 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.309      ;
; 1.048 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.313      ;
; 1.048 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.313      ;
; 1.048 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.313      ;
; 1.049 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.314      ;
; 1.098 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.365      ;
; 1.099 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.365      ;
; 1.099 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.365      ;
; 1.100 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.366      ;
; 1.100 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.366      ;
; 1.104 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.370      ;
; 1.106 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.372      ;
; 1.106 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.372      ;
; 1.123 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.388      ;
; 1.124 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.389      ;
; 1.124 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.389      ;
; 1.124 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.389      ;
; 1.127 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.394      ;
; 1.128 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.394      ;
; 1.129 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.395      ;
; 1.129 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.395      ;
; 1.129 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.395      ;
; 1.129 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.395      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 48.173 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.292 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 24.760 ; 0.000         ;
; CLK12M                                            ; 41.081 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 48.173 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.778      ;
; 48.177 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.774      ;
; 48.187 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.764      ;
; 48.225 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.726      ;
; 48.241 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.710      ;
; 48.243 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.708      ;
; 48.245 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.706      ;
; 48.247 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.704      ;
; 48.254 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.697      ;
; 48.255 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.696      ;
; 48.292 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.659      ;
; 48.293 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.658      ;
; 48.309 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.642      ;
; 48.311 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.640      ;
; 48.312 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.639      ;
; 48.313 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.638      ;
; 48.315 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.636      ;
; 48.316 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.635      ;
; 48.321 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.630      ;
; 48.322 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.629      ;
; 48.323 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.628      ;
; 48.360 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.591      ;
; 48.360 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.591      ;
; 48.361 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.590      ;
; 48.376 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.575      ;
; 48.377 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.574      ;
; 48.379 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.572      ;
; 48.380 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.571      ;
; 48.380 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.571      ;
; 48.381 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.570      ;
; 48.383 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.568      ;
; 48.384 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.567      ;
; 48.389 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.562      ;
; 48.390 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.561      ;
; 48.390 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.561      ;
; 48.391 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.560      ;
; 48.428 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.523      ;
; 48.428 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.523      ;
; 48.429 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.522      ;
; 48.429 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.522      ;
; 48.444 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.507      ;
; 48.444 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.507      ;
; 48.445 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.506      ;
; 48.447 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.504      ;
; 48.448 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.503      ;
; 48.448 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.503      ;
; 48.448 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.503      ;
; 48.449 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.502      ;
; 48.451 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.500      ;
; 48.452 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.499      ;
; 48.457 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.494      ;
; 48.458 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.493      ;
; 48.458 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.493      ;
; 48.458 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.493      ;
; 48.459 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.492      ;
; 48.496 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.455      ;
; 48.496 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.455      ;
; 48.496 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.455      ;
; 48.497 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.454      ;
; 48.497 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.454      ;
; 48.512 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.439      ;
; 48.512 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.439      ;
; 48.513 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.438      ;
; 48.515 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.436      ;
; 48.516 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.435      ;
; 48.516 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.435      ;
; 48.516 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.435      ;
; 48.516 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.435      ;
; 48.517 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.434      ;
; 48.519 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.432      ;
; 48.520 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.431      ;
; 48.520 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.431      ;
; 48.525 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.426      ;
; 48.525 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.426      ;
; 48.526 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.425      ;
; 48.526 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.425      ;
; 48.526 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.425      ;
; 48.527 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.424      ;
; 48.564 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.387      ;
; 48.564 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.387      ;
; 48.564 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.387      ;
; 48.564 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.387      ;
; 48.565 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.386      ;
; 48.565 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.386      ;
; 48.580 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.371      ;
; 48.580 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.371      ;
; 48.581 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.370      ;
; 48.583 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.368      ;
; 48.583 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.368      ;
; 48.584 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.367      ;
; 48.584 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.367      ;
; 48.584 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.367      ;
; 48.584 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.367      ;
; 48.585 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.366      ;
; 48.587 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.364      ;
; 48.587 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.364      ;
; 48.588 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.363      ;
; 48.588 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.363      ;
; 48.593 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.358      ;
; 48.593 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49.999       ; -0.035     ; 1.358      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.292 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.304 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.440 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.561      ;
; 0.442 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.452 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[0]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[2]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.464 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[24] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[26] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.503 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.624      ;
; 0.505 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[15] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[13] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[5]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[3]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[11] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[1]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[9]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[17] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[7]  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.517 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[27] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[19] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[29] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_kqh:auto_generated|counter_reg_bit[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 45.907 ; 0.292 ; N/A      ; N/A     ; 24.645              ;
;  CLK12M                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 41.081              ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 45.907 ; 0.292 ; N/A      ; N/A     ; 24.645              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK12M                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; USER_BTN                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Clk12M                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 528      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 528      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Clk12M                                            ; CLK12M                                            ; Base      ; Constrained ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Feb 17 16:52:23 2026
Info: Command: quartus_sta LED_blinky -c LED_blinky
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'LED_blinky.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 5 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 45.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    45.907               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.737               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 24.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.645               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.518               0.000 CLK12M 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 46.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    46.375               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.684               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 24.656
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.656               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.516               0.000 CLK12M 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 48.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.173               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.292               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 24.760
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.760               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.081               0.000 CLK12M 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4862 megabytes
    Info: Processing ended: Tue Feb 17 16:52:27 2026
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


