
module kernel_2mm_kernel_2mm_node1_Pipeline_label_54 (ap_clk,ap_rst,ap_start,ap_done,ap_idle,ap_ready,v225_3_address0,v225_3_ce0,v225_3_we0,v225_3_d0,v225_3_q0,v225_3_address1,v225_3_ce1,v225_3_we1,v225_3_d1,v225_3_q1,v225_2_address0,v225_2_ce0,v225_2_we0,v225_2_d0,v225_2_q0,v225_2_address1,v225_2_ce1,v225_2_we1,v225_2_d1,v225_2_q1,v225_1_address0,v225_1_ce0,v225_1_we0,v225_1_d0,v225_1_q0,v225_1_address1,v225_1_ce1,v225_1_we1,v225_1_d1,v225_1_q1,v225_0_address0,v225_0_ce0,v225_0_we0,v225_0_d0,v225_0_q0,v225_0_address1,v225_0_ce1,v225_0_we1,v225_0_d1,v225_0_q1,v114,v227_address0,v227_ce0,v227_q0,v227_address1,v227_ce1,v227_q1,mul_ln199,mul_ln251,mul_ln264,cmp11_0,v120_9,v133_9,v144_9,v155_9,v166_9,v177_9,v188_9,v199_9,v210_9,grp_fu_15319_p_din0,grp_fu_15319_p_din1,grp_fu_15319_p_opcode,grp_fu_15319_p_dout0,grp_fu_15319_p_ce,grp_fu_15323_p_din0,grp_fu_15323_p_din1,grp_fu_15323_p_opcode,grp_fu_15323_p_dout0,grp_fu_15323_p_ce,grp_fu_15327_p_din0,grp_fu_15327_p_din1,grp_fu_15327_p_opcode,grp_fu_15327_p_dout0,grp_fu_15327_p_ce,grp_fu_15331_p_din0,grp_fu_15331_p_din1,grp_fu_15331_p_dout0,grp_fu_15331_p_ce,grp_fu_15335_p_din0,grp_fu_15335_p_din1,grp_fu_15335_p_dout0,grp_fu_15335_p_ce,grp_fu_15339_p_din0,grp_fu_15339_p_din1,grp_fu_15339_p_dout0,grp_fu_15339_p_ce);  
parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] v225_3_address0;
output   v225_3_ce0;
output   v225_3_we0;
output  [31:0] v225_3_d0;
input  [31:0] v225_3_q0;
output  [13:0] v225_3_address1;
output   v225_3_ce1;
output   v225_3_we1;
output  [31:0] v225_3_d1;
input  [31:0] v225_3_q1;
output  [13:0] v225_2_address0;
output   v225_2_ce0;
output   v225_2_we0;
output  [31:0] v225_2_d0;
input  [31:0] v225_2_q0;
output  [13:0] v225_2_address1;
output   v225_2_ce1;
output   v225_2_we1;
output  [31:0] v225_2_d1;
input  [31:0] v225_2_q1;
output  [13:0] v225_1_address0;
output   v225_1_ce0;
output   v225_1_we0;
output  [31:0] v225_1_d0;
input  [31:0] v225_1_q0;
output  [13:0] v225_1_address1;
output   v225_1_ce1;
output   v225_1_we1;
output  [31:0] v225_1_d1;
input  [31:0] v225_1_q1;
output  [13:0] v225_0_address0;
output   v225_0_ce0;
output   v225_0_we0;
output  [31:0] v225_0_d0;
input  [31:0] v225_0_q0;
output  [13:0] v225_0_address1;
output   v225_0_ce1;
output   v225_0_we1;
output  [31:0] v225_0_d1;
input  [31:0] v225_0_q1;
input  [15:0] v114;
output  [15:0] v227_address0;
output   v227_ce0;
input  [31:0] v227_q0;
output  [15:0] v227_address1;
output   v227_ce1;
input  [31:0] v227_q1;
input  [13:0] mul_ln199;
input  [13:0] mul_ln251;
input  [13:0] mul_ln264;
input  [0:0] cmp11_0;
input  [31:0] v120_9;
input  [31:0] v133_9;
input  [31:0] v144_9;
input  [31:0] v155_9;
input  [31:0] v166_9;
input  [31:0] v177_9;
input  [31:0] v188_9;
input  [31:0] v199_9;
input  [31:0] v210_9;
output  [31:0] grp_fu_15319_p_din0;
output  [31:0] grp_fu_15319_p_din1;
output  [1:0] grp_fu_15319_p_opcode;
input  [31:0] grp_fu_15319_p_dout0;
output   grp_fu_15319_p_ce;
output  [31:0] grp_fu_15323_p_din0;
output  [31:0] grp_fu_15323_p_din1;
output  [1:0] grp_fu_15323_p_opcode;
input  [31:0] grp_fu_15323_p_dout0;
output   grp_fu_15323_p_ce;
output  [31:0] grp_fu_15327_p_din0;
output  [31:0] grp_fu_15327_p_din1;
output  [1:0] grp_fu_15327_p_opcode;
input  [31:0] grp_fu_15327_p_dout0;
output   grp_fu_15327_p_ce;
output  [31:0] grp_fu_15331_p_din0;
output  [31:0] grp_fu_15331_p_din1;
input  [31:0] grp_fu_15331_p_dout0;
output   grp_fu_15331_p_ce;
output  [31:0] grp_fu_15335_p_din0;
output  [31:0] grp_fu_15335_p_din1;
input  [31:0] grp_fu_15335_p_dout0;
output   grp_fu_15335_p_ce;
output  [31:0] grp_fu_15339_p_din0;
output  [31:0] grp_fu_15339_p_din1;
input  [31:0] grp_fu_15339_p_dout0;
output   grp_fu_15339_p_ce;
reg ap_idle;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_subdone;
reg   [0:0] icmp_ln170_reg_962;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_398;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
reg   [31:0] reg_402;
reg   [31:0] reg_406;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] reg_410;
wire    ap_block_pp0_stage5_11001;
reg   [31:0] reg_414;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] v116_reg_956;
wire   [0:0] icmp_ln170_fu_426_p2;
wire   [13:0] zext_ln175_fu_432_p1;
reg   [13:0] zext_ln175_reg_966;
wire   [15:0] mul_ln175_fu_436_p2;
reg   [15:0] mul_ln175_reg_972;
reg   [13:0] v225_2_addr_13_reg_978;
reg   [13:0] v225_2_addr_13_reg_978_pp0_iter1_reg;
reg   [13:0] v225_2_addr_13_reg_978_pp0_iter2_reg;
reg   [13:0] v225_3_addr_13_reg_983;
reg   [13:0] v225_3_addr_13_reg_983_pp0_iter1_reg;
reg   [13:0] v225_3_addr_13_reg_983_pp0_iter2_reg;
wire   [7:0] or_ln179_3_fu_464_p3;
reg   [7:0] or_ln179_3_reg_989;
wire   [13:0] zext_ln182_fu_472_p1;
reg   [13:0] zext_ln182_reg_994;
reg   [13:0] v225_2_addr_14_reg_1000;
reg   [13:0] v225_2_addr_14_reg_1000_pp0_iter1_reg;
reg   [13:0] v225_2_addr_14_reg_1000_pp0_iter2_reg;
reg   [13:0] v225_3_addr_14_reg_1005;
reg   [13:0] v225_3_addr_14_reg_1005_pp0_iter1_reg;
reg   [13:0] v225_3_addr_14_reg_1005_pp0_iter2_reg;
reg   [31:0] v225_2_load_12_reg_1016;
reg   [31:0] v225_2_load_13_reg_1026;
reg   [31:0] v225_3_load_12_reg_1031;
reg   [31:0] v227_load_reg_1036;
reg   [31:0] v227_load_6_reg_1041;
wire   [31:0] v121_fu_514_p1;
reg   [31:0] v121_reg_1046;
wire   [31:0] v127_fu_519_p1;
reg   [31:0] v127_reg_1053;
reg   [13:0] v225_0_addr_17_reg_1060;
reg   [13:0] v225_0_addr_17_reg_1060_pp0_iter2_reg;
wire   [13:0] add_ln251_fu_545_p2;
reg   [13:0] add_ln251_reg_1065;
reg   [13:0] v225_1_addr_15_reg_1070;
reg   [13:0] v225_1_addr_15_reg_1070_pp0_iter2_reg;
reg   [13:0] v225_2_addr_reg_1075;
reg   [13:0] v225_2_addr_reg_1075_pp0_iter2_reg;
reg   [13:0] v225_3_addr_15_reg_1080;
reg   [13:0] v225_3_addr_15_reg_1080_pp0_iter2_reg;
reg   [31:0] v122_reg_1085;
reg   [13:0] v225_0_addr_18_reg_1090;
reg   [13:0] v225_0_addr_18_reg_1090_pp0_iter2_reg;
wire   [13:0] add_ln258_fu_561_p2;
reg   [13:0] add_ln258_reg_1095;
reg   [13:0] v225_1_addr_16_reg_1100;
reg   [13:0] v225_1_addr_16_reg_1100_pp0_iter2_reg;
reg   [13:0] v225_2_addr_16_reg_1105;
reg   [13:0] v225_2_addr_16_reg_1105_pp0_iter2_reg;
reg   [13:0] v225_3_addr_16_reg_1111;
reg   [13:0] v225_3_addr_16_reg_1111_pp0_iter2_reg;
reg   [31:0] v128_reg_1116;
reg   [31:0] v134_reg_1121;
reg   [13:0] v225_0_addr_reg_1126;
reg   [13:0] v225_0_addr_reg_1126_pp0_iter2_reg;
reg   [13:0] v225_0_addr_reg_1126_pp0_iter3_reg;
reg   [13:0] v225_1_addr_reg_1131;
reg   [13:0] v225_1_addr_reg_1131_pp0_iter2_reg;
reg   [13:0] v225_1_addr_reg_1131_pp0_iter3_reg;
reg   [13:0] v225_2_addr_15_reg_1136;
reg   [13:0] v225_2_addr_15_reg_1136_pp0_iter2_reg;
reg   [13:0] v225_2_addr_15_reg_1136_pp0_iter3_reg;
wire   [31:0] v118_fu_574_p3;
reg   [13:0] v225_0_addr_19_reg_1147;
reg   [13:0] v225_0_addr_19_reg_1147_pp0_iter2_reg;
reg   [13:0] v225_0_addr_19_reg_1147_pp0_iter3_reg;
reg   [13:0] v225_1_addr_17_reg_1152;
reg   [13:0] v225_1_addr_17_reg_1152_pp0_iter2_reg;
reg   [13:0] v225_1_addr_17_reg_1152_pp0_iter3_reg;
reg   [13:0] v225_2_addr_17_reg_1157;
reg   [13:0] v225_2_addr_17_reg_1157_pp0_iter2_reg;
reg   [13:0] v225_2_addr_17_reg_1157_pp0_iter3_reg;
wire   [31:0] v125_fu_591_p3;
wire   [31:0] v131_fu_602_p3;
reg   [31:0] v225_3_load_13_reg_1172;
reg   [31:0] v139_reg_1177;
reg   [31:0] v225_0_load_16_reg_1182;
reg   [31:0] v145_reg_1187;
reg   [31:0] v225_0_load_17_reg_1192;
reg   [31:0] v150_reg_1197;
wire   [31:0] v153_fu_614_p3;
reg   [31:0] v153_reg_1202;
wire   [31:0] v159_fu_625_p3;
reg   [31:0] v159_reg_1207;
wire   [31:0] v137_fu_635_p3;
wire   [31:0] v142_fu_646_p3;
wire   [31:0] v148_fu_657_p3;
reg   [31:0] v156_reg_1227;
reg   [31:0] v161_reg_1232;
wire   [31:0] v164_fu_669_p3;
reg   [31:0] v164_reg_1237;
reg   [31:0] v167_reg_1242;
wire   [31:0] v170_fu_680_p3;
reg   [31:0] v170_reg_1247;
wire   [31:0] v175_fu_691_p3;
reg   [31:0] v175_reg_1252;
wire   [31:0] v181_fu_702_p3;
reg   [31:0] v181_reg_1257;
wire   [31:0] v186_fu_713_p3;
reg   [31:0] v186_reg_1262;
wire   [31:0] v192_fu_724_p3;
reg   [31:0] v192_reg_1267;
wire   [31:0] v197_fu_735_p3;
reg   [31:0] v197_reg_1272;
wire   [31:0] v203_fu_746_p3;
reg   [31:0] v203_reg_1277;
reg   [31:0] v172_reg_1282;
reg   [31:0] v178_reg_1287;
reg   [31:0] v183_reg_1292;
wire   [31:0] v208_fu_757_p3;
reg   [31:0] v208_reg_1297;
wire   [31:0] v214_fu_768_p3;
reg   [31:0] v214_reg_1302;
reg   [31:0] v189_reg_1307;
reg   [31:0] v194_reg_1312;
reg   [31:0] v200_reg_1317;
reg   [31:0] v205_reg_1322;
reg   [31:0] v211_reg_1327;
reg   [31:0] v216_reg_1332;
reg   [31:0] v201_reg_1337;
reg   [31:0] v206_reg_1342;
reg   [31:0] v212_reg_1347;
reg   [31:0] v217_reg_1352;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln171_fu_448_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln179_fu_482_p1;
wire   [63:0] zext_ln175_12_fu_496_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln182_12_fu_509_p1;
wire   [63:0] zext_ln199_fu_537_p1;
wire   [63:0] zext_ln206_fu_553_p1;
wire   [63:0] zext_ln251_fu_565_p1;
wire   [63:0] zext_ln258_fu_582_p1;
reg   [7:0] v116_3_fu_88;
wire   [7:0] add_ln170_fu_523_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_v116;
reg    v225_2_ce1_local;
reg   [13:0] v225_2_address1_local;
reg    v225_2_ce0_local;
reg   [13:0] v225_2_address0_local;
wire    ap_block_pp0_stage2;
reg    v225_2_we1_local;
reg   [31:0] v225_2_d1_local;
wire   [31:0] bitcast_ln178_fu_780_p1;
wire    ap_block_pp0_stage3;
reg    v225_2_we0_local;
reg   [31:0] v225_2_d0_local;
wire   [31:0] bitcast_ln185_fu_785_p1;
wire   [31:0] bitcast_ln231_fu_815_p1;
wire    ap_block_pp0_stage4;
wire   [31:0] bitcast_ln237_fu_820_p1;
wire    ap_block_pp0_stage5;
wire   [31:0] bitcast_ln283_fu_853_p1;
wire   [31:0] bitcast_ln289_fu_857_p1;
reg    v225_3_ce1_local;
reg   [13:0] v225_3_address1_local;
reg    v225_3_ce0_local;
reg   [13:0] v225_3_address0_local;
reg    v225_3_we0_local;
reg   [31:0] v225_3_d0_local;
wire   [31:0] bitcast_ln192_fu_775_p1;
reg    v225_3_we1_local;
reg   [31:0] v225_3_d1_local;
wire   [31:0] bitcast_ln198_fu_790_p1;
wire   [31:0] bitcast_ln244_fu_825_p1;
wire   [31:0] bitcast_ln250_fu_830_p1;
reg    v227_ce1_local;
reg    v227_ce0_local;
reg    v225_0_ce1_local;
reg   [13:0] v225_0_address1_local;
reg    v225_0_ce0_local;
reg   [13:0] v225_0_address0_local;
reg    v225_0_we1_local;
reg   [31:0] v225_0_d1_local;
wire   [31:0] bitcast_ln205_fu_795_p1;
reg    v225_0_we0_local;
reg   [31:0] v225_0_d0_local;
wire   [31:0] bitcast_ln211_fu_800_p1;
wire   [31:0] bitcast_ln257_fu_835_p1;
wire   [31:0] bitcast_ln263_fu_840_p1;
reg    v225_1_ce1_local;
reg   [13:0] v225_1_address1_local;
reg    v225_1_ce0_local;
reg   [13:0] v225_1_address0_local;
reg    v225_1_we1_local;
reg   [31:0] v225_1_d1_local;
wire   [31:0] bitcast_ln218_fu_805_p1;
reg    v225_1_we0_local;
reg   [31:0] v225_1_d0_local;
wire   [31:0] bitcast_ln224_fu_810_p1;
wire   [31:0] bitcast_ln270_fu_845_p1;
wire   [31:0] bitcast_ln276_fu_849_p1;
reg   [31:0] grp_fu_374_p0;
reg   [31:0] grp_fu_374_p1;
reg   [31:0] grp_fu_378_p0;
reg   [31:0] grp_fu_378_p1;
reg   [31:0] grp_fu_382_p0;
reg   [31:0] grp_fu_382_p1;
reg   [31:0] grp_fu_386_p0;
reg   [31:0] grp_fu_386_p1;
reg   [31:0] grp_fu_390_p0;
reg   [31:0] grp_fu_390_p1;
reg   [31:0] grp_fu_394_p0;
reg   [31:0] grp_fu_394_p1;
wire   [8:0] mul_ln175_fu_436_p1;
wire   [13:0] add_ln171_fu_442_p2;
wire   [6:0] tmp_s_fu_454_p4;
wire   [13:0] add_ln179_fu_476_p2;
wire   [15:0] zext_ln175_11_fu_488_p1;
wire   [15:0] add_ln175_fu_491_p2;
wire   [15:0] zext_ln182_11_fu_501_p1;
wire   [15:0] add_ln182_fu_504_p2;
wire   [13:0] add_ln199_fu_533_p2;
wire   [13:0] add_ln206_fu_549_p2;
wire   [31:0] v117_fu_571_p1;
wire   [31:0] v124_fu_588_p1;
wire   [31:0] v130_fu_599_p1;
wire   [31:0] v152_fu_610_p1;
wire   [31:0] v158_fu_621_p1;
wire   [31:0] v136_fu_632_p1;
wire   [31:0] v141_fu_643_p1;
wire   [31:0] v147_fu_654_p1;
wire   [31:0] v163_fu_665_p1;
wire   [31:0] v169_fu_676_p1;
wire   [31:0] v174_fu_687_p1;
wire   [31:0] v180_fu_698_p1;
wire   [31:0] v185_fu_709_p1;
wire   [31:0] v191_fu_720_p1;
wire   [31:0] v196_fu_731_p1;
wire   [31:0] v202_fu_742_p1;
wire   [31:0] v207_fu_753_p1;
wire   [31:0] v213_fu_764_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [5:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_ce_reg;
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 v116_3_fu_88 = 8'd0;
#0 ap_done_reg = 1'b0;
end
kernel_2mm_mul_16s_9ns_16_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 16 ),.din1_WIDTH( 9 ),.dout_WIDTH( 16 ))
mul_16s_9ns_16_1_1_U60(.din0(v114),.din1(mul_ln175_fu_436_p1),.dout(mul_ln175_fu_436_p2));
kernel_2mm_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(.ap_clk(ap_clk),.ap_rst(ap_rst),.ap_start(ap_start),.ap_ready(ap_ready_sig),.ap_done(ap_done_sig),.ap_start_int(ap_start_int),.ap_loop_init(ap_loop_init),.ap_ready_int(ap_ready_int),.ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),.ap_loop_exit_done(ap_done_int),.ap_continue_int(ap_continue_int),.ap_done_int(ap_done_int));
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v116_3_fu_88 <= 8'd0;
    end else if (((icmp_ln170_reg_962 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v116_3_fu_88 <= add_ln170_fu_523_p2;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln251_reg_1065 <= add_ln251_fu_545_p2;
        add_ln258_reg_1095 <= add_ln258_fu_561_p2;
        icmp_ln170_reg_962 <= icmp_ln170_fu_426_p2;
        mul_ln175_reg_972 <= mul_ln175_fu_436_p2;
        or_ln179_3_reg_989[7 : 1] <= or_ln179_3_fu_464_p3[7 : 1];
        v116_reg_956 <= ap_sig_allocacmp_v116;
        v225_0_addr_17_reg_1060 <= zext_ln199_fu_537_p1;
        v225_0_addr_17_reg_1060_pp0_iter2_reg <= v225_0_addr_17_reg_1060;
        v225_0_addr_18_reg_1090 <= zext_ln206_fu_553_p1;
        v225_0_addr_18_reg_1090_pp0_iter2_reg <= v225_0_addr_18_reg_1090;
        v225_1_addr_15_reg_1070 <= zext_ln199_fu_537_p1;
        v225_1_addr_15_reg_1070_pp0_iter2_reg <= v225_1_addr_15_reg_1070;
        v225_1_addr_16_reg_1100 <= zext_ln206_fu_553_p1;
        v225_1_addr_16_reg_1100_pp0_iter2_reg <= v225_1_addr_16_reg_1100;
        v225_2_addr_13_reg_978 <= zext_ln171_fu_448_p1;
        v225_2_addr_13_reg_978_pp0_iter1_reg <= v225_2_addr_13_reg_978;
        v225_2_addr_13_reg_978_pp0_iter2_reg <= v225_2_addr_13_reg_978_pp0_iter1_reg;
        v225_2_addr_14_reg_1000 <= zext_ln179_fu_482_p1;
        v225_2_addr_14_reg_1000_pp0_iter1_reg <= v225_2_addr_14_reg_1000;
        v225_2_addr_14_reg_1000_pp0_iter2_reg <= v225_2_addr_14_reg_1000_pp0_iter1_reg;
        v225_2_addr_16_reg_1105 <= zext_ln206_fu_553_p1;
        v225_2_addr_16_reg_1105_pp0_iter2_reg <= v225_2_addr_16_reg_1105;
        v225_2_addr_reg_1075 <= zext_ln199_fu_537_p1;
        v225_2_addr_reg_1075_pp0_iter2_reg <= v225_2_addr_reg_1075;
        v225_3_addr_13_reg_983 <= zext_ln171_fu_448_p1;
        v225_3_addr_13_reg_983_pp0_iter1_reg <= v225_3_addr_13_reg_983;
        v225_3_addr_13_reg_983_pp0_iter2_reg <= v225_3_addr_13_reg_983_pp0_iter1_reg;
        v225_3_addr_14_reg_1005 <= zext_ln179_fu_482_p1;
        v225_3_addr_14_reg_1005_pp0_iter1_reg <= v225_3_addr_14_reg_1005;
        v225_3_addr_14_reg_1005_pp0_iter2_reg <= v225_3_addr_14_reg_1005_pp0_iter1_reg;
        v225_3_addr_15_reg_1080 <= zext_ln199_fu_537_p1;
        v225_3_addr_15_reg_1080_pp0_iter2_reg <= v225_3_addr_15_reg_1080;
        v225_3_addr_16_reg_1111 <= zext_ln206_fu_553_p1;
        v225_3_addr_16_reg_1111_pp0_iter2_reg <= v225_3_addr_16_reg_1111;
        zext_ln175_reg_966[7 : 0] <= zext_ln175_fu_432_p1[7 : 0];
        zext_ln182_reg_994[7 : 1] <= zext_ln182_fu_472_p1[7 : 1];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_398 <= grp_fu_15319_p_dout0;
        reg_402 <= grp_fu_15323_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_406 <= grp_fu_15327_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_410 <= grp_fu_15319_p_dout0;
        reg_414 <= grp_fu_15323_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v121_reg_1046 <= v121_fu_514_p1;
        v127_reg_1053 <= v127_fu_519_p1;
        v208_reg_1297 <= v208_fu_757_p3;
        v214_reg_1302 <= v214_fu_768_p3;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v122_reg_1085 <= grp_fu_15331_p_dout0;
        v128_reg_1116 <= grp_fu_15335_p_dout0;
        v134_reg_1121 <= grp_fu_15339_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v139_reg_1177 <= grp_fu_15331_p_dout0;
        v145_reg_1187 <= grp_fu_15335_p_dout0;
        v150_reg_1197 <= grp_fu_15339_p_dout0;
        v225_0_load_16_reg_1182 <= v225_0_q1;
        v225_0_load_17_reg_1192 <= v225_0_q0;
        v225_3_load_13_reg_1172 <= v225_3_q0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v153_reg_1202 <= v153_fu_614_p3;
        v159_reg_1207 <= v159_fu_625_p3;
        v225_0_addr_19_reg_1147 <= zext_ln258_fu_582_p1;
        v225_0_addr_19_reg_1147_pp0_iter2_reg <= v225_0_addr_19_reg_1147;
        v225_0_addr_19_reg_1147_pp0_iter3_reg <= v225_0_addr_19_reg_1147_pp0_iter2_reg;
        v225_0_addr_reg_1126 <= zext_ln251_fu_565_p1;
        v225_0_addr_reg_1126_pp0_iter2_reg <= v225_0_addr_reg_1126;
        v225_0_addr_reg_1126_pp0_iter3_reg <= v225_0_addr_reg_1126_pp0_iter2_reg;
        v225_1_addr_17_reg_1152 <= zext_ln258_fu_582_p1;
        v225_1_addr_17_reg_1152_pp0_iter2_reg <= v225_1_addr_17_reg_1152;
        v225_1_addr_17_reg_1152_pp0_iter3_reg <= v225_1_addr_17_reg_1152_pp0_iter2_reg;
        v225_1_addr_reg_1131 <= zext_ln251_fu_565_p1;
        v225_1_addr_reg_1131_pp0_iter2_reg <= v225_1_addr_reg_1131;
        v225_1_addr_reg_1131_pp0_iter3_reg <= v225_1_addr_reg_1131_pp0_iter2_reg;
        v225_2_addr_15_reg_1136 <= zext_ln251_fu_565_p1;
        v225_2_addr_15_reg_1136_pp0_iter2_reg <= v225_2_addr_15_reg_1136;
        v225_2_addr_15_reg_1136_pp0_iter3_reg <= v225_2_addr_15_reg_1136_pp0_iter2_reg;
        v225_2_addr_17_reg_1157 <= zext_ln258_fu_582_p1;
        v225_2_addr_17_reg_1157_pp0_iter2_reg <= v225_2_addr_17_reg_1157;
        v225_2_addr_17_reg_1157_pp0_iter3_reg <= v225_2_addr_17_reg_1157_pp0_iter2_reg;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v156_reg_1227 <= grp_fu_15331_p_dout0;
        v161_reg_1232 <= grp_fu_15335_p_dout0;
        v167_reg_1242 <= grp_fu_15339_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v164_reg_1237 <= v164_fu_669_p3;
        v170_reg_1247 <= v170_fu_680_p3;
        v175_reg_1252 <= v175_fu_691_p3;
        v181_reg_1257 <= v181_fu_702_p3;
        v186_reg_1262 <= v186_fu_713_p3;
        v192_reg_1267 <= v192_fu_724_p3;
        v197_reg_1272 <= v197_fu_735_p3;
        v203_reg_1277 <= v203_fu_746_p3;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v172_reg_1282 <= grp_fu_15331_p_dout0;
        v178_reg_1287 <= grp_fu_15335_p_dout0;
        v183_reg_1292 <= grp_fu_15339_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v189_reg_1307 <= grp_fu_15331_p_dout0;
        v194_reg_1312 <= grp_fu_15335_p_dout0;
        v200_reg_1317 <= grp_fu_15339_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v201_reg_1337 <= grp_fu_15327_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v205_reg_1322 <= grp_fu_15331_p_dout0;
        v211_reg_1327 <= grp_fu_15335_p_dout0;
        v216_reg_1332 <= grp_fu_15339_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v206_reg_1342 <= grp_fu_15319_p_dout0;
        v212_reg_1347 <= grp_fu_15323_p_dout0;
        v217_reg_1352 <= grp_fu_15327_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v225_2_load_12_reg_1016 <= v225_2_q1;
        v225_2_load_13_reg_1026 <= v225_2_q0;
        v225_3_load_12_reg_1031 <= v225_3_q1;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v227_load_6_reg_1041 <= v227_q0;
        v227_load_reg_1036 <= v227_q1;
    end
end
always @ (*) begin
    if (((icmp_ln170_reg_962 == 1'd0) & (1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end
always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v116 = 8'd0;
    end else begin
        ap_sig_allocacmp_v116 = v116_3_fu_88;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_374_p0 = v203_reg_1277;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_374_p0 = v186_reg_1262;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_374_p0 = v170_reg_1247;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_374_p0 = v153_reg_1202;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_374_p0 = v137_fu_635_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_374_p0 = v118_fu_574_p3;
    end else begin
        grp_fu_374_p0 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_374_p1 = v205_reg_1322;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_374_p1 = v189_reg_1307;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_374_p1 = v172_reg_1282;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_374_p1 = v156_reg_1227;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_374_p1 = v139_reg_1177;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_374_p1 = v122_reg_1085;
    end else begin
        grp_fu_374_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_378_p0 = v208_reg_1297;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_378_p0 = v192_reg_1267;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_378_p0 = v175_reg_1252;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_378_p0 = v159_reg_1207;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_378_p0 = v142_fu_646_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_378_p0 = v125_fu_591_p3;
    end else begin
        grp_fu_378_p0 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_378_p1 = v211_reg_1327;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_378_p1 = v194_reg_1312;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_378_p1 = v178_reg_1287;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_378_p1 = v161_reg_1232;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_378_p1 = v145_reg_1187;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_378_p1 = v128_reg_1116;
    end else begin
        grp_fu_378_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_382_p0 = v214_reg_1302;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_382_p0 = v197_reg_1272;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_382_p0 = v181_reg_1257;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_382_p0 = v164_reg_1237;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_382_p0 = v148_fu_657_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_382_p0 = v131_fu_602_p3;
    end else begin
        grp_fu_382_p0 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_382_p1 = v216_reg_1332;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_382_p1 = v200_reg_1317;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_382_p1 = v183_reg_1292;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_382_p1 = v167_reg_1242;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_382_p1 = v150_reg_1197;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_382_p1 = v134_reg_1121;
    end else begin
        grp_fu_382_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_386_p0 = v199_9;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_386_p0 = v188_9;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_386_p0 = v166_9;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_386_p0 = v155_9;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_386_p0 = v133_9;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_386_p0 = v120_9;
    end else begin
        grp_fu_386_p0 = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_386_p1 = v121_reg_1046;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_386_p1 = v127_reg_1053;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_386_p1 = v121_fu_514_p1;
    end else begin
        grp_fu_386_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_390_p0 = v210_9;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_390_p0 = v188_9;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_390_p0 = v177_9;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_390_p0 = v155_9;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_390_p0 = v144_9;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_390_p0 = v120_9;
    end else begin
        grp_fu_390_p0 = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_390_p1 = v127_reg_1053;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_390_p1 = v121_reg_1046;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_390_p1 = v127_fu_519_p1;
    end else begin
        grp_fu_390_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_394_p0 = v210_9;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_394_p0 = v199_9;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_394_p0 = v177_9;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_394_p0 = v166_9;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_394_p0 = v144_9;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_394_p0 = v133_9;
    end else begin
        grp_fu_394_p0 = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_394_p1 = v121_reg_1046;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_394_p1 = v127_reg_1053;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_394_p1 = v121_fu_514_p1;
    end else begin
        grp_fu_394_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v225_0_address0_local = v225_0_addr_19_reg_1147_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v225_0_address0_local = v225_0_addr_18_reg_1090_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v225_0_address0_local = zext_ln258_fu_582_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v225_0_address0_local = zext_ln206_fu_553_p1;
    end else begin
        v225_0_address0_local = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v225_0_address1_local = v225_0_addr_reg_1126_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v225_0_address1_local = v225_0_addr_17_reg_1060_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v225_0_address1_local = zext_ln251_fu_565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v225_0_address1_local = zext_ln199_fu_537_p1;
    end else begin
        v225_0_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        v225_0_ce0_local = 1'b1;
    end else begin
        v225_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        v225_0_ce1_local = 1'b1;
    end else begin
        v225_0_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v225_0_d0_local = bitcast_ln263_fu_840_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v225_0_d0_local = bitcast_ln211_fu_800_p1;
    end else begin
        v225_0_d0_local = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v225_0_d1_local = bitcast_ln257_fu_835_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v225_0_d1_local = bitcast_ln205_fu_795_p1;
    end else begin
        v225_0_d1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        v225_0_we0_local = 1'b1;
    end else begin
        v225_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        v225_0_we1_local = 1'b1;
    end else begin
        v225_0_we1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v225_1_address0_local = v225_1_addr_17_reg_1152_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v225_1_address0_local = v225_1_addr_16_reg_1100_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v225_1_address0_local = zext_ln258_fu_582_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v225_1_address0_local = zext_ln206_fu_553_p1;
    end else begin
        v225_1_address0_local = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v225_1_address1_local = v225_1_addr_reg_1131_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v225_1_address1_local = v225_1_addr_15_reg_1070_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v225_1_address1_local = zext_ln251_fu_565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v225_1_address1_local = zext_ln199_fu_537_p1;
    end else begin
        v225_1_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        v225_1_ce0_local = 1'b1;
    end else begin
        v225_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        v225_1_ce1_local = 1'b1;
    end else begin
        v225_1_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v225_1_d0_local = bitcast_ln276_fu_849_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v225_1_d0_local = bitcast_ln224_fu_810_p1;
    end else begin
        v225_1_d0_local = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v225_1_d1_local = bitcast_ln270_fu_845_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v225_1_d1_local = bitcast_ln218_fu_805_p1;
    end else begin
        v225_1_d1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        v225_1_we0_local = 1'b1;
    end else begin
        v225_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        v225_1_we1_local = 1'b1;
    end else begin
        v225_1_we1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v225_2_address0_local = v225_2_addr_17_reg_1157_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v225_2_address0_local = v225_2_addr_15_reg_1136_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v225_2_address0_local = v225_2_addr_14_reg_1000_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v225_2_address0_local = v225_2_addr_17_reg_1157;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v225_2_address0_local = v225_2_addr_16_reg_1105;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v225_2_address0_local = zext_ln179_fu_482_p1;
    end else begin
        v225_2_address0_local = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v225_2_address1_local = v225_2_addr_16_reg_1105_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v225_2_address1_local = v225_2_addr_reg_1075_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v225_2_address1_local = v225_2_addr_13_reg_978_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v225_2_address1_local = v225_2_addr_15_reg_1136;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v225_2_address1_local = v225_2_addr_reg_1075;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v225_2_address1_local = zext_ln171_fu_448_p1;
    end else begin
        v225_2_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        v225_2_ce0_local = 1'b1;
    end else begin
        v225_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        v225_2_ce1_local = 1'b1;
    end else begin
        v225_2_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v225_2_d0_local = bitcast_ln289_fu_857_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v225_2_d0_local = bitcast_ln283_fu_853_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v225_2_d0_local = bitcast_ln185_fu_785_p1;
    end else begin
        v225_2_d0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            v225_2_d1_local = bitcast_ln237_fu_820_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            v225_2_d1_local = bitcast_ln231_fu_815_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            v225_2_d1_local = bitcast_ln178_fu_780_p1;
        end else begin
            v225_2_d1_local = 'bx;
        end
    end else begin
        v225_2_d1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        v225_2_we0_local = 1'b1;
    end else begin
        v225_2_we0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        v225_2_we1_local = 1'b1;
    end else begin
        v225_2_we1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v225_3_address0_local = v225_3_addr_16_reg_1111_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v225_3_address0_local = v225_3_addr_13_reg_983_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v225_3_address0_local = v225_3_addr_16_reg_1111;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v225_3_address0_local = v225_3_addr_14_reg_1005;
    end else begin
        v225_3_address0_local = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v225_3_address1_local = v225_3_addr_15_reg_1080_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v225_3_address1_local = v225_3_addr_14_reg_1005_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v225_3_address1_local = v225_3_addr_15_reg_1080;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v225_3_address1_local = zext_ln171_fu_448_p1;
    end else begin
        v225_3_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        v225_3_ce0_local = 1'b1;
    end else begin
        v225_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        v225_3_ce1_local = 1'b1;
    end else begin
        v225_3_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            v225_3_d0_local = bitcast_ln250_fu_830_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            v225_3_d0_local = bitcast_ln192_fu_775_p1;
        end else begin
            v225_3_d0_local = 'bx;
        end
    end else begin
        v225_3_d0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            v225_3_d1_local = bitcast_ln244_fu_825_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            v225_3_d1_local = bitcast_ln198_fu_790_p1;
        end else begin
            v225_3_d1_local = 'bx;
        end
    end else begin
        v225_3_d1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        v225_3_we0_local = 1'b1;
    end else begin
        v225_3_we0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        v225_3_we1_local = 1'b1;
    end else begin
        v225_3_we1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v227_ce0_local = 1'b1;
    end else begin
        v227_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v227_ce1_local = 1'b1;
    end else begin
        v227_ce1_local = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln170_fu_523_p2 = (v116_reg_956 + 8'd2);
assign add_ln171_fu_442_p2 = (mul_ln264 + zext_ln175_fu_432_p1);
assign add_ln175_fu_491_p2 = (mul_ln175_reg_972 + zext_ln175_11_fu_488_p1);
assign add_ln179_fu_476_p2 = (mul_ln264 + zext_ln182_fu_472_p1);
assign add_ln182_fu_504_p2 = (mul_ln175_reg_972 + zext_ln182_11_fu_501_p1);
assign add_ln199_fu_533_p2 = (mul_ln199 + zext_ln175_reg_966);
assign add_ln206_fu_549_p2 = (mul_ln199 + zext_ln182_reg_994);
assign add_ln251_fu_545_p2 = (mul_ln251 + zext_ln175_reg_966);
assign add_ln258_fu_561_p2 = (mul_ln251 + zext_ln182_reg_994);
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];
assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];
assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];
assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];
assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);
assign ap_done = ap_done_sig;
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;
assign ap_ready = ap_ready_sig;
assign bitcast_ln178_fu_780_p1 = reg_398;
assign bitcast_ln185_fu_785_p1 = reg_402;
assign bitcast_ln192_fu_775_p1 = reg_406;
assign bitcast_ln198_fu_790_p1 = reg_410;
assign bitcast_ln205_fu_795_p1 = reg_414;
assign bitcast_ln211_fu_800_p1 = reg_406;
assign bitcast_ln218_fu_805_p1 = reg_398;
assign bitcast_ln224_fu_810_p1 = reg_402;
assign bitcast_ln231_fu_815_p1 = reg_406;
assign bitcast_ln237_fu_820_p1 = reg_398;
assign bitcast_ln244_fu_825_p1 = reg_402;
assign bitcast_ln250_fu_830_p1 = reg_406;
assign bitcast_ln257_fu_835_p1 = reg_410;
assign bitcast_ln263_fu_840_p1 = reg_414;
assign bitcast_ln270_fu_845_p1 = v201_reg_1337;
assign bitcast_ln276_fu_849_p1 = v206_reg_1342;
assign bitcast_ln283_fu_853_p1 = v212_reg_1347;
assign bitcast_ln289_fu_857_p1 = v217_reg_1352;
assign grp_fu_15319_p_ce = 1'b1;
assign grp_fu_15319_p_din0 = grp_fu_374_p0;
assign grp_fu_15319_p_din1 = grp_fu_374_p1;
assign grp_fu_15319_p_opcode = 2'd0;
assign grp_fu_15323_p_ce = 1'b1;
assign grp_fu_15323_p_din0 = grp_fu_378_p0;
assign grp_fu_15323_p_din1 = grp_fu_378_p1;
assign grp_fu_15323_p_opcode = 2'd0;
assign grp_fu_15327_p_ce = 1'b1;
assign grp_fu_15327_p_din0 = grp_fu_382_p0;
assign grp_fu_15327_p_din1 = grp_fu_382_p1;
assign grp_fu_15327_p_opcode = 2'd0;
assign grp_fu_15331_p_ce = 1'b1;
assign grp_fu_15331_p_din0 = grp_fu_386_p0;
assign grp_fu_15331_p_din1 = grp_fu_386_p1;
assign grp_fu_15335_p_ce = 1'b1;
assign grp_fu_15335_p_din0 = grp_fu_390_p0;
assign grp_fu_15335_p_din1 = grp_fu_390_p1;
assign grp_fu_15339_p_ce = 1'b1;
assign grp_fu_15339_p_din0 = grp_fu_394_p0;
assign grp_fu_15339_p_din1 = grp_fu_394_p1;
assign icmp_ln170_fu_426_p2 = ((ap_sig_allocacmp_v116 < 8'd190) ? 1'b1 : 1'b0);
assign mul_ln175_fu_436_p1 = 16'd190;
assign or_ln179_3_fu_464_p3 = {{tmp_s_fu_454_p4}, {1'd1}};
assign tmp_s_fu_454_p4 = {{ap_sig_allocacmp_v116[7:1]}};
assign v117_fu_571_p1 = v225_2_load_12_reg_1016;
assign v118_fu_574_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v117_fu_571_p1);
assign v121_fu_514_p1 = v227_load_reg_1036;
assign v124_fu_588_p1 = v225_2_load_13_reg_1026;
assign v125_fu_591_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v124_fu_588_p1);
assign v127_fu_519_p1 = v227_load_6_reg_1041;
assign v130_fu_599_p1 = v225_3_load_12_reg_1031;
assign v131_fu_602_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v130_fu_599_p1);
assign v136_fu_632_p1 = v225_3_load_13_reg_1172;
assign v137_fu_635_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v136_fu_632_p1);
assign v141_fu_643_p1 = v225_0_load_16_reg_1182;
assign v142_fu_646_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v141_fu_643_p1);
assign v147_fu_654_p1 = v225_0_load_17_reg_1192;
assign v148_fu_657_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v147_fu_654_p1);
assign v152_fu_610_p1 = v225_1_q1;
assign v153_fu_614_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v152_fu_610_p1);
assign v158_fu_621_p1 = v225_1_q0;
assign v159_fu_625_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v158_fu_621_p1);
assign v163_fu_665_p1 = v225_2_q1;
assign v164_fu_669_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v163_fu_665_p1);
assign v169_fu_676_p1 = v225_2_q0;
assign v170_fu_680_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v169_fu_676_p1);
assign v174_fu_687_p1 = v225_3_q1;
assign v175_fu_691_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v174_fu_687_p1);
assign v180_fu_698_p1 = v225_3_q0;
assign v181_fu_702_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v180_fu_698_p1);
assign v185_fu_709_p1 = v225_0_q1;
assign v186_fu_713_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v185_fu_709_p1);
assign v191_fu_720_p1 = v225_0_q0;
assign v192_fu_724_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v191_fu_720_p1);
assign v196_fu_731_p1 = v225_1_q1;
assign v197_fu_735_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v196_fu_731_p1);
assign v202_fu_742_p1 = v225_1_q0;
assign v203_fu_746_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v202_fu_742_p1);
assign v207_fu_753_p1 = v225_2_q1;
assign v208_fu_757_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v207_fu_753_p1);
assign v213_fu_764_p1 = v225_2_q0;
assign v214_fu_768_p3 = ((cmp11_0[0:0] == 1'b1) ? 32'd0 : v213_fu_764_p1);
assign v225_0_address0 = v225_0_address0_local;
assign v225_0_address1 = v225_0_address1_local;
assign v225_0_ce0 = v225_0_ce0_local;
assign v225_0_ce1 = v225_0_ce1_local;
assign v225_0_d0 = v225_0_d0_local;
assign v225_0_d1 = v225_0_d1_local;
assign v225_0_we0 = v225_0_we0_local;
assign v225_0_we1 = v225_0_we1_local;
assign v225_1_address0 = v225_1_address0_local;
assign v225_1_address1 = v225_1_address1_local;
assign v225_1_ce0 = v225_1_ce0_local;
assign v225_1_ce1 = v225_1_ce1_local;
assign v225_1_d0 = v225_1_d0_local;
assign v225_1_d1 = v225_1_d1_local;
assign v225_1_we0 = v225_1_we0_local;
assign v225_1_we1 = v225_1_we1_local;
assign v225_2_address0 = v225_2_address0_local;
assign v225_2_address1 = v225_2_address1_local;
assign v225_2_ce0 = v225_2_ce0_local;
assign v225_2_ce1 = v225_2_ce1_local;
assign v225_2_d0 = v225_2_d0_local;
assign v225_2_d1 = v225_2_d1_local;
assign v225_2_we0 = v225_2_we0_local;
assign v225_2_we1 = v225_2_we1_local;
assign v225_3_address0 = v225_3_address0_local;
assign v225_3_address1 = v225_3_address1_local;
assign v225_3_ce0 = v225_3_ce0_local;
assign v225_3_ce1 = v225_3_ce1_local;
assign v225_3_d0 = v225_3_d0_local;
assign v225_3_d1 = v225_3_d1_local;
assign v225_3_we0 = v225_3_we0_local;
assign v225_3_we1 = v225_3_we1_local;
assign v227_address0 = zext_ln182_12_fu_509_p1;
assign v227_address1 = zext_ln175_12_fu_496_p1;
assign v227_ce0 = v227_ce0_local;
assign v227_ce1 = v227_ce1_local;
assign zext_ln171_fu_448_p1 = add_ln171_fu_442_p2;
assign zext_ln175_11_fu_488_p1 = v116_reg_956;
assign zext_ln175_12_fu_496_p1 = add_ln175_fu_491_p2;
assign zext_ln175_fu_432_p1 = ap_sig_allocacmp_v116;
assign zext_ln179_fu_482_p1 = add_ln179_fu_476_p2;
assign zext_ln182_11_fu_501_p1 = or_ln179_3_reg_989;
assign zext_ln182_12_fu_509_p1 = add_ln182_fu_504_p2;
assign zext_ln182_fu_472_p1 = or_ln179_3_fu_464_p3;
assign zext_ln199_fu_537_p1 = add_ln199_fu_533_p2;
assign zext_ln206_fu_553_p1 = add_ln206_fu_549_p2;
assign zext_ln251_fu_565_p1 = add_ln251_reg_1065;
assign zext_ln258_fu_582_p1 = add_ln258_reg_1095;
always @ (posedge ap_clk) begin
    zext_ln175_reg_966[13:8] <= 6'b000000;
    or_ln179_3_reg_989[0] <= 1'b1;
    zext_ln182_reg_994[0] <= 1'b1;
    zext_ln182_reg_994[13:8] <= 6'b000000;
end
endmodule 
