// Seed: 139961070
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output logic [7:0] id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_12 = 1;
  assign id_8[-1] = -1;
  wire id_13;
  wire id_14;
  ;
  wire id_15;
endmodule
module module_1 #(
    parameter id_1 = 32'd73,
    parameter id_2 = 32'd35,
    parameter id_5 = 32'd24
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout tri0 id_7;
  input wire id_6;
  inout wire _id_5;
  output logic [7:0] id_4;
  output logic [7:0] id_3;
  inout wire _id_2;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6,
      id_3,
      id_7,
      id_8,
      id_6
  );
  inout wire _id_1;
  assign id_3[id_2-:id_5] = -1;
  assign id_7 = id_1;
  assign id_7 = -1;
  initial begin : LABEL_0
    id_4[id_5] <= id_5;
    if (1) begin : LABEL_1
      wait (id_7);
    end
  end
  logic id_9;
  assign id_9 = -1;
  parameter id_10 = 1;
  logic id_11;
  initial begin : LABEL_2
    id_3[(id_1) : 1] <= -1;
  end
  parameter id_12 = id_10 - -1;
  wire id_13;
endmodule
