

================================================================
== Vivado HLS Report for 'load5'
================================================================
* Date:           Tue Apr 14 07:35:04 2020

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        dataflow_stalls_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- load_epoch  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	11  / (exitcond_i_i_i)
	9  / (!exitcond_i_i_i)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
* FSM state operations: 

 <State 1>: 3.65ns
ST_1: data_count_read (18)  [1/1] 0.00ns
entry:10  %data_count_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_count)

ST_1: from_offset_read (19)  [1/1] 0.00ns
entry:11  %from_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %from_offset)

ST_1: from_offset1_i_i (25)  [1/1] 0.00ns
entry:17  %from_offset1_i_i = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %from_offset_read, i32 3, i32 63)

ST_1: tmp_4_i_i (26)  [1/1] 0.00ns
entry:18  %tmp_4_i_i = zext i61 %from_offset1_i_i to i64

ST_1: from_addr (27)  [1/1] 0.00ns
entry:19  %from_addr = getelementptr i64* %from, i64 %tmp_4_i_i

ST_1: from_addr_i_i_rd_req (33)  [7/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)


 <State 2>: 3.65ns
ST_2: from_addr_i_i_rd_req (33)  [6/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)


 <State 3>: 3.65ns
ST_3: from_addr_i_i_rd_req (33)  [5/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)


 <State 4>: 3.65ns
ST_4: from_addr_i_i_rd_req (33)  [4/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)


 <State 5>: 3.65ns
ST_5: from_addr_i_i_rd_req (33)  [3/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)


 <State 6>: 3.65ns
ST_6: from_addr_i_i_rd_req (33)  [2/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)


 <State 7>: 3.65ns
ST_7: StgValue_23 (8)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i64* %to_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str19)

ST_7: StgValue_24 (9)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i64* %to_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str19)

ST_7: StgValue_25 (10)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_26 (11)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_27 (12)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_28 (13)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_29 (14)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)

ST_7: StgValue_30 (15)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)

ST_7: StgValue_31 (16)  [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i64* %output_ddr0_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str55, i32 0, i32 0, [1 x i8]* @p_str69, [1 x i8]* @p_str102, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str129, [1 x i8]* @p_str149)

ST_7: output_ddr0_read (17)  [1/1] 0.00ns
entry:9  %output_ddr0_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_ddr0)

ST_7: StgValue_33 (20)  [1/1] 1.15ns
entry:12  call void @_ssdm_op_Write.ap_fifo.i64P(i64* %output_ddr0_out, i64 %output_ddr0_read)

ST_7: StgValue_34 (21)  [1/1] 0.00ns
entry:13  call void (...)* @_ssdm_op_SpecInterface(i64* %to_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str19)

ST_7: StgValue_35 (22)  [1/1] 0.00ns
entry:14  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_36 (23)  [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_37 (24)  [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)

ST_7: StgValue_38 (28)  [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecInterface(i64* %to_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str19)

ST_7: StgValue_39 (29)  [1/1] 0.00ns
entry:21  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_40 (30)  [1/1] 0.00ns
entry:22  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)

ST_7: StgValue_41 (31)  [1/1] 1.15ns
entry:23  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %data_count_out, i32 %data_count_read)

ST_7: StgValue_42 (32)  [1/1] 0.00ns
entry:24  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: from_addr_i_i_rd_req (33)  [1/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)

ST_7: StgValue_44 (34)  [1/1] 0.85ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
entry:26  br label %0


 <State 8>: 1.51ns
ST_8: i_i_i_i (36)  [1/1] 0.00ns
:0  %i_i_i_i = phi i32 [ 0, %entry ], [ %i, %1 ]

ST_8: exitcond_i_i_i (37)  [1/1] 1.26ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
:1  %exitcond_i_i_i = icmp eq i32 %i_i_i_i, %data_count_read

ST_8: i (38)  [1/1] 1.51ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
:2  %i = add i32 %i_i_i_i, 1

ST_8: StgValue_48 (39)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
:3  br i1 %exitcond_i_i_i, label %.exit, label %1


 <State 9>: 3.65ns
ST_9: tmp (44)  [1/1] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
:3  %tmp = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %from_addr)


 <State 10>: 1.15ns
ST_10: StgValue_50 (41)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

ST_10: tmp_6_i_i_i (42)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
:1  %tmp_6_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)

ST_10: StgValue_52 (43)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:43
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_53 (45)  [1/1] 1.15ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %to_V, i64 %tmp)

ST_10: empty (46)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:45
:5  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_6_i_i_i)

ST_10: StgValue_55 (47)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
:6  br label %0


 <State 11>: 0.00ns
ST_11: StgValue_56 (49)  [1/1] 0.00ns
.exit:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.65ns
The critical path consists of the following:
	wire read on port 'data_count' [18]  (0 ns)
	bus request on port 'from' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44) [33]  (3.65 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	bus request on port 'from' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44) [33]  (3.65 ns)

 <State 3>: 3.65ns
The critical path consists of the following:
	bus request on port 'from' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44) [33]  (3.65 ns)

 <State 4>: 3.65ns
The critical path consists of the following:
	bus request on port 'from' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44) [33]  (3.65 ns)

 <State 5>: 3.65ns
The critical path consists of the following:
	bus request on port 'from' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44) [33]  (3.65 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	bus request on port 'from' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44) [33]  (3.65 ns)

 <State 7>: 3.65ns
The critical path consists of the following:
	bus request on port 'from' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44) [33]  (3.65 ns)

 <State 8>: 1.51ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42) [36]  (0 ns)
	'add' operation ('i', /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42) [38]  (1.51 ns)

 <State 9>: 3.65ns
The critical path consists of the following:
	bus read on port 'from' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44) [44]  (3.65 ns)

 <State 10>: 1.15ns
The critical path consists of the following:
	fifo write on port 'to_V' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44) [45]  (1.15 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
