// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "10/31/2019 16:30:53"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MCU2 (
	clk,
	rst,
	portIn,
	exINT,
	portOut,
	Macc,
	MaccH,
	testout,
	McodeOut,
	PinOut);
input 	clk;
input 	rst;
input 	[15:0] portIn;
input 	exINT;
output 	[15:0] portOut;
output 	[15:0] Macc;
output 	[15:0] MaccH;
output 	[15:0] testout;
output 	[15:0] McodeOut;
output 	PinOut;

// Design Ports Information
// rst	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[0]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[1]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[4]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[7]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[8]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[9]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[10]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[11]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[12]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[13]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[14]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[15]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[1]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[2]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[3]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[5]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[6]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[8]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[9]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[10]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[11]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[12]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[13]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[14]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[15]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[0]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[1]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[2]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[3]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[5]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[6]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[7]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[9]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[10]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[11]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[12]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[13]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[14]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[15]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[0]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[2]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[4]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[5]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[6]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[7]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[8]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[9]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[10]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[11]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[12]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[13]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[14]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[15]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[0]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[1]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[2]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[3]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[4]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[5]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[6]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[7]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[8]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[9]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[10]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[11]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[12]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[13]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[14]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[15]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PinOut	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exINT	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[8]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[9]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[10]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[11]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[12]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[13]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[14]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[15]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[0]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[1]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[3]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[4]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[5]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[6]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[7]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rst~input_o ;
wire \portOut[0]~output_o ;
wire \portOut[1]~output_o ;
wire \portOut[2]~output_o ;
wire \portOut[3]~output_o ;
wire \portOut[4]~output_o ;
wire \portOut[5]~output_o ;
wire \portOut[6]~output_o ;
wire \portOut[7]~output_o ;
wire \portOut[8]~output_o ;
wire \portOut[9]~output_o ;
wire \portOut[10]~output_o ;
wire \portOut[11]~output_o ;
wire \portOut[12]~output_o ;
wire \portOut[13]~output_o ;
wire \portOut[14]~output_o ;
wire \portOut[15]~output_o ;
wire \Macc[0]~output_o ;
wire \Macc[1]~output_o ;
wire \Macc[2]~output_o ;
wire \Macc[3]~output_o ;
wire \Macc[4]~output_o ;
wire \Macc[5]~output_o ;
wire \Macc[6]~output_o ;
wire \Macc[7]~output_o ;
wire \Macc[8]~output_o ;
wire \Macc[9]~output_o ;
wire \Macc[10]~output_o ;
wire \Macc[11]~output_o ;
wire \Macc[12]~output_o ;
wire \Macc[13]~output_o ;
wire \Macc[14]~output_o ;
wire \Macc[15]~output_o ;
wire \MaccH[0]~output_o ;
wire \MaccH[1]~output_o ;
wire \MaccH[2]~output_o ;
wire \MaccH[3]~output_o ;
wire \MaccH[4]~output_o ;
wire \MaccH[5]~output_o ;
wire \MaccH[6]~output_o ;
wire \MaccH[7]~output_o ;
wire \MaccH[8]~output_o ;
wire \MaccH[9]~output_o ;
wire \MaccH[10]~output_o ;
wire \MaccH[11]~output_o ;
wire \MaccH[12]~output_o ;
wire \MaccH[13]~output_o ;
wire \MaccH[14]~output_o ;
wire \MaccH[15]~output_o ;
wire \testout[0]~output_o ;
wire \testout[1]~output_o ;
wire \testout[2]~output_o ;
wire \testout[3]~output_o ;
wire \testout[4]~output_o ;
wire \testout[5]~output_o ;
wire \testout[6]~output_o ;
wire \testout[7]~output_o ;
wire \testout[8]~output_o ;
wire \testout[9]~output_o ;
wire \testout[10]~output_o ;
wire \testout[11]~output_o ;
wire \testout[12]~output_o ;
wire \testout[13]~output_o ;
wire \testout[14]~output_o ;
wire \testout[15]~output_o ;
wire \McodeOut[0]~output_o ;
wire \McodeOut[1]~output_o ;
wire \McodeOut[2]~output_o ;
wire \McodeOut[3]~output_o ;
wire \McodeOut[4]~output_o ;
wire \McodeOut[5]~output_o ;
wire \McodeOut[6]~output_o ;
wire \McodeOut[7]~output_o ;
wire \McodeOut[8]~output_o ;
wire \McodeOut[9]~output_o ;
wire \McodeOut[10]~output_o ;
wire \McodeOut[11]~output_o ;
wire \McodeOut[12]~output_o ;
wire \McodeOut[13]~output_o ;
wire \McodeOut[14]~output_o ;
wire \McodeOut[15]~output_o ;
wire \PinOut~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \myTimer|realTimer[0]~16_combout ;
wire \MainController|timer_datain[0]~feeder_combout ;
wire \MainController|Add0~1 ;
wire \MainController|Add0~3_combout ;
wire \MainController|Add0~4 ;
wire \MainController|Add0~8 ;
wire \MainController|Add0~12 ;
wire \MainController|Add0~15_combout ;
wire \MainController|Add0~16 ;
wire \MainController|Add0~18_combout ;
wire \MainController|ProgramCounter[0]~24_combout ;
wire \MainController|Add0~20_combout ;
wire \MainController|ProgramCounter[5]~2_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a7 ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a9 ;
wire \MainController|Decoder3~0_combout ;
wire \exINT~input_o ;
wire \MainController|always0~1_combout ;
wire \MainController|functionSelect[3]~0_combout ;
wire \MainController|Decoder2~0_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a8 ;
wire \MainController|WideOr1~0_combout ;
wire \MainALU|dataAcc~0_combout ;
wire \MainController|Mux6~0_combout ;
wire \MainController|brin[1]~1_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \MainController|romReg[0]~feeder_combout ;
wire \MainController|Mux7~0_combout ;
wire \MainController|brin[0]~0_combout ;
wire \MainController|Add1~0_combout ;
wire \MainController|brin[7]~12_combout ;
wire \MainController|CurrentState~39_combout ;
wire \MainController|CurrentState.State8~q ;
wire \MainController|brin[15]~8_combout ;
wire \MainController|brin[15]~9_combout ;
wire \MainController|brin[7]~13_combout ;
wire \MainController|Add1~1 ;
wire \MainController|Add1~2_combout ;
wire \MainController|brin[3]~3_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a2 ;
wire \MainController|romReg[2]~feeder_combout ;
wire \MainController|arin[10]~2_combout ;
wire \MainController|timer_datain[0]~0_combout ;
wire \MainController|Equal5~0_combout ;
wire \MainController|INTR[15]~2_combout ;
wire \MainController|INTR[15]~7_combout ;
wire \MainController|Selector58~0_combout ;
wire \MainController|arin[10]~0_combout ;
wire \MainController|INTR[14]~feeder_combout ;
wire \MainController|Selector56~0_combout ;
wire \MainALU|ShiftLeft0~18_combout ;
wire \MainController|Selector60~0_combout ;
wire \MainALU|ShiftLeft0~29_combout ;
wire \MainALU|ShiftLeft0~30_combout ;
wire \MainController|brin[6]~6_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ;
wire \MainController|INTR[13]~feeder_combout ;
wire \MainController|Selector57~0_combout ;
wire \MainALU|WideOr0~0_combout ;
wire \MainALU|WideOr0~0clkctrl_outclk ;
wire \MainALU|ShiftLeft0~7_combout ;
wire \MainALU|ShiftLeft0~19_combout ;
wire \portIn[11]~input_o ;
wire \MainController|Mux0~0_combout ;
wire \MainController|brin[7]~7_combout ;
wire \MainController|Add1~13 ;
wire \MainController|Add1~14_combout ;
wire \MainController|Add1~15 ;
wire \MainController|Add1~16_combout ;
wire \MainController|Add1~18_combout ;
wire \MainController|brin[8]~10_combout ;
wire \MainController|brin[8]~11_combout ;
wire \MainController|Add1~17 ;
wire \MainController|Add1~19_combout ;
wire \MainController|Add1~21_combout ;
wire \MainController|Add1~20 ;
wire \MainController|Add1~22_combout ;
wire \MainController|Add1~24_combout ;
wire \MainController|Add1~23 ;
wire \MainController|Add1~25_combout ;
wire \MainController|Add1~27_combout ;
wire \MainController|CurrentState~37_combout ;
wire \MainController|CurrentState.PState0~q ;
wire \MainController|Selector59~0_combout ;
wire \MainALU|ShiftLeft0~36_combout ;
wire \MainALU|ShiftLeft0~21_combout ;
wire \MainALU|ShiftLeft0~37_combout ;
wire \MainALU|ShiftLeft0~33_combout ;
wire \MainALU|ShiftLeft0~34_combout ;
wire \MainALU|ShiftLeft0~6_combout ;
wire \MainALU|ShiftLeft0~32_combout ;
wire \MainALU|ShiftLeft0~35_combout ;
wire \MainALU|ShiftLeft0~38_combout ;
wire \MainController|ProgramCounter[0]~3_combout ;
wire \MainALU|ShiftRight0~16_combout ;
wire \MainALU|ShiftRight0~19_combout ;
wire \MainALU|ShiftRight0~20_combout ;
wire \MainALU|ShiftRight0~21_combout ;
wire \MainALU|Mux20~0_combout ;
wire \MainALU|Add1~1 ;
wire \MainALU|Add1~3 ;
wire \MainALU|Add1~5 ;
wire \MainALU|Add1~7 ;
wire \MainALU|Add1~9 ;
wire \MainALU|Add1~11 ;
wire \MainALU|Add1~13 ;
wire \MainALU|Add1~15 ;
wire \MainALU|Add1~17 ;
wire \MainALU|Add1~19 ;
wire \MainALU|Add1~21 ;
wire \MainALU|Add1~22_combout ;
wire \MainALU|Add0~1 ;
wire \MainALU|Add0~3 ;
wire \MainALU|Add0~5 ;
wire \MainALU|Add0~7 ;
wire \MainALU|Add0~9 ;
wire \MainALU|Add0~11 ;
wire \MainALU|Add0~13 ;
wire \MainALU|Add0~15 ;
wire \MainALU|Add0~17 ;
wire \MainALU|Add0~19 ;
wire \MainALU|Add0~21 ;
wire \MainALU|Add0~22_combout ;
wire \MainALU|Mux19~2_combout ;
wire \MainALU|Mux19~1_combout ;
wire \MainALU|Mux20~1_combout ;
wire \MainController|Add1~32 ;
wire \MainController|Add1~34_combout ;
wire \MainController|Add1~36_combout ;
wire \MainController|Add1~35 ;
wire \MainController|Add1~37_combout ;
wire \MainController|Add1~39_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \MainALU|Mux4~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[0]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[17]~7_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[33]~5_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[49]~9_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ;
wire \MainALU|ShiftLeft0~14_combout ;
wire \MainALU|Mux20~2_combout ;
wire \MainALU|Mux20~3_combout ;
wire \MainALU|Mux20~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~1 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~3 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~5 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~7 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~9 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~8_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~1 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~3 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~6_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~5 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~6_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~1 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout ;
wire \MainALU|Mux19~0_combout ;
wire \MainALU|Mux20~5_combout ;
wire \MainALU|Mux27~0_combout ;
wire \MainALU|Mux30~0_combout ;
wire \MainALU|Mux17~0_combout ;
wire \MainALU|Mux23~0_combout ;
wire \MainALU|Mux20~6_combout ;
wire \MainController|Selector59~1_combout ;
wire \MainController|CurrentState.State9~q ;
wire \MainController|CurrentState.State24~q ;
wire \MainController|CurrentState.State25~feeder_combout ;
wire \MainController|CurrentState.State25~q ;
wire \MainALU|Mux4~1_combout ;
wire \MainALU|Add1~23 ;
wire \MainALU|Add1~25 ;
wire \MainALU|Add1~27 ;
wire \MainALU|Add1~29 ;
wire \MainALU|Add1~31 ;
wire \MainALU|Add1~32_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~8_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~1 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~3 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~5 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~6_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~11 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~13 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~15 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~17 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~19 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~21 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~23 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~25 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~27 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~29 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~31 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~33 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~35 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~37 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~39 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~41 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~42_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~40_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~38_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~36_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~34_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~1 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~3 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~5 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~7 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~9 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~11 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~13 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~15 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~17 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~19 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~21 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~22_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~7 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~9 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~11 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~13 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~15 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~17 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~19 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~21 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~23 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~25 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~27 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~28_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~32_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~26_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~30_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~24_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~28_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~26_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~22_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~24_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~18_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~22_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~20_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~16_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~18_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~14_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~12_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~16_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~14_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~8_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~12_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~23 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~25 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~27 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~29 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~31 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~33 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~35 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~37 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~39 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~41 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~43 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~45 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~47 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~49 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~50_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~23 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~25 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~27 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~29 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[15]~30_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~28_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~29 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~31 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~33 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[17]~34_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~26_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~32_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~24_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~3 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~5 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~7 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~9 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~11 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~13 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~15 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~17 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~19 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~21 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~23 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~25 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[13]~26_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~30_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~20_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~24_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~22_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~20_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~16_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~18_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~14_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~16_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~12_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~8_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~12_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~6_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~8_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~6_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~15 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~17 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~19 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~21 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~23 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~25 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~27 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~29 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~31 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~33 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~35 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~37 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~39 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~41 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~43 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~45 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~46_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~48_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~44_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~46_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~42_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~44_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~40_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~42_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~38_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~40_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~36_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~38_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~32_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~36_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~30_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~34_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~28_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~30_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~24_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~28_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~27 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~29 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~31 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~33 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~35 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~37 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~39 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~41 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~43 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~45 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~47 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~49 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~51 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~53 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~54_combout ;
wire \MainALU|Mux4~2_combout ;
wire \MainALU|Mux4~3_combout ;
wire \MainALU|ShiftLeft0~57_combout ;
wire \MainALU|ShiftLeft0~56_combout ;
wire \MainALU|ShiftLeft0~71_combout ;
wire \MainALU|Mux4~4_combout ;
wire \MainALU|Selector8~0_combout ;
wire \MainALU|Selector8~1_combout ;
wire \MainALU|Selector11~0_combout ;
wire \MainController|hacc[8]~0_combout ;
wire \MainController|Selector59~2_combout ;
wire \MainController|Equal0~0_combout ;
wire \MainController|Equal1~0_combout ;
wire \MainController|Selector104~0_combout ;
wire \MainController|CurrentState.State26~q ;
wire \MainController|Selector104~1_combout ;
wire \MainController|ram_we~feeder_combout ;
wire \MainController|ram_we~q ;
wire \MainController|ram_we~clkctrl_outclk ;
wire \MainController|Selector103~0_combout ;
wire \MainController|Selector103~1_combout ;
wire \MainController|ram_re~feeder_combout ;
wire \MainController|ram_re~q ;
wire \MainController|ram_re~clkctrl_outclk ;
wire \MainController|Selector24~0_combout ;
wire \MainController|ram_data_out[0]~1_combout ;
wire \~GND~combout ;
wire \MainController|Selector23~0_combout ;
wire \MainController|Selector22~0_combout ;
wire \MainController|Selector21~0_combout ;
wire \MainController|Selector20~0_combout ;
wire \MainController|Selector19~0_combout ;
wire \MainController|Selector18~0_combout ;
wire \MainController|Selector17~0_combout ;
wire \MainController|Selector16~0_combout ;
wire \MainController|Selector15~0_combout ;
wire \MainController|Selector14~0_combout ;
wire \MainController|Selector13~0_combout ;
wire \MainController|Selector12~0_combout ;
wire \MainController|Selector11~0_combout ;
wire \MainController|Selector10~0_combout ;
wire \MainController|Selector9~0_combout ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \MainController|Selector59~3_combout ;
wire \MainController|Selector59~4_combout ;
wire \MainController|arin[8]~3_combout ;
wire \MainController|WideOr11~0_combout ;
wire \MainController|arin[10]~5_combout ;
wire \MainController|arin[10]~6_combout ;
wire \MainController|arin[8]~4_combout ;
wire \MainController|arin[8]~7_combout ;
wire \MainController|arin[8]~8_combout ;
wire \MainALU|ShiftLeft0~46_combout ;
wire \MainALU|ShiftLeft0~41_combout ;
wire \MainALU|ShiftLeft0~47_combout ;
wire \MainALU|ShiftLeft0~48_combout ;
wire \MainALU|ShiftLeft0~11_combout ;
wire \MainALU|ShiftLeft0~16_combout ;
wire \MainALU|ShiftLeft0~17_combout ;
wire \MainALU|ShiftLeft0~45_combout ;
wire \MainALU|ShiftLeft0~49_combout ;
wire \MainALU|ShiftRight0~11_combout ;
wire \MainALU|ShiftRight0~12_combout ;
wire \MainALU|Mux18~0_combout ;
wire \MainALU|Mux19~3_combout ;
wire \MainALU|Mux18~1_combout ;
wire \MainALU|Mux18~2_combout ;
wire \MainALU|Mux18~3_combout ;
wire \MainALU|Add0~23 ;
wire \MainALU|Add0~25 ;
wire \MainALU|Add0~26_combout ;
wire \MainALU|Mux18~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout ;
wire \MainALU|Add1~26_combout ;
wire \MainALU|Mux18~5_combout ;
wire \MainALU|Mux18~6_combout ;
wire \MainALU|ShiftLeft0~67_combout ;
wire \MainALU|ShiftLeft0~73_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~43 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~44_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~51 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~53 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~54_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~45 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[23]~46_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~47 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~49 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~50_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~48_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~52_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~55 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~57 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~58_combout ;
wire \MainALU|Mux2~0_combout ;
wire \MainALU|Mux2~1_combout ;
wire \MainALU|Selector13~0_combout ;
wire \portIn[13]~input_o ;
wire \MainController|Selector57~2_combout ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \MainController|Selector57~1_combout ;
wire \MainController|Selector57~3_combout ;
wire \MainController|Selector57~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~7 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~9 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~11 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[6]~12_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~18_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~34_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_combout ;
wire \MainALU|Mux11~1_combout ;
wire \MainALU|ShiftLeft0~79_combout ;
wire \MainALU|Mux14~0_combout ;
wire \MainALU|Mux11~3_combout ;
wire \MainALU|Mux11~0_combout ;
wire \MainALU|Mux11~2_combout ;
wire \MainALU|Mux10~0_combout ;
wire \MainALU|Mux10~1_combout ;
wire \MainALU|Mux7~2_combout ;
wire \MainALU|Selector5~0_combout ;
wire \MainALU|Selector5~1_combout ;
wire \MainController|Selector65~0_combout ;
wire \MainALU|Add1~10_combout ;
wire \MainALU|Add0~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[67]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[65]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[85]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[83]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[81]~20_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22_combout ;
wire \MainALU|ShiftLeft0~15_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[101]~23_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[99]~25_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[97]~27_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~29_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[117]~31_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[115]~33_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[113]~35_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37_combout ;
wire \MainALU|ShiftLeft0~61_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~38_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[133]~40_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[131]~42_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[129]~44_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~46_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~48_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[149]~50_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[147]~52_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[145]~54_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ;
wire \MainALU|Mux26~4_combout ;
wire \MainALU|Mux26~5_combout ;
wire \MainALU|Mux26~6_combout ;
wire \MainALU|Mux26~7_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10_combout ;
wire \MainALU|Mux26~8_combout ;
wire \MainALU|Mux17~5_combout ;
wire \MainALU|ShiftRight0~13_combout ;
wire \MainALU|ShiftRight0~7_combout ;
wire \MainALU|ShiftRight0~14_combout ;
wire \MainALU|Mux26~10_combout ;
wire \MainALU|Mux24~2_combout ;
wire \MainALU|Mux24~3_combout ;
wire \MainALU|Mux26~2_combout ;
wire \MainALU|ShiftRight0~28_combout ;
wire \MainALU|ShiftRight0~29_combout ;
wire \MainALU|ShiftRight0~30_combout ;
wire \MainALU|Mux26~3_combout ;
wire \MainALU|Mux26~9_combout ;
wire \MainController|Selector65~1_combout ;
wire \portIn[5]~input_o ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \MainController|Selector65~2_combout ;
wire \MainController|Selector65~3_combout ;
wire \MainController|Selector65~4_combout ;
wire \MainController|arin[0]~9_combout ;
wire \MainController|arin[0]~10_combout ;
wire \MainController|Mux2~0_combout ;
wire \MainController|brin[5]~5_combout ;
wire \MainController|Add1~7 ;
wire \MainController|Add1~9 ;
wire \MainController|Add1~10_combout ;
wire \MainController|Add1~11 ;
wire \MainController|Add1~12_combout ;
wire \MainController|Mux1~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_combout ;
wire \MainALU|ShiftLeft0~74_combout ;
wire \MainALU|ShiftLeft0~80_combout ;
wire \MainALU|Mux9~0_combout ;
wire \MainALU|Mux9~1_combout ;
wire \MainALU|Selector6~0_combout ;
wire \MainALU|Selector6~1_combout ;
wire \MainController|Selector64~0_combout ;
wire \MainController|INTR[6]~feeder_combout ;
wire \MainController|Selector64~1_combout ;
wire \portIn[6]~input_o ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \MainALU|ShiftLeft0~22_combout ;
wire \MainALU|ShiftRight0~36_combout ;
wire \MainALU|Mux25~0_combout ;
wire \MainALU|Mux25~1_combout ;
wire \MainALU|ShiftRight0~17_combout ;
wire \MainALU|ShiftRight0~32_combout ;
wire \MainALU|ShiftRight0~31_combout ;
wire \MainALU|ShiftRight0~33_combout ;
wire \MainALU|Mux25~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12_combout ;
wire \MainALU|Add1~12_combout ;
wire \MainALU|Add0~12_combout ;
wire \MainALU|Mux25~3_combout ;
wire \MainALU|Mux25~4_combout ;
wire \MainALU|Mux25~5_combout ;
wire \MainALU|Mux25~6_combout ;
wire \MainALU|Mux25~7_combout ;
wire \MainALU|Mux25~8_combout ;
wire \MainController|Selector64~2_combout ;
wire \MainController|Selector64~3_combout ;
wire \MainController|Selector64~4_combout ;
wire \MainALU|ShiftLeft0~24_combout ;
wire \MainALU|ShiftLeft0~25_combout ;
wire \MainALU|ShiftLeft0~28_combout ;
wire \MainALU|ShiftLeft0~31_combout ;
wire \MainALU|ShiftRight0~5_combout ;
wire \MainALU|ShiftRight0~18_combout ;
wire \MainALU|Mux21~0_combout ;
wire \MainALU|Mux21~1_combout ;
wire \MainALU|Mux21~2_combout ;
wire \MainALU|Mux21~3_combout ;
wire \MainALU|Add0~20_combout ;
wire \MainALU|Mux21~4_combout ;
wire \MainALU|Add1~20_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20_combout ;
wire \MainALU|Mux21~5_combout ;
wire \MainALU|Mux21~6_combout ;
wire \MainALU|ShiftLeft0~69_combout ;
wire \MainALU|ShiftLeft0~51_combout ;
wire \MainALU|ShiftLeft0~52_combout ;
wire \MainALU|ShiftLeft0~70_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~52_combout ;
wire \MainALU|Mux5~0_combout ;
wire \MainALU|Mux5~1_combout ;
wire \MainALU|Selector10~0_combout ;
wire \portIn[10]~input_o ;
wire \MainController|Selector60~2_combout ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \MainController|Selector60~1_combout ;
wire \MainController|Selector60~3_combout ;
wire \MainController|Selector60~4_combout ;
wire \MainALU|ShiftLeft0~26_combout ;
wire \MainALU|ShiftLeft0~27_combout ;
wire \MainALU|ShiftLeft0~53_combout ;
wire \MainALU|ShiftLeft0~50_combout ;
wire \MainALU|ShiftLeft0~54_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~55 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~56_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~51 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~52_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~59 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~60_combout ;
wire \MainALU|Mux1~0_combout ;
wire \MainALU|Mux1~1_combout ;
wire \MainALU|Selector14~0_combout ;
wire \portIn[14]~input_o ;
wire \MainController|Selector56~2_combout ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \MainController|Selector56~1_combout ;
wire \MainController|Selector56~3_combout ;
wire \MainALU|Mux17~1_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_combout ;
wire \MainALU|Add0~27 ;
wire \MainALU|Add0~28_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[17]~8_combout ;
wire \MainALU|Mux17~6_combout ;
wire \MainALU|Mux17~7_combout ;
wire \MainALU|Mux17~2_combout ;
wire \MainALU|Add1~28_combout ;
wire \MainALU|Mux17~3_combout ;
wire \MainALU|Mux17~4_combout ;
wire \MainController|Selector56~4_combout ;
wire \MainALU|ShiftLeft0~64_combout ;
wire \MainALU|ShiftLeft0~65_combout ;
wire \MainALU|ShiftLeft0~72_combout ;
wire \MainALU|ShiftLeft0~8_combout ;
wire \MainALU|ShiftLeft0~42_combout ;
wire \MainALU|ShiftLeft0~43_combout ;
wire \MainALU|ShiftLeft0~10_combout ;
wire \MainALU|ShiftLeft0~39_combout ;
wire \MainALU|ShiftLeft0~40_combout ;
wire \MainALU|ShiftLeft0~78_combout ;
wire \MainALU|Mux11~4_combout ;
wire \MainALU|Mux11~5_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_combout ;
wire \MainALU|Selector4~0_combout ;
wire \MainALU|Selector4~1_combout ;
wire \MainController|Selector66~0_combout ;
wire \MainController|INTR[4]~feeder_combout ;
wire \MainController|Selector66~1_combout ;
wire \portIn[4]~input_o ;
wire \MainALU|Add0~8_combout ;
wire \MainALU|Mux27~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~57_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~59_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[165]~61_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[163]~63_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[161]~65_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ;
wire \MainALU|Mux27~5_combout ;
wire \MainALU|Mux27~6_combout ;
wire \MainALU|Mux27~7_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8_combout ;
wire \MainALU|Add1~8_combout ;
wire \MainALU|Mux27~8_combout ;
wire \MainALU|ShiftRight0~8_combout ;
wire \MainALU|ShiftRight0~9_combout ;
wire \MainALU|ShiftRight0~25_combout ;
wire \MainALU|ShiftRight0~24_combout ;
wire \MainALU|ShiftRight0~26_combout ;
wire \MainALU|Mux27~1_combout ;
wire \MainALU|ShiftRight0~4_combout ;
wire \MainALU|ShiftRight0~35_combout ;
wire \MainALU|Mux27~2_combout ;
wire \MainALU|Mux27~3_combout ;
wire \MainALU|Mux27~9_combout ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \MainController|Selector66~2_combout ;
wire \MainController|Selector66~3_combout ;
wire \MainController|Selector66~4_combout ;
wire \MainController|Mux3~0_combout ;
wire \MainController|brin[4]~4_combout ;
wire \MainController|Add1~8_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout ;
wire \MainALU|Add1~24_combout ;
wire \MainALU|Add0~24_combout ;
wire \MainALU|Mux19~5_combout ;
wire \MainALU|Mux19~6_combout ;
wire \MainALU|Mux19~7_combout ;
wire \MainALU|Mux19~8_combout ;
wire \MainALU|Mux19~9_combout ;
wire \MainALU|ShiftRight0~6_combout ;
wire \MainALU|ShiftLeft0~44_combout ;
wire \MainALU|Mux19~4_combout ;
wire \MainALU|Mux19~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~56_combout ;
wire \MainALU|Mux3~0_combout ;
wire \MainALU|Mux3~1_combout ;
wire \MainALU|Selector12~0_combout ;
wire \portIn[12]~input_o ;
wire \MainController|Selector58~2_combout ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \MainController|Selector58~1_combout ;
wire \MainController|Selector58~3_combout ;
wire \MainController|Selector58~4_combout ;
wire \MainController|Add1~26 ;
wire \MainController|Add1~28_combout ;
wire \MainController|Add1~30_combout ;
wire \MainController|Add1~29 ;
wire \MainController|Add1~31_combout ;
wire \MainController|Add1~33_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~20_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~32_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_combout ;
wire \MainALU|ShiftLeft0~83_combout ;
wire \MainALU|Mux13~0_combout ;
wire \MainALU|Mux13~1_combout ;
wire \MainALU|Selector2~0_combout ;
wire \MainALU|Selector2~1_combout ;
wire \MainController|Selector68~0_combout ;
wire \portIn[2]~input_o ;
wire \MainController|INTR[2]~feeder_combout ;
wire \MainController|Selector68~1_combout ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \MainALU|Mux29~11_combout ;
wire \MainALU|Mux28~0_combout ;
wire \MainALU|ShiftRight0~23_combout ;
wire \MainALU|ShiftLeft0~60_combout ;
wire \MainALU|Mux29~2_combout ;
wire \MainALU|Mux29~3_combout ;
wire \MainALU|Mux29~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4_combout ;
wire \MainALU|Add0~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~67_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~69_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~71_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[181]~73_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[179]~75_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[177]~77_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~80_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~82_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~84_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[197]~86_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[195]~88_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[193]~90_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ;
wire \MainALU|Mux29~5_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ;
wire \MainALU|Mux29~6_combout ;
wire \MainALU|Mux29~7_combout ;
wire \MainALU|Mux29~8_combout ;
wire \MainALU|Add1~4_combout ;
wire \MainALU|Mux29~9_combout ;
wire \MainALU|Mux29~10_combout ;
wire \MainController|Selector68~2_combout ;
wire \MainController|Selector68~3_combout ;
wire \MainController|Selector68~4_combout ;
wire \MainController|Mux5~0_combout ;
wire \MainController|brin[2]~2_combout ;
wire \MainController|Add1~3 ;
wire \MainController|Add1~4_combout ;
wire \MainController|Add1~5 ;
wire \MainController|Add1~6_combout ;
wire \MainController|Mux4~0_combout ;
wire \MainALU|ShiftLeft0~63_combout ;
wire \MainALU|Mux12~0_combout ;
wire \MainALU|Mux12~1_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_combout ;
wire \MainALU|Selector3~0_combout ;
wire \MainALU|Selector3~1_combout ;
wire \MainController|Selector67~0_combout ;
wire \MainALU|ShiftRight0~27_combout ;
wire \MainALU|ShiftRight0~34_combout ;
wire \MainALU|Mux28~1_combout ;
wire \MainALU|Mux28~2_combout ;
wire \MainALU|Mux28~3_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6_combout ;
wire \MainALU|Add0~6_combout ;
wire \MainALU|Mux28~4_combout ;
wire \MainALU|Mux28~5_combout ;
wire \MainALU|Mux28~6_combout ;
wire \MainALU|Mux28~7_combout ;
wire \MainALU|Add1~6_combout ;
wire \MainALU|Mux28~8_combout ;
wire \MainALU|Mux28~9_combout ;
wire \MainController|INTR[3]~feeder_combout ;
wire \MainController|Selector67~1_combout ;
wire \portIn[3]~input_o ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \MainController|Selector67~2_combout ;
wire \MainController|Selector67~3_combout ;
wire \MainController|Selector67~4_combout ;
wire \MainController|timer_datain[0]~1_combout ;
wire \MainController|timer_datain[0]~2_combout ;
wire \MainController|TC[3]~0_combout ;
wire \myTimer|dataout[8]~0_combout ;
wire \MainController|Selector63~0_combout ;
wire \MainALU|Add1~14_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14_combout ;
wire \MainALU|Add0~14_combout ;
wire \MainALU|Mux24~6_combout ;
wire \MainALU|Mux24~7_combout ;
wire \MainALU|Mux24~8_combout ;
wire \MainALU|Mux24~9_combout ;
wire \MainALU|Mux24~10_combout ;
wire \MainALU|Mux24~12_combout ;
wire \MainALU|ShiftRight0~22_combout ;
wire \MainALU|Mux24~4_combout ;
wire \MainALU|Mux24~5_combout ;
wire \MainALU|Mux24~11_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~46_combout ;
wire \MainALU|Mux8~0_combout ;
wire \MainALU|ShiftLeft0~81_combout ;
wire \MainALU|ShiftLeft0~58_combout ;
wire \MainALU|Mux8~1_combout ;
wire \MainALU|Selector7~0_combout ;
wire \MainController|Selector63~2_combout ;
wire \portIn[7]~input_o ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \MainController|Selector63~1_combout ;
wire \MainController|Selector63~3_combout ;
wire \MainController|Selector63~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~14_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~26_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_combout ;
wire \MainALU|ShiftLeft0~20_combout ;
wire \MainALU|ShiftLeft0~62_combout ;
wire \MainALU|Mux14~1_combout ;
wire \MainALU|ShiftLeft0~68_combout ;
wire \MainALU|Mux14~2_combout ;
wire \MainALU|Selector1~0_combout ;
wire \MainALU|Selector1~1_combout ;
wire \MainController|Selector69~0_combout ;
wire \portIn[1]~input_o ;
wire \MainController|INTR~6_combout ;
wire \MainController|Selector69~1_combout ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \MainALU|Mux30~2_combout ;
wire \MainALU|Mux30~1_combout ;
wire \MainALU|Mux30~5_combout ;
wire \MainALU|Mux30~6_combout ;
wire \MainALU|ShiftRight0~15_combout ;
wire \MainALU|Mux30~3_combout ;
wire \MainALU|Add1~2_combout ;
wire \MainALU|Add0~2_combout ;
wire \MainALU|Mux30~9_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~92_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~94_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~96_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~98_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[213]~100_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[211]~102_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[209]~104_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ;
wire \MainALU|Mux30~8_combout ;
wire \MainALU|Mux30~7_combout ;
wire \MainALU|Mux30~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout ;
wire \MainALU|Mux30~11_combout ;
wire \MainALU|Mux30~4_combout ;
wire \MainALU|Mux30~12_combout ;
wire \MainALU|Mux30~13_combout ;
wire \MainALU|Mux30~14_combout ;
wire \MainController|Selector69~2_combout ;
wire \MainController|Selector69~3_combout ;
wire \MainController|Selector69~4_combout ;
wire \MainController|TC[1]~feeder_combout ;
wire \myTimer|Equal0~2_combout ;
wire \myTimer|Equal0~1_combout ;
wire \myTimer|Equal0~3_combout ;
wire \myTimer|Equal0~0_combout ;
wire \myTimer|Equal0~4_combout ;
wire \myTimer|intrup~0_combout ;
wire \myTimer|intrup~q ;
wire \MainController|always0~0_combout ;
wire \MainController|romReg[15]~0_combout ;
wire \MainController|Add0~19 ;
wire \MainController|Add0~22 ;
wire \MainController|Add0~25_combout ;
wire \MainController|Add0~27_combout ;
wire \MainController|Add0~28_combout ;
wire \MainController|ProgramCounter[7]~25_combout ;
wire \MainController|WideOr8~0_combout ;
wire \MainController|CurrentState.State27~feeder_combout ;
wire \MainController|CurrentState.State27~q ;
wire \MainController|Selector44~0_combout ;
wire \MainController|CurrentState.State23~q ;
wire \MainController|CurrentState.PState1~q ;
wire \MainController|WideOr7~0_combout ;
wire \MainController|WideOr8~1_combout ;
wire \MainController|ProgramCounter[7]~27_combout ;
wire \MainController|ProgramCounter[7]~28_combout ;
wire \MainController|addr[7]~feeder_combout ;
wire \MainController|addr[0]~0_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a6 ;
wire \MainController|romReg[6]~feeder_combout ;
wire \MainController|Add0~21_combout ;
wire \MainController|Add0~23_combout ;
wire \MainController|Add0~24_combout ;
wire \MainController|addr[6]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a5 ;
wire \MainController|romReg[5]~feeder_combout ;
wire \MainController|addr[5]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a11 ;
wire \MainController|Decoder1~0_combout ;
wire \MainALU|ShiftLeft0~23_combout ;
wire \MainALU|Mux22~0_combout ;
wire \MainALU|Add0~18_combout ;
wire \MainALU|Mux22~1_combout ;
wire \MainALU|Mux22~2_combout ;
wire \MainALU|Mux22~3_combout ;
wire \MainALU|Mux22~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout ;
wire \MainALU|Add1~18_combout ;
wire \MainALU|Mux22~5_combout ;
wire \MainALU|Mux22~6_combout ;
wire \MainController|Selector61~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~50_combout ;
wire \MainALU|Mux6~0_combout ;
wire \MainALU|Mux6~1_combout ;
wire \MainALU|Selector9~0_combout ;
wire \portIn[9]~input_o ;
wire \MainController|Selector61~2_combout ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \MainController|Selector61~1_combout ;
wire \MainController|Selector61~3_combout ;
wire \MainController|Selector61~4_combout ;
wire \MainController|INTR[9]~feeder_combout ;
wire \MainController|ProgramCounter[7]~26_combout ;
wire \MainController|pcSave[7]~1_combout ;
wire \MainController|Add0~17_combout ;
wire \MainController|ProgramCounter[4]~1_combout ;
wire \MainController|addr[4]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a3 ;
wire \MainController|Add0~11_combout ;
wire \MainController|Add0~13_combout ;
wire \MainController|Add0~14_combout ;
wire \MainController|addr[3]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a13 ;
wire \MainController|CurrentState~40_combout ;
wire \MainController|CurrentState.TState0~q ;
wire \MainController|ProgramCounter[0]~12_combout ;
wire \MainController|ProgramCounter[0]~11_combout ;
wire \MainController|ProgramCounter[0]~14_combout ;
wire \MainController|ProgramCounter[0]~13_combout ;
wire \MainController|ProgramCounter[0]~15_combout ;
wire \MainController|ProgramCounter[0]~17_combout ;
wire \MainController|ProgramCounter[0]~16_combout ;
wire \MainController|ProgramCounter[0]~19_combout ;
wire \MainController|ProgramCounter[0]~18_combout ;
wire \MainController|ProgramCounter[0]~20_combout ;
wire \MainController|ProgramCounter[0]~5_combout ;
wire \MainController|ProgramCounter[0]~6_combout ;
wire \MainController|ProgramCounter[0]~8_combout ;
wire \MainController|ProgramCounter[0]~7_combout ;
wire \MainController|ProgramCounter[0]~9_combout ;
wire \MainController|ProgramCounter[0]~10_combout ;
wire \MainController|ProgramCounter[0]~21_combout ;
wire \MainController|ProgramCounter[0]~4_combout ;
wire \MainController|ProgramCounter[0]~22_combout ;
wire \MainController|Add0~7_combout ;
wire \MainController|Add0~9_combout ;
wire \MainController|Add0~10_combout ;
wire \MainController|addr[2]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a1 ;
wire \MainController|Equal5~1_combout ;
wire \MainController|ProgramCounter[0]~23_combout ;
wire \MainController|Add0~5_combout ;
wire \MainController|Add0~6_combout ;
wire \MainController|addr[1]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a15 ;
wire \MainController|CurrentState~42_combout ;
wire \MainController|CurrentState.State4~q ;
wire \MainController|CurrentState.State5~q ;
wire \MainController|CurrentState.State6~feeder_combout ;
wire \MainController|CurrentState.State6~q ;
wire \MainController|CurrentState.State7~feeder_combout ;
wire \MainController|CurrentState.State7~q ;
wire \MainController|Selector62~0_combout ;
wire \MainALU|ShiftRight0~10_combout ;
wire \MainALU|ShiftLeft0~9_combout ;
wire \MainALU|ShiftLeft0~12_combout ;
wire \MainALU|ShiftLeft0~13_combout ;
wire \MainALU|Mux23~1_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16_combout ;
wire \MainALU|Add1~16_combout ;
wire \MainALU|Add0~16_combout ;
wire \MainALU|Mux23~2_combout ;
wire \MainALU|Mux23~3_combout ;
wire \MainALU|Mux23~4_combout ;
wire \MainALU|Mux23~5_combout ;
wire \MainALU|Mux23~6_combout ;
wire \MainALU|Mux23~7_combout ;
wire \MainALU|ShiftLeft0~66_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~48_combout ;
wire \MainALU|Mux7~0_combout ;
wire \MainALU|Mux7~1_combout ;
wire \MainALU|Selector8~2_combout ;
wire \portIn[8]~input_o ;
wire \MainController|Selector62~2_combout ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \MainController|Selector62~1_combout ;
wire \MainController|Selector62~3_combout ;
wire \MainController|Selector62~4_combout ;
wire \MainController|INTR[8]~feeder_combout ;
wire \MainController|INTR[0]~3_combout ;
wire \MainController|INTR[0]~4_combout ;
wire \MainController|INTR[0]~5_combout ;
wire \MainController|always0~2_combout ;
wire \MainController|Add0~0_combout ;
wire \MainController|Add0~2_combout ;
wire \MainController|ProgramCounter[0]~0_combout ;
wire \MainController|addr[0]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a4 ;
wire \MainController|romReg[4]~feeder_combout ;
wire \MainController|timer_datain[0]~3_combout ;
wire \myTimer|realTimer[8]~18_combout ;
wire \myTimer|realTimer[0]~19_combout ;
wire \myTimer|realTimer[0]~17 ;
wire \myTimer|realTimer[1]~20_combout ;
wire \MainController|timer_datain[1]~feeder_combout ;
wire \myTimer|realTimer[1]~21 ;
wire \myTimer|realTimer[2]~22_combout ;
wire \MainController|timer_datain[2]~feeder_combout ;
wire \myTimer|realTimer[2]~23 ;
wire \myTimer|realTimer[3]~24_combout ;
wire \myTimer|realTimer[3]~25 ;
wire \myTimer|realTimer[4]~26_combout ;
wire \MainController|timer_datain[4]~feeder_combout ;
wire \myTimer|realTimer[4]~27 ;
wire \myTimer|realTimer[5]~28_combout ;
wire \MainController|timer_datain[5]~feeder_combout ;
wire \myTimer|realTimer[5]~29 ;
wire \myTimer|realTimer[6]~30_combout ;
wire \myTimer|realTimer[6]~31 ;
wire \myTimer|realTimer[7]~32_combout ;
wire \myTimer|realTimer[7]~33 ;
wire \myTimer|realTimer[8]~34_combout ;
wire \myTimer|realTimer[8]~35 ;
wire \myTimer|realTimer[9]~36_combout ;
wire \myTimer|realTimer[9]~37 ;
wire \myTimer|realTimer[10]~38_combout ;
wire \myTimer|realTimer[10]~39 ;
wire \myTimer|realTimer[11]~40_combout ;
wire \myTimer|realTimer[11]~41 ;
wire \myTimer|realTimer[12]~42_combout ;
wire \myTimer|realTimer[12]~43 ;
wire \myTimer|realTimer[13]~44_combout ;
wire \MainController|timer_datain[13]~feeder_combout ;
wire \myTimer|realTimer[13]~45 ;
wire \myTimer|realTimer[14]~46_combout ;
wire \MainController|timer_datain[14]~feeder_combout ;
wire \myTimer|realTimer[14]~47 ;
wire \myTimer|realTimer[15]~48_combout ;
wire \MainController|timer_datain[15]~feeder_combout ;
wire \MainController|Selector55~0_combout ;
wire \MainALU|Add1~30_combout ;
wire \MainALU|Add0~29 ;
wire \MainALU|Add0~30_combout ;
wire \MainALU|Mux16~1_combout ;
wire \MainALU|Mux16~2_combout ;
wire \MainALU|Mux16~3_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_combout ;
wire \MainALU|Mux16~4_combout ;
wire \MainALU|ShiftLeft0~55_combout ;
wire \MainALU|ShiftLeft0~59_combout ;
wire \MainALU|Mux16~0_combout ;
wire \MainALU|Mux16~5_combout ;
wire \portIn[15]~input_o ;
wire \MainController|Selector55~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~57 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~58_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~53 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~54_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~61 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~62_combout ;
wire \MainALU|Selector15~0_combout ;
wire \MainALU|Selector15~1_combout ;
wire \MainALU|Selector15~2_combout ;
wire \MainALU|Selector15~3_combout ;
wire \MainALU|Selector15~4_combout ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \MainController|Selector55~1_combout ;
wire \MainController|Selector55~3_combout ;
wire \MainController|Selector55~4_combout ;
wire \MainController|INTR[15]~feeder_combout ;
wire \MainController|ram_data_out[0]~0_combout ;
wire \MainController|CurrentState.State2~q ;
wire \MainController|CurrentState.State3~q ;
wire \MainController|Selector53~0_combout ;
wire \MainController|rom_cs~q ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a14 ;
wire \MainController|CurrentState~38_combout ;
wire \MainController|CurrentState.NBranch0~q ;
wire \MainController|CurrentState.NBranch1~q ;
wire \MainController|CurrentState.TState1~q ;
wire \MainController|WideOr7~combout ;
wire \MainController|CurrentState.CheckINT~q ;
wire \MainController|CurrentState.PINT~0_combout ;
wire \MainController|CurrentState.PINT~q ;
wire \MainController|Selector43~0_combout ;
wire \MainController|CurrentState.IDLE~q ;
wire \MainController|CurrentState~41_combout ;
wire \MainController|CurrentState.State1~q ;
wire \MainController|Selector54~0_combout ;
wire \MainController|re~feeder_combout ;
wire \MainController|re~q ;
wire \MainController|re~clkctrl_outclk ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a10 ;
wire \MainController|arin[10]~1_combout ;
wire \MainALU|ShiftLeft0~75_combout ;
wire \MainALU|ShiftLeft0~76_combout ;
wire \MainALU|ShiftLeft0~82_combout ;
wire \MainALU|ShiftLeft0~77_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_combout ;
wire \MainALU|Add0~31 ;
wire \MainALU|Add0~32_combout ;
wire \MainALU|Selector0~0_combout ;
wire \MainALU|Selector0~1_combout ;
wire \MainALU|Selector0~2_combout ;
wire \MainALU|Selector0~3_combout ;
wire \MainController|Selector70~0_combout ;
wire \portIn[0]~input_o ;
wire \MainController|Selector70~1_combout ;
wire \myRam|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MainALU|Mux31~0_combout ;
wire \MainALU|Mux31~1_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0_combout ;
wire \MainALU|Add1~0_combout ;
wire \MainALU|Mux31~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~106_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~107_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~108_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~109_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~110_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~111_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~112_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~113_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[230]~114_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[229]~115_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[228]~116_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[227]~117_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[226]~118_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[225]~119_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[224]~120_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ;
wire \MainALU|Mux31~3_combout ;
wire \MainALU|Add0~0_combout ;
wire \MainALU|Mux31~4_combout ;
wire \MainALU|Mux31~5_combout ;
wire \MainALU|Mux31~6_combout ;
wire \MainALU|Mux31~7_combout ;
wire \MainALU|Mux31~8_combout ;
wire \MainController|Selector70~2_combout ;
wire \MainController|Selector70~3_combout ;
wire \MainController|Selector70~4_combout ;
wire \MainController|portOut[0]~feeder_combout ;
wire \MainController|portOut[0]~0_combout ;
wire \MainController|portOut[1]~feeder_combout ;
wire \MainController|portOut[2]~feeder_combout ;
wire \MainController|portOut[4]~feeder_combout ;
wire \MainController|portOut[5]~feeder_combout ;
wire \MainController|portOut[8]~feeder_combout ;
wire \MainController|portOut[12]~feeder_combout ;
wire \MainController|portOut[13]~feeder_combout ;
wire \MainController|portOut[14]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a12 ;
wire \MainController|PinOut~0_combout ;
wire \MainController|PinOut~q ;
wire [17:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a ;
wire [17:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a ;
wire [17:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a ;
wire [17:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a ;
wire [17:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a ;
wire [17:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a ;
wire [16:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a ;
wire [17:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a ;
wire [17:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a ;
wire [271:0] \MainALU|Div0|auto_generated|divider|divider|selnose ;
wire [31:0] \MainALU|dataAcc ;
wire [15:0] \myTimer|realTimer ;
wire [15:0] \myTimer|dataout ;
wire [7:0] \MainController|addr ;
wire [15:0] \MainController|brin ;
wire [15:0] \MainController|arin ;
wire [15:0] \MainController|hacc ;
wire [15:0] \MainController|portOut ;
wire [15:0] \MainController|romReg ;
wire [15:0] \MainController|TC ;
wire [7:0] \MainController|ProgramCounter ;
wire [15:0] \MainController|ram_data_out ;
wire [3:0] \MainController|functionSelect ;
wire [15:0] \MainController|INTR ;
wire [15:0] \MainController|timer_datain ;
wire [7:0] \MainController|pcSave ;

wire [17:0] \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a1  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a2  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a3  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a4  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a5  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a6  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a7  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a8  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a9  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a10  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a11  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a12  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a13  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a14  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a15  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \myRam|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a1  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a2  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a3  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a4  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a5  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a6  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a7  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a8  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a9  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a10  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a11  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a12  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a13  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a14  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \myRam|ram_rtl_0|auto_generated|ram_block1a15  = \myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X52_Y16_N2
cycloneiv_io_obuf \portOut[0]~output (
	.i(\MainController|portOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[0]~output .bus_hold = "false";
defparam \portOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N9
cycloneiv_io_obuf \portOut[1]~output (
	.i(\MainController|portOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[1]~output .bus_hold = "false";
defparam \portOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \portOut[2]~output (
	.i(\MainController|portOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[2]~output .bus_hold = "false";
defparam \portOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N9
cycloneiv_io_obuf \portOut[3]~output (
	.i(\MainController|portOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[3]~output .bus_hold = "false";
defparam \portOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N2
cycloneiv_io_obuf \portOut[4]~output (
	.i(\MainController|portOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[4]~output .bus_hold = "false";
defparam \portOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N2
cycloneiv_io_obuf \portOut[5]~output (
	.i(\MainController|portOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[5]~output .bus_hold = "false";
defparam \portOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N2
cycloneiv_io_obuf \portOut[6]~output (
	.i(\MainController|portOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[6]~output .bus_hold = "false";
defparam \portOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneiv_io_obuf \portOut[7]~output (
	.i(\MainController|portOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[7]~output .bus_hold = "false";
defparam \portOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \portOut[8]~output (
	.i(\MainController|portOut [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[8]~output .bus_hold = "false";
defparam \portOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N2
cycloneiv_io_obuf \portOut[9]~output (
	.i(\MainController|portOut [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[9]~output .bus_hold = "false";
defparam \portOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneiv_io_obuf \portOut[10]~output (
	.i(\MainController|portOut [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[10]~output .bus_hold = "false";
defparam \portOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N9
cycloneiv_io_obuf \portOut[11]~output (
	.i(\MainController|portOut [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[11]~output .bus_hold = "false";
defparam \portOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneiv_io_obuf \portOut[12]~output (
	.i(\MainController|portOut [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[12]~output .bus_hold = "false";
defparam \portOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N2
cycloneiv_io_obuf \portOut[13]~output (
	.i(\MainController|portOut [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[13]~output .bus_hold = "false";
defparam \portOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneiv_io_obuf \portOut[14]~output (
	.i(\MainController|portOut [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[14]~output .bus_hold = "false";
defparam \portOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N9
cycloneiv_io_obuf \portOut[15]~output (
	.i(\MainController|portOut [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[15]~output .bus_hold = "false";
defparam \portOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N9
cycloneiv_io_obuf \Macc[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[0]~output .bus_hold = "false";
defparam \Macc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cycloneiv_io_obuf \Macc[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[1]~output .bus_hold = "false";
defparam \Macc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N2
cycloneiv_io_obuf \Macc[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[2]~output .bus_hold = "false";
defparam \Macc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N9
cycloneiv_io_obuf \Macc[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[3]~output .bus_hold = "false";
defparam \Macc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N9
cycloneiv_io_obuf \Macc[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[4]~output .bus_hold = "false";
defparam \Macc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N2
cycloneiv_io_obuf \Macc[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[5]~output .bus_hold = "false";
defparam \Macc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneiv_io_obuf \Macc[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[6]~output .bus_hold = "false";
defparam \Macc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N2
cycloneiv_io_obuf \Macc[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[7]~output .bus_hold = "false";
defparam \Macc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneiv_io_obuf \Macc[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[8]~output .bus_hold = "false";
defparam \Macc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N16
cycloneiv_io_obuf \Macc[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[9]~output .bus_hold = "false";
defparam \Macc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N9
cycloneiv_io_obuf \Macc[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[10]~output .bus_hold = "false";
defparam \Macc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N9
cycloneiv_io_obuf \Macc[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[11]~output .bus_hold = "false";
defparam \Macc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N2
cycloneiv_io_obuf \Macc[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[12]~output .bus_hold = "false";
defparam \Macc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N2
cycloneiv_io_obuf \Macc[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[13]~output .bus_hold = "false";
defparam \Macc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N9
cycloneiv_io_obuf \Macc[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[14]~output .bus_hold = "false";
defparam \Macc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneiv_io_obuf \Macc[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[15]~output .bus_hold = "false";
defparam \Macc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N23
cycloneiv_io_obuf \MaccH[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[0]~output .bus_hold = "false";
defparam \MaccH[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N9
cycloneiv_io_obuf \MaccH[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[1]~output .bus_hold = "false";
defparam \MaccH[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y41_N9
cycloneiv_io_obuf \MaccH[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[2]~output .bus_hold = "false";
defparam \MaccH[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N2
cycloneiv_io_obuf \MaccH[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[3]~output .bus_hold = "false";
defparam \MaccH[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N9
cycloneiv_io_obuf \MaccH[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[4]~output .bus_hold = "false";
defparam \MaccH[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneiv_io_obuf \MaccH[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[5]~output .bus_hold = "false";
defparam \MaccH[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneiv_io_obuf \MaccH[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[6]~output .bus_hold = "false";
defparam \MaccH[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N9
cycloneiv_io_obuf \MaccH[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[7]~output .bus_hold = "false";
defparam \MaccH[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y41_N2
cycloneiv_io_obuf \MaccH[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[8]~output .bus_hold = "false";
defparam \MaccH[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneiv_io_obuf \MaccH[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[9]~output .bus_hold = "false";
defparam \MaccH[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N2
cycloneiv_io_obuf \MaccH[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[10]~output .bus_hold = "false";
defparam \MaccH[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneiv_io_obuf \MaccH[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[11]~output .bus_hold = "false";
defparam \MaccH[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N2
cycloneiv_io_obuf \MaccH[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[12]~output .bus_hold = "false";
defparam \MaccH[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneiv_io_obuf \MaccH[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[13]~output .bus_hold = "false";
defparam \MaccH[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y41_N2
cycloneiv_io_obuf \MaccH[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[14]~output .bus_hold = "false";
defparam \MaccH[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N2
cycloneiv_io_obuf \MaccH[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[15]~output .bus_hold = "false";
defparam \MaccH[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneiv_io_obuf \testout[0]~output (
	.i(\MainController|arin [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[0]~output .bus_hold = "false";
defparam \testout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N16
cycloneiv_io_obuf \testout[1]~output (
	.i(\MainController|arin [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[1]~output .bus_hold = "false";
defparam \testout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneiv_io_obuf \testout[2]~output (
	.i(\MainController|arin [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[2]~output .bus_hold = "false";
defparam \testout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N9
cycloneiv_io_obuf \testout[3]~output (
	.i(\MainController|arin [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[3]~output .bus_hold = "false";
defparam \testout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiv_io_obuf \testout[4]~output (
	.i(\MainController|arin [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[4]~output .bus_hold = "false";
defparam \testout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneiv_io_obuf \testout[5]~output (
	.i(\MainController|arin [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[5]~output .bus_hold = "false";
defparam \testout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneiv_io_obuf \testout[6]~output (
	.i(\MainController|arin [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[6]~output .bus_hold = "false";
defparam \testout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneiv_io_obuf \testout[7]~output (
	.i(\MainController|arin [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[7]~output .bus_hold = "false";
defparam \testout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N16
cycloneiv_io_obuf \testout[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[8]~output .bus_hold = "false";
defparam \testout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneiv_io_obuf \testout[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[9]~output .bus_hold = "false";
defparam \testout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N2
cycloneiv_io_obuf \testout[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[10]~output .bus_hold = "false";
defparam \testout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N16
cycloneiv_io_obuf \testout[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[11]~output .bus_hold = "false";
defparam \testout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneiv_io_obuf \testout[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[12]~output .bus_hold = "false";
defparam \testout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y41_N2
cycloneiv_io_obuf \testout[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[13]~output .bus_hold = "false";
defparam \testout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N2
cycloneiv_io_obuf \testout[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[14]~output .bus_hold = "false";
defparam \testout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
cycloneiv_io_obuf \testout[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[15]~output .bus_hold = "false";
defparam \testout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N2
cycloneiv_io_obuf \McodeOut[0]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[0]~output .bus_hold = "false";
defparam \McodeOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneiv_io_obuf \McodeOut[1]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[1]~output .bus_hold = "false";
defparam \McodeOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N9
cycloneiv_io_obuf \McodeOut[2]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[2]~output .bus_hold = "false";
defparam \McodeOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N2
cycloneiv_io_obuf \McodeOut[3]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[3]~output .bus_hold = "false";
defparam \McodeOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N23
cycloneiv_io_obuf \McodeOut[4]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[4]~output .bus_hold = "false";
defparam \McodeOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \McodeOut[5]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[5]~output .bus_hold = "false";
defparam \McodeOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneiv_io_obuf \McodeOut[6]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[6]~output .bus_hold = "false";
defparam \McodeOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N2
cycloneiv_io_obuf \McodeOut[7]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[7]~output .bus_hold = "false";
defparam \McodeOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N9
cycloneiv_io_obuf \McodeOut[8]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[8]~output .bus_hold = "false";
defparam \McodeOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
cycloneiv_io_obuf \McodeOut[9]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[9]~output .bus_hold = "false";
defparam \McodeOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N2
cycloneiv_io_obuf \McodeOut[10]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[10]~output .bus_hold = "false";
defparam \McodeOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cycloneiv_io_obuf \McodeOut[11]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[11]~output .bus_hold = "false";
defparam \McodeOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N9
cycloneiv_io_obuf \McodeOut[12]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[12]~output .bus_hold = "false";
defparam \McodeOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \McodeOut[13]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[13]~output .bus_hold = "false";
defparam \McodeOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneiv_io_obuf \McodeOut[14]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[14]~output .bus_hold = "false";
defparam \McodeOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneiv_io_obuf \McodeOut[15]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[15]~output .bus_hold = "false";
defparam \McodeOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \PinOut~output (
	.i(\MainController|PinOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PinOut~output_o ),
	.obar());
// synopsys translate_off
defparam \PinOut~output .bus_hold = "false";
defparam \PinOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneiv_lcell_comb \myTimer|realTimer[0]~16 (
// Equation(s):
// \myTimer|realTimer[0]~16_combout  = \myTimer|realTimer [0] $ (VCC)
// \myTimer|realTimer[0]~17  = CARRY(\myTimer|realTimer [0])

	.dataa(gnd),
	.datab(\myTimer|realTimer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myTimer|realTimer[0]~16_combout ),
	.cout(\myTimer|realTimer[0]~17 ));
// synopsys translate_off
defparam \myTimer|realTimer[0]~16 .lut_mask = 16'h33CC;
defparam \myTimer|realTimer[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneiv_lcell_comb \MainController|timer_datain[0]~feeder (
// Equation(s):
// \MainController|timer_datain[0]~feeder_combout  = \MainController|arin [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [0]),
	.cin(gnd),
	.combout(\MainController|timer_datain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|timer_datain[0]~feeder .lut_mask = 16'hFF00;
defparam \MainController|timer_datain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneiv_lcell_comb \MainController|Add0~0 (
// Equation(s):
// \MainController|Add0~0_combout  = \MainController|ProgramCounter [0] $ (VCC)
// \MainController|Add0~1  = CARRY(\MainController|ProgramCounter [0])

	.dataa(gnd),
	.datab(\MainController|ProgramCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainController|Add0~0_combout ),
	.cout(\MainController|Add0~1 ));
// synopsys translate_off
defparam \MainController|Add0~0 .lut_mask = 16'h33CC;
defparam \MainController|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneiv_lcell_comb \MainController|Add0~3 (
// Equation(s):
// \MainController|Add0~3_combout  = (\MainController|ProgramCounter [1] & (!\MainController|Add0~1 )) # (!\MainController|ProgramCounter [1] & ((\MainController|Add0~1 ) # (GND)))
// \MainController|Add0~4  = CARRY((!\MainController|Add0~1 ) # (!\MainController|ProgramCounter [1]))

	.dataa(gnd),
	.datab(\MainController|ProgramCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add0~1 ),
	.combout(\MainController|Add0~3_combout ),
	.cout(\MainController|Add0~4 ));
// synopsys translate_off
defparam \MainController|Add0~3 .lut_mask = 16'h3C3F;
defparam \MainController|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneiv_lcell_comb \MainController|Add0~7 (
// Equation(s):
// \MainController|Add0~7_combout  = (\MainController|ProgramCounter [2] & (\MainController|Add0~4  $ (GND))) # (!\MainController|ProgramCounter [2] & (!\MainController|Add0~4  & VCC))
// \MainController|Add0~8  = CARRY((\MainController|ProgramCounter [2] & !\MainController|Add0~4 ))

	.dataa(\MainController|ProgramCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add0~4 ),
	.combout(\MainController|Add0~7_combout ),
	.cout(\MainController|Add0~8 ));
// synopsys translate_off
defparam \MainController|Add0~7 .lut_mask = 16'hA50A;
defparam \MainController|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneiv_lcell_comb \MainController|Add0~11 (
// Equation(s):
// \MainController|Add0~11_combout  = (\MainController|ProgramCounter [3] & (!\MainController|Add0~8 )) # (!\MainController|ProgramCounter [3] & ((\MainController|Add0~8 ) # (GND)))
// \MainController|Add0~12  = CARRY((!\MainController|Add0~8 ) # (!\MainController|ProgramCounter [3]))

	.dataa(gnd),
	.datab(\MainController|ProgramCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add0~8 ),
	.combout(\MainController|Add0~11_combout ),
	.cout(\MainController|Add0~12 ));
// synopsys translate_off
defparam \MainController|Add0~11 .lut_mask = 16'h3C3F;
defparam \MainController|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneiv_lcell_comb \MainController|Add0~15 (
// Equation(s):
// \MainController|Add0~15_combout  = (\MainController|ProgramCounter [4] & (\MainController|Add0~12  $ (GND))) # (!\MainController|ProgramCounter [4] & (!\MainController|Add0~12  & VCC))
// \MainController|Add0~16  = CARRY((\MainController|ProgramCounter [4] & !\MainController|Add0~12 ))

	.dataa(\MainController|ProgramCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add0~12 ),
	.combout(\MainController|Add0~15_combout ),
	.cout(\MainController|Add0~16 ));
// synopsys translate_off
defparam \MainController|Add0~15 .lut_mask = 16'hA50A;
defparam \MainController|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneiv_lcell_comb \MainController|Add0~18 (
// Equation(s):
// \MainController|Add0~18_combout  = (\MainController|ProgramCounter [5] & (!\MainController|Add0~16 )) # (!\MainController|ProgramCounter [5] & ((\MainController|Add0~16 ) # (GND)))
// \MainController|Add0~19  = CARRY((!\MainController|Add0~16 ) # (!\MainController|ProgramCounter [5]))

	.dataa(gnd),
	.datab(\MainController|ProgramCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add0~16 ),
	.combout(\MainController|Add0~18_combout ),
	.cout(\MainController|Add0~19 ));
// synopsys translate_off
defparam \MainController|Add0~18 .lut_mask = 16'h3C3F;
defparam \MainController|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N3
dffeas \MainController|pcSave[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|ProgramCounter [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|pcSave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|pcSave [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|pcSave[5] .is_wysiwyg = "true";
defparam \MainController|pcSave[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~24 (
// Equation(s):
// \MainController|ProgramCounter[0]~24_combout  = (!\MainController|CurrentState.PINT~q  & (\MainController|ProgramCounter[0]~23_combout  & \MainController|ProgramCounter[0]~22_combout ))

	.dataa(\MainController|CurrentState.PINT~q ),
	.datab(gnd),
	.datac(\MainController|ProgramCounter[0]~23_combout ),
	.datad(\MainController|ProgramCounter[0]~22_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~24 .lut_mask = 16'h5000;
defparam \MainController|ProgramCounter[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneiv_lcell_comb \MainController|Add0~20 (
// Equation(s):
// \MainController|Add0~20_combout  = (\MainController|ProgramCounter[0]~24_combout  & (\MainController|Add0~18_combout )) # (!\MainController|ProgramCounter[0]~24_combout  & ((\MainController|pcSave [5])))

	.dataa(\MainController|Add0~18_combout ),
	.datab(gnd),
	.datac(\MainController|pcSave [5]),
	.datad(\MainController|ProgramCounter[0]~24_combout ),
	.cin(gnd),
	.combout(\MainController|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~20 .lut_mask = 16'hAAF0;
defparam \MainController|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneiv_lcell_comb \MainController|ProgramCounter[5]~2 (
// Equation(s):
// \MainController|ProgramCounter[5]~2_combout  = (\MainController|CurrentState.PINT~q  & (!\MainController|always0~2_combout )) # (!\MainController|CurrentState.PINT~q  & ((\MainController|Add0~20_combout )))

	.dataa(\MainController|always0~2_combout ),
	.datab(\MainController|CurrentState.PINT~q ),
	.datac(gnd),
	.datad(\MainController|Add0~20_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[5]~2 .lut_mask = 16'h7744;
defparam \MainController|ProgramCounter[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneiv_ram_block \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MainController|re~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainController|rom_cs~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\MainController|addr [7],\MainController|addr [6],\MainController|addr [5],\MainController|addr [4],\MainController|addr [3],\MainController|addr [2],\MainController|addr [1],\MainController|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MCU2.ram0_Rom_15fa0.hdl.mif";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Rom:ProgramMemory|altsyncram:rom_rtl_0|altsyncram_0u61:auto_generated|ALTSYNCRAM";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800A20040800A083FC2300083F88011084C00100080C02300094042400087F82200087FC430718400220018400203008C00259909220800809400248320004250A20004250C090008000094E024FF;
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \MainController|romReg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[9] .is_wysiwyg = "true";
defparam \MainController|romReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneiv_lcell_comb \MainController|Decoder3~0 (
// Equation(s):
// \MainController|Decoder3~0_combout  = (!\MainController|romReg [11] & \MainController|romReg [9])

	.dataa(gnd),
	.datab(\MainController|romReg [11]),
	.datac(gnd),
	.datad(\MainController|romReg [9]),
	.cin(gnd),
	.combout(\MainController|Decoder3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Decoder3~0 .lut_mask = 16'h3300;
defparam \MainController|Decoder3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneiv_io_ibuf \exINT~input (
	.i(exINT),
	.ibar(gnd),
	.o(\exINT~input_o ));
// synopsys translate_off
defparam \exINT~input .bus_hold = "false";
defparam \exINT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneiv_lcell_comb \MainController|always0~1 (
// Equation(s):
// \MainController|always0~1_combout  = (\MainController|INTR [15] & (\exINT~input_o  & \MainController|INTR [8]))

	.dataa(\MainController|INTR [15]),
	.datab(\exINT~input_o ),
	.datac(gnd),
	.datad(\MainController|INTR [8]),
	.cin(gnd),
	.combout(\MainController|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|always0~1 .lut_mask = 16'h8800;
defparam \MainController|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneiv_lcell_comb \MainController|functionSelect[3]~0 (
// Equation(s):
// \MainController|functionSelect[3]~0_combout  = (!\MainController|always0~1_combout  & (!\MainController|always0~0_combout  & \MainController|CurrentState.State4~q ))

	.dataa(\MainController|always0~1_combout ),
	.datab(\MainController|always0~0_combout ),
	.datac(gnd),
	.datad(\MainController|CurrentState.State4~q ),
	.cin(gnd),
	.combout(\MainController|functionSelect[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|functionSelect[3]~0 .lut_mask = 16'h1100;
defparam \MainController|functionSelect[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N3
dffeas \MainController|functionSelect[1] (
	.clk(\clk~input_o ),
	.d(\MainController|Decoder3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|functionSelect[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|functionSelect [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|functionSelect[1] .is_wysiwyg = "true";
defparam \MainController|functionSelect[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneiv_lcell_comb \MainController|Decoder2~0 (
// Equation(s):
// \MainController|Decoder2~0_combout  = (!\MainController|romReg [11] & \MainController|romReg [10])

	.dataa(\MainController|romReg [11]),
	.datab(gnd),
	.datac(\MainController|romReg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Decoder2~0 .lut_mask = 16'h5050;
defparam \MainController|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N15
dffeas \MainController|functionSelect[2] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\MainController|Decoder2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|functionSelect[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|functionSelect [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|functionSelect[2] .is_wysiwyg = "true";
defparam \MainController|functionSelect[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \MainController|romReg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[8] .is_wysiwyg = "true";
defparam \MainController|romReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneiv_lcell_comb \MainController|WideOr1~0 (
// Equation(s):
// \MainController|WideOr1~0_combout  = (\MainController|romReg [8] & (((!\MainController|romReg [9] & !\MainController|romReg [10])) # (!\MainController|romReg [11])))

	.dataa(\MainController|romReg [8]),
	.datab(\MainController|romReg [9]),
	.datac(\MainController|romReg [11]),
	.datad(\MainController|romReg [10]),
	.cin(gnd),
	.combout(\MainController|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|WideOr1~0 .lut_mask = 16'h0A2A;
defparam \MainController|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N9
dffeas \MainController|functionSelect[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|functionSelect[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|functionSelect [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|functionSelect[0] .is_wysiwyg = "true";
defparam \MainController|functionSelect[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneiv_lcell_comb \MainALU|dataAcc~0 (
// Equation(s):
// \MainALU|dataAcc~0_combout  = (!\MainController|functionSelect [3] & ((\MainController|functionSelect [1] & (!\MainController|functionSelect [2] & \MainController|functionSelect [0])) # (!\MainController|functionSelect [1] & 
// (\MainController|functionSelect [2] & !\MainController|functionSelect [0]))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [2]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|dataAcc~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc~0 .lut_mask = 16'h0410;
defparam \MainALU|dataAcc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneiv_lcell_comb \MainController|Mux6~0 (
// Equation(s):
// \MainController|Mux6~0_combout  = (\MainController|romReg [8] & ((\MainController|arin [1]))) # (!\MainController|romReg [8] & (\MainController|brin [1]))

	.dataa(\MainController|brin [1]),
	.datab(gnd),
	.datac(\MainController|arin [1]),
	.datad(\MainController|romReg [8]),
	.cin(gnd),
	.combout(\MainController|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Mux6~0 .lut_mask = 16'hF0AA;
defparam \MainController|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneiv_lcell_comb \MainController|brin[1]~1 (
// Equation(s):
// \MainController|brin[1]~1_combout  = (\MainController|romReg [11] & ((\MainController|romReg [1]))) # (!\MainController|romReg [11] & (\MainController|Mux6~0_combout ))

	.dataa(\MainController|Mux6~0_combout ),
	.datab(\MainController|romReg [1]),
	.datac(gnd),
	.datad(\MainController|romReg [11]),
	.cin(gnd),
	.combout(\MainController|brin[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[1]~1 .lut_mask = 16'hCCAA;
defparam \MainController|brin[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneiv_lcell_comb \MainController|romReg[0]~feeder (
// Equation(s):
// \MainController|romReg[0]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0~portadataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\MainController|romReg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[0]~feeder .lut_mask = 16'hFF00;
defparam \MainController|romReg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N21
dffeas \MainController|romReg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[0] .is_wysiwyg = "true";
defparam \MainController|romReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneiv_lcell_comb \MainController|Mux7~0 (
// Equation(s):
// \MainController|Mux7~0_combout  = (\MainController|romReg [8] & (\MainController|arin [0])) # (!\MainController|romReg [8] & ((\MainController|brin [0])))

	.dataa(gnd),
	.datab(\MainController|arin [0]),
	.datac(\MainController|romReg [8]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainController|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Mux7~0 .lut_mask = 16'hCFC0;
defparam \MainController|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneiv_lcell_comb \MainController|brin[0]~0 (
// Equation(s):
// \MainController|brin[0]~0_combout  = (\MainController|romReg [11] & (\MainController|romReg [0])) # (!\MainController|romReg [11] & ((\MainController|Mux7~0_combout )))

	.dataa(\MainController|romReg [0]),
	.datab(\MainController|Mux7~0_combout ),
	.datac(gnd),
	.datad(\MainController|romReg [11]),
	.cin(gnd),
	.combout(\MainController|brin[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[0]~0 .lut_mask = 16'hAACC;
defparam \MainController|brin[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneiv_lcell_comb \MainController|Add1~0 (
// Equation(s):
// \MainController|Add1~0_combout  = \MainController|brin [0] $ (VCC)
// \MainController|Add1~1  = CARRY(\MainController|brin [0])

	.dataa(\MainController|brin [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainController|Add1~0_combout ),
	.cout(\MainController|Add1~1 ));
// synopsys translate_off
defparam \MainController|Add1~0 .lut_mask = 16'h55AA;
defparam \MainController|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneiv_lcell_comb \MainController|brin[7]~12 (
// Equation(s):
// \MainController|brin[7]~12_combout  = (\MainController|romReg [9] & ((\MainController|romReg [11]) # ((\MainController|romReg [10])))) # (!\MainController|romReg [9] & (((!\MainController|romReg [10]) # (!\MainController|romReg [8])) # 
// (!\MainController|romReg [11])))

	.dataa(\MainController|romReg [9]),
	.datab(\MainController|romReg [11]),
	.datac(\MainController|romReg [8]),
	.datad(\MainController|romReg [10]),
	.cin(gnd),
	.combout(\MainController|brin[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[7]~12 .lut_mask = 16'hBFDD;
defparam \MainController|brin[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneiv_lcell_comb \MainController|CurrentState~39 (
// Equation(s):
// \MainController|CurrentState~39_combout  = (!\MainController|romReg [14] & (!\MainController|romReg [15] & (\MainController|romReg [13] & \MainController|CurrentState.State3~q )))

	.dataa(\MainController|romReg [14]),
	.datab(\MainController|romReg [15]),
	.datac(\MainController|romReg [13]),
	.datad(\MainController|CurrentState.State3~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState~39_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState~39 .lut_mask = 16'h1000;
defparam \MainController|CurrentState~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \MainController|CurrentState.State8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State8 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneiv_lcell_comb \MainController|brin[15]~8 (
// Equation(s):
// \MainController|brin[15]~8_combout  = (!\MainController|romReg [11] & (\MainController|romReg [9] & !\MainController|romReg [10]))

	.dataa(gnd),
	.datab(\MainController|romReg [11]),
	.datac(\MainController|romReg [9]),
	.datad(\MainController|romReg [10]),
	.cin(gnd),
	.combout(\MainController|brin[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[15]~8 .lut_mask = 16'h0030;
defparam \MainController|brin[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneiv_lcell_comb \MainController|brin[15]~9 (
// Equation(s):
// \MainController|brin[15]~9_combout  = (\MainController|romReg [8]) # ((!\MainController|CurrentState.TState0~q ) # (!\MainController|brin[15]~8_combout ))

	.dataa(gnd),
	.datab(\MainController|romReg [8]),
	.datac(\MainController|brin[15]~8_combout ),
	.datad(\MainController|CurrentState.TState0~q ),
	.cin(gnd),
	.combout(\MainController|brin[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[15]~9 .lut_mask = 16'hCFFF;
defparam \MainController|brin[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneiv_lcell_comb \MainController|brin[7]~13 (
// Equation(s):
// \MainController|brin[7]~13_combout  = (\MainController|ram_data_out[0]~0_combout  & (((!\MainController|brin[7]~12_combout  & \MainController|CurrentState.State8~q )) # (!\MainController|brin[15]~9_combout )))

	.dataa(\MainController|brin[7]~12_combout ),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(\MainController|brin[15]~9_combout ),
	.datad(\MainController|ram_data_out[0]~0_combout ),
	.cin(gnd),
	.combout(\MainController|brin[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[7]~13 .lut_mask = 16'h4F00;
defparam \MainController|brin[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \MainController|brin[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|brin[0]~0_combout ),
	.asdata(\MainController|Add1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.TState0~q ),
	.ena(\MainController|brin[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[0] .is_wysiwyg = "true";
defparam \MainController|brin[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneiv_lcell_comb \MainController|Add1~2 (
// Equation(s):
// \MainController|Add1~2_combout  = (\MainController|brin [1] & (\MainController|Add1~1  & VCC)) # (!\MainController|brin [1] & (!\MainController|Add1~1 ))
// \MainController|Add1~3  = CARRY((!\MainController|brin [1] & !\MainController|Add1~1 ))

	.dataa(gnd),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~1 ),
	.combout(\MainController|Add1~2_combout ),
	.cout(\MainController|Add1~3 ));
// synopsys translate_off
defparam \MainController|Add1~2 .lut_mask = 16'hC303;
defparam \MainController|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \MainController|brin[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|brin[1]~1_combout ),
	.asdata(\MainController|Add1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.TState0~q ),
	.ena(\MainController|brin[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[1] .is_wysiwyg = "true";
defparam \MainController|brin[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneiv_lcell_comb \MainController|brin[3]~3 (
// Equation(s):
// \MainController|brin[3]~3_combout  = (\MainController|romReg [11] & (\MainController|romReg [3])) # (!\MainController|romReg [11] & ((\MainController|Mux4~0_combout )))

	.dataa(\MainController|romReg [11]),
	.datab(\MainController|romReg [3]),
	.datac(gnd),
	.datad(\MainController|Mux4~0_combout ),
	.cin(gnd),
	.combout(\MainController|brin[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[3]~3 .lut_mask = 16'hDD88;
defparam \MainController|brin[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneiv_lcell_comb \MainController|romReg[2]~feeder (
// Equation(s):
// \MainController|romReg[2]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a2 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a2 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|romReg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[2]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|romReg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N15
dffeas \MainController|romReg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[2] .is_wysiwyg = "true";
defparam \MainController|romReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneiv_lcell_comb \MainController|arin[10]~2 (
// Equation(s):
// \MainController|arin[10]~2_combout  = ((\MainController|romReg [9]) # (!\MainController|CurrentState.State8~q )) # (!\MainController|romReg [10])

	.dataa(\MainController|romReg [10]),
	.datab(\MainController|romReg [9]),
	.datac(gnd),
	.datad(\MainController|CurrentState.State8~q ),
	.cin(gnd),
	.combout(\MainController|arin[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[10]~2 .lut_mask = 16'hDDFF;
defparam \MainController|arin[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneiv_lcell_comb \MainController|timer_datain[0]~0 (
// Equation(s):
// \MainController|timer_datain[0]~0_combout  = (!\MainController|romReg [6] & (!\MainController|romReg [7] & (!\MainController|romReg [2] & !\MainController|romReg [5])))

	.dataa(\MainController|romReg [6]),
	.datab(\MainController|romReg [7]),
	.datac(\MainController|romReg [2]),
	.datad(\MainController|romReg [5]),
	.cin(gnd),
	.combout(\MainController|timer_datain[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|timer_datain[0]~0 .lut_mask = 16'h0001;
defparam \MainController|timer_datain[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneiv_lcell_comb \MainController|Equal5~0 (
// Equation(s):
// \MainController|Equal5~0_combout  = (\MainController|romReg [3] & (!\MainController|romReg [0] & (!\MainController|romReg [4] & \MainController|timer_datain[0]~0_combout )))

	.dataa(\MainController|romReg [3]),
	.datab(\MainController|romReg [0]),
	.datac(\MainController|romReg [4]),
	.datad(\MainController|timer_datain[0]~0_combout ),
	.cin(gnd),
	.combout(\MainController|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Equal5~0 .lut_mask = 16'h0200;
defparam \MainController|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneiv_lcell_comb \MainController|INTR[15]~2 (
// Equation(s):
// \MainController|INTR[15]~2_combout  = (\MainController|CurrentState.NBranch0~q  & (!\MainController|always0~1_combout  & (!\MainController|romReg [1] & \MainController|Equal5~0_combout )))

	.dataa(\MainController|CurrentState.NBranch0~q ),
	.datab(\MainController|always0~1_combout ),
	.datac(\MainController|romReg [1]),
	.datad(\MainController|Equal5~0_combout ),
	.cin(gnd),
	.combout(\MainController|INTR[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[15]~2 .lut_mask = 16'h0200;
defparam \MainController|INTR[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneiv_lcell_comb \MainController|INTR[15]~7 (
// Equation(s):
// \MainController|INTR[15]~7_combout  = (\MainController|INTR[15]~2_combout  & (((!\myTimer|intrup~q ) # (!\MainController|INTR [9])) # (!\MainController|INTR [15])))

	.dataa(\MainController|INTR [15]),
	.datab(\MainController|INTR [9]),
	.datac(\MainController|INTR[15]~2_combout ),
	.datad(\myTimer|intrup~q ),
	.cin(gnd),
	.combout(\MainController|INTR[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[15]~7 .lut_mask = 16'h70F0;
defparam \MainController|INTR[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N23
dffeas \MainController|INTR[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[12] .is_wysiwyg = "true";
defparam \MainController|INTR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N3
dffeas \myTimer|dataout[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[12] .is_wysiwyg = "true";
defparam \myTimer|dataout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneiv_lcell_comb \MainController|Selector58~0 (
// Equation(s):
// \MainController|Selector58~0_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [12])) # (!\MainController|romReg [3] & ((\myTimer|dataout [12])))))

	.dataa(\MainController|INTR [12]),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(\myTimer|dataout [12]),
	.datad(\MainController|romReg [3]),
	.cin(gnd),
	.combout(\MainController|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector58~0 .lut_mask = 16'h88C0;
defparam \MainController|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneiv_lcell_comb \MainController|arin[10]~0 (
// Equation(s):
// \MainController|arin[10]~0_combout  = (\MainController|romReg [9] & (\MainController|romReg [10] & \MainController|CurrentState.State8~q ))

	.dataa(\MainController|romReg [9]),
	.datab(\MainController|romReg [10]),
	.datac(gnd),
	.datad(\MainController|CurrentState.State8~q ),
	.cin(gnd),
	.combout(\MainController|arin[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[10]~0 .lut_mask = 16'h8800;
defparam \MainController|arin[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneiv_lcell_comb \MainController|INTR[14]~feeder (
// Equation(s):
// \MainController|INTR[14]~feeder_combout  = \MainController|arin [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainController|INTR[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[14]~feeder .lut_mask = 16'hFF00;
defparam \MainController|INTR[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N29
dffeas \MainController|INTR[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|INTR[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[14] .is_wysiwyg = "true";
defparam \MainController|INTR[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \myTimer|dataout[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[14] .is_wysiwyg = "true";
defparam \myTimer|dataout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneiv_lcell_comb \MainController|Selector56~0 (
// Equation(s):
// \MainController|Selector56~0_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [14])) # (!\MainController|romReg [3] & ((\myTimer|dataout [14])))))

	.dataa(\MainController|INTR [14]),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(\myTimer|dataout [14]),
	.datad(\MainController|romReg [3]),
	.cin(gnd),
	.combout(\MainController|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector56~0 .lut_mask = 16'h88C0;
defparam \MainController|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneiv_lcell_comb \MainALU|ShiftLeft0~18 (
// Equation(s):
// \MainALU|ShiftLeft0~18_combout  = (\MainController|brin [1] & (\MainController|arin [7])) # (!\MainController|brin [1] & ((\MainController|arin [9])))

	.dataa(\MainController|arin [7]),
	.datab(\MainController|arin [9]),
	.datac(\MainController|brin [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~18 .lut_mask = 16'hACAC;
defparam \MainALU|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N3
dffeas \MainController|INTR[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[10] .is_wysiwyg = "true";
defparam \MainController|INTR[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \myTimer|dataout[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[10] .is_wysiwyg = "true";
defparam \myTimer|dataout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneiv_lcell_comb \MainController|Selector60~0 (
// Equation(s):
// \MainController|Selector60~0_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [10])) # (!\MainController|romReg [3] & ((\myTimer|dataout [10])))))

	.dataa(\MainController|INTR [10]),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(\myTimer|dataout [10]),
	.datad(\MainController|romReg [3]),
	.cin(gnd),
	.combout(\MainController|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector60~0 .lut_mask = 16'h88C0;
defparam \MainController|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneiv_lcell_comb \MainALU|ShiftLeft0~29 (
// Equation(s):
// \MainALU|ShiftLeft0~29_combout  = (!\MainController|brin [0] & ((\MainController|brin [1] & (\MainController|arin [0])) # (!\MainController|brin [1] & ((\MainController|arin [2])))))

	.dataa(\MainController|arin [0]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~29 .lut_mask = 16'h0B08;
defparam \MainALU|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneiv_lcell_comb \MainALU|ShiftLeft0~30 (
// Equation(s):
// \MainALU|ShiftLeft0~30_combout  = (\MainALU|ShiftLeft0~29_combout ) # ((\MainController|arin [1] & (\MainController|brin [0] & !\MainController|brin [1])))

	.dataa(\MainController|arin [1]),
	.datab(\MainALU|ShiftLeft0~29_combout ),
	.datac(\MainController|brin [0]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~30 .lut_mask = 16'hCCEC;
defparam \MainALU|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneiv_lcell_comb \MainController|brin[6]~6 (
// Equation(s):
// \MainController|brin[6]~6_combout  = (\MainController|romReg [11] & ((\MainController|romReg [6]))) # (!\MainController|romReg [11] & (\MainController|Mux1~0_combout ))

	.dataa(\MainController|Mux1~0_combout ),
	.datab(\MainController|romReg [6]),
	.datac(gnd),
	.datad(\MainController|romReg [11]),
	.cin(gnd),
	.combout(\MainController|brin[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[6]~6 .lut_mask = 16'hCCAA;
defparam \MainController|brin[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[17] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] = \MainController|brin [3] $ (((\MainController|brin [2] & \MainController|brin [1])))

	.dataa(\MainController|brin [3]),
	.datab(gnd),
	.datac(\MainController|brin [2]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[17] .lut_mask = 16'h5AAA;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  = (\MainController|brin [3]) # ((\MainController|brin [2] & \MainController|brin [1]))

	.dataa(\MainController|brin [3]),
	.datab(gnd),
	.datac(\MainController|brin [2]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0 .lut_mask = 16'hFAAA;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[17] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] = \MainController|brin [5] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  & \MainController|brin [4])))

	.dataa(gnd),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datac(\MainController|brin [5]),
	.datad(\MainController|brin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[17] .lut_mask = 16'h3CF0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[15] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [15] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainController|arin [15] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] & !\MainController|arin [14]))))

	.dataa(\MainController|arin [15]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.datac(\MainController|arin [14]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [15]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[15] .lut_mask = 16'h660C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneiv_lcell_comb \MainController|INTR[13]~feeder (
// Equation(s):
// \MainController|INTR[13]~feeder_combout  = \MainController|arin [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [13]),
	.cin(gnd),
	.combout(\MainController|INTR[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[13]~feeder .lut_mask = 16'hFF00;
defparam \MainController|INTR[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \MainController|INTR[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|INTR[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[13] .is_wysiwyg = "true";
defparam \MainController|INTR[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N23
dffeas \myTimer|dataout[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[13] .is_wysiwyg = "true";
defparam \myTimer|dataout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneiv_lcell_comb \MainController|Selector57~0 (
// Equation(s):
// \MainController|Selector57~0_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [13])) # (!\MainController|romReg [3] & ((\myTimer|dataout [13])))))

	.dataa(\MainController|INTR [13]),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(\myTimer|dataout [13]),
	.datad(\MainController|romReg [3]),
	.cin(gnd),
	.combout(\MainController|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector57~0 .lut_mask = 16'h88C0;
defparam \MainController|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneiv_lcell_comb \MainALU|WideOr0~0 (
// Equation(s):
// \MainALU|WideOr0~0_combout  = (\MainController|functionSelect [1] & (((!\MainController|functionSelect [3])))) # (!\MainController|functionSelect [1] & ((\MainController|functionSelect [3] & ((!\MainController|functionSelect [2]))) # 
// (!\MainController|functionSelect [3] & ((\MainController|functionSelect [0]) # (\MainController|functionSelect [2])))))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainController|functionSelect [3]),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|WideOr0~0 .lut_mask = 16'h0F5E;
defparam \MainALU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneiv_clkctrl \MainALU|WideOr0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MainALU|WideOr0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MainALU|WideOr0~0clkctrl_outclk ));
// synopsys translate_off
defparam \MainALU|WideOr0~0clkctrl .clock_type = "global clock";
defparam \MainALU|WideOr0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneiv_lcell_comb \MainALU|ShiftLeft0~7 (
// Equation(s):
// \MainALU|ShiftLeft0~7_combout  = (\MainController|brin [1] & ((\MainController|arin [6]))) # (!\MainController|brin [1] & (\MainController|arin [8]))

	.dataa(gnd),
	.datab(\MainController|brin [1]),
	.datac(\MainController|arin [8]),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~7 .lut_mask = 16'hFC30;
defparam \MainALU|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneiv_lcell_comb \MainALU|ShiftLeft0~19 (
// Equation(s):
// \MainALU|ShiftLeft0~19_combout  = (\MainController|brin [0] & (\MainALU|ShiftLeft0~7_combout )) # (!\MainController|brin [0] & ((\MainALU|ShiftLeft0~18_combout )))

	.dataa(gnd),
	.datab(\MainALU|ShiftLeft0~7_combout ),
	.datac(\MainALU|ShiftLeft0~18_combout ),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~19 .lut_mask = 16'hCCF0;
defparam \MainALU|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneiv_io_ibuf \portIn[11]~input (
	.i(portIn[11]),
	.ibar(gnd),
	.o(\portIn[11]~input_o ));
// synopsys translate_off
defparam \portIn[11]~input .bus_hold = "false";
defparam \portIn[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneiv_lcell_comb \MainController|Mux0~0 (
// Equation(s):
// \MainController|Mux0~0_combout  = (\MainController|romReg [8] & ((\MainController|arin [7]))) # (!\MainController|romReg [8] & (\MainController|brin [7]))

	.dataa(gnd),
	.datab(\MainController|brin [7]),
	.datac(\MainController|arin [7]),
	.datad(\MainController|romReg [8]),
	.cin(gnd),
	.combout(\MainController|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Mux0~0 .lut_mask = 16'hF0CC;
defparam \MainController|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneiv_lcell_comb \MainController|brin[7]~7 (
// Equation(s):
// \MainController|brin[7]~7_combout  = (\MainController|romReg [11] & ((\MainController|romReg [7]))) # (!\MainController|romReg [11] & (\MainController|Mux0~0_combout ))

	.dataa(\MainController|Mux0~0_combout ),
	.datab(\MainController|romReg [11]),
	.datac(gnd),
	.datad(\MainController|romReg [7]),
	.cin(gnd),
	.combout(\MainController|brin[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[7]~7 .lut_mask = 16'hEE22;
defparam \MainController|brin[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneiv_lcell_comb \MainController|Add1~12 (
// Equation(s):
// \MainController|Add1~12_combout  = (\MainController|brin [6] & ((GND) # (!\MainController|Add1~11 ))) # (!\MainController|brin [6] & (\MainController|Add1~11  $ (GND)))
// \MainController|Add1~13  = CARRY((\MainController|brin [6]) # (!\MainController|Add1~11 ))

	.dataa(gnd),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~11 ),
	.combout(\MainController|Add1~12_combout ),
	.cout(\MainController|Add1~13 ));
// synopsys translate_off
defparam \MainController|Add1~12 .lut_mask = 16'h3CCF;
defparam \MainController|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneiv_lcell_comb \MainController|Add1~14 (
// Equation(s):
// \MainController|Add1~14_combout  = (\MainController|brin [7] & (\MainController|Add1~13  & VCC)) # (!\MainController|brin [7] & (!\MainController|Add1~13 ))
// \MainController|Add1~15  = CARRY((!\MainController|brin [7] & !\MainController|Add1~13 ))

	.dataa(gnd),
	.datab(\MainController|brin [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~13 ),
	.combout(\MainController|Add1~14_combout ),
	.cout(\MainController|Add1~15 ));
// synopsys translate_off
defparam \MainController|Add1~14 .lut_mask = 16'hC303;
defparam \MainController|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \MainController|brin[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|brin[7]~7_combout ),
	.asdata(\MainController|Add1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.TState0~q ),
	.ena(\MainController|brin[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[7] .is_wysiwyg = "true";
defparam \MainController|brin[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneiv_lcell_comb \MainController|Add1~16 (
// Equation(s):
// \MainController|Add1~16_combout  = (\MainController|brin [8] & ((GND) # (!\MainController|Add1~15 ))) # (!\MainController|brin [8] & (\MainController|Add1~15  $ (GND)))
// \MainController|Add1~17  = CARRY((\MainController|brin [8]) # (!\MainController|Add1~15 ))

	.dataa(gnd),
	.datab(\MainController|brin [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~15 ),
	.combout(\MainController|Add1~16_combout ),
	.cout(\MainController|Add1~17 ));
// synopsys translate_off
defparam \MainController|Add1~16 .lut_mask = 16'h3CCF;
defparam \MainController|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneiv_lcell_comb \MainController|Add1~18 (
// Equation(s):
// \MainController|Add1~18_combout  = (\MainController|CurrentState.TState0~q  & ((\MainController|Add1~16_combout ))) # (!\MainController|CurrentState.TState0~q  & (\MainController|arin [8]))

	.dataa(\MainController|arin [8]),
	.datab(\MainController|Add1~16_combout ),
	.datac(\MainController|CurrentState.TState0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add1~18 .lut_mask = 16'hCACA;
defparam \MainController|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneiv_lcell_comb \MainController|brin[8]~10 (
// Equation(s):
// \MainController|brin[8]~10_combout  = ((\MainController|romReg [11]) # ((\MainController|romReg [10]) # (!\MainController|romReg [8]))) # (!\MainController|romReg [9])

	.dataa(\MainController|romReg [9]),
	.datab(\MainController|romReg [11]),
	.datac(\MainController|romReg [8]),
	.datad(\MainController|romReg [10]),
	.cin(gnd),
	.combout(\MainController|brin[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[8]~10 .lut_mask = 16'hFFDF;
defparam \MainController|brin[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneiv_lcell_comb \MainController|brin[8]~11 (
// Equation(s):
// \MainController|brin[8]~11_combout  = (\MainController|ram_data_out[0]~0_combout  & (((!\MainController|brin[8]~10_combout  & \MainController|CurrentState.State8~q )) # (!\MainController|brin[15]~9_combout )))

	.dataa(\MainController|brin[8]~10_combout ),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(\MainController|brin[15]~9_combout ),
	.datad(\MainController|ram_data_out[0]~0_combout ),
	.cin(gnd),
	.combout(\MainController|brin[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[8]~11 .lut_mask = 16'h4F00;
defparam \MainController|brin[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \MainController|brin[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|brin[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[8] .is_wysiwyg = "true";
defparam \MainController|brin[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneiv_lcell_comb \MainController|Add1~19 (
// Equation(s):
// \MainController|Add1~19_combout  = (\MainController|brin [9] & (\MainController|Add1~17  & VCC)) # (!\MainController|brin [9] & (!\MainController|Add1~17 ))
// \MainController|Add1~20  = CARRY((!\MainController|brin [9] & !\MainController|Add1~17 ))

	.dataa(gnd),
	.datab(\MainController|brin [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~17 ),
	.combout(\MainController|Add1~19_combout ),
	.cout(\MainController|Add1~20 ));
// synopsys translate_off
defparam \MainController|Add1~19 .lut_mask = 16'hC303;
defparam \MainController|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneiv_lcell_comb \MainController|Add1~21 (
// Equation(s):
// \MainController|Add1~21_combout  = (\MainController|CurrentState.TState0~q  & ((\MainController|Add1~19_combout ))) # (!\MainController|CurrentState.TState0~q  & (\MainController|arin [9]))

	.dataa(\MainController|CurrentState.TState0~q ),
	.datab(gnd),
	.datac(\MainController|arin [9]),
	.datad(\MainController|Add1~19_combout ),
	.cin(gnd),
	.combout(\MainController|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add1~21 .lut_mask = 16'hFA50;
defparam \MainController|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \MainController|brin[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Add1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|brin[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[9] .is_wysiwyg = "true";
defparam \MainController|brin[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneiv_lcell_comb \MainController|Add1~22 (
// Equation(s):
// \MainController|Add1~22_combout  = (\MainController|brin [10] & ((GND) # (!\MainController|Add1~20 ))) # (!\MainController|brin [10] & (\MainController|Add1~20  $ (GND)))
// \MainController|Add1~23  = CARRY((\MainController|brin [10]) # (!\MainController|Add1~20 ))

	.dataa(\MainController|brin [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~20 ),
	.combout(\MainController|Add1~22_combout ),
	.cout(\MainController|Add1~23 ));
// synopsys translate_off
defparam \MainController|Add1~22 .lut_mask = 16'h5AAF;
defparam \MainController|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneiv_lcell_comb \MainController|Add1~24 (
// Equation(s):
// \MainController|Add1~24_combout  = (\MainController|CurrentState.TState0~q  & ((\MainController|Add1~22_combout ))) # (!\MainController|CurrentState.TState0~q  & (\MainController|arin [10]))

	.dataa(\MainController|CurrentState.TState0~q ),
	.datab(gnd),
	.datac(\MainController|arin [10]),
	.datad(\MainController|Add1~22_combout ),
	.cin(gnd),
	.combout(\MainController|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add1~24 .lut_mask = 16'hFA50;
defparam \MainController|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \MainController|brin[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|brin[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[10] .is_wysiwyg = "true";
defparam \MainController|brin[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneiv_lcell_comb \MainController|Add1~25 (
// Equation(s):
// \MainController|Add1~25_combout  = (\MainController|brin [11] & (\MainController|Add1~23  & VCC)) # (!\MainController|brin [11] & (!\MainController|Add1~23 ))
// \MainController|Add1~26  = CARRY((!\MainController|brin [11] & !\MainController|Add1~23 ))

	.dataa(\MainController|brin [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~23 ),
	.combout(\MainController|Add1~25_combout ),
	.cout(\MainController|Add1~26 ));
// synopsys translate_off
defparam \MainController|Add1~25 .lut_mask = 16'hA505;
defparam \MainController|Add1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneiv_lcell_comb \MainController|Add1~27 (
// Equation(s):
// \MainController|Add1~27_combout  = (\MainController|CurrentState.TState0~q  & (\MainController|Add1~25_combout )) # (!\MainController|CurrentState.TState0~q  & ((\MainController|arin [11])))

	.dataa(\MainController|CurrentState.TState0~q ),
	.datab(gnd),
	.datac(\MainController|Add1~25_combout ),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainController|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add1~27 .lut_mask = 16'hF5A0;
defparam \MainController|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \MainController|brin[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Add1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|brin[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[11] .is_wysiwyg = "true";
defparam \MainController|brin[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneiv_lcell_comb \MainController|CurrentState~37 (
// Equation(s):
// \MainController|CurrentState~37_combout  = (\MainController|romReg [14] & (!\MainController|romReg [15] & (\MainController|romReg [13] & \MainController|CurrentState.State3~q )))

	.dataa(\MainController|romReg [14]),
	.datab(\MainController|romReg [15]),
	.datac(\MainController|romReg [13]),
	.datad(\MainController|CurrentState.State3~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState~37_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState~37 .lut_mask = 16'h2000;
defparam \MainController|CurrentState~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \MainController|CurrentState.PState0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.PState0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.PState0 .is_wysiwyg = "true";
defparam \MainController|CurrentState.PState0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneiv_lcell_comb \MainController|Selector59~0 (
// Equation(s):
// \MainController|Selector59~0_combout  = (\portIn[11]~input_o  & ((\MainController|CurrentState.PState0~q ) # ((\MainController|brin [11] & !\MainController|arin[10]~1_combout )))) # (!\portIn[11]~input_o  & (\MainController|brin [11] & 
// ((!\MainController|arin[10]~1_combout ))))

	.dataa(\portIn[11]~input_o ),
	.datab(\MainController|brin [11]),
	.datac(\MainController|CurrentState.PState0~q ),
	.datad(\MainController|arin[10]~1_combout ),
	.cin(gnd),
	.combout(\MainController|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector59~0 .lut_mask = 16'hA0EC;
defparam \MainController|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneiv_lcell_comb \MainALU|ShiftLeft0~36 (
// Equation(s):
// \MainALU|ShiftLeft0~36_combout  = (!\MainController|brin [1] & ((\MainController|brin [0] & ((\MainController|arin [2]))) # (!\MainController|brin [0] & (\MainController|arin [3]))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|brin [0]),
	.datac(\MainController|arin [3]),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~36 .lut_mask = 16'h5410;
defparam \MainALU|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneiv_lcell_comb \MainALU|ShiftLeft0~21 (
// Equation(s):
// \MainALU|ShiftLeft0~21_combout  = (\MainController|brin [0] & ((\MainController|arin [0]))) # (!\MainController|brin [0] & (\MainController|arin [1]))

	.dataa(gnd),
	.datab(\MainController|arin [1]),
	.datac(\MainController|arin [0]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~21 .lut_mask = 16'hF0CC;
defparam \MainALU|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneiv_lcell_comb \MainALU|ShiftLeft0~37 (
// Equation(s):
// \MainALU|ShiftLeft0~37_combout  = (\MainALU|ShiftLeft0~36_combout ) # ((\MainController|brin [1] & \MainALU|ShiftLeft0~21_combout ))

	.dataa(\MainController|brin [1]),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~36_combout ),
	.datad(\MainALU|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~37 .lut_mask = 16'hFAF0;
defparam \MainALU|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
cycloneiv_lcell_comb \MainALU|ShiftLeft0~33 (
// Equation(s):
// \MainALU|ShiftLeft0~33_combout  = (\MainController|brin [1] & (\MainController|arin [9])) # (!\MainController|brin [1] & ((\MainController|arin [11])))

	.dataa(gnd),
	.datab(\MainController|arin [9]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~33 .lut_mask = 16'hCFC0;
defparam \MainALU|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneiv_lcell_comb \MainALU|ShiftLeft0~34 (
// Equation(s):
// \MainALU|ShiftLeft0~34_combout  = (\MainController|brin [0] & ((\MainALU|ShiftLeft0~26_combout ))) # (!\MainController|brin [0] & (\MainALU|ShiftLeft0~33_combout ))

	.dataa(gnd),
	.datab(\MainController|brin [0]),
	.datac(\MainALU|ShiftLeft0~33_combout ),
	.datad(\MainALU|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~34 .lut_mask = 16'hFC30;
defparam \MainALU|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneiv_lcell_comb \MainALU|ShiftLeft0~6 (
// Equation(s):
// \MainALU|ShiftLeft0~6_combout  = (\MainController|brin [1] & (\MainController|arin [5])) # (!\MainController|brin [1] & ((\MainController|arin [7])))

	.dataa(\MainController|arin [5]),
	.datab(gnd),
	.datac(\MainController|brin [1]),
	.datad(\MainController|arin [7]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~6 .lut_mask = 16'hAFA0;
defparam \MainALU|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneiv_lcell_comb \MainALU|ShiftLeft0~32 (
// Equation(s):
// \MainALU|ShiftLeft0~32_combout  = (\MainController|brin [0] & ((\MainALU|ShiftLeft0~24_combout ))) # (!\MainController|brin [0] & (\MainALU|ShiftLeft0~6_combout ))

	.dataa(gnd),
	.datab(\MainALU|ShiftLeft0~6_combout ),
	.datac(\MainController|brin [0]),
	.datad(\MainALU|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~32 .lut_mask = 16'hFC0C;
defparam \MainALU|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneiv_lcell_comb \MainALU|ShiftLeft0~35 (
// Equation(s):
// \MainALU|ShiftLeft0~35_combout  = (\MainController|brin [2] & ((\MainALU|ShiftLeft0~32_combout ))) # (!\MainController|brin [2] & (\MainALU|ShiftLeft0~34_combout ))

	.dataa(\MainALU|ShiftLeft0~34_combout ),
	.datab(\MainALU|ShiftLeft0~32_combout ),
	.datac(gnd),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~35 .lut_mask = 16'hCCAA;
defparam \MainALU|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneiv_lcell_comb \MainALU|ShiftLeft0~38 (
// Equation(s):
// \MainALU|ShiftLeft0~38_combout  = (\MainController|brin [3] & (\MainALU|ShiftLeft0~37_combout  & ((!\MainController|brin [2])))) # (!\MainController|brin [3] & (((\MainALU|ShiftLeft0~35_combout ))))

	.dataa(\MainALU|ShiftLeft0~37_combout ),
	.datab(\MainALU|ShiftLeft0~35_combout ),
	.datac(\MainController|brin [3]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~38 .lut_mask = 16'h0CAC;
defparam \MainALU|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~3 (
// Equation(s):
// \MainController|ProgramCounter[0]~3_combout  = (!\MainController|brin [1] & !\MainController|brin [0])

	.dataa(gnd),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~3 .lut_mask = 16'h0033;
defparam \MainController|ProgramCounter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneiv_lcell_comb \MainALU|ShiftRight0~16 (
// Equation(s):
// \MainALU|ShiftRight0~16_combout  = (\MainController|brin [1] & (\MainController|arin [13])) # (!\MainController|brin [1] & ((\MainController|arin [11])))

	.dataa(gnd),
	.datab(\MainController|arin [13]),
	.datac(\MainController|arin [11]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~16 .lut_mask = 16'hCCF0;
defparam \MainALU|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneiv_lcell_comb \MainALU|ShiftRight0~19 (
// Equation(s):
// \MainALU|ShiftRight0~19_combout  = (\MainController|brin [0] & ((\MainController|brin [1] & (\MainController|arin [14])) # (!\MainController|brin [1] & ((\MainController|arin [12])))))

	.dataa(\MainController|arin [14]),
	.datab(\MainController|brin [0]),
	.datac(\MainController|arin [12]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~19 .lut_mask = 16'h88C0;
defparam \MainALU|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneiv_lcell_comb \MainALU|ShiftRight0~20 (
// Equation(s):
// \MainALU|ShiftRight0~20_combout  = (\MainALU|ShiftRight0~19_combout ) # ((!\MainController|brin [0] & \MainALU|ShiftRight0~16_combout ))

	.dataa(\MainController|brin [0]),
	.datab(\MainALU|ShiftRight0~16_combout ),
	.datac(gnd),
	.datad(\MainALU|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~20 .lut_mask = 16'hFF44;
defparam \MainALU|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneiv_lcell_comb \MainALU|ShiftRight0~21 (
// Equation(s):
// \MainALU|ShiftRight0~21_combout  = (\MainController|brin [2] & (\MainController|ProgramCounter[0]~3_combout  & ((\MainController|arin [15])))) # (!\MainController|brin [2] & (((\MainALU|ShiftRight0~20_combout ))))

	.dataa(\MainController|ProgramCounter[0]~3_combout ),
	.datab(\MainALU|ShiftRight0~20_combout ),
	.datac(\MainController|arin [15]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~21 .lut_mask = 16'hA0CC;
defparam \MainALU|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneiv_lcell_comb \MainALU|Mux20~0 (
// Equation(s):
// \MainALU|Mux20~0_combout  = (\MainController|functionSelect [0] & ((\MainALU|ShiftRight0~21_combout ))) # (!\MainController|functionSelect [0] & (\MainALU|ShiftLeft0~38_combout ))

	.dataa(\MainALU|ShiftLeft0~38_combout ),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainALU|ShiftRight0~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~0 .lut_mask = 16'hE2E2;
defparam \MainALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneiv_lcell_comb \MainALU|Add1~0 (
// Equation(s):
// \MainALU|Add1~0_combout  = (\MainController|arin [0] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [0] & (\MainController|brin [0] $ (GND)))
// \MainALU|Add1~1  = CARRY((\MainController|arin [0]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [0]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Add1~0_combout ),
	.cout(\MainALU|Add1~1 ));
// synopsys translate_off
defparam \MainALU|Add1~0 .lut_mask = 16'h66BB;
defparam \MainALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneiv_lcell_comb \MainALU|Add1~2 (
// Equation(s):
// \MainALU|Add1~2_combout  = (\MainController|brin [1] & ((\MainController|arin [1] & (!\MainALU|Add1~1 )) # (!\MainController|arin [1] & ((\MainALU|Add1~1 ) # (GND))))) # (!\MainController|brin [1] & ((\MainController|arin [1] & (\MainALU|Add1~1  & VCC)) # 
// (!\MainController|arin [1] & (!\MainALU|Add1~1 ))))
// \MainALU|Add1~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Add1~1 ) # (!\MainController|arin [1]))) # (!\MainController|brin [1] & (!\MainController|arin [1] & !\MainALU|Add1~1 )))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~1 ),
	.combout(\MainALU|Add1~2_combout ),
	.cout(\MainALU|Add1~3 ));
// synopsys translate_off
defparam \MainALU|Add1~2 .lut_mask = 16'h692B;
defparam \MainALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneiv_lcell_comb \MainALU|Add1~4 (
// Equation(s):
// \MainALU|Add1~4_combout  = ((\MainController|brin [2] $ (\MainController|arin [2] $ (\MainALU|Add1~3 )))) # (GND)
// \MainALU|Add1~5  = CARRY((\MainController|brin [2] & (\MainController|arin [2] & !\MainALU|Add1~3 )) # (!\MainController|brin [2] & ((\MainController|arin [2]) # (!\MainALU|Add1~3 ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainController|arin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~3 ),
	.combout(\MainALU|Add1~4_combout ),
	.cout(\MainALU|Add1~5 ));
// synopsys translate_off
defparam \MainALU|Add1~4 .lut_mask = 16'h964D;
defparam \MainALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneiv_lcell_comb \MainALU|Add1~6 (
// Equation(s):
// \MainALU|Add1~6_combout  = (\MainController|brin [3] & ((\MainController|arin [3] & (!\MainALU|Add1~5 )) # (!\MainController|arin [3] & ((\MainALU|Add1~5 ) # (GND))))) # (!\MainController|brin [3] & ((\MainController|arin [3] & (\MainALU|Add1~5  & VCC)) # 
// (!\MainController|arin [3] & (!\MainALU|Add1~5 ))))
// \MainALU|Add1~7  = CARRY((\MainController|brin [3] & ((!\MainALU|Add1~5 ) # (!\MainController|arin [3]))) # (!\MainController|brin [3] & (!\MainController|arin [3] & !\MainALU|Add1~5 )))

	.dataa(\MainController|brin [3]),
	.datab(\MainController|arin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~5 ),
	.combout(\MainALU|Add1~6_combout ),
	.cout(\MainALU|Add1~7 ));
// synopsys translate_off
defparam \MainALU|Add1~6 .lut_mask = 16'h692B;
defparam \MainALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneiv_lcell_comb \MainALU|Add1~8 (
// Equation(s):
// \MainALU|Add1~8_combout  = ((\MainController|arin [4] $ (\MainController|brin [4] $ (\MainALU|Add1~7 )))) # (GND)
// \MainALU|Add1~9  = CARRY((\MainController|arin [4] & ((!\MainALU|Add1~7 ) # (!\MainController|brin [4]))) # (!\MainController|arin [4] & (!\MainController|brin [4] & !\MainALU|Add1~7 )))

	.dataa(\MainController|arin [4]),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~7 ),
	.combout(\MainALU|Add1~8_combout ),
	.cout(\MainALU|Add1~9 ));
// synopsys translate_off
defparam \MainALU|Add1~8 .lut_mask = 16'h962B;
defparam \MainALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneiv_lcell_comb \MainALU|Add1~10 (
// Equation(s):
// \MainALU|Add1~10_combout  = (\MainController|brin [5] & ((\MainController|arin [5] & (!\MainALU|Add1~9 )) # (!\MainController|arin [5] & ((\MainALU|Add1~9 ) # (GND))))) # (!\MainController|brin [5] & ((\MainController|arin [5] & (\MainALU|Add1~9  & VCC)) 
// # (!\MainController|arin [5] & (!\MainALU|Add1~9 ))))
// \MainALU|Add1~11  = CARRY((\MainController|brin [5] & ((!\MainALU|Add1~9 ) # (!\MainController|arin [5]))) # (!\MainController|brin [5] & (!\MainController|arin [5] & !\MainALU|Add1~9 )))

	.dataa(\MainController|brin [5]),
	.datab(\MainController|arin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~9 ),
	.combout(\MainALU|Add1~10_combout ),
	.cout(\MainALU|Add1~11 ));
// synopsys translate_off
defparam \MainALU|Add1~10 .lut_mask = 16'h692B;
defparam \MainALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneiv_lcell_comb \MainALU|Add1~12 (
// Equation(s):
// \MainALU|Add1~12_combout  = ((\MainController|arin [6] $ (\MainController|brin [6] $ (\MainALU|Add1~11 )))) # (GND)
// \MainALU|Add1~13  = CARRY((\MainController|arin [6] & ((!\MainALU|Add1~11 ) # (!\MainController|brin [6]))) # (!\MainController|arin [6] & (!\MainController|brin [6] & !\MainALU|Add1~11 )))

	.dataa(\MainController|arin [6]),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~11 ),
	.combout(\MainALU|Add1~12_combout ),
	.cout(\MainALU|Add1~13 ));
// synopsys translate_off
defparam \MainALU|Add1~12 .lut_mask = 16'h962B;
defparam \MainALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneiv_lcell_comb \MainALU|Add1~14 (
// Equation(s):
// \MainALU|Add1~14_combout  = (\MainController|arin [7] & ((\MainController|brin [7] & (!\MainALU|Add1~13 )) # (!\MainController|brin [7] & (\MainALU|Add1~13  & VCC)))) # (!\MainController|arin [7] & ((\MainController|brin [7] & ((\MainALU|Add1~13 ) # 
// (GND))) # (!\MainController|brin [7] & (!\MainALU|Add1~13 ))))
// \MainALU|Add1~15  = CARRY((\MainController|arin [7] & (\MainController|brin [7] & !\MainALU|Add1~13 )) # (!\MainController|arin [7] & ((\MainController|brin [7]) # (!\MainALU|Add1~13 ))))

	.dataa(\MainController|arin [7]),
	.datab(\MainController|brin [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~13 ),
	.combout(\MainALU|Add1~14_combout ),
	.cout(\MainALU|Add1~15 ));
// synopsys translate_off
defparam \MainALU|Add1~14 .lut_mask = 16'h694D;
defparam \MainALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneiv_lcell_comb \MainALU|Add1~16 (
// Equation(s):
// \MainALU|Add1~16_combout  = ((\MainController|arin [8] $ (\MainController|brin [8] $ (\MainALU|Add1~15 )))) # (GND)
// \MainALU|Add1~17  = CARRY((\MainController|arin [8] & ((!\MainALU|Add1~15 ) # (!\MainController|brin [8]))) # (!\MainController|arin [8] & (!\MainController|brin [8] & !\MainALU|Add1~15 )))

	.dataa(\MainController|arin [8]),
	.datab(\MainController|brin [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~15 ),
	.combout(\MainALU|Add1~16_combout ),
	.cout(\MainALU|Add1~17 ));
// synopsys translate_off
defparam \MainALU|Add1~16 .lut_mask = 16'h962B;
defparam \MainALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneiv_lcell_comb \MainALU|Add1~18 (
// Equation(s):
// \MainALU|Add1~18_combout  = (\MainController|brin [9] & ((\MainController|arin [9] & (!\MainALU|Add1~17 )) # (!\MainController|arin [9] & ((\MainALU|Add1~17 ) # (GND))))) # (!\MainController|brin [9] & ((\MainController|arin [9] & (\MainALU|Add1~17  & 
// VCC)) # (!\MainController|arin [9] & (!\MainALU|Add1~17 ))))
// \MainALU|Add1~19  = CARRY((\MainController|brin [9] & ((!\MainALU|Add1~17 ) # (!\MainController|arin [9]))) # (!\MainController|brin [9] & (!\MainController|arin [9] & !\MainALU|Add1~17 )))

	.dataa(\MainController|brin [9]),
	.datab(\MainController|arin [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~17 ),
	.combout(\MainALU|Add1~18_combout ),
	.cout(\MainALU|Add1~19 ));
// synopsys translate_off
defparam \MainALU|Add1~18 .lut_mask = 16'h692B;
defparam \MainALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneiv_lcell_comb \MainALU|Add1~20 (
// Equation(s):
// \MainALU|Add1~20_combout  = ((\MainController|arin [10] $ (\MainController|brin [10] $ (\MainALU|Add1~19 )))) # (GND)
// \MainALU|Add1~21  = CARRY((\MainController|arin [10] & ((!\MainALU|Add1~19 ) # (!\MainController|brin [10]))) # (!\MainController|arin [10] & (!\MainController|brin [10] & !\MainALU|Add1~19 )))

	.dataa(\MainController|arin [10]),
	.datab(\MainController|brin [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~19 ),
	.combout(\MainALU|Add1~20_combout ),
	.cout(\MainALU|Add1~21 ));
// synopsys translate_off
defparam \MainALU|Add1~20 .lut_mask = 16'h962B;
defparam \MainALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneiv_lcell_comb \MainALU|Add1~22 (
// Equation(s):
// \MainALU|Add1~22_combout  = (\MainController|arin [11] & ((\MainController|brin [11] & (!\MainALU|Add1~21 )) # (!\MainController|brin [11] & (\MainALU|Add1~21  & VCC)))) # (!\MainController|arin [11] & ((\MainController|brin [11] & ((\MainALU|Add1~21 ) # 
// (GND))) # (!\MainController|brin [11] & (!\MainALU|Add1~21 ))))
// \MainALU|Add1~23  = CARRY((\MainController|arin [11] & (\MainController|brin [11] & !\MainALU|Add1~21 )) # (!\MainController|arin [11] & ((\MainController|brin [11]) # (!\MainALU|Add1~21 ))))

	.dataa(\MainController|arin [11]),
	.datab(\MainController|brin [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~21 ),
	.combout(\MainALU|Add1~22_combout ),
	.cout(\MainALU|Add1~23 ));
// synopsys translate_off
defparam \MainALU|Add1~22 .lut_mask = 16'h694D;
defparam \MainALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneiv_lcell_comb \MainALU|Add0~0 (
// Equation(s):
// \MainALU|Add0~0_combout  = (\MainController|arin [0] & (\MainController|brin [0] $ (VCC))) # (!\MainController|arin [0] & (\MainController|brin [0] & VCC))
// \MainALU|Add0~1  = CARRY((\MainController|arin [0] & \MainController|brin [0]))

	.dataa(\MainController|arin [0]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Add0~0_combout ),
	.cout(\MainALU|Add0~1 ));
// synopsys translate_off
defparam \MainALU|Add0~0 .lut_mask = 16'h6688;
defparam \MainALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneiv_lcell_comb \MainALU|Add0~2 (
// Equation(s):
// \MainALU|Add0~2_combout  = (\MainController|brin [1] & ((\MainController|arin [1] & (\MainALU|Add0~1  & VCC)) # (!\MainController|arin [1] & (!\MainALU|Add0~1 )))) # (!\MainController|brin [1] & ((\MainController|arin [1] & (!\MainALU|Add0~1 )) # 
// (!\MainController|arin [1] & ((\MainALU|Add0~1 ) # (GND)))))
// \MainALU|Add0~3  = CARRY((\MainController|brin [1] & (!\MainController|arin [1] & !\MainALU|Add0~1 )) # (!\MainController|brin [1] & ((!\MainALU|Add0~1 ) # (!\MainController|arin [1]))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~1 ),
	.combout(\MainALU|Add0~2_combout ),
	.cout(\MainALU|Add0~3 ));
// synopsys translate_off
defparam \MainALU|Add0~2 .lut_mask = 16'h9617;
defparam \MainALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneiv_lcell_comb \MainALU|Add0~4 (
// Equation(s):
// \MainALU|Add0~4_combout  = ((\MainController|brin [2] $ (\MainController|arin [2] $ (!\MainALU|Add0~3 )))) # (GND)
// \MainALU|Add0~5  = CARRY((\MainController|brin [2] & ((\MainController|arin [2]) # (!\MainALU|Add0~3 ))) # (!\MainController|brin [2] & (\MainController|arin [2] & !\MainALU|Add0~3 )))

	.dataa(\MainController|brin [2]),
	.datab(\MainController|arin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~3 ),
	.combout(\MainALU|Add0~4_combout ),
	.cout(\MainALU|Add0~5 ));
// synopsys translate_off
defparam \MainALU|Add0~4 .lut_mask = 16'h698E;
defparam \MainALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneiv_lcell_comb \MainALU|Add0~6 (
// Equation(s):
// \MainALU|Add0~6_combout  = (\MainController|arin [3] & ((\MainController|brin [3] & (\MainALU|Add0~5  & VCC)) # (!\MainController|brin [3] & (!\MainALU|Add0~5 )))) # (!\MainController|arin [3] & ((\MainController|brin [3] & (!\MainALU|Add0~5 )) # 
// (!\MainController|brin [3] & ((\MainALU|Add0~5 ) # (GND)))))
// \MainALU|Add0~7  = CARRY((\MainController|arin [3] & (!\MainController|brin [3] & !\MainALU|Add0~5 )) # (!\MainController|arin [3] & ((!\MainALU|Add0~5 ) # (!\MainController|brin [3]))))

	.dataa(\MainController|arin [3]),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~5 ),
	.combout(\MainALU|Add0~6_combout ),
	.cout(\MainALU|Add0~7 ));
// synopsys translate_off
defparam \MainALU|Add0~6 .lut_mask = 16'h9617;
defparam \MainALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneiv_lcell_comb \MainALU|Add0~8 (
// Equation(s):
// \MainALU|Add0~8_combout  = ((\MainController|arin [4] $ (\MainController|brin [4] $ (!\MainALU|Add0~7 )))) # (GND)
// \MainALU|Add0~9  = CARRY((\MainController|arin [4] & ((\MainController|brin [4]) # (!\MainALU|Add0~7 ))) # (!\MainController|arin [4] & (\MainController|brin [4] & !\MainALU|Add0~7 )))

	.dataa(\MainController|arin [4]),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~7 ),
	.combout(\MainALU|Add0~8_combout ),
	.cout(\MainALU|Add0~9 ));
// synopsys translate_off
defparam \MainALU|Add0~8 .lut_mask = 16'h698E;
defparam \MainALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneiv_lcell_comb \MainALU|Add0~10 (
// Equation(s):
// \MainALU|Add0~10_combout  = (\MainController|brin [5] & ((\MainController|arin [5] & (\MainALU|Add0~9  & VCC)) # (!\MainController|arin [5] & (!\MainALU|Add0~9 )))) # (!\MainController|brin [5] & ((\MainController|arin [5] & (!\MainALU|Add0~9 )) # 
// (!\MainController|arin [5] & ((\MainALU|Add0~9 ) # (GND)))))
// \MainALU|Add0~11  = CARRY((\MainController|brin [5] & (!\MainController|arin [5] & !\MainALU|Add0~9 )) # (!\MainController|brin [5] & ((!\MainALU|Add0~9 ) # (!\MainController|arin [5]))))

	.dataa(\MainController|brin [5]),
	.datab(\MainController|arin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~9 ),
	.combout(\MainALU|Add0~10_combout ),
	.cout(\MainALU|Add0~11 ));
// synopsys translate_off
defparam \MainALU|Add0~10 .lut_mask = 16'h9617;
defparam \MainALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneiv_lcell_comb \MainALU|Add0~12 (
// Equation(s):
// \MainALU|Add0~12_combout  = ((\MainController|brin [6] $ (\MainController|arin [6] $ (!\MainALU|Add0~11 )))) # (GND)
// \MainALU|Add0~13  = CARRY((\MainController|brin [6] & ((\MainController|arin [6]) # (!\MainALU|Add0~11 ))) # (!\MainController|brin [6] & (\MainController|arin [6] & !\MainALU|Add0~11 )))

	.dataa(\MainController|brin [6]),
	.datab(\MainController|arin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~11 ),
	.combout(\MainALU|Add0~12_combout ),
	.cout(\MainALU|Add0~13 ));
// synopsys translate_off
defparam \MainALU|Add0~12 .lut_mask = 16'h698E;
defparam \MainALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneiv_lcell_comb \MainALU|Add0~14 (
// Equation(s):
// \MainALU|Add0~14_combout  = (\MainController|arin [7] & ((\MainController|brin [7] & (\MainALU|Add0~13  & VCC)) # (!\MainController|brin [7] & (!\MainALU|Add0~13 )))) # (!\MainController|arin [7] & ((\MainController|brin [7] & (!\MainALU|Add0~13 )) # 
// (!\MainController|brin [7] & ((\MainALU|Add0~13 ) # (GND)))))
// \MainALU|Add0~15  = CARRY((\MainController|arin [7] & (!\MainController|brin [7] & !\MainALU|Add0~13 )) # (!\MainController|arin [7] & ((!\MainALU|Add0~13 ) # (!\MainController|brin [7]))))

	.dataa(\MainController|arin [7]),
	.datab(\MainController|brin [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~13 ),
	.combout(\MainALU|Add0~14_combout ),
	.cout(\MainALU|Add0~15 ));
// synopsys translate_off
defparam \MainALU|Add0~14 .lut_mask = 16'h9617;
defparam \MainALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneiv_lcell_comb \MainALU|Add0~16 (
// Equation(s):
// \MainALU|Add0~16_combout  = ((\MainController|brin [8] $ (\MainController|arin [8] $ (!\MainALU|Add0~15 )))) # (GND)
// \MainALU|Add0~17  = CARRY((\MainController|brin [8] & ((\MainController|arin [8]) # (!\MainALU|Add0~15 ))) # (!\MainController|brin [8] & (\MainController|arin [8] & !\MainALU|Add0~15 )))

	.dataa(\MainController|brin [8]),
	.datab(\MainController|arin [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~15 ),
	.combout(\MainALU|Add0~16_combout ),
	.cout(\MainALU|Add0~17 ));
// synopsys translate_off
defparam \MainALU|Add0~16 .lut_mask = 16'h698E;
defparam \MainALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneiv_lcell_comb \MainALU|Add0~18 (
// Equation(s):
// \MainALU|Add0~18_combout  = (\MainController|brin [9] & ((\MainController|arin [9] & (\MainALU|Add0~17  & VCC)) # (!\MainController|arin [9] & (!\MainALU|Add0~17 )))) # (!\MainController|brin [9] & ((\MainController|arin [9] & (!\MainALU|Add0~17 )) # 
// (!\MainController|arin [9] & ((\MainALU|Add0~17 ) # (GND)))))
// \MainALU|Add0~19  = CARRY((\MainController|brin [9] & (!\MainController|arin [9] & !\MainALU|Add0~17 )) # (!\MainController|brin [9] & ((!\MainALU|Add0~17 ) # (!\MainController|arin [9]))))

	.dataa(\MainController|brin [9]),
	.datab(\MainController|arin [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~17 ),
	.combout(\MainALU|Add0~18_combout ),
	.cout(\MainALU|Add0~19 ));
// synopsys translate_off
defparam \MainALU|Add0~18 .lut_mask = 16'h9617;
defparam \MainALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneiv_lcell_comb \MainALU|Add0~20 (
// Equation(s):
// \MainALU|Add0~20_combout  = ((\MainController|arin [10] $ (\MainController|brin [10] $ (!\MainALU|Add0~19 )))) # (GND)
// \MainALU|Add0~21  = CARRY((\MainController|arin [10] & ((\MainController|brin [10]) # (!\MainALU|Add0~19 ))) # (!\MainController|arin [10] & (\MainController|brin [10] & !\MainALU|Add0~19 )))

	.dataa(\MainController|arin [10]),
	.datab(\MainController|brin [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~19 ),
	.combout(\MainALU|Add0~20_combout ),
	.cout(\MainALU|Add0~21 ));
// synopsys translate_off
defparam \MainALU|Add0~20 .lut_mask = 16'h698E;
defparam \MainALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneiv_lcell_comb \MainALU|Add0~22 (
// Equation(s):
// \MainALU|Add0~22_combout  = (\MainController|arin [11] & ((\MainController|brin [11] & (\MainALU|Add0~21  & VCC)) # (!\MainController|brin [11] & (!\MainALU|Add0~21 )))) # (!\MainController|arin [11] & ((\MainController|brin [11] & (!\MainALU|Add0~21 )) # 
// (!\MainController|brin [11] & ((\MainALU|Add0~21 ) # (GND)))))
// \MainALU|Add0~23  = CARRY((\MainController|arin [11] & (!\MainController|brin [11] & !\MainALU|Add0~21 )) # (!\MainController|arin [11] & ((!\MainALU|Add0~21 ) # (!\MainController|brin [11]))))

	.dataa(\MainController|arin [11]),
	.datab(\MainController|brin [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~21 ),
	.combout(\MainALU|Add0~22_combout ),
	.cout(\MainALU|Add0~23 ));
// synopsys translate_off
defparam \MainALU|Add0~22 .lut_mask = 16'h9617;
defparam \MainALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneiv_lcell_comb \MainALU|Mux19~2 (
// Equation(s):
// \MainALU|Mux19~2_combout  = (\MainController|functionSelect [2]) # ((\MainController|functionSelect [0] & \MainController|functionSelect [1]))

	.dataa(gnd),
	.datab(\MainController|functionSelect [2]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~2 .lut_mask = 16'hFCCC;
defparam \MainALU|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneiv_lcell_comb \MainALU|Mux19~1 (
// Equation(s):
// \MainALU|Mux19~1_combout  = (\MainController|functionSelect [2]) # ((\MainController|functionSelect [0] & !\MainController|functionSelect [1]))

	.dataa(gnd),
	.datab(\MainController|functionSelect [2]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~1 .lut_mask = 16'hCCFC;
defparam \MainALU|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneiv_lcell_comb \MainALU|Mux20~1 (
// Equation(s):
// \MainALU|Mux20~1_combout  = (\MainController|functionSelect [1]) # ((\MainController|arin [11] & (\MainController|brin [11] & \MainController|functionSelect [0])))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|arin [11]),
	.datac(\MainController|brin [11]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~1 .lut_mask = 16'hEAAA;
defparam \MainALU|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneiv_lcell_comb \MainController|Add1~31 (
// Equation(s):
// \MainController|Add1~31_combout  = (\MainController|brin [13] & (\MainController|Add1~29  & VCC)) # (!\MainController|brin [13] & (!\MainController|Add1~29 ))
// \MainController|Add1~32  = CARRY((!\MainController|brin [13] & !\MainController|Add1~29 ))

	.dataa(gnd),
	.datab(\MainController|brin [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~29 ),
	.combout(\MainController|Add1~31_combout ),
	.cout(\MainController|Add1~32 ));
// synopsys translate_off
defparam \MainController|Add1~31 .lut_mask = 16'hC303;
defparam \MainController|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneiv_lcell_comb \MainController|Add1~34 (
// Equation(s):
// \MainController|Add1~34_combout  = (\MainController|brin [14] & ((GND) # (!\MainController|Add1~32 ))) # (!\MainController|brin [14] & (\MainController|Add1~32  $ (GND)))
// \MainController|Add1~35  = CARRY((\MainController|brin [14]) # (!\MainController|Add1~32 ))

	.dataa(gnd),
	.datab(\MainController|brin [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~32 ),
	.combout(\MainController|Add1~34_combout ),
	.cout(\MainController|Add1~35 ));
// synopsys translate_off
defparam \MainController|Add1~34 .lut_mask = 16'h3CCF;
defparam \MainController|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneiv_lcell_comb \MainController|Add1~36 (
// Equation(s):
// \MainController|Add1~36_combout  = (\MainController|CurrentState.TState0~q  & ((\MainController|Add1~34_combout ))) # (!\MainController|CurrentState.TState0~q  & (\MainController|arin [14]))

	.dataa(\MainController|arin [14]),
	.datab(gnd),
	.datac(\MainController|CurrentState.TState0~q ),
	.datad(\MainController|Add1~34_combout ),
	.cin(gnd),
	.combout(\MainController|Add1~36_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add1~36 .lut_mask = 16'hFA0A;
defparam \MainController|Add1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \MainController|brin[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Add1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|brin[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[14] .is_wysiwyg = "true";
defparam \MainController|brin[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneiv_lcell_comb \MainController|Add1~37 (
// Equation(s):
// \MainController|Add1~37_combout  = \MainController|Add1~35  $ (!\MainController|brin [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|brin [15]),
	.cin(\MainController|Add1~35 ),
	.combout(\MainController|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add1~37 .lut_mask = 16'hF00F;
defparam \MainController|Add1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneiv_lcell_comb \MainController|Add1~39 (
// Equation(s):
// \MainController|Add1~39_combout  = (\MainController|CurrentState.TState0~q  & ((\MainController|Add1~37_combout ))) # (!\MainController|CurrentState.TState0~q  & (\MainController|arin [15]))

	.dataa(\MainController|arin [15]),
	.datab(gnd),
	.datac(\MainController|CurrentState.TState0~q ),
	.datad(\MainController|Add1~37_combout ),
	.cin(gnd),
	.combout(\MainController|Add1~39_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add1~39 .lut_mask = 16'hFA0A;
defparam \MainController|Add1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \MainController|brin[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Add1~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|brin[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[15] .is_wysiwyg = "true";
defparam \MainController|brin[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[187]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  = (!\MainController|brin [13] & (!\MainController|brin [12] & (!\MainController|brin [15] & !\MainController|brin [14])))

	.dataa(\MainController|brin [13]),
	.datab(\MainController|brin [12]),
	.datac(\MainController|brin [15]),
	.datad(\MainController|brin [14]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[187]~2 .lut_mask = 16'h0001;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[187]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[136]~3 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  = (!\MainController|brin [10] & (!\MainController|brin [9] & (!\MainController|brin [11] & \MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout )))

	.dataa(\MainController|brin [10]),
	.datab(\MainController|brin [9]),
	.datac(\MainController|brin [11]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[136]~3 .lut_mask = 16'h0100;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[136]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[85]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  = (!\MainController|brin [6] & (!\MainController|brin [7] & (!\MainController|brin [8] & \MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout )))

	.dataa(\MainController|brin [6]),
	.datab(\MainController|brin [7]),
	.datac(\MainController|brin [8]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[85]~4 .lut_mask = 16'h0100;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[85]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[51]~5 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & (!\MainController|brin [5] & !\MainController|brin [4]))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.datab(gnd),
	.datac(\MainController|brin [5]),
	.datad(\MainController|brin [4]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[51]~5 .lut_mask = 16'h000A;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[51]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[34]~13 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout  = (!\MainController|brin [3] & (!\MainController|brin [5] & (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & !\MainController|brin [4])))

	.dataa(\MainController|brin [3]),
	.datab(\MainController|brin [5]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.datad(\MainController|brin [4]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[34]~13 .lut_mask = 16'h0010;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[34]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~2_combout  = (\MainController|brin [0] & ((\MainController|arin [14]) # (!\MainController|brin [1]))) # (!\MainController|brin [0] & ((\MainController|brin [1])))

	.dataa(gnd),
	.datab(\MainController|arin [14]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = 16'hCFF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneiv_lcell_comb \MainALU|Mux4~0 (
// Equation(s):
// \MainALU|Mux4~0_combout  = (!\MainController|brin [3] & !\MainController|brin [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [3]),
	.datad(\MainController|brin [4]),
	.cin(gnd),
	.combout(\MainALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux4~0 .lut_mask = 16'h000F;
defparam \MainALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[0]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[0]~6_combout  = (\MainALU|Mux4~0_combout  & (!\MainController|brin [5] & (!\MainController|brin [2] & \MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout )))

	.dataa(\MainALU|Mux4~0_combout ),
	.datab(\MainController|brin [5]),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[0]~6 .lut_mask = 16'h0200;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~3_combout  = (\MainController|arin [15] & ((!\MainALU|Div0|auto_generated|divider|divider|selnose[0]~6_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~2_combout )))

	.dataa(\MainController|arin [15]),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[0]~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 16'h0AAA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[17]~7 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[17]~7_combout  = (!\MainController|arin [15] & \MainController|brin [1])

	.dataa(\MainController|arin [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[17]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[17]~7 .lut_mask = 16'h5500;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[17]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121_combout  = (\MainController|arin [14] & (((\MainALU|Div0|auto_generated|divider|divider|selnose[17]~7_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[0]~6_combout )) # 
// (!\MainController|brin [0])))

	.dataa(\MainController|brin [0]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[17]~7_combout ),
	.datac(\MainController|arin [14]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[0]~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121 .lut_mask = 16'hD0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout  = (\MainController|arin [13] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [13] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  = CARRY((\MainController|arin [13]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [13]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121_combout  & ((\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # (!\MainController|brin [1] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121_combout  & ((\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # (GND))) # (!\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121_combout  & (\MainController|brin [1] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121_combout  & ((\MainController|brin [1]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121_combout ),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout  = ((\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~3_combout  $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5  = CARRY((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~3_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )) 
// # (!\MainController|brin [2] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~3_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[33]~5 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[33]~5_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~121_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[33]~5 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[33]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\MainController|arin [13])) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout  & (\MainController|arin [13]))))

	.dataa(\MainController|arin [13]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6 .lut_mask = 16'hACAA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout  = (\MainController|arin [12] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [12] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  = CARRY((\MainController|arin [12]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [12]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # (GND))))) # (!\MainController|brin [1] & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  & VCC)) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6_combout 
// ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout  = ((\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~5_combout  $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  = CARRY((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~5_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )) 
// # (!\MainController|brin [2] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~5_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout  = (\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # (GND))))) # (!\MainController|brin [3] & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  & VCC)) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = CARRY((\MainController|brin [3] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4_combout 
// ))) # (!\MainController|brin [3] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[51]~7_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~4_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~5_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~5_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~5_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[49]~9 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[49]~9_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~6_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[49]~9 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[49]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\MainController|arin [12])) 
// # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  & 
// (\MainController|arin [12]))

	.dataa(\MainController|arin [12]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout  = (\MainController|arin [11] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [11] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  = CARRY((\MainController|arin [11]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [11]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10_combout  & ((\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # (!\MainController|brin [1] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10_combout  & ((\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ) # (GND))) # (!\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10_combout  & (\MainController|brin [1] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) 
// # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10_combout  & ((\MainController|brin [1]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10_combout ),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~9_combout  $ (\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~9_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ) # (!\MainController|brin 
// [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~9_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~9_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout  = (\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (GND))))) # (!\MainController|brin [3] & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  & VCC)) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7  = CARRY((\MainController|brin [3] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8_combout 
// ))) # (!\MainController|brin [3] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout  = ((\MainController|brin [4] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~7_combout  $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9  = CARRY((\MainController|brin [4] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~7_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )) 
// # (!\MainController|brin [4] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~7_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ))))

	.dataa(\MainController|brin [4]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneiv_lcell_comb \MainALU|ShiftLeft0~14 (
// Equation(s):
// \MainALU|ShiftLeft0~14_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & !\MainController|brin [5])

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.datab(gnd),
	.datac(\MainController|brin [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~14 .lut_mask = 16'h0A0A;
defparam \MainALU|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneiv_lcell_comb \MainALU|Mux20~2 (
// Equation(s):
// \MainALU|Mux20~2_combout  = (\MainALU|Mux20~1_combout  & (((\MainController|functionSelect [0])))) # (!\MainALU|Mux20~1_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\MainALU|ShiftLeft0~14_combout  & 
// !\MainController|functionSelect [0])))

	.dataa(\MainALU|Mux20~1_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datac(\MainALU|ShiftLeft0~14_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~2 .lut_mask = 16'hAA10;
defparam \MainALU|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneiv_lcell_comb \MainALU|Mux20~3 (
// Equation(s):
// \MainALU|Mux20~3_combout  = (\MainALU|Mux20~2_combout  & (((!\MainController|arin [11])) # (!\MainController|functionSelect [1]))) # (!\MainALU|Mux20~2_combout  & (\MainController|functionSelect [1] & ((\MainController|brin [11]) # (\MainController|arin 
// [11]))))

	.dataa(\MainALU|Mux20~2_combout ),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|brin [11]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~3 .lut_mask = 16'h66EA;
defparam \MainALU|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneiv_lcell_comb \MainALU|Mux20~4 (
// Equation(s):
// \MainALU|Mux20~4_combout  = (\MainALU|Mux19~2_combout  & (((\MainALU|Mux20~3_combout ) # (!\MainALU|Mux19~1_combout )))) # (!\MainALU|Mux19~2_combout  & (\MainALU|Add0~22_combout  & (\MainALU|Mux19~1_combout )))

	.dataa(\MainALU|Add0~22_combout ),
	.datab(\MainALU|Mux19~2_combout ),
	.datac(\MainALU|Mux19~1_combout ),
	.datad(\MainALU|Mux20~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~4 .lut_mask = 16'hEC2C;
defparam \MainALU|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout  = (\MainController|brin [5]) # ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  & \MainController|brin [4]))

	.dataa(gnd),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datac(\MainController|brin [5]),
	.datad(\MainController|brin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1 .lut_mask = 16'hFCF0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout  = (\MainController|brin [7]) # ((\MainController|brin [6] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout ))

	.dataa(\MainController|brin [7]),
	.datab(gnd),
	.datac(\MainController|brin [6]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2 .lut_mask = 16'hFAAA;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  = \MainController|brin [10] $ (((\MainController|brin [9]) # ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout  & \MainController|brin [8]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout ),
	.datab(\MainController|brin [10]),
	.datac(\MainController|brin [9]),
	.datad(\MainController|brin [8]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4 .lut_mask = 16'h363C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout  = (\MainController|brin [9]) # ((\MainController|brin [8] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout ))

	.dataa(\MainController|brin [9]),
	.datab(\MainController|brin [8]),
	.datac(gnd),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7 .lut_mask = 16'hEEAA;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[17] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] = \MainController|brin [11] $ (((\MainController|brin [10] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout )))

	.dataa(gnd),
	.datab(\MainController|brin [11]),
	.datac(\MainController|brin [10]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[17] .lut_mask = 16'h3CCC;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [1] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainController|arin [1] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (((!\MainController|arin [0] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]))))

	.dataa(\MainController|arin [1]),
	.datab(\MainController|arin [0]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[1] .lut_mask = 16'h53A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  = \MainController|brin [8] $ (((\MainController|brin [7]) # ((\MainController|brin [6] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout ))))

	.dataa(\MainController|brin [7]),
	.datab(\MainController|brin [8]),
	.datac(\MainController|brin [6]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3 .lut_mask = 16'h3666;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[17] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] = \MainController|brin [9] $ (((\MainController|brin [8] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout )))

	.dataa(\MainController|brin [9]),
	.datab(\MainController|brin [8]),
	.datac(gnd),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[17] .lut_mask = 16'h66AA;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [3] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & ((\MainController|arin [3] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (!\MainController|arin [2] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.datab(\MainController|arin [2]),
	.datac(\MainController|arin [3]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[3] .lut_mask = 16'h1BA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[17] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] = \MainController|brin [7] $ (((\MainController|brin [6] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout )))

	.dataa(\MainController|brin [7]),
	.datab(gnd),
	.datac(\MainController|brin [6]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[17] .lut_mask = 16'h5AAA;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  = \MainController|brin [6] $ (((\MainController|brin [5]) # ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  & \MainController|brin [4]))))

	.dataa(\MainController|brin [5]),
	.datab(\MainController|brin [6]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datad(\MainController|brin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0 .lut_mask = 16'h3666;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] $ ((\MainController|arin 
// [5])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & ((!\MainController|arin [4]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.datab(\MainController|arin [5]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[5] .lut_mask = 16'h606A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [4] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] $ (((\MainController|arin 
// [4]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & (!\MainController|arin [3])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datac(\MainController|arin [3]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[4] .lut_mask = 16'h468A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] $ (((\MainController|arin 
// [2]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] & (!\MainController|arin [1])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datab(\MainController|arin [1]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[2] .lut_mask = 16'h52A2;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainController|arin [5] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] & !\MainController|arin [4]))))

	.dataa(\MainController|arin [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[5] .lut_mask = 16'h606C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  = \MainController|brin [2] $ (\MainController|brin [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [2]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1 .lut_mask = 16'h0FF0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] $ ((\MainController|arin 
// [7])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] & ((!\MainController|arin [6]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datab(\MainController|arin [7]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[7] .lut_mask = 16'h606A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [4] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] $ ((\MainController|arin 
// [4])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] & ((!\MainController|arin [3]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.datac(\MainController|arin [4]),
	.datad(\MainController|arin [3]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[4] .lut_mask = 16'h486A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [6] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] $ (\MainController|arin 
// [6])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (!\MainController|arin [5] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17])))

	.dataa(\MainController|arin [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[6] .lut_mask = 16'h1CD0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [7] = (\MainController|brin [0] & ((\MainController|brin [1] $ (\MainController|arin [7])))) # (!\MainController|brin [0] & (!\MainController|arin [6] & (\MainController|brin [1])))

	.dataa(\MainController|arin [6]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [7]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[7] .lut_mask = 16'h34C4;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [6] = (\MainController|brin [0] & (\MainController|brin [1] $ (((\MainController|arin [6]))))) # (!\MainController|brin [0] & (\MainController|brin [1] & (!\MainController|arin [5])))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [5]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[6] .lut_mask = 16'h52A2;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~0_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [6] $ (VCC))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [6] & VCC))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~1  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [6]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~0_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~1 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~0 .lut_mask = 16'h6688;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~2_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~1 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~1 ) # (GND)))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~3  = CARRY((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~1 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [7]))

	.dataa(gnd),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~1 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~2_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~3 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~2 .lut_mask = 16'h3C3F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~4 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~4_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [4] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [6] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~3 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~5  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [4] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [6]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~3 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [4] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [6] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~3 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [4]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~3 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~4_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~5 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~4 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~6 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~6_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~5  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~5 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~5 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~5 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~7  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~5 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~5 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~5 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~6_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~7 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~6 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~8 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~8_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [4] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~7 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~9  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [4] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~7 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [4] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~7 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [4]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~7 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~8_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~9 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~8 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~10 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~10_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~9  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~9 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~9 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~9 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~11  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~9 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [3] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~9 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~9 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~10_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~11 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~10 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [8] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainController|arin [8] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] & !\MainController|arin [7]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.datab(\MainController|arin [8]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datad(\MainController|arin [7]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[8] .lut_mask = 16'h2878;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [6] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] $ (\MainController|arin 
// [6])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (!\MainController|arin [5] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17])))

	.dataa(\MainController|arin [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[6] .lut_mask = 16'h1CD0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[9] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [9] = (\MainController|brin [0] & (\MainController|brin [1] $ (((\MainController|arin [9]))))) # (!\MainController|brin [0] & (\MainController|brin [1] & (!\MainController|arin [8])))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|arin [8]),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[9] .lut_mask = 16'h268C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8] = (\MainController|brin [0] & (\MainController|arin [8] $ (((\MainController|brin [1]))))) # (!\MainController|brin [0] & (((!\MainController|arin [7] & \MainController|brin [1]))))

	.dataa(\MainController|arin [8]),
	.datab(\MainController|arin [7]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[8] .lut_mask = 16'h5A30;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~0_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] $ (VCC))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] & VCC))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~1  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~0_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~1 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~0 .lut_mask = 16'h6688;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~2_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [9] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~1 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~1 ) # (GND)))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~3  = CARRY((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~1 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [9]))

	.dataa(gnd),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~1 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~2_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~3 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~2 .lut_mask = 16'h3C3F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~4 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~4_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [8] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [6] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~3 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~5  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [8] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [6]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~3 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [8] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [6] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~3 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [8]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~3 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~4_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~5 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~4 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (\MainController|arin [1] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (((!\MainController|arin [0] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]))))

	.dataa(\MainController|arin [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.datac(\MainController|arin [0]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[1] .lut_mask = 16'h4788;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [0] = \MainController|brin [9] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout  & ((\MainController|arin [0]) # (\MainController|brin [8]))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout  & (\MainController|arin [0] & \MainController|brin [8]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout ),
	.datab(\MainController|arin [0]),
	.datac(\MainController|brin [9]),
	.datad(\MainController|brin [8]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[0] .lut_mask = 16'h1E78;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainController|arin [1] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (((!\MainController|arin [0] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]))))

	.dataa(\MainController|arin [1]),
	.datab(\MainController|arin [0]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[1] .lut_mask = 16'h53A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [0] = \MainController|brin [7] $ (((\MainController|brin [6] & ((\MainController|arin [0]) # (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout ))) # 
// (!\MainController|brin [6] & (\MainController|arin [0] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout ))))

	.dataa(\MainController|brin [7]),
	.datab(\MainController|brin [6]),
	.datac(\MainController|arin [0]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[0] .lut_mask = 16'h566A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] $ ((\MainController|arin 
// [3])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] & ((!\MainController|arin [2]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.datac(\MainController|arin [3]),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[3] .lut_mask = 16'h486A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainController|arin [1] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (((!\MainController|arin [0] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]))))

	.dataa(\MainController|arin [1]),
	.datab(\MainController|arin [0]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[1] .lut_mask = 16'h53A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [2] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] $ (((\MainController|arin 
// [2]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] & (!\MainController|arin [1])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.datac(\MainController|arin [1]),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[2] .lut_mask = 16'h468A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [0] = \MainController|brin [5] $ (((\MainController|brin [4] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ) # (\MainController|arin [0]))) # 
// (!\MainController|brin [4] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  & \MainController|arin [0]))))

	.dataa(\MainController|brin [4]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datac(\MainController|arin [0]),
	.datad(\MainController|brin [5]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[0] .lut_mask = 16'h17E8;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [3] = (\MainController|brin [0] & (\MainController|arin [3] $ (((\MainController|brin [1]))))) # (!\MainController|brin [0] & (((!\MainController|arin [2] & \MainController|brin [1]))))

	.dataa(\MainController|arin [3]),
	.datab(\MainController|arin [2]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[3] .lut_mask = 16'h5A30;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [2] = (\MainController|brin [0] & ((\MainController|arin [2] $ (\MainController|brin [1])))) # (!\MainController|brin [0] & (!\MainController|arin [1] & ((\MainController|brin [1]))))

	.dataa(\MainController|arin [1]),
	.datab(\MainController|arin [2]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[2] .lut_mask = 16'h35C0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [2] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] $ (VCC))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [2] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] & VCC))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [2] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [2]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0 .lut_mask = 16'h6688;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1 ) # (GND)))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3  = CARRY((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [3]))

	.dataa(gnd),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2 .lut_mask = 16'h3C3F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [2] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [0] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [2] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [0]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [2] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [0] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [2]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [0] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~0_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [0] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~0_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [0] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~0_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [0]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~2_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~2_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~2_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~2_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~2_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [0] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~4_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [0] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~4_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [0] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~4_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [0]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~6_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~6_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~6_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~6_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[3]~6_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~8_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~4_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~8_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~4_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~8_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~4_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15 
// )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[4]~8_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~10_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~10_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~10_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~10_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~10_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [1] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~10_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] $ ((\MainController|arin 
// [7])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] & ((!\MainController|arin [6]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.datac(\MainController|arin [7]),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[7] .lut_mask = 16'h486A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[9] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainController|arin [9] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (((!\MainController|arin [8] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.datab(\MainController|arin [9]),
	.datac(\MainController|arin [8]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[9] .lut_mask = 16'h2788;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~6 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~6_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~5  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~5 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~5 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~5 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~7  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~5 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~5 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[2]~5 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~6_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~7 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~6 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[11] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [11] = (\MainController|brin [0] & ((\MainController|brin [1] $ (\MainController|arin [11])))) # (!\MainController|brin [0] & (!\MainController|arin [10] & (\MainController|brin [1])))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [10]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[11] .lut_mask = 16'h1AB0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[10] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10] = (\MainController|brin [0] & (\MainController|arin [10] $ ((\MainController|brin [1])))) # (!\MainController|brin [0] & (((\MainController|brin [1] & !\MainController|arin [9]))))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [10]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[10] .lut_mask = 16'h2878;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~0_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] $ (VCC))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & VCC))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~1  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~0_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~1 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~0 .lut_mask = 16'h6688;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~2_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [11] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~1 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~1 ) # (GND)))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~3  = CARRY((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~1 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [11]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~1 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~2_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~3 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~2 .lut_mask = 16'h5A5F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [0] = \MainController|brin [11] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout  & ((\MainController|brin [10]) # (\MainController|arin [0]))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout  & (\MainController|brin [10] & \MainController|arin [0]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout ),
	.datab(\MainController|brin [10]),
	.datac(\MainController|arin [0]),
	.datad(\MainController|brin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[0] .lut_mask = 16'h17E8;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainController|arin [3] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & !\MainController|arin [2]))))

	.dataa(\MainController|arin [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.datac(\MainController|arin [2]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[3] .lut_mask = 16'h660C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [2] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] $ (((\MainController|arin 
// [2]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & (!\MainController|arin [1])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datac(\MainController|arin [1]),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[2] .lut_mask = 16'h468A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [5] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] $ (\MainController|arin 
// [5])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (!\MainController|arin [4] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17])))

	.dataa(\MainController|arin [4]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datad(\MainController|arin [5]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[5] .lut_mask = 16'h1CD0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainController|arin [3] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (((!\MainController|arin [2] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]))))

	.dataa(\MainController|arin [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.datac(\MainController|arin [2]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[3] .lut_mask = 16'h4788;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [4] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] $ ((\MainController|arin 
// [4])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] & ((!\MainController|arin [3]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datac(\MainController|arin [4]),
	.datad(\MainController|arin [3]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[4] .lut_mask = 16'h286C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [2] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & ((\MainController|arin [2] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (!\MainController|arin [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]))))

	.dataa(\MainController|arin [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.datac(\MainController|arin [2]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[2] .lut_mask = 16'h1DC0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [5] = (\MainController|brin [0] & (\MainController|arin [5] $ ((\MainController|brin [1])))) # (!\MainController|brin [0] & (((\MainController|brin [1] & !\MainController|arin [4]))))

	.dataa(\MainController|arin [5]),
	.datab(\MainController|brin [0]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[5] .lut_mask = 16'h4878;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [4] = (\MainController|brin [0] & (\MainController|brin [1] $ ((\MainController|arin [4])))) # (!\MainController|brin [0] & (\MainController|brin [1] & ((!\MainController|arin [3]))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [4]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [3]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[4] .lut_mask = 16'h606A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [4] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] $ (VCC))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [4] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] & VCC))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [4] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [4]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0 .lut_mask = 16'h6688;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 ) # (GND)))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3  = CARRY((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [5]))

	.dataa(gnd),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2 .lut_mask = 16'h3C3F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [4] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [2] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [4] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [2]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [4] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [2] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [4]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [5] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [2] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~0_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [2] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~0_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [2] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~0_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [2]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~2_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~2_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~2_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~2_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~2_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~0_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [0] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~0_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [0]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [0] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[0]~0_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~6_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~2_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~6_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~2_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 
// )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~15  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~6_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~2_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~6_combout 
//  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~2_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~6_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~15 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] $ ((\MainController|arin 
// [1])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] & ((!\MainController|arin [0]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.datac(\MainController|arin [1]),
	.datad(\MainController|arin [0]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[1] .lut_mask = 16'h486A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [0] = \MainController|brin [3] $ (((\MainController|arin [0] & ((\MainController|brin [1]) # (\MainController|brin [2]))) # (!\MainController|arin [0] & (\MainController|brin [1] & 
// \MainController|brin [2]))))

	.dataa(\MainController|brin [3]),
	.datab(\MainController|arin [0]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[0] .lut_mask = 16'h566A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [1] = (\MainController|brin [0] & ((\MainController|arin [1] $ (\MainController|brin [1])))) # (!\MainController|brin [0] & (!\MainController|arin [0] & ((\MainController|brin [1]))))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [0]),
	.datac(\MainController|arin [1]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[1] .lut_mask = 16'h1BA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [0] = \MainController|brin [1] $ (((\MainController|arin [0] & \MainController|brin [0])))

	.dataa(gnd),
	.datab(\MainController|arin [0]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[0] .lut_mask = 16'h3FC0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0_combout  = (\MainController|brin [1] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [0] $ (VCC))) # (!\MainController|brin [1] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [0] & VCC))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1  = CARRY((\MainController|brin [1] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [0]))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0 .lut_mask = 16'h6688;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1 ) # (GND)))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3  = CARRY((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [1]))

	.dataa(gnd),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2 .lut_mask = 16'h3C3F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [0] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [0]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [0] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneiv_lcell_comb \MainALU|Mux19~0 (
// Equation(s):
// \MainALU|Mux19~0_combout  = (!\MainController|functionSelect [2] & \MainController|functionSelect [1])

	.dataa(gnd),
	.datab(\MainController|functionSelect [2]),
	.datac(gnd),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~0 .lut_mask = 16'h3300;
defparam \MainALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneiv_lcell_comb \MainALU|Mux20~5 (
// Equation(s):
// \MainALU|Mux20~5_combout  = (\MainALU|Mux20~4_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout ) # (!\MainALU|Mux19~0_combout )))) # (!\MainALU|Mux20~4_combout  & (\MainALU|Add1~22_combout  & 
// ((\MainALU|Mux19~0_combout ))))

	.dataa(\MainALU|Add1~22_combout ),
	.datab(\MainALU|Mux20~4_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout ),
	.datad(\MainALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~5 .lut_mask = 16'hE2CC;
defparam \MainALU|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneiv_lcell_comb \MainALU|Mux27~0 (
// Equation(s):
// \MainALU|Mux27~0_combout  = (!\MainController|brin [5] & (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & (!\MainController|brin [4] & !\MainController|brin [3])))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.datac(\MainController|brin [4]),
	.datad(\MainController|brin [3]),
	.cin(gnd),
	.combout(\MainALU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~0 .lut_mask = 16'h0004;
defparam \MainALU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneiv_lcell_comb \MainALU|Mux30~0 (
// Equation(s):
// \MainALU|Mux30~0_combout  = (!\MainController|functionSelect [1] & !\MainController|functionSelect [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~0 .lut_mask = 16'h000F;
defparam \MainALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneiv_lcell_comb \MainALU|Mux17~0 (
// Equation(s):
// \MainALU|Mux17~0_combout  = (\MainALU|Mux30~0_combout  & (\MainController|functionSelect [3] & ((\MainController|functionSelect [0]) # (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ))))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datac(\MainALU|Mux30~0_combout ),
	.datad(\MainController|functionSelect [3]),
	.cin(gnd),
	.combout(\MainALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~0 .lut_mask = 16'hE000;
defparam \MainALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneiv_lcell_comb \MainALU|Mux23~0 (
// Equation(s):
// \MainALU|Mux23~0_combout  = (\MainALU|Mux17~0_combout  & ((\MainALU|Mux27~0_combout ) # (!\MainController|functionSelect [0])))

	.dataa(\MainALU|Mux27~0_combout ),
	.datab(gnd),
	.datac(\MainALU|Mux17~0_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~0 .lut_mask = 16'hA0F0;
defparam \MainALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneiv_lcell_comb \MainALU|Mux20~6 (
// Equation(s):
// \MainALU|Mux20~6_combout  = (\MainALU|Mux20~0_combout  & ((\MainALU|Mux23~0_combout ) # ((\MainALU|Mux20~5_combout  & !\MainController|functionSelect [3])))) # (!\MainALU|Mux20~0_combout  & (\MainALU|Mux20~5_combout  & ((!\MainController|functionSelect 
// [3]))))

	.dataa(\MainALU|Mux20~0_combout ),
	.datab(\MainALU|Mux20~5_combout ),
	.datac(\MainALU|Mux23~0_combout ),
	.datad(\MainController|functionSelect [3]),
	.cin(gnd),
	.combout(\MainALU|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~6 .lut_mask = 16'hA0EC;
defparam \MainALU|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneiv_lcell_comb \MainALU|dataAcc[11] (
// Equation(s):
// \MainALU|dataAcc [11] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|Mux20~6_combout )) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|dataAcc [11])))

	.dataa(gnd),
	.datab(\MainALU|Mux20~6_combout ),
	.datac(\MainALU|dataAcc [11]),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[11] .lut_mask = 16'hCCF0;
defparam \MainALU|dataAcc[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \MainController|INTR[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[11] .is_wysiwyg = "true";
defparam \MainController|INTR[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \myTimer|dataout[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[11] .is_wysiwyg = "true";
defparam \myTimer|dataout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneiv_lcell_comb \MainController|Selector59~1 (
// Equation(s):
// \MainController|Selector59~1_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [11])) # (!\MainController|romReg [3] & ((\myTimer|dataout [11])))))

	.dataa(\MainController|INTR [11]),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(\myTimer|dataout [11]),
	.datad(\MainController|romReg [3]),
	.cin(gnd),
	.combout(\MainController|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector59~1 .lut_mask = 16'h88C0;
defparam \MainController|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \MainController|CurrentState.State9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.State8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State9 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State9 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N15
dffeas \MainController|CurrentState.State24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.State9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State24 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneiv_lcell_comb \MainController|CurrentState.State25~feeder (
// Equation(s):
// \MainController|CurrentState.State25~feeder_combout  = \MainController|CurrentState.State24~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|CurrentState.State24~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState.State25~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState.State25~feeder .lut_mask = 16'hFF00;
defparam \MainController|CurrentState.State25~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \MainController|CurrentState.State25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState.State25~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State25 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneiv_lcell_comb \MainALU|Mux4~1 (
// Equation(s):
// \MainALU|Mux4~1_combout  = (\MainController|functionSelect [3] & ((\MainController|brin [3]) # (\MainController|brin [4])))

	.dataa(gnd),
	.datab(\MainController|brin [3]),
	.datac(\MainController|brin [4]),
	.datad(\MainController|functionSelect [3]),
	.cin(gnd),
	.combout(\MainALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux4~1 .lut_mask = 16'hFC00;
defparam \MainALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneiv_lcell_comb \MainALU|Add1~24 (
// Equation(s):
// \MainALU|Add1~24_combout  = ((\MainController|brin [12] $ (\MainController|arin [12] $ (\MainALU|Add1~23 )))) # (GND)
// \MainALU|Add1~25  = CARRY((\MainController|brin [12] & (\MainController|arin [12] & !\MainALU|Add1~23 )) # (!\MainController|brin [12] & ((\MainController|arin [12]) # (!\MainALU|Add1~23 ))))

	.dataa(\MainController|brin [12]),
	.datab(\MainController|arin [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~23 ),
	.combout(\MainALU|Add1~24_combout ),
	.cout(\MainALU|Add1~25 ));
// synopsys translate_off
defparam \MainALU|Add1~24 .lut_mask = 16'h964D;
defparam \MainALU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneiv_lcell_comb \MainALU|Add1~26 (
// Equation(s):
// \MainALU|Add1~26_combout  = (\MainController|brin [13] & ((\MainController|arin [13] & (!\MainALU|Add1~25 )) # (!\MainController|arin [13] & ((\MainALU|Add1~25 ) # (GND))))) # (!\MainController|brin [13] & ((\MainController|arin [13] & (\MainALU|Add1~25  
// & VCC)) # (!\MainController|arin [13] & (!\MainALU|Add1~25 ))))
// \MainALU|Add1~27  = CARRY((\MainController|brin [13] & ((!\MainALU|Add1~25 ) # (!\MainController|arin [13]))) # (!\MainController|brin [13] & (!\MainController|arin [13] & !\MainALU|Add1~25 )))

	.dataa(\MainController|brin [13]),
	.datab(\MainController|arin [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~25 ),
	.combout(\MainALU|Add1~26_combout ),
	.cout(\MainALU|Add1~27 ));
// synopsys translate_off
defparam \MainALU|Add1~26 .lut_mask = 16'h692B;
defparam \MainALU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneiv_lcell_comb \MainALU|Add1~28 (
// Equation(s):
// \MainALU|Add1~28_combout  = ((\MainController|brin [14] $ (\MainController|arin [14] $ (\MainALU|Add1~27 )))) # (GND)
// \MainALU|Add1~29  = CARRY((\MainController|brin [14] & (\MainController|arin [14] & !\MainALU|Add1~27 )) # (!\MainController|brin [14] & ((\MainController|arin [14]) # (!\MainALU|Add1~27 ))))

	.dataa(\MainController|brin [14]),
	.datab(\MainController|arin [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~27 ),
	.combout(\MainALU|Add1~28_combout ),
	.cout(\MainALU|Add1~29 ));
// synopsys translate_off
defparam \MainALU|Add1~28 .lut_mask = 16'h964D;
defparam \MainALU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneiv_lcell_comb \MainALU|Add1~30 (
// Equation(s):
// \MainALU|Add1~30_combout  = (\MainController|arin [15] & ((\MainController|brin [15] & (!\MainALU|Add1~29 )) # (!\MainController|brin [15] & (\MainALU|Add1~29  & VCC)))) # (!\MainController|arin [15] & ((\MainController|brin [15] & ((\MainALU|Add1~29 ) # 
// (GND))) # (!\MainController|brin [15] & (!\MainALU|Add1~29 ))))
// \MainALU|Add1~31  = CARRY((\MainController|arin [15] & (\MainController|brin [15] & !\MainALU|Add1~29 )) # (!\MainController|arin [15] & ((\MainController|brin [15]) # (!\MainALU|Add1~29 ))))

	.dataa(\MainController|arin [15]),
	.datab(\MainController|brin [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add1~29 ),
	.combout(\MainALU|Add1~30_combout ),
	.cout(\MainALU|Add1~31 ));
// synopsys translate_off
defparam \MainALU|Add1~30 .lut_mask = 16'h694D;
defparam \MainALU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneiv_lcell_comb \MainALU|Add1~32 (
// Equation(s):
// \MainALU|Add1~32_combout  = \MainALU|Add1~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Add1~31 ),
	.combout(\MainALU|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Add1~32 .lut_mask = 16'hF0F0;
defparam \MainALU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout  = (\MainController|brin [11]) # ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout  & \MainController|brin [10]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout ),
	.datab(\MainController|brin [10]),
	.datac(\MainController|brin [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9 .lut_mask = 16'hF8F8;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[17] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] = \MainController|brin [13] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout  & \MainController|brin [12])))

	.dataa(\MainController|brin [13]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout ),
	.datac(\MainController|brin [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[17] .lut_mask = 16'h6A6A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  = \MainController|brin [12] $ (((\MainController|brin [11]) # ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout  & \MainController|brin [10]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout ),
	.datab(\MainController|brin [10]),
	.datac(\MainController|brin [12]),
	.datad(\MainController|brin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5 .lut_mask = 16'h0F78;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[15] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [15] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] $ ((\MainController|arin 
// [15])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] & ((!\MainController|arin [14]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.datac(\MainController|arin [15]),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [15]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[15] .lut_mask = 16'h486A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[16] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [16] = (\MainController|arin [15] & (\MainController|brin [11] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout  $ (\MainController|brin [10])))) # 
// (!\MainController|arin [15] & (\MainController|brin [11] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout  & \MainController|brin [10])))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~7_combout ),
	.datab(\MainController|brin [10]),
	.datac(\MainController|arin [15]),
	.datad(\MainController|brin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [16]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[16] .lut_mask = 16'h6708;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[14] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [14] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (\MainController|arin [14] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (((!\MainController|arin [13] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]))))

	.dataa(\MainController|arin [14]),
	.datab(\MainController|arin [13]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [14]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[14] .lut_mask = 16'h5A30;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  = \MainController|brin [14] $ (((\MainController|brin [13]) # ((\MainController|brin [12] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout ))))

	.dataa(\MainController|brin [13]),
	.datab(\MainController|brin [14]),
	.datac(\MainController|brin [12]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6 .lut_mask = 16'h3666;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[11] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [11] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  & ((\MainController|arin [10]) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & \MainController|arin [11])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & ((\MainController|arin [11]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datac(\MainController|arin [10]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[11] .lut_mask = 16'hECA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[13] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [13] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (\MainController|arin [13] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (((!\MainController|arin [12] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]))))

	.dataa(\MainController|arin [13]),
	.datab(\MainController|arin [12]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [13]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[13] .lut_mask = 16'h5A30;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[12] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [12] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (\MainController|arin [12] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] & !\MainController|arin [11]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.datab(\MainController|arin [12]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [12]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[12] .lut_mask = 16'h2878;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[10] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [10] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  & ((\MainController|arin [9]) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & \MainController|arin [10])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & (\MainController|arin [10])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datac(\MainController|arin [10]),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[10] .lut_mask = 16'hEAC0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [8] = (\MainController|arin [8] & \MainController|brin [15])

	.dataa(gnd),
	.datab(\MainController|arin [8]),
	.datac(gnd),
	.datad(\MainController|brin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[8] .lut_mask = 16'hCC00;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[9] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [9] = (\MainController|arin [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ) # ((\MainController|arin [8] & 
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout )))) # (!\MainController|arin [9] & (\MainController|arin [8] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout )))

	.dataa(\MainController|arin [9]),
	.datab(\MainController|arin [8]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[9] .lut_mask = 16'hEAC0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [7] = (\MainController|arin [7] & \MainController|brin [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [7]),
	.datad(\MainController|brin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[7] .lut_mask = 16'hF000;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [8] = (\MainController|arin [8] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ) # ((\MainController|arin [7] & 
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout )))) # (!\MainController|arin [8] & (\MainController|arin [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ))))

	.dataa(\MainController|arin [8]),
	.datab(\MainController|arin [7]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[8] .lut_mask = 16'hECA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [6] = (\MainController|arin [6] & \MainController|brin [15])

	.dataa(\MainController|arin [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|brin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[6] .lut_mask = 16'hAA00;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [7] = (\MainController|arin [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ) # ((\MainController|arin [6] & 
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout )))) # (!\MainController|arin [7] & (((\MainController|arin [6] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ))))

	.dataa(\MainController|arin [7]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datac(\MainController|arin [6]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[7] .lut_mask = 16'hF888;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [5] = (\MainController|brin [15] & \MainController|arin [5])

	.dataa(gnd),
	.datab(\MainController|brin [15]),
	.datac(\MainController|arin [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[5] .lut_mask = 16'hC0C0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~10 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~10_combout  = !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~9 
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~11  = CARRY(!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~9 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~9 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~10_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~11 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~10 .lut_mask = 16'h0F0F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~8 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~8_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [15] $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~7 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~9  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [15] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~7 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [15]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~7 ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~7 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~8_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~9 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~8 .lut_mask = 16'h964D;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [4] = (\MainController|arin [4] & \MainController|brin [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [4]),
	.datad(\MainController|brin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[4] .lut_mask = 16'hF000;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[16] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [16] = (\MainController|arin [15] & (\MainController|brin [3] & (\MainController|brin [1] $ (\MainController|brin [2])))) # (!\MainController|arin [15] & (\MainController|brin [3] $ 
// (((\MainController|brin [1] & \MainController|brin [2])))))

	.dataa(\MainController|arin [15]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|brin [3]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [16]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[16] .lut_mask = 16'h34D0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[13] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [13] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & ((\MainController|arin [13] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (!\MainController|arin [12] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.datab(\MainController|arin [12]),
	.datac(\MainController|arin [13]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [13]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[13] .lut_mask = 16'h1BA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[15] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [15] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainController|arin [15] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (((!\MainController|arin [14] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]))))

	.dataa(\MainController|arin [15]),
	.datab(\MainController|arin [14]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [15]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[15] .lut_mask = 16'h5A30;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[16] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [16] = (\MainController|brin [1] & ((\MainController|brin [0]) # (!\MainController|arin [15])))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [15]),
	.datac(\MainController|brin [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [16]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[16] .lut_mask = 16'hA2A2;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[14] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [14] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] $ (((\MainController|arin 
// [14]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] & (!\MainController|arin [13])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datab(\MainController|arin [13]),
	.datac(\MainController|arin [14]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [14]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[14] .lut_mask = 16'h5A22;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[13] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [13] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainController|arin [13] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] & !\MainController|arin [12]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.datab(\MainController|arin [13]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datad(\MainController|arin [12]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [13]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[13] .lut_mask = 16'h2878;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[15] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [15] = (\MainController|brin [0] & (\MainController|brin [1] $ (((\MainController|arin [15]))))) # (!\MainController|brin [0] & (\MainController|brin [1] & (!\MainController|arin [14])))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [14]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [15]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[15] .lut_mask = 16'h52A2;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~0_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [13] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [15] $ (VCC))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [13] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [15] & VCC))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~1  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [13] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [15]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [13]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~0_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~1 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~0 .lut_mask = 16'h6688;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~2_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [16] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [14] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~1  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [14] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~1 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [16] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [14] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~1 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [14] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~1 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~3  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [16] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [14] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~1 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [16] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~1 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [14]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [16]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~1 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~2_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~3 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~2 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~4 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~4_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [13] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [15] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~3 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~5  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [13] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [15]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~3 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [13] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [15] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~3 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [13]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~3 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~4_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~5 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~4 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~6 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~6_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [14] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [16] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~5  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [16] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~5 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [14] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [16] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~5 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [16] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~5 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~7  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [14] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [16] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~5 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [14] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~5 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [16]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [14]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~5 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~6_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~7 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~6 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [3] = (\MainController|arin [3] & \MainController|brin [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [3]),
	.datad(\MainController|brin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[3] .lut_mask = 16'hF000;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [2] = (\MainController|brin [15] & \MainController|arin [2])

	.dataa(\MainController|brin [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[2] .lut_mask = 16'hAA00;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [1] = (\MainController|arin [1] & \MainController|brin [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [1]),
	.datad(\MainController|brin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[1] .lut_mask = 16'hF000;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [0] = (\MainController|arin [0] & \MainController|brin [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [0]),
	.datad(\MainController|brin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[0] .lut_mask = 16'hF000;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [0] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & \MainController|arin [0])

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datab(gnd),
	.datac(\MainController|arin [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[0] .lut_mask = 16'hA0A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [2] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & ((\MainController|arin [2] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (!\MainController|arin [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]))))

	.dataa(\MainController|arin [1]),
	.datab(\MainController|arin [2]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[2] .lut_mask = 16'h35C0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [3] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] $ ((\MainController|arin 
// [3])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & ((!\MainController|arin [2]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.datac(\MainController|arin [3]),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[3] .lut_mask = 16'h286C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [1] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (\MainController|arin [1] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] & !\MainController|arin [0]))))

	.dataa(\MainController|arin [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datad(\MainController|arin [0]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[1] .lut_mask = 16'h4878;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [0] = \MainController|brin [13] $ (((\MainController|arin [0] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout ) # (\MainController|brin [12]))) # 
// (!\MainController|arin [0] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout  & \MainController|brin [12]))))

	.dataa(\MainController|arin [0]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout ),
	.datac(\MainController|brin [12]),
	.datad(\MainController|brin [13]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[0] .lut_mask = 16'h17E8;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [2] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] $ (((\MainController|arin 
// [2]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & (!\MainController|arin [1])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.datac(\MainController|arin [1]),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[2] .lut_mask = 16'h268C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~12 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~12_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [0] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [2] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~11 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~13  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [0] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [2]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~11 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [0] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [2] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~11 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [0]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[5]~11 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~12_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~13 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~12 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~14 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~14_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [1] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~13  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~13 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~13 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~13 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~15  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [1] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~13 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [3] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~13 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [1]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~13 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~14_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~15 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~14 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~16 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~16_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [0] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [2] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~15 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~17  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [0] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [2]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~15 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [0] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [2] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~15 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [0]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~15 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~16_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~17 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~16 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~18 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~18_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [0] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~0_combout  
// & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~17  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~0_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~17 )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [0] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~0_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~17 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~0_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~17 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~19  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [0] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~0_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~17 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [0] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~17 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~0_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [0]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~17 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~18_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~19 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~18 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~20 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~20_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~2_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [1] 
// $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~19 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~21  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [1]) 
// # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~19 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [1] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~19 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[1]~2_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~19 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~20_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~21 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~20 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~22 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~22_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~4_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [2] 
// & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~21  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [2] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~21 
// )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~4_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [2] & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~21 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [2] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~21 ) # 
// (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~23  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~4_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [2] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~21 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~4_combout  & 
// ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~21 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [2]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[2]~4_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~21 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~22_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~23 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~22 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~24 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~24_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~6_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [3] 
// $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~23 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~25  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~6_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [3]) 
// # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~23 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~6_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [3] 
// & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~23 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[3]~6_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~23 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~24_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~25 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~24 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~26 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~26_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~8_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [4] 
// & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~25  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [4] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~25 
// )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~8_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [4] & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~25 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [4] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~25 ) # 
// (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~27  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~8_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [4] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~25 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~8_combout  & 
// ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~25 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [4]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[4]~8_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~25 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~26_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~27 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~26 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~28 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~28_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [5] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~10_combout 
//  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~27 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~29  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~10_combout ) 
// # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~27 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [5] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~10_combout  
// & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~27 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~27 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~28_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~29 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~28 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~30 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~30_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [6] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [7] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~29  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~29 )))) 
// # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [6] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~29 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~29 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~31  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [6] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [7] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~29 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [6] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~29 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [7]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [6]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~29 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~30_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~31 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~30 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~32 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~32_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [7] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [8] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~31 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~33  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [8]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~31 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [7] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [8] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~31 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [7]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~31 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~32_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~33 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~32 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~34 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~34_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [8] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [9] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~33  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [9] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~33 )))) 
// # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [8] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [9] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~33 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~33 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~35  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [8] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [9] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~33 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [8] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~33 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [9]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [8]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~33 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~34_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~35 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~34 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~36 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~36_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [12] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [10] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~35 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~37  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [12] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [10]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~35 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [12] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [10] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~35 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [12]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~35 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~36_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~37 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~36 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~38 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~38_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [13] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~37  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [13] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~37 
// )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [13] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~37 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [13] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~37 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~39  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [11] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [13] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~37 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [11] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~37 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [13]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [11]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~37 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~38_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~39 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~38 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~40 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~40_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [16] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [14] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~39 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~41  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [16] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [14]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~39 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [16] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [14] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~39 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [16]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~39 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~40_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~41 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~40 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~42 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~42_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [15] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~41 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~41  & VCC)))) 
// # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [15] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~41 ) # (GND))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~41 ))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~43  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [15] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~41 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [15] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~41 ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [15]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~41 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~42_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~43 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~42 .lut_mask = 16'h694D;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[12] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [12] = (\MainController|arin [12] & \MainController|brin [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [12]),
	.datad(\MainController|brin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [12]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[12] .lut_mask = 16'hF000;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[11] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [11] = (\MainController|brin [15] & \MainController|arin [11])

	.dataa(\MainController|brin [15]),
	.datab(gnd),
	.datac(\MainController|arin [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[11] .lut_mask = 16'hA0A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[10] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [10] = (\MainController|arin [10] & \MainController|brin [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [10]),
	.datad(\MainController|brin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[10] .lut_mask = 16'hF000;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[9] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [9] = (\MainController|arin [9] & \MainController|brin [15])

	.dataa(\MainController|arin [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|brin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[9] .lut_mask = 16'hAA00;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[13] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [13] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainController|arin [13] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (((!\MainController|arin [12] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]))))

	.dataa(\MainController|arin [13]),
	.datab(\MainController|arin [12]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [13]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[13] .lut_mask = 16'h53A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[11] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [11] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (\MainController|arin [11] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (((!\MainController|arin [10] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]))))

	.dataa(\MainController|arin [11]),
	.datab(\MainController|arin [10]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[11] .lut_mask = 16'h5A30;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[14] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [14] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & ((\MainController|arin [14] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (!\MainController|arin [13] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datab(\MainController|arin [13]),
	.datac(\MainController|arin [14]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [14]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[14] .lut_mask = 16'h1BA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[16] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [16] = (\MainController|arin [15] & (\MainController|brin [5] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  $ (\MainController|brin [4])))) # 
// (!\MainController|arin [15] & (\MainController|brin [5] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  & \MainController|brin [4])))))

	.dataa(\MainController|arin [15]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datac(\MainController|brin [5]),
	.datad(\MainController|brin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [16]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[16] .lut_mask = 16'h34D0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[13] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [13] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] $ (\MainController|arin 
// [13])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (!\MainController|arin [12] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17])))

	.dataa(\MainController|arin [12]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datad(\MainController|arin [13]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [13]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[13] .lut_mask = 16'h34C4;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[11] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [11] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] $ (((\MainController|arin 
// [11]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] & (!\MainController|arin [10])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datab(\MainController|arin [10]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[11] .lut_mask = 16'h52A2;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[10] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [10] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] $ (\MainController|arin 
// [10])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (!\MainController|arin [9] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.datab(\MainController|arin [9]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datad(\MainController|arin [10]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[10] .lut_mask = 16'h1AB0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[12] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [12] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] $ ((\MainController|arin 
// [12])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & ((!\MainController|arin [11]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datac(\MainController|arin [12]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [12]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[12] .lut_mask = 16'h486A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[9] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [9] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (\MainController|arin [9] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] & !\MainController|arin [8]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.datab(\MainController|arin [9]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datad(\MainController|arin [8]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[9] .lut_mask = 16'h2878;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[11] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [11] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] $ (((\MainController|arin 
// [11]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & (!\MainController|arin [10])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datac(\MainController|arin [10]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[11] .lut_mask = 16'h468A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[12] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [12] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainController|arin [12] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] & !\MainController|arin [11]))))

	.dataa(\MainController|arin [12]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [12]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[12] .lut_mask = 16'h4878;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[10] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [10] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] $ ((\MainController|arin 
// [10])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & ((!\MainController|arin [9]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datac(\MainController|arin [10]),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[10] .lut_mask = 16'h486A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[11] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [11] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] $ (((\MainController|arin 
// [11]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] & (!\MainController|arin [10])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.datab(\MainController|arin [10]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[11] .lut_mask = 16'h52A2;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[9] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [9] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & ((\MainController|arin [9] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (!\MainController|arin [8] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]))))

	.dataa(\MainController|arin [8]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datac(\MainController|arin [9]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[9] .lut_mask = 16'h1DC0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[14] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14] = (\MainController|brin [0] & (\MainController|brin [1] $ ((\MainController|arin [14])))) # (!\MainController|brin [0] & (\MainController|brin [1] & ((!\MainController|arin [13]))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|brin [0]),
	.datac(\MainController|arin [14]),
	.datad(\MainController|arin [13]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[14] .lut_mask = 16'h486A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[12] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [12] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] $ (((\MainController|arin 
// [12]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17] & (!\MainController|arin [11])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.datab(\MainController|arin [11]),
	.datac(\MainController|arin [12]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [12]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[12] .lut_mask = 16'h5A22;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[13] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [13] = (\MainController|brin [0] & (\MainController|arin [13] $ (((\MainController|brin [1]))))) # (!\MainController|brin [0] & (((!\MainController|arin [12] & \MainController|brin [1]))))

	.dataa(\MainController|arin [13]),
	.datab(\MainController|arin [12]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [13]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[13] .lut_mask = 16'h53A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[12] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12] = (\MainController|brin [0] & (\MainController|brin [1] $ ((\MainController|arin [12])))) # (!\MainController|brin [0] & (\MainController|brin [1] & ((!\MainController|arin [11]))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|brin [0]),
	.datac(\MainController|arin [12]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[12] .lut_mask = 16'h486A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~0_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] $ (VCC))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] & VCC))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~1  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~0_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~1 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~0 .lut_mask = 16'h6688;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~2_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [13] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~1 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [13] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~1 ) # (GND)))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~3  = CARRY((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~1 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [13]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~1 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~2_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~3 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~2 .lut_mask = 16'h5A5F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~4 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~4_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [12] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~3 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~5  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [12]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~3 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [12] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~3 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~3 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~4_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~5 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~4 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~6 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~6_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [9] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~5  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [9] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~5 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [9] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~5 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~5 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~7  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [11] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [9] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~5 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [11] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~5 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [9]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [11]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~5 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~6_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~7 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~6 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~8 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~8_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [12] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [10] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~7 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~9  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [12] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [10]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~7 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [12] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [10] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~7 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [12]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~7 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~8_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~9 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~8 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~10 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~10_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [11] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~9  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [11] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~9 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [11] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~9 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~9 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~11  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [9] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [11] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~9 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [9] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~9 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [11]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [9]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~9 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~10_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~11 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~10 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~12 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~12_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [10] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [12] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~11 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~13  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [10] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [12]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~11 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [10] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [12] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~11 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [10]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~11 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~12_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~13 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~12 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~14 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~14_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [13] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [11] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~13  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [11] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~13 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [13] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [11] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~13 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~13 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~15  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [13] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [11] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~13 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [13] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~13 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [11]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [13]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~13 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~14_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~15 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~14 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~16 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~16_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [14] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [16] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~15 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~17  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [14] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [16]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~15 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [14] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [16] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~15 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [14]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~15 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~16_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~17 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~16 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~18 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~18_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[6]~12_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] 
// & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~17 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~17  & VCC)))) 
// # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[6]~12_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~17 ) # 
// (GND))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~17 ))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~19  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[6]~12_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~17 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[6]~12_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~17 ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[6]~12_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~17 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~18_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~19 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~18 .lut_mask = 16'h694D;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~20 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~20_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~19  $ (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~21  = CARRY(!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~19 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~19 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~20_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~21 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~20 .lut_mask = 16'hF00F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~22 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~22_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [13] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [11] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~21  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [11] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~21 
// )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [13] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [11] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~21 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~21 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~23  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [13] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [11] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~21 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [13] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~21 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [11]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [13]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~21 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~22_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~23 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~22 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[10] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [10] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] $ ((\MainController|arin 
// [10])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] & ((!\MainController|arin [9]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datab(\MainController|arin [10]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[10] .lut_mask = 16'h606A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[12] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [12] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainController|arin [12] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (((!\MainController|arin [11] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]))))

	.dataa(\MainController|arin [12]),
	.datab(\MainController|arin [11]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [12]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[12] .lut_mask = 16'h53A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[11] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [11] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & ((\MainController|arin [11] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (!\MainController|arin [10] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]))))

	.dataa(\MainController|arin [10]),
	.datab(\MainController|arin [11]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[11] .lut_mask = 16'h35C0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[9] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [9] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (\MainController|arin [9] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (((!\MainController|arin [8] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]))))

	.dataa(\MainController|arin [9]),
	.datab(\MainController|arin [8]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[9] .lut_mask = 16'h5A30;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [6] = (\MainController|arin [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & \MainController|arin [6])))) # (!\MainController|arin [5] & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & \MainController|arin 
// [6]))))

	.dataa(\MainController|arin [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[6] .lut_mask = 16'hF888;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [8] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] $ (\MainController|arin 
// [8])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (!\MainController|arin [7] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.datab(\MainController|arin [7]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datad(\MainController|arin [8]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[8] .lut_mask = 16'h1AB0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [5] = (\MainController|arin [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  & \MainController|arin [4])))) # (!\MainController|arin [5] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  & ((\MainController|arin 
// [4]))))

	.dataa(\MainController|arin [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[5] .lut_mask = 16'hECA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [7] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (\MainController|arin [7] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] & !\MainController|arin [6]))))

	.dataa(\MainController|arin [7]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[7] .lut_mask = 16'h606C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [6] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] $ (\MainController|arin 
// [6])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (!\MainController|arin [5] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17])))

	.dataa(\MainController|arin [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[6] .lut_mask = 16'h34C4;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [3] = (\MainController|arin [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ) # ((\MainController|arin [2] & 
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout )))) # (!\MainController|arin [3] & (\MainController|arin [2] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ))))

	.dataa(\MainController|arin [3]),
	.datab(\MainController|arin [2]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[3] .lut_mask = 16'hECA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [5] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (\MainController|arin [5] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] & !\MainController|arin [4]))))

	.dataa(\MainController|arin [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[5] .lut_mask = 16'h606C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [4] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (\MainController|arin [4] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (((!\MainController|arin [3] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.datab(\MainController|arin [4]),
	.datac(\MainController|arin [3]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[4] .lut_mask = 16'h2788;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [2] = (\MainController|arin [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & \MainController|arin [2])))) # (!\MainController|arin [1] & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & \MainController|arin 
// [2]))))

	.dataa(\MainController|arin [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[2] .lut_mask = 16'hF888;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [1] = (\MainController|arin [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ) # ((\MainController|arin [0] & 
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout )))) # (!\MainController|arin [1] & (\MainController|arin [0] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ))))

	.dataa(\MainController|arin [1]),
	.datab(\MainController|arin [0]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[1] .lut_mask = 16'hECA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [3] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & ((\MainController|arin [3] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout  & (!\MainController|arin [2] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5_combout ),
	.datab(\MainController|arin [2]),
	.datac(\MainController|arin [3]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[3] .lut_mask = 16'h1BA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [4] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] $ (((\MainController|arin 
// [4]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & (!\MainController|arin [3])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.datac(\MainController|arin [3]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[4] .lut_mask = 16'h268C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] $ (\MainController|arin 
// [6])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (!\MainController|arin [5] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17])))

	.dataa(\MainController|arin [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[6] .lut_mask = 16'h34C4;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [5] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & ((\MainController|arin [5] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (!\MainController|arin [4] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]))))

	.dataa(\MainController|arin [4]),
	.datab(\MainController|arin [5]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[5] .lut_mask = 16'h35C0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] $ ((\MainController|arin 
// [7])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & ((!\MainController|arin [6]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datac(\MainController|arin [7]),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[7] .lut_mask = 16'h486A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [6] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & ((\MainController|arin [6] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (!\MainController|arin [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]))))

	.dataa(\MainController|arin [5]),
	.datab(\MainController|arin [6]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[6] .lut_mask = 16'h35C0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [4] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] $ ((\MainController|arin 
// [4])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] & ((!\MainController|arin [3]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datac(\MainController|arin [4]),
	.datad(\MainController|arin [3]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[4] .lut_mask = 16'h286C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~8 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~8_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [6] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [4] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~7 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~9  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [6] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [4]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~7 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [6] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [4] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~7 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [6]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[3]~7 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~8_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~9 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~8 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~10 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~10_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~9  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~9 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~9 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~9 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~11  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~9 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [5] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~9 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~9 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~10_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~11 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~10 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~12 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~12_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [4] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~11 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~13  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [4] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~11 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [4] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~11 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [4]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~11 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~12_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~13 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~12 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~14 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~14_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [3] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~13  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~13 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~13 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~13 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~15  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [3] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~13 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [1] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~13 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [3]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~13 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~14_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~15 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~14 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~16 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~16_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [4] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [2] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~15 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~17  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [4] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [2]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~15 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [4] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [2] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~15 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [4]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~15 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~16_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~17 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~16 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~18 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~18_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [5] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~17  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~17 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~17 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~17 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~19  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [5] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~17 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [3] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~17 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [5]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~17 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~18_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~19 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~18 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~20 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~20_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [4] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [6] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~19 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~21  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [4] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [6]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~19 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [4] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [6] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~19 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [4]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~19 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~20_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~21 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~20 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~22 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~22_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [7] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~21  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~21 )))) 
// # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~21 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~21 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~23  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [7] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~21 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [5] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~21 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [7]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~21 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~22_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~23 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~22 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~24 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~24_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [6] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [8] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~23 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~25  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [6] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [8]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~23 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [6] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [8] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~23 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [6]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~23 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~24_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~25 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~24 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~26 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~26_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [9] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~25  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [9] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~25 )))) 
// # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [9] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~25 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~25 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~27  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [11] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [9] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~25 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [11] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~25 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [9]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [11]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~25 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~26_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~27 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~26 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~28 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~28_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [10] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [12] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~27 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~29  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [10] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [12]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~27 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [10] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [12] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~27 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [10]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~27 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~28_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~29 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~28 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~8_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~12_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~8_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~12_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~8_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~12_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19 
// )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[4]~8_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~10_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~14_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~14_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~10_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~14_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~14_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~23  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~10_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~14_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~10_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~14_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[5]~10_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~23 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~12_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~16_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~23 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~25  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~12_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~16_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~23 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~12_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~16_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~23 
// )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[6]~12_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~23 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~25 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~18_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~14_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~25  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~14_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~25 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~18_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~14_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~25 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~14_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~25 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~27  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~18_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~14_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~25 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~18_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~25 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~14_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[9]~18_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~25 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~27 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~28 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~28_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~20_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~16_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~27 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~29  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~20_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~16_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~27 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~20_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~16_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~27 
// )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[10]~20_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~27 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~28_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~29 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~28 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~30 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~30_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~18_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~22_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~29  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~22_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~29 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~18_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~22_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~29 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~22_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~29 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~31  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~18_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~22_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~29 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~18_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~29 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~22_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[9]~18_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~29 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~30_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~31 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~30 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~32 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~32_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~20_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~24_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~31 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~33  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~20_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~24_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~31 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~20_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~24_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~31 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[10]~20_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~31 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~32_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~33 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~32 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~34 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~34_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~26_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~22_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~33  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~22_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~33 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~26_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~22_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~33 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~22_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~33 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~35  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~26_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~22_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~33 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~26_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~33 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~22_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[13]~26_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~33 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~34_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~35 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~34 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~36 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~36_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~24_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~28_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~35 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~37  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~24_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~28_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~35 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~24_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~28_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~35 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[12]~24_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~35 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~36_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~37 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~36 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~38 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~38_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~26_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~30_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~37  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~30_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~37 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~26_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~30_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~37 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~30_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~37 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~39  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~26_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~30_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~37 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~26_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~37 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~30_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[13]~26_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[15]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~37 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~38_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~39 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~38 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~40 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~40_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~28_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~32_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~39 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~41  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~28_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~32_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~39 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~28_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~32_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~39 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~28_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~39 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~40_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~41 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~40 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~42 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~42_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~34_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~22_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~41  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~22_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~41 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~34_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~22_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~41 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~22_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~41 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~43  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~34_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~22_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~41 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~34_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~41 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~22_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[17]~34_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~41 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~42_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~43 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~42 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~44 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~44_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [9] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~36_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~43 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~45  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~36_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~43 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [9] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~36_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~43 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [9]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~43 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~44_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~45 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~44 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~46 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~46_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [10] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~38_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~45  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~38_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~45 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [10] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~38_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~45 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~38_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~45 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~47  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [10] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~38_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~45 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [10] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~45 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~38_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [10]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[19]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~45 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~46_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~47 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~46 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~48 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~48_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [11] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~40_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~47 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~49  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~40_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~47 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [11] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~40_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~47 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [11]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[20]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~47 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~48_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~49 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~48 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~50 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~50_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~42_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [12] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~49  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [12] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~49 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~42_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [12] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~49 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [12] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~49 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~51  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~42_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [12] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~49 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~42_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~49 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [12]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~42_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~49 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~50_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~51 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~50 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[15] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [15] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainController|arin [15] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & !\MainController|arin [14]))))

	.dataa(\MainController|arin [15]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [15]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[15] .lut_mask = 16'h606C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[14] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [14] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] $ (\MainController|arin 
// [14])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (!\MainController|arin [13] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17])))

	.dataa(\MainController|arin [13]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [14]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[14] .lut_mask = 16'h34C4;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[16] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [16] = (\MainController|arin [15] & (\MainController|brin [9] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout  $ (\MainController|brin [8])))) # 
// (!\MainController|arin [15] & (\MainController|brin [9] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout  & \MainController|brin [8])))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~2_combout ),
	.datab(\MainController|arin [15]),
	.datac(\MainController|brin [9]),
	.datad(\MainController|brin [8]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [16]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[16] .lut_mask = 16'h52B0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~24 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~24_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [14] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [16] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~23 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~25  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [14] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [16]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~23 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [14] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [16] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~23 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [14]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[11]~23 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~24_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~25 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~24 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~26 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~26_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [15] & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~25 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [15] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~25 ) # 
// (GND))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [15] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~25  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [15] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~25 ))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~27  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~25 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [15]))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [15] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~25 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~25 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~26_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~27 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~26 .lut_mask = 16'h692B;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~28 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~28_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~27  $ (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~29  = CARRY(!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~27 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~27 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~28_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~29 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~28 .lut_mask = 16'hF00F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[15]~30 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[15]~30_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~29 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~29 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[15]~30 .lut_mask = 16'hF0F0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[13] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [13] = (\MainController|arin [12] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ) # ((\MainController|arin [13] & 
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout )))) # (!\MainController|arin [12] & (\MainController|arin [13] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout )))

	.dataa(\MainController|arin [12]),
	.datab(\MainController|arin [13]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [13]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[13] .lut_mask = 16'hEAC0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[12] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [12] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  & ((\MainController|arin [11]) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & \MainController|arin [12])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & (\MainController|arin [12])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datac(\MainController|arin [12]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [12]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[12] .lut_mask = 16'hEAC0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[15] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [15] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (\MainController|arin [15] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] & !\MainController|arin [14]))))

	.dataa(\MainController|arin [15]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datac(\MainController|arin [14]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [15]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[15] .lut_mask = 16'h660C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~30 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~30_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [15] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~29 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~29  & VCC)))) 
// # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [15] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~29 ) # (GND))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~29 ))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~31  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [15] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~29 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [15] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~29 ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [15]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[14]~29 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~30_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~31 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~30 .lut_mask = 16'h694D;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~32 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~32_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~31  $ (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~33  = CARRY(!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~31 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~31 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~32_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~33 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~32 .lut_mask = 16'hF00F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[17]~34 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[17]~34_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~33 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~33 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[17]~34 .lut_mask = 16'hF0F0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[16] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [16] = (\MainController|arin [15] & (\MainController|brin [7] & (\MainController|brin [6] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout )))) # 
// (!\MainController|arin [15] & (\MainController|brin [7] $ (((\MainController|brin [6] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout )))))

	.dataa(\MainController|brin [7]),
	.datab(\MainController|brin [6]),
	.datac(\MainController|arin [15]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [16]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[16] .lut_mask = 16'h268A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[14] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [14] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (\MainController|arin [14] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (((!\MainController|arin [13] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]))))

	.dataa(\MainController|arin [14]),
	.datab(\MainController|arin [13]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [14]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[14] .lut_mask = 16'h5A30;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[15] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [15] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] $ ((\MainController|arin 
// [15])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & ((!\MainController|arin [14]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.datac(\MainController|arin [15]),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [15]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[15] .lut_mask = 16'h286C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[13] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [13] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] $ (\MainController|arin 
// [13])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (!\MainController|arin [12] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.datab(\MainController|arin [12]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datad(\MainController|arin [13]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [13]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[13] .lut_mask = 16'h1AB0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[12] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [12] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (\MainController|arin [12] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (((!\MainController|arin [11] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]))))

	.dataa(\MainController|arin [12]),
	.datab(\MainController|arin [11]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [12]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[12] .lut_mask = 16'h5A30;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[10] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [10] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] $ ((\MainController|arin 
// [10])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & ((!\MainController|arin [9]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.datab(\MainController|arin [10]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[10] .lut_mask = 16'h606A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[9] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [9] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] $ (\MainController|arin 
// [9])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (!\MainController|arin [8] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.datab(\MainController|arin [8]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[9] .lut_mask = 16'h1AB0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [8] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] $ ((\MainController|arin 
// [8])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & ((!\MainController|arin [7]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.datab(\MainController|arin [8]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.datad(\MainController|arin [7]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[8] .lut_mask = 16'h606A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [8] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] $ (\MainController|arin 
// [8])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (!\MainController|arin [7] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17])))

	.dataa(\MainController|arin [7]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datad(\MainController|arin [8]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[8] .lut_mask = 16'h1CD0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [6] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] $ ((\MainController|arin 
// [6])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & ((!\MainController|arin [5]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.datab(\MainController|arin [6]),
	.datac(\MainController|arin [5]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[6] .lut_mask = 16'h660A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [5] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainController|arin [5] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17] & !\MainController|arin [4]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.datab(\MainController|arin [5]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[5] .lut_mask = 16'h2878;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] $ (((\MainController|arin 
// [7]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17] & (!\MainController|arin [6])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [17]),
	.datab(\MainController|arin [6]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3_combout ),
	.datad(\MainController|arin [7]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[7] .lut_mask = 16'h52A2;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[10] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [10] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] $ (((\MainController|arin 
// [10]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] & (!\MainController|arin [9])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.datab(\MainController|arin [9]),
	.datac(\MainController|arin [10]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[10] .lut_mask = 16'h5A22;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [8] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (\MainController|arin [8] $ ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17] & !\MainController|arin [7]))))

	.dataa(\MainController|arin [8]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [17]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~0_combout ),
	.datad(\MainController|arin [7]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[8] .lut_mask = 16'h606C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[9] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] $ (\MainController|arin 
// [9])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (!\MainController|arin [8] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17])))

	.dataa(\MainController|arin [8]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[9] .lut_mask = 16'h1CD0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[11] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (\MainController|arin [11] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (((!\MainController|arin [10] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.datab(\MainController|arin [11]),
	.datac(\MainController|arin [10]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[11] .lut_mask = 16'h2788;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[10] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [10] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & ((\MainController|arin [10] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a 
// [17])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout  & (!\MainController|arin [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~1_combout ),
	.datab(\MainController|arin [9]),
	.datac(\MainController|arin [10]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[10] .lut_mask = 16'h1BA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~4 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~4_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [8] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [10] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~3 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~5  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [8] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [10]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~3 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [8] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [10] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~3 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [8]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[1]~3 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~4_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~5 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~4 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~6 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~6_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~5  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~5 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~5 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~5 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~7  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~5 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~5 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~5 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~6_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~7 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~6 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~8 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~8_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [10] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [8] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~7 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~9  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [10] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [8]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~7 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [10] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [8] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~7 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [10]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~7 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~8_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~9 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~8 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~10 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~10_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~9  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~9 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~9 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~9 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~11  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~9 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [5] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~9 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~9 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~10_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~11 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~10 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~12 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~12_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [8] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [6] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~11 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~13  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [8] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [6]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~11 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [8] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [6] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~11 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [8]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~11 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~12_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~13 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~12 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~14 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~14_combout  = (\MainController|brin [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [7] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~13  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~13 )))) # 
// (!\MainController|brin [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~13 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~13 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~15  = CARRY((\MainController|brin [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [7] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~13 )) # (!\MainController|brin [1] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~13 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [7]))))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~13 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~14_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~15 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~14 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~16 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~16_combout  = ((\MainController|brin [1] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [8] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~15 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~17  = CARRY((\MainController|brin [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [8]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~15 ))) # (!\MainController|brin [1] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [8] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~15 )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~15 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~16_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~17 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~16 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~18 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~18_combout  = (\MainController|brin [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [9] & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~17 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~17 ) # 
// (GND))))) # (!\MainController|brin [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [9] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~17  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [9] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~17 ))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~19  = CARRY((\MainController|brin [1] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~17 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [9]))) # (!\MainController|brin [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [9] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~17 )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~17 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~18_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~19 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~18 .lut_mask = 16'h692B;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~20 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~20_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [12] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [10] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~19 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~21  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [12] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [10]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~19 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [12] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [10] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~19 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [12]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~19 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~20_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~21 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~20 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~22 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~22_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [15] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [13] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~21  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [13] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~21 )))) 
// # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [15] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [13] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~21 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [13] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~21 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~23  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [15] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [13] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~21 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [15] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~21 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [13]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [15]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~21 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~22_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~23 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~22 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~24 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~24_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [16] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [14] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~23 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~25  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [16] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [14]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~23 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [16] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [14] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~23 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [16]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~23 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~24_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~25 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~24 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[13]~26 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[13]~26_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~25 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~25 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[13]~26 .lut_mask = 16'hF0F0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~4_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~0_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~15 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~17  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~4_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~0_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~15 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~0_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~15 
// )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[2]~4_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~15 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~17 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~2_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~6_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~17  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~6_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~17 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~6_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~17 
// )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~6_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~17 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~19  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~2_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~6_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~17 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~2_combout 
//  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~17 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~6_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[1]~2_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~17 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~19 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~8_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~4_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~19 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~21  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~8_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~4_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~19 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~8_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~4_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~19 
// )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[4]~8_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~19 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~21 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~10_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~6_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~21  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~6_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~21 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~10_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~6_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~21 
// )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~6_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~21 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~23  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~10_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~6_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~21 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~10_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~21 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~6_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[5]~10_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~21 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~23 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~24 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~24_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~8_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~12_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~23 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~25  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~8_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~12_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~23 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~8_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~12_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~23 
// )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[4]~8_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~23 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~24_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~25 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~24 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~26 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~26_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~14_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~10_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~25  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~10_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~25 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~14_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~10_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~25 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~10_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~25 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~27  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~14_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~10_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~25 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~14_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~25 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~10_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[7]~14_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~25 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~26_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~27 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~26 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~28 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~28_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~16_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~12_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~27 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~29  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~16_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~12_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~27 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~16_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~12_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~27 
// )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[8]~16_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~27 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~28_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~29 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~28 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~30 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~30_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~18_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~14_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~29  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~14_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~29 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~18_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~14_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~29 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~14_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~29 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~31  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~18_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~14_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~29 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~18_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~29 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~14_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[9]~18_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~29 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~30_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~31 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~30 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~32 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~32_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~20_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~16_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~31 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~33  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~20_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~16_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~31 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~20_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~16_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~31 
// )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[10]~20_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~31 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~32_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~33 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~32 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~34 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~34_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~18_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~22_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~33  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~22_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~33 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~18_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~22_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~33 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~22_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~33 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~35  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~18_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~22_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~33 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~18_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~33 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~22_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[9]~18_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~33 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~34_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~35 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~34 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~36 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~36_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~20_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~24_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~35 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~37  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~20_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~24_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~35 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~20_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~24_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~35 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[10]~20_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~35 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~36_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~37 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~36 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~38 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~38_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[13]~26_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~30_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~37  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~30_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~37 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[13]~26_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~30_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~37 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~30_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~37 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~39  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[13]~26_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~30_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~37 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[13]~26_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~37 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~30_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add33_result[13]~26_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[15]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~37 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~38_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~39 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~38 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~40 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~40_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~32_combout  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~24_combout  $ (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~39 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~41  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~32_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~24_combout ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~39 ))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~32_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~24_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~39 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[16]~32_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~39 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~40_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~41 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~40 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~42 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~42_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[17]~34_combout  & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~26_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~41  & VCC)) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~26_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~41 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[17]~34_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~26_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~41 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~26_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~41 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~43  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[17]~34_combout  & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~26_combout  & !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~41 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[17]~34_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~41 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~26_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add29_result[17]~34_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~41 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~42_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~43 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~42 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~44 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~44_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [12] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~28_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~43 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~45  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [12] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~28_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~43 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [12] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~28_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~43 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [12]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~43 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~44_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~45 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~44 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~46 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~46_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[15]~30_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [13] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~45  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [13] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~45 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[15]~30_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [13] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~45 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [13] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~45 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~47  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[15]~30_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [13] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~45 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[15]~30_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~45 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [13]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add37_result[15]~30_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~45 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~46_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~47 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~46 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~27  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~27 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~28 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~27 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~29  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~27 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~27 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~27 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~29 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~28 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~30 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~29  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~29 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~29 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~29 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~31  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~29 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~29 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~29 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~31 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~30 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~32 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~24_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~28_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~31 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~33  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~24_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~28_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~31 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~24_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~28_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~31 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~24_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~31 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~33 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~32 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~34 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~26_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~30_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~33  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~30_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~33 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~26_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~30_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~33 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~30_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~33 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~35  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~26_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~30_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~33 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~26_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~33 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~30_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~26_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~33 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~35 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~34 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~36 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~32_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~28_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~35 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~37  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~32_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~28_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~35 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~32_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~28_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~35 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~32_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~35 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~37 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~36 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~38 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~30_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~34_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~37  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~34_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~37 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~30_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~34_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~37 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~34_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~37 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~39  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~30_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~34_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~37 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~30_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~37 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~34_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~30_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~37 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~39 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~38 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~40 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~32_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~36_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~39 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~41  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~32_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~36_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~39 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~32_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~36_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~39 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~32_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~39 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~41 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~40 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~42 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~34_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~38_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~41  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~38_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~41 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~34_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~38_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~41 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~38_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~41 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~43  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~34_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~38_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~41 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~34_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~41 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~38_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~34_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~41 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~43 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~42 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~44 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~40_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~36_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~43 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~45  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~40_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~36_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~43 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~40_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~36_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~43 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~40_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~43 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~45 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~44 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~46 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~46_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~42_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~38_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~45  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~38_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~45 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~42_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~38_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~45 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~38_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~45 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~47  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~42_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~38_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~45 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~42_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~45 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~38_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~42_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~45 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~46_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~47 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~46 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~48 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~48_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~44_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~40_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~47 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~49  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~44_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~40_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~47 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~44_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~40_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~47 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~44_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~47 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~48_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~49 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~48 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~50 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~50_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~46_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~42_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~49  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~42_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~49 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~46_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~42_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~49 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~42_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~49 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~51  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~46_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~42_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~49 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~46_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~49 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~42_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~46_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~49 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~50_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~51 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~50 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~52 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~52_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~48_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~44_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~51 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~53  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~48_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~44_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~51 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~48_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~44_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~51 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~48_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~51 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~52_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~53 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~52 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~54 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~54_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~50_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~46_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~53  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~46_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~53 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~50_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~46_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~53 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~46_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~53 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~55  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~50_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~46_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~53 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~50_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~53 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~46_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~50_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~53 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~54_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~55 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~54 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneiv_lcell_comb \MainALU|Mux4~2 (
// Equation(s):
// \MainALU|Mux4~2_combout  = (\MainController|functionSelect [3] & (\MainController|brin [4])) # (!\MainController|functionSelect [3] & ((\MainController|functionSelect [0])))

	.dataa(gnd),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainController|brin [4]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux4~2 .lut_mask = 16'hF3C0;
defparam \MainALU|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneiv_lcell_comb \MainALU|Mux4~3 (
// Equation(s):
// \MainALU|Mux4~3_combout  = (\MainController|functionSelect [3] & (((\MainALU|Mux4~2_combout )))) # (!\MainController|functionSelect [3] & ((\MainALU|Mux4~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~54_combout ))) # 
// (!\MainALU|Mux4~2_combout  & (\MainALU|Add1~32_combout ))))

	.dataa(\MainALU|Add1~32_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~54_combout ),
	.datac(\MainController|functionSelect [3]),
	.datad(\MainALU|Mux4~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux4~3 .lut_mask = 16'hFC0A;
defparam \MainALU|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneiv_lcell_comb \MainALU|ShiftLeft0~57 (
// Equation(s):
// \MainALU|ShiftLeft0~57_combout  = (\MainController|brin [1] & ((\MainController|brin [0] & (\MainController|arin [12])) # (!\MainController|brin [0] & ((\MainController|arin [13])))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [12]),
	.datac(\MainController|arin [13]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~57 .lut_mask = 16'h88A0;
defparam \MainALU|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneiv_lcell_comb \MainALU|ShiftLeft0~56 (
// Equation(s):
// \MainALU|ShiftLeft0~56_combout  = (!\MainController|brin [1] & ((\MainController|brin [0] & ((\MainController|arin [14]))) # (!\MainController|brin [0] & (\MainController|arin [15]))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [15]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~56 .lut_mask = 16'h5404;
defparam \MainALU|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneiv_lcell_comb \MainALU|ShiftLeft0~71 (
// Equation(s):
// \MainALU|ShiftLeft0~71_combout  = (\MainController|brin [2] & ((\MainALU|ShiftLeft0~57_combout ) # (\MainALU|ShiftLeft0~56_combout )))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|ShiftLeft0~57_combout ),
	.datac(gnd),
	.datad(\MainALU|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~71 .lut_mask = 16'hAA88;
defparam \MainALU|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneiv_lcell_comb \MainALU|Mux4~4 (
// Equation(s):
// \MainALU|Mux4~4_combout  = (\MainALU|Mux4~1_combout  & ((\MainALU|Mux4~3_combout  & (\MainALU|ShiftLeft0~38_combout )) # (!\MainALU|Mux4~3_combout  & ((\MainALU|ShiftLeft0~71_combout ))))) # (!\MainALU|Mux4~1_combout  & (((\MainALU|Mux4~3_combout ))))

	.dataa(\MainALU|ShiftLeft0~38_combout ),
	.datab(\MainALU|Mux4~1_combout ),
	.datac(\MainALU|Mux4~3_combout ),
	.datad(\MainALU|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux4~4 .lut_mask = 16'hBCB0;
defparam \MainALU|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneiv_lcell_comb \MainALU|Selector8~0 (
// Equation(s):
// \MainALU|Selector8~0_combout  = (!\MainController|functionSelect [2] & (!\MainController|brin [5] & (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & !\MainController|functionSelect [0])))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainController|brin [5]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector8~0 .lut_mask = 16'h0010;
defparam \MainALU|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneiv_lcell_comb \MainALU|Selector8~1 (
// Equation(s):
// \MainALU|Selector8~1_combout  = (\MainALU|dataAcc~0_combout  & ((\MainController|functionSelect [1] & (!\MainController|functionSelect [3])) # (!\MainController|functionSelect [1] & (\MainController|functionSelect [3] & \MainALU|Selector8~0_combout ))))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|dataAcc~0_combout ),
	.datad(\MainALU|Selector8~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector8~1 .lut_mask = 16'h6020;
defparam \MainALU|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneiv_lcell_comb \MainALU|Selector11~0 (
// Equation(s):
// \MainALU|Selector11~0_combout  = (\MainALU|Selector8~1_combout  & ((\MainController|functionSelect [2] & ((\MainController|functionSelect [0]))) # (!\MainController|functionSelect [2] & (\MainALU|Mux4~4_combout ))))

	.dataa(\MainALU|Mux4~4_combout ),
	.datab(\MainController|functionSelect [2]),
	.datac(\MainALU|Selector8~1_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector11~0 .lut_mask = 16'hE020;
defparam \MainALU|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneiv_lcell_comb \MainALU|dataAcc[27] (
// Equation(s):
// \MainALU|dataAcc [27] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|Selector11~0_combout )) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|dataAcc [27])))

	.dataa(\MainALU|Selector11~0_combout ),
	.datab(gnd),
	.datac(\MainALU|dataAcc [27]),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [27]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[27] .lut_mask = 16'hAAF0;
defparam \MainALU|dataAcc[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneiv_lcell_comb \MainController|hacc[8]~0 (
// Equation(s):
// \MainController|hacc[8]~0_combout  = (!\MainController|always0~1_combout  & (!\MainController|always0~0_combout  & \MainController|CurrentState.State7~q ))

	.dataa(\MainController|always0~1_combout ),
	.datab(\MainController|always0~0_combout ),
	.datac(gnd),
	.datad(\MainController|CurrentState.State7~q ),
	.cin(gnd),
	.combout(\MainController|hacc[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|hacc[8]~0 .lut_mask = 16'h1100;
defparam \MainController|hacc[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N27
dffeas \MainController|hacc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[11] .is_wysiwyg = "true";
defparam \MainController|hacc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneiv_lcell_comb \MainController|Selector59~2 (
// Equation(s):
// \MainController|Selector59~2_combout  = (\MainController|arin[10]~0_combout  & ((\MainController|hacc [11]) # ((\MainController|romReg [3] & !\MainController|arin[10]~2_combout )))) # (!\MainController|arin[10]~0_combout  & (\MainController|romReg [3] & 
// ((!\MainController|arin[10]~2_combout ))))

	.dataa(\MainController|arin[10]~0_combout ),
	.datab(\MainController|romReg [3]),
	.datac(\MainController|hacc [11]),
	.datad(\MainController|arin[10]~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector59~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector59~2 .lut_mask = 16'hA0EC;
defparam \MainController|Selector59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneiv_lcell_comb \MainController|Equal0~0 (
// Equation(s):
// \MainController|Equal0~0_combout  = (!\MainController|romReg [10] & (!\MainController|romReg [11] & (!\MainController|romReg [9] & !\MainController|romReg [8])))

	.dataa(\MainController|romReg [10]),
	.datab(\MainController|romReg [11]),
	.datac(\MainController|romReg [9]),
	.datad(\MainController|romReg [8]),
	.cin(gnd),
	.combout(\MainController|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Equal0~0 .lut_mask = 16'h0001;
defparam \MainController|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneiv_lcell_comb \MainController|Equal1~0 (
// Equation(s):
// \MainController|Equal1~0_combout  = (\MainController|romReg [10]) # ((\MainController|romReg [11]) # ((\MainController|romReg [9]) # (!\MainController|romReg [8])))

	.dataa(\MainController|romReg [10]),
	.datab(\MainController|romReg [11]),
	.datac(\MainController|romReg [8]),
	.datad(\MainController|romReg [9]),
	.cin(gnd),
	.combout(\MainController|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Equal1~0 .lut_mask = 16'hFFEF;
defparam \MainController|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneiv_lcell_comb \MainController|Selector104~0 (
// Equation(s):
// \MainController|Selector104~0_combout  = (\MainController|CurrentState.State25~q  & (((\MainController|ram_we~q  & \MainController|Equal0~0_combout )) # (!\MainController|Equal1~0_combout )))

	.dataa(\MainController|ram_we~q ),
	.datab(\MainController|Equal0~0_combout ),
	.datac(\MainController|CurrentState.State25~q ),
	.datad(\MainController|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MainController|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector104~0 .lut_mask = 16'h80F0;
defparam \MainController|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \MainController|CurrentState.State26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.State25~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State26 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneiv_lcell_comb \MainController|Selector104~1 (
// Equation(s):
// \MainController|Selector104~1_combout  = (\MainController|Selector104~0_combout ) # ((\MainController|ram_we~q  & (!\MainController|CurrentState.State25~q  & !\MainController|CurrentState.State26~q )))

	.dataa(\MainController|ram_we~q ),
	.datab(\MainController|CurrentState.State25~q ),
	.datac(\MainController|Selector104~0_combout ),
	.datad(\MainController|CurrentState.State26~q ),
	.cin(gnd),
	.combout(\MainController|Selector104~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector104~1 .lut_mask = 16'hF0F2;
defparam \MainController|Selector104~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneiv_lcell_comb \MainController|ram_we~feeder (
// Equation(s):
// \MainController|ram_we~feeder_combout  = \MainController|Selector104~1_combout 

	.dataa(\MainController|Selector104~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|ram_we~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ram_we~feeder .lut_mask = 16'hAAAA;
defparam \MainController|ram_we~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \MainController|ram_we (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|ram_we~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_we~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_we .is_wysiwyg = "true";
defparam \MainController|ram_we .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneiv_clkctrl \MainController|ram_we~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MainController|ram_we~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MainController|ram_we~clkctrl_outclk ));
// synopsys translate_off
defparam \MainController|ram_we~clkctrl .clock_type = "global clock";
defparam \MainController|ram_we~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneiv_lcell_comb \MainController|Selector103~0 (
// Equation(s):
// \MainController|Selector103~0_combout  = (\MainController|CurrentState.State24~q  & ((\MainController|Equal0~0_combout ) # ((\MainController|ram_re~q  & !\MainController|Equal1~0_combout ))))

	.dataa(\MainController|ram_re~q ),
	.datab(\MainController|CurrentState.State24~q ),
	.datac(\MainController|Equal0~0_combout ),
	.datad(\MainController|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MainController|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector103~0 .lut_mask = 16'hC0C8;
defparam \MainController|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneiv_lcell_comb \MainController|Selector103~1 (
// Equation(s):
// \MainController|Selector103~1_combout  = (\MainController|Selector103~0_combout ) # ((\MainController|ram_re~q  & (!\MainController|CurrentState.State24~q  & !\MainController|CurrentState.State26~q )))

	.dataa(\MainController|Selector103~0_combout ),
	.datab(\MainController|ram_re~q ),
	.datac(\MainController|CurrentState.State24~q ),
	.datad(\MainController|CurrentState.State26~q ),
	.cin(gnd),
	.combout(\MainController|Selector103~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector103~1 .lut_mask = 16'hAAAE;
defparam \MainController|Selector103~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneiv_lcell_comb \MainController|ram_re~feeder (
// Equation(s):
// \MainController|ram_re~feeder_combout  = \MainController|Selector103~1_combout 

	.dataa(gnd),
	.datab(\MainController|Selector103~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|ram_re~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ram_re~feeder .lut_mask = 16'hCCCC;
defparam \MainController|ram_re~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \MainController|ram_re (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|ram_re~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_re~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_re .is_wysiwyg = "true";
defparam \MainController|ram_re .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneiv_clkctrl \MainController|ram_re~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MainController|ram_re~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MainController|ram_re~clkctrl_outclk ));
// synopsys translate_off
defparam \MainController|ram_re~clkctrl .clock_type = "global clock";
defparam \MainController|ram_re~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneiv_lcell_comb \MainController|Selector24~0 (
// Equation(s):
// \MainController|Selector24~0_combout  = (\MainController|arin [0] & (((\MainController|Equal0~0_combout  & \MainController|ram_data_out [0])) # (!\MainController|Equal1~0_combout ))) # (!\MainController|arin [0] & (\MainController|Equal0~0_combout  & 
// (\MainController|ram_data_out [0])))

	.dataa(\MainController|arin [0]),
	.datab(\MainController|Equal0~0_combout ),
	.datac(\MainController|ram_data_out [0]),
	.datad(\MainController|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MainController|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector24~0 .lut_mask = 16'hC0EA;
defparam \MainController|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneiv_lcell_comb \MainController|ram_data_out[0]~1 (
// Equation(s):
// \MainController|ram_data_out[0]~1_combout  = (\MainController|CurrentState.State24~q  & (!\MainController|always0~0_combout  & !\MainController|always0~1_combout ))

	.dataa(\MainController|CurrentState.State24~q ),
	.datab(gnd),
	.datac(\MainController|always0~0_combout ),
	.datad(\MainController|always0~1_combout ),
	.cin(gnd),
	.combout(\MainController|ram_data_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ram_data_out[0]~1 .lut_mask = 16'h000A;
defparam \MainController|ram_data_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N9
dffeas \MainController|ram_data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[0] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneiv_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneiv_lcell_comb \MainController|Selector23~0 (
// Equation(s):
// \MainController|Selector23~0_combout  = (\MainController|Equal1~0_combout  & (((\MainController|ram_data_out [1] & \MainController|Equal0~0_combout )))) # (!\MainController|Equal1~0_combout  & ((\MainController|arin [1]) # ((\MainController|ram_data_out 
// [1] & \MainController|Equal0~0_combout ))))

	.dataa(\MainController|Equal1~0_combout ),
	.datab(\MainController|arin [1]),
	.datac(\MainController|ram_data_out [1]),
	.datad(\MainController|Equal0~0_combout ),
	.cin(gnd),
	.combout(\MainController|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector23~0 .lut_mask = 16'hF444;
defparam \MainController|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N25
dffeas \MainController|ram_data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[1] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneiv_lcell_comb \MainController|Selector22~0 (
// Equation(s):
// \MainController|Selector22~0_combout  = (\MainController|Equal0~0_combout  & ((\MainController|ram_data_out [2]) # ((!\MainController|Equal1~0_combout  & \MainController|arin [2])))) # (!\MainController|Equal0~0_combout  & 
// (!\MainController|Equal1~0_combout  & ((\MainController|arin [2]))))

	.dataa(\MainController|Equal0~0_combout ),
	.datab(\MainController|Equal1~0_combout ),
	.datac(\MainController|ram_data_out [2]),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainController|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector22~0 .lut_mask = 16'hB3A0;
defparam \MainController|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N13
dffeas \MainController|ram_data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[2] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneiv_lcell_comb \MainController|Selector21~0 (
// Equation(s):
// \MainController|Selector21~0_combout  = (\MainController|Equal0~0_combout  & ((\MainController|ram_data_out [3]) # ((!\MainController|Equal1~0_combout  & \MainController|arin [3])))) # (!\MainController|Equal0~0_combout  & 
// (!\MainController|Equal1~0_combout  & ((\MainController|arin [3]))))

	.dataa(\MainController|Equal0~0_combout ),
	.datab(\MainController|Equal1~0_combout ),
	.datac(\MainController|ram_data_out [3]),
	.datad(\MainController|arin [3]),
	.cin(gnd),
	.combout(\MainController|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector21~0 .lut_mask = 16'hB3A0;
defparam \MainController|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N15
dffeas \MainController|ram_data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[3] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneiv_lcell_comb \MainController|Selector20~0 (
// Equation(s):
// \MainController|Selector20~0_combout  = (\MainController|Equal1~0_combout  & (\MainController|Equal0~0_combout  & (\MainController|ram_data_out [4]))) # (!\MainController|Equal1~0_combout  & ((\MainController|arin [4]) # ((\MainController|Equal0~0_combout 
//  & \MainController|ram_data_out [4]))))

	.dataa(\MainController|Equal1~0_combout ),
	.datab(\MainController|Equal0~0_combout ),
	.datac(\MainController|ram_data_out [4]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainController|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector20~0 .lut_mask = 16'hD5C0;
defparam \MainController|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N23
dffeas \MainController|ram_data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[4] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneiv_lcell_comb \MainController|Selector19~0 (
// Equation(s):
// \MainController|Selector19~0_combout  = (\MainController|arin [5] & (((\MainController|Equal0~0_combout  & \MainController|ram_data_out [5])) # (!\MainController|Equal1~0_combout ))) # (!\MainController|arin [5] & (\MainController|Equal0~0_combout  & 
// (\MainController|ram_data_out [5])))

	.dataa(\MainController|arin [5]),
	.datab(\MainController|Equal0~0_combout ),
	.datac(\MainController|ram_data_out [5]),
	.datad(\MainController|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MainController|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector19~0 .lut_mask = 16'hC0EA;
defparam \MainController|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N29
dffeas \MainController|ram_data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[5] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneiv_lcell_comb \MainController|Selector18~0 (
// Equation(s):
// \MainController|Selector18~0_combout  = (\MainController|Equal0~0_combout  & ((\MainController|ram_data_out [6]) # ((!\MainController|Equal1~0_combout  & \MainController|arin [6])))) # (!\MainController|Equal0~0_combout  & 
// (!\MainController|Equal1~0_combout  & ((\MainController|arin [6]))))

	.dataa(\MainController|Equal0~0_combout ),
	.datab(\MainController|Equal1~0_combout ),
	.datac(\MainController|ram_data_out [6]),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainController|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector18~0 .lut_mask = 16'hB3A0;
defparam \MainController|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \MainController|ram_data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[6] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneiv_lcell_comb \MainController|Selector17~0 (
// Equation(s):
// \MainController|Selector17~0_combout  = (\MainController|Equal0~0_combout  & ((\MainController|ram_data_out [7]) # ((!\MainController|Equal1~0_combout  & \MainController|arin [7])))) # (!\MainController|Equal0~0_combout  & 
// (!\MainController|Equal1~0_combout  & ((\MainController|arin [7]))))

	.dataa(\MainController|Equal0~0_combout ),
	.datab(\MainController|Equal1~0_combout ),
	.datac(\MainController|ram_data_out [7]),
	.datad(\MainController|arin [7]),
	.cin(gnd),
	.combout(\MainController|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector17~0 .lut_mask = 16'hB3A0;
defparam \MainController|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N27
dffeas \MainController|ram_data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[7] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneiv_lcell_comb \MainController|Selector16~0 (
// Equation(s):
// \MainController|Selector16~0_combout  = (\MainController|Equal0~0_combout  & ((\MainController|ram_data_out [8]) # ((!\MainController|Equal1~0_combout  & \MainController|arin [8])))) # (!\MainController|Equal0~0_combout  & 
// (!\MainController|Equal1~0_combout  & ((\MainController|arin [8]))))

	.dataa(\MainController|Equal0~0_combout ),
	.datab(\MainController|Equal1~0_combout ),
	.datac(\MainController|ram_data_out [8]),
	.datad(\MainController|arin [8]),
	.cin(gnd),
	.combout(\MainController|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector16~0 .lut_mask = 16'hB3A0;
defparam \MainController|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \MainController|ram_data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[8] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneiv_lcell_comb \MainController|Selector15~0 (
// Equation(s):
// \MainController|Selector15~0_combout  = (\MainController|Equal0~0_combout  & ((\MainController|ram_data_out [9]) # ((!\MainController|Equal1~0_combout  & \MainController|arin [9])))) # (!\MainController|Equal0~0_combout  & 
// (!\MainController|Equal1~0_combout  & ((\MainController|arin [9]))))

	.dataa(\MainController|Equal0~0_combout ),
	.datab(\MainController|Equal1~0_combout ),
	.datac(\MainController|ram_data_out [9]),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainController|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector15~0 .lut_mask = 16'hB3A0;
defparam \MainController|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N23
dffeas \MainController|ram_data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[9] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneiv_lcell_comb \MainController|Selector14~0 (
// Equation(s):
// \MainController|Selector14~0_combout  = (\MainController|Equal0~0_combout  & ((\MainController|ram_data_out [10]) # ((!\MainController|Equal1~0_combout  & \MainController|arin [10])))) # (!\MainController|Equal0~0_combout  & 
// (!\MainController|Equal1~0_combout  & ((\MainController|arin [10]))))

	.dataa(\MainController|Equal0~0_combout ),
	.datab(\MainController|Equal1~0_combout ),
	.datac(\MainController|ram_data_out [10]),
	.datad(\MainController|arin [10]),
	.cin(gnd),
	.combout(\MainController|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector14~0 .lut_mask = 16'hB3A0;
defparam \MainController|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N29
dffeas \MainController|ram_data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[10] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneiv_lcell_comb \MainController|Selector13~0 (
// Equation(s):
// \MainController|Selector13~0_combout  = (\MainController|Equal0~0_combout  & ((\MainController|ram_data_out [11]) # ((!\MainController|Equal1~0_combout  & \MainController|arin [11])))) # (!\MainController|Equal0~0_combout  & 
// (!\MainController|Equal1~0_combout  & ((\MainController|arin [11]))))

	.dataa(\MainController|Equal0~0_combout ),
	.datab(\MainController|Equal1~0_combout ),
	.datac(\MainController|ram_data_out [11]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainController|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector13~0 .lut_mask = 16'hB3A0;
defparam \MainController|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N31
dffeas \MainController|ram_data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[11] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneiv_lcell_comb \MainController|Selector12~0 (
// Equation(s):
// \MainController|Selector12~0_combout  = (\MainController|arin [12] & (((\MainController|Equal0~0_combout  & \MainController|ram_data_out [12])) # (!\MainController|Equal1~0_combout ))) # (!\MainController|arin [12] & (\MainController|Equal0~0_combout  & 
// (\MainController|ram_data_out [12])))

	.dataa(\MainController|arin [12]),
	.datab(\MainController|Equal0~0_combout ),
	.datac(\MainController|ram_data_out [12]),
	.datad(\MainController|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MainController|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector12~0 .lut_mask = 16'hC0EA;
defparam \MainController|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N1
dffeas \MainController|ram_data_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[12] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneiv_lcell_comb \MainController|Selector11~0 (
// Equation(s):
// \MainController|Selector11~0_combout  = (\MainController|Equal1~0_combout  & (\MainController|Equal0~0_combout  & (\MainController|ram_data_out [13]))) # (!\MainController|Equal1~0_combout  & ((\MainController|arin [13]) # 
// ((\MainController|Equal0~0_combout  & \MainController|ram_data_out [13]))))

	.dataa(\MainController|Equal1~0_combout ),
	.datab(\MainController|Equal0~0_combout ),
	.datac(\MainController|ram_data_out [13]),
	.datad(\MainController|arin [13]),
	.cin(gnd),
	.combout(\MainController|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector11~0 .lut_mask = 16'hD5C0;
defparam \MainController|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N7
dffeas \MainController|ram_data_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[13] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneiv_lcell_comb \MainController|Selector10~0 (
// Equation(s):
// \MainController|Selector10~0_combout  = (\MainController|Equal0~0_combout  & ((\MainController|ram_data_out [14]) # ((!\MainController|Equal1~0_combout  & \MainController|arin [14])))) # (!\MainController|Equal0~0_combout  & 
// (!\MainController|Equal1~0_combout  & ((\MainController|arin [14]))))

	.dataa(\MainController|Equal0~0_combout ),
	.datab(\MainController|Equal1~0_combout ),
	.datac(\MainController|ram_data_out [14]),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainController|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector10~0 .lut_mask = 16'hB3A0;
defparam \MainController|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N1
dffeas \MainController|ram_data_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[14] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneiv_lcell_comb \MainController|Selector9~0 (
// Equation(s):
// \MainController|Selector9~0_combout  = (\MainController|Equal0~0_combout  & ((\MainController|ram_data_out [15]) # ((!\MainController|Equal1~0_combout  & \MainController|arin [15])))) # (!\MainController|Equal0~0_combout  & 
// (!\MainController|Equal1~0_combout  & ((\MainController|arin [15]))))

	.dataa(\MainController|Equal0~0_combout ),
	.datab(\MainController|Equal1~0_combout ),
	.datac(\MainController|ram_data_out [15]),
	.datad(\MainController|arin [15]),
	.cin(gnd),
	.combout(\MainController|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector9~0 .lut_mask = 16'hB3A0;
defparam \MainController|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N11
dffeas \MainController|ram_data_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ram_data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ram_data_out[15] .is_wysiwyg = "true";
defparam \MainController|ram_data_out[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneiv_ram_block \myRam|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MainController|ram_we~clkctrl_outclk ),
	.clk1(\MainController|ram_re~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\MainController|ram_data_out [15],\MainController|ram_data_out [14],\MainController|ram_data_out [13],\MainController|ram_data_out [12],\MainController|ram_data_out [11],\MainController|ram_data_out [10],
\MainController|ram_data_out [9],\MainController|ram_data_out [8],\MainController|ram_data_out [7],\MainController|ram_data_out [6],\MainController|ram_data_out [5],\MainController|ram_data_out [4],\MainController|ram_data_out [3],\MainController|ram_data_out [2],
\MainController|ram_data_out [1],\MainController|ram_data_out [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\myRam|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Ram:myRam|altsyncram:ram_rtl_0|altsyncram_87d1:auto_generated|ALTSYNCRAM";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \myRam|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneiv_lcell_comb \MainController|Selector59~3 (
// Equation(s):
// \MainController|Selector59~3_combout  = (\MainController|Selector59~1_combout ) # ((\MainController|Selector59~2_combout ) # ((\MainController|CurrentState.State25~q  & \myRam|ram_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(\MainController|Selector59~1_combout ),
	.datab(\MainController|CurrentState.State25~q ),
	.datac(\MainController|Selector59~2_combout ),
	.datad(\myRam|ram_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\MainController|Selector59~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector59~3 .lut_mask = 16'hFEFA;
defparam \MainController|Selector59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneiv_lcell_comb \MainController|Selector59~4 (
// Equation(s):
// \MainController|Selector59~4_combout  = (\MainController|Selector59~0_combout ) # ((\MainController|Selector59~3_combout ) # ((\MainController|CurrentState.State7~q  & \MainALU|dataAcc [11])))

	.dataa(\MainController|Selector59~0_combout ),
	.datab(\MainController|CurrentState.State7~q ),
	.datac(\MainALU|dataAcc [11]),
	.datad(\MainController|Selector59~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector59~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector59~4 .lut_mask = 16'hFFEA;
defparam \MainController|Selector59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneiv_lcell_comb \MainController|arin[8]~3 (
// Equation(s):
// \MainController|arin[8]~3_combout  = (\MainController|romReg [8]) # ((\MainController|romReg [11]) # ((!\MainController|romReg [10] & !\MainController|romReg [9])))

	.dataa(\MainController|romReg [10]),
	.datab(\MainController|romReg [8]),
	.datac(\MainController|romReg [9]),
	.datad(\MainController|romReg [11]),
	.cin(gnd),
	.combout(\MainController|arin[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[8]~3 .lut_mask = 16'hFFCD;
defparam \MainController|arin[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneiv_lcell_comb \MainController|WideOr11~0 (
// Equation(s):
// \MainController|WideOr11~0_combout  = (!\MainController|CurrentState.State25~q  & (!\MainController|CurrentState.State7~q  & (!\MainController|CurrentState.State8~q  & !\MainController|CurrentState.PState0~q )))

	.dataa(\MainController|CurrentState.State25~q ),
	.datab(\MainController|CurrentState.State7~q ),
	.datac(\MainController|CurrentState.State8~q ),
	.datad(\MainController|CurrentState.PState0~q ),
	.cin(gnd),
	.combout(\MainController|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|WideOr11~0 .lut_mask = 16'h0001;
defparam \MainController|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneiv_lcell_comb \MainController|arin[10]~5 (
// Equation(s):
// \MainController|arin[10]~5_combout  = (\MainController|romReg [3] & ((\MainController|romReg [1]) # (!\MainController|romReg [0]))) # (!\MainController|romReg [3] & ((\MainController|romReg [0]) # (!\MainController|romReg [1])))

	.dataa(\MainController|romReg [3]),
	.datab(\MainController|romReg [1]),
	.datac(gnd),
	.datad(\MainController|romReg [0]),
	.cin(gnd),
	.combout(\MainController|arin[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[10]~5 .lut_mask = 16'hDDBB;
defparam \MainController|arin[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneiv_lcell_comb \MainController|arin[10]~6 (
// Equation(s):
// \MainController|arin[10]~6_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [4]) # ((\MainController|arin[10]~5_combout ) # (!\MainController|timer_datain[0]~0_combout ))))

	.dataa(\MainController|romReg [4]),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(\MainController|arin[10]~5_combout ),
	.datad(\MainController|timer_datain[0]~0_combout ),
	.cin(gnd),
	.combout(\MainController|arin[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[10]~6 .lut_mask = 16'hC8CC;
defparam \MainController|arin[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneiv_lcell_comb \MainController|arin[8]~4 (
// Equation(s):
// \MainController|arin[8]~4_combout  = (\MainController|ram_data_out[0]~0_combout  & ((\MainController|Equal0~0_combout ) # ((!\MainController|CurrentState.PState0~q  & !\MainController|CurrentState.State25~q ))))

	.dataa(\MainController|CurrentState.PState0~q ),
	.datab(\MainController|CurrentState.State25~q ),
	.datac(\MainController|ram_data_out[0]~0_combout ),
	.datad(\MainController|Equal0~0_combout ),
	.cin(gnd),
	.combout(\MainController|arin[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[8]~4 .lut_mask = 16'hF010;
defparam \MainController|arin[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneiv_lcell_comb \MainController|arin[8]~7 (
// Equation(s):
// \MainController|arin[8]~7_combout  = (!\MainController|arin[10]~6_combout  & (\MainController|arin[8]~4_combout  & ((\MainController|CurrentState.NBranch0~q ) # (!\MainController|WideOr11~0_combout ))))

	.dataa(\MainController|CurrentState.NBranch0~q ),
	.datab(\MainController|WideOr11~0_combout ),
	.datac(\MainController|arin[10]~6_combout ),
	.datad(\MainController|arin[8]~4_combout ),
	.cin(gnd),
	.combout(\MainController|arin[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[8]~7 .lut_mask = 16'h0B00;
defparam \MainController|arin[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneiv_lcell_comb \MainController|arin[8]~8 (
// Equation(s):
// \MainController|arin[8]~8_combout  = (\MainController|arin[8]~7_combout  & ((!\MainController|CurrentState.State8~q ) # (!\MainController|arin[8]~3_combout )))

	.dataa(gnd),
	.datab(\MainController|arin[8]~3_combout ),
	.datac(\MainController|CurrentState.State8~q ),
	.datad(\MainController|arin[8]~7_combout ),
	.cin(gnd),
	.combout(\MainController|arin[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[8]~8 .lut_mask = 16'h3F00;
defparam \MainController|arin[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas \MainController|arin[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector59~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[11] .is_wysiwyg = "true";
defparam \MainController|arin[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneiv_lcell_comb \MainALU|ShiftLeft0~46 (
// Equation(s):
// \MainALU|ShiftLeft0~46_combout  = (\MainController|brin [1] & ((\MainController|arin [11]))) # (!\MainController|brin [1] & (\MainController|arin [13]))

	.dataa(gnd),
	.datab(\MainController|arin [13]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~46 .lut_mask = 16'hFC0C;
defparam \MainALU|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneiv_lcell_comb \MainALU|ShiftLeft0~41 (
// Equation(s):
// \MainALU|ShiftLeft0~41_combout  = (\MainController|brin [1] & ((\MainController|arin [10]))) # (!\MainController|brin [1] & (\MainController|arin [12]))

	.dataa(gnd),
	.datab(\MainController|arin [12]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|arin [10]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~41 .lut_mask = 16'hFC0C;
defparam \MainALU|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneiv_lcell_comb \MainALU|ShiftLeft0~47 (
// Equation(s):
// \MainALU|ShiftLeft0~47_combout  = (\MainController|brin [0] & ((\MainALU|ShiftLeft0~41_combout ))) # (!\MainController|brin [0] & (\MainALU|ShiftLeft0~46_combout ))

	.dataa(gnd),
	.datab(\MainController|brin [0]),
	.datac(\MainALU|ShiftLeft0~46_combout ),
	.datad(\MainALU|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~47 .lut_mask = 16'hFC30;
defparam \MainALU|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneiv_lcell_comb \MainALU|ShiftLeft0~48 (
// Equation(s):
// \MainALU|ShiftLeft0~48_combout  = (\MainController|brin [2] & (\MainALU|ShiftLeft0~19_combout )) # (!\MainController|brin [2] & ((\MainALU|ShiftLeft0~47_combout )))

	.dataa(\MainController|brin [2]),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~19_combout ),
	.datad(\MainALU|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~48 .lut_mask = 16'hF5A0;
defparam \MainALU|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneiv_lcell_comb \MainALU|ShiftLeft0~11 (
// Equation(s):
// \MainALU|ShiftLeft0~11_combout  = (\MainController|brin [1] & ((\MainController|arin [2]))) # (!\MainController|brin [1] & (\MainController|arin [4]))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [4]),
	.datac(gnd),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~11 .lut_mask = 16'hEE44;
defparam \MainALU|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneiv_lcell_comb \MainALU|ShiftLeft0~16 (
// Equation(s):
// \MainALU|ShiftLeft0~16_combout  = (\MainController|brin [1] & ((\MainController|arin [3]))) # (!\MainController|brin [1] & (\MainController|arin [5]))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [5]),
	.datac(gnd),
	.datad(\MainController|arin [3]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~16 .lut_mask = 16'hEE44;
defparam \MainALU|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneiv_lcell_comb \MainALU|ShiftLeft0~17 (
// Equation(s):
// \MainALU|ShiftLeft0~17_combout  = (\MainController|brin [0] & (\MainALU|ShiftLeft0~11_combout )) # (!\MainController|brin [0] & ((\MainALU|ShiftLeft0~16_combout )))

	.dataa(gnd),
	.datab(\MainALU|ShiftLeft0~11_combout ),
	.datac(\MainController|brin [0]),
	.datad(\MainALU|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~17 .lut_mask = 16'hCFC0;
defparam \MainALU|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneiv_lcell_comb \MainALU|ShiftLeft0~45 (
// Equation(s):
// \MainALU|ShiftLeft0~45_combout  = (\MainController|brin [2] & (!\MainController|brin [1] & ((\MainALU|ShiftLeft0~21_combout )))) # (!\MainController|brin [2] & (((\MainALU|ShiftLeft0~17_combout ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainController|brin [1]),
	.datac(\MainALU|ShiftLeft0~17_combout ),
	.datad(\MainALU|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~45 .lut_mask = 16'h7250;
defparam \MainALU|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneiv_lcell_comb \MainALU|ShiftLeft0~49 (
// Equation(s):
// \MainALU|ShiftLeft0~49_combout  = (\MainController|brin [3] & ((\MainALU|ShiftLeft0~45_combout ))) # (!\MainController|brin [3] & (\MainALU|ShiftLeft0~48_combout ))

	.dataa(\MainController|brin [3]),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~48_combout ),
	.datad(\MainALU|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~49 .lut_mask = 16'hFA50;
defparam \MainALU|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneiv_lcell_comb \MainALU|ShiftRight0~11 (
// Equation(s):
// \MainALU|ShiftRight0~11_combout  = (!\MainController|brin [0] & ((\MainController|brin [1] & (\MainController|arin [15])) # (!\MainController|brin [1] & ((\MainController|arin [13])))))

	.dataa(\MainController|arin [15]),
	.datab(\MainController|arin [13]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~11 .lut_mask = 16'h00AC;
defparam \MainALU|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneiv_lcell_comb \MainALU|ShiftRight0~12 (
// Equation(s):
// \MainALU|ShiftRight0~12_combout  = (\MainALU|ShiftRight0~11_combout ) # ((\MainController|arin [14] & (!\MainController|brin [1] & \MainController|brin [0])))

	.dataa(\MainController|arin [14]),
	.datab(\MainALU|ShiftRight0~11_combout ),
	.datac(\MainController|brin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~12 .lut_mask = 16'hCECC;
defparam \MainALU|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneiv_lcell_comb \MainALU|Mux18~0 (
// Equation(s):
// \MainALU|Mux18~0_combout  = (\MainController|functionSelect [0] & ((\MainALU|ShiftRight0~12_combout ))) # (!\MainController|functionSelect [0] & (\MainALU|ShiftLeft0~49_combout ))

	.dataa(\MainController|functionSelect [0]),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~49_combout ),
	.datad(\MainALU|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~0 .lut_mask = 16'hFA50;
defparam \MainALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneiv_lcell_comb \MainALU|Mux19~3 (
// Equation(s):
// \MainALU|Mux19~3_combout  = (\MainALU|Mux17~0_combout  & (((!\MainController|brin [2] & \MainALU|Mux27~0_combout )) # (!\MainController|functionSelect [0])))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Mux27~0_combout ),
	.datac(\MainALU|Mux17~0_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~3 .lut_mask = 16'h40F0;
defparam \MainALU|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneiv_lcell_comb \MainALU|Mux18~1 (
// Equation(s):
// \MainALU|Mux18~1_combout  = (\MainController|functionSelect [1]) # ((\MainController|brin [13] & (\MainController|functionSelect [0] & \MainController|arin [13])))

	.dataa(\MainController|brin [13]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|arin [13]),
	.cin(gnd),
	.combout(\MainALU|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~1 .lut_mask = 16'hECCC;
defparam \MainALU|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneiv_lcell_comb \MainALU|Mux18~2 (
// Equation(s):
// \MainALU|Mux18~2_combout  = (\MainController|functionSelect [0] & (\MainALU|Mux18~1_combout )) # (!\MainController|functionSelect [0] & (!\MainALU|Mux18~1_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// \MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout )))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainALU|Mux18~1_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~13_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~2 .lut_mask = 16'h8988;
defparam \MainALU|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneiv_lcell_comb \MainALU|Mux18~3 (
// Equation(s):
// \MainALU|Mux18~3_combout  = (\MainController|functionSelect [1] & ((\MainALU|Mux18~2_combout  & ((!\MainController|arin [13]))) # (!\MainALU|Mux18~2_combout  & ((\MainController|brin [13]) # (\MainController|arin [13]))))) # 
// (!\MainController|functionSelect [1] & (((\MainALU|Mux18~2_combout ))))

	.dataa(\MainController|brin [13]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainALU|Mux18~2_combout ),
	.datad(\MainController|arin [13]),
	.cin(gnd),
	.combout(\MainALU|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~3 .lut_mask = 16'h3CF8;
defparam \MainALU|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneiv_lcell_comb \MainALU|Add0~24 (
// Equation(s):
// \MainALU|Add0~24_combout  = ((\MainController|brin [12] $ (\MainController|arin [12] $ (!\MainALU|Add0~23 )))) # (GND)
// \MainALU|Add0~25  = CARRY((\MainController|brin [12] & ((\MainController|arin [12]) # (!\MainALU|Add0~23 ))) # (!\MainController|brin [12] & (\MainController|arin [12] & !\MainALU|Add0~23 )))

	.dataa(\MainController|brin [12]),
	.datab(\MainController|arin [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~23 ),
	.combout(\MainALU|Add0~24_combout ),
	.cout(\MainALU|Add0~25 ));
// synopsys translate_off
defparam \MainALU|Add0~24 .lut_mask = 16'h698E;
defparam \MainALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneiv_lcell_comb \MainALU|Add0~26 (
// Equation(s):
// \MainALU|Add0~26_combout  = (\MainController|arin [13] & ((\MainController|brin [13] & (\MainALU|Add0~25  & VCC)) # (!\MainController|brin [13] & (!\MainALU|Add0~25 )))) # (!\MainController|arin [13] & ((\MainController|brin [13] & (!\MainALU|Add0~25 )) # 
// (!\MainController|brin [13] & ((\MainALU|Add0~25 ) # (GND)))))
// \MainALU|Add0~27  = CARRY((\MainController|arin [13] & (!\MainController|brin [13] & !\MainALU|Add0~25 )) # (!\MainController|arin [13] & ((!\MainALU|Add0~25 ) # (!\MainController|brin [13]))))

	.dataa(\MainController|arin [13]),
	.datab(\MainController|brin [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~25 ),
	.combout(\MainALU|Add0~26_combout ),
	.cout(\MainALU|Add0~27 ));
// synopsys translate_off
defparam \MainALU|Add0~26 .lut_mask = 16'h9617;
defparam \MainALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneiv_lcell_comb \MainALU|Mux18~4 (
// Equation(s):
// \MainALU|Mux18~4_combout  = (\MainALU|Mux19~1_combout  & ((\MainALU|Mux19~2_combout  & (\MainALU|Mux18~3_combout )) # (!\MainALU|Mux19~2_combout  & ((\MainALU|Add0~26_combout ))))) # (!\MainALU|Mux19~1_combout  & (\MainALU|Mux19~2_combout ))

	.dataa(\MainALU|Mux19~1_combout ),
	.datab(\MainALU|Mux19~2_combout ),
	.datac(\MainALU|Mux18~3_combout ),
	.datad(\MainALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~4 .lut_mask = 16'hE6C4;
defparam \MainALU|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneiv_lcell_comb \MainALU|Mux18~5 (
// Equation(s):
// \MainALU|Mux18~5_combout  = (\MainALU|Mux18~4_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout ) # ((!\MainALU|Mux19~0_combout )))) # (!\MainALU|Mux18~4_combout  & (((\MainALU|Mux19~0_combout  & 
// \MainALU|Add1~26_combout ))))

	.dataa(\MainALU|Mux18~4_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout ),
	.datac(\MainALU|Mux19~0_combout ),
	.datad(\MainALU|Add1~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~5 .lut_mask = 16'hDA8A;
defparam \MainALU|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneiv_lcell_comb \MainALU|Mux18~6 (
// Equation(s):
// \MainALU|Mux18~6_combout  = (\MainController|functionSelect [3] & (\MainALU|Mux18~0_combout  & (\MainALU|Mux19~3_combout ))) # (!\MainController|functionSelect [3] & ((\MainALU|Mux18~5_combout ) # ((\MainALU|Mux18~0_combout  & \MainALU|Mux19~3_combout 
// ))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainALU|Mux18~0_combout ),
	.datac(\MainALU|Mux19~3_combout ),
	.datad(\MainALU|Mux18~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~6 .lut_mask = 16'hD5C0;
defparam \MainALU|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneiv_lcell_comb \MainALU|dataAcc[13] (
// Equation(s):
// \MainALU|dataAcc [13] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux18~6_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [13]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [13]),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|Mux18~6_combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [13]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[13] .lut_mask = 16'hFC0C;
defparam \MainALU|dataAcc[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneiv_lcell_comb \MainALU|ShiftLeft0~67 (
// Equation(s):
// \MainALU|ShiftLeft0~67_combout  = (\MainController|brin [0] & (\MainController|arin [14])) # (!\MainController|brin [0] & ((\MainController|arin [15])))

	.dataa(\MainController|arin [14]),
	.datab(\MainController|arin [15]),
	.datac(gnd),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~67 .lut_mask = 16'hAACC;
defparam \MainALU|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneiv_lcell_comb \MainALU|ShiftLeft0~73 (
// Equation(s):
// \MainALU|ShiftLeft0~73_combout  = (\MainController|brin [2] & (\MainALU|ShiftLeft0~67_combout  & \MainController|brin [1]))

	.dataa(\MainController|brin [2]),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~67_combout ),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~73 .lut_mask = 16'hA000;
defparam \MainALU|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[15] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [15] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  & ((\MainController|arin [14]) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & \MainController|arin [15])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & ((\MainController|arin [15]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datac(\MainController|arin [14]),
	.datad(\MainController|arin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [15]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[15] .lut_mask = 16'hECA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[14] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [14] = (\MainController|arin [14] & \MainController|brin [15])

	.dataa(\MainController|arin [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|brin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [14]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[14] .lut_mask = 16'hAA00;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[13] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [13] = (\MainController|brin [15] & \MainController|arin [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [15]),
	.datad(\MainController|arin [13]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [13]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[13] .lut_mask = 16'hF000;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~44 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~44_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~43  $ (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~45  = CARRY(!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~43 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[21]~43 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~44_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~45 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~44 .lut_mask = 16'hF00F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~52 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~52_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [13] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~44_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~51 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~53  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [13] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~44_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~51 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [13] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~44_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~51 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [13]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~51 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~52_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~53 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~52 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~54 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~54_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [15] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [14] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~53  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [14] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~53 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [15] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [14] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~53 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [14] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~53 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~55  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [15] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [14] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~53 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [15] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~53 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [14]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [15]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~53 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~54_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~55 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~54 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[23]~46 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[23]~46_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~45 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[22]~45 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[23]~46 .lut_mask = 16'hF0F0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[14] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [14] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  & ((\MainController|arin [13]) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & \MainController|arin [14])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  & 
// (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & \MainController|arin [14]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.datab(\MainController|arin [13]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [14]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[14] .lut_mask = 16'hF888;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[16] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [16] = (\MainController|arin [15] & (\MainController|brin [13] & (\MainController|brin [12] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout )))) # 
// (!\MainController|arin [15] & (\MainController|brin [13] $ (((\MainController|brin [12] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout )))))

	.dataa(\MainController|brin [12]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout ),
	.datac(\MainController|arin [15]),
	.datad(\MainController|brin [13]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [16]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[16] .lut_mask = 16'h6708;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~48 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~48_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [14] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [16] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~47 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~49  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [14] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [16]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~47 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [14] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [16] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~47 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [14]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~47 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~48_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~49 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~48 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~50 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~50_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[23]~46_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] & 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~49 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~49  & VCC)))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[23]~46_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~49 ) # (GND))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~49 ))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~51  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[23]~46_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~49 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[23]~46_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~49 ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add25_result[23]~46_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~49 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~50_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~51 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~50 .lut_mask = 16'h694D;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~56 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~56_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~48_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~52_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~55 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~57  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~48_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~52_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~55 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~48_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~52_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~55 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~48_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~55 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~56_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~57 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~56 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~58 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~58_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~54_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~50_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~57  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~50_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~57 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~54_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~50_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~57 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~50_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~57 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~59  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~54_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~50_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~57 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~54_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~57 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~50_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~54_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~57 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~58_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~59 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~58 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneiv_lcell_comb \MainALU|Mux2~0 (
// Equation(s):
// \MainALU|Mux2~0_combout  = (\MainALU|Mux4~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~58_combout ) # ((\MainController|functionSelect [3])))) # (!\MainALU|Mux4~2_combout  & (((!\MainController|functionSelect [3] & 
// \MainALU|Add1~32_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~58_combout ),
	.datab(\MainALU|Mux4~2_combout ),
	.datac(\MainController|functionSelect [3]),
	.datad(\MainALU|Add1~32_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux2~0 .lut_mask = 16'hCBC8;
defparam \MainALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneiv_lcell_comb \MainALU|Mux2~1 (
// Equation(s):
// \MainALU|Mux2~1_combout  = (\MainALU|Mux4~1_combout  & ((\MainALU|Mux2~0_combout  & (\MainALU|ShiftLeft0~49_combout )) # (!\MainALU|Mux2~0_combout  & ((\MainALU|ShiftLeft0~73_combout ))))) # (!\MainALU|Mux4~1_combout  & (((\MainALU|Mux2~0_combout ))))

	.dataa(\MainALU|ShiftLeft0~49_combout ),
	.datab(\MainALU|Mux4~1_combout ),
	.datac(\MainALU|ShiftLeft0~73_combout ),
	.datad(\MainALU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux2~1 .lut_mask = 16'hBBC0;
defparam \MainALU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneiv_lcell_comb \MainALU|Selector13~0 (
// Equation(s):
// \MainALU|Selector13~0_combout  = (\MainALU|Selector8~1_combout  & ((\MainController|functionSelect [2] & ((\MainController|functionSelect [0]))) # (!\MainController|functionSelect [2] & (\MainALU|Mux2~1_combout ))))

	.dataa(\MainALU|Mux2~1_combout ),
	.datab(\MainController|functionSelect [2]),
	.datac(\MainALU|Selector8~1_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector13~0 .lut_mask = 16'hE020;
defparam \MainALU|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneiv_lcell_comb \MainALU|dataAcc[29] (
// Equation(s):
// \MainALU|dataAcc [29] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|Selector13~0_combout )) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|dataAcc [29])))

	.dataa(gnd),
	.datab(\MainALU|Selector13~0_combout ),
	.datac(\MainALU|dataAcc [29]),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [29]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[29] .lut_mask = 16'hCCF0;
defparam \MainALU|dataAcc[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \MainController|hacc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[13] .is_wysiwyg = "true";
defparam \MainController|hacc[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N1
cycloneiv_io_ibuf \portIn[13]~input (
	.i(portIn[13]),
	.ibar(gnd),
	.o(\portIn[13]~input_o ));
// synopsys translate_off
defparam \portIn[13]~input .bus_hold = "false";
defparam \portIn[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneiv_lcell_comb \MainController|Selector57~2 (
// Equation(s):
// \MainController|Selector57~2_combout  = (\MainController|romReg [5] & (((\portIn[13]~input_o  & \MainController|CurrentState.PState0~q )) # (!\MainController|arin[10]~2_combout ))) # (!\MainController|romReg [5] & (((\portIn[13]~input_o  & 
// \MainController|CurrentState.PState0~q ))))

	.dataa(\MainController|romReg [5]),
	.datab(\MainController|arin[10]~2_combout ),
	.datac(\portIn[13]~input_o ),
	.datad(\MainController|CurrentState.PState0~q ),
	.cin(gnd),
	.combout(\MainController|Selector57~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector57~2 .lut_mask = 16'hF222;
defparam \MainController|Selector57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneiv_lcell_comb \MainController|Selector57~1 (
// Equation(s):
// \MainController|Selector57~1_combout  = (\MainController|brin [13] & (((\MainController|CurrentState.State25~q  & \myRam|ram_rtl_0|auto_generated|ram_block1a13 )) # (!\MainController|arin[10]~1_combout ))) # (!\MainController|brin [13] & 
// (\MainController|CurrentState.State25~q  & ((\myRam|ram_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\MainController|brin [13]),
	.datab(\MainController|CurrentState.State25~q ),
	.datac(\MainController|arin[10]~1_combout ),
	.datad(\myRam|ram_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\MainController|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector57~1 .lut_mask = 16'hCE0A;
defparam \MainController|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneiv_lcell_comb \MainController|Selector57~3 (
// Equation(s):
// \MainController|Selector57~3_combout  = (\MainController|Selector57~2_combout ) # ((\MainController|Selector57~1_combout ) # ((\MainController|arin[10]~0_combout  & \MainController|hacc [13])))

	.dataa(\MainController|arin[10]~0_combout ),
	.datab(\MainController|hacc [13]),
	.datac(\MainController|Selector57~2_combout ),
	.datad(\MainController|Selector57~1_combout ),
	.cin(gnd),
	.combout(\MainController|Selector57~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector57~3 .lut_mask = 16'hFFF8;
defparam \MainController|Selector57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneiv_lcell_comb \MainController|Selector57~4 (
// Equation(s):
// \MainController|Selector57~4_combout  = (\MainController|Selector57~0_combout ) # ((\MainController|Selector57~3_combout ) # ((\MainController|CurrentState.State7~q  & \MainALU|dataAcc [13])))

	.dataa(\MainController|Selector57~0_combout ),
	.datab(\MainController|CurrentState.State7~q ),
	.datac(\MainALU|dataAcc [13]),
	.datad(\MainController|Selector57~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector57~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector57~4 .lut_mask = 16'hFFEA;
defparam \MainController|Selector57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \MainController|arin[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector57~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[13] .is_wysiwyg = "true";
defparam \MainController|arin[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[14] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [14] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (\MainController|arin [14] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (((!\MainController|arin [13] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.datab(\MainController|arin [14]),
	.datac(\MainController|arin [13]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [14]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[14] .lut_mask = 16'h2788;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[6]~12 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[6]~12_combout  = !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[5]~11 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[6]~12 .lut_mask = 16'h0F0F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|add41_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneiv_lcell_comb \MainALU|Mux11~1 (
// Equation(s):
// \MainALU|Mux11~1_combout  = (((\MainController|functionSelect [1]) # (\MainController|functionSelect [0])) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout )) # (!\MainController|functionSelect [3])

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux11~1 .lut_mask = 16'hFFF7;
defparam \MainALU|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneiv_lcell_comb \MainALU|ShiftLeft0~79 (
// Equation(s):
// \MainALU|ShiftLeft0~79_combout  = (\MainALU|ShiftLeft0~45_combout  & !\MainController|brin [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~45_combout ),
	.datad(\MainController|brin [3]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~79 .lut_mask = 16'h00F0;
defparam \MainALU|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneiv_lcell_comb \MainALU|Mux14~0 (
// Equation(s):
// \MainALU|Mux14~0_combout  = (\MainALU|Add1~32_combout  & \MainController|functionSelect [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Add1~32_combout ),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux14~0 .lut_mask = 16'hF000;
defparam \MainALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneiv_lcell_comb \MainALU|Mux11~3 (
// Equation(s):
// \MainALU|Mux11~3_combout  = (\MainALU|Mux11~1_combout  & (\MainController|functionSelect [3])) # (!\MainALU|Mux11~1_combout  & ((\MainController|brin [3])))

	.dataa(gnd),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|Mux11~1_combout ),
	.datad(\MainController|brin [3]),
	.cin(gnd),
	.combout(\MainALU|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux11~3 .lut_mask = 16'hCFC0;
defparam \MainALU|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneiv_lcell_comb \MainALU|Mux11~0 (
// Equation(s):
// \MainALU|Mux11~0_combout  = (!\MainController|brin [5] & (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & (!\MainController|functionSelect [1] & !\MainController|functionSelect [0])))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux11~0 .lut_mask = 16'h0004;
defparam \MainALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneiv_lcell_comb \MainALU|Mux11~2 (
// Equation(s):
// \MainALU|Mux11~2_combout  = (\MainALU|Mux11~1_combout  & ((\MainALU|Mux11~0_combout ) # (!\MainController|functionSelect [3])))

	.dataa(gnd),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|Mux11~1_combout ),
	.datad(\MainALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux11~2 .lut_mask = 16'hF030;
defparam \MainALU|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneiv_lcell_comb \MainALU|Mux10~0 (
// Equation(s):
// \MainALU|Mux10~0_combout  = (\MainALU|Mux11~3_combout  & (\MainALU|ShiftLeft0~79_combout  & ((\MainALU|Mux11~2_combout )))) # (!\MainALU|Mux11~3_combout  & (((\MainALU|Mux14~0_combout ) # (!\MainALU|Mux11~2_combout ))))

	.dataa(\MainALU|ShiftLeft0~79_combout ),
	.datab(\MainALU|Mux14~0_combout ),
	.datac(\MainALU|Mux11~3_combout ),
	.datad(\MainALU|Mux11~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux10~0 .lut_mask = 16'hAC0F;
defparam \MainALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneiv_lcell_comb \MainALU|Mux10~1 (
// Equation(s):
// \MainALU|Mux10~1_combout  = (\MainALU|Mux11~1_combout  & (((\MainALU|Mux10~0_combout )))) # (!\MainALU|Mux11~1_combout  & ((\MainALU|Mux10~0_combout  & (\MainALU|ShiftLeft0~73_combout )) # (!\MainALU|Mux10~0_combout  & ((\MainALU|ShiftLeft0~48_combout 
// )))))

	.dataa(\MainALU|ShiftLeft0~73_combout ),
	.datab(\MainALU|Mux11~1_combout ),
	.datac(\MainALU|ShiftLeft0~48_combout ),
	.datad(\MainALU|Mux10~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux10~1 .lut_mask = 16'hEE30;
defparam \MainALU|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneiv_lcell_comb \MainALU|Mux7~2 (
// Equation(s):
// \MainALU|Mux7~2_combout  = (!\MainController|functionSelect [3] & (\MainController|functionSelect [0] & \MainController|functionSelect [1]))

	.dataa(gnd),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux7~2 .lut_mask = 16'h3000;
defparam \MainALU|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneiv_lcell_comb \MainALU|Selector5~0 (
// Equation(s):
// \MainALU|Selector5~0_combout  = (\MainController|functionSelect [2] & (((\MainALU|Mux7~2_combout )))) # (!\MainController|functionSelect [2] & ((\MainALU|Mux7~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_combout )) # 
// (!\MainALU|Mux7~2_combout  & ((\MainALU|Mux10~1_combout )))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~42_combout ),
	.datab(\MainController|functionSelect [2]),
	.datac(\MainALU|Mux10~1_combout ),
	.datad(\MainALU|Mux7~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector5~0 .lut_mask = 16'hEE30;
defparam \MainALU|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneiv_lcell_comb \MainALU|Selector5~1 (
// Equation(s):
// \MainALU|Selector5~1_combout  = (\MainALU|dataAcc~0_combout  & \MainALU|Selector5~0_combout )

	.dataa(gnd),
	.datab(\MainALU|dataAcc~0_combout ),
	.datac(\MainALU|Selector5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector5~1 .lut_mask = 16'hC0C0;
defparam \MainALU|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneiv_lcell_comb \MainALU|dataAcc[21] (
// Equation(s):
// \MainALU|dataAcc [21] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Selector5~1_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [21]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [21]),
	.datac(\MainALU|Selector5~1_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [21]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[21] .lut_mask = 16'hF0CC;
defparam \MainALU|dataAcc[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N21
dffeas \MainController|hacc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[5] .is_wysiwyg = "true";
defparam \MainController|hacc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneiv_lcell_comb \MainController|Selector65~0 (
// Equation(s):
// \MainController|Selector65~0_combout  = (\MainController|arin[10]~0_combout  & ((\MainController|hacc [5]) # ((\MainController|romReg [5] & !\MainController|arin[10]~2_combout )))) # (!\MainController|arin[10]~0_combout  & (\MainController|romReg [5] & 
// ((!\MainController|arin[10]~2_combout ))))

	.dataa(\MainController|arin[10]~0_combout ),
	.datab(\MainController|romReg [5]),
	.datac(\MainController|hacc [5]),
	.datad(\MainController|arin[10]~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector65~0 .lut_mask = 16'hA0EC;
defparam \MainController|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[170]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & !\MainController|brin [11])

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datac(gnd),
	.datad(\MainController|brin [11]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[170]~10 .lut_mask = 16'h00CC;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[170]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[102]~9 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  = (!\MainController|brin [7] & (!\MainController|brin [8] & \MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ))

	.dataa(gnd),
	.datab(\MainController|brin [7]),
	.datac(\MainController|brin [8]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[102]~9 .lut_mask = 16'h0300;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[102]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11_combout  = (\MainALU|ShiftLeft0~14_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~7_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ))))) # 
// (!\MainALU|ShiftLeft0~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~7_combout ))

	.dataa(\MainALU|ShiftLeft0~14_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[67]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[67]~12_combout  = (\MainALU|ShiftLeft0~14_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ))))) # 
// (!\MainALU|ShiftLeft0~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datab(\MainALU|ShiftLeft0~14_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[67]~12 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[67]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13_combout  = (\MainALU|ShiftLeft0~14_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~9_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ))))) # 
// (!\MainALU|ShiftLeft0~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~9_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~9_combout ),
	.datab(\MainALU|ShiftLeft0~14_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[65]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[65]~14_combout  = (\MainALU|ShiftLeft0~14_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ))))) # 
// (!\MainALU|ShiftLeft0~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10_combout ))

	.dataa(\MainALU|ShiftLeft0~14_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~10_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[65]~14 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[65]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15_combout  = (\MainALU|ShiftLeft0~14_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\MainController|arin [11]))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout )))) # (!\MainALU|ShiftLeft0~14_combout  & (((\MainController|arin [11]))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.datab(\MainALU|ShiftLeft0~14_combout ),
	.datac(\MainController|arin [11]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15 .lut_mask = 16'hF0B8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout  = (\MainController|arin [10] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [10] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  = CARRY((\MainController|arin [10]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [10]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # (GND))))) # 
// (!\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~14_combout  $ (\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~14_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ) # (!\MainController|brin 
// [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~14_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~14_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13_combout  & ((\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13_combout  & ((\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # (GND))) # (!\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13_combout  & (\MainController|brin [3] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) 
// # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13_combout  & ((\MainController|brin [3]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout  = ((\MainController|brin [4] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~12_combout  $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  = CARRY((\MainController|brin [4] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~12_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )) 
// # (!\MainController|brin [4] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~12_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ))))

	.dataa(\MainController|brin [4]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout  = (\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # (GND))))) # 
// (!\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[85]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[85]~16_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~11_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[85]~16 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[85]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~12_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~12_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17 .lut_mask = 16'hF0D8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[83]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[83]~18_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~13_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[83]~18 .lut_mask = 16'hAAE2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[83]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~14_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~14_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19 .lut_mask = 16'hF0D8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[81]~20 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[81]~20_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~15_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[81]~20 .lut_mask = 16'hF0D8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[81]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\MainController|arin 
// [10])) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & 
// (\MainController|arin [10]))

	.dataa(\MainController|arin [10]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21 .lut_mask = 16'hAACA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\MainController|brin [0] & (\MainController|arin [9] $ (VCC))) # (!\MainController|brin [0] & ((\MainController|arin [9]) # (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  = CARRY((\MainController|arin [9]) # (!\MainController|brin [0]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # (GND))))) # 
// (!\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = ((\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~20_combout  $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~20_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )) 
// # (!\MainController|brin [2] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~20_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19_combout  & ((\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) # (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19_combout  & ((\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # (GND))) # (!\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19_combout  & (\MainController|brin [3] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) 
// # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19_combout  & ((\MainController|brin [3]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~18_combout  $ (\MainController|brin [4] $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~18_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ) # (!\MainController|brin 
// [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~18_combout  & (!\MainController|brin [4] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~18_combout ),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17_combout  & ((\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # (!\MainController|brin [5] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17_combout  & ((\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # (GND))) # (!\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17_combout  & (\MainController|brin [5] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17_combout  & ((\MainController|brin [5]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17_combout ),
	.datab(\MainController|brin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout  = ((\MainController|brin [6] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~16_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13  = CARRY((\MainController|brin [6] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~16_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 
// )) # (!\MainController|brin [6] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~16_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ))))

	.dataa(\MainController|brin [6]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~16_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~16_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22 .lut_mask = 16'hF0D8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneiv_lcell_comb \MainALU|ShiftLeft0~15 (
// Equation(s):
// \MainALU|ShiftLeft0~15_combout  = (!\MainController|brin [8] & \MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [8]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~15 .lut_mask = 16'h0F00;
defparam \MainALU|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[101]~23 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[101]~23_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~17_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[101]~23 .lut_mask = 16'hAAE2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[101]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~18_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~18_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24 .lut_mask = 16'hF0B8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[99]~25 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[99]~25_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~19_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[99]~25 .lut_mask = 16'hCCAC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[99]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~20_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~20_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~20_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[97]~27 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[97]~27_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~21_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[97]~27 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[97]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\MainController|arin 
// [9])) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & 
// (\MainController|arin [9]))

	.dataa(\MainController|arin [9]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28 .lut_mask = 16'hAACA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = (\MainController|brin [0] & (\MainController|arin [8] $ (VCC))) # (!\MainController|brin [0] & ((\MainController|arin [8]) # (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  = CARRY((\MainController|arin [8]) # (!\MainController|brin [0]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  & ((\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # (!\MainController|brin [1] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  & ((\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # (GND))) # (!\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  & (\MainController|brin [1] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) 
// # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  & ((\MainController|brin [1]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = ((\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~27_combout  $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~27_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )) 
// # (!\MainController|brin [2] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~27_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26_combout  & ((\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) # (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26_combout  & ((\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # (GND))) # (!\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26_combout  & (\MainController|brin [3] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) 
// # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26_combout  & ((\MainController|brin [3]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~25_combout  $ (\MainController|brin [4] $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~25_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ) # (!\MainController|brin 
// [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~25_combout  & (!\MainController|brin [4] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~25_combout ),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = (\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # (GND))))) # 
// (!\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 
// )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~23_combout  $ (\MainController|brin [6] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~23_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~23_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~23_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 
// )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~29 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~29_combout  = (\MainALU|ShiftLeft0~15_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ))))) # 
// (!\MainALU|ShiftLeft0~15_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~22_combout ),
	.datab(\MainALU|ShiftLeft0~15_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~29 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30_combout  = (\MainALU|ShiftLeft0~15_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~23_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ))))) # 
// (!\MainALU|ShiftLeft0~15_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~23_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~23_combout ),
	.datab(\MainALU|ShiftLeft0~15_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[117]~31 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[117]~31_combout  = (\MainALU|ShiftLeft0~15_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ))))) # 
// (!\MainALU|ShiftLeft0~15_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ))

	.dataa(\MainALU|ShiftLeft0~15_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[117]~31 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[117]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32_combout  = (\MainALU|ShiftLeft0~15_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~25_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ))))) # 
// (!\MainALU|ShiftLeft0~15_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~25_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~25_combout ),
	.datab(\MainALU|ShiftLeft0~15_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[115]~33 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[115]~33_combout  = (\MainALU|ShiftLeft0~15_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout )))) # 
// (!\MainALU|ShiftLeft0~15_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datab(\MainALU|ShiftLeft0~15_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[115]~33 .lut_mask = 16'hFB08;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[115]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34_combout  = (\MainALU|ShiftLeft0~15_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~27_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ))))) # 
// (!\MainALU|ShiftLeft0~15_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~27_combout ))

	.dataa(\MainALU|ShiftLeft0~15_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~27_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[113]~35 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[113]~35_combout  = (\MainALU|ShiftLeft0~15_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))))) # 
// (!\MainALU|ShiftLeft0~15_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ),
	.datab(\MainALU|ShiftLeft0~15_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[113]~35 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[113]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (((\MainController|arin [8])))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|ShiftLeft0~15_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout )) # (!\MainALU|ShiftLeft0~15_combout  & 
// ((\MainController|arin [8])))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.datab(\MainController|arin [8]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36 .lut_mask = 16'hCACC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout  = (\MainController|brin [0] & (\MainController|arin [7] $ (VCC))) # (!\MainController|brin [0] & ((\MainController|arin [7]) # (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  = CARRY((\MainController|arin [7]) # (!\MainController|brin [0]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # (GND))))) # 
// (!\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 
// )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~35_combout  $ (\MainController|brin [2] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~35_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ) # (!\MainController|brin 
// [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~35_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~35_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34_combout  & ((\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )) # (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34_combout  & ((\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # (GND))) # (!\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34_combout  & (\MainController|brin [3] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34_combout  & ((\MainController|brin [3]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout  = ((\MainController|brin [4] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~33_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  = CARRY((\MainController|brin [4] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~33_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 
// )) # (!\MainController|brin [4] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~33_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ))))

	.dataa(\MainController|brin [4]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout  = (\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # (GND))))) # 
// (!\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 
// )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~31_combout  $ (\MainController|brin [6] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~31_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~31_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~31_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 
// )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout  = ((\MainController|brin [8] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~29_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17  = CARRY((\MainController|brin [8] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~29_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 
// )) # (!\MainController|brin [8] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~29_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ))))

	.dataa(\MainController|brin [8]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~29_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~29_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~29_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneiv_lcell_comb \MainALU|ShiftLeft0~61 (
// Equation(s):
// \MainALU|ShiftLeft0~61_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & (!\MainController|brin [10] & !\MainController|brin [11]))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datac(\MainController|brin [10]),
	.datad(\MainController|brin [11]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~61 .lut_mask = 16'h000C;
defparam \MainALU|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~38 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~38_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~30_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~38 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~31_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~31_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~31_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[133]~40 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[133]~40_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~32_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[133]~40 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[133]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~33_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~33_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~33_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[131]~42 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[131]~42_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~34_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[131]~42 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[131]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~35_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~35_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~35_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43 .lut_mask = 16'hAACA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[129]~44 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[129]~44_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~36_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[129]~44 .lut_mask = 16'hF0D8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[129]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\MainController|arin 
// [7])) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & 
// (\MainController|arin [7]))

	.dataa(\MainController|arin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45 .lut_mask = 16'hAAE2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout  = (\MainController|arin [6] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [6] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  = CARRY((\MainController|arin [6]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [6]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # (GND))))) # 
// (!\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 
// )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout  = ((\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~44_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  = CARRY((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~44_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 
// )) # (!\MainController|brin [2] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~44_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43_combout  & ((\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43_combout  & ((\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # (GND))) # (!\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43_combout  & (\MainController|brin [3] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43_combout  & ((\MainController|brin [3]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~42_combout  $ (\MainController|brin [4] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~42_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ) # (!\MainController|brin 
// [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~42_combout  & (!\MainController|brin [4] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~42_combout ),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41_combout  & ((\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )) # (!\MainController|brin [5] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41_combout  & ((\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # (GND))) # (!\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41_combout  & (\MainController|brin [5] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41_combout  & ((\MainController|brin [5]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41_combout ),
	.datab(\MainController|brin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout  = ((\MainController|brin [6] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~40_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  = CARRY((\MainController|brin [6] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~40_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 
// )) # (!\MainController|brin [6] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~40_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ))))

	.dataa(\MainController|brin [6]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 
// )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~38_combout  $ (\MainController|brin [8] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~38_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ) # 
// (!\MainController|brin [8]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~38_combout  & (!\MainController|brin [8] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~38_combout ),
	.datab(\MainController|brin [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  = (\MainController|brin [9] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ) # (GND))))) # 
// (!\MainController|brin [9] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19  = CARRY((\MainController|brin [9] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37_combout ))) # (!\MainController|brin [9] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 
// )))

	.dataa(\MainController|brin [9]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~46 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~46_combout  = (\MainALU|ShiftLeft0~61_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ))))) # 
// (!\MainALU|ShiftLeft0~61_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~37_combout ),
	.datab(\MainALU|ShiftLeft0~61_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~46 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~38_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|ShiftLeft0~61_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout )) # (!\MainALU|ShiftLeft0~61_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~38_combout )))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datab(\MainALU|ShiftLeft0~61_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~38_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47 .lut_mask = 16'hFB40;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~48 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~48_combout  = (\MainALU|ShiftLeft0~61_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ))))) # 
// (!\MainALU|ShiftLeft0~61_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39_combout ))

	.dataa(\MainALU|ShiftLeft0~61_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~39_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~48 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49_combout  = (\MainALU|ShiftLeft0~61_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~40_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ))))) # 
// (!\MainALU|ShiftLeft0~61_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~40_combout ))

	.dataa(\MainALU|ShiftLeft0~61_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~40_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[149]~50 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[149]~50_combout  = (\MainALU|ShiftLeft0~61_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ))))) # 
// (!\MainALU|ShiftLeft0~61_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41_combout ))

	.dataa(\MainALU|ShiftLeft0~61_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~41_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[149]~50 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[149]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51_combout  = (\MainALU|ShiftLeft0~61_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~42_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ))))) # 
// (!\MainALU|ShiftLeft0~61_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~42_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~42_combout ),
	.datab(\MainALU|ShiftLeft0~61_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51 .lut_mask = 16'hAAE2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[147]~52 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[147]~52_combout  = (\MainALU|ShiftLeft0~61_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ))))) # 
// (!\MainALU|ShiftLeft0~61_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43_combout ))

	.dataa(\MainALU|ShiftLeft0~61_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~43_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[147]~52 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[147]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53_combout  = (\MainALU|ShiftLeft0~61_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~44_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ))))) # 
// (!\MainALU|ShiftLeft0~61_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~44_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~44_combout ),
	.datab(\MainALU|ShiftLeft0~61_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53 .lut_mask = 16'hAAE2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[145]~54 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[145]~54_combout  = (\MainALU|ShiftLeft0~61_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ))))) # 
// (!\MainALU|ShiftLeft0~61_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45_combout ))

	.dataa(\MainALU|ShiftLeft0~61_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~45_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[145]~54 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[145]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55_combout  = (\MainALU|ShiftLeft0~61_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\MainController|arin [6])) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ))))) # (!\MainALU|ShiftLeft0~61_combout  & (\MainController|arin [6]))

	.dataa(\MainALU|ShiftLeft0~61_combout ),
	.datab(\MainController|arin [6]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout  = (\MainController|brin [0] & (\MainController|arin [5] $ (VCC))) # (!\MainController|brin [0] & ((\MainController|arin [5]) # (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  = CARRY((\MainController|arin [5]) # (!\MainController|brin [0]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55_combout  & ((\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )) # (!\MainController|brin [1] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55_combout  & ((\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) # (GND))) # (!\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55_combout  & (\MainController|brin [1] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55_combout  & ((\MainController|brin [1]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55_combout ),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~54_combout  $ (\MainController|brin [2] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~54_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ) # 
// (!\MainController|brin [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~54_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~54_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout  = (\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # (GND))))) # 
// (!\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7  = CARRY((\MainController|brin [3] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53_combout ))) # (!\MainController|brin [3] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 
// )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout  = ((\MainController|brin [4] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~52_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  = CARRY((\MainController|brin [4] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~52_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 
// )) # (!\MainController|brin [4] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~52_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ))))

	.dataa(\MainController|brin [4]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51_combout  & ((\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # (!\MainController|brin [5] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51_combout  & ((\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) # (GND))) # (!\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51_combout  & (\MainController|brin [5] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51_combout  & ((\MainController|brin [5]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51_combout ),
	.datab(\MainController|brin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout  = ((\MainController|brin [6] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~50_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  = CARRY((\MainController|brin [6] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~50_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )) # (!\MainController|brin [6] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~50_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ))))

	.dataa(\MainController|brin [6]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 
// )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout  = ((\MainController|brin [8] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~48_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  = CARRY((\MainController|brin [8] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~48_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )) # (!\MainController|brin [8] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~48_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ))))

	.dataa(\MainController|brin [8]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  = (\MainController|brin [9] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ) # (GND))))) # 
// (!\MainController|brin [9] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19  = CARRY((\MainController|brin [9] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47_combout ))) # (!\MainController|brin [9] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 
// )))

	.dataa(\MainController|brin [9]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout  = ((\MainController|brin [10] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~46_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21  = CARRY((\MainController|brin [10] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~46_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 )) # (!\MainController|brin [10] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~46_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ))))

	.dataa(\MainController|brin [10]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneiv_lcell_comb \MainALU|Mux26~4 (
// Equation(s):
// \MainALU|Mux26~4_combout  = (\MainController|functionSelect [1]) # ((\MainController|functionSelect [0] & (\MainController|brin [5] & \MainController|arin [5])))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainController|brin [5]),
	.datad(\MainController|arin [5]),
	.cin(gnd),
	.combout(\MainALU|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~4 .lut_mask = 16'hEAAA;
defparam \MainALU|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneiv_lcell_comb \MainALU|Mux26~5 (
// Equation(s):
// \MainALU|Mux26~5_combout  = (\MainALU|Mux26~4_combout  & (((\MainController|functionSelect [0])))) # (!\MainALU|Mux26~4_combout  & (\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & !\MainController|functionSelect [0])))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datac(\MainALU|Mux26~4_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~5 .lut_mask = 16'hF002;
defparam \MainALU|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneiv_lcell_comb \MainALU|Mux26~6 (
// Equation(s):
// \MainALU|Mux26~6_combout  = (\MainController|functionSelect [1] & ((\MainALU|Mux26~5_combout  & ((!\MainController|arin [5]))) # (!\MainALU|Mux26~5_combout  & ((\MainController|brin [5]) # (\MainController|arin [5]))))) # (!\MainController|functionSelect 
// [1] & (\MainALU|Mux26~5_combout ))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainALU|Mux26~5_combout ),
	.datac(\MainController|brin [5]),
	.datad(\MainController|arin [5]),
	.cin(gnd),
	.combout(\MainALU|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~6 .lut_mask = 16'h66EC;
defparam \MainALU|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneiv_lcell_comb \MainALU|Mux26~7 (
// Equation(s):
// \MainALU|Mux26~7_combout  = (\MainALU|Mux19~2_combout  & (((\MainALU|Mux26~6_combout )) # (!\MainALU|Mux19~1_combout ))) # (!\MainALU|Mux19~2_combout  & (\MainALU|Mux19~1_combout  & (\MainALU|Add0~10_combout )))

	.dataa(\MainALU|Mux19~2_combout ),
	.datab(\MainALU|Mux19~1_combout ),
	.datac(\MainALU|Add0~10_combout ),
	.datad(\MainALU|Mux26~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~7 .lut_mask = 16'hEA62;
defparam \MainALU|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneiv_lcell_comb \MainALU|Mux26~8 (
// Equation(s):
// \MainALU|Mux26~8_combout  = (\MainALU|Mux26~7_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10_combout ) # (!\MainALU|Mux19~0_combout )))) # (!\MainALU|Mux26~7_combout  & (\MainALU|Add1~10_combout  & 
// (\MainALU|Mux19~0_combout )))

	.dataa(\MainALU|Add1~10_combout ),
	.datab(\MainALU|Mux26~7_combout ),
	.datac(\MainALU|Mux19~0_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~8 .lut_mask = 16'hEC2C;
defparam \MainALU|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneiv_lcell_comb \MainALU|Mux17~5 (
// Equation(s):
// \MainALU|Mux17~5_combout  = (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  & \MainController|functionSelect [0]))

	.dataa(\MainController|brin [3]),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~5 .lut_mask = 16'h5000;
defparam \MainALU|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneiv_lcell_comb \MainALU|ShiftRight0~13 (
// Equation(s):
// \MainALU|ShiftRight0~13_combout  = (\MainController|brin [1] & ((\MainController|arin [12]))) # (!\MainController|brin [1] & (\MainController|arin [10]))

	.dataa(\MainController|arin [10]),
	.datab(\MainController|arin [12]),
	.datac(gnd),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~13 .lut_mask = 16'hCCAA;
defparam \MainALU|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneiv_lcell_comb \MainALU|ShiftRight0~7 (
// Equation(s):
// \MainALU|ShiftRight0~7_combout  = (\MainController|brin [1] & ((\MainController|arin [11]))) # (!\MainController|brin [1] & (\MainController|arin [9]))

	.dataa(\MainController|arin [9]),
	.datab(\MainController|arin [11]),
	.datac(gnd),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~7 .lut_mask = 16'hCCAA;
defparam \MainALU|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneiv_lcell_comb \MainALU|ShiftRight0~14 (
// Equation(s):
// \MainALU|ShiftRight0~14_combout  = (\MainController|brin [0] & (\MainALU|ShiftRight0~13_combout )) # (!\MainController|brin [0] & ((\MainALU|ShiftRight0~7_combout )))

	.dataa(\MainController|brin [0]),
	.datab(\MainALU|ShiftRight0~13_combout ),
	.datac(gnd),
	.datad(\MainALU|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~14 .lut_mask = 16'hDD88;
defparam \MainALU|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneiv_lcell_comb \MainALU|Mux26~10 (
// Equation(s):
// \MainALU|Mux26~10_combout  = (\MainController|brin [2] & ((\MainController|functionSelect [0]) # ((\MainALU|Mux27~0_combout  & \MainALU|ShiftLeft0~45_combout )))) # (!\MainController|brin [2] & (\MainALU|Mux27~0_combout  & ((\MainALU|ShiftLeft0~45_combout 
// ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Mux27~0_combout ),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainALU|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~10 .lut_mask = 16'hECA0;
defparam \MainALU|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneiv_lcell_comb \MainALU|Mux24~2 (
// Equation(s):
// \MainALU|Mux24~2_combout  = ((\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  & !\MainALU|Mux27~0_combout )) # (!\MainController|functionSelect [0])

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datab(gnd),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~2 .lut_mask = 16'h0FAF;
defparam \MainALU|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneiv_lcell_comb \MainALU|Mux24~3 (
// Equation(s):
// \MainALU|Mux24~3_combout  = (\MainController|functionSelect [0] & ((\MainController|brin [2]) # (!\MainALU|Mux27~0_combout )))

	.dataa(gnd),
	.datab(\MainController|brin [2]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~3 .lut_mask = 16'hC0F0;
defparam \MainALU|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneiv_lcell_comb \MainALU|Mux26~2 (
// Equation(s):
// \MainALU|Mux26~2_combout  = (\MainALU|Mux26~10_combout  & (((!\MainALU|Mux24~3_combout )))) # (!\MainALU|Mux26~10_combout  & ((\MainALU|Mux24~2_combout  & (\MainALU|ShiftRight0~12_combout  & \MainALU|Mux24~3_combout )) # (!\MainALU|Mux24~2_combout  & 
// ((!\MainALU|Mux24~3_combout )))))

	.dataa(\MainALU|Mux26~10_combout ),
	.datab(\MainALU|ShiftRight0~12_combout ),
	.datac(\MainALU|Mux24~2_combout ),
	.datad(\MainALU|Mux24~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~2 .lut_mask = 16'h40AF;
defparam \MainALU|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneiv_lcell_comb \MainALU|ShiftRight0~28 (
// Equation(s):
// \MainALU|ShiftRight0~28_combout  = (\MainController|brin [1] & ((\MainController|brin [0] & (\MainController|arin [8])) # (!\MainController|brin [0] & ((\MainController|arin [7])))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [8]),
	.datac(\MainController|arin [7]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~28 .lut_mask = 16'h88A0;
defparam \MainALU|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneiv_lcell_comb \MainALU|ShiftRight0~29 (
// Equation(s):
// \MainALU|ShiftRight0~29_combout  = (\MainController|brin [0] & ((\MainController|arin [6]))) # (!\MainController|brin [0] & (\MainController|arin [5]))

	.dataa(gnd),
	.datab(\MainController|brin [0]),
	.datac(\MainController|arin [5]),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~29 .lut_mask = 16'hFC30;
defparam \MainALU|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneiv_lcell_comb \MainALU|ShiftRight0~30 (
// Equation(s):
// \MainALU|ShiftRight0~30_combout  = (\MainALU|ShiftRight0~28_combout ) # ((!\MainController|brin [1] & \MainALU|ShiftRight0~29_combout ))

	.dataa(\MainController|brin [1]),
	.datab(gnd),
	.datac(\MainALU|ShiftRight0~28_combout ),
	.datad(\MainALU|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~30 .lut_mask = 16'hF5F0;
defparam \MainALU|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneiv_lcell_comb \MainALU|Mux26~3 (
// Equation(s):
// \MainALU|Mux26~3_combout  = (\MainALU|Mux17~5_combout  & ((\MainALU|Mux26~2_combout  & ((\MainALU|ShiftRight0~30_combout ))) # (!\MainALU|Mux26~2_combout  & (\MainALU|ShiftRight0~14_combout )))) # (!\MainALU|Mux17~5_combout  & (((\MainALU|Mux26~2_combout 
// ))))

	.dataa(\MainALU|Mux17~5_combout ),
	.datab(\MainALU|ShiftRight0~14_combout ),
	.datac(\MainALU|Mux26~2_combout ),
	.datad(\MainALU|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~3 .lut_mask = 16'hF858;
defparam \MainALU|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneiv_lcell_comb \MainALU|Mux26~9 (
// Equation(s):
// \MainALU|Mux26~9_combout  = (\MainController|functionSelect [3] & (\MainALU|Mux30~0_combout  & ((\MainALU|Mux26~3_combout )))) # (!\MainController|functionSelect [3] & (((\MainALU|Mux26~8_combout ))))

	.dataa(\MainALU|Mux30~0_combout ),
	.datab(\MainALU|Mux26~8_combout ),
	.datac(\MainALU|Mux26~3_combout ),
	.datad(\MainController|functionSelect [3]),
	.cin(gnd),
	.combout(\MainALU|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~9 .lut_mask = 16'hA0CC;
defparam \MainALU|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneiv_lcell_comb \MainALU|dataAcc[5] (
// Equation(s):
// \MainALU|dataAcc [5] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|Mux26~9_combout )) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|dataAcc [5])))

	.dataa(\MainALU|WideOr0~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\MainALU|Mux26~9_combout ),
	.datad(\MainALU|dataAcc [5]),
	.cin(gnd),
	.combout(\MainALU|dataAcc [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[5] .lut_mask = 16'hF5A0;
defparam \MainALU|dataAcc[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \MainController|INTR[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[5] .is_wysiwyg = "true";
defparam \MainController|INTR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \myTimer|dataout[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[5] .is_wysiwyg = "true";
defparam \myTimer|dataout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneiv_lcell_comb \MainController|Selector65~1 (
// Equation(s):
// \MainController|Selector65~1_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [5])) # (!\MainController|romReg [3] & ((\myTimer|dataout [5])))))

	.dataa(\MainController|INTR [5]),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(\myTimer|dataout [5]),
	.datad(\MainController|romReg [3]),
	.cin(gnd),
	.combout(\MainController|Selector65~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector65~1 .lut_mask = 16'h88C0;
defparam \MainController|Selector65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y13_N1
cycloneiv_io_ibuf \portIn[5]~input (
	.i(portIn[5]),
	.ibar(gnd),
	.o(\portIn[5]~input_o ));
// synopsys translate_off
defparam \portIn[5]~input .bus_hold = "false";
defparam \portIn[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneiv_lcell_comb \MainController|Selector65~2 (
// Equation(s):
// \MainController|Selector65~2_combout  = (\MainController|CurrentState.PState0~q  & ((\portIn[5]~input_o ) # ((\myRam|ram_rtl_0|auto_generated|ram_block1a5  & \MainController|CurrentState.State25~q )))) # (!\MainController|CurrentState.PState0~q  & 
// (((\myRam|ram_rtl_0|auto_generated|ram_block1a5  & \MainController|CurrentState.State25~q ))))

	.dataa(\MainController|CurrentState.PState0~q ),
	.datab(\portIn[5]~input_o ),
	.datac(\myRam|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\MainController|CurrentState.State25~q ),
	.cin(gnd),
	.combout(\MainController|Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector65~2 .lut_mask = 16'hF888;
defparam \MainController|Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneiv_lcell_comb \MainController|Selector65~3 (
// Equation(s):
// \MainController|Selector65~3_combout  = (\MainController|Selector65~1_combout ) # ((\MainController|Selector65~2_combout ) # ((\MainController|CurrentState.State7~q  & \MainALU|dataAcc [5])))

	.dataa(\MainController|CurrentState.State7~q ),
	.datab(\MainALU|dataAcc [5]),
	.datac(\MainController|Selector65~1_combout ),
	.datad(\MainController|Selector65~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector65~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector65~3 .lut_mask = 16'hFFF8;
defparam \MainController|Selector65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneiv_lcell_comb \MainController|Selector65~4 (
// Equation(s):
// \MainController|Selector65~4_combout  = (\MainController|Selector65~0_combout ) # ((\MainController|Selector65~3_combout ) # ((\MainController|Mux2~0_combout  & !\MainController|arin[10]~1_combout )))

	.dataa(\MainController|Mux2~0_combout ),
	.datab(\MainController|arin[10]~1_combout ),
	.datac(\MainController|Selector65~0_combout ),
	.datad(\MainController|Selector65~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector65~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector65~4 .lut_mask = 16'hFFF2;
defparam \MainController|Selector65~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneiv_lcell_comb \MainController|arin[0]~9 (
// Equation(s):
// \MainController|arin[0]~9_combout  = (\MainController|romReg [11]) # (\MainController|romReg [9] $ (((!\MainController|romReg [8]) # (!\MainController|romReg [10]))))

	.dataa(\MainController|romReg [11]),
	.datab(\MainController|romReg [9]),
	.datac(\MainController|romReg [10]),
	.datad(\MainController|romReg [8]),
	.cin(gnd),
	.combout(\MainController|arin[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[0]~9 .lut_mask = 16'hEBBB;
defparam \MainController|arin[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneiv_lcell_comb \MainController|arin[0]~10 (
// Equation(s):
// \MainController|arin[0]~10_combout  = (\MainController|arin[8]~7_combout  & ((!\MainController|CurrentState.State8~q ) # (!\MainController|arin[0]~9_combout )))

	.dataa(\MainController|arin[0]~9_combout ),
	.datab(gnd),
	.datac(\MainController|CurrentState.State8~q ),
	.datad(\MainController|arin[8]~7_combout ),
	.cin(gnd),
	.combout(\MainController|arin[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[0]~10 .lut_mask = 16'h5F00;
defparam \MainController|arin[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N11
dffeas \MainController|arin[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector65~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[5] .is_wysiwyg = "true";
defparam \MainController|arin[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneiv_lcell_comb \MainController|Mux2~0 (
// Equation(s):
// \MainController|Mux2~0_combout  = (\MainController|romReg [8] & (\MainController|arin [5])) # (!\MainController|romReg [8] & ((\MainController|brin [5])))

	.dataa(gnd),
	.datab(\MainController|arin [5]),
	.datac(\MainController|brin [5]),
	.datad(\MainController|romReg [8]),
	.cin(gnd),
	.combout(\MainController|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Mux2~0 .lut_mask = 16'hCCF0;
defparam \MainController|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneiv_lcell_comb \MainController|brin[5]~5 (
// Equation(s):
// \MainController|brin[5]~5_combout  = (\MainController|romReg [11] & (\MainController|romReg [5])) # (!\MainController|romReg [11] & ((\MainController|Mux2~0_combout )))

	.dataa(\MainController|romReg [11]),
	.datab(\MainController|romReg [5]),
	.datac(gnd),
	.datad(\MainController|Mux2~0_combout ),
	.cin(gnd),
	.combout(\MainController|brin[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[5]~5 .lut_mask = 16'hDD88;
defparam \MainController|brin[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneiv_lcell_comb \MainController|Add1~6 (
// Equation(s):
// \MainController|Add1~6_combout  = (\MainController|brin [3] & (\MainController|Add1~5  & VCC)) # (!\MainController|brin [3] & (!\MainController|Add1~5 ))
// \MainController|Add1~7  = CARRY((!\MainController|brin [3] & !\MainController|Add1~5 ))

	.dataa(\MainController|brin [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~5 ),
	.combout(\MainController|Add1~6_combout ),
	.cout(\MainController|Add1~7 ));
// synopsys translate_off
defparam \MainController|Add1~6 .lut_mask = 16'hA505;
defparam \MainController|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneiv_lcell_comb \MainController|Add1~8 (
// Equation(s):
// \MainController|Add1~8_combout  = (\MainController|brin [4] & ((GND) # (!\MainController|Add1~7 ))) # (!\MainController|brin [4] & (\MainController|Add1~7  $ (GND)))
// \MainController|Add1~9  = CARRY((\MainController|brin [4]) # (!\MainController|Add1~7 ))

	.dataa(gnd),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~7 ),
	.combout(\MainController|Add1~8_combout ),
	.cout(\MainController|Add1~9 ));
// synopsys translate_off
defparam \MainController|Add1~8 .lut_mask = 16'h3CCF;
defparam \MainController|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneiv_lcell_comb \MainController|Add1~10 (
// Equation(s):
// \MainController|Add1~10_combout  = (\MainController|brin [5] & (\MainController|Add1~9  & VCC)) # (!\MainController|brin [5] & (!\MainController|Add1~9 ))
// \MainController|Add1~11  = CARRY((!\MainController|brin [5] & !\MainController|Add1~9 ))

	.dataa(gnd),
	.datab(\MainController|brin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~9 ),
	.combout(\MainController|Add1~10_combout ),
	.cout(\MainController|Add1~11 ));
// synopsys translate_off
defparam \MainController|Add1~10 .lut_mask = 16'hC303;
defparam \MainController|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \MainController|brin[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|brin[5]~5_combout ),
	.asdata(\MainController|Add1~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.TState0~q ),
	.ena(\MainController|brin[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[5] .is_wysiwyg = "true";
defparam \MainController|brin[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \MainController|brin[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|brin[6]~6_combout ),
	.asdata(\MainController|Add1~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.TState0~q ),
	.ena(\MainController|brin[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[6] .is_wysiwyg = "true";
defparam \MainController|brin[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneiv_lcell_comb \MainController|Mux1~0 (
// Equation(s):
// \MainController|Mux1~0_combout  = (\MainController|romReg [8] & (\MainController|arin [6])) # (!\MainController|romReg [8] & ((\MainController|brin [6])))

	.dataa(gnd),
	.datab(\MainController|arin [6]),
	.datac(\MainController|romReg [8]),
	.datad(\MainController|brin [6]),
	.cin(gnd),
	.combout(\MainController|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Mux1~0 .lut_mask = 16'hCFC0;
defparam \MainController|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneiv_lcell_comb \MainALU|ShiftLeft0~74 (
// Equation(s):
// \MainALU|ShiftLeft0~74_combout  = (\MainController|arin [15] & (\MainController|brin [0] & (\MainController|brin [1] & \MainController|brin [2])))

	.dataa(\MainController|arin [15]),
	.datab(\MainController|brin [0]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~74 .lut_mask = 16'h8000;
defparam \MainALU|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneiv_lcell_comb \MainALU|ShiftLeft0~80 (
// Equation(s):
// \MainALU|ShiftLeft0~80_combout  = (!\MainController|brin [3] & ((\MainController|brin [2] & (\MainALU|ShiftLeft0~30_combout )) # (!\MainController|brin [2] & ((\MainALU|ShiftLeft0~25_combout )))))

	.dataa(\MainController|brin [3]),
	.datab(\MainController|brin [2]),
	.datac(\MainALU|ShiftLeft0~30_combout ),
	.datad(\MainALU|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~80 .lut_mask = 16'h5140;
defparam \MainALU|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneiv_lcell_comb \MainALU|Mux9~0 (
// Equation(s):
// \MainALU|Mux9~0_combout  = (\MainALU|Mux11~3_combout  & (\MainALU|ShiftLeft0~80_combout  & ((\MainALU|Mux11~2_combout )))) # (!\MainALU|Mux11~3_combout  & (((\MainALU|Mux14~0_combout ) # (!\MainALU|Mux11~2_combout ))))

	.dataa(\MainALU|ShiftLeft0~80_combout ),
	.datab(\MainALU|Mux14~0_combout ),
	.datac(\MainALU|Mux11~3_combout ),
	.datad(\MainALU|Mux11~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux9~0 .lut_mask = 16'hAC0F;
defparam \MainALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneiv_lcell_comb \MainALU|Mux9~1 (
// Equation(s):
// \MainALU|Mux9~1_combout  = (\MainALU|Mux11~1_combout  & (((\MainALU|Mux9~0_combout )))) # (!\MainALU|Mux11~1_combout  & ((\MainALU|Mux9~0_combout  & (\MainALU|ShiftLeft0~74_combout )) # (!\MainALU|Mux9~0_combout  & ((\MainALU|ShiftLeft0~53_combout )))))

	.dataa(\MainALU|Mux11~1_combout ),
	.datab(\MainALU|ShiftLeft0~74_combout ),
	.datac(\MainALU|Mux9~0_combout ),
	.datad(\MainALU|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux9~1 .lut_mask = 16'hE5E0;
defparam \MainALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneiv_lcell_comb \MainALU|Selector6~0 (
// Equation(s):
// \MainALU|Selector6~0_combout  = (\MainController|functionSelect [2] & (((\MainALU|Mux7~2_combout )))) # (!\MainController|functionSelect [2] & ((\MainALU|Mux7~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_combout )) # 
// (!\MainALU|Mux7~2_combout  & ((\MainALU|Mux9~1_combout )))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~44_combout ),
	.datab(\MainALU|Mux9~1_combout ),
	.datac(\MainController|functionSelect [2]),
	.datad(\MainALU|Mux7~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector6~0 .lut_mask = 16'hFA0C;
defparam \MainALU|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneiv_lcell_comb \MainALU|Selector6~1 (
// Equation(s):
// \MainALU|Selector6~1_combout  = (\MainALU|dataAcc~0_combout  & \MainALU|Selector6~0_combout )

	.dataa(gnd),
	.datab(\MainALU|dataAcc~0_combout ),
	.datac(\MainALU|Selector6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector6~1 .lut_mask = 16'hC0C0;
defparam \MainALU|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneiv_lcell_comb \MainALU|dataAcc[22] (
// Equation(s):
// \MainALU|dataAcc [22] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Selector6~1_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [22]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [22]),
	.datac(\MainALU|Selector6~1_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [22]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[22] .lut_mask = 16'hF0CC;
defparam \MainALU|dataAcc[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas \MainController|hacc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[6] .is_wysiwyg = "true";
defparam \MainController|hacc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneiv_lcell_comb \MainController|Selector64~0 (
// Equation(s):
// \MainController|Selector64~0_combout  = (\MainController|romReg [6] & (((\MainController|hacc [6] & \MainController|arin[10]~0_combout )) # (!\MainController|arin[10]~2_combout ))) # (!\MainController|romReg [6] & (\MainController|hacc [6] & 
// ((\MainController|arin[10]~0_combout ))))

	.dataa(\MainController|romReg [6]),
	.datab(\MainController|hacc [6]),
	.datac(\MainController|arin[10]~2_combout ),
	.datad(\MainController|arin[10]~0_combout ),
	.cin(gnd),
	.combout(\MainController|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector64~0 .lut_mask = 16'hCE0A;
defparam \MainController|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneiv_lcell_comb \MainController|INTR[6]~feeder (
// Equation(s):
// \MainController|INTR[6]~feeder_combout  = \MainController|arin [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|INTR[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[6]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|INTR[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N11
dffeas \MainController|INTR[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|INTR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[6] .is_wysiwyg = "true";
defparam \MainController|INTR[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N19
dffeas \myTimer|dataout[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[6] .is_wysiwyg = "true";
defparam \myTimer|dataout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneiv_lcell_comb \MainController|Selector64~1 (
// Equation(s):
// \MainController|Selector64~1_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [6])) # (!\MainController|romReg [3] & ((\myTimer|dataout [6])))))

	.dataa(\MainController|INTR [6]),
	.datab(\MainController|romReg [3]),
	.datac(\myTimer|dataout [6]),
	.datad(\MainController|CurrentState.NBranch0~q ),
	.cin(gnd),
	.combout(\MainController|Selector64~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector64~1 .lut_mask = 16'hB800;
defparam \MainController|Selector64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y15_N8
cycloneiv_io_ibuf \portIn[6]~input (
	.i(portIn[6]),
	.ibar(gnd),
	.o(\portIn[6]~input_o ));
// synopsys translate_off
defparam \portIn[6]~input .bus_hold = "false";
defparam \portIn[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneiv_lcell_comb \MainALU|ShiftLeft0~22 (
// Equation(s):
// \MainALU|ShiftLeft0~22_combout  = (\MainController|brin [1]) # (\MainController|brin [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [1]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~22 .lut_mask = 16'hFFF0;
defparam \MainALU|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneiv_lcell_comb \MainALU|ShiftRight0~36 (
// Equation(s):
// \MainALU|ShiftRight0~36_combout  = (!\MainALU|ShiftLeft0~22_combout  & ((\MainController|brin [0] & ((\MainController|arin [15]))) # (!\MainController|brin [0] & (\MainController|arin [14]))))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [14]),
	.datac(\MainController|arin [15]),
	.datad(\MainALU|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~36 .lut_mask = 16'h00E4;
defparam \MainALU|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneiv_lcell_comb \MainALU|Mux25~0 (
// Equation(s):
// \MainALU|Mux25~0_combout  = (\MainALU|Mux27~0_combout  & ((\MainController|brin [2] & ((\MainALU|ShiftLeft0~30_combout ))) # (!\MainController|brin [2] & (\MainALU|ShiftLeft0~25_combout ))))

	.dataa(\MainALU|ShiftLeft0~25_combout ),
	.datab(\MainController|brin [2]),
	.datac(\MainALU|Mux27~0_combout ),
	.datad(\MainALU|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~0 .lut_mask = 16'hE020;
defparam \MainALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneiv_lcell_comb \MainALU|Mux25~1 (
// Equation(s):
// \MainALU|Mux25~1_combout  = (\MainALU|Mux24~2_combout  & ((\MainALU|Mux24~3_combout  & (\MainALU|ShiftRight0~36_combout )) # (!\MainALU|Mux24~3_combout  & ((\MainALU|Mux25~0_combout ))))) # (!\MainALU|Mux24~2_combout  & (!\MainALU|Mux24~3_combout ))

	.dataa(\MainALU|Mux24~2_combout ),
	.datab(\MainALU|Mux24~3_combout ),
	.datac(\MainALU|ShiftRight0~36_combout ),
	.datad(\MainALU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~1 .lut_mask = 16'hB391;
defparam \MainALU|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneiv_lcell_comb \MainALU|ShiftRight0~17 (
// Equation(s):
// \MainALU|ShiftRight0~17_combout  = (\MainController|brin [0] & ((\MainALU|ShiftRight0~16_combout ))) # (!\MainController|brin [0] & (\MainALU|ShiftRight0~13_combout ))

	.dataa(\MainController|brin [0]),
	.datab(\MainALU|ShiftRight0~13_combout ),
	.datac(gnd),
	.datad(\MainALU|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~17 .lut_mask = 16'hEE44;
defparam \MainALU|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneiv_lcell_comb \MainALU|ShiftRight0~32 (
// Equation(s):
// \MainALU|ShiftRight0~32_combout  = (\MainController|brin [1] & (\MainController|arin [9])) # (!\MainController|brin [1] & ((\MainController|arin [7])))

	.dataa(gnd),
	.datab(\MainController|arin [9]),
	.datac(\MainController|arin [7]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~32 .lut_mask = 16'hCCF0;
defparam \MainALU|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneiv_lcell_comb \MainALU|ShiftRight0~31 (
// Equation(s):
// \MainALU|ShiftRight0~31_combout  = (!\MainController|brin [0] & ((\MainController|brin [1] & ((\MainController|arin [8]))) # (!\MainController|brin [1] & (\MainController|arin [6]))))

	.dataa(\MainController|arin [6]),
	.datab(\MainController|brin [0]),
	.datac(\MainController|arin [8]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~31 .lut_mask = 16'h3022;
defparam \MainALU|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneiv_lcell_comb \MainALU|ShiftRight0~33 (
// Equation(s):
// \MainALU|ShiftRight0~33_combout  = (\MainALU|ShiftRight0~31_combout ) # ((\MainController|brin [0] & \MainALU|ShiftRight0~32_combout ))

	.dataa(\MainController|brin [0]),
	.datab(\MainALU|ShiftRight0~32_combout ),
	.datac(gnd),
	.datad(\MainALU|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~33 .lut_mask = 16'hFF88;
defparam \MainALU|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneiv_lcell_comb \MainALU|Mux25~2 (
// Equation(s):
// \MainALU|Mux25~2_combout  = (\MainALU|Mux17~5_combout  & ((\MainALU|Mux25~1_combout  & ((\MainALU|ShiftRight0~33_combout ))) # (!\MainALU|Mux25~1_combout  & (\MainALU|ShiftRight0~17_combout )))) # (!\MainALU|Mux17~5_combout  & (\MainALU|Mux25~1_combout ))

	.dataa(\MainALU|Mux17~5_combout ),
	.datab(\MainALU|Mux25~1_combout ),
	.datac(\MainALU|ShiftRight0~17_combout ),
	.datad(\MainALU|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~2 .lut_mask = 16'hEC64;
defparam \MainALU|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneiv_lcell_comb \MainALU|Mux25~3 (
// Equation(s):
// \MainALU|Mux25~3_combout  = (\MainController|functionSelect [1]) # ((\MainController|brin [6] & (\MainController|arin [6] & \MainController|functionSelect [0])))

	.dataa(\MainController|brin [6]),
	.datab(\MainController|arin [6]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~3 .lut_mask = 16'hF8F0;
defparam \MainALU|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneiv_lcell_comb \MainALU|Mux25~4 (
// Equation(s):
// \MainALU|Mux25~4_combout  = (\MainALU|Mux25~3_combout  & (((\MainController|functionSelect [0])))) # (!\MainALU|Mux25~3_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\MainALU|ShiftLeft0~61_combout  & 
// !\MainController|functionSelect [0])))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datab(\MainALU|ShiftLeft0~61_combout ),
	.datac(\MainALU|Mux25~3_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~4 .lut_mask = 16'hF004;
defparam \MainALU|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneiv_lcell_comb \MainALU|Mux25~5 (
// Equation(s):
// \MainALU|Mux25~5_combout  = (\MainController|functionSelect [1] & ((\MainController|arin [6] & ((!\MainALU|Mux25~4_combout ))) # (!\MainController|arin [6] & ((\MainController|brin [6]) # (\MainALU|Mux25~4_combout ))))) # (!\MainController|functionSelect 
// [1] & (((\MainALU|Mux25~4_combout ))))

	.dataa(\MainController|brin [6]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|arin [6]),
	.datad(\MainALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~5 .lut_mask = 16'h3FC8;
defparam \MainALU|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneiv_lcell_comb \MainALU|Mux25~6 (
// Equation(s):
// \MainALU|Mux25~6_combout  = (\MainALU|Mux19~2_combout  & (((\MainALU|Mux25~5_combout ) # (!\MainALU|Mux19~1_combout )))) # (!\MainALU|Mux19~2_combout  & (\MainALU|Add0~12_combout  & ((\MainALU|Mux19~1_combout ))))

	.dataa(\MainALU|Mux19~2_combout ),
	.datab(\MainALU|Add0~12_combout ),
	.datac(\MainALU|Mux25~5_combout ),
	.datad(\MainALU|Mux19~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~6 .lut_mask = 16'hE4AA;
defparam \MainALU|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneiv_lcell_comb \MainALU|Mux25~7 (
// Equation(s):
// \MainALU|Mux25~7_combout  = (\MainALU|Mux25~6_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12_combout ) # ((!\MainALU|Mux19~0_combout )))) # (!\MainALU|Mux25~6_combout  & (((\MainALU|Add1~12_combout  & 
// \MainALU|Mux19~0_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12_combout ),
	.datab(\MainALU|Add1~12_combout ),
	.datac(\MainALU|Mux25~6_combout ),
	.datad(\MainALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~7 .lut_mask = 16'hACF0;
defparam \MainALU|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneiv_lcell_comb \MainALU|Mux25~8 (
// Equation(s):
// \MainALU|Mux25~8_combout  = (\MainController|functionSelect [3] & (\MainALU|Mux25~2_combout  & ((\MainALU|Mux30~0_combout )))) # (!\MainController|functionSelect [3] & (((\MainALU|Mux25~7_combout ))))

	.dataa(\MainALU|Mux25~2_combout ),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|Mux25~7_combout ),
	.datad(\MainALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~8 .lut_mask = 16'hB830;
defparam \MainALU|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneiv_lcell_comb \MainALU|dataAcc[6] (
// Equation(s):
// \MainALU|dataAcc [6] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux25~8_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [6]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [6]),
	.datac(\MainALU|Mux25~8_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[6] .lut_mask = 16'hF0CC;
defparam \MainALU|dataAcc[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneiv_lcell_comb \MainController|Selector64~2 (
// Equation(s):
// \MainController|Selector64~2_combout  = (\MainController|CurrentState.State7~q  & ((\MainALU|dataAcc [6]) # ((\MainController|CurrentState.State25~q  & \myRam|ram_rtl_0|auto_generated|ram_block1a6 )))) # (!\MainController|CurrentState.State7~q  & 
// (\MainController|CurrentState.State25~q  & (\myRam|ram_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\MainController|CurrentState.State7~q ),
	.datab(\MainController|CurrentState.State25~q ),
	.datac(\myRam|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\MainALU|dataAcc [6]),
	.cin(gnd),
	.combout(\MainController|Selector64~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector64~2 .lut_mask = 16'hEAC0;
defparam \MainController|Selector64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneiv_lcell_comb \MainController|Selector64~3 (
// Equation(s):
// \MainController|Selector64~3_combout  = (\MainController|Selector64~1_combout ) # ((\MainController|Selector64~2_combout ) # ((\MainController|CurrentState.PState0~q  & \portIn[6]~input_o )))

	.dataa(\MainController|CurrentState.PState0~q ),
	.datab(\MainController|Selector64~1_combout ),
	.datac(\portIn[6]~input_o ),
	.datad(\MainController|Selector64~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector64~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector64~3 .lut_mask = 16'hFFEC;
defparam \MainController|Selector64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneiv_lcell_comb \MainController|Selector64~4 (
// Equation(s):
// \MainController|Selector64~4_combout  = (\MainController|Selector64~0_combout ) # ((\MainController|Selector64~3_combout ) # ((\MainController|Mux1~0_combout  & !\MainController|arin[10]~1_combout )))

	.dataa(\MainController|Mux1~0_combout ),
	.datab(\MainController|arin[10]~1_combout ),
	.datac(\MainController|Selector64~0_combout ),
	.datad(\MainController|Selector64~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector64~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector64~4 .lut_mask = 16'hFFF2;
defparam \MainController|Selector64~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \MainController|arin[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector64~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[6] .is_wysiwyg = "true";
defparam \MainController|arin[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneiv_lcell_comb \MainALU|ShiftLeft0~24 (
// Equation(s):
// \MainALU|ShiftLeft0~24_combout  = (\MainController|brin [1] & ((\MainController|arin [4]))) # (!\MainController|brin [1] & (\MainController|arin [6]))

	.dataa(\MainController|arin [6]),
	.datab(gnd),
	.datac(\MainController|brin [1]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~24 .lut_mask = 16'hFA0A;
defparam \MainALU|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneiv_lcell_comb \MainALU|ShiftLeft0~25 (
// Equation(s):
// \MainALU|ShiftLeft0~25_combout  = (\MainController|brin [0] & ((\MainALU|ShiftLeft0~16_combout ))) # (!\MainController|brin [0] & (\MainALU|ShiftLeft0~24_combout ))

	.dataa(\MainALU|ShiftLeft0~24_combout ),
	.datab(\MainALU|ShiftLeft0~16_combout ),
	.datac(gnd),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~25 .lut_mask = 16'hCCAA;
defparam \MainALU|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneiv_lcell_comb \MainALU|ShiftLeft0~28 (
// Equation(s):
// \MainALU|ShiftLeft0~28_combout  = (\MainController|brin [2] & ((\MainALU|ShiftLeft0~25_combout ))) # (!\MainController|brin [2] & (\MainALU|ShiftLeft0~27_combout ))

	.dataa(\MainController|brin [2]),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~27_combout ),
	.datad(\MainALU|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~28 .lut_mask = 16'hFA50;
defparam \MainALU|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneiv_lcell_comb \MainALU|ShiftLeft0~31 (
// Equation(s):
// \MainALU|ShiftLeft0~31_combout  = (\MainController|brin [3] & (!\MainController|brin [2] & (\MainALU|ShiftLeft0~30_combout ))) # (!\MainController|brin [3] & (((\MainALU|ShiftLeft0~28_combout ))))

	.dataa(\MainController|brin [3]),
	.datab(\MainController|brin [2]),
	.datac(\MainALU|ShiftLeft0~30_combout ),
	.datad(\MainALU|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~31 .lut_mask = 16'h7520;
defparam \MainALU|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneiv_lcell_comb \MainALU|ShiftRight0~5 (
// Equation(s):
// \MainALU|ShiftRight0~5_combout  = (\MainController|brin [0] & ((\MainController|arin [15]))) # (!\MainController|brin [0] & (\MainController|arin [14]))

	.dataa(gnd),
	.datab(\MainController|brin [0]),
	.datac(\MainController|arin [14]),
	.datad(\MainController|arin [15]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~5 .lut_mask = 16'hFC30;
defparam \MainALU|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneiv_lcell_comb \MainALU|ShiftRight0~18 (
// Equation(s):
// \MainALU|ShiftRight0~18_combout  = (\MainController|brin [2] & (((!\MainController|brin [1] & \MainALU|ShiftRight0~5_combout )))) # (!\MainController|brin [2] & (\MainALU|ShiftRight0~17_combout ))

	.dataa(\MainALU|ShiftRight0~17_combout ),
	.datab(\MainController|brin [1]),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~18 .lut_mask = 16'h3A0A;
defparam \MainALU|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneiv_lcell_comb \MainALU|Mux21~0 (
// Equation(s):
// \MainALU|Mux21~0_combout  = (\MainALU|Mux23~0_combout  & ((\MainController|functionSelect [0] & ((\MainALU|ShiftRight0~18_combout ))) # (!\MainController|functionSelect [0] & (\MainALU|ShiftLeft0~31_combout ))))

	.dataa(\MainALU|ShiftLeft0~31_combout ),
	.datab(\MainALU|Mux23~0_combout ),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainALU|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~0 .lut_mask = 16'hC808;
defparam \MainALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneiv_lcell_comb \MainALU|Mux21~1 (
// Equation(s):
// \MainALU|Mux21~1_combout  = (\MainController|functionSelect [1]) # ((\MainController|functionSelect [0] & (\MainController|arin [10] & \MainController|brin [10])))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainController|arin [10]),
	.datac(\MainController|brin [10]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~1 .lut_mask = 16'hFF80;
defparam \MainALU|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneiv_lcell_comb \MainALU|Mux21~2 (
// Equation(s):
// \MainALU|Mux21~2_combout  = (\MainALU|Mux21~1_combout  & (((\MainController|functionSelect [0])))) # (!\MainALU|Mux21~1_combout  & (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & !\MainController|functionSelect [0])))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~4_combout ),
	.datab(\MainALU|Mux21~1_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~2 .lut_mask = 16'hCC02;
defparam \MainALU|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneiv_lcell_comb \MainALU|Mux21~3 (
// Equation(s):
// \MainALU|Mux21~3_combout  = (\MainALU|Mux21~2_combout  & (((!\MainController|functionSelect [1])) # (!\MainController|arin [10]))) # (!\MainALU|Mux21~2_combout  & (\MainController|functionSelect [1] & ((\MainController|arin [10]) # (\MainController|brin 
// [10]))))

	.dataa(\MainALU|Mux21~2_combout ),
	.datab(\MainController|arin [10]),
	.datac(\MainController|brin [10]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~3 .lut_mask = 16'h76AA;
defparam \MainALU|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneiv_lcell_comb \MainALU|Mux21~4 (
// Equation(s):
// \MainALU|Mux21~4_combout  = (\MainALU|Mux19~2_combout  & ((\MainALU|Mux21~3_combout ) # ((!\MainALU|Mux19~1_combout )))) # (!\MainALU|Mux19~2_combout  & (((\MainALU|Mux19~1_combout  & \MainALU|Add0~20_combout ))))

	.dataa(\MainALU|Mux19~2_combout ),
	.datab(\MainALU|Mux21~3_combout ),
	.datac(\MainALU|Mux19~1_combout ),
	.datad(\MainALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~4 .lut_mask = 16'hDA8A;
defparam \MainALU|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneiv_lcell_comb \MainALU|Mux21~5 (
// Equation(s):
// \MainALU|Mux21~5_combout  = (\MainALU|Mux21~4_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20_combout ) # (!\MainALU|Mux19~0_combout )))) # (!\MainALU|Mux21~4_combout  & (\MainALU|Add1~20_combout  & 
// (\MainALU|Mux19~0_combout )))

	.dataa(\MainALU|Mux21~4_combout ),
	.datab(\MainALU|Add1~20_combout ),
	.datac(\MainALU|Mux19~0_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~5 .lut_mask = 16'hEA4A;
defparam \MainALU|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneiv_lcell_comb \MainALU|Mux21~6 (
// Equation(s):
// \MainALU|Mux21~6_combout  = (\MainALU|Mux21~0_combout ) # ((\MainALU|Mux21~5_combout  & !\MainController|functionSelect [3]))

	.dataa(\MainALU|Mux21~0_combout ),
	.datab(\MainALU|Mux21~5_combout ),
	.datac(gnd),
	.datad(\MainController|functionSelect [3]),
	.cin(gnd),
	.combout(\MainALU|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~6 .lut_mask = 16'hAAEE;
defparam \MainALU|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneiv_lcell_comb \MainALU|dataAcc[10] (
// Equation(s):
// \MainALU|dataAcc [10] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|Mux21~6_combout )) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|dataAcc [10])))

	.dataa(\MainALU|Mux21~6_combout ),
	.datab(gnd),
	.datac(\MainALU|dataAcc [10]),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[10] .lut_mask = 16'hAAF0;
defparam \MainALU|dataAcc[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneiv_lcell_comb \MainALU|ShiftLeft0~69 (
// Equation(s):
// \MainALU|ShiftLeft0~69_combout  = (\MainController|arin [15] & (\MainController|brin [0] & (\MainController|brin [1] & !\MainController|brin [2])))

	.dataa(\MainController|arin [15]),
	.datab(\MainController|brin [0]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~69 .lut_mask = 16'h0080;
defparam \MainALU|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneiv_lcell_comb \MainALU|ShiftLeft0~51 (
// Equation(s):
// \MainALU|ShiftLeft0~51_combout  = (!\MainController|brin [0] & ((\MainController|brin [1] & ((\MainController|arin [12]))) # (!\MainController|brin [1] & (\MainController|arin [14]))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [14]),
	.datac(\MainController|arin [12]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~51 .lut_mask = 16'h00E4;
defparam \MainALU|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneiv_lcell_comb \MainALU|ShiftLeft0~52 (
// Equation(s):
// \MainALU|ShiftLeft0~52_combout  = (\MainALU|ShiftLeft0~51_combout ) # ((\MainALU|ShiftLeft0~46_combout  & \MainController|brin [0]))

	.dataa(\MainALU|ShiftLeft0~51_combout ),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~46_combout ),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~52 .lut_mask = 16'hFAAA;
defparam \MainALU|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneiv_lcell_comb \MainALU|ShiftLeft0~70 (
// Equation(s):
// \MainALU|ShiftLeft0~70_combout  = (\MainALU|ShiftLeft0~69_combout ) # ((\MainController|brin [2] & \MainALU|ShiftLeft0~52_combout ))

	.dataa(gnd),
	.datab(\MainController|brin [2]),
	.datac(\MainALU|ShiftLeft0~69_combout ),
	.datad(\MainALU|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~70 .lut_mask = 16'hFCF0;
defparam \MainALU|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneiv_lcell_comb \MainALU|Mux5~0 (
// Equation(s):
// \MainALU|Mux5~0_combout  = (\MainALU|Mux4~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~52_combout ) # ((\MainController|functionSelect [3])))) # (!\MainALU|Mux4~2_combout  & (((!\MainController|functionSelect [3] & 
// \MainALU|Add1~32_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~52_combout ),
	.datab(\MainALU|Mux4~2_combout ),
	.datac(\MainController|functionSelect [3]),
	.datad(\MainALU|Add1~32_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux5~0 .lut_mask = 16'hCBC8;
defparam \MainALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneiv_lcell_comb \MainALU|Mux5~1 (
// Equation(s):
// \MainALU|Mux5~1_combout  = (\MainALU|Mux4~1_combout  & ((\MainALU|Mux5~0_combout  & ((\MainALU|ShiftLeft0~31_combout ))) # (!\MainALU|Mux5~0_combout  & (\MainALU|ShiftLeft0~70_combout )))) # (!\MainALU|Mux4~1_combout  & (((\MainALU|Mux5~0_combout ))))

	.dataa(\MainALU|ShiftLeft0~70_combout ),
	.datab(\MainALU|Mux4~1_combout ),
	.datac(\MainALU|ShiftLeft0~31_combout ),
	.datad(\MainALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux5~1 .lut_mask = 16'hF388;
defparam \MainALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneiv_lcell_comb \MainALU|Selector10~0 (
// Equation(s):
// \MainALU|Selector10~0_combout  = (\MainALU|Selector8~1_combout  & ((\MainController|functionSelect [2] & ((\MainController|functionSelect [0]))) # (!\MainController|functionSelect [2] & (\MainALU|Mux5~1_combout ))))

	.dataa(\MainALU|Mux5~1_combout ),
	.datab(\MainController|functionSelect [2]),
	.datac(\MainALU|Selector8~1_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector10~0 .lut_mask = 16'hE020;
defparam \MainALU|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneiv_lcell_comb \MainALU|dataAcc[26] (
// Equation(s):
// \MainALU|dataAcc [26] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Selector10~0_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [26]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [26]),
	.datac(\MainALU|Selector10~0_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [26]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[26] .lut_mask = 16'hF0CC;
defparam \MainALU|dataAcc[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N17
dffeas \MainController|hacc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[10] .is_wysiwyg = "true";
defparam \MainController|hacc[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
cycloneiv_io_ibuf \portIn[10]~input (
	.i(portIn[10]),
	.ibar(gnd),
	.o(\portIn[10]~input_o ));
// synopsys translate_off
defparam \portIn[10]~input .bus_hold = "false";
defparam \portIn[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneiv_lcell_comb \MainController|Selector60~2 (
// Equation(s):
// \MainController|Selector60~2_combout  = (\MainController|CurrentState.PState0~q  & ((\portIn[10]~input_o ) # ((\MainController|romReg [2] & !\MainController|arin[10]~2_combout )))) # (!\MainController|CurrentState.PState0~q  & (((\MainController|romReg 
// [2] & !\MainController|arin[10]~2_combout ))))

	.dataa(\MainController|CurrentState.PState0~q ),
	.datab(\portIn[10]~input_o ),
	.datac(\MainController|romReg [2]),
	.datad(\MainController|arin[10]~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector60~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector60~2 .lut_mask = 16'h88F8;
defparam \MainController|Selector60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneiv_lcell_comb \MainController|Selector60~1 (
// Equation(s):
// \MainController|Selector60~1_combout  = (\MainController|CurrentState.State25~q  & ((\myRam|ram_rtl_0|auto_generated|ram_block1a10 ) # ((!\MainController|arin[10]~1_combout  & \MainController|brin [10])))) # (!\MainController|CurrentState.State25~q  & 
// (!\MainController|arin[10]~1_combout  & (\MainController|brin [10])))

	.dataa(\MainController|CurrentState.State25~q ),
	.datab(\MainController|arin[10]~1_combout ),
	.datac(\MainController|brin [10]),
	.datad(\myRam|ram_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\MainController|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector60~1 .lut_mask = 16'hBA30;
defparam \MainController|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneiv_lcell_comb \MainController|Selector60~3 (
// Equation(s):
// \MainController|Selector60~3_combout  = (\MainController|Selector60~2_combout ) # ((\MainController|Selector60~1_combout ) # ((\MainController|arin[10]~0_combout  & \MainController|hacc [10])))

	.dataa(\MainController|arin[10]~0_combout ),
	.datab(\MainController|hacc [10]),
	.datac(\MainController|Selector60~2_combout ),
	.datad(\MainController|Selector60~1_combout ),
	.cin(gnd),
	.combout(\MainController|Selector60~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector60~3 .lut_mask = 16'hFFF8;
defparam \MainController|Selector60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneiv_lcell_comb \MainController|Selector60~4 (
// Equation(s):
// \MainController|Selector60~4_combout  = (\MainController|Selector60~0_combout ) # ((\MainController|Selector60~3_combout ) # ((\MainController|CurrentState.State7~q  & \MainALU|dataAcc [10])))

	.dataa(\MainController|Selector60~0_combout ),
	.datab(\MainController|CurrentState.State7~q ),
	.datac(\MainALU|dataAcc [10]),
	.datad(\MainController|Selector60~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector60~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector60~4 .lut_mask = 16'hFFEA;
defparam \MainController|Selector60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \MainController|arin[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector60~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[10] .is_wysiwyg = "true";
defparam \MainController|arin[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneiv_lcell_comb \MainALU|ShiftLeft0~26 (
// Equation(s):
// \MainALU|ShiftLeft0~26_combout  = (\MainController|brin [1] & (\MainController|arin [8])) # (!\MainController|brin [1] & ((\MainController|arin [10])))

	.dataa(\MainController|arin [8]),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(\MainController|arin [10]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~26 .lut_mask = 16'hBB88;
defparam \MainALU|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneiv_lcell_comb \MainALU|ShiftLeft0~27 (
// Equation(s):
// \MainALU|ShiftLeft0~27_combout  = (\MainController|brin [0] & (\MainALU|ShiftLeft0~18_combout )) # (!\MainController|brin [0] & ((\MainALU|ShiftLeft0~26_combout )))

	.dataa(gnd),
	.datab(\MainController|brin [0]),
	.datac(\MainALU|ShiftLeft0~18_combout ),
	.datad(\MainALU|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~27 .lut_mask = 16'hF3C0;
defparam \MainALU|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneiv_lcell_comb \MainALU|ShiftLeft0~53 (
// Equation(s):
// \MainALU|ShiftLeft0~53_combout  = (\MainController|brin [2] & (\MainALU|ShiftLeft0~27_combout )) # (!\MainController|brin [2] & ((\MainALU|ShiftLeft0~52_combout )))

	.dataa(\MainController|brin [2]),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~27_combout ),
	.datad(\MainALU|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~53 .lut_mask = 16'hF5A0;
defparam \MainALU|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneiv_lcell_comb \MainALU|ShiftLeft0~50 (
// Equation(s):
// \MainALU|ShiftLeft0~50_combout  = (\MainController|brin [2] & (\MainALU|ShiftLeft0~30_combout )) # (!\MainController|brin [2] & ((\MainALU|ShiftLeft0~25_combout )))

	.dataa(\MainController|brin [2]),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~30_combout ),
	.datad(\MainALU|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~50 .lut_mask = 16'hF5A0;
defparam \MainALU|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneiv_lcell_comb \MainALU|ShiftLeft0~54 (
// Equation(s):
// \MainALU|ShiftLeft0~54_combout  = (\MainController|brin [3] & ((\MainALU|ShiftLeft0~50_combout ))) # (!\MainController|brin [3] & (\MainALU|ShiftLeft0~53_combout ))

	.dataa(\MainALU|ShiftLeft0~53_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(\MainALU|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~54 .lut_mask = 16'hEE22;
defparam \MainALU|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[15] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [15] = (\MainController|arin [15] & \MainController|brin [15])

	.dataa(\MainController|arin [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|brin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [15]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[15] .lut_mask = 16'hAA00;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[16] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [16] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  & \MainController|arin [15])

	.dataa(gnd),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.datac(gnd),
	.datad(\MainController|arin [15]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [16]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[16] .lut_mask = 16'hCC00;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~56 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~56_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [15] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [16] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~55 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~57  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [15] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [16]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~55 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [15] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [16] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~55 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [15]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~55 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~56_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~57 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~56 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~52 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~52_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~51  $ (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~53  = CARRY(!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~51 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~51 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~52_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~53 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~52 .lut_mask = 16'hF00F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~60 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~60_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~56_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~52_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~59 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~61  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~56_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~52_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~59 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~56_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~52_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~59 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~56_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~59 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~60_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~61 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~60 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneiv_lcell_comb \MainALU|Mux1~0 (
// Equation(s):
// \MainALU|Mux1~0_combout  = (\MainALU|Mux4~2_combout  & ((\MainController|functionSelect [3]) # ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~60_combout )))) # (!\MainALU|Mux4~2_combout  & (!\MainController|functionSelect [3] & 
// ((\MainALU|Add1~32_combout ))))

	.dataa(\MainALU|Mux4~2_combout ),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~60_combout ),
	.datad(\MainALU|Add1~32_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux1~0 .lut_mask = 16'hB9A8;
defparam \MainALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneiv_lcell_comb \MainALU|Mux1~1 (
// Equation(s):
// \MainALU|Mux1~1_combout  = (\MainALU|Mux4~1_combout  & ((\MainALU|Mux1~0_combout  & (\MainALU|ShiftLeft0~54_combout )) # (!\MainALU|Mux1~0_combout  & ((\MainALU|ShiftLeft0~74_combout ))))) # (!\MainALU|Mux4~1_combout  & (((\MainALU|Mux1~0_combout ))))

	.dataa(\MainALU|ShiftLeft0~54_combout ),
	.datab(\MainALU|Mux4~1_combout ),
	.datac(\MainALU|ShiftLeft0~74_combout ),
	.datad(\MainALU|Mux1~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux1~1 .lut_mask = 16'hBBC0;
defparam \MainALU|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneiv_lcell_comb \MainALU|Selector14~0 (
// Equation(s):
// \MainALU|Selector14~0_combout  = (\MainALU|Selector8~1_combout  & ((\MainController|functionSelect [2] & ((\MainController|functionSelect [0]))) # (!\MainController|functionSelect [2] & (\MainALU|Mux1~1_combout ))))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainALU|Mux1~1_combout ),
	.datac(\MainALU|Selector8~1_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector14~0 .lut_mask = 16'hE040;
defparam \MainALU|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneiv_lcell_comb \MainALU|dataAcc[30] (
// Equation(s):
// \MainALU|dataAcc [30] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|Selector14~0_combout )) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|dataAcc [30])))

	.dataa(gnd),
	.datab(\MainALU|Selector14~0_combout ),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|dataAcc [30]),
	.cin(gnd),
	.combout(\MainALU|dataAcc [30]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[30] .lut_mask = 16'hCFC0;
defparam \MainALU|dataAcc[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N21
dffeas \MainController|hacc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[14] .is_wysiwyg = "true";
defparam \MainController|hacc[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y41_N8
cycloneiv_io_ibuf \portIn[14]~input (
	.i(portIn[14]),
	.ibar(gnd),
	.o(\portIn[14]~input_o ));
// synopsys translate_off
defparam \portIn[14]~input .bus_hold = "false";
defparam \portIn[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneiv_lcell_comb \MainController|Selector56~2 (
// Equation(s):
// \MainController|Selector56~2_combout  = (\portIn[14]~input_o  & ((\MainController|CurrentState.PState0~q ) # ((\MainController|romReg [6] & !\MainController|arin[10]~2_combout )))) # (!\portIn[14]~input_o  & (\MainController|romReg [6] & 
// ((!\MainController|arin[10]~2_combout ))))

	.dataa(\portIn[14]~input_o ),
	.datab(\MainController|romReg [6]),
	.datac(\MainController|CurrentState.PState0~q ),
	.datad(\MainController|arin[10]~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector56~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector56~2 .lut_mask = 16'hA0EC;
defparam \MainController|Selector56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneiv_lcell_comb \MainController|Selector56~1 (
// Equation(s):
// \MainController|Selector56~1_combout  = (\MainController|CurrentState.State25~q  & ((\myRam|ram_rtl_0|auto_generated|ram_block1a14 ) # ((!\MainController|arin[10]~1_combout  & \MainController|brin [14])))) # (!\MainController|CurrentState.State25~q  & 
// (!\MainController|arin[10]~1_combout  & (\MainController|brin [14])))

	.dataa(\MainController|CurrentState.State25~q ),
	.datab(\MainController|arin[10]~1_combout ),
	.datac(\MainController|brin [14]),
	.datad(\myRam|ram_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\MainController|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector56~1 .lut_mask = 16'hBA30;
defparam \MainController|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneiv_lcell_comb \MainController|Selector56~3 (
// Equation(s):
// \MainController|Selector56~3_combout  = (\MainController|Selector56~2_combout ) # ((\MainController|Selector56~1_combout ) # ((\MainController|hacc [14] & \MainController|arin[10]~0_combout )))

	.dataa(\MainController|hacc [14]),
	.datab(\MainController|arin[10]~0_combout ),
	.datac(\MainController|Selector56~2_combout ),
	.datad(\MainController|Selector56~1_combout ),
	.cin(gnd),
	.combout(\MainController|Selector56~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector56~3 .lut_mask = 16'hFFF8;
defparam \MainController|Selector56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneiv_lcell_comb \MainALU|Mux17~1 (
// Equation(s):
// \MainALU|Mux17~1_combout  = (\MainController|functionSelect [0] & (\MainALU|ShiftRight0~36_combout  & ((\MainALU|Mux27~0_combout )))) # (!\MainController|functionSelect [0] & (((\MainALU|ShiftLeft0~54_combout ))))

	.dataa(\MainALU|ShiftRight0~36_combout ),
	.datab(\MainALU|ShiftLeft0~54_combout ),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~1 .lut_mask = 16'hAC0C;
defparam \MainALU|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneiv_lcell_comb \MainALU|Add0~28 (
// Equation(s):
// \MainALU|Add0~28_combout  = ((\MainController|brin [14] $ (\MainController|arin [14] $ (!\MainALU|Add0~27 )))) # (GND)
// \MainALU|Add0~29  = CARRY((\MainController|brin [14] & ((\MainController|arin [14]) # (!\MainALU|Add0~27 ))) # (!\MainController|brin [14] & (\MainController|arin [14] & !\MainALU|Add0~27 )))

	.dataa(\MainController|brin [14]),
	.datab(\MainController|arin [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~27 ),
	.combout(\MainALU|Add0~28_combout ),
	.cout(\MainALU|Add0~29 ));
// synopsys translate_off
defparam \MainALU|Add0~28 .lut_mask = 16'h698E;
defparam \MainALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[17]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[17]~8_combout  = ((\MainALU|Div0|auto_generated|divider|divider|selnose[17]~7_combout ) # ((\MainController|brin [0] & !\MainController|arin [14]))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[0]~6_combout )

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [14]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[0]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[17]~7_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[17]~8 .lut_mask = 16'hFF2F;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneiv_lcell_comb \MainALU|Mux17~6 (
// Equation(s):
// \MainALU|Mux17~6_combout  = (\MainController|brin [14] & ((\MainController|functionSelect [1] $ (\MainController|arin [14])) # (!\MainController|functionSelect [0]))) # (!\MainController|brin [14] & (\MainController|functionSelect [0] $ 
// (((\MainController|arin [14]) # (!\MainController|functionSelect [1])))))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|arin [14]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|brin [14]),
	.cin(gnd),
	.combout(\MainALU|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~6 .lut_mask = 16'h6F2D;
defparam \MainALU|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneiv_lcell_comb \MainALU|Mux17~7 (
// Equation(s):
// \MainALU|Mux17~7_combout  = (\MainALU|Mux17~6_combout  & ((\MainController|functionSelect [1]) # ((\MainController|functionSelect [0]) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[17]~8_combout ))))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[17]~8_combout ),
	.datac(\MainALU|Mux17~6_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~7 .lut_mask = 16'hF0B0;
defparam \MainALU|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneiv_lcell_comb \MainALU|Mux17~2 (
// Equation(s):
// \MainALU|Mux17~2_combout  = (\MainALU|Mux19~1_combout  & ((\MainALU|Mux19~2_combout  & ((\MainALU|Mux17~7_combout ))) # (!\MainALU|Mux19~2_combout  & (\MainALU|Add0~28_combout )))) # (!\MainALU|Mux19~1_combout  & (((\MainALU|Mux19~2_combout ))))

	.dataa(\MainALU|Add0~28_combout ),
	.datab(\MainALU|Mux19~1_combout ),
	.datac(\MainALU|Mux19~2_combout ),
	.datad(\MainALU|Mux17~7_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~2 .lut_mask = 16'hF838;
defparam \MainALU|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneiv_lcell_comb \MainALU|Mux17~3 (
// Equation(s):
// \MainALU|Mux17~3_combout  = (\MainALU|Mux19~0_combout  & ((\MainALU|Mux17~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_combout )) # (!\MainALU|Mux17~2_combout  & ((\MainALU|Add1~28_combout ))))) # 
// (!\MainALU|Mux19~0_combout  & (((\MainALU|Mux17~2_combout ))))

	.dataa(\MainALU|Mux19~0_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~28_combout ),
	.datac(\MainALU|Mux17~2_combout ),
	.datad(\MainALU|Add1~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~3 .lut_mask = 16'hDAD0;
defparam \MainALU|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneiv_lcell_comb \MainALU|Mux17~4 (
// Equation(s):
// \MainALU|Mux17~4_combout  = (\MainALU|Mux17~1_combout  & ((\MainALU|Mux17~0_combout ) # ((!\MainController|functionSelect [3] & \MainALU|Mux17~3_combout )))) # (!\MainALU|Mux17~1_combout  & (!\MainController|functionSelect [3] & (\MainALU|Mux17~3_combout 
// )))

	.dataa(\MainALU|Mux17~1_combout ),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|Mux17~3_combout ),
	.datad(\MainALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~4 .lut_mask = 16'hBA30;
defparam \MainALU|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneiv_lcell_comb \MainALU|dataAcc[14] (
// Equation(s):
// \MainALU|dataAcc [14] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux17~4_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [14]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [14]),
	.datac(\MainALU|Mux17~4_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [14]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[14] .lut_mask = 16'hF0CC;
defparam \MainALU|dataAcc[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneiv_lcell_comb \MainController|Selector56~4 (
// Equation(s):
// \MainController|Selector56~4_combout  = (\MainController|Selector56~0_combout ) # ((\MainController|Selector56~3_combout ) # ((\MainController|CurrentState.State7~q  & \MainALU|dataAcc [14])))

	.dataa(\MainController|Selector56~0_combout ),
	.datab(\MainController|CurrentState.State7~q ),
	.datac(\MainController|Selector56~3_combout ),
	.datad(\MainALU|dataAcc [14]),
	.cin(gnd),
	.combout(\MainController|Selector56~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector56~4 .lut_mask = 16'hFEFA;
defparam \MainController|Selector56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \MainController|arin[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector56~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[14] .is_wysiwyg = "true";
defparam \MainController|arin[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneiv_lcell_comb \MainALU|ShiftLeft0~64 (
// Equation(s):
// \MainALU|ShiftLeft0~64_combout  = (!\MainController|brin [0] & (\MainController|brin [1] & \MainController|arin [14]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~64 .lut_mask = 16'h4400;
defparam \MainALU|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneiv_lcell_comb \MainALU|ShiftLeft0~65 (
// Equation(s):
// \MainALU|ShiftLeft0~65_combout  = (\MainController|brin [0] & ((\MainController|brin [1] & ((\MainController|arin [13]))) # (!\MainController|brin [1] & (\MainController|arin [15]))))

	.dataa(\MainController|arin [15]),
	.datab(\MainController|arin [13]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~65 .lut_mask = 16'hCA00;
defparam \MainALU|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneiv_lcell_comb \MainALU|ShiftLeft0~72 (
// Equation(s):
// \MainALU|ShiftLeft0~72_combout  = (\MainController|brin [2] & ((\MainALU|ShiftLeft0~64_combout ) # (\MainALU|ShiftLeft0~65_combout )))

	.dataa(gnd),
	.datab(\MainController|brin [2]),
	.datac(\MainALU|ShiftLeft0~64_combout ),
	.datad(\MainALU|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~72 .lut_mask = 16'hCCC0;
defparam \MainALU|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneiv_lcell_comb \MainALU|ShiftLeft0~8 (
// Equation(s):
// \MainALU|ShiftLeft0~8_combout  = (\MainController|brin [0] & ((\MainALU|ShiftLeft0~6_combout ))) # (!\MainController|brin [0] & (\MainALU|ShiftLeft0~7_combout ))

	.dataa(gnd),
	.datab(\MainALU|ShiftLeft0~7_combout ),
	.datac(\MainController|brin [0]),
	.datad(\MainALU|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~8 .lut_mask = 16'hFC0C;
defparam \MainALU|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneiv_lcell_comb \MainALU|ShiftLeft0~42 (
// Equation(s):
// \MainALU|ShiftLeft0~42_combout  = (\MainController|brin [0] & (\MainALU|ShiftLeft0~33_combout )) # (!\MainController|brin [0] & ((\MainALU|ShiftLeft0~41_combout )))

	.dataa(gnd),
	.datab(\MainController|brin [0]),
	.datac(\MainALU|ShiftLeft0~33_combout ),
	.datad(\MainALU|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~42 .lut_mask = 16'hF3C0;
defparam \MainALU|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneiv_lcell_comb \MainALU|ShiftLeft0~43 (
// Equation(s):
// \MainALU|ShiftLeft0~43_combout  = (\MainController|brin [2] & (\MainALU|ShiftLeft0~8_combout )) # (!\MainController|brin [2] & ((\MainALU|ShiftLeft0~42_combout )))

	.dataa(gnd),
	.datab(\MainALU|ShiftLeft0~8_combout ),
	.datac(\MainALU|ShiftLeft0~42_combout ),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~43 .lut_mask = 16'hCCF0;
defparam \MainALU|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneiv_lcell_comb \MainALU|ShiftLeft0~10 (
// Equation(s):
// \MainALU|ShiftLeft0~10_combout  = (\MainController|brin [0] & ((\MainController|brin [1] & ((\MainController|arin [1]))) # (!\MainController|brin [1] & (\MainController|arin [3]))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [3]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~10 .lut_mask = 16'hE040;
defparam \MainALU|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneiv_lcell_comb \MainALU|ShiftLeft0~39 (
// Equation(s):
// \MainALU|ShiftLeft0~39_combout  = (\MainALU|ShiftLeft0~10_combout ) # ((\MainALU|ShiftLeft0~11_combout  & !\MainController|brin [0]))

	.dataa(gnd),
	.datab(\MainALU|ShiftLeft0~11_combout ),
	.datac(\MainController|brin [0]),
	.datad(\MainALU|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~39 .lut_mask = 16'hFF0C;
defparam \MainALU|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneiv_lcell_comb \MainALU|ShiftLeft0~40 (
// Equation(s):
// \MainALU|ShiftLeft0~40_combout  = (\MainController|brin [2] & (((\MainController|arin [0] & \MainController|ProgramCounter[0]~3_combout )))) # (!\MainController|brin [2] & (\MainALU|ShiftLeft0~39_combout ))

	.dataa(\MainALU|ShiftLeft0~39_combout ),
	.datab(\MainController|arin [0]),
	.datac(\MainController|ProgramCounter[0]~3_combout ),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~40 .lut_mask = 16'hC0AA;
defparam \MainALU|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneiv_lcell_comb \MainALU|ShiftLeft0~78 (
// Equation(s):
// \MainALU|ShiftLeft0~78_combout  = (!\MainController|brin [3] & \MainALU|ShiftLeft0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [3]),
	.datad(\MainALU|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~78 .lut_mask = 16'h0F00;
defparam \MainALU|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneiv_lcell_comb \MainALU|Mux11~4 (
// Equation(s):
// \MainALU|Mux11~4_combout  = (\MainALU|Mux11~3_combout  & (\MainALU|ShiftLeft0~78_combout  & ((\MainALU|Mux11~2_combout )))) # (!\MainALU|Mux11~3_combout  & (((\MainALU|Mux14~0_combout ) # (!\MainALU|Mux11~2_combout ))))

	.dataa(\MainALU|ShiftLeft0~78_combout ),
	.datab(\MainALU|Mux14~0_combout ),
	.datac(\MainALU|Mux11~3_combout ),
	.datad(\MainALU|Mux11~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux11~4 .lut_mask = 16'hAC0F;
defparam \MainALU|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneiv_lcell_comb \MainALU|Mux11~5 (
// Equation(s):
// \MainALU|Mux11~5_combout  = (\MainALU|Mux11~4_combout  & ((\MainALU|ShiftLeft0~72_combout ) # ((\MainALU|Mux11~1_combout )))) # (!\MainALU|Mux11~4_combout  & (((\MainALU|ShiftLeft0~43_combout  & !\MainALU|Mux11~1_combout ))))

	.dataa(\MainALU|ShiftLeft0~72_combout ),
	.datab(\MainALU|ShiftLeft0~43_combout ),
	.datac(\MainALU|Mux11~4_combout ),
	.datad(\MainALU|Mux11~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux11~5 .lut_mask = 16'hF0AC;
defparam \MainALU|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneiv_lcell_comb \MainALU|Selector4~0 (
// Equation(s):
// \MainALU|Selector4~0_combout  = (\MainController|functionSelect [2] & (((\MainALU|Mux7~2_combout )))) # (!\MainController|functionSelect [2] & ((\MainALU|Mux7~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_combout ))) 
// # (!\MainALU|Mux7~2_combout  & (\MainALU|Mux11~5_combout ))))

	.dataa(\MainALU|Mux11~5_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~40_combout ),
	.datac(\MainController|functionSelect [2]),
	.datad(\MainALU|Mux7~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector4~0 .lut_mask = 16'hFC0A;
defparam \MainALU|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneiv_lcell_comb \MainALU|Selector4~1 (
// Equation(s):
// \MainALU|Selector4~1_combout  = (\MainALU|dataAcc~0_combout  & \MainALU|Selector4~0_combout )

	.dataa(gnd),
	.datab(\MainALU|dataAcc~0_combout ),
	.datac(gnd),
	.datad(\MainALU|Selector4~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector4~1 .lut_mask = 16'hCC00;
defparam \MainALU|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneiv_lcell_comb \MainALU|dataAcc[20] (
// Equation(s):
// \MainALU|dataAcc [20] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Selector4~1_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [20]))

	.dataa(\MainALU|dataAcc [20]),
	.datab(gnd),
	.datac(\MainALU|Selector4~1_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [20]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[20] .lut_mask = 16'hF0AA;
defparam \MainALU|dataAcc[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N7
dffeas \MainController|hacc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[4] .is_wysiwyg = "true";
defparam \MainController|hacc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneiv_lcell_comb \MainController|Selector66~0 (
// Equation(s):
// \MainController|Selector66~0_combout  = (\MainController|arin[10]~0_combout  & ((\MainController|hacc [4]) # ((\MainController|romReg [4] & !\MainController|arin[10]~2_combout )))) # (!\MainController|arin[10]~0_combout  & (\MainController|romReg [4] & 
// ((!\MainController|arin[10]~2_combout ))))

	.dataa(\MainController|arin[10]~0_combout ),
	.datab(\MainController|romReg [4]),
	.datac(\MainController|hacc [4]),
	.datad(\MainController|arin[10]~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector66~0 .lut_mask = 16'hA0EC;
defparam \MainController|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneiv_lcell_comb \MainController|INTR[4]~feeder (
// Equation(s):
// \MainController|INTR[4]~feeder_combout  = \MainController|arin [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|INTR[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[4]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|INTR[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N7
dffeas \MainController|INTR[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|INTR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[4] .is_wysiwyg = "true";
defparam \MainController|INTR[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N31
dffeas \myTimer|dataout[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[4] .is_wysiwyg = "true";
defparam \myTimer|dataout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneiv_lcell_comb \MainController|Selector66~1 (
// Equation(s):
// \MainController|Selector66~1_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [4])) # (!\MainController|romReg [3] & ((\myTimer|dataout [4])))))

	.dataa(\MainController|INTR [4]),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(\myTimer|dataout [4]),
	.datad(\MainController|romReg [3]),
	.cin(gnd),
	.combout(\MainController|Selector66~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector66~1 .lut_mask = 16'h88C0;
defparam \MainController|Selector66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y41_N8
cycloneiv_io_ibuf \portIn[4]~input (
	.i(portIn[4]),
	.ibar(gnd),
	.o(\portIn[4]~input_o ));
// synopsys translate_off
defparam \portIn[4]~input .bus_hold = "false";
defparam \portIn[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneiv_lcell_comb \MainALU|Mux27~4 (
// Equation(s):
// \MainALU|Mux27~4_combout  = (\MainController|functionSelect [1]) # ((\MainController|arin [4] & (\MainController|brin [4] & \MainController|functionSelect [0])))

	.dataa(\MainController|arin [4]),
	.datab(\MainController|brin [4]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~4 .lut_mask = 16'hF8F0;
defparam \MainALU|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~46_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~46_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~46_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~57 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~57_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~47_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~57 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~48_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~48_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~48_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~59 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~59_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~49_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~59 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~50_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~50_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~50_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[165]~61 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[165]~61_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~51_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[165]~61 .lut_mask = 16'hAAE2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[165]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~52_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~52_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~52_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[163]~63 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[163]~63_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~53_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~63_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[163]~63 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[163]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~54_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~54_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~54_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64 .lut_mask = 16'hAAE2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[161]~65 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[161]~65_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~55_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~65_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[161]~65 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[161]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainController|arin 
// [5]))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout  
// & (((\MainController|arin [5]))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.datab(\MainController|arin [5]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[170]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66 .lut_mask = 16'hCCAC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout  = (\MainController|arin [4] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [4] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  = CARRY((\MainController|arin [4]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [4]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # (GND))))) # 
// (!\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 
// )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout  = ((\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~65_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  = CARRY((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~65_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 
// )) # (!\MainController|brin [2] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~65_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64_combout  & ((\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )) # (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64_combout  & ((\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) # (GND))) # (!\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64_combout  & (\MainController|brin [3] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64_combout  & ((\MainController|brin [3]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~63_combout  $ (\MainController|brin [4] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~63_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ) # 
// (!\MainController|brin [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~63_combout  & (!\MainController|brin [4] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~63_combout ),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  = (\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) # (GND))))) # 
// (!\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 
// )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~61_combout  $ (\MainController|brin [6] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~61_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~61_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~61_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60_combout  & ((\MainController|brin [7] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )) # (!\MainController|brin [7] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60_combout  & ((\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # (GND))) # (!\MainController|brin [7] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60_combout  & (\MainController|brin [7] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60_combout  & ((\MainController|brin [7]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60_combout ),
	.datab(\MainController|brin [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout  = ((\MainController|brin [8] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~59_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  = CARRY((\MainController|brin [8] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~59_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )) # (!\MainController|brin [8] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~59_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ))))

	.dataa(\MainController|brin [8]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58_combout  & ((\MainController|brin [9] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 )) # (!\MainController|brin [9] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58_combout  & ((\MainController|brin [9] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ) # (GND))) # (!\MainController|brin [9] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58_combout  & (\MainController|brin [9] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58_combout  & ((\MainController|brin [9]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58_combout ),
	.datab(\MainController|brin [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout  = ((\MainController|brin [10] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~57_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21  = CARRY((\MainController|brin [10] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~57_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 )) # (!\MainController|brin [10] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~57_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ))))

	.dataa(\MainController|brin [10]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56_combout  & ((\MainController|brin [11] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 )) # (!\MainController|brin [11] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56_combout  & ((\MainController|brin [11] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ) # (GND))) # (!\MainController|brin [11] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56_combout  & (\MainController|brin [11] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56_combout  & ((\MainController|brin [11]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56_combout ),
	.datab(\MainController|brin [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneiv_lcell_comb \MainALU|Mux27~5 (
// Equation(s):
// \MainALU|Mux27~5_combout  = (\MainALU|Mux27~4_combout  & (((\MainController|functionSelect [0])))) # (!\MainALU|Mux27~4_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (!\MainController|functionSelect [0] 
// & \MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout )))

	.dataa(\MainALU|Mux27~4_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~5 .lut_mask = 16'hA1A0;
defparam \MainALU|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneiv_lcell_comb \MainALU|Mux27~6 (
// Equation(s):
// \MainALU|Mux27~6_combout  = (\MainController|functionSelect [1] & ((\MainALU|Mux27~5_combout  & ((!\MainController|arin [4]))) # (!\MainALU|Mux27~5_combout  & ((\MainController|brin [4]) # (\MainController|arin [4]))))) # (!\MainController|functionSelect 
// [1] & (\MainALU|Mux27~5_combout ))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainALU|Mux27~5_combout ),
	.datac(\MainController|brin [4]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~6 .lut_mask = 16'h66EC;
defparam \MainALU|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneiv_lcell_comb \MainALU|Mux27~7 (
// Equation(s):
// \MainALU|Mux27~7_combout  = (\MainALU|Mux19~2_combout  & (((\MainALU|Mux27~6_combout )) # (!\MainALU|Mux19~1_combout ))) # (!\MainALU|Mux19~2_combout  & (\MainALU|Mux19~1_combout  & (\MainALU|Add0~8_combout )))

	.dataa(\MainALU|Mux19~2_combout ),
	.datab(\MainALU|Mux19~1_combout ),
	.datac(\MainALU|Add0~8_combout ),
	.datad(\MainALU|Mux27~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~7 .lut_mask = 16'hEA62;
defparam \MainALU|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneiv_lcell_comb \MainALU|Mux27~8 (
// Equation(s):
// \MainALU|Mux27~8_combout  = (\MainALU|Mux19~0_combout  & ((\MainALU|Mux27~7_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8_combout )) # (!\MainALU|Mux27~7_combout  & ((\MainALU|Add1~8_combout ))))) # 
// (!\MainALU|Mux19~0_combout  & (\MainALU|Mux27~7_combout ))

	.dataa(\MainALU|Mux19~0_combout ),
	.datab(\MainALU|Mux27~7_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8_combout ),
	.datad(\MainALU|Add1~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~8 .lut_mask = 16'hE6C4;
defparam \MainALU|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneiv_lcell_comb \MainALU|ShiftRight0~8 (
// Equation(s):
// \MainALU|ShiftRight0~8_combout  = (\MainController|brin [1] & ((\MainController|arin [10]))) # (!\MainController|brin [1] & (\MainController|arin [8]))

	.dataa(\MainController|arin [8]),
	.datab(gnd),
	.datac(\MainController|arin [10]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~8 .lut_mask = 16'hF0AA;
defparam \MainALU|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneiv_lcell_comb \MainALU|ShiftRight0~9 (
// Equation(s):
// \MainALU|ShiftRight0~9_combout  = (\MainController|brin [0] & (\MainALU|ShiftRight0~7_combout )) # (!\MainController|brin [0] & ((\MainALU|ShiftRight0~8_combout )))

	.dataa(\MainController|brin [0]),
	.datab(\MainALU|ShiftRight0~7_combout ),
	.datac(gnd),
	.datad(\MainALU|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~9 .lut_mask = 16'hDD88;
defparam \MainALU|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneiv_lcell_comb \MainALU|ShiftRight0~25 (
// Equation(s):
// \MainALU|ShiftRight0~25_combout  = (\MainController|brin [0] & (\MainController|arin [5])) # (!\MainController|brin [0] & ((\MainController|arin [4])))

	.dataa(gnd),
	.datab(\MainController|arin [5]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~25 .lut_mask = 16'hCFC0;
defparam \MainALU|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneiv_lcell_comb \MainALU|ShiftRight0~24 (
// Equation(s):
// \MainALU|ShiftRight0~24_combout  = (\MainController|brin [1] & ((\MainController|brin [0] & (\MainController|arin [7])) # (!\MainController|brin [0] & ((\MainController|arin [6])))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|brin [0]),
	.datac(\MainController|arin [7]),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~24 .lut_mask = 16'hA280;
defparam \MainALU|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneiv_lcell_comb \MainALU|ShiftRight0~26 (
// Equation(s):
// \MainALU|ShiftRight0~26_combout  = (\MainALU|ShiftRight0~24_combout ) # ((!\MainController|brin [1] & \MainALU|ShiftRight0~25_combout ))

	.dataa(\MainController|brin [1]),
	.datab(gnd),
	.datac(\MainALU|ShiftRight0~25_combout ),
	.datad(\MainALU|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~26 .lut_mask = 16'hFF50;
defparam \MainALU|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneiv_lcell_comb \MainALU|Mux27~1 (
// Equation(s):
// \MainALU|Mux27~1_combout  = (\MainALU|Mux27~0_combout  & \MainALU|ShiftLeft0~40_combout )

	.dataa(gnd),
	.datab(\MainALU|Mux27~0_combout ),
	.datac(gnd),
	.datad(\MainALU|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~1 .lut_mask = 16'hCC00;
defparam \MainALU|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
cycloneiv_lcell_comb \MainALU|ShiftRight0~4 (
// Equation(s):
// \MainALU|ShiftRight0~4_combout  = (!\MainController|brin [1] & ((\MainController|brin [0] & (\MainController|arin [13])) # (!\MainController|brin [0] & ((\MainController|arin [12])))))

	.dataa(\MainController|arin [13]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|arin [12]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~4 .lut_mask = 16'h2230;
defparam \MainALU|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneiv_lcell_comb \MainALU|ShiftRight0~35 (
// Equation(s):
// \MainALU|ShiftRight0~35_combout  = (!\MainController|brin [2] & ((\MainALU|ShiftRight0~4_combout ) # ((\MainController|brin [1] & \MainALU|ShiftRight0~5_combout ))))

	.dataa(\MainALU|ShiftRight0~4_combout ),
	.datab(\MainController|brin [1]),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~35 .lut_mask = 16'h0E0A;
defparam \MainALU|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneiv_lcell_comb \MainALU|Mux27~2 (
// Equation(s):
// \MainALU|Mux27~2_combout  = (\MainALU|Mux24~3_combout  & (((\MainALU|Mux24~2_combout  & \MainALU|ShiftRight0~35_combout )))) # (!\MainALU|Mux24~3_combout  & ((\MainALU|Mux27~1_combout ) # ((!\MainALU|Mux24~2_combout ))))

	.dataa(\MainALU|Mux27~1_combout ),
	.datab(\MainALU|Mux24~3_combout ),
	.datac(\MainALU|Mux24~2_combout ),
	.datad(\MainALU|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~2 .lut_mask = 16'hE323;
defparam \MainALU|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneiv_lcell_comb \MainALU|Mux27~3 (
// Equation(s):
// \MainALU|Mux27~3_combout  = (\MainALU|Mux27~2_combout  & (((\MainALU|ShiftRight0~26_combout ) # (!\MainALU|Mux17~5_combout )))) # (!\MainALU|Mux27~2_combout  & (\MainALU|ShiftRight0~9_combout  & ((\MainALU|Mux17~5_combout ))))

	.dataa(\MainALU|ShiftRight0~9_combout ),
	.datab(\MainALU|ShiftRight0~26_combout ),
	.datac(\MainALU|Mux27~2_combout ),
	.datad(\MainALU|Mux17~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~3 .lut_mask = 16'hCAF0;
defparam \MainALU|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneiv_lcell_comb \MainALU|Mux27~9 (
// Equation(s):
// \MainALU|Mux27~9_combout  = (\MainController|functionSelect [3] & (((\MainALU|Mux27~3_combout  & \MainALU|Mux30~0_combout )))) # (!\MainController|functionSelect [3] & (\MainALU|Mux27~8_combout ))

	.dataa(\MainALU|Mux27~8_combout ),
	.datab(\MainALU|Mux27~3_combout ),
	.datac(\MainController|functionSelect [3]),
	.datad(\MainALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~9 .lut_mask = 16'hCA0A;
defparam \MainALU|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneiv_lcell_comb \MainALU|dataAcc[4] (
// Equation(s):
// \MainALU|dataAcc [4] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux27~9_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [4]))

	.dataa(\MainALU|dataAcc [4]),
	.datab(gnd),
	.datac(\MainALU|Mux27~9_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[4] .lut_mask = 16'hF0AA;
defparam \MainALU|dataAcc[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneiv_lcell_comb \MainController|Selector66~2 (
// Equation(s):
// \MainController|Selector66~2_combout  = (\MainController|CurrentState.State25~q  & ((\myRam|ram_rtl_0|auto_generated|ram_block1a4 ) # ((\MainController|CurrentState.State7~q  & \MainALU|dataAcc [4])))) # (!\MainController|CurrentState.State25~q  & 
// (\MainController|CurrentState.State7~q  & (\MainALU|dataAcc [4])))

	.dataa(\MainController|CurrentState.State25~q ),
	.datab(\MainController|CurrentState.State7~q ),
	.datac(\MainALU|dataAcc [4]),
	.datad(\myRam|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\MainController|Selector66~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector66~2 .lut_mask = 16'hEAC0;
defparam \MainController|Selector66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneiv_lcell_comb \MainController|Selector66~3 (
// Equation(s):
// \MainController|Selector66~3_combout  = (\MainController|Selector66~1_combout ) # ((\MainController|Selector66~2_combout ) # ((\portIn[4]~input_o  & \MainController|CurrentState.PState0~q )))

	.dataa(\MainController|Selector66~1_combout ),
	.datab(\portIn[4]~input_o ),
	.datac(\MainController|CurrentState.PState0~q ),
	.datad(\MainController|Selector66~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector66~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector66~3 .lut_mask = 16'hFFEA;
defparam \MainController|Selector66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneiv_lcell_comb \MainController|Selector66~4 (
// Equation(s):
// \MainController|Selector66~4_combout  = (\MainController|Selector66~0_combout ) # ((\MainController|Selector66~3_combout ) # ((!\MainController|arin[10]~1_combout  & \MainController|Mux3~0_combout )))

	.dataa(\MainController|Selector66~0_combout ),
	.datab(\MainController|arin[10]~1_combout ),
	.datac(\MainController|Mux3~0_combout ),
	.datad(\MainController|Selector66~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector66~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector66~4 .lut_mask = 16'hFFBA;
defparam \MainController|Selector66~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \MainController|arin[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector66~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[4] .is_wysiwyg = "true";
defparam \MainController|arin[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneiv_lcell_comb \MainController|Mux3~0 (
// Equation(s):
// \MainController|Mux3~0_combout  = (\MainController|romReg [8] & ((\MainController|arin [4]))) # (!\MainController|romReg [8] & (\MainController|brin [4]))

	.dataa(\MainController|romReg [8]),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainController|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Mux3~0 .lut_mask = 16'hEE44;
defparam \MainController|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneiv_lcell_comb \MainController|brin[4]~4 (
// Equation(s):
// \MainController|brin[4]~4_combout  = (\MainController|romReg [11] & (\MainController|romReg [4])) # (!\MainController|romReg [11] & ((\MainController|Mux3~0_combout )))

	.dataa(\MainController|romReg [11]),
	.datab(\MainController|romReg [4]),
	.datac(gnd),
	.datad(\MainController|Mux3~0_combout ),
	.cin(gnd),
	.combout(\MainController|brin[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[4]~4 .lut_mask = 16'hDD88;
defparam \MainController|brin[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \MainController|brin[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|brin[4]~4_combout ),
	.asdata(\MainController|Add1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.TState0~q ),
	.ena(\MainController|brin[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[4] .is_wysiwyg = "true";
defparam \MainController|brin[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  = \MainController|brin [4] $ (((\MainController|brin [3]) # ((\MainController|brin [2] & \MainController|brin [1]))))

	.dataa(\MainController|brin [2]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|brin [3]),
	.datad(\MainController|brin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2 .lut_mask = 16'h07F8;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [8] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17] $ (\MainController|arin 
// [8])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout  & (!\MainController|arin [7] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17])))

	.dataa(\MainController|arin [7]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~2_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [17]),
	.datad(\MainController|arin [8]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[8] .lut_mask = 16'h1CD0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneiv_lcell_comb \MainALU|Mux19~5 (
// Equation(s):
// \MainALU|Mux19~5_combout  = (\MainController|functionSelect [1]) # ((\MainController|brin [12] & (\MainController|arin [12] & \MainController|functionSelect [0])))

	.dataa(\MainController|brin [12]),
	.datab(\MainController|arin [12]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~5 .lut_mask = 16'hF8F0;
defparam \MainALU|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneiv_lcell_comb \MainALU|Mux19~6 (
// Equation(s):
// \MainALU|Mux19~6_combout  = (\MainController|functionSelect [0] & (((\MainALU|Mux19~5_combout )))) # (!\MainController|functionSelect [0] & (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & !\MainALU|Mux19~5_combout )))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\MainALU|Mux19~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~6 .lut_mask = 16'hAA04;
defparam \MainALU|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneiv_lcell_comb \MainALU|Mux19~7 (
// Equation(s):
// \MainALU|Mux19~7_combout  = (\MainController|arin [12] & ((\MainALU|Mux19~6_combout  $ (\MainController|functionSelect [1])))) # (!\MainController|arin [12] & ((\MainALU|Mux19~6_combout ) # ((\MainController|brin [12] & \MainController|functionSelect 
// [1]))))

	.dataa(\MainController|brin [12]),
	.datab(\MainController|arin [12]),
	.datac(\MainALU|Mux19~6_combout ),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~7 .lut_mask = 16'h3EF0;
defparam \MainALU|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneiv_lcell_comb \MainALU|Mux19~8 (
// Equation(s):
// \MainALU|Mux19~8_combout  = (\MainALU|Mux19~1_combout  & ((\MainALU|Mux19~2_combout  & ((\MainALU|Mux19~7_combout ))) # (!\MainALU|Mux19~2_combout  & (\MainALU|Add0~24_combout )))) # (!\MainALU|Mux19~1_combout  & (((\MainALU|Mux19~2_combout ))))

	.dataa(\MainALU|Mux19~1_combout ),
	.datab(\MainALU|Add0~24_combout ),
	.datac(\MainALU|Mux19~7_combout ),
	.datad(\MainALU|Mux19~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~8 .lut_mask = 16'hF588;
defparam \MainALU|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneiv_lcell_comb \MainALU|Mux19~9 (
// Equation(s):
// \MainALU|Mux19~9_combout  = (\MainALU|Mux19~8_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout ) # ((!\MainALU|Mux19~0_combout )))) # (!\MainALU|Mux19~8_combout  & (((\MainALU|Add1~24_combout  & 
// \MainALU|Mux19~0_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout ),
	.datab(\MainALU|Add1~24_combout ),
	.datac(\MainALU|Mux19~8_combout ),
	.datad(\MainALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~9 .lut_mask = 16'hACF0;
defparam \MainALU|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneiv_lcell_comb \MainALU|ShiftRight0~6 (
// Equation(s):
// \MainALU|ShiftRight0~6_combout  = (\MainALU|ShiftRight0~4_combout ) # ((\MainController|brin [1] & \MainALU|ShiftRight0~5_combout ))

	.dataa(\MainALU|ShiftRight0~4_combout ),
	.datab(gnd),
	.datac(\MainController|brin [1]),
	.datad(\MainALU|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~6 .lut_mask = 16'hFAAA;
defparam \MainALU|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneiv_lcell_comb \MainALU|ShiftLeft0~44 (
// Equation(s):
// \MainALU|ShiftLeft0~44_combout  = (\MainController|brin [3] & ((\MainALU|ShiftLeft0~40_combout ))) # (!\MainController|brin [3] & (\MainALU|ShiftLeft0~43_combout ))

	.dataa(\MainController|brin [3]),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~43_combout ),
	.datad(\MainALU|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~44 .lut_mask = 16'hFA50;
defparam \MainALU|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneiv_lcell_comb \MainALU|Mux19~4 (
// Equation(s):
// \MainALU|Mux19~4_combout  = (\MainALU|Mux19~3_combout  & ((\MainController|functionSelect [0] & (\MainALU|ShiftRight0~6_combout )) # (!\MainController|functionSelect [0] & ((\MainALU|ShiftLeft0~44_combout )))))

	.dataa(\MainALU|ShiftRight0~6_combout ),
	.datab(\MainALU|ShiftLeft0~44_combout ),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainALU|Mux19~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~4 .lut_mask = 16'hAC00;
defparam \MainALU|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneiv_lcell_comb \MainALU|Mux19~10 (
// Equation(s):
// \MainALU|Mux19~10_combout  = (\MainALU|Mux19~4_combout ) # ((!\MainController|functionSelect [3] & \MainALU|Mux19~9_combout ))

	.dataa(gnd),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|Mux19~9_combout ),
	.datad(\MainALU|Mux19~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~10 .lut_mask = 16'hFF30;
defparam \MainALU|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneiv_lcell_comb \MainALU|dataAcc[12] (
// Equation(s):
// \MainALU|dataAcc [12] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux19~10_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [12]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [12]),
	.datac(\MainALU|Mux19~10_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [12]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[12] .lut_mask = 16'hF0CC;
defparam \MainALU|dataAcc[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneiv_lcell_comb \MainALU|Mux3~0 (
// Equation(s):
// \MainALU|Mux3~0_combout  = (\MainALU|Mux4~2_combout  & ((\MainController|functionSelect [3]) # ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~56_combout )))) # (!\MainALU|Mux4~2_combout  & (!\MainController|functionSelect [3] & 
// ((\MainALU|Add1~32_combout ))))

	.dataa(\MainALU|Mux4~2_combout ),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~56_combout ),
	.datad(\MainALU|Add1~32_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux3~0 .lut_mask = 16'hB9A8;
defparam \MainALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneiv_lcell_comb \MainALU|Mux3~1 (
// Equation(s):
// \MainALU|Mux3~1_combout  = (\MainALU|Mux3~0_combout  & (((\MainALU|ShiftLeft0~44_combout )) # (!\MainALU|Mux4~1_combout ))) # (!\MainALU|Mux3~0_combout  & (\MainALU|Mux4~1_combout  & ((\MainALU|ShiftLeft0~72_combout ))))

	.dataa(\MainALU|Mux3~0_combout ),
	.datab(\MainALU|Mux4~1_combout ),
	.datac(\MainALU|ShiftLeft0~44_combout ),
	.datad(\MainALU|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux3~1 .lut_mask = 16'hE6A2;
defparam \MainALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneiv_lcell_comb \MainALU|Selector12~0 (
// Equation(s):
// \MainALU|Selector12~0_combout  = (\MainALU|Selector8~1_combout  & ((\MainController|functionSelect [2] & ((\MainController|functionSelect [0]))) # (!\MainController|functionSelect [2] & (\MainALU|Mux3~1_combout ))))

	.dataa(\MainALU|Mux3~1_combout ),
	.datab(\MainController|functionSelect [2]),
	.datac(\MainALU|Selector8~1_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector12~0 .lut_mask = 16'hE020;
defparam \MainALU|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneiv_lcell_comb \MainALU|dataAcc[28] (
// Equation(s):
// \MainALU|dataAcc [28] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|Selector12~0_combout )) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|dataAcc [28])))

	.dataa(gnd),
	.datab(\MainALU|Selector12~0_combout ),
	.datac(\MainALU|dataAcc [28]),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [28]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[28] .lut_mask = 16'hCCF0;
defparam \MainALU|dataAcc[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N9
dffeas \MainController|hacc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[12] .is_wysiwyg = "true";
defparam \MainController|hacc[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N1
cycloneiv_io_ibuf \portIn[12]~input (
	.i(portIn[12]),
	.ibar(gnd),
	.o(\portIn[12]~input_o ));
// synopsys translate_off
defparam \portIn[12]~input .bus_hold = "false";
defparam \portIn[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneiv_lcell_comb \MainController|Selector58~2 (
// Equation(s):
// \MainController|Selector58~2_combout  = (\MainController|CurrentState.PState0~q  & ((\portIn[12]~input_o ) # ((\MainController|romReg [4] & !\MainController|arin[10]~2_combout )))) # (!\MainController|CurrentState.PState0~q  & (((\MainController|romReg 
// [4] & !\MainController|arin[10]~2_combout ))))

	.dataa(\MainController|CurrentState.PState0~q ),
	.datab(\portIn[12]~input_o ),
	.datac(\MainController|romReg [4]),
	.datad(\MainController|arin[10]~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector58~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector58~2 .lut_mask = 16'h88F8;
defparam \MainController|Selector58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneiv_lcell_comb \MainController|Selector58~1 (
// Equation(s):
// \MainController|Selector58~1_combout  = (\MainController|brin [12] & (((\MainController|CurrentState.State25~q  & \myRam|ram_rtl_0|auto_generated|ram_block1a12 )) # (!\MainController|arin[10]~1_combout ))) # (!\MainController|brin [12] & 
// (\MainController|CurrentState.State25~q  & ((\myRam|ram_rtl_0|auto_generated|ram_block1a12 ))))

	.dataa(\MainController|brin [12]),
	.datab(\MainController|CurrentState.State25~q ),
	.datac(\MainController|arin[10]~1_combout ),
	.datad(\myRam|ram_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\MainController|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector58~1 .lut_mask = 16'hCE0A;
defparam \MainController|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneiv_lcell_comb \MainController|Selector58~3 (
// Equation(s):
// \MainController|Selector58~3_combout  = (\MainController|Selector58~2_combout ) # ((\MainController|Selector58~1_combout ) # ((\MainController|hacc [12] & \MainController|arin[10]~0_combout )))

	.dataa(\MainController|hacc [12]),
	.datab(\MainController|Selector58~2_combout ),
	.datac(\MainController|arin[10]~0_combout ),
	.datad(\MainController|Selector58~1_combout ),
	.cin(gnd),
	.combout(\MainController|Selector58~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector58~3 .lut_mask = 16'hFFEC;
defparam \MainController|Selector58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneiv_lcell_comb \MainController|Selector58~4 (
// Equation(s):
// \MainController|Selector58~4_combout  = (\MainController|Selector58~0_combout ) # ((\MainController|Selector58~3_combout ) # ((\MainALU|dataAcc [12] & \MainController|CurrentState.State7~q )))

	.dataa(\MainController|Selector58~0_combout ),
	.datab(\MainALU|dataAcc [12]),
	.datac(\MainController|CurrentState.State7~q ),
	.datad(\MainController|Selector58~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector58~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector58~4 .lut_mask = 16'hFFEA;
defparam \MainController|Selector58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \MainController|arin[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector58~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[12] .is_wysiwyg = "true";
defparam \MainController|arin[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneiv_lcell_comb \MainController|Add1~28 (
// Equation(s):
// \MainController|Add1~28_combout  = (\MainController|brin [12] & ((GND) # (!\MainController|Add1~26 ))) # (!\MainController|brin [12] & (\MainController|Add1~26  $ (GND)))
// \MainController|Add1~29  = CARRY((\MainController|brin [12]) # (!\MainController|Add1~26 ))

	.dataa(\MainController|brin [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~26 ),
	.combout(\MainController|Add1~28_combout ),
	.cout(\MainController|Add1~29 ));
// synopsys translate_off
defparam \MainController|Add1~28 .lut_mask = 16'h5AAF;
defparam \MainController|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneiv_lcell_comb \MainController|Add1~30 (
// Equation(s):
// \MainController|Add1~30_combout  = (\MainController|CurrentState.TState0~q  & ((\MainController|Add1~28_combout ))) # (!\MainController|CurrentState.TState0~q  & (\MainController|arin [12]))

	.dataa(\MainController|CurrentState.TState0~q ),
	.datab(gnd),
	.datac(\MainController|arin [12]),
	.datad(\MainController|Add1~28_combout ),
	.cin(gnd),
	.combout(\MainController|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add1~30 .lut_mask = 16'hFA50;
defparam \MainController|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \MainController|brin[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|brin[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[12] .is_wysiwyg = "true";
defparam \MainController|brin[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneiv_lcell_comb \MainController|Add1~33 (
// Equation(s):
// \MainController|Add1~33_combout  = (\MainController|CurrentState.TState0~q  & (\MainController|Add1~31_combout )) # (!\MainController|CurrentState.TState0~q  & ((\MainController|arin [13])))

	.dataa(\MainController|CurrentState.TState0~q ),
	.datab(gnd),
	.datac(\MainController|Add1~31_combout ),
	.datad(\MainController|arin [13]),
	.cin(gnd),
	.combout(\MainController|Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add1~33 .lut_mask = 16'hF5A0;
defparam \MainController|Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \MainController|brin[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Add1~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|brin[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[13] .is_wysiwyg = "true";
defparam \MainController|brin[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout  = (\MainController|brin [14] & ((\MainController|brin [13]) # ((\MainController|brin [12] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout 
// ))))

	.dataa(\MainController|brin [13]),
	.datab(\MainController|brin [14]),
	.datac(\MainController|brin [12]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~9_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11 .lut_mask = 16'hC888;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [4] = (\MainController|arin [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & \MainController|arin [4])))) # (!\MainController|arin [3] & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout  & \MainController|arin 
// [4]))))

	.dataa(\MainController|arin [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[7]~11_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[7]~6_combout ),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[4] .lut_mask = 16'hF888;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneiv_lcell_comb \MainALU|ShiftLeft0~83 (
// Equation(s):
// \MainALU|ShiftLeft0~83_combout  = (!\MainController|brin [2] & (!\MainController|brin [3] & \MainALU|ShiftLeft0~30_combout ))

	.dataa(\MainController|brin [2]),
	.datab(gnd),
	.datac(\MainController|brin [3]),
	.datad(\MainALU|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~83 .lut_mask = 16'h0500;
defparam \MainALU|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneiv_lcell_comb \MainALU|Mux13~0 (
// Equation(s):
// \MainALU|Mux13~0_combout  = (\MainALU|Mux11~3_combout  & (\MainALU|ShiftLeft0~83_combout  & ((\MainALU|Mux11~2_combout )))) # (!\MainALU|Mux11~3_combout  & (((\MainALU|Mux14~0_combout ) # (!\MainALU|Mux11~2_combout ))))

	.dataa(\MainALU|ShiftLeft0~83_combout ),
	.datab(\MainALU|Mux14~0_combout ),
	.datac(\MainALU|Mux11~3_combout ),
	.datad(\MainALU|Mux11~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux13~0 .lut_mask = 16'hAC0F;
defparam \MainALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneiv_lcell_comb \MainALU|Mux13~1 (
// Equation(s):
// \MainALU|Mux13~1_combout  = (\MainALU|Mux13~0_combout  & (((\MainALU|ShiftLeft0~70_combout ) # (\MainALU|Mux11~1_combout )))) # (!\MainALU|Mux13~0_combout  & (\MainALU|ShiftLeft0~28_combout  & ((!\MainALU|Mux11~1_combout ))))

	.dataa(\MainALU|ShiftLeft0~28_combout ),
	.datab(\MainALU|ShiftLeft0~70_combout ),
	.datac(\MainALU|Mux13~0_combout ),
	.datad(\MainALU|Mux11~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux13~1 .lut_mask = 16'hF0CA;
defparam \MainALU|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneiv_lcell_comb \MainALU|Selector2~0 (
// Equation(s):
// \MainALU|Selector2~0_combout  = (\MainController|functionSelect [2] & (((\MainALU|Mux7~2_combout )))) # (!\MainController|functionSelect [2] & ((\MainALU|Mux7~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_combout )) # 
// (!\MainALU|Mux7~2_combout  & ((\MainALU|Mux13~1_combout )))))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~36_combout ),
	.datac(\MainALU|Mux13~1_combout ),
	.datad(\MainALU|Mux7~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector2~0 .lut_mask = 16'hEE50;
defparam \MainALU|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneiv_lcell_comb \MainALU|Selector2~1 (
// Equation(s):
// \MainALU|Selector2~1_combout  = (\MainALU|dataAcc~0_combout  & \MainALU|Selector2~0_combout )

	.dataa(\MainALU|dataAcc~0_combout ),
	.datab(gnd),
	.datac(\MainALU|Selector2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector2~1 .lut_mask = 16'hA0A0;
defparam \MainALU|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneiv_lcell_comb \MainALU|dataAcc[18] (
// Equation(s):
// \MainALU|dataAcc [18] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Selector2~1_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [18]))

	.dataa(\MainALU|dataAcc [18]),
	.datab(gnd),
	.datac(\MainALU|Selector2~1_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [18]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[18] .lut_mask = 16'hF0AA;
defparam \MainALU|dataAcc[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \MainController|hacc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[2] .is_wysiwyg = "true";
defparam \MainController|hacc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneiv_lcell_comb \MainController|Selector68~0 (
// Equation(s):
// \MainController|Selector68~0_combout  = (\MainController|arin[10]~2_combout  & (\MainController|hacc [2] & (\MainController|arin[10]~0_combout ))) # (!\MainController|arin[10]~2_combout  & ((\MainController|romReg [2]) # ((\MainController|hacc [2] & 
// \MainController|arin[10]~0_combout ))))

	.dataa(\MainController|arin[10]~2_combout ),
	.datab(\MainController|hacc [2]),
	.datac(\MainController|arin[10]~0_combout ),
	.datad(\MainController|romReg [2]),
	.cin(gnd),
	.combout(\MainController|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector68~0 .lut_mask = 16'hD5C0;
defparam \MainController|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N8
cycloneiv_io_ibuf \portIn[2]~input (
	.i(portIn[2]),
	.ibar(gnd),
	.o(\portIn[2]~input_o ));
// synopsys translate_off
defparam \portIn[2]~input .bus_hold = "false";
defparam \portIn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneiv_lcell_comb \MainController|INTR[2]~feeder (
// Equation(s):
// \MainController|INTR[2]~feeder_combout  = \MainController|arin [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainController|INTR[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[2]~feeder .lut_mask = 16'hFF00;
defparam \MainController|INTR[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N13
dffeas \MainController|INTR[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|INTR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[2] .is_wysiwyg = "true";
defparam \MainController|INTR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N11
dffeas \myTimer|dataout[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[2] .is_wysiwyg = "true";
defparam \myTimer|dataout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneiv_lcell_comb \MainController|Selector68~1 (
// Equation(s):
// \MainController|Selector68~1_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [2])) # (!\MainController|romReg [3] & ((\myTimer|dataout [2])))))

	.dataa(\MainController|INTR [2]),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(\myTimer|dataout [2]),
	.datad(\MainController|romReg [3]),
	.cin(gnd),
	.combout(\MainController|Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector68~1 .lut_mask = 16'h88C0;
defparam \MainController|Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneiv_lcell_comb \MainALU|Mux29~11 (
// Equation(s):
// \MainALU|Mux29~11_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  & (!\MainController|functionSelect [1] & (\MainController|functionSelect [3] & !\MainController|functionSelect [2])))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [3]),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~11 .lut_mask = 16'h0020;
defparam \MainALU|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneiv_lcell_comb \MainALU|Mux28~0 (
// Equation(s):
// \MainALU|Mux28~0_combout  = (\MainController|brin [3]) # ((\MainController|brin [1] & !\MainController|brin [2]))

	.dataa(gnd),
	.datab(\MainController|brin [1]),
	.datac(\MainController|brin [3]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~0 .lut_mask = 16'hF0FC;
defparam \MainALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneiv_lcell_comb \MainALU|ShiftRight0~23 (
// Equation(s):
// \MainALU|ShiftRight0~23_combout  = (\MainController|brin [0] & (\MainController|arin [3])) # (!\MainController|brin [0] & ((\MainController|arin [2])))

	.dataa(gnd),
	.datab(\MainController|brin [0]),
	.datac(\MainController|arin [3]),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~23 .lut_mask = 16'hF3C0;
defparam \MainALU|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneiv_lcell_comb \MainALU|ShiftLeft0~60 (
// Equation(s):
// \MainALU|ShiftLeft0~60_combout  = (!\MainController|brin [3] & !\MainController|brin [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [3]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~60 .lut_mask = 16'h000F;
defparam \MainALU|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneiv_lcell_comb \MainALU|Mux29~2 (
// Equation(s):
// \MainALU|Mux29~2_combout  = (\MainALU|Mux28~0_combout  & (((!\MainALU|ShiftLeft0~60_combout )))) # (!\MainALU|Mux28~0_combout  & ((\MainALU|ShiftLeft0~60_combout  & (\MainALU|ShiftRight0~23_combout )) # (!\MainALU|ShiftLeft0~60_combout  & 
// ((\MainALU|ShiftRight0~33_combout )))))

	.dataa(\MainALU|Mux28~0_combout ),
	.datab(\MainALU|ShiftRight0~23_combout ),
	.datac(\MainALU|ShiftRight0~33_combout ),
	.datad(\MainALU|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~2 .lut_mask = 16'h44FA;
defparam \MainALU|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneiv_lcell_comb \MainALU|Mux29~3 (
// Equation(s):
// \MainALU|Mux29~3_combout  = (\MainALU|Mux28~0_combout  & ((\MainALU|Mux29~2_combout  & (\MainALU|ShiftRight0~18_combout )) # (!\MainALU|Mux29~2_combout  & ((\MainALU|ShiftRight0~25_combout ))))) # (!\MainALU|Mux28~0_combout  & (((\MainALU|Mux29~2_combout 
// ))))

	.dataa(\MainALU|Mux28~0_combout ),
	.datab(\MainALU|ShiftRight0~18_combout ),
	.datac(\MainALU|ShiftRight0~25_combout ),
	.datad(\MainALU|Mux29~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~3 .lut_mask = 16'hDDA0;
defparam \MainALU|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneiv_lcell_comb \MainALU|Mux29~4 (
// Equation(s):
// \MainALU|Mux29~4_combout  = (\MainController|functionSelect [0] & ((\MainALU|Mux29~3_combout ))) # (!\MainController|functionSelect [0] & (\MainALU|ShiftLeft0~83_combout ))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainALU|ShiftLeft0~83_combout ),
	.datac(gnd),
	.datad(\MainALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~4 .lut_mask = 16'hEE44;
defparam \MainALU|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[204]~11 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  = (!\MainController|brin [14] & (!\MainController|brin [15] & !\MainController|brin [13]))

	.dataa(gnd),
	.datab(\MainController|brin [14]),
	.datac(\MainController|brin [15]),
	.datad(\MainController|brin [13]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[204]~11 .lut_mask = 16'h0003;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[204]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~67 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~67_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~56_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~67_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~67 .lut_mask = 16'hAAE2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~57_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~57_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~57_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68 .lut_mask = 16'hF0D8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~69 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~69_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~58_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~69_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~69 .lut_mask = 16'hAAE2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~59_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~59_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~59_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~71 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~71_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~60_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~71_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~71 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~61_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~61_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~61_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72 .lut_mask = 16'hF0B8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[181]~73 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[181]~73_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~62_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~73_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[181]~73 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[181]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~63_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~63_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~63_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[179]~75 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[179]~75_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~64_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~75_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[179]~75 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[179]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~65_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~65_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~65_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[177]~77 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[177]~77_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~66_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~77_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[177]~77 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[177]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainController|arin 
// [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout  
// & (((\MainController|arin [4]))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[187]~2_combout ),
	.datac(\MainController|arin [4]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78 .lut_mask = 16'hF0B8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout  = (\MainController|arin [3] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [3] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  = CARRY((\MainController|arin [3]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [3]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78_combout  & ((\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )) # (!\MainController|brin [1] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78_combout  & ((\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # (GND))) # (!\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78_combout  & (\MainController|brin [1] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78_combout  & ((\MainController|brin [1]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78_combout ),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~77_combout  $ (\MainController|brin [2] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~77_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ) # 
// (!\MainController|brin [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~77_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~77_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout  = (\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # (GND))))) # 
// (!\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7  = CARRY((\MainController|brin [3] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76_combout ))) # (!\MainController|brin [3] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 
// )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~75_combout  $ (\MainController|brin [4] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~75_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ) # 
// (!\MainController|brin [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~75_combout  & (!\MainController|brin [4] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~75_combout ),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74_combout  & ((\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )) # (!\MainController|brin [5] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74_combout  & ((\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # (GND))) # (!\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74_combout  & (\MainController|brin [5] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74_combout  & ((\MainController|brin [5]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74_combout ),
	.datab(\MainController|brin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~73_combout  $ (\MainController|brin [6] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~73_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~73_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~73_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 
// )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~71_combout  $ (\MainController|brin [8] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~71_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ) # 
// (!\MainController|brin [8]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~71_combout  & (!\MainController|brin [8] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~71_combout ),
	.datab(\MainController|brin [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  = (\MainController|brin [9] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ) # (GND))))) # 
// (!\MainController|brin [9] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19  = CARRY((\MainController|brin [9] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70_combout ))) # (!\MainController|brin [9] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 
// )))

	.dataa(\MainController|brin [9]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~69_combout  $ (\MainController|brin [10] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~69_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ) # 
// (!\MainController|brin [10]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~69_combout  & (!\MainController|brin [10] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~69_combout ),
	.datab(\MainController|brin [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  = (\MainController|brin [11] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ) # (GND))))) # 
// (!\MainController|brin [11] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23  = CARRY((\MainController|brin [11] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68_combout ))) # (!\MainController|brin [11] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 )))

	.dataa(\MainController|brin [11]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout  = ((\MainController|brin [12] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~67_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25  = CARRY((\MainController|brin [12] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~67_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 )) # (!\MainController|brin [12] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~67_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ))))

	.dataa(\MainController|brin [12]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~67_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~67_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~67_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~80 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~80_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~68_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~80 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~69_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~69_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~69_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~82 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~82_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~70_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~82_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~82 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~71_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~71_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~71_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83 .lut_mask = 16'hF0D8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~84 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~84_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~72_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~84_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~84 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~73_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~73_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~73_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[197]~86 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[197]~86_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~74_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~86_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[197]~86 .lut_mask = 16'hAAE2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[197]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~75_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~75_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~75_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[195]~88 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[195]~88_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~76_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~88_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[195]~88 .lut_mask = 16'hF0B8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[195]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~77_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~77_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~77_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89 .lut_mask = 16'hF0B8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[193]~90 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[193]~90_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~78_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[193]~90 .lut_mask = 16'hFB08;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[193]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\MainController|arin 
// [3])) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout 
//  & (\MainController|arin [3]))

	.dataa(\MainController|arin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91 .lut_mask = 16'hAACA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout  = (\MainController|arin [2] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [2] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  = CARRY((\MainController|arin [2]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [2]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91_combout  & ((\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # (!\MainController|brin [1] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91_combout  & ((\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ) # (GND))) # (!\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91_combout  & (\MainController|brin [1] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91_combout  & ((\MainController|brin [1]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91_combout ),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~90_combout  $ (\MainController|brin [2] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~90_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ) # 
// (!\MainController|brin [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~90_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89_combout  & ((\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )) # (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89_combout  & ((\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # (GND))) # (!\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89_combout  & (\MainController|brin [3] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89_combout  & ((\MainController|brin [3]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~88_combout  $ (\MainController|brin [4] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~88_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ) # 
// (!\MainController|brin [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~88_combout  & (!\MainController|brin [4] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~88_combout ),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  = (\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # (GND))))) # 
// (!\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 
// )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~86_combout  $ (\MainController|brin [6] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~86_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~86_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~86_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 
// )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~84_combout  $ (\MainController|brin [8] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~84_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ) # 
// (!\MainController|brin [8]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~84_combout  & (!\MainController|brin [8] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~84_combout ),
	.datab(\MainController|brin [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83_combout  & ((\MainController|brin [9] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 )) # (!\MainController|brin [9] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83_combout  & ((\MainController|brin [9] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ) # (GND))) # (!\MainController|brin [9] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83_combout  & (\MainController|brin [9] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83_combout  & ((\MainController|brin [9]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83_combout ),
	.datab(\MainController|brin [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout  = ((\MainController|brin [10] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~82_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21  = CARRY((\MainController|brin [10] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~82_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 )) # (!\MainController|brin [10] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~82_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ))))

	.dataa(\MainController|brin [10]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  = (\MainController|brin [11] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ) # (GND))))) # 
// (!\MainController|brin [11] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23  = CARRY((\MainController|brin [11] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81_combout ))) # (!\MainController|brin [11] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 )))

	.dataa(\MainController|brin [11]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~80_combout  $ (\MainController|brin [12] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~80_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ) # 
// (!\MainController|brin [12]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~80_combout  & (!\MainController|brin [12] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~80_combout ),
	.datab(\MainController|brin [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79_combout  & ((\MainController|brin [13] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 )) # (!\MainController|brin [13] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79_combout  & ((\MainController|brin [13] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ) # (GND))) # (!\MainController|brin [13] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79_combout  & (\MainController|brin [13] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79_combout  & ((\MainController|brin [13]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79_combout ),
	.datab(\MainController|brin [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneiv_lcell_comb \MainALU|Mux29~5 (
// Equation(s):
// \MainALU|Mux29~5_combout  = (\MainController|functionSelect [1]) # ((\MainController|brin [2] & (\MainController|arin [2] & \MainController|functionSelect [0])))

	.dataa(\MainController|brin [2]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|arin [2]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~5 .lut_mask = 16'hECCC;
defparam \MainALU|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[221]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  = (!\MainController|brin [15] & !\MainController|brin [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [15]),
	.datad(\MainController|brin [14]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[221]~12 .lut_mask = 16'h000F;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[221]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneiv_lcell_comb \MainALU|Mux29~6 (
// Equation(s):
// \MainALU|Mux29~6_combout  = (\MainController|functionSelect [0] & (((\MainALU|Mux29~5_combout )))) # (!\MainController|functionSelect [0] & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (!\MainALU|Mux29~5_combout  
// & \MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainALU|Mux29~5_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~6 .lut_mask = 16'hC1C0;
defparam \MainALU|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneiv_lcell_comb \MainALU|Mux29~7 (
// Equation(s):
// \MainALU|Mux29~7_combout  = (\MainController|arin [2] & ((\MainALU|Mux29~6_combout  $ (\MainController|functionSelect [1])))) # (!\MainController|arin [2] & ((\MainALU|Mux29~6_combout ) # ((\MainController|brin [2] & \MainController|functionSelect [1]))))

	.dataa(\MainController|arin [2]),
	.datab(\MainController|brin [2]),
	.datac(\MainALU|Mux29~6_combout ),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~7 .lut_mask = 16'h5EF0;
defparam \MainALU|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneiv_lcell_comb \MainALU|Mux29~8 (
// Equation(s):
// \MainALU|Mux29~8_combout  = (\MainALU|Mux19~1_combout  & ((\MainALU|Mux19~2_combout  & ((\MainALU|Mux29~7_combout ))) # (!\MainALU|Mux19~2_combout  & (\MainALU|Add0~4_combout )))) # (!\MainALU|Mux19~1_combout  & (((\MainALU|Mux19~2_combout ))))

	.dataa(\MainALU|Mux19~1_combout ),
	.datab(\MainALU|Add0~4_combout ),
	.datac(\MainALU|Mux29~7_combout ),
	.datad(\MainALU|Mux19~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~8 .lut_mask = 16'hF588;
defparam \MainALU|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneiv_lcell_comb \MainALU|Mux29~9 (
// Equation(s):
// \MainALU|Mux29~9_combout  = (\MainALU|Mux19~0_combout  & ((\MainALU|Mux29~8_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4_combout )) # (!\MainALU|Mux29~8_combout  & ((\MainALU|Add1~4_combout ))))) # 
// (!\MainALU|Mux19~0_combout  & (((\MainALU|Mux29~8_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4_combout ),
	.datab(\MainALU|Mux19~0_combout ),
	.datac(\MainALU|Mux29~8_combout ),
	.datad(\MainALU|Add1~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~9 .lut_mask = 16'hBCB0;
defparam \MainALU|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneiv_lcell_comb \MainALU|Mux29~10 (
// Equation(s):
// \MainALU|Mux29~10_combout  = (\MainController|functionSelect [3] & (\MainALU|Mux29~11_combout  & (\MainALU|Mux29~4_combout ))) # (!\MainController|functionSelect [3] & ((\MainALU|Mux29~9_combout ) # ((\MainALU|Mux29~11_combout  & \MainALU|Mux29~4_combout 
// ))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainALU|Mux29~11_combout ),
	.datac(\MainALU|Mux29~4_combout ),
	.datad(\MainALU|Mux29~9_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~10 .lut_mask = 16'hD5C0;
defparam \MainALU|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneiv_lcell_comb \MainALU|dataAcc[2] (
// Equation(s):
// \MainALU|dataAcc [2] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux29~10_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [2]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [2]),
	.datac(\MainALU|Mux29~10_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[2] .lut_mask = 16'hF0CC;
defparam \MainALU|dataAcc[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneiv_lcell_comb \MainController|Selector68~2 (
// Equation(s):
// \MainController|Selector68~2_combout  = (\MainController|CurrentState.State25~q  & ((\myRam|ram_rtl_0|auto_generated|ram_block1a2 ) # ((\MainController|CurrentState.State7~q  & \MainALU|dataAcc [2])))) # (!\MainController|CurrentState.State25~q  & 
// (\MainController|CurrentState.State7~q  & ((\MainALU|dataAcc [2]))))

	.dataa(\MainController|CurrentState.State25~q ),
	.datab(\MainController|CurrentState.State7~q ),
	.datac(\myRam|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\MainALU|dataAcc [2]),
	.cin(gnd),
	.combout(\MainController|Selector68~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector68~2 .lut_mask = 16'hECA0;
defparam \MainController|Selector68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneiv_lcell_comb \MainController|Selector68~3 (
// Equation(s):
// \MainController|Selector68~3_combout  = (\MainController|Selector68~1_combout ) # ((\MainController|Selector68~2_combout ) # ((\portIn[2]~input_o  & \MainController|CurrentState.PState0~q )))

	.dataa(\portIn[2]~input_o ),
	.datab(\MainController|Selector68~1_combout ),
	.datac(\MainController|CurrentState.PState0~q ),
	.datad(\MainController|Selector68~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector68~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector68~3 .lut_mask = 16'hFFEC;
defparam \MainController|Selector68~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneiv_lcell_comb \MainController|Selector68~4 (
// Equation(s):
// \MainController|Selector68~4_combout  = (\MainController|Selector68~0_combout ) # ((\MainController|Selector68~3_combout ) # ((!\MainController|arin[10]~1_combout  & \MainController|Mux5~0_combout )))

	.dataa(\MainController|arin[10]~1_combout ),
	.datab(\MainController|Mux5~0_combout ),
	.datac(\MainController|Selector68~0_combout ),
	.datad(\MainController|Selector68~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector68~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector68~4 .lut_mask = 16'hFFF4;
defparam \MainController|Selector68~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \MainController|arin[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector68~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[2] .is_wysiwyg = "true";
defparam \MainController|arin[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneiv_lcell_comb \MainController|Mux5~0 (
// Equation(s):
// \MainController|Mux5~0_combout  = (\MainController|romReg [8] & (\MainController|arin [2])) # (!\MainController|romReg [8] & ((\MainController|brin [2])))

	.dataa(gnd),
	.datab(\MainController|arin [2]),
	.datac(\MainController|romReg [8]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainController|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Mux5~0 .lut_mask = 16'hCFC0;
defparam \MainController|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneiv_lcell_comb \MainController|brin[2]~2 (
// Equation(s):
// \MainController|brin[2]~2_combout  = (\MainController|romReg [11] & (\MainController|romReg [2])) # (!\MainController|romReg [11] & ((\MainController|Mux5~0_combout )))

	.dataa(\MainController|romReg [2]),
	.datab(\MainController|Mux5~0_combout ),
	.datac(gnd),
	.datad(\MainController|romReg [11]),
	.cin(gnd),
	.combout(\MainController|brin[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[2]~2 .lut_mask = 16'hAACC;
defparam \MainController|brin[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneiv_lcell_comb \MainController|Add1~4 (
// Equation(s):
// \MainController|Add1~4_combout  = (\MainController|brin [2] & ((GND) # (!\MainController|Add1~3 ))) # (!\MainController|brin [2] & (\MainController|Add1~3  $ (GND)))
// \MainController|Add1~5  = CARRY((\MainController|brin [2]) # (!\MainController|Add1~3 ))

	.dataa(\MainController|brin [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add1~3 ),
	.combout(\MainController|Add1~4_combout ),
	.cout(\MainController|Add1~5 ));
// synopsys translate_off
defparam \MainController|Add1~4 .lut_mask = 16'h5AAF;
defparam \MainController|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \MainController|brin[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|brin[2]~2_combout ),
	.asdata(\MainController|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.TState0~q ),
	.ena(\MainController|brin[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[2] .is_wysiwyg = "true";
defparam \MainController|brin[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \MainController|brin[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|brin[3]~3_combout ),
	.asdata(\MainController|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.TState0~q ),
	.ena(\MainController|brin[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[3] .is_wysiwyg = "true";
defparam \MainController|brin[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneiv_lcell_comb \MainController|Mux4~0 (
// Equation(s):
// \MainController|Mux4~0_combout  = (\MainController|romReg [8] & ((\MainController|arin [3]))) # (!\MainController|romReg [8] & (\MainController|brin [3]))

	.dataa(gnd),
	.datab(\MainController|romReg [8]),
	.datac(\MainController|brin [3]),
	.datad(\MainController|arin [3]),
	.cin(gnd),
	.combout(\MainController|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Mux4~0 .lut_mask = 16'hFC30;
defparam \MainController|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneiv_lcell_comb \MainALU|ShiftLeft0~63 (
// Equation(s):
// \MainALU|ShiftLeft0~63_combout  = (\MainALU|ShiftLeft0~60_combout  & ((\MainALU|ShiftLeft0~36_combout ) # ((\MainController|brin [1] & \MainALU|ShiftLeft0~21_combout ))))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|ShiftLeft0~21_combout ),
	.datac(\MainALU|ShiftLeft0~36_combout ),
	.datad(\MainALU|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~63 .lut_mask = 16'hF800;
defparam \MainALU|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneiv_lcell_comb \MainALU|Mux12~0 (
// Equation(s):
// \MainALU|Mux12~0_combout  = (\MainALU|Mux11~3_combout  & (\MainALU|ShiftLeft0~63_combout  & ((\MainALU|Mux11~2_combout )))) # (!\MainALU|Mux11~3_combout  & (((\MainALU|Mux14~0_combout ) # (!\MainALU|Mux11~2_combout ))))

	.dataa(\MainALU|ShiftLeft0~63_combout ),
	.datab(\MainALU|Mux14~0_combout ),
	.datac(\MainALU|Mux11~3_combout ),
	.datad(\MainALU|Mux11~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux12~0 .lut_mask = 16'hAC0F;
defparam \MainALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneiv_lcell_comb \MainALU|Mux12~1 (
// Equation(s):
// \MainALU|Mux12~1_combout  = (\MainALU|Mux11~1_combout  & (((\MainALU|Mux12~0_combout )))) # (!\MainALU|Mux11~1_combout  & ((\MainALU|Mux12~0_combout  & (\MainALU|ShiftLeft0~71_combout )) # (!\MainALU|Mux12~0_combout  & ((\MainALU|ShiftLeft0~35_combout 
// )))))

	.dataa(\MainALU|ShiftLeft0~71_combout ),
	.datab(\MainALU|Mux11~1_combout ),
	.datac(\MainALU|Mux12~0_combout ),
	.datad(\MainALU|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux12~1 .lut_mask = 16'hE3E0;
defparam \MainALU|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneiv_lcell_comb \MainALU|Selector3~0 (
// Equation(s):
// \MainALU|Selector3~0_combout  = (\MainController|functionSelect [2] & (((\MainALU|Mux7~2_combout )))) # (!\MainController|functionSelect [2] & ((\MainALU|Mux7~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_combout ))) 
// # (!\MainALU|Mux7~2_combout  & (\MainALU|Mux12~1_combout ))))

	.dataa(\MainALU|Mux12~1_combout ),
	.datab(\MainController|functionSelect [2]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~38_combout ),
	.datad(\MainALU|Mux7~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector3~0 .lut_mask = 16'hFC22;
defparam \MainALU|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneiv_lcell_comb \MainALU|Selector3~1 (
// Equation(s):
// \MainALU|Selector3~1_combout  = (\MainALU|Selector3~0_combout  & \MainALU|dataAcc~0_combout )

	.dataa(\MainALU|Selector3~0_combout ),
	.datab(\MainALU|dataAcc~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector3~1 .lut_mask = 16'h8888;
defparam \MainALU|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneiv_lcell_comb \MainALU|dataAcc[19] (
// Equation(s):
// \MainALU|dataAcc [19] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Selector3~1_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [19]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [19]),
	.datac(\MainALU|Selector3~1_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [19]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[19] .lut_mask = 16'hF0CC;
defparam \MainALU|dataAcc[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \MainController|hacc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[3] .is_wysiwyg = "true";
defparam \MainController|hacc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneiv_lcell_comb \MainController|Selector67~0 (
// Equation(s):
// \MainController|Selector67~0_combout  = (\MainController|hacc [3] & ((\MainController|arin[10]~0_combout ) # ((\MainController|romReg [3] & !\MainController|arin[10]~2_combout )))) # (!\MainController|hacc [3] & (\MainController|romReg [3] & 
// ((!\MainController|arin[10]~2_combout ))))

	.dataa(\MainController|hacc [3]),
	.datab(\MainController|romReg [3]),
	.datac(\MainController|arin[10]~0_combout ),
	.datad(\MainController|arin[10]~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector67~0 .lut_mask = 16'hA0EC;
defparam \MainController|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneiv_lcell_comb \MainALU|ShiftRight0~27 (
// Equation(s):
// \MainALU|ShiftRight0~27_combout  = (\MainController|brin [0] & ((\MainController|arin [4]))) # (!\MainController|brin [0] & (\MainController|arin [3]))

	.dataa(\MainController|arin [3]),
	.datab(gnd),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~27 .lut_mask = 16'hFA0A;
defparam \MainALU|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneiv_lcell_comb \MainALU|ShiftRight0~34 (
// Equation(s):
// \MainALU|ShiftRight0~34_combout  = (\MainController|brin [0] & ((\MainALU|ShiftRight0~8_combout ))) # (!\MainController|brin [0] & (\MainALU|ShiftRight0~32_combout ))

	.dataa(\MainController|brin [0]),
	.datab(\MainALU|ShiftRight0~32_combout ),
	.datac(gnd),
	.datad(\MainALU|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~34 .lut_mask = 16'hEE44;
defparam \MainALU|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneiv_lcell_comb \MainALU|Mux28~1 (
// Equation(s):
// \MainALU|Mux28~1_combout  = (\MainALU|Mux28~0_combout  & (((!\MainALU|ShiftLeft0~60_combout )))) # (!\MainALU|Mux28~0_combout  & ((\MainALU|ShiftLeft0~60_combout  & (\MainALU|ShiftRight0~27_combout )) # (!\MainALU|ShiftLeft0~60_combout  & 
// ((\MainALU|ShiftRight0~34_combout )))))

	.dataa(\MainALU|Mux28~0_combout ),
	.datab(\MainALU|ShiftRight0~27_combout ),
	.datac(\MainALU|ShiftRight0~34_combout ),
	.datad(\MainALU|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~1 .lut_mask = 16'h44FA;
defparam \MainALU|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneiv_lcell_comb \MainALU|Mux28~2 (
// Equation(s):
// \MainALU|Mux28~2_combout  = (\MainALU|Mux28~1_combout  & (((\MainALU|ShiftRight0~21_combout ) # (!\MainALU|Mux28~0_combout )))) # (!\MainALU|Mux28~1_combout  & (\MainALU|ShiftRight0~29_combout  & ((\MainALU|Mux28~0_combout ))))

	.dataa(\MainALU|Mux28~1_combout ),
	.datab(\MainALU|ShiftRight0~29_combout ),
	.datac(\MainALU|ShiftRight0~21_combout ),
	.datad(\MainALU|Mux28~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~2 .lut_mask = 16'hE4AA;
defparam \MainALU|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneiv_lcell_comb \MainALU|Mux28~3 (
// Equation(s):
// \MainALU|Mux28~3_combout  = (\MainController|functionSelect [0] & (\MainALU|Mux28~2_combout )) # (!\MainController|functionSelect [0] & ((\MainALU|ShiftLeft0~63_combout )))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainALU|Mux28~2_combout ),
	.datac(gnd),
	.datad(\MainALU|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~3 .lut_mask = 16'hDD88;
defparam \MainALU|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneiv_lcell_comb \MainALU|Mux28~4 (
// Equation(s):
// \MainALU|Mux28~4_combout  = (\MainController|functionSelect [1]) # ((\MainController|brin [3] & (\MainController|arin [3] & \MainController|functionSelect [0])))

	.dataa(\MainController|brin [3]),
	.datab(\MainController|arin [3]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~4 .lut_mask = 16'hFF80;
defparam \MainALU|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneiv_lcell_comb \MainALU|Mux28~5 (
// Equation(s):
// \MainALU|Mux28~5_combout  = (\MainController|functionSelect [0] & (((\MainALU|Mux28~4_combout )))) # (!\MainController|functionSelect [0] & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (!\MainALU|Mux28~4_combout  
// & \MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout )))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datac(\MainALU|Mux28~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[204]~11_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~5 .lut_mask = 16'hA1A0;
defparam \MainALU|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneiv_lcell_comb \MainALU|Mux28~6 (
// Equation(s):
// \MainALU|Mux28~6_combout  = (\MainController|arin [3] & ((\MainALU|Mux28~5_combout  $ (\MainController|functionSelect [1])))) # (!\MainController|arin [3] & ((\MainALU|Mux28~5_combout ) # ((\MainController|brin [3] & \MainController|functionSelect [1]))))

	.dataa(\MainController|brin [3]),
	.datab(\MainController|arin [3]),
	.datac(\MainALU|Mux28~5_combout ),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~6 .lut_mask = 16'h3EF0;
defparam \MainALU|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneiv_lcell_comb \MainALU|Mux28~7 (
// Equation(s):
// \MainALU|Mux28~7_combout  = (\MainALU|Mux19~1_combout  & ((\MainALU|Mux19~2_combout  & ((\MainALU|Mux28~6_combout ))) # (!\MainALU|Mux19~2_combout  & (\MainALU|Add0~6_combout )))) # (!\MainALU|Mux19~1_combout  & (((\MainALU|Mux19~2_combout ))))

	.dataa(\MainALU|Add0~6_combout ),
	.datab(\MainALU|Mux19~1_combout ),
	.datac(\MainALU|Mux28~6_combout ),
	.datad(\MainALU|Mux19~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~7 .lut_mask = 16'hF388;
defparam \MainALU|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneiv_lcell_comb \MainALU|Mux28~8 (
// Equation(s):
// \MainALU|Mux28~8_combout  = (\MainALU|Mux19~0_combout  & ((\MainALU|Mux28~7_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6_combout )) # (!\MainALU|Mux28~7_combout  & ((\MainALU|Add1~6_combout ))))) # 
// (!\MainALU|Mux19~0_combout  & (((\MainALU|Mux28~7_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6_combout ),
	.datab(\MainALU|Mux19~0_combout ),
	.datac(\MainALU|Mux28~7_combout ),
	.datad(\MainALU|Add1~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~8 .lut_mask = 16'hBCB0;
defparam \MainALU|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneiv_lcell_comb \MainALU|Mux28~9 (
// Equation(s):
// \MainALU|Mux28~9_combout  = (\MainALU|Mux28~3_combout  & ((\MainALU|Mux29~11_combout ) # ((!\MainController|functionSelect [3] & \MainALU|Mux28~8_combout )))) # (!\MainALU|Mux28~3_combout  & (((!\MainController|functionSelect [3] & 
// \MainALU|Mux28~8_combout ))))

	.dataa(\MainALU|Mux28~3_combout ),
	.datab(\MainALU|Mux29~11_combout ),
	.datac(\MainController|functionSelect [3]),
	.datad(\MainALU|Mux28~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~9 .lut_mask = 16'h8F88;
defparam \MainALU|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneiv_lcell_comb \MainALU|dataAcc[3] (
// Equation(s):
// \MainALU|dataAcc [3] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux28~9_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [3]))

	.dataa(\MainALU|dataAcc [3]),
	.datab(gnd),
	.datac(\MainALU|Mux28~9_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[3] .lut_mask = 16'hF0AA;
defparam \MainALU|dataAcc[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneiv_lcell_comb \MainController|INTR[3]~feeder (
// Equation(s):
// \MainController|INTR[3]~feeder_combout  = \MainController|arin [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [3]),
	.cin(gnd),
	.combout(\MainController|INTR[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[3]~feeder .lut_mask = 16'hFF00;
defparam \MainController|INTR[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N9
dffeas \MainController|INTR[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|INTR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[3] .is_wysiwyg = "true";
defparam \MainController|INTR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \myTimer|dataout[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[3] .is_wysiwyg = "true";
defparam \myTimer|dataout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneiv_lcell_comb \MainController|Selector67~1 (
// Equation(s):
// \MainController|Selector67~1_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [3])) # (!\MainController|romReg [3] & ((\myTimer|dataout [3])))))

	.dataa(\MainController|INTR [3]),
	.datab(\MainController|romReg [3]),
	.datac(\myTimer|dataout [3]),
	.datad(\MainController|CurrentState.NBranch0~q ),
	.cin(gnd),
	.combout(\MainController|Selector67~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector67~1 .lut_mask = 16'hB800;
defparam \MainController|Selector67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y13_N8
cycloneiv_io_ibuf \portIn[3]~input (
	.i(portIn[3]),
	.ibar(gnd),
	.o(\portIn[3]~input_o ));
// synopsys translate_off
defparam \portIn[3]~input .bus_hold = "false";
defparam \portIn[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneiv_lcell_comb \MainController|Selector67~2 (
// Equation(s):
// \MainController|Selector67~2_combout  = (\MainController|CurrentState.State25~q  & ((\myRam|ram_rtl_0|auto_generated|ram_block1a3 ) # ((\portIn[3]~input_o  & \MainController|CurrentState.PState0~q )))) # (!\MainController|CurrentState.State25~q  & 
// (\portIn[3]~input_o  & (\MainController|CurrentState.PState0~q )))

	.dataa(\MainController|CurrentState.State25~q ),
	.datab(\portIn[3]~input_o ),
	.datac(\MainController|CurrentState.PState0~q ),
	.datad(\myRam|ram_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\MainController|Selector67~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector67~2 .lut_mask = 16'hEAC0;
defparam \MainController|Selector67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneiv_lcell_comb \MainController|Selector67~3 (
// Equation(s):
// \MainController|Selector67~3_combout  = (\MainController|Selector67~1_combout ) # ((\MainController|Selector67~2_combout ) # ((\MainALU|dataAcc [3] & \MainController|CurrentState.State7~q )))

	.dataa(\MainALU|dataAcc [3]),
	.datab(\MainController|CurrentState.State7~q ),
	.datac(\MainController|Selector67~1_combout ),
	.datad(\MainController|Selector67~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector67~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector67~3 .lut_mask = 16'hFFF8;
defparam \MainController|Selector67~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneiv_lcell_comb \MainController|Selector67~4 (
// Equation(s):
// \MainController|Selector67~4_combout  = (\MainController|Selector67~0_combout ) # ((\MainController|Selector67~3_combout ) # ((!\MainController|arin[10]~1_combout  & \MainController|Mux4~0_combout )))

	.dataa(\MainController|arin[10]~1_combout ),
	.datab(\MainController|Mux4~0_combout ),
	.datac(\MainController|Selector67~0_combout ),
	.datad(\MainController|Selector67~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector67~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector67~4 .lut_mask = 16'hFFF4;
defparam \MainController|Selector67~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \MainController|arin[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector67~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[3] .is_wysiwyg = "true";
defparam \MainController|arin[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneiv_lcell_comb \MainController|timer_datain[0]~1 (
// Equation(s):
// \MainController|timer_datain[0]~1_combout  = (!\MainController|romReg [3] & (!\MainController|romReg [1] & \MainController|CurrentState.NBranch0~q ))

	.dataa(\MainController|romReg [3]),
	.datab(\MainController|romReg [1]),
	.datac(gnd),
	.datad(\MainController|CurrentState.NBranch0~q ),
	.cin(gnd),
	.combout(\MainController|timer_datain[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|timer_datain[0]~1 .lut_mask = 16'h1100;
defparam \MainController|timer_datain[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneiv_lcell_comb \MainController|timer_datain[0]~2 (
// Equation(s):
// \MainController|timer_datain[0]~2_combout  = (\MainController|timer_datain[0]~0_combout  & (!\MainController|always0~1_combout  & (\MainController|timer_datain[0]~1_combout  & !\MainController|always0~0_combout )))

	.dataa(\MainController|timer_datain[0]~0_combout ),
	.datab(\MainController|always0~1_combout ),
	.datac(\MainController|timer_datain[0]~1_combout ),
	.datad(\MainController|always0~0_combout ),
	.cin(gnd),
	.combout(\MainController|timer_datain[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|timer_datain[0]~2 .lut_mask = 16'h0020;
defparam \MainController|timer_datain[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneiv_lcell_comb \MainController|TC[3]~0 (
// Equation(s):
// \MainController|TC[3]~0_combout  = (\MainController|romReg [0] & (!\MainController|romReg [4] & \MainController|timer_datain[0]~2_combout ))

	.dataa(\MainController|romReg [0]),
	.datab(\MainController|romReg [4]),
	.datac(gnd),
	.datad(\MainController|timer_datain[0]~2_combout ),
	.cin(gnd),
	.combout(\MainController|TC[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|TC[3]~0 .lut_mask = 16'h2200;
defparam \MainController|TC[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N5
dffeas \MainController|TC[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|TC[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|TC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|TC[3] .is_wysiwyg = "true";
defparam \MainController|TC[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N13
dffeas \MainController|TC[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|TC[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|TC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|TC[0] .is_wysiwyg = "true";
defparam \MainController|TC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneiv_lcell_comb \myTimer|dataout[8]~0 (
// Equation(s):
// \myTimer|dataout[8]~0_combout  = (\MainController|TC [3] & \MainController|TC [0])

	.dataa(gnd),
	.datab(\MainController|TC [3]),
	.datac(\MainController|TC [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myTimer|dataout[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|dataout[8]~0 .lut_mask = 16'hC0C0;
defparam \myTimer|dataout[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \myTimer|dataout[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[7] .is_wysiwyg = "true";
defparam \myTimer|dataout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N5
dffeas \MainController|INTR[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[7] .is_wysiwyg = "true";
defparam \MainController|INTR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneiv_lcell_comb \MainController|Selector63~0 (
// Equation(s):
// \MainController|Selector63~0_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & ((\MainController|INTR [7]))) # (!\MainController|romReg [3] & (\myTimer|dataout [7]))))

	.dataa(\MainController|CurrentState.NBranch0~q ),
	.datab(\MainController|romReg [3]),
	.datac(\myTimer|dataout [7]),
	.datad(\MainController|INTR [7]),
	.cin(gnd),
	.combout(\MainController|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector63~0 .lut_mask = 16'hA820;
defparam \MainController|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneiv_lcell_comb \MainALU|Mux24~6 (
// Equation(s):
// \MainALU|Mux24~6_combout  = (\MainController|functionSelect [1]) # ((\MainController|brin [7] & (\MainController|functionSelect [0] & \MainController|arin [7])))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|brin [7]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|arin [7]),
	.cin(gnd),
	.combout(\MainALU|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~6 .lut_mask = 16'hEAAA;
defparam \MainALU|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneiv_lcell_comb \MainALU|Mux24~7 (
// Equation(s):
// \MainALU|Mux24~7_combout  = (\MainALU|Mux24~6_combout  & (((\MainController|functionSelect [0])))) # (!\MainALU|Mux24~6_combout  & (\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & !\MainController|functionSelect [0])))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[136]~3_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datac(\MainALU|Mux24~6_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~7 .lut_mask = 16'hF002;
defparam \MainALU|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneiv_lcell_comb \MainALU|Mux24~8 (
// Equation(s):
// \MainALU|Mux24~8_combout  = (\MainALU|Mux24~7_combout  & (((!\MainController|arin [7]) # (!\MainController|functionSelect [1])))) # (!\MainALU|Mux24~7_combout  & (\MainController|functionSelect [1] & ((\MainController|brin [7]) # (\MainController|arin 
// [7]))))

	.dataa(\MainALU|Mux24~7_combout ),
	.datab(\MainController|brin [7]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|arin [7]),
	.cin(gnd),
	.combout(\MainALU|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~8 .lut_mask = 16'h5AEA;
defparam \MainALU|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneiv_lcell_comb \MainALU|Mux24~9 (
// Equation(s):
// \MainALU|Mux24~9_combout  = (\MainALU|Mux19~2_combout  & (((\MainALU|Mux24~8_combout ) # (!\MainALU|Mux19~1_combout )))) # (!\MainALU|Mux19~2_combout  & (\MainALU|Add0~14_combout  & ((\MainALU|Mux19~1_combout ))))

	.dataa(\MainALU|Mux19~2_combout ),
	.datab(\MainALU|Add0~14_combout ),
	.datac(\MainALU|Mux24~8_combout ),
	.datad(\MainALU|Mux19~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~9 .lut_mask = 16'hE4AA;
defparam \MainALU|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneiv_lcell_comb \MainALU|Mux24~10 (
// Equation(s):
// \MainALU|Mux24~10_combout  = (\MainALU|Mux24~9_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14_combout ) # (!\MainALU|Mux19~0_combout )))) # (!\MainALU|Mux24~9_combout  & (\MainALU|Add1~14_combout  & 
// ((\MainALU|Mux19~0_combout ))))

	.dataa(\MainALU|Add1~14_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14_combout ),
	.datac(\MainALU|Mux24~9_combout ),
	.datad(\MainALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~10 .lut_mask = 16'hCAF0;
defparam \MainALU|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneiv_lcell_comb \MainALU|Mux24~12 (
// Equation(s):
// \MainALU|Mux24~12_combout  = (\MainALU|Mux27~0_combout  & ((\MainController|brin [2] & ((\MainALU|ShiftLeft0~37_combout ))) # (!\MainController|brin [2] & (\MainALU|ShiftLeft0~32_combout ))))

	.dataa(\MainALU|Mux27~0_combout ),
	.datab(\MainALU|ShiftLeft0~32_combout ),
	.datac(\MainALU|ShiftLeft0~37_combout ),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~12 .lut_mask = 16'hA088;
defparam \MainALU|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneiv_lcell_comb \MainALU|ShiftRight0~22 (
// Equation(s):
// \MainALU|ShiftRight0~22_combout  = (!\MainController|brin [0] & (\MainController|arin [15] & (!\MainController|brin [2] & !\MainController|brin [1])))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [15]),
	.datac(\MainController|brin [2]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~22 .lut_mask = 16'h0004;
defparam \MainALU|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneiv_lcell_comb \MainALU|Mux24~4 (
// Equation(s):
// \MainALU|Mux24~4_combout  = (\MainALU|Mux24~2_combout  & ((\MainALU|Mux24~3_combout  & ((\MainALU|ShiftRight0~22_combout ))) # (!\MainALU|Mux24~3_combout  & (\MainALU|Mux24~12_combout )))) # (!\MainALU|Mux24~2_combout  & (((!\MainALU|Mux24~3_combout ))))

	.dataa(\MainALU|Mux24~12_combout ),
	.datab(\MainALU|ShiftRight0~22_combout ),
	.datac(\MainALU|Mux24~2_combout ),
	.datad(\MainALU|Mux24~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~4 .lut_mask = 16'hC0AF;
defparam \MainALU|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneiv_lcell_comb \MainALU|Mux24~5 (
// Equation(s):
// \MainALU|Mux24~5_combout  = (\MainALU|Mux17~5_combout  & ((\MainALU|Mux24~4_combout  & ((\MainALU|ShiftRight0~34_combout ))) # (!\MainALU|Mux24~4_combout  & (\MainALU|ShiftRight0~20_combout )))) # (!\MainALU|Mux17~5_combout  & (((\MainALU|Mux24~4_combout 
// ))))

	.dataa(\MainALU|Mux17~5_combout ),
	.datab(\MainALU|ShiftRight0~20_combout ),
	.datac(\MainALU|Mux24~4_combout ),
	.datad(\MainALU|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~5 .lut_mask = 16'hF858;
defparam \MainALU|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneiv_lcell_comb \MainALU|Mux24~11 (
// Equation(s):
// \MainALU|Mux24~11_combout  = (\MainController|functionSelect [3] & (\MainALU|Mux30~0_combout  & ((\MainALU|Mux24~5_combout )))) # (!\MainController|functionSelect [3] & (((\MainALU|Mux24~10_combout ))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainALU|Mux30~0_combout ),
	.datac(\MainALU|Mux24~10_combout ),
	.datad(\MainALU|Mux24~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~11 .lut_mask = 16'hD850;
defparam \MainALU|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneiv_lcell_comb \MainALU|dataAcc[7] (
// Equation(s):
// \MainALU|dataAcc [7] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux24~11_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [7]))

	.dataa(\MainALU|dataAcc [7]),
	.datab(gnd),
	.datac(\MainALU|Mux24~11_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[7] .lut_mask = 16'hF0AA;
defparam \MainALU|dataAcc[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneiv_lcell_comb \MainALU|Mux8~0 (
// Equation(s):
// \MainALU|Mux8~0_combout  = (\MainController|functionSelect [3] & (((\MainALU|Mux4~2_combout )))) # (!\MainController|functionSelect [3] & ((\MainALU|Mux4~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~46_combout )) # 
// (!\MainALU|Mux4~2_combout  & ((\MainALU|Add1~32_combout )))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~46_combout ),
	.datac(\MainALU|Mux4~2_combout ),
	.datad(\MainALU|Add1~32_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux8~0 .lut_mask = 16'hE5E0;
defparam \MainALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneiv_lcell_comb \MainALU|ShiftLeft0~81 (
// Equation(s):
// \MainALU|ShiftLeft0~81_combout  = (!\MainController|brin [3] & ((\MainController|brin [2] & (\MainALU|ShiftLeft0~37_combout )) # (!\MainController|brin [2] & ((\MainALU|ShiftLeft0~32_combout )))))

	.dataa(\MainALU|ShiftLeft0~37_combout ),
	.datab(\MainALU|ShiftLeft0~32_combout ),
	.datac(\MainController|brin [3]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~81 .lut_mask = 16'h0A0C;
defparam \MainALU|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneiv_lcell_comb \MainALU|ShiftLeft0~58 (
// Equation(s):
// \MainALU|ShiftLeft0~58_combout  = (\MainController|brin [2] & (((\MainALU|ShiftLeft0~34_combout )))) # (!\MainController|brin [2] & ((\MainALU|ShiftLeft0~57_combout ) # ((\MainALU|ShiftLeft0~56_combout ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|ShiftLeft0~57_combout ),
	.datac(\MainALU|ShiftLeft0~34_combout ),
	.datad(\MainALU|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~58 .lut_mask = 16'hF5E4;
defparam \MainALU|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneiv_lcell_comb \MainALU|Mux8~1 (
// Equation(s):
// \MainALU|Mux8~1_combout  = (\MainALU|Mux8~0_combout  & (((\MainALU|ShiftLeft0~81_combout )) # (!\MainALU|Mux4~1_combout ))) # (!\MainALU|Mux8~0_combout  & (\MainALU|Mux4~1_combout  & ((\MainALU|ShiftLeft0~58_combout ))))

	.dataa(\MainALU|Mux8~0_combout ),
	.datab(\MainALU|Mux4~1_combout ),
	.datac(\MainALU|ShiftLeft0~81_combout ),
	.datad(\MainALU|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux8~1 .lut_mask = 16'hE6A2;
defparam \MainALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneiv_lcell_comb \MainALU|Selector7~0 (
// Equation(s):
// \MainALU|Selector7~0_combout  = (\MainALU|Selector8~1_combout  & ((\MainController|functionSelect [2] & ((\MainController|functionSelect [0]))) # (!\MainController|functionSelect [2] & (\MainALU|Mux8~1_combout ))))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainALU|Mux8~1_combout ),
	.datac(\MainALU|Selector8~1_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector7~0 .lut_mask = 16'hE040;
defparam \MainALU|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneiv_lcell_comb \MainALU|dataAcc[23] (
// Equation(s):
// \MainALU|dataAcc [23] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Selector7~0_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [23]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [23]),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|Selector7~0_combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [23]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[23] .lut_mask = 16'hFC0C;
defparam \MainALU|dataAcc[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N21
dffeas \MainController|hacc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[7] .is_wysiwyg = "true";
defparam \MainController|hacc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneiv_lcell_comb \MainController|Selector63~2 (
// Equation(s):
// \MainController|Selector63~2_combout  = (\MainController|arin[10]~2_combout  & (\MainController|hacc [7] & (\MainController|arin[10]~0_combout ))) # (!\MainController|arin[10]~2_combout  & ((\MainController|romReg [7]) # ((\MainController|hacc [7] & 
// \MainController|arin[10]~0_combout ))))

	.dataa(\MainController|arin[10]~2_combout ),
	.datab(\MainController|hacc [7]),
	.datac(\MainController|arin[10]~0_combout ),
	.datad(\MainController|romReg [7]),
	.cin(gnd),
	.combout(\MainController|Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector63~2 .lut_mask = 16'hD5C0;
defparam \MainController|Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y23_N8
cycloneiv_io_ibuf \portIn[7]~input (
	.i(portIn[7]),
	.ibar(gnd),
	.o(\portIn[7]~input_o ));
// synopsys translate_off
defparam \portIn[7]~input .bus_hold = "false";
defparam \portIn[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneiv_lcell_comb \MainController|Selector63~1 (
// Equation(s):
// \MainController|Selector63~1_combout  = (\MainController|arin[10]~1_combout  & (\MainController|CurrentState.State25~q  & ((\myRam|ram_rtl_0|auto_generated|ram_block1a7 )))) # (!\MainController|arin[10]~1_combout  & ((\MainController|Mux0~0_combout ) # 
// ((\MainController|CurrentState.State25~q  & \myRam|ram_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\MainController|arin[10]~1_combout ),
	.datab(\MainController|CurrentState.State25~q ),
	.datac(\MainController|Mux0~0_combout ),
	.datad(\myRam|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\MainController|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector63~1 .lut_mask = 16'hDC50;
defparam \MainController|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneiv_lcell_comb \MainController|Selector63~3 (
// Equation(s):
// \MainController|Selector63~3_combout  = (\MainController|Selector63~2_combout ) # ((\MainController|Selector63~1_combout ) # ((\MainController|CurrentState.PState0~q  & \portIn[7]~input_o )))

	.dataa(\MainController|CurrentState.PState0~q ),
	.datab(\MainController|Selector63~2_combout ),
	.datac(\portIn[7]~input_o ),
	.datad(\MainController|Selector63~1_combout ),
	.cin(gnd),
	.combout(\MainController|Selector63~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector63~3 .lut_mask = 16'hFFEC;
defparam \MainController|Selector63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneiv_lcell_comb \MainController|Selector63~4 (
// Equation(s):
// \MainController|Selector63~4_combout  = (\MainController|Selector63~0_combout ) # ((\MainController|Selector63~3_combout ) # ((\MainController|CurrentState.State7~q  & \MainALU|dataAcc [7])))

	.dataa(\MainController|Selector63~0_combout ),
	.datab(\MainController|CurrentState.State7~q ),
	.datac(\MainALU|dataAcc [7]),
	.datad(\MainController|Selector63~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector63~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector63~4 .lut_mask = 16'hFFEA;
defparam \MainController|Selector63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \MainController|arin[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector63~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[7] .is_wysiwyg = "true";
defparam \MainController|arin[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [7] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (\MainController|arin [7] $ (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a 
// [17]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout  & (((!\MainController|arin [6] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]))))

	.dataa(\MainController|arin [7]),
	.datab(\MainController|arin [6]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [17]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[7] .lut_mask = 16'h5A30;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneiv_lcell_comb \MainALU|ShiftLeft0~20 (
// Equation(s):
// \MainALU|ShiftLeft0~20_combout  = (\MainController|brin [2] & (\MainALU|ShiftLeft0~17_combout )) # (!\MainController|brin [2] & ((\MainALU|ShiftLeft0~19_combout )))

	.dataa(\MainALU|ShiftLeft0~17_combout ),
	.datab(\MainALU|ShiftLeft0~19_combout ),
	.datac(gnd),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~20 .lut_mask = 16'hAACC;
defparam \MainALU|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneiv_lcell_comb \MainALU|ShiftLeft0~62 (
// Equation(s):
// \MainALU|ShiftLeft0~62_combout  = (!\MainController|brin [3] & (\MainALU|ShiftLeft0~21_combout  & (!\MainController|brin [2] & !\MainController|brin [1])))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|ShiftLeft0~21_combout ),
	.datac(\MainController|brin [2]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~62 .lut_mask = 16'h0004;
defparam \MainALU|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneiv_lcell_comb \MainALU|Mux14~1 (
// Equation(s):
// \MainALU|Mux14~1_combout  = (\MainALU|Mux11~3_combout  & (\MainALU|ShiftLeft0~62_combout  & ((\MainALU|Mux11~2_combout )))) # (!\MainALU|Mux11~3_combout  & (((\MainALU|Mux14~0_combout ) # (!\MainALU|Mux11~2_combout ))))

	.dataa(\MainALU|ShiftLeft0~62_combout ),
	.datab(\MainALU|Mux14~0_combout ),
	.datac(\MainALU|Mux11~3_combout ),
	.datad(\MainALU|Mux11~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux14~1 .lut_mask = 16'hAC0F;
defparam \MainALU|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneiv_lcell_comb \MainALU|ShiftLeft0~68 (
// Equation(s):
// \MainALU|ShiftLeft0~68_combout  = (\MainController|brin [2] & (((\MainALU|ShiftLeft0~47_combout )))) # (!\MainController|brin [2] & (\MainALU|ShiftLeft0~67_combout  & (\MainController|brin [1])))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|ShiftLeft0~67_combout ),
	.datac(\MainController|brin [1]),
	.datad(\MainALU|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~68 .lut_mask = 16'hEA40;
defparam \MainALU|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneiv_lcell_comb \MainALU|Mux14~2 (
// Equation(s):
// \MainALU|Mux14~2_combout  = (\MainALU|Mux11~1_combout  & (((\MainALU|Mux14~1_combout )))) # (!\MainALU|Mux11~1_combout  & ((\MainALU|Mux14~1_combout  & ((\MainALU|ShiftLeft0~68_combout ))) # (!\MainALU|Mux14~1_combout  & (\MainALU|ShiftLeft0~20_combout 
// ))))

	.dataa(\MainALU|ShiftLeft0~20_combout ),
	.datab(\MainALU|Mux11~1_combout ),
	.datac(\MainALU|Mux14~1_combout ),
	.datad(\MainALU|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux14~2 .lut_mask = 16'hF2C2;
defparam \MainALU|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneiv_lcell_comb \MainALU|Selector1~0 (
// Equation(s):
// \MainALU|Selector1~0_combout  = (\MainALU|Mux7~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_combout ) # ((\MainController|functionSelect [2])))) # (!\MainALU|Mux7~2_combout  & (((\MainALU|Mux14~2_combout  & 
// !\MainController|functionSelect [2]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~34_combout ),
	.datab(\MainALU|Mux7~2_combout ),
	.datac(\MainALU|Mux14~2_combout ),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector1~0 .lut_mask = 16'hCCB8;
defparam \MainALU|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneiv_lcell_comb \MainALU|Selector1~1 (
// Equation(s):
// \MainALU|Selector1~1_combout  = (\MainALU|dataAcc~0_combout  & \MainALU|Selector1~0_combout )

	.dataa(\MainALU|dataAcc~0_combout ),
	.datab(gnd),
	.datac(\MainALU|Selector1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector1~1 .lut_mask = 16'hA0A0;
defparam \MainALU|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneiv_lcell_comb \MainALU|dataAcc[17] (
// Equation(s):
// \MainALU|dataAcc [17] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Selector1~1_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [17]))

	.dataa(\MainALU|dataAcc [17]),
	.datab(gnd),
	.datac(\MainALU|Selector1~1_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [17]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[17] .lut_mask = 16'hF0AA;
defparam \MainALU|dataAcc[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \MainController|hacc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[1] .is_wysiwyg = "true";
defparam \MainController|hacc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneiv_lcell_comb \MainController|Selector69~0 (
// Equation(s):
// \MainController|Selector69~0_combout  = (\MainController|hacc [1] & ((\MainController|arin[10]~0_combout ) # ((\MainController|romReg [1] & !\MainController|arin[10]~2_combout )))) # (!\MainController|hacc [1] & (\MainController|romReg [1] & 
// (!\MainController|arin[10]~2_combout )))

	.dataa(\MainController|hacc [1]),
	.datab(\MainController|romReg [1]),
	.datac(\MainController|arin[10]~2_combout ),
	.datad(\MainController|arin[10]~0_combout ),
	.cin(gnd),
	.combout(\MainController|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector69~0 .lut_mask = 16'hAE0C;
defparam \MainController|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y41_N1
cycloneiv_io_ibuf \portIn[1]~input (
	.i(portIn[1]),
	.ibar(gnd),
	.o(\portIn[1]~input_o ));
// synopsys translate_off
defparam \portIn[1]~input .bus_hold = "false";
defparam \portIn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneiv_lcell_comb \MainController|INTR~6 (
// Equation(s):
// \MainController|INTR~6_combout  = (\MainController|always0~0_combout ) # ((\MainController|INTR[15]~2_combout  & (\MainController|arin [1])) # (!\MainController|INTR[15]~2_combout  & ((\MainController|INTR [1]))))

	.dataa(\MainController|always0~0_combout ),
	.datab(\MainController|arin [1]),
	.datac(\MainController|INTR [1]),
	.datad(\MainController|INTR[15]~2_combout ),
	.cin(gnd),
	.combout(\MainController|INTR~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR~6 .lut_mask = 16'hEEFA;
defparam \MainController|INTR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \MainController|INTR[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|INTR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[1] .is_wysiwyg = "true";
defparam \MainController|INTR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \myTimer|dataout[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[1] .is_wysiwyg = "true";
defparam \myTimer|dataout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneiv_lcell_comb \MainController|Selector69~1 (
// Equation(s):
// \MainController|Selector69~1_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [1])) # (!\MainController|romReg [3] & ((\myTimer|dataout [1])))))

	.dataa(\MainController|INTR [1]),
	.datab(\MainController|romReg [3]),
	.datac(\myTimer|dataout [1]),
	.datad(\MainController|CurrentState.NBranch0~q ),
	.cin(gnd),
	.combout(\MainController|Selector69~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector69~1 .lut_mask = 16'hB800;
defparam \MainController|Selector69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneiv_lcell_comb \MainALU|Mux30~2 (
// Equation(s):
// \MainALU|Mux30~2_combout  = (!\MainController|functionSelect [1] & (!\MainController|functionSelect [2] & (\MainController|functionSelect [3] & \MainController|functionSelect [0])))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|functionSelect [2]),
	.datac(\MainController|functionSelect [3]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~2 .lut_mask = 16'h1000;
defparam \MainALU|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneiv_lcell_comb \MainALU|Mux30~1 (
// Equation(s):
// \MainALU|Mux30~1_combout  = (\MainController|brin [2]) # ((!\MainController|brin [1] & \MainController|brin [0]))

	.dataa(\MainController|brin [2]),
	.datab(gnd),
	.datac(\MainController|brin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~1 .lut_mask = 16'hAFAA;
defparam \MainALU|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneiv_lcell_comb \MainALU|Mux30~5 (
// Equation(s):
// \MainALU|Mux30~5_combout  = (\MainALU|ShiftLeft0~22_combout  & ((\MainALU|Mux30~1_combout ) # ((\MainALU|ShiftRight0~27_combout )))) # (!\MainALU|ShiftLeft0~22_combout  & (!\MainALU|Mux30~1_combout  & (\MainController|arin [1])))

	.dataa(\MainALU|ShiftLeft0~22_combout ),
	.datab(\MainALU|Mux30~1_combout ),
	.datac(\MainController|arin [1]),
	.datad(\MainALU|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~5 .lut_mask = 16'hBA98;
defparam \MainALU|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneiv_lcell_comb \MainALU|Mux30~6 (
// Equation(s):
// \MainALU|Mux30~6_combout  = (\MainALU|Mux30~5_combout  & (((\MainALU|ShiftRight0~30_combout )) # (!\MainALU|Mux30~1_combout ))) # (!\MainALU|Mux30~5_combout  & (\MainALU|Mux30~1_combout  & ((\MainController|arin [2]))))

	.dataa(\MainALU|Mux30~5_combout ),
	.datab(\MainALU|Mux30~1_combout ),
	.datac(\MainALU|ShiftRight0~30_combout ),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~6 .lut_mask = 16'hE6A2;
defparam \MainALU|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneiv_lcell_comb \MainALU|ShiftRight0~15 (
// Equation(s):
// \MainALU|ShiftRight0~15_combout  = (\MainController|brin [2] & (\MainALU|ShiftRight0~12_combout )) # (!\MainController|brin [2] & ((\MainALU|ShiftRight0~14_combout )))

	.dataa(\MainALU|ShiftRight0~12_combout ),
	.datab(gnd),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~15 .lut_mask = 16'hAFA0;
defparam \MainALU|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneiv_lcell_comb \MainALU|Mux30~3 (
// Equation(s):
// \MainALU|Mux30~3_combout  = (\MainALU|Mux30~2_combout  & ((\MainController|brin [3]))) # (!\MainALU|Mux30~2_combout  & (\MainController|functionSelect [3]))

	.dataa(gnd),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainController|brin [3]),
	.datad(\MainALU|Mux30~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~3 .lut_mask = 16'hF0CC;
defparam \MainALU|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneiv_lcell_comb \MainALU|Mux30~9 (
// Equation(s):
// \MainALU|Mux30~9_combout  = (\MainALU|Mux19~1_combout  & (\MainALU|Add0~2_combout  & !\MainALU|Mux19~2_combout )) # (!\MainALU|Mux19~1_combout  & ((\MainALU|Mux19~2_combout )))

	.dataa(\MainALU|Add0~2_combout ),
	.datab(gnd),
	.datac(\MainALU|Mux19~1_combout ),
	.datad(\MainALU|Mux19~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~9 .lut_mask = 16'h0FA0;
defparam \MainALU|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~92 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~92_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~79_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~92_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~92 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~80_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~80_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~80_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~94 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~94_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~81_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~94 .lut_mask = 16'hAAE2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~82_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~82_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~82_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95 .lut_mask = 16'hF0D8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~96 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~96_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~83_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~96 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~84_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~84_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~84_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97 .lut_mask = 16'hCCAC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~98 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~98_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~85_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~98_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~98 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~86_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~86_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~86_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[213]~100 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[213]~100_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~87_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~100_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[213]~100 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[213]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~88_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~88_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~88_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[211]~102 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[211]~102_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~89_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~102_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[211]~102 .lut_mask = 16'hFD08;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[211]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~90_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~90_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103 .lut_mask = 16'hAAE2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[209]~104 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[209]~104_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~91_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~104_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[209]~104 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[209]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\MainController|arin [2])) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout  & (\MainController|arin [2]))))

	.dataa(\MainController|arin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[221]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105 .lut_mask = 16'hACAA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout  = (\MainController|brin [0] & (\MainController|arin [1] $ (VCC))) # (!\MainController|brin [0] & ((\MainController|arin [1]) # (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  = CARRY((\MainController|arin [1]) # (!\MainController|brin [0]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105_combout  & ((\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 )) # (!\MainController|brin [1] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105_combout  & ((\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ) # (GND))) # (!\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105_combout  & (\MainController|brin [1] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105_combout  & ((\MainController|brin [1]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105_combout ),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~104_combout  $ (\MainController|brin [2] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~104_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ) # 
// (!\MainController|brin [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~104_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~104_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103_combout  & ((\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 )) # (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103_combout  & ((\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ) # (GND))) # (!\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103_combout  & (\MainController|brin [3] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103_combout  & ((\MainController|brin [3]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout  = ((\MainController|brin [4] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~102_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  = CARRY((\MainController|brin [4] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~102_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 )) # (!\MainController|brin [4] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~102_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ))))

	.dataa(\MainController|brin [4]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101_combout  & ((\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 )) # (!\MainController|brin [5] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101_combout  & ((\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ) # (GND))) # (!\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101_combout  & (\MainController|brin [5] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101_combout  & ((\MainController|brin [5]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101_combout ),
	.datab(\MainController|brin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout  = ((\MainController|brin [6] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~100_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  = CARRY((\MainController|brin [6] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~100_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 )) # (!\MainController|brin [6] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~100_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ))))

	.dataa(\MainController|brin [6]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 
// )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~98_combout  $ (\MainController|brin [8] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~98_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ) # 
// (!\MainController|brin [8]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~98_combout  & (!\MainController|brin [8] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~98_combout ),
	.datab(\MainController|brin [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97_combout  & ((\MainController|brin [9] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 )) # (!\MainController|brin [9] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97_combout  & ((\MainController|brin [9] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ) # (GND))) # (!\MainController|brin [9] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97_combout  & (\MainController|brin [9] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97_combout  & ((\MainController|brin [9]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97_combout ),
	.datab(\MainController|brin [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~96_combout  $ (\MainController|brin [10] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~96_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ) # 
// (!\MainController|brin [10]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~96_combout  & (!\MainController|brin [10] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~96_combout ),
	.datab(\MainController|brin [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  = (\MainController|brin [11] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ) # (GND))))) # 
// (!\MainController|brin [11] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23  = CARRY((\MainController|brin [11] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95_combout ))) # (!\MainController|brin [11] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 )))

	.dataa(\MainController|brin [11]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout  = ((\MainController|brin [12] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~94_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25  = CARRY((\MainController|brin [12] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~94_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 )) # (!\MainController|brin [12] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~94_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ))))

	.dataa(\MainController|brin [12]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout  = (\MainController|brin [13] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ) # (GND))))) # 
// (!\MainController|brin [13] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27  = CARRY((\MainController|brin [13] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93_combout ))) # (!\MainController|brin [13] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 )))

	.dataa(\MainController|brin [13]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~92_combout  $ (\MainController|brin [14] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~92_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ) # 
// (!\MainController|brin [14]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~92_combout  & (!\MainController|brin [14] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~92_combout ),
	.datab(\MainController|brin [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneiv_lcell_comb \MainALU|Mux30~8 (
// Equation(s):
// \MainALU|Mux30~8_combout  = (!\MainController|functionSelect [1] & (!\MainController|brin [15] & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & !\MainController|functionSelect [0])))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|brin [15]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~8 .lut_mask = 16'h0001;
defparam \MainALU|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneiv_lcell_comb \MainALU|Mux30~7 (
// Equation(s):
// \MainALU|Mux30~7_combout  = (\MainController|brin [1] & (\MainController|functionSelect [1] $ (((\MainController|arin [1] & \MainController|functionSelect [0]))))) # (!\MainController|brin [1] & (\MainController|functionSelect [1] & (\MainController|arin 
// [1] $ (\MainController|functionSelect [0]))))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|arin [1]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~7 .lut_mask = 16'h4AA8;
defparam \MainALU|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneiv_lcell_comb \MainALU|Mux30~10 (
// Equation(s):
// \MainALU|Mux30~10_combout  = (\MainALU|Mux30~9_combout ) # ((\MainALU|Mux19~2_combout  & ((\MainALU|Mux30~8_combout ) # (\MainALU|Mux30~7_combout ))))

	.dataa(\MainALU|Mux30~9_combout ),
	.datab(\MainALU|Mux30~8_combout ),
	.datac(\MainALU|Mux19~2_combout ),
	.datad(\MainALU|Mux30~7_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~10 .lut_mask = 16'hFAEA;
defparam \MainALU|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneiv_lcell_comb \MainALU|Mux30~11 (
// Equation(s):
// \MainALU|Mux30~11_combout  = (\MainALU|Mux19~0_combout  & ((\MainALU|Mux30~10_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout ))) # (!\MainALU|Mux30~10_combout  & (\MainALU|Add1~2_combout )))) # 
// (!\MainALU|Mux19~0_combout  & (((\MainALU|Mux30~10_combout ))))

	.dataa(\MainALU|Add1~2_combout ),
	.datab(\MainALU|Mux19~0_combout ),
	.datac(\MainALU|Mux30~10_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~11 .lut_mask = 16'hF838;
defparam \MainALU|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneiv_lcell_comb \MainALU|Mux30~4 (
// Equation(s):
// \MainALU|Mux30~4_combout  = (!\MainALU|Mux30~2_combout  & (((\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout  & \MainALU|Mux30~0_combout )) # (!\MainALU|Mux30~3_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datab(\MainALU|Mux30~0_combout ),
	.datac(\MainALU|Mux30~2_combout ),
	.datad(\MainALU|Mux30~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~4 .lut_mask = 16'h080F;
defparam \MainALU|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneiv_lcell_comb \MainALU|Mux30~12 (
// Equation(s):
// \MainALU|Mux30~12_combout  = (\MainALU|Mux30~3_combout  & (\MainALU|ShiftLeft0~62_combout  & ((\MainALU|Mux30~4_combout )))) # (!\MainALU|Mux30~3_combout  & (((\MainALU|Mux30~11_combout ) # (!\MainALU|Mux30~4_combout ))))

	.dataa(\MainALU|ShiftLeft0~62_combout ),
	.datab(\MainALU|Mux30~3_combout ),
	.datac(\MainALU|Mux30~11_combout ),
	.datad(\MainALU|Mux30~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~12 .lut_mask = 16'hB833;
defparam \MainALU|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneiv_lcell_comb \MainALU|Mux30~13 (
// Equation(s):
// \MainALU|Mux30~13_combout  = (\MainALU|Mux30~2_combout  & ((\MainALU|Mux30~12_combout  & (\MainALU|Mux30~6_combout )) # (!\MainALU|Mux30~12_combout  & ((\MainALU|ShiftRight0~15_combout ))))) # (!\MainALU|Mux30~2_combout  & (((\MainALU|Mux30~12_combout 
// ))))

	.dataa(\MainALU|Mux30~6_combout ),
	.datab(\MainALU|ShiftRight0~15_combout ),
	.datac(\MainALU|Mux30~2_combout ),
	.datad(\MainALU|Mux30~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~13 .lut_mask = 16'hAFC0;
defparam \MainALU|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneiv_lcell_comb \MainALU|Mux30~14 (
// Equation(s):
// \MainALU|Mux30~14_combout  = (\MainALU|Mux30~13_combout  & ((\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ) # (!\MainALU|Mux30~2_combout )))

	.dataa(gnd),
	.datab(\MainALU|Mux30~2_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datad(\MainALU|Mux30~13_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~14 .lut_mask = 16'hF300;
defparam \MainALU|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneiv_lcell_comb \MainALU|dataAcc[1] (
// Equation(s):
// \MainALU|dataAcc [1] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux30~14_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [1]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [1]),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|Mux30~14_combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[1] .lut_mask = 16'hFC0C;
defparam \MainALU|dataAcc[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneiv_lcell_comb \MainController|Selector69~2 (
// Equation(s):
// \MainController|Selector69~2_combout  = (\MainController|CurrentState.State7~q  & ((\MainALU|dataAcc [1]) # ((\MainController|CurrentState.State25~q  & \myRam|ram_rtl_0|auto_generated|ram_block1a1 )))) # (!\MainController|CurrentState.State7~q  & 
// (\MainController|CurrentState.State25~q  & (\myRam|ram_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\MainController|CurrentState.State7~q ),
	.datab(\MainController|CurrentState.State25~q ),
	.datac(\myRam|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\MainALU|dataAcc [1]),
	.cin(gnd),
	.combout(\MainController|Selector69~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector69~2 .lut_mask = 16'hEAC0;
defparam \MainController|Selector69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneiv_lcell_comb \MainController|Selector69~3 (
// Equation(s):
// \MainController|Selector69~3_combout  = (\MainController|Selector69~1_combout ) # ((\MainController|Selector69~2_combout ) # ((\portIn[1]~input_o  & \MainController|CurrentState.PState0~q )))

	.dataa(\portIn[1]~input_o ),
	.datab(\MainController|CurrentState.PState0~q ),
	.datac(\MainController|Selector69~1_combout ),
	.datad(\MainController|Selector69~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector69~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector69~3 .lut_mask = 16'hFFF8;
defparam \MainController|Selector69~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneiv_lcell_comb \MainController|Selector69~4 (
// Equation(s):
// \MainController|Selector69~4_combout  = (\MainController|Selector69~0_combout ) # ((\MainController|Selector69~3_combout ) # ((!\MainController|arin[10]~1_combout  & \MainController|Mux6~0_combout )))

	.dataa(\MainController|Selector69~0_combout ),
	.datab(\MainController|arin[10]~1_combout ),
	.datac(\MainController|Mux6~0_combout ),
	.datad(\MainController|Selector69~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector69~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector69~4 .lut_mask = 16'hFFBA;
defparam \MainController|Selector69~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \MainController|arin[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector69~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[1] .is_wysiwyg = "true";
defparam \MainController|arin[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneiv_lcell_comb \MainController|TC[1]~feeder (
// Equation(s):
// \MainController|TC[1]~feeder_combout  = \MainController|arin [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [1]),
	.cin(gnd),
	.combout(\MainController|TC[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|TC[1]~feeder .lut_mask = 16'hFF00;
defparam \MainController|TC[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N7
dffeas \MainController|TC[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|TC[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|TC[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|TC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|TC[1] .is_wysiwyg = "true";
defparam \MainController|TC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneiv_lcell_comb \myTimer|Equal0~2 (
// Equation(s):
// \myTimer|Equal0~2_combout  = (\myTimer|realTimer [10] & (\myTimer|realTimer [8] & (\myTimer|realTimer [11] & \myTimer|realTimer [9])))

	.dataa(\myTimer|realTimer [10]),
	.datab(\myTimer|realTimer [8]),
	.datac(\myTimer|realTimer [11]),
	.datad(\myTimer|realTimer [9]),
	.cin(gnd),
	.combout(\myTimer|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~2 .lut_mask = 16'h8000;
defparam \myTimer|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneiv_lcell_comb \myTimer|Equal0~1 (
// Equation(s):
// \myTimer|Equal0~1_combout  = (\myTimer|realTimer [6] & (\myTimer|realTimer [5] & (\myTimer|realTimer [4] & \myTimer|realTimer [7])))

	.dataa(\myTimer|realTimer [6]),
	.datab(\myTimer|realTimer [5]),
	.datac(\myTimer|realTimer [4]),
	.datad(\myTimer|realTimer [7]),
	.cin(gnd),
	.combout(\myTimer|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~1 .lut_mask = 16'h8000;
defparam \myTimer|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneiv_lcell_comb \myTimer|Equal0~3 (
// Equation(s):
// \myTimer|Equal0~3_combout  = (\myTimer|realTimer [13] & (\myTimer|realTimer [12] & (\myTimer|realTimer [14] & \myTimer|realTimer [15])))

	.dataa(\myTimer|realTimer [13]),
	.datab(\myTimer|realTimer [12]),
	.datac(\myTimer|realTimer [14]),
	.datad(\myTimer|realTimer [15]),
	.cin(gnd),
	.combout(\myTimer|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~3 .lut_mask = 16'h8000;
defparam \myTimer|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneiv_lcell_comb \myTimer|Equal0~0 (
// Equation(s):
// \myTimer|Equal0~0_combout  = (\myTimer|realTimer [3] & (\myTimer|realTimer [2] & (\myTimer|realTimer [0] & \myTimer|realTimer [1])))

	.dataa(\myTimer|realTimer [3]),
	.datab(\myTimer|realTimer [2]),
	.datac(\myTimer|realTimer [0]),
	.datad(\myTimer|realTimer [1]),
	.cin(gnd),
	.combout(\myTimer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~0 .lut_mask = 16'h8000;
defparam \myTimer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneiv_lcell_comb \myTimer|Equal0~4 (
// Equation(s):
// \myTimer|Equal0~4_combout  = (\myTimer|Equal0~2_combout  & (\myTimer|Equal0~1_combout  & (\myTimer|Equal0~3_combout  & \myTimer|Equal0~0_combout )))

	.dataa(\myTimer|Equal0~2_combout ),
	.datab(\myTimer|Equal0~1_combout ),
	.datac(\myTimer|Equal0~3_combout ),
	.datad(\myTimer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\myTimer|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|Equal0~4 .lut_mask = 16'h8000;
defparam \myTimer|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneiv_lcell_comb \myTimer|intrup~0 (
// Equation(s):
// \myTimer|intrup~0_combout  = (\MainController|TC [1] & ((\MainController|TC [3] & (\myTimer|Equal0~4_combout )) # (!\MainController|TC [3] & ((\myTimer|intrup~q ))))) # (!\MainController|TC [1] & (((\myTimer|intrup~q ))))

	.dataa(\MainController|TC [1]),
	.datab(\myTimer|Equal0~4_combout ),
	.datac(\myTimer|intrup~q ),
	.datad(\MainController|TC [3]),
	.cin(gnd),
	.combout(\myTimer|intrup~0_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|intrup~0 .lut_mask = 16'hD8F0;
defparam \myTimer|intrup~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N13
dffeas \myTimer|intrup (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|intrup~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|intrup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|intrup .is_wysiwyg = "true";
defparam \myTimer|intrup .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneiv_lcell_comb \MainController|always0~0 (
// Equation(s):
// \MainController|always0~0_combout  = (\MainController|INTR [15] & (\MainController|INTR [9] & \myTimer|intrup~q ))

	.dataa(\MainController|INTR [15]),
	.datab(\MainController|INTR [9]),
	.datac(gnd),
	.datad(\myTimer|intrup~q ),
	.cin(gnd),
	.combout(\MainController|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|always0~0 .lut_mask = 16'h8800;
defparam \MainController|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneiv_lcell_comb \MainController|romReg[15]~0 (
// Equation(s):
// \MainController|romReg[15]~0_combout  = (!\MainController|always0~0_combout  & (\MainController|CurrentState.State2~q  & !\MainController|always0~1_combout ))

	.dataa(gnd),
	.datab(\MainController|always0~0_combout ),
	.datac(\MainController|CurrentState.State2~q ),
	.datad(\MainController|always0~1_combout ),
	.cin(gnd),
	.combout(\MainController|romReg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[15]~0 .lut_mask = 16'h0030;
defparam \MainController|romReg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \MainController|romReg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[7] .is_wysiwyg = "true";
defparam \MainController|romReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneiv_lcell_comb \MainController|Add0~21 (
// Equation(s):
// \MainController|Add0~21_combout  = (\MainController|ProgramCounter [6] & (\MainController|Add0~19  $ (GND))) # (!\MainController|ProgramCounter [6] & (!\MainController|Add0~19  & VCC))
// \MainController|Add0~22  = CARRY((\MainController|ProgramCounter [6] & !\MainController|Add0~19 ))

	.dataa(\MainController|ProgramCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|Add0~19 ),
	.combout(\MainController|Add0~21_combout ),
	.cout(\MainController|Add0~22 ));
// synopsys translate_off
defparam \MainController|Add0~21 .lut_mask = 16'hA50A;
defparam \MainController|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneiv_lcell_comb \MainController|Add0~25 (
// Equation(s):
// \MainController|Add0~25_combout  = \MainController|Add0~22  $ (\MainController|ProgramCounter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [7]),
	.cin(\MainController|Add0~22 ),
	.combout(\MainController|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~25 .lut_mask = 16'h0FF0;
defparam \MainController|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N19
dffeas \MainController|pcSave[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|ProgramCounter [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|pcSave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|pcSave [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|pcSave[7] .is_wysiwyg = "true";
defparam \MainController|pcSave[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneiv_lcell_comb \MainController|Add0~27 (
// Equation(s):
// \MainController|Add0~27_combout  = (\MainController|ProgramCounter[0]~24_combout  & (\MainController|Add0~25_combout )) # (!\MainController|ProgramCounter[0]~24_combout  & ((\MainController|pcSave [7])))

	.dataa(gnd),
	.datab(\MainController|Add0~25_combout ),
	.datac(\MainController|pcSave [7]),
	.datad(\MainController|ProgramCounter[0]~24_combout ),
	.cin(gnd),
	.combout(\MainController|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~27 .lut_mask = 16'hCCF0;
defparam \MainController|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneiv_lcell_comb \MainController|Add0~28 (
// Equation(s):
// \MainController|Add0~28_combout  = (\MainController|ProgramCounter[0]~22_combout  & (((!\MainController|CurrentState.PINT~q  & \MainController|Add0~27_combout )))) # (!\MainController|ProgramCounter[0]~22_combout  & (\MainController|romReg [7]))

	.dataa(\MainController|ProgramCounter[0]~22_combout ),
	.datab(\MainController|romReg [7]),
	.datac(\MainController|CurrentState.PINT~q ),
	.datad(\MainController|Add0~27_combout ),
	.cin(gnd),
	.combout(\MainController|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~28 .lut_mask = 16'h4E44;
defparam \MainController|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneiv_lcell_comb \MainController|ProgramCounter[7]~25 (
// Equation(s):
// \MainController|ProgramCounter[7]~25_combout  = (\MainController|CurrentState.TState0~q  & ((\MainController|romReg [11]) # (\MainController|romReg [10])))

	.dataa(gnd),
	.datab(\MainController|romReg [11]),
	.datac(\MainController|CurrentState.TState0~q ),
	.datad(\MainController|romReg [10]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[7]~25 .lut_mask = 16'hF0C0;
defparam \MainController|ProgramCounter[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneiv_lcell_comb \MainController|WideOr8~0 (
// Equation(s):
// \MainController|WideOr8~0_combout  = (\MainController|CurrentState.TState0~q ) # ((\MainController|CurrentState.NBranch0~q ) # (\MainController|CurrentState.PINT~q ))

	.dataa(\MainController|CurrentState.TState0~q ),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(gnd),
	.datad(\MainController|CurrentState.PINT~q ),
	.cin(gnd),
	.combout(\MainController|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|WideOr8~0 .lut_mask = 16'hFFEE;
defparam \MainController|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneiv_lcell_comb \MainController|CurrentState.State27~feeder (
// Equation(s):
// \MainController|CurrentState.State27~feeder_combout  = \MainController|CurrentState.State26~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|CurrentState.State26~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState.State27~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState.State27~feeder .lut_mask = 16'hFF00;
defparam \MainController|CurrentState.State27~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \MainController|CurrentState.State27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState.State27~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State27 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneiv_lcell_comb \MainController|Selector44~0 (
// Equation(s):
// \MainController|Selector44~0_combout  = (\MainController|romReg [15] & (\MainController|CurrentState.State3~q  & ((\MainController|romReg [14]) # (\MainController|romReg [13]))))

	.dataa(\MainController|romReg [14]),
	.datab(\MainController|romReg [15]),
	.datac(\MainController|romReg [13]),
	.datad(\MainController|CurrentState.State3~q ),
	.cin(gnd),
	.combout(\MainController|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector44~0 .lut_mask = 16'hC800;
defparam \MainController|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N7
dffeas \MainController|CurrentState.State23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State23 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State23 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \MainController|CurrentState.PState1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.PState0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.PState1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.PState1 .is_wysiwyg = "true";
defparam \MainController|CurrentState.PState1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneiv_lcell_comb \MainController|WideOr7~0 (
// Equation(s):
// \MainController|WideOr7~0_combout  = (!\MainController|CurrentState.State27~q  & (!\MainController|CurrentState.State23~q  & (!\MainController|CurrentState.PState1~q  & !\MainController|CurrentState.State7~q )))

	.dataa(\MainController|CurrentState.State27~q ),
	.datab(\MainController|CurrentState.State23~q ),
	.datac(\MainController|CurrentState.PState1~q ),
	.datad(\MainController|CurrentState.State7~q ),
	.cin(gnd),
	.combout(\MainController|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|WideOr7~0 .lut_mask = 16'h0001;
defparam \MainController|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneiv_lcell_comb \MainController|WideOr8~1 (
// Equation(s):
// \MainController|WideOr8~1_combout  = (\MainController|WideOr8~0_combout ) # ((\MainController|CurrentState.NBranch1~q ) # (!\MainController|WideOr7~0_combout ))

	.dataa(\MainController|WideOr8~0_combout ),
	.datab(\MainController|CurrentState.NBranch1~q ),
	.datac(gnd),
	.datad(\MainController|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\MainController|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|WideOr8~1 .lut_mask = 16'hEEFF;
defparam \MainController|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneiv_lcell_comb \MainController|ProgramCounter[7]~27 (
// Equation(s):
// \MainController|ProgramCounter[7]~27_combout  = (\MainController|ProgramCounter[7]~25_combout ) # (((\MainController|CurrentState.PINT~q  & \MainController|ProgramCounter[7]~26_combout )) # (!\MainController|WideOr8~1_combout ))

	.dataa(\MainController|CurrentState.PINT~q ),
	.datab(\MainController|ProgramCounter[7]~25_combout ),
	.datac(\MainController|ProgramCounter[7]~26_combout ),
	.datad(\MainController|WideOr8~1_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[7]~27 .lut_mask = 16'hECFF;
defparam \MainController|ProgramCounter[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneiv_lcell_comb \MainController|ProgramCounter[7]~28 (
// Equation(s):
// \MainController|ProgramCounter[7]~28_combout  = (\MainController|ram_data_out[0]~0_combout  & (!\MainController|ProgramCounter[7]~27_combout  & ((\MainController|Equal5~1_combout ) # (!\MainController|CurrentState.NBranch0~q ))))

	.dataa(\MainController|ram_data_out[0]~0_combout ),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(\MainController|Equal5~1_combout ),
	.datad(\MainController|ProgramCounter[7]~27_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[7]~28 .lut_mask = 16'h00A2;
defparam \MainController|ProgramCounter[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N31
dffeas \MainController|ProgramCounter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ProgramCounter[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[7] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneiv_lcell_comb \MainController|addr[7]~feeder (
// Equation(s):
// \MainController|addr[7]~feeder_combout  = \MainController|ProgramCounter [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [7]),
	.cin(gnd),
	.combout(\MainController|addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[7]~feeder .lut_mask = 16'hFF00;
defparam \MainController|addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneiv_lcell_comb \MainController|addr[0]~0 (
// Equation(s):
// \MainController|addr[0]~0_combout  = (\MainController|CurrentState.IDLE~q  & (!\MainController|always0~0_combout  & !\MainController|always0~1_combout ))

	.dataa(\MainController|CurrentState.IDLE~q ),
	.datab(gnd),
	.datac(\MainController|always0~0_combout ),
	.datad(\MainController|always0~1_combout ),
	.cin(gnd),
	.combout(\MainController|addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[0]~0 .lut_mask = 16'h000A;
defparam \MainController|addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N21
dffeas \MainController|addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[7] .is_wysiwyg = "true";
defparam \MainController|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneiv_lcell_comb \MainController|romReg[6]~feeder (
// Equation(s):
// \MainController|romReg[6]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a6 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|romReg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[6]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|romReg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \MainController|romReg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[6] .is_wysiwyg = "true";
defparam \MainController|romReg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \MainController|pcSave[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|ProgramCounter [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|pcSave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|pcSave [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|pcSave[6] .is_wysiwyg = "true";
defparam \MainController|pcSave[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneiv_lcell_comb \MainController|Add0~23 (
// Equation(s):
// \MainController|Add0~23_combout  = (\MainController|ProgramCounter[0]~24_combout  & (\MainController|Add0~21_combout )) # (!\MainController|ProgramCounter[0]~24_combout  & ((\MainController|pcSave [6])))

	.dataa(\MainController|Add0~21_combout ),
	.datab(gnd),
	.datac(\MainController|pcSave [6]),
	.datad(\MainController|ProgramCounter[0]~24_combout ),
	.cin(gnd),
	.combout(\MainController|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~23 .lut_mask = 16'hAAF0;
defparam \MainController|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneiv_lcell_comb \MainController|Add0~24 (
// Equation(s):
// \MainController|Add0~24_combout  = (\MainController|ProgramCounter[0]~22_combout  & (((!\MainController|CurrentState.PINT~q  & \MainController|Add0~23_combout )))) # (!\MainController|ProgramCounter[0]~22_combout  & (\MainController|romReg [6]))

	.dataa(\MainController|ProgramCounter[0]~22_combout ),
	.datab(\MainController|romReg [6]),
	.datac(\MainController|CurrentState.PINT~q ),
	.datad(\MainController|Add0~23_combout ),
	.cin(gnd),
	.combout(\MainController|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~24 .lut_mask = 16'h4E44;
defparam \MainController|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \MainController|ProgramCounter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ProgramCounter[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[6] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneiv_lcell_comb \MainController|addr[6]~feeder (
// Equation(s):
// \MainController|addr[6]~feeder_combout  = \MainController|ProgramCounter [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [6]),
	.cin(gnd),
	.combout(\MainController|addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[6]~feeder .lut_mask = 16'hFF00;
defparam \MainController|addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N7
dffeas \MainController|addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[6] .is_wysiwyg = "true";
defparam \MainController|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneiv_lcell_comb \MainController|romReg[5]~feeder (
// Equation(s):
// \MainController|romReg[5]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\MainController|romReg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[5]~feeder .lut_mask = 16'hFF00;
defparam \MainController|romReg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \MainController|romReg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[5] .is_wysiwyg = "true";
defparam \MainController|romReg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N9
dffeas \MainController|ProgramCounter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|ProgramCounter[5]~2_combout ),
	.asdata(\MainController|romReg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MainController|ProgramCounter[0]~22_combout ),
	.ena(\MainController|ProgramCounter[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[5] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneiv_lcell_comb \MainController|addr[5]~feeder (
// Equation(s):
// \MainController|addr[5]~feeder_combout  = \MainController|ProgramCounter [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [5]),
	.cin(gnd),
	.combout(\MainController|addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[5]~feeder .lut_mask = 16'hFF00;
defparam \MainController|addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N13
dffeas \MainController|addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[5] .is_wysiwyg = "true";
defparam \MainController|addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \MainController|romReg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[11] .is_wysiwyg = "true";
defparam \MainController|romReg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneiv_lcell_comb \MainController|Decoder1~0 (
// Equation(s):
// \MainController|Decoder1~0_combout  = (\MainController|romReg [11] & (!\MainController|romReg [10] & !\MainController|romReg [9]))

	.dataa(\MainController|romReg [11]),
	.datab(gnd),
	.datac(\MainController|romReg [10]),
	.datad(\MainController|romReg [9]),
	.cin(gnd),
	.combout(\MainController|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Decoder1~0 .lut_mask = 16'h000A;
defparam \MainController|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N7
dffeas \MainController|functionSelect[3] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\MainController|Decoder1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|functionSelect[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|functionSelect [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|functionSelect[3] .is_wysiwyg = "true";
defparam \MainController|functionSelect[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneiv_lcell_comb \MainALU|ShiftLeft0~23 (
// Equation(s):
// \MainALU|ShiftLeft0~23_combout  = (\MainController|brin [3] & (\MainALU|ShiftLeft0~21_combout  & (!\MainALU|ShiftLeft0~22_combout ))) # (!\MainController|brin [3] & (((\MainALU|ShiftLeft0~20_combout ))))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|ShiftLeft0~21_combout ),
	.datac(\MainALU|ShiftLeft0~22_combout ),
	.datad(\MainALU|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~23 .lut_mask = 16'h5D08;
defparam \MainALU|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneiv_lcell_comb \MainALU|Mux22~0 (
// Equation(s):
// \MainALU|Mux22~0_combout  = (\MainALU|Mux23~0_combout  & ((\MainController|functionSelect [0] & (\MainALU|ShiftRight0~15_combout )) # (!\MainController|functionSelect [0] & ((\MainALU|ShiftLeft0~23_combout )))))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainALU|ShiftRight0~15_combout ),
	.datac(\MainALU|Mux23~0_combout ),
	.datad(\MainALU|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~0 .lut_mask = 16'hD080;
defparam \MainALU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneiv_lcell_comb \MainALU|Mux22~1 (
// Equation(s):
// \MainALU|Mux22~1_combout  = (\MainController|functionSelect [1]) # ((\MainController|brin [9] & (\MainController|arin [9] & \MainController|functionSelect [0])))

	.dataa(\MainController|brin [9]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|arin [9]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~1 .lut_mask = 16'hECCC;
defparam \MainALU|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneiv_lcell_comb \MainALU|Mux22~2 (
// Equation(s):
// \MainALU|Mux22~2_combout  = (\MainALU|Mux22~1_combout  & (((\MainController|functionSelect [0])))) # (!\MainALU|Mux22~1_combout  & (\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & !\MainController|functionSelect [0])))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[102]~9_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datac(\MainALU|Mux22~1_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~2 .lut_mask = 16'hF002;
defparam \MainALU|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneiv_lcell_comb \MainALU|Mux22~3 (
// Equation(s):
// \MainALU|Mux22~3_combout  = (\MainController|functionSelect [1] & ((\MainALU|Mux22~2_combout  & ((!\MainController|arin [9]))) # (!\MainALU|Mux22~2_combout  & ((\MainController|brin [9]) # (\MainController|arin [9]))))) # (!\MainController|functionSelect 
// [1] & (((\MainALU|Mux22~2_combout ))))

	.dataa(\MainController|brin [9]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainALU|Mux22~2_combout ),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainALU|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~3 .lut_mask = 16'h3CF8;
defparam \MainALU|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneiv_lcell_comb \MainALU|Mux22~4 (
// Equation(s):
// \MainALU|Mux22~4_combout  = (\MainALU|Mux19~2_combout  & (((\MainALU|Mux22~3_combout ) # (!\MainALU|Mux19~1_combout )))) # (!\MainALU|Mux19~2_combout  & (\MainALU|Add0~18_combout  & ((\MainALU|Mux19~1_combout ))))

	.dataa(\MainALU|Mux19~2_combout ),
	.datab(\MainALU|Add0~18_combout ),
	.datac(\MainALU|Mux22~3_combout ),
	.datad(\MainALU|Mux19~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~4 .lut_mask = 16'hE4AA;
defparam \MainALU|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneiv_lcell_comb \MainALU|Mux22~5 (
// Equation(s):
// \MainALU|Mux22~5_combout  = (\MainALU|Mux19~0_combout  & ((\MainALU|Mux22~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout )) # (!\MainALU|Mux22~4_combout  & ((\MainALU|Add1~18_combout ))))) # 
// (!\MainALU|Mux19~0_combout  & (\MainALU|Mux22~4_combout ))

	.dataa(\MainALU|Mux19~0_combout ),
	.datab(\MainALU|Mux22~4_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout ),
	.datad(\MainALU|Add1~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~5 .lut_mask = 16'hE6C4;
defparam \MainALU|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneiv_lcell_comb \MainALU|Mux22~6 (
// Equation(s):
// \MainALU|Mux22~6_combout  = (\MainALU|Mux22~0_combout ) # ((!\MainController|functionSelect [3] & \MainALU|Mux22~5_combout ))

	.dataa(gnd),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|Mux22~0_combout ),
	.datad(\MainALU|Mux22~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~6 .lut_mask = 16'hF3F0;
defparam \MainALU|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneiv_lcell_comb \MainALU|dataAcc[9] (
// Equation(s):
// \MainALU|dataAcc [9] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux22~6_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [9]))

	.dataa(\MainALU|dataAcc [9]),
	.datab(gnd),
	.datac(\MainALU|Mux22~6_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[9] .lut_mask = 16'hF0AA;
defparam \MainALU|dataAcc[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N3
dffeas \myTimer|dataout[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[9] .is_wysiwyg = "true";
defparam \myTimer|dataout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneiv_lcell_comb \MainController|Selector61~0 (
// Equation(s):
// \MainController|Selector61~0_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [9])) # (!\MainController|romReg [3] & ((\myTimer|dataout [9])))))

	.dataa(\MainController|INTR [9]),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(\myTimer|dataout [9]),
	.datad(\MainController|romReg [3]),
	.cin(gnd),
	.combout(\MainController|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector61~0 .lut_mask = 16'h88C0;
defparam \MainController|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneiv_lcell_comb \MainALU|Mux6~0 (
// Equation(s):
// \MainALU|Mux6~0_combout  = (\MainALU|Mux4~2_combout  & ((\MainController|functionSelect [3]) # ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~50_combout )))) # (!\MainALU|Mux4~2_combout  & (!\MainController|functionSelect [3] & 
// (\MainALU|Add1~32_combout )))

	.dataa(\MainALU|Mux4~2_combout ),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|Add1~32_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~50_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux6~0 .lut_mask = 16'hBA98;
defparam \MainALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneiv_lcell_comb \MainALU|Mux6~1 (
// Equation(s):
// \MainALU|Mux6~1_combout  = (\MainALU|Mux6~0_combout  & ((\MainALU|ShiftLeft0~23_combout ) # ((!\MainALU|Mux4~1_combout )))) # (!\MainALU|Mux6~0_combout  & (((\MainALU|ShiftLeft0~68_combout  & \MainALU|Mux4~1_combout ))))

	.dataa(\MainALU|ShiftLeft0~23_combout ),
	.datab(\MainALU|Mux6~0_combout ),
	.datac(\MainALU|ShiftLeft0~68_combout ),
	.datad(\MainALU|Mux4~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux6~1 .lut_mask = 16'hB8CC;
defparam \MainALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneiv_lcell_comb \MainALU|Selector9~0 (
// Equation(s):
// \MainALU|Selector9~0_combout  = (\MainALU|Selector8~1_combout  & ((\MainController|functionSelect [2] & ((\MainController|functionSelect [0]))) # (!\MainController|functionSelect [2] & (\MainALU|Mux6~1_combout ))))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainALU|Mux6~1_combout ),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainALU|Selector8~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector9~0 .lut_mask = 16'hE400;
defparam \MainALU|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneiv_lcell_comb \MainALU|dataAcc[25] (
// Equation(s):
// \MainALU|dataAcc [25] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Selector9~0_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [25]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [25]),
	.datac(\MainALU|Selector9~0_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [25]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[25] .lut_mask = 16'hF0CC;
defparam \MainALU|dataAcc[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N15
dffeas \MainController|hacc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[9] .is_wysiwyg = "true";
defparam \MainController|hacc[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y25_N1
cycloneiv_io_ibuf \portIn[9]~input (
	.i(portIn[9]),
	.ibar(gnd),
	.o(\portIn[9]~input_o ));
// synopsys translate_off
defparam \portIn[9]~input .bus_hold = "false";
defparam \portIn[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneiv_lcell_comb \MainController|Selector61~2 (
// Equation(s):
// \MainController|Selector61~2_combout  = (\MainController|romReg [1] & (((\MainController|CurrentState.PState0~q  & \portIn[9]~input_o )) # (!\MainController|arin[10]~2_combout ))) # (!\MainController|romReg [1] & (\MainController|CurrentState.PState0~q  & 
// ((\portIn[9]~input_o ))))

	.dataa(\MainController|romReg [1]),
	.datab(\MainController|CurrentState.PState0~q ),
	.datac(\MainController|arin[10]~2_combout ),
	.datad(\portIn[9]~input_o ),
	.cin(gnd),
	.combout(\MainController|Selector61~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector61~2 .lut_mask = 16'hCE0A;
defparam \MainController|Selector61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneiv_lcell_comb \MainController|Selector61~1 (
// Equation(s):
// \MainController|Selector61~1_combout  = (\MainController|brin [9] & (((\MainController|CurrentState.State25~q  & \myRam|ram_rtl_0|auto_generated|ram_block1a9 )) # (!\MainController|arin[10]~1_combout ))) # (!\MainController|brin [9] & 
// (((\MainController|CurrentState.State25~q  & \myRam|ram_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\MainController|brin [9]),
	.datab(\MainController|arin[10]~1_combout ),
	.datac(\MainController|CurrentState.State25~q ),
	.datad(\myRam|ram_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\MainController|Selector61~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector61~1 .lut_mask = 16'hF222;
defparam \MainController|Selector61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneiv_lcell_comb \MainController|Selector61~3 (
// Equation(s):
// \MainController|Selector61~3_combout  = (\MainController|Selector61~2_combout ) # ((\MainController|Selector61~1_combout ) # ((\MainController|hacc [9] & \MainController|arin[10]~0_combout )))

	.dataa(\MainController|hacc [9]),
	.datab(\MainController|arin[10]~0_combout ),
	.datac(\MainController|Selector61~2_combout ),
	.datad(\MainController|Selector61~1_combout ),
	.cin(gnd),
	.combout(\MainController|Selector61~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector61~3 .lut_mask = 16'hFFF8;
defparam \MainController|Selector61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneiv_lcell_comb \MainController|Selector61~4 (
// Equation(s):
// \MainController|Selector61~4_combout  = (\MainController|Selector61~0_combout ) # ((\MainController|Selector61~3_combout ) # ((\MainALU|dataAcc [9] & \MainController|CurrentState.State7~q )))

	.dataa(\MainALU|dataAcc [9]),
	.datab(\MainController|Selector61~0_combout ),
	.datac(\MainController|CurrentState.State7~q ),
	.datad(\MainController|Selector61~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector61~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector61~4 .lut_mask = 16'hFFEC;
defparam \MainController|Selector61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \MainController|arin[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector61~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[9] .is_wysiwyg = "true";
defparam \MainController|arin[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneiv_lcell_comb \MainController|INTR[9]~feeder (
// Equation(s):
// \MainController|INTR[9]~feeder_combout  = \MainController|arin [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainController|INTR[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[9]~feeder .lut_mask = 16'hFF00;
defparam \MainController|INTR[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \MainController|INTR[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|INTR[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[9] .is_wysiwyg = "true";
defparam \MainController|INTR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneiv_lcell_comb \MainController|ProgramCounter[7]~26 (
// Equation(s):
// \MainController|ProgramCounter[7]~26_combout  = (\MainController|always0~2_combout  & (((!\MainController|INTR [1]) # (!\MainController|INTR [9])) # (!\MainController|INTR [15])))

	.dataa(\MainController|INTR [15]),
	.datab(\MainController|INTR [9]),
	.datac(\MainController|always0~2_combout ),
	.datad(\MainController|INTR [1]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[7]~26 .lut_mask = 16'h70F0;
defparam \MainController|ProgramCounter[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneiv_lcell_comb \MainController|pcSave[7]~1 (
// Equation(s):
// \MainController|pcSave[7]~1_combout  = (\MainController|ram_data_out[0]~0_combout  & (!\MainController|ProgramCounter[7]~26_combout  & !\MainController|CurrentState.CheckINT~q ))

	.dataa(\MainController|ram_data_out[0]~0_combout ),
	.datab(\MainController|ProgramCounter[7]~26_combout ),
	.datac(gnd),
	.datad(\MainController|CurrentState.CheckINT~q ),
	.cin(gnd),
	.combout(\MainController|pcSave[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|pcSave[7]~1 .lut_mask = 16'h0022;
defparam \MainController|pcSave[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \MainController|pcSave[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|ProgramCounter [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|pcSave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|pcSave [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|pcSave[4] .is_wysiwyg = "true";
defparam \MainController|pcSave[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneiv_lcell_comb \MainController|Add0~17 (
// Equation(s):
// \MainController|Add0~17_combout  = (\MainController|ProgramCounter[0]~24_combout  & (\MainController|Add0~15_combout )) # (!\MainController|ProgramCounter[0]~24_combout  & ((\MainController|pcSave [4])))

	.dataa(gnd),
	.datab(\MainController|Add0~15_combout ),
	.datac(\MainController|pcSave [4]),
	.datad(\MainController|ProgramCounter[0]~24_combout ),
	.cin(gnd),
	.combout(\MainController|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~17 .lut_mask = 16'hCCF0;
defparam \MainController|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneiv_lcell_comb \MainController|ProgramCounter[4]~1 (
// Equation(s):
// \MainController|ProgramCounter[4]~1_combout  = (\MainController|CurrentState.PINT~q  & (\MainController|always0~2_combout )) # (!\MainController|CurrentState.PINT~q  & ((\MainController|Add0~17_combout )))

	.dataa(\MainController|always0~2_combout ),
	.datab(\MainController|CurrentState.PINT~q ),
	.datac(gnd),
	.datad(\MainController|Add0~17_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[4]~1 .lut_mask = 16'hBB88;
defparam \MainController|ProgramCounter[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \MainController|ProgramCounter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|ProgramCounter[4]~1_combout ),
	.asdata(\MainController|romReg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MainController|ProgramCounter[0]~22_combout ),
	.ena(\MainController|ProgramCounter[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[4] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneiv_lcell_comb \MainController|addr[4]~feeder (
// Equation(s):
// \MainController|addr[4]~feeder_combout  = \MainController|ProgramCounter [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [4]),
	.cin(gnd),
	.combout(\MainController|addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[4]~feeder .lut_mask = 16'hFF00;
defparam \MainController|addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N27
dffeas \MainController|addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[4] .is_wysiwyg = "true";
defparam \MainController|addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N7
dffeas \MainController|romReg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[3] .is_wysiwyg = "true";
defparam \MainController|romReg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \MainController|pcSave[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|ProgramCounter [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|pcSave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|pcSave [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|pcSave[3] .is_wysiwyg = "true";
defparam \MainController|pcSave[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneiv_lcell_comb \MainController|Add0~13 (
// Equation(s):
// \MainController|Add0~13_combout  = (\MainController|ProgramCounter[0]~24_combout  & (\MainController|Add0~11_combout )) # (!\MainController|ProgramCounter[0]~24_combout  & ((\MainController|pcSave [3])))

	.dataa(\MainController|Add0~11_combout ),
	.datab(gnd),
	.datac(\MainController|pcSave [3]),
	.datad(\MainController|ProgramCounter[0]~24_combout ),
	.cin(gnd),
	.combout(\MainController|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~13 .lut_mask = 16'hAAF0;
defparam \MainController|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneiv_lcell_comb \MainController|Add0~14 (
// Equation(s):
// \MainController|Add0~14_combout  = (\MainController|ProgramCounter[0]~22_combout  & (((!\MainController|CurrentState.PINT~q  & \MainController|Add0~13_combout )))) # (!\MainController|ProgramCounter[0]~22_combout  & (\MainController|romReg [3]))

	.dataa(\MainController|ProgramCounter[0]~22_combout ),
	.datab(\MainController|romReg [3]),
	.datac(\MainController|CurrentState.PINT~q ),
	.datad(\MainController|Add0~13_combout ),
	.cin(gnd),
	.combout(\MainController|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~14 .lut_mask = 16'h4E44;
defparam \MainController|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \MainController|ProgramCounter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ProgramCounter[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[3] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneiv_lcell_comb \MainController|addr[3]~feeder (
// Equation(s):
// \MainController|addr[3]~feeder_combout  = \MainController|ProgramCounter [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|ProgramCounter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[3]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N25
dffeas \MainController|addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[3] .is_wysiwyg = "true";
defparam \MainController|addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N23
dffeas \MainController|romReg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[13] .is_wysiwyg = "true";
defparam \MainController|romReg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneiv_lcell_comb \MainController|CurrentState~40 (
// Equation(s):
// \MainController|CurrentState~40_combout  = (\MainController|romReg [14] & (!\MainController|romReg [15] & (!\MainController|romReg [13] & \MainController|CurrentState.State3~q )))

	.dataa(\MainController|romReg [14]),
	.datab(\MainController|romReg [15]),
	.datac(\MainController|romReg [13]),
	.datad(\MainController|CurrentState.State3~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState~40_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState~40 .lut_mask = 16'h0200;
defparam \MainController|CurrentState~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \MainController|CurrentState.TState0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.TState0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.TState0 .is_wysiwyg = "true";
defparam \MainController|CurrentState.TState0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~12 (
// Equation(s):
// \MainController|ProgramCounter[0]~12_combout  = (\MainController|brin [2] & (\MainController|arin [2] & (\MainController|arin [3] $ (!\MainController|brin [3])))) # (!\MainController|brin [2] & (!\MainController|arin [2] & (\MainController|arin [3] $ 
// (!\MainController|brin [3]))))

	.dataa(\MainController|brin [2]),
	.datab(\MainController|arin [3]),
	.datac(\MainController|arin [2]),
	.datad(\MainController|brin [3]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~12 .lut_mask = 16'h8421;
defparam \MainController|ProgramCounter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~11 (
// Equation(s):
// \MainController|ProgramCounter[0]~11_combout  = (\MainController|arin [0] & (\MainController|brin [0] & (\MainController|brin [1] $ (!\MainController|arin [1])))) # (!\MainController|arin [0] & (!\MainController|brin [0] & (\MainController|brin [1] $ 
// (!\MainController|arin [1]))))

	.dataa(\MainController|arin [0]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|arin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~11 .lut_mask = 16'h8241;
defparam \MainController|ProgramCounter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~14 (
// Equation(s):
// \MainController|ProgramCounter[0]~14_combout  = (\MainController|arin [7] & (\MainController|brin [7] & (\MainController|brin [6] $ (!\MainController|arin [6])))) # (!\MainController|arin [7] & (!\MainController|brin [7] & (\MainController|brin [6] $ 
// (!\MainController|arin [6]))))

	.dataa(\MainController|arin [7]),
	.datab(\MainController|brin [7]),
	.datac(\MainController|brin [6]),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~14 .lut_mask = 16'h9009;
defparam \MainController|ProgramCounter[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~13 (
// Equation(s):
// \MainController|ProgramCounter[0]~13_combout  = (\MainController|brin [5] & (\MainController|arin [5] & (\MainController|brin [4] $ (!\MainController|arin [4])))) # (!\MainController|brin [5] & (!\MainController|arin [5] & (\MainController|brin [4] $ 
// (!\MainController|arin [4]))))

	.dataa(\MainController|brin [5]),
	.datab(\MainController|brin [4]),
	.datac(\MainController|arin [5]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~13 .lut_mask = 16'h8421;
defparam \MainController|ProgramCounter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~15 (
// Equation(s):
// \MainController|ProgramCounter[0]~15_combout  = (\MainController|ProgramCounter[0]~12_combout  & (\MainController|ProgramCounter[0]~11_combout  & (\MainController|ProgramCounter[0]~14_combout  & \MainController|ProgramCounter[0]~13_combout )))

	.dataa(\MainController|ProgramCounter[0]~12_combout ),
	.datab(\MainController|ProgramCounter[0]~11_combout ),
	.datac(\MainController|ProgramCounter[0]~14_combout ),
	.datad(\MainController|ProgramCounter[0]~13_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~15 .lut_mask = 16'h8000;
defparam \MainController|ProgramCounter[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~17 (
// Equation(s):
// \MainController|ProgramCounter[0]~17_combout  = (\MainController|arin [11] & (\MainController|brin [11] & (\MainController|arin [10] $ (!\MainController|brin [10])))) # (!\MainController|arin [11] & (!\MainController|brin [11] & (\MainController|arin [10] 
// $ (!\MainController|brin [10]))))

	.dataa(\MainController|arin [11]),
	.datab(\MainController|brin [11]),
	.datac(\MainController|arin [10]),
	.datad(\MainController|brin [10]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~17 .lut_mask = 16'h9009;
defparam \MainController|ProgramCounter[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~16 (
// Equation(s):
// \MainController|ProgramCounter[0]~16_combout  = (\MainController|arin [8] & (\MainController|brin [8] & (\MainController|brin [9] $ (!\MainController|arin [9])))) # (!\MainController|arin [8] & (!\MainController|brin [8] & (\MainController|brin [9] $ 
// (!\MainController|arin [9]))))

	.dataa(\MainController|arin [8]),
	.datab(\MainController|brin [9]),
	.datac(\MainController|arin [9]),
	.datad(\MainController|brin [8]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~16 .lut_mask = 16'h8241;
defparam \MainController|ProgramCounter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~19 (
// Equation(s):
// \MainController|ProgramCounter[0]~19_combout  = (\MainController|brin [15] & (\MainController|arin [15] & (\MainController|brin [14] $ (!\MainController|arin [14])))) # (!\MainController|brin [15] & (!\MainController|arin [15] & (\MainController|brin [14] 
// $ (!\MainController|arin [14]))))

	.dataa(\MainController|brin [15]),
	.datab(\MainController|brin [14]),
	.datac(\MainController|arin [15]),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~19 .lut_mask = 16'h8421;
defparam \MainController|ProgramCounter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~18 (
// Equation(s):
// \MainController|ProgramCounter[0]~18_combout  = (\MainController|brin [12] & (\MainController|arin [12] & (\MainController|arin [13] $ (!\MainController|brin [13])))) # (!\MainController|brin [12] & (!\MainController|arin [12] & (\MainController|arin [13] 
// $ (!\MainController|brin [13]))))

	.dataa(\MainController|brin [12]),
	.datab(\MainController|arin [13]),
	.datac(\MainController|arin [12]),
	.datad(\MainController|brin [13]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~18 .lut_mask = 16'h8421;
defparam \MainController|ProgramCounter[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~20 (
// Equation(s):
// \MainController|ProgramCounter[0]~20_combout  = (\MainController|ProgramCounter[0]~17_combout  & (\MainController|ProgramCounter[0]~16_combout  & (\MainController|ProgramCounter[0]~19_combout  & \MainController|ProgramCounter[0]~18_combout )))

	.dataa(\MainController|ProgramCounter[0]~17_combout ),
	.datab(\MainController|ProgramCounter[0]~16_combout ),
	.datac(\MainController|ProgramCounter[0]~19_combout ),
	.datad(\MainController|ProgramCounter[0]~18_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~20 .lut_mask = 16'h8000;
defparam \MainController|ProgramCounter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~5 (
// Equation(s):
// \MainController|ProgramCounter[0]~5_combout  = (!\MainController|arin [15] & (!\MainController|romReg [9] & (!\MainController|romReg [8] & !\MainController|arin [14])))

	.dataa(\MainController|arin [15]),
	.datab(\MainController|romReg [9]),
	.datac(\MainController|romReg [8]),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~5 .lut_mask = 16'h0001;
defparam \MainController|ProgramCounter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~6 (
// Equation(s):
// \MainController|ProgramCounter[0]~6_combout  = (!\MainController|arin [10] & (!\MainController|arin [13] & (!\MainController|arin [12] & !\MainController|arin [11])))

	.dataa(\MainController|arin [10]),
	.datab(\MainController|arin [13]),
	.datac(\MainController|arin [12]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~6 .lut_mask = 16'h0001;
defparam \MainController|ProgramCounter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~8 (
// Equation(s):
// \MainController|ProgramCounter[0]~8_combout  = (!\MainController|arin [2] & (!\MainController|arin [3] & (!\MainController|arin [5] & !\MainController|arin [4])))

	.dataa(\MainController|arin [2]),
	.datab(\MainController|arin [3]),
	.datac(\MainController|arin [5]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~8 .lut_mask = 16'h0001;
defparam \MainController|ProgramCounter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~7 (
// Equation(s):
// \MainController|ProgramCounter[0]~7_combout  = (!\MainController|arin [8] & (!\MainController|arin [7] & (!\MainController|arin [9] & !\MainController|arin [6])))

	.dataa(\MainController|arin [8]),
	.datab(\MainController|arin [7]),
	.datac(\MainController|arin [9]),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~7 .lut_mask = 16'h0001;
defparam \MainController|ProgramCounter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~9 (
// Equation(s):
// \MainController|ProgramCounter[0]~9_combout  = (\MainController|ProgramCounter[0]~5_combout  & (\MainController|ProgramCounter[0]~6_combout  & (\MainController|ProgramCounter[0]~8_combout  & \MainController|ProgramCounter[0]~7_combout )))

	.dataa(\MainController|ProgramCounter[0]~5_combout ),
	.datab(\MainController|ProgramCounter[0]~6_combout ),
	.datac(\MainController|ProgramCounter[0]~8_combout ),
	.datad(\MainController|ProgramCounter[0]~7_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~9 .lut_mask = 16'h8000;
defparam \MainController|ProgramCounter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~10 (
// Equation(s):
// \MainController|ProgramCounter[0]~10_combout  = (!\MainController|arin [1] & (!\MainController|arin [0] & \MainController|ProgramCounter[0]~9_combout ))

	.dataa(\MainController|arin [1]),
	.datab(gnd),
	.datac(\MainController|arin [0]),
	.datad(\MainController|ProgramCounter[0]~9_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~10 .lut_mask = 16'h0500;
defparam \MainController|ProgramCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~21 (
// Equation(s):
// \MainController|ProgramCounter[0]~21_combout  = (\MainController|ProgramCounter[0]~10_combout ) # ((\MainController|romReg [8] & (\MainController|ProgramCounter[0]~15_combout  & \MainController|ProgramCounter[0]~20_combout )))

	.dataa(\MainController|romReg [8]),
	.datab(\MainController|ProgramCounter[0]~15_combout ),
	.datac(\MainController|ProgramCounter[0]~20_combout ),
	.datad(\MainController|ProgramCounter[0]~10_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~21 .lut_mask = 16'hFF80;
defparam \MainController|ProgramCounter[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~4 (
// Equation(s):
// \MainController|ProgramCounter[0]~4_combout  = (\MainController|romReg [9] & ((\MainController|romReg [8]) # ((!\MainALU|Div0|auto_generated|divider|divider|selnose[0]~6_combout ) # (!\MainController|ProgramCounter[0]~3_combout ))))

	.dataa(\MainController|romReg [8]),
	.datab(\MainController|ProgramCounter[0]~3_combout ),
	.datac(\MainController|romReg [9]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[0]~6_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~4 .lut_mask = 16'hB0F0;
defparam \MainController|ProgramCounter[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~22 (
// Equation(s):
// \MainController|ProgramCounter[0]~22_combout  = ((!\MainController|ProgramCounter[0]~21_combout  & !\MainController|ProgramCounter[0]~4_combout )) # (!\MainController|CurrentState.TState0~q )

	.dataa(\MainController|CurrentState.TState0~q ),
	.datab(gnd),
	.datac(\MainController|ProgramCounter[0]~21_combout ),
	.datad(\MainController|ProgramCounter[0]~4_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~22 .lut_mask = 16'h555F;
defparam \MainController|ProgramCounter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \MainController|pcSave[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|ProgramCounter [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|pcSave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|pcSave [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|pcSave[2] .is_wysiwyg = "true";
defparam \MainController|pcSave[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneiv_lcell_comb \MainController|Add0~9 (
// Equation(s):
// \MainController|Add0~9_combout  = (\MainController|ProgramCounter[0]~24_combout  & (\MainController|Add0~7_combout )) # (!\MainController|ProgramCounter[0]~24_combout  & ((\MainController|pcSave [2])))

	.dataa(gnd),
	.datab(\MainController|Add0~7_combout ),
	.datac(\MainController|pcSave [2]),
	.datad(\MainController|ProgramCounter[0]~24_combout ),
	.cin(gnd),
	.combout(\MainController|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~9 .lut_mask = 16'hCCF0;
defparam \MainController|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneiv_lcell_comb \MainController|Add0~10 (
// Equation(s):
// \MainController|Add0~10_combout  = (\MainController|ProgramCounter[0]~22_combout  & (((!\MainController|CurrentState.PINT~q  & \MainController|Add0~9_combout )))) # (!\MainController|ProgramCounter[0]~22_combout  & (\MainController|romReg [2]))

	.dataa(\MainController|ProgramCounter[0]~22_combout ),
	.datab(\MainController|romReg [2]),
	.datac(\MainController|CurrentState.PINT~q ),
	.datad(\MainController|Add0~9_combout ),
	.cin(gnd),
	.combout(\MainController|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~10 .lut_mask = 16'h4E44;
defparam \MainController|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \MainController|ProgramCounter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ProgramCounter[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[2] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneiv_lcell_comb \MainController|addr[2]~feeder (
// Equation(s):
// \MainController|addr[2]~feeder_combout  = \MainController|ProgramCounter [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [2]),
	.cin(gnd),
	.combout(\MainController|addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[2]~feeder .lut_mask = 16'hFF00;
defparam \MainController|addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N3
dffeas \MainController|addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[2] .is_wysiwyg = "true";
defparam \MainController|addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N1
dffeas \MainController|romReg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[1] .is_wysiwyg = "true";
defparam \MainController|romReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneiv_lcell_comb \MainController|Equal5~1 (
// Equation(s):
// \MainController|Equal5~1_combout  = (\MainController|romReg [1] & \MainController|Equal5~0_combout )

	.dataa(gnd),
	.datab(\MainController|romReg [1]),
	.datac(gnd),
	.datad(\MainController|Equal5~0_combout ),
	.cin(gnd),
	.combout(\MainController|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Equal5~1 .lut_mask = 16'hCC00;
defparam \MainController|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~23 (
// Equation(s):
// \MainController|ProgramCounter[0]~23_combout  = (!\MainController|CurrentState.NBranch0~q  & (\MainController|WideOr8~1_combout  & ((!\MainController|Equal5~1_combout ) # (!\MainController|CurrentState.NBranch1~q ))))

	.dataa(\MainController|CurrentState.NBranch0~q ),
	.datab(\MainController|CurrentState.NBranch1~q ),
	.datac(\MainController|Equal5~1_combout ),
	.datad(\MainController|WideOr8~1_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~23 .lut_mask = 16'h1500;
defparam \MainController|ProgramCounter[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N13
dffeas \MainController|pcSave[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|ProgramCounter [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|pcSave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|pcSave [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|pcSave[1] .is_wysiwyg = "true";
defparam \MainController|pcSave[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneiv_lcell_comb \MainController|Add0~5 (
// Equation(s):
// \MainController|Add0~5_combout  = (\MainController|ProgramCounter[0]~23_combout  & (\MainController|Add0~3_combout )) # (!\MainController|ProgramCounter[0]~23_combout  & ((\MainController|pcSave [1])))

	.dataa(\MainController|Add0~3_combout ),
	.datab(\MainController|ProgramCounter[0]~23_combout ),
	.datac(\MainController|pcSave [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~5 .lut_mask = 16'hB8B8;
defparam \MainController|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneiv_lcell_comb \MainController|Add0~6 (
// Equation(s):
// \MainController|Add0~6_combout  = (\MainController|ProgramCounter[0]~22_combout  & ((\MainController|Add0~5_combout ) # ((\MainController|CurrentState.PINT~q )))) # (!\MainController|ProgramCounter[0]~22_combout  & (((\MainController|romReg [1]))))

	.dataa(\MainController|Add0~5_combout ),
	.datab(\MainController|romReg [1]),
	.datac(\MainController|CurrentState.PINT~q ),
	.datad(\MainController|ProgramCounter[0]~22_combout ),
	.cin(gnd),
	.combout(\MainController|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~6 .lut_mask = 16'hFACC;
defparam \MainController|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \MainController|ProgramCounter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ProgramCounter[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[1] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneiv_lcell_comb \MainController|addr[1]~feeder (
// Equation(s):
// \MainController|addr[1]~feeder_combout  = \MainController|ProgramCounter [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [1]),
	.cin(gnd),
	.combout(\MainController|addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[1]~feeder .lut_mask = 16'hFF00;
defparam \MainController|addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N17
dffeas \MainController|addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[1] .is_wysiwyg = "true";
defparam \MainController|addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N5
dffeas \MainController|romReg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[15] .is_wysiwyg = "true";
defparam \MainController|romReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneiv_lcell_comb \MainController|CurrentState~42 (
// Equation(s):
// \MainController|CurrentState~42_combout  = (!\MainController|romReg [14] & (!\MainController|romReg [15] & (!\MainController|romReg [13] & \MainController|CurrentState.State3~q )))

	.dataa(\MainController|romReg [14]),
	.datab(\MainController|romReg [15]),
	.datac(\MainController|romReg [13]),
	.datad(\MainController|CurrentState.State3~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState~42_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState~42 .lut_mask = 16'h0100;
defparam \MainController|CurrentState~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \MainController|CurrentState.State4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State4 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State4 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \MainController|CurrentState.State5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.State4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State5 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneiv_lcell_comb \MainController|CurrentState.State6~feeder (
// Equation(s):
// \MainController|CurrentState.State6~feeder_combout  = \MainController|CurrentState.State5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|CurrentState.State5~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState.State6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState.State6~feeder .lut_mask = 16'hFF00;
defparam \MainController|CurrentState.State6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \MainController|CurrentState.State6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState.State6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State6 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneiv_lcell_comb \MainController|CurrentState.State7~feeder (
// Equation(s):
// \MainController|CurrentState.State7~feeder_combout  = \MainController|CurrentState.State6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|CurrentState.State6~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState.State7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState.State7~feeder .lut_mask = 16'hFF00;
defparam \MainController|CurrentState.State7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \MainController|CurrentState.State7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState.State7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State7 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State7 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \myTimer|dataout[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[8] .is_wysiwyg = "true";
defparam \myTimer|dataout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneiv_lcell_comb \MainController|Selector62~0 (
// Equation(s):
// \MainController|Selector62~0_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [8])) # (!\MainController|romReg [3] & ((\myTimer|dataout [8])))))

	.dataa(\MainController|CurrentState.NBranch0~q ),
	.datab(\MainController|INTR [8]),
	.datac(\myTimer|dataout [8]),
	.datad(\MainController|romReg [3]),
	.cin(gnd),
	.combout(\MainController|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector62~0 .lut_mask = 16'h88A0;
defparam \MainController|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneiv_lcell_comb \MainALU|ShiftRight0~10 (
// Equation(s):
// \MainALU|ShiftRight0~10_combout  = (\MainController|brin [2] & ((\MainALU|ShiftRight0~6_combout ))) # (!\MainController|brin [2] & (\MainALU|ShiftRight0~9_combout ))

	.dataa(\MainALU|ShiftRight0~9_combout ),
	.datab(gnd),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~10 .lut_mask = 16'hFA0A;
defparam \MainALU|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneiv_lcell_comb \MainALU|ShiftLeft0~9 (
// Equation(s):
// \MainALU|ShiftLeft0~9_combout  = (\MainController|brin [3] & (\MainController|arin [0] & ((\MainController|ProgramCounter[0]~3_combout )))) # (!\MainController|brin [3] & (((\MainALU|ShiftLeft0~8_combout ))))

	.dataa(\MainController|arin [0]),
	.datab(\MainALU|ShiftLeft0~8_combout ),
	.datac(\MainController|ProgramCounter[0]~3_combout ),
	.datad(\MainController|brin [3]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~9 .lut_mask = 16'hA0CC;
defparam \MainALU|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneiv_lcell_comb \MainALU|ShiftLeft0~12 (
// Equation(s):
// \MainALU|ShiftLeft0~12_combout  = (\MainController|brin [2] & ((\MainALU|ShiftLeft0~10_combout ) # ((\MainALU|ShiftLeft0~11_combout  & !\MainController|brin [0]))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|ShiftLeft0~11_combout ),
	.datac(\MainController|brin [0]),
	.datad(\MainALU|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~12 .lut_mask = 16'hAA08;
defparam \MainALU|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneiv_lcell_comb \MainALU|ShiftLeft0~13 (
// Equation(s):
// \MainALU|ShiftLeft0~13_combout  = (\MainALU|ShiftLeft0~9_combout  & (((!\MainController|brin [3] & \MainALU|ShiftLeft0~12_combout )) # (!\MainController|brin [2]))) # (!\MainALU|ShiftLeft0~9_combout  & (((!\MainController|brin [3] & 
// \MainALU|ShiftLeft0~12_combout ))))

	.dataa(\MainALU|ShiftLeft0~9_combout ),
	.datab(\MainController|brin [2]),
	.datac(\MainController|brin [3]),
	.datad(\MainALU|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~13 .lut_mask = 16'h2F22;
defparam \MainALU|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneiv_lcell_comb \MainALU|Mux23~1 (
// Equation(s):
// \MainALU|Mux23~1_combout  = (\MainALU|Mux23~0_combout  & ((\MainController|functionSelect [0] & (\MainALU|ShiftRight0~10_combout )) # (!\MainController|functionSelect [0] & ((\MainALU|ShiftLeft0~13_combout )))))

	.dataa(\MainALU|Mux23~0_combout ),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainALU|ShiftRight0~10_combout ),
	.datad(\MainALU|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~1 .lut_mask = 16'hA280;
defparam \MainALU|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneiv_lcell_comb \MainALU|Mux23~2 (
// Equation(s):
// \MainALU|Mux23~2_combout  = (\MainController|functionSelect [1]) # ((\MainController|arin [8] & (\MainController|brin [8] & \MainController|functionSelect [0])))

	.dataa(\MainController|arin [8]),
	.datab(\MainController|brin [8]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~2 .lut_mask = 16'hFF80;
defparam \MainALU|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneiv_lcell_comb \MainALU|Mux23~3 (
// Equation(s):
// \MainALU|Mux23~3_combout  = (\MainALU|Mux23~2_combout  & (((\MainController|functionSelect [0])))) # (!\MainALU|Mux23~2_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\MainALU|ShiftLeft0~15_combout  & 
// !\MainController|functionSelect [0])))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datab(\MainALU|ShiftLeft0~15_combout ),
	.datac(\MainALU|Mux23~2_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~3 .lut_mask = 16'hF004;
defparam \MainALU|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneiv_lcell_comb \MainALU|Mux23~4 (
// Equation(s):
// \MainALU|Mux23~4_combout  = (\MainALU|Mux23~3_combout  & (((!\MainController|arin [8])) # (!\MainController|functionSelect [1]))) # (!\MainALU|Mux23~3_combout  & (\MainController|functionSelect [1] & ((\MainController|brin [8]) # (\MainController|arin 
// [8]))))

	.dataa(\MainALU|Mux23~3_combout ),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|brin [8]),
	.datad(\MainController|arin [8]),
	.cin(gnd),
	.combout(\MainALU|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~4 .lut_mask = 16'h66EA;
defparam \MainALU|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneiv_lcell_comb \MainALU|Mux23~5 (
// Equation(s):
// \MainALU|Mux23~5_combout  = (\MainALU|Mux19~2_combout  & (((\MainALU|Mux23~4_combout ) # (!\MainALU|Mux19~1_combout )))) # (!\MainALU|Mux19~2_combout  & (\MainALU|Add0~16_combout  & (\MainALU|Mux19~1_combout )))

	.dataa(\MainALU|Add0~16_combout ),
	.datab(\MainALU|Mux19~2_combout ),
	.datac(\MainALU|Mux19~1_combout ),
	.datad(\MainALU|Mux23~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~5 .lut_mask = 16'hEC2C;
defparam \MainALU|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneiv_lcell_comb \MainALU|Mux23~6 (
// Equation(s):
// \MainALU|Mux23~6_combout  = (\MainALU|Mux19~0_combout  & ((\MainALU|Mux23~5_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16_combout )) # (!\MainALU|Mux23~5_combout  & ((\MainALU|Add1~16_combout ))))) # 
// (!\MainALU|Mux19~0_combout  & (((\MainALU|Mux23~5_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16_combout ),
	.datab(\MainALU|Mux19~0_combout ),
	.datac(\MainALU|Add1~16_combout ),
	.datad(\MainALU|Mux23~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~6 .lut_mask = 16'hBBC0;
defparam \MainALU|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneiv_lcell_comb \MainALU|Mux23~7 (
// Equation(s):
// \MainALU|Mux23~7_combout  = (\MainALU|Mux23~1_combout ) # ((!\MainController|functionSelect [3] & \MainALU|Mux23~6_combout ))

	.dataa(gnd),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|Mux23~1_combout ),
	.datad(\MainALU|Mux23~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~7 .lut_mask = 16'hF3F0;
defparam \MainALU|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneiv_lcell_comb \MainALU|dataAcc[8] (
// Equation(s):
// \MainALU|dataAcc [8] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux23~7_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [8]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [8]),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|Mux23~7_combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[8] .lut_mask = 16'hFC0C;
defparam \MainALU|dataAcc[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneiv_lcell_comb \MainALU|ShiftLeft0~66 (
// Equation(s):
// \MainALU|ShiftLeft0~66_combout  = (\MainController|brin [2] & (\MainALU|ShiftLeft0~42_combout )) # (!\MainController|brin [2] & (((\MainALU|ShiftLeft0~64_combout ) # (\MainALU|ShiftLeft0~65_combout ))))

	.dataa(\MainALU|ShiftLeft0~42_combout ),
	.datab(\MainController|brin [2]),
	.datac(\MainALU|ShiftLeft0~64_combout ),
	.datad(\MainALU|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~66 .lut_mask = 16'hBBB8;
defparam \MainALU|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneiv_lcell_comb \MainALU|Mux7~0 (
// Equation(s):
// \MainALU|Mux7~0_combout  = (\MainALU|Mux4~2_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~48_combout ) # (\MainController|functionSelect [3])))) # (!\MainALU|Mux4~2_combout  & (\MainALU|Add1~32_combout  & 
// ((!\MainController|functionSelect [3]))))

	.dataa(\MainALU|Add1~32_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~48_combout ),
	.datac(\MainALU|Mux4~2_combout ),
	.datad(\MainController|functionSelect [3]),
	.cin(gnd),
	.combout(\MainALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux7~0 .lut_mask = 16'hF0CA;
defparam \MainALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneiv_lcell_comb \MainALU|Mux7~1 (
// Equation(s):
// \MainALU|Mux7~1_combout  = (\MainALU|Mux7~0_combout  & (((\MainALU|ShiftLeft0~13_combout ) # (!\MainALU|Mux4~1_combout )))) # (!\MainALU|Mux7~0_combout  & (\MainALU|ShiftLeft0~66_combout  & ((\MainALU|Mux4~1_combout ))))

	.dataa(\MainALU|ShiftLeft0~66_combout ),
	.datab(\MainALU|Mux7~0_combout ),
	.datac(\MainALU|ShiftLeft0~13_combout ),
	.datad(\MainALU|Mux4~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux7~1 .lut_mask = 16'hE2CC;
defparam \MainALU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneiv_lcell_comb \MainALU|Selector8~2 (
// Equation(s):
// \MainALU|Selector8~2_combout  = (\MainALU|Selector8~1_combout  & ((\MainController|functionSelect [2] & ((\MainController|functionSelect [0]))) # (!\MainController|functionSelect [2] & (\MainALU|Mux7~1_combout ))))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainALU|Selector8~1_combout ),
	.datac(\MainALU|Mux7~1_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector8~2 .lut_mask = 16'hC840;
defparam \MainALU|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneiv_lcell_comb \MainALU|dataAcc[24] (
// Equation(s):
// \MainALU|dataAcc [24] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Selector8~2_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [24]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [24]),
	.datac(\MainALU|Selector8~2_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [24]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[24] .lut_mask = 16'hF0CC;
defparam \MainALU|dataAcc[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \MainController|hacc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[8] .is_wysiwyg = "true";
defparam \MainController|hacc[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
cycloneiv_io_ibuf \portIn[8]~input (
	.i(portIn[8]),
	.ibar(gnd),
	.o(\portIn[8]~input_o ));
// synopsys translate_off
defparam \portIn[8]~input .bus_hold = "false";
defparam \portIn[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneiv_lcell_comb \MainController|Selector62~2 (
// Equation(s):
// \MainController|Selector62~2_combout  = (\portIn[8]~input_o  & ((\MainController|CurrentState.PState0~q ) # ((\MainController|romReg [0] & !\MainController|arin[10]~2_combout )))) # (!\portIn[8]~input_o  & (\MainController|romReg [0] & 
// (!\MainController|arin[10]~2_combout )))

	.dataa(\portIn[8]~input_o ),
	.datab(\MainController|romReg [0]),
	.datac(\MainController|arin[10]~2_combout ),
	.datad(\MainController|CurrentState.PState0~q ),
	.cin(gnd),
	.combout(\MainController|Selector62~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector62~2 .lut_mask = 16'hAE0C;
defparam \MainController|Selector62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneiv_lcell_comb \MainController|Selector62~1 (
// Equation(s):
// \MainController|Selector62~1_combout  = (\MainController|CurrentState.State25~q  & ((\myRam|ram_rtl_0|auto_generated|ram_block1a8 ) # ((!\MainController|arin[10]~1_combout  & \MainController|brin [8])))) # (!\MainController|CurrentState.State25~q  & 
// (!\MainController|arin[10]~1_combout  & (\MainController|brin [8])))

	.dataa(\MainController|CurrentState.State25~q ),
	.datab(\MainController|arin[10]~1_combout ),
	.datac(\MainController|brin [8]),
	.datad(\myRam|ram_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\MainController|Selector62~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector62~1 .lut_mask = 16'hBA30;
defparam \MainController|Selector62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneiv_lcell_comb \MainController|Selector62~3 (
// Equation(s):
// \MainController|Selector62~3_combout  = (\MainController|Selector62~2_combout ) # ((\MainController|Selector62~1_combout ) # ((\MainController|hacc [8] & \MainController|arin[10]~0_combout )))

	.dataa(\MainController|hacc [8]),
	.datab(\MainController|Selector62~2_combout ),
	.datac(\MainController|arin[10]~0_combout ),
	.datad(\MainController|Selector62~1_combout ),
	.cin(gnd),
	.combout(\MainController|Selector62~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector62~3 .lut_mask = 16'hFFEC;
defparam \MainController|Selector62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneiv_lcell_comb \MainController|Selector62~4 (
// Equation(s):
// \MainController|Selector62~4_combout  = (\MainController|Selector62~0_combout ) # ((\MainController|Selector62~3_combout ) # ((\MainController|CurrentState.State7~q  & \MainALU|dataAcc [8])))

	.dataa(\MainController|CurrentState.State7~q ),
	.datab(\MainController|Selector62~0_combout ),
	.datac(\MainALU|dataAcc [8]),
	.datad(\MainController|Selector62~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector62~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector62~4 .lut_mask = 16'hFFEC;
defparam \MainController|Selector62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \MainController|arin[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector62~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[8] .is_wysiwyg = "true";
defparam \MainController|arin[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneiv_lcell_comb \MainController|INTR[8]~feeder (
// Equation(s):
// \MainController|INTR[8]~feeder_combout  = \MainController|arin [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [8]),
	.cin(gnd),
	.combout(\MainController|INTR[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[8]~feeder .lut_mask = 16'hFF00;
defparam \MainController|INTR[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \MainController|INTR[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|INTR[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[8] .is_wysiwyg = "true";
defparam \MainController|INTR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneiv_lcell_comb \MainController|INTR[0]~3 (
// Equation(s):
// \MainController|INTR[0]~3_combout  = (\MainController|CurrentState.NBranch0~q  & (!\MainController|romReg [1] & \MainController|Equal5~0_combout ))

	.dataa(\MainController|CurrentState.NBranch0~q ),
	.datab(\MainController|romReg [1]),
	.datac(gnd),
	.datad(\MainController|Equal5~0_combout ),
	.cin(gnd),
	.combout(\MainController|INTR[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[0]~3 .lut_mask = 16'h2200;
defparam \MainController|INTR[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneiv_lcell_comb \MainController|INTR[0]~4 (
// Equation(s):
// \MainController|INTR[0]~4_combout  = (!\MainController|always0~0_combout  & ((\MainController|always0~1_combout ) # ((\MainController|arin [0] & \MainController|INTR[0]~3_combout ))))

	.dataa(\MainController|arin [0]),
	.datab(\MainController|always0~0_combout ),
	.datac(\MainController|always0~1_combout ),
	.datad(\MainController|INTR[0]~3_combout ),
	.cin(gnd),
	.combout(\MainController|INTR[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[0]~4 .lut_mask = 16'h3230;
defparam \MainController|INTR[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneiv_lcell_comb \MainController|INTR[0]~5 (
// Equation(s):
// \MainController|INTR[0]~5_combout  = (\MainController|INTR[0]~4_combout ) # ((\MainController|INTR [0] & ((\MainController|always0~0_combout ) # (!\MainController|INTR[0]~3_combout ))))

	.dataa(\MainController|INTR[0]~3_combout ),
	.datab(\MainController|INTR[0]~4_combout ),
	.datac(\MainController|INTR [0]),
	.datad(\MainController|always0~0_combout ),
	.cin(gnd),
	.combout(\MainController|INTR[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[0]~5 .lut_mask = 16'hFCDC;
defparam \MainController|INTR[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \MainController|INTR[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|INTR[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[0] .is_wysiwyg = "true";
defparam \MainController|INTR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneiv_lcell_comb \MainController|always0~2 (
// Equation(s):
// \MainController|always0~2_combout  = ((!\MainController|INTR [0]) # (!\MainController|INTR [8])) # (!\MainController|INTR [15])

	.dataa(\MainController|INTR [15]),
	.datab(\MainController|INTR [8]),
	.datac(gnd),
	.datad(\MainController|INTR [0]),
	.cin(gnd),
	.combout(\MainController|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|always0~2 .lut_mask = 16'h77FF;
defparam \MainController|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \MainController|pcSave[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|ProgramCounter [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|pcSave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|pcSave [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|pcSave[0] .is_wysiwyg = "true";
defparam \MainController|pcSave[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneiv_lcell_comb \MainController|Add0~2 (
// Equation(s):
// \MainController|Add0~2_combout  = (\MainController|ProgramCounter[0]~24_combout  & (\MainController|Add0~0_combout )) # (!\MainController|ProgramCounter[0]~24_combout  & ((\MainController|pcSave [0])))

	.dataa(\MainController|Add0~0_combout ),
	.datab(gnd),
	.datac(\MainController|pcSave [0]),
	.datad(\MainController|ProgramCounter[0]~24_combout ),
	.cin(gnd),
	.combout(\MainController|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Add0~2 .lut_mask = 16'hAAF0;
defparam \MainController|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~0 (
// Equation(s):
// \MainController|ProgramCounter[0]~0_combout  = (\MainController|CurrentState.PINT~q  & (\MainController|always0~2_combout )) # (!\MainController|CurrentState.PINT~q  & ((\MainController|Add0~2_combout )))

	.dataa(\MainController|always0~2_combout ),
	.datab(\MainController|CurrentState.PINT~q ),
	.datac(gnd),
	.datad(\MainController|Add0~2_combout ),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~0 .lut_mask = 16'hBB88;
defparam \MainController|ProgramCounter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \MainController|ProgramCounter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|ProgramCounter[0]~0_combout ),
	.asdata(\MainController|romReg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MainController|ProgramCounter[0]~22_combout ),
	.ena(\MainController|ProgramCounter[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[0] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneiv_lcell_comb \MainController|addr[0]~feeder (
// Equation(s):
// \MainController|addr[0]~feeder_combout  = \MainController|ProgramCounter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|ProgramCounter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[0]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N19
dffeas \MainController|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[0] .is_wysiwyg = "true";
defparam \MainController|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneiv_lcell_comb \MainController|romReg[4]~feeder (
// Equation(s):
// \MainController|romReg[4]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a4 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\MainController|romReg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[4]~feeder .lut_mask = 16'hFF00;
defparam \MainController|romReg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \MainController|romReg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[4] .is_wysiwyg = "true";
defparam \MainController|romReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneiv_lcell_comb \MainController|timer_datain[0]~3 (
// Equation(s):
// \MainController|timer_datain[0]~3_combout  = (!\MainController|romReg [4] & (!\MainController|romReg [0] & \MainController|timer_datain[0]~2_combout ))

	.dataa(\MainController|romReg [4]),
	.datab(\MainController|romReg [0]),
	.datac(gnd),
	.datad(\MainController|timer_datain[0]~2_combout ),
	.cin(gnd),
	.combout(\MainController|timer_datain[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|timer_datain[0]~3 .lut_mask = 16'h1100;
defparam \MainController|timer_datain[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N31
dffeas \MainController|timer_datain[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|timer_datain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[0] .is_wysiwyg = "true";
defparam \MainController|timer_datain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneiv_lcell_comb \myTimer|realTimer[8]~18 (
// Equation(s):
// \myTimer|realTimer[8]~18_combout  = (\myTimer|Equal0~4_combout ) # (!\MainController|TC [1])

	.dataa(\MainController|TC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\myTimer|Equal0~4_combout ),
	.cin(gnd),
	.combout(\myTimer|realTimer[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|realTimer[8]~18 .lut_mask = 16'hFF55;
defparam \myTimer|realTimer[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N19
dffeas \MainController|TC[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|TC[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|TC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|TC[2] .is_wysiwyg = "true";
defparam \MainController|TC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneiv_lcell_comb \myTimer|realTimer[0]~19 (
// Equation(s):
// \myTimer|realTimer[0]~19_combout  = (\MainController|TC [3] & ((\MainController|TC [1]) # (\MainController|TC [2])))

	.dataa(\MainController|TC [1]),
	.datab(\MainController|TC [3]),
	.datac(\MainController|TC [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myTimer|realTimer[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|realTimer[0]~19 .lut_mask = 16'hC8C8;
defparam \myTimer|realTimer[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N1
dffeas \myTimer|realTimer[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[0]~16_combout ),
	.asdata(\MainController|timer_datain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[0] .is_wysiwyg = "true";
defparam \myTimer|realTimer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneiv_lcell_comb \myTimer|realTimer[1]~20 (
// Equation(s):
// \myTimer|realTimer[1]~20_combout  = (\myTimer|realTimer [1] & (!\myTimer|realTimer[0]~17 )) # (!\myTimer|realTimer [1] & ((\myTimer|realTimer[0]~17 ) # (GND)))
// \myTimer|realTimer[1]~21  = CARRY((!\myTimer|realTimer[0]~17 ) # (!\myTimer|realTimer [1]))

	.dataa(gnd),
	.datab(\myTimer|realTimer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[0]~17 ),
	.combout(\myTimer|realTimer[1]~20_combout ),
	.cout(\myTimer|realTimer[1]~21 ));
// synopsys translate_off
defparam \myTimer|realTimer[1]~20 .lut_mask = 16'h3C3F;
defparam \myTimer|realTimer[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneiv_lcell_comb \MainController|timer_datain[1]~feeder (
// Equation(s):
// \MainController|timer_datain[1]~feeder_combout  = \MainController|arin [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [1]),
	.cin(gnd),
	.combout(\MainController|timer_datain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|timer_datain[1]~feeder .lut_mask = 16'hFF00;
defparam \MainController|timer_datain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \MainController|timer_datain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|timer_datain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[1] .is_wysiwyg = "true";
defparam \MainController|timer_datain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N3
dffeas \myTimer|realTimer[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[1]~20_combout ),
	.asdata(\MainController|timer_datain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[1] .is_wysiwyg = "true";
defparam \myTimer|realTimer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneiv_lcell_comb \myTimer|realTimer[2]~22 (
// Equation(s):
// \myTimer|realTimer[2]~22_combout  = (\myTimer|realTimer [2] & (\myTimer|realTimer[1]~21  $ (GND))) # (!\myTimer|realTimer [2] & (!\myTimer|realTimer[1]~21  & VCC))
// \myTimer|realTimer[2]~23  = CARRY((\myTimer|realTimer [2] & !\myTimer|realTimer[1]~21 ))

	.dataa(gnd),
	.datab(\myTimer|realTimer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[1]~21 ),
	.combout(\myTimer|realTimer[2]~22_combout ),
	.cout(\myTimer|realTimer[2]~23 ));
// synopsys translate_off
defparam \myTimer|realTimer[2]~22 .lut_mask = 16'hC30C;
defparam \myTimer|realTimer[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneiv_lcell_comb \MainController|timer_datain[2]~feeder (
// Equation(s):
// \MainController|timer_datain[2]~feeder_combout  = \MainController|arin [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainController|timer_datain[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|timer_datain[2]~feeder .lut_mask = 16'hFF00;
defparam \MainController|timer_datain[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \MainController|timer_datain[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|timer_datain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[2] .is_wysiwyg = "true";
defparam \MainController|timer_datain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N5
dffeas \myTimer|realTimer[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[2]~22_combout ),
	.asdata(\MainController|timer_datain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[2] .is_wysiwyg = "true";
defparam \myTimer|realTimer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneiv_lcell_comb \myTimer|realTimer[3]~24 (
// Equation(s):
// \myTimer|realTimer[3]~24_combout  = (\myTimer|realTimer [3] & (!\myTimer|realTimer[2]~23 )) # (!\myTimer|realTimer [3] & ((\myTimer|realTimer[2]~23 ) # (GND)))
// \myTimer|realTimer[3]~25  = CARRY((!\myTimer|realTimer[2]~23 ) # (!\myTimer|realTimer [3]))

	.dataa(\myTimer|realTimer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[2]~23 ),
	.combout(\myTimer|realTimer[3]~24_combout ),
	.cout(\myTimer|realTimer[3]~25 ));
// synopsys translate_off
defparam \myTimer|realTimer[3]~24 .lut_mask = 16'h5A5F;
defparam \myTimer|realTimer[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \MainController|timer_datain[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[3] .is_wysiwyg = "true";
defparam \MainController|timer_datain[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N7
dffeas \myTimer|realTimer[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[3]~24_combout ),
	.asdata(\MainController|timer_datain [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[3] .is_wysiwyg = "true";
defparam \myTimer|realTimer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneiv_lcell_comb \myTimer|realTimer[4]~26 (
// Equation(s):
// \myTimer|realTimer[4]~26_combout  = (\myTimer|realTimer [4] & (\myTimer|realTimer[3]~25  $ (GND))) # (!\myTimer|realTimer [4] & (!\myTimer|realTimer[3]~25  & VCC))
// \myTimer|realTimer[4]~27  = CARRY((\myTimer|realTimer [4] & !\myTimer|realTimer[3]~25 ))

	.dataa(gnd),
	.datab(\myTimer|realTimer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[3]~25 ),
	.combout(\myTimer|realTimer[4]~26_combout ),
	.cout(\myTimer|realTimer[4]~27 ));
// synopsys translate_off
defparam \myTimer|realTimer[4]~26 .lut_mask = 16'hC30C;
defparam \myTimer|realTimer[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneiv_lcell_comb \MainController|timer_datain[4]~feeder (
// Equation(s):
// \MainController|timer_datain[4]~feeder_combout  = \MainController|arin [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainController|timer_datain[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|timer_datain[4]~feeder .lut_mask = 16'hFF00;
defparam \MainController|timer_datain[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N15
dffeas \MainController|timer_datain[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|timer_datain[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[4] .is_wysiwyg = "true";
defparam \MainController|timer_datain[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N9
dffeas \myTimer|realTimer[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[4]~26_combout ),
	.asdata(\MainController|timer_datain [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[4] .is_wysiwyg = "true";
defparam \myTimer|realTimer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneiv_lcell_comb \myTimer|realTimer[5]~28 (
// Equation(s):
// \myTimer|realTimer[5]~28_combout  = (\myTimer|realTimer [5] & (!\myTimer|realTimer[4]~27 )) # (!\myTimer|realTimer [5] & ((\myTimer|realTimer[4]~27 ) # (GND)))
// \myTimer|realTimer[5]~29  = CARRY((!\myTimer|realTimer[4]~27 ) # (!\myTimer|realTimer [5]))

	.dataa(\myTimer|realTimer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[4]~27 ),
	.combout(\myTimer|realTimer[5]~28_combout ),
	.cout(\myTimer|realTimer[5]~29 ));
// synopsys translate_off
defparam \myTimer|realTimer[5]~28 .lut_mask = 16'h5A5F;
defparam \myTimer|realTimer[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneiv_lcell_comb \MainController|timer_datain[5]~feeder (
// Equation(s):
// \MainController|timer_datain[5]~feeder_combout  = \MainController|arin [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [5]),
	.cin(gnd),
	.combout(\MainController|timer_datain[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|timer_datain[5]~feeder .lut_mask = 16'hFF00;
defparam \MainController|timer_datain[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N5
dffeas \MainController|timer_datain[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|timer_datain[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[5] .is_wysiwyg = "true";
defparam \MainController|timer_datain[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \myTimer|realTimer[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[5]~28_combout ),
	.asdata(\MainController|timer_datain [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[5] .is_wysiwyg = "true";
defparam \myTimer|realTimer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneiv_lcell_comb \myTimer|realTimer[6]~30 (
// Equation(s):
// \myTimer|realTimer[6]~30_combout  = (\myTimer|realTimer [6] & (\myTimer|realTimer[5]~29  $ (GND))) # (!\myTimer|realTimer [6] & (!\myTimer|realTimer[5]~29  & VCC))
// \myTimer|realTimer[6]~31  = CARRY((\myTimer|realTimer [6] & !\myTimer|realTimer[5]~29 ))

	.dataa(\myTimer|realTimer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[5]~29 ),
	.combout(\myTimer|realTimer[6]~30_combout ),
	.cout(\myTimer|realTimer[6]~31 ));
// synopsys translate_off
defparam \myTimer|realTimer[6]~30 .lut_mask = 16'hA50A;
defparam \myTimer|realTimer[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N27
dffeas \MainController|timer_datain[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[6] .is_wysiwyg = "true";
defparam \MainController|timer_datain[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N13
dffeas \myTimer|realTimer[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[6]~30_combout ),
	.asdata(\MainController|timer_datain [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[6] .is_wysiwyg = "true";
defparam \myTimer|realTimer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneiv_lcell_comb \myTimer|realTimer[7]~32 (
// Equation(s):
// \myTimer|realTimer[7]~32_combout  = (\myTimer|realTimer [7] & (!\myTimer|realTimer[6]~31 )) # (!\myTimer|realTimer [7] & ((\myTimer|realTimer[6]~31 ) # (GND)))
// \myTimer|realTimer[7]~33  = CARRY((!\myTimer|realTimer[6]~31 ) # (!\myTimer|realTimer [7]))

	.dataa(gnd),
	.datab(\myTimer|realTimer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[6]~31 ),
	.combout(\myTimer|realTimer[7]~32_combout ),
	.cout(\myTimer|realTimer[7]~33 ));
// synopsys translate_off
defparam \myTimer|realTimer[7]~32 .lut_mask = 16'h3C3F;
defparam \myTimer|realTimer[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \MainController|timer_datain[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[7] .is_wysiwyg = "true";
defparam \MainController|timer_datain[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N15
dffeas \myTimer|realTimer[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[7]~32_combout ),
	.asdata(\MainController|timer_datain [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[7] .is_wysiwyg = "true";
defparam \myTimer|realTimer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneiv_lcell_comb \myTimer|realTimer[8]~34 (
// Equation(s):
// \myTimer|realTimer[8]~34_combout  = (\myTimer|realTimer [8] & (\myTimer|realTimer[7]~33  $ (GND))) # (!\myTimer|realTimer [8] & (!\myTimer|realTimer[7]~33  & VCC))
// \myTimer|realTimer[8]~35  = CARRY((\myTimer|realTimer [8] & !\myTimer|realTimer[7]~33 ))

	.dataa(gnd),
	.datab(\myTimer|realTimer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[7]~33 ),
	.combout(\myTimer|realTimer[8]~34_combout ),
	.cout(\myTimer|realTimer[8]~35 ));
// synopsys translate_off
defparam \myTimer|realTimer[8]~34 .lut_mask = 16'hC30C;
defparam \myTimer|realTimer[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \MainController|timer_datain[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[8] .is_wysiwyg = "true";
defparam \MainController|timer_datain[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \myTimer|realTimer[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[8]~34_combout ),
	.asdata(\MainController|timer_datain [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[8] .is_wysiwyg = "true";
defparam \myTimer|realTimer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneiv_lcell_comb \myTimer|realTimer[9]~36 (
// Equation(s):
// \myTimer|realTimer[9]~36_combout  = (\myTimer|realTimer [9] & (!\myTimer|realTimer[8]~35 )) # (!\myTimer|realTimer [9] & ((\myTimer|realTimer[8]~35 ) # (GND)))
// \myTimer|realTimer[9]~37  = CARRY((!\myTimer|realTimer[8]~35 ) # (!\myTimer|realTimer [9]))

	.dataa(gnd),
	.datab(\myTimer|realTimer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[8]~35 ),
	.combout(\myTimer|realTimer[9]~36_combout ),
	.cout(\myTimer|realTimer[9]~37 ));
// synopsys translate_off
defparam \myTimer|realTimer[9]~36 .lut_mask = 16'h3C3F;
defparam \myTimer|realTimer[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \MainController|timer_datain[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[9] .is_wysiwyg = "true";
defparam \MainController|timer_datain[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N19
dffeas \myTimer|realTimer[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[9]~36_combout ),
	.asdata(\MainController|timer_datain [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[9] .is_wysiwyg = "true";
defparam \myTimer|realTimer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneiv_lcell_comb \myTimer|realTimer[10]~38 (
// Equation(s):
// \myTimer|realTimer[10]~38_combout  = (\myTimer|realTimer [10] & (\myTimer|realTimer[9]~37  $ (GND))) # (!\myTimer|realTimer [10] & (!\myTimer|realTimer[9]~37  & VCC))
// \myTimer|realTimer[10]~39  = CARRY((\myTimer|realTimer [10] & !\myTimer|realTimer[9]~37 ))

	.dataa(gnd),
	.datab(\myTimer|realTimer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[9]~37 ),
	.combout(\myTimer|realTimer[10]~38_combout ),
	.cout(\myTimer|realTimer[10]~39 ));
// synopsys translate_off
defparam \myTimer|realTimer[10]~38 .lut_mask = 16'hC30C;
defparam \myTimer|realTimer[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N7
dffeas \MainController|timer_datain[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[10] .is_wysiwyg = "true";
defparam \MainController|timer_datain[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N21
dffeas \myTimer|realTimer[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[10]~38_combout ),
	.asdata(\MainController|timer_datain [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[10] .is_wysiwyg = "true";
defparam \myTimer|realTimer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneiv_lcell_comb \myTimer|realTimer[11]~40 (
// Equation(s):
// \myTimer|realTimer[11]~40_combout  = (\myTimer|realTimer [11] & (!\myTimer|realTimer[10]~39 )) # (!\myTimer|realTimer [11] & ((\myTimer|realTimer[10]~39 ) # (GND)))
// \myTimer|realTimer[11]~41  = CARRY((!\myTimer|realTimer[10]~39 ) # (!\myTimer|realTimer [11]))

	.dataa(\myTimer|realTimer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[10]~39 ),
	.combout(\myTimer|realTimer[11]~40_combout ),
	.cout(\myTimer|realTimer[11]~41 ));
// synopsys translate_off
defparam \myTimer|realTimer[11]~40 .lut_mask = 16'h5A5F;
defparam \myTimer|realTimer[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N15
dffeas \MainController|timer_datain[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[11] .is_wysiwyg = "true";
defparam \MainController|timer_datain[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N23
dffeas \myTimer|realTimer[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[11]~40_combout ),
	.asdata(\MainController|timer_datain [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[11] .is_wysiwyg = "true";
defparam \myTimer|realTimer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneiv_lcell_comb \myTimer|realTimer[12]~42 (
// Equation(s):
// \myTimer|realTimer[12]~42_combout  = (\myTimer|realTimer [12] & (\myTimer|realTimer[11]~41  $ (GND))) # (!\myTimer|realTimer [12] & (!\myTimer|realTimer[11]~41  & VCC))
// \myTimer|realTimer[12]~43  = CARRY((\myTimer|realTimer [12] & !\myTimer|realTimer[11]~41 ))

	.dataa(gnd),
	.datab(\myTimer|realTimer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[11]~41 ),
	.combout(\myTimer|realTimer[12]~42_combout ),
	.cout(\myTimer|realTimer[12]~43 ));
// synopsys translate_off
defparam \myTimer|realTimer[12]~42 .lut_mask = 16'hC30C;
defparam \myTimer|realTimer[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N3
dffeas \MainController|timer_datain[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[12] .is_wysiwyg = "true";
defparam \MainController|timer_datain[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N25
dffeas \myTimer|realTimer[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[12]~42_combout ),
	.asdata(\MainController|timer_datain [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[12] .is_wysiwyg = "true";
defparam \myTimer|realTimer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneiv_lcell_comb \myTimer|realTimer[13]~44 (
// Equation(s):
// \myTimer|realTimer[13]~44_combout  = (\myTimer|realTimer [13] & (!\myTimer|realTimer[12]~43 )) # (!\myTimer|realTimer [13] & ((\myTimer|realTimer[12]~43 ) # (GND)))
// \myTimer|realTimer[13]~45  = CARRY((!\myTimer|realTimer[12]~43 ) # (!\myTimer|realTimer [13]))

	.dataa(\myTimer|realTimer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[12]~43 ),
	.combout(\myTimer|realTimer[13]~44_combout ),
	.cout(\myTimer|realTimer[13]~45 ));
// synopsys translate_off
defparam \myTimer|realTimer[13]~44 .lut_mask = 16'h5A5F;
defparam \myTimer|realTimer[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneiv_lcell_comb \MainController|timer_datain[13]~feeder (
// Equation(s):
// \MainController|timer_datain[13]~feeder_combout  = \MainController|arin [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [13]),
	.cin(gnd),
	.combout(\MainController|timer_datain[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|timer_datain[13]~feeder .lut_mask = 16'hFF00;
defparam \MainController|timer_datain[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N27
dffeas \MainController|timer_datain[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|timer_datain[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[13] .is_wysiwyg = "true";
defparam \MainController|timer_datain[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N27
dffeas \myTimer|realTimer[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[13]~44_combout ),
	.asdata(\MainController|timer_datain [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[13] .is_wysiwyg = "true";
defparam \myTimer|realTimer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneiv_lcell_comb \myTimer|realTimer[14]~46 (
// Equation(s):
// \myTimer|realTimer[14]~46_combout  = (\myTimer|realTimer [14] & (\myTimer|realTimer[13]~45  $ (GND))) # (!\myTimer|realTimer [14] & (!\myTimer|realTimer[13]~45  & VCC))
// \myTimer|realTimer[14]~47  = CARRY((\myTimer|realTimer [14] & !\myTimer|realTimer[13]~45 ))

	.dataa(gnd),
	.datab(\myTimer|realTimer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\myTimer|realTimer[13]~45 ),
	.combout(\myTimer|realTimer[14]~46_combout ),
	.cout(\myTimer|realTimer[14]~47 ));
// synopsys translate_off
defparam \myTimer|realTimer[14]~46 .lut_mask = 16'hC30C;
defparam \myTimer|realTimer[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneiv_lcell_comb \MainController|timer_datain[14]~feeder (
// Equation(s):
// \MainController|timer_datain[14]~feeder_combout  = \MainController|arin [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainController|timer_datain[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|timer_datain[14]~feeder .lut_mask = 16'hFF00;
defparam \MainController|timer_datain[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \MainController|timer_datain[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|timer_datain[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[14] .is_wysiwyg = "true";
defparam \MainController|timer_datain[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N29
dffeas \myTimer|realTimer[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[14]~46_combout ),
	.asdata(\MainController|timer_datain [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[14] .is_wysiwyg = "true";
defparam \myTimer|realTimer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneiv_lcell_comb \myTimer|realTimer[15]~48 (
// Equation(s):
// \myTimer|realTimer[15]~48_combout  = \myTimer|realTimer [15] $ (\myTimer|realTimer[14]~47 )

	.dataa(\myTimer|realTimer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myTimer|realTimer[14]~47 ),
	.combout(\myTimer|realTimer[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myTimer|realTimer[15]~48 .lut_mask = 16'h5A5A;
defparam \myTimer|realTimer[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneiv_lcell_comb \MainController|timer_datain[15]~feeder (
// Equation(s):
// \MainController|timer_datain[15]~feeder_combout  = \MainController|arin [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|timer_datain[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|timer_datain[15]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|timer_datain[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \MainController|timer_datain[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|timer_datain[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|timer_datain[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|timer_datain [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|timer_datain[15] .is_wysiwyg = "true";
defparam \MainController|timer_datain[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N31
dffeas \myTimer|realTimer[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\myTimer|realTimer[15]~48_combout ),
	.asdata(\MainController|timer_datain [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myTimer|realTimer[8]~18_combout ),
	.ena(\myTimer|realTimer[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|realTimer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|realTimer[15] .is_wysiwyg = "true";
defparam \myTimer|realTimer[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \myTimer|dataout[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[15] .is_wysiwyg = "true";
defparam \myTimer|dataout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneiv_lcell_comb \MainController|Selector55~0 (
// Equation(s):
// \MainController|Selector55~0_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [15])) # (!\MainController|romReg [3] & ((\myTimer|dataout [15])))))

	.dataa(\MainController|INTR [15]),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(\myTimer|dataout [15]),
	.datad(\MainController|romReg [3]),
	.cin(gnd),
	.combout(\MainController|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector55~0 .lut_mask = 16'h88C0;
defparam \MainController|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneiv_lcell_comb \MainALU|Add0~30 (
// Equation(s):
// \MainALU|Add0~30_combout  = (\MainController|arin [15] & ((\MainController|brin [15] & (\MainALU|Add0~29  & VCC)) # (!\MainController|brin [15] & (!\MainALU|Add0~29 )))) # (!\MainController|arin [15] & ((\MainController|brin [15] & (!\MainALU|Add0~29 )) # 
// (!\MainController|brin [15] & ((\MainALU|Add0~29 ) # (GND)))))
// \MainALU|Add0~31  = CARRY((\MainController|arin [15] & (!\MainController|brin [15] & !\MainALU|Add0~29 )) # (!\MainController|arin [15] & ((!\MainALU|Add0~29 ) # (!\MainController|brin [15]))))

	.dataa(\MainController|arin [15]),
	.datab(\MainController|brin [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~29 ),
	.combout(\MainALU|Add0~30_combout ),
	.cout(\MainALU|Add0~31 ));
// synopsys translate_off
defparam \MainALU|Add0~30 .lut_mask = 16'h9617;
defparam \MainALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose [0] = (\MainController|brin [1]) # (((\MainController|brin [0] & !\MainController|arin [15])) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[0]~6_combout ))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|brin [0]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[0]~6_combout ),
	.datad(\MainController|arin [15]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[0] .lut_mask = 16'hAFEF;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneiv_lcell_comb \MainALU|Mux16~1 (
// Equation(s):
// \MainALU|Mux16~1_combout  = (\MainController|functionSelect [1] & (((\MainController|functionSelect [0])))) # (!\MainController|functionSelect [1] & ((\MainController|functionSelect [0] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a 
// [15])) # (!\MainController|functionSelect [0] & ((!\MainALU|Div0|auto_generated|divider|divider|selnose [0])))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a [15]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose [0]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~1 .lut_mask = 16'hFA03;
defparam \MainALU|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneiv_lcell_comb \MainALU|Mux16~2 (
// Equation(s):
// \MainALU|Mux16~2_combout  = (\MainController|arin [15] & ((\MainALU|Mux16~1_combout  $ (\MainController|functionSelect [1])))) # (!\MainController|arin [15] & ((\MainALU|Mux16~1_combout ) # ((\MainController|brin [15] & \MainController|functionSelect 
// [1]))))

	.dataa(\MainController|arin [15]),
	.datab(\MainController|brin [15]),
	.datac(\MainALU|Mux16~1_combout ),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~2 .lut_mask = 16'h5EF0;
defparam \MainALU|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneiv_lcell_comb \MainALU|Mux16~3 (
// Equation(s):
// \MainALU|Mux16~3_combout  = (\MainALU|Mux19~2_combout  & (((\MainALU|Mux16~2_combout ) # (!\MainALU|Mux19~1_combout )))) # (!\MainALU|Mux19~2_combout  & (\MainALU|Add0~30_combout  & ((\MainALU|Mux19~1_combout ))))

	.dataa(\MainALU|Mux19~2_combout ),
	.datab(\MainALU|Add0~30_combout ),
	.datac(\MainALU|Mux16~2_combout ),
	.datad(\MainALU|Mux19~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~3 .lut_mask = 16'hE4AA;
defparam \MainALU|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneiv_lcell_comb \MainALU|Mux16~4 (
// Equation(s):
// \MainALU|Mux16~4_combout  = (\MainALU|Mux19~0_combout  & ((\MainALU|Mux16~3_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_combout ))) # (!\MainALU|Mux16~3_combout  & (\MainALU|Add1~30_combout )))) # 
// (!\MainALU|Mux19~0_combout  & (((\MainALU|Mux16~3_combout ))))

	.dataa(\MainALU|Mux19~0_combout ),
	.datab(\MainALU|Add1~30_combout ),
	.datac(\MainALU|Mux16~3_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~4 .lut_mask = 16'hF858;
defparam \MainALU|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneiv_lcell_comb \MainALU|ShiftLeft0~55 (
// Equation(s):
// \MainALU|ShiftLeft0~55_combout  = (\MainController|brin [2] & (\MainALU|ShiftLeft0~37_combout )) # (!\MainController|brin [2] & ((\MainALU|ShiftLeft0~32_combout )))

	.dataa(\MainController|brin [2]),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~37_combout ),
	.datad(\MainALU|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~55 .lut_mask = 16'hF5A0;
defparam \MainALU|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneiv_lcell_comb \MainALU|ShiftLeft0~59 (
// Equation(s):
// \MainALU|ShiftLeft0~59_combout  = (\MainController|brin [3] & ((\MainALU|ShiftLeft0~55_combout ))) # (!\MainController|brin [3] & (\MainALU|ShiftLeft0~58_combout ))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|ShiftLeft0~58_combout ),
	.datac(gnd),
	.datad(\MainALU|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~59 .lut_mask = 16'hEE44;
defparam \MainALU|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneiv_lcell_comb \MainALU|Mux16~0 (
// Equation(s):
// \MainALU|Mux16~0_combout  = (\MainController|functionSelect [0] & (\MainALU|Mux27~0_combout  & (\MainALU|ShiftRight0~22_combout ))) # (!\MainController|functionSelect [0] & (((\MainALU|ShiftLeft0~59_combout ))))

	.dataa(\MainALU|Mux27~0_combout ),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainALU|ShiftRight0~22_combout ),
	.datad(\MainALU|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~0 .lut_mask = 16'hB380;
defparam \MainALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneiv_lcell_comb \MainALU|Mux16~5 (
// Equation(s):
// \MainALU|Mux16~5_combout  = (\MainALU|Mux17~0_combout  & ((\MainALU|Mux16~0_combout ) # ((!\MainController|functionSelect [3] & \MainALU|Mux16~4_combout )))) # (!\MainALU|Mux17~0_combout  & (!\MainController|functionSelect [3] & (\MainALU|Mux16~4_combout 
// )))

	.dataa(\MainALU|Mux17~0_combout ),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|Mux16~4_combout ),
	.datad(\MainALU|Mux16~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~5 .lut_mask = 16'hBA30;
defparam \MainALU|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneiv_lcell_comb \MainALU|dataAcc[15] (
// Equation(s):
// \MainALU|dataAcc [15] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux16~5_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [15]))

	.dataa(\MainALU|dataAcc [15]),
	.datab(gnd),
	.datac(\MainALU|Mux16~5_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [15]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[15] .lut_mask = 16'hF0AA;
defparam \MainALU|dataAcc[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N8
cycloneiv_io_ibuf \portIn[15]~input (
	.i(portIn[15]),
	.ibar(gnd),
	.o(\portIn[15]~input_o ));
// synopsys translate_off
defparam \portIn[15]~input .bus_hold = "false";
defparam \portIn[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneiv_lcell_comb \MainController|Selector55~2 (
// Equation(s):
// \MainController|Selector55~2_combout  = (\portIn[15]~input_o  & ((\MainController|CurrentState.PState0~q ) # ((\MainController|romReg [7] & !\MainController|arin[10]~2_combout )))) # (!\portIn[15]~input_o  & (\MainController|romReg [7] & 
// ((!\MainController|arin[10]~2_combout ))))

	.dataa(\portIn[15]~input_o ),
	.datab(\MainController|romReg [7]),
	.datac(\MainController|CurrentState.PState0~q ),
	.datad(\MainController|arin[10]~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector55~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector55~2 .lut_mask = 16'hA0EC;
defparam \MainController|Selector55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|~QUARTUS_CREATED_GND~I (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~58 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~58_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~57  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout ))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|~QUARTUS_CREATED_GND~I_combout ),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~57 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~58_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~58 .lut_mask = 16'hA55A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~54 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~54_combout  = !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~53 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~53 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~54_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~54 .lut_mask = 16'h0F0F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~62 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~62_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~58_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~61  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~54_combout ))

	.dataa(gnd),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~58_combout ),
	.datac(gnd),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~54_combout ),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~61 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~62_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~62 .lut_mask = 16'hC33C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneiv_lcell_comb \MainALU|Selector15~0 (
// Equation(s):
// \MainALU|Selector15~0_combout  = (\MainController|brin [4] & (\MainALU|ShiftLeft0~59_combout  & (\MainController|functionSelect [3] & \MainALU|ShiftLeft0~14_combout )))

	.dataa(\MainController|brin [4]),
	.datab(\MainALU|ShiftLeft0~59_combout ),
	.datac(\MainController|functionSelect [3]),
	.datad(\MainALU|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector15~0 .lut_mask = 16'h8000;
defparam \MainALU|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneiv_lcell_comb \MainALU|Selector15~1 (
// Equation(s):
// \MainALU|Selector15~1_combout  = (!\MainController|functionSelect [0] & ((\MainALU|Selector15~0_combout ) # ((!\MainController|functionSelect [3] & \MainALU|Add1~32_combout ))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainALU|Add1~32_combout ),
	.datad(\MainALU|Selector15~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector15~1 .lut_mask = 16'h3310;
defparam \MainALU|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneiv_lcell_comb \MainALU|Selector15~2 (
// Equation(s):
// \MainALU|Selector15~2_combout  = (\MainALU|Selector15~1_combout ) # ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~62_combout  & (\MainController|functionSelect [0] & !\MainController|functionSelect [3])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~62_combout ),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainALU|Selector15~1_combout ),
	.datad(\MainController|functionSelect [3]),
	.cin(gnd),
	.combout(\MainALU|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector15~2 .lut_mask = 16'hF0F8;
defparam \MainALU|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneiv_lcell_comb \MainALU|Selector15~3 (
// Equation(s):
// \MainALU|Selector15~3_combout  = (\MainALU|Selector15~2_combout  & (!\MainController|functionSelect [2] & (\MainController|functionSelect [3] $ (\MainController|functionSelect [1]))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainALU|Selector15~2_combout ),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector15~3 .lut_mask = 16'h0060;
defparam \MainALU|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneiv_lcell_comb \MainALU|Selector15~4 (
// Equation(s):
// \MainALU|Selector15~4_combout  = (\MainALU|dataAcc~0_combout  & ((\MainALU|Selector15~3_combout ) # ((\MainController|functionSelect [2] & \MainALU|Mux7~2_combout ))))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainALU|Mux7~2_combout ),
	.datac(\MainALU|Selector15~3_combout ),
	.datad(\MainALU|dataAcc~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector15~4 .lut_mask = 16'hF800;
defparam \MainALU|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneiv_lcell_comb \MainALU|dataAcc[31] (
// Equation(s):
// \MainALU|dataAcc [31] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Selector15~4_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [31]))

	.dataa(\MainALU|dataAcc [31]),
	.datab(gnd),
	.datac(\MainALU|Selector15~4_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [31]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[31] .lut_mask = 16'hF0AA;
defparam \MainALU|dataAcc[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N13
dffeas \MainController|hacc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[15] .is_wysiwyg = "true";
defparam \MainController|hacc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneiv_lcell_comb \MainController|Selector55~1 (
// Equation(s):
// \MainController|Selector55~1_combout  = (\MainController|CurrentState.State25~q  & ((\myRam|ram_rtl_0|auto_generated|ram_block1a15 ) # ((!\MainController|arin[10]~1_combout  & \MainController|brin [15])))) # (!\MainController|CurrentState.State25~q  & 
// (!\MainController|arin[10]~1_combout  & (\MainController|brin [15])))

	.dataa(\MainController|CurrentState.State25~q ),
	.datab(\MainController|arin[10]~1_combout ),
	.datac(\MainController|brin [15]),
	.datad(\myRam|ram_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\MainController|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector55~1 .lut_mask = 16'hBA30;
defparam \MainController|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneiv_lcell_comb \MainController|Selector55~3 (
// Equation(s):
// \MainController|Selector55~3_combout  = (\MainController|Selector55~2_combout ) # ((\MainController|Selector55~1_combout ) # ((\MainController|arin[10]~0_combout  & \MainController|hacc [15])))

	.dataa(\MainController|Selector55~2_combout ),
	.datab(\MainController|arin[10]~0_combout ),
	.datac(\MainController|hacc [15]),
	.datad(\MainController|Selector55~1_combout ),
	.cin(gnd),
	.combout(\MainController|Selector55~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector55~3 .lut_mask = 16'hFFEA;
defparam \MainController|Selector55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneiv_lcell_comb \MainController|Selector55~4 (
// Equation(s):
// \MainController|Selector55~4_combout  = (\MainController|Selector55~0_combout ) # ((\MainController|Selector55~3_combout ) # ((\MainController|CurrentState.State7~q  & \MainALU|dataAcc [15])))

	.dataa(\MainController|Selector55~0_combout ),
	.datab(\MainController|CurrentState.State7~q ),
	.datac(\MainALU|dataAcc [15]),
	.datad(\MainController|Selector55~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector55~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector55~4 .lut_mask = 16'hFFEA;
defparam \MainController|Selector55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N7
dffeas \MainController|arin[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector55~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[15] .is_wysiwyg = "true";
defparam \MainController|arin[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneiv_lcell_comb \MainController|INTR[15]~feeder (
// Equation(s):
// \MainController|INTR[15]~feeder_combout  = \MainController|arin [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [15]),
	.cin(gnd),
	.combout(\MainController|INTR[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|INTR[15]~feeder .lut_mask = 16'hFF00;
defparam \MainController|INTR[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \MainController|INTR[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|INTR[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|INTR[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|INTR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|INTR[15] .is_wysiwyg = "true";
defparam \MainController|INTR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneiv_lcell_comb \MainController|ram_data_out[0]~0 (
// Equation(s):
// \MainController|ram_data_out[0]~0_combout  = (!\MainController|always0~0_combout  & (((!\MainController|INTR [8]) # (!\exINT~input_o )) # (!\MainController|INTR [15])))

	.dataa(\MainController|INTR [15]),
	.datab(\exINT~input_o ),
	.datac(\MainController|INTR [8]),
	.datad(\MainController|always0~0_combout ),
	.cin(gnd),
	.combout(\MainController|ram_data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ram_data_out[0]~0 .lut_mask = 16'h007F;
defparam \MainController|ram_data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N23
dffeas \MainController|CurrentState.State2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.State1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State2 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State2 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N15
dffeas \MainController|CurrentState.State3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.State2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State3 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneiv_lcell_comb \MainController|Selector53~0 (
// Equation(s):
// \MainController|Selector53~0_combout  = (\MainController|CurrentState.IDLE~q ) # ((\MainController|rom_cs~q  & !\MainController|CurrentState.State3~q ))

	.dataa(\MainController|CurrentState.IDLE~q ),
	.datab(gnd),
	.datac(\MainController|rom_cs~q ),
	.datad(\MainController|CurrentState.State3~q ),
	.cin(gnd),
	.combout(\MainController|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector53~0 .lut_mask = 16'hAAFA;
defparam \MainController|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N9
dffeas \MainController|rom_cs (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|rom_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|rom_cs .is_wysiwyg = "true";
defparam \MainController|rom_cs .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N27
dffeas \MainController|romReg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[14] .is_wysiwyg = "true";
defparam \MainController|romReg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneiv_lcell_comb \MainController|CurrentState~38 (
// Equation(s):
// \MainController|CurrentState~38_combout  = (!\MainController|romReg [14] & (\MainController|romReg [15] & (!\MainController|romReg [13] & \MainController|CurrentState.State3~q )))

	.dataa(\MainController|romReg [14]),
	.datab(\MainController|romReg [15]),
	.datac(\MainController|romReg [13]),
	.datad(\MainController|CurrentState.State3~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState~38_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState~38 .lut_mask = 16'h0400;
defparam \MainController|CurrentState~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N9
dffeas \MainController|CurrentState.NBranch0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.NBranch0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.NBranch0 .is_wysiwyg = "true";
defparam \MainController|CurrentState.NBranch0 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \MainController|CurrentState.NBranch1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.NBranch0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.NBranch1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.NBranch1 .is_wysiwyg = "true";
defparam \MainController|CurrentState.NBranch1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \MainController|CurrentState.TState1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.TState0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.TState1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.TState1 .is_wysiwyg = "true";
defparam \MainController|CurrentState.TState1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneiv_lcell_comb \MainController|WideOr7 (
// Equation(s):
// \MainController|WideOr7~combout  = (!\MainController|CurrentState.NBranch1~q  & (!\MainController|CurrentState.TState1~q  & \MainController|WideOr7~0_combout ))

	.dataa(gnd),
	.datab(\MainController|CurrentState.NBranch1~q ),
	.datac(\MainController|CurrentState.TState1~q ),
	.datad(\MainController|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\MainController|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \MainController|WideOr7 .lut_mask = 16'h0300;
defparam \MainController|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \MainController|CurrentState.CheckINT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|WideOr7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.CheckINT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.CheckINT .is_wysiwyg = "true";
defparam \MainController|CurrentState.CheckINT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneiv_lcell_comb \MainController|CurrentState.PINT~0 (
// Equation(s):
// \MainController|CurrentState.PINT~0_combout  = !\MainController|CurrentState.CheckINT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|CurrentState.CheckINT~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState.PINT~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState.PINT~0 .lut_mask = 16'h00FF;
defparam \MainController|CurrentState.PINT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \MainController|CurrentState.PINT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState.PINT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.PINT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.PINT .is_wysiwyg = "true";
defparam \MainController|CurrentState.PINT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneiv_lcell_comb \MainController|Selector43~0 (
// Equation(s):
// \MainController|Selector43~0_combout  = (\MainController|CurrentState.PINT~q ) # ((\MainController|CurrentState.IDLE~q  & \MainController|ProgramCounter [7]))

	.dataa(\MainController|CurrentState.PINT~q ),
	.datab(gnd),
	.datac(\MainController|CurrentState.IDLE~q ),
	.datad(\MainController|ProgramCounter [7]),
	.cin(gnd),
	.combout(\MainController|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector43~0 .lut_mask = 16'hFAAA;
defparam \MainController|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N11
dffeas \MainController|CurrentState.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.IDLE .is_wysiwyg = "true";
defparam \MainController|CurrentState.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneiv_lcell_comb \MainController|CurrentState~41 (
// Equation(s):
// \MainController|CurrentState~41_combout  = (\MainController|CurrentState.IDLE~q  & !\MainController|ProgramCounter [7])

	.dataa(\MainController|CurrentState.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [7]),
	.cin(gnd),
	.combout(\MainController|CurrentState~41_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState~41 .lut_mask = 16'h00AA;
defparam \MainController|CurrentState~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N5
dffeas \MainController|CurrentState.State1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State1 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneiv_lcell_comb \MainController|Selector54~0 (
// Equation(s):
// \MainController|Selector54~0_combout  = (\MainController|CurrentState.State1~q ) # ((\MainController|re~q  & !\MainController|CurrentState.State3~q ))

	.dataa(gnd),
	.datab(\MainController|CurrentState.State1~q ),
	.datac(\MainController|re~q ),
	.datad(\MainController|CurrentState.State3~q ),
	.cin(gnd),
	.combout(\MainController|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector54~0 .lut_mask = 16'hCCFC;
defparam \MainController|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneiv_lcell_comb \MainController|re~feeder (
// Equation(s):
// \MainController|re~feeder_combout  = \MainController|Selector54~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|Selector54~0_combout ),
	.cin(gnd),
	.combout(\MainController|re~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|re~feeder .lut_mask = 16'hFF00;
defparam \MainController|re~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N1
dffeas \MainController|re (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|re~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|ram_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|re~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|re .is_wysiwyg = "true";
defparam \MainController|re .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneiv_clkctrl \MainController|re~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MainController|re~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MainController|re~clkctrl_outclk ));
// synopsys translate_off
defparam \MainController|re~clkctrl .clock_type = "global clock";
defparam \MainController|re~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \MainController|romReg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|romReg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[10] .is_wysiwyg = "true";
defparam \MainController|romReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneiv_lcell_comb \MainController|arin[10]~1 (
// Equation(s):
// \MainController|arin[10]~1_combout  = (\MainController|romReg [10]) # (!\MainController|CurrentState.State8~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|romReg [10]),
	.datad(\MainController|CurrentState.State8~q ),
	.cin(gnd),
	.combout(\MainController|arin[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[10]~1 .lut_mask = 16'hF0FF;
defparam \MainController|arin[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneiv_lcell_comb \MainALU|ShiftLeft0~75 (
// Equation(s):
// \MainALU|ShiftLeft0~75_combout  = (!\MainController|brin [2] & ((\MainController|brin [0] & ((\MainALU|ShiftLeft0~6_combout ))) # (!\MainController|brin [0] & (\MainALU|ShiftLeft0~7_combout ))))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|brin [2]),
	.datac(\MainALU|ShiftLeft0~7_combout ),
	.datad(\MainALU|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~75 .lut_mask = 16'h3210;
defparam \MainALU|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneiv_lcell_comb \MainALU|ShiftLeft0~76 (
// Equation(s):
// \MainALU|ShiftLeft0~76_combout  = (\MainController|brin [3] & ((\MainALU|ShiftLeft0~12_combout ) # ((\MainALU|ShiftLeft0~75_combout )))) # (!\MainController|brin [3] & (((\MainALU|ShiftLeft0~66_combout ))))

	.dataa(\MainALU|ShiftLeft0~12_combout ),
	.datab(\MainController|brin [3]),
	.datac(\MainALU|ShiftLeft0~75_combout ),
	.datad(\MainALU|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~76 .lut_mask = 16'hFBC8;
defparam \MainALU|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneiv_lcell_comb \MainALU|ShiftLeft0~82 (
// Equation(s):
// \MainALU|ShiftLeft0~82_combout  = (!\MainController|brin [0] & (\MainController|arin [0] & (!\MainController|brin [1] & \MainALU|ShiftLeft0~60_combout )))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [0]),
	.datac(\MainController|brin [1]),
	.datad(\MainALU|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~82 .lut_mask = 16'h0400;
defparam \MainALU|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneiv_lcell_comb \MainALU|ShiftLeft0~77 (
// Equation(s):
// \MainALU|ShiftLeft0~77_combout  = (\MainController|brin [4] & ((\MainALU|ShiftLeft0~82_combout ))) # (!\MainController|brin [4] & (\MainALU|ShiftLeft0~76_combout ))

	.dataa(\MainController|brin [4]),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~76_combout ),
	.datad(\MainALU|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~77 .lut_mask = 16'hFA50;
defparam \MainALU|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneiv_lcell_comb \MainALU|Add0~32 (
// Equation(s):
// \MainALU|Add0~32_combout  = !\MainALU|Add0~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Add0~31 ),
	.combout(\MainALU|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Add0~32 .lut_mask = 16'h0F0F;
defparam \MainALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneiv_lcell_comb \MainALU|Selector0~0 (
// Equation(s):
// \MainALU|Selector0~0_combout  = (\MainController|functionSelect [0] & ((\MainController|functionSelect [1] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_combout )) # (!\MainController|functionSelect [1] & 
// ((\MainALU|Add0~32_combout )))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~32_combout ),
	.datab(\MainALU|Add0~32_combout ),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector0~0 .lut_mask = 16'hA0C0;
defparam \MainALU|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneiv_lcell_comb \MainALU|Selector0~1 (
// Equation(s):
// \MainALU|Selector0~1_combout  = (!\MainController|functionSelect [3] & ((\MainALU|Selector0~0_combout ) # ((\MainALU|Mux14~0_combout  & !\MainController|functionSelect [0]))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainALU|Mux14~0_combout ),
	.datac(\MainALU|Selector0~0_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector0~1 .lut_mask = 16'h5054;
defparam \MainALU|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneiv_lcell_comb \MainALU|Selector0~2 (
// Equation(s):
// \MainALU|Selector0~2_combout  = (\MainALU|Selector0~1_combout ) # ((\MainALU|ShiftLeft0~77_combout  & (\MainController|functionSelect [3] & \MainALU|Mux11~0_combout )))

	.dataa(\MainALU|ShiftLeft0~77_combout ),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|Selector0~1_combout ),
	.datad(\MainALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector0~2 .lut_mask = 16'hF8F0;
defparam \MainALU|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneiv_lcell_comb \MainALU|Selector0~3 (
// Equation(s):
// \MainALU|Selector0~3_combout  = (\MainALU|dataAcc~0_combout  & ((\MainController|functionSelect [2] & ((\MainALU|Mux7~2_combout ))) # (!\MainController|functionSelect [2] & (\MainALU|Selector0~2_combout ))))

	.dataa(\MainALU|Selector0~2_combout ),
	.datab(\MainALU|Mux7~2_combout ),
	.datac(\MainALU|dataAcc~0_combout ),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Selector0~3 .lut_mask = 16'hC0A0;
defparam \MainALU|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneiv_lcell_comb \MainALU|dataAcc[16] (
// Equation(s):
// \MainALU|dataAcc [16] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Selector0~3_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [16]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [16]),
	.datac(\MainALU|Selector0~3_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [16]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[16] .lut_mask = 16'hF0CC;
defparam \MainALU|dataAcc[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \MainController|hacc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainALU|dataAcc [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|hacc[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|hacc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|hacc[0] .is_wysiwyg = "true";
defparam \MainController|hacc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneiv_lcell_comb \MainController|Selector70~0 (
// Equation(s):
// \MainController|Selector70~0_combout  = (\MainController|arin[10]~2_combout  & (\MainController|hacc [0] & (\MainController|arin[10]~0_combout ))) # (!\MainController|arin[10]~2_combout  & ((\MainController|romReg [0]) # ((\MainController|hacc [0] & 
// \MainController|arin[10]~0_combout ))))

	.dataa(\MainController|arin[10]~2_combout ),
	.datab(\MainController|hacc [0]),
	.datac(\MainController|arin[10]~0_combout ),
	.datad(\MainController|romReg [0]),
	.cin(gnd),
	.combout(\MainController|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector70~0 .lut_mask = 16'hD5C0;
defparam \MainController|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneiv_io_ibuf \portIn[0]~input (
	.i(portIn[0]),
	.ibar(gnd),
	.o(\portIn[0]~input_o ));
// synopsys translate_off
defparam \portIn[0]~input .bus_hold = "false";
defparam \portIn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y16_N1
dffeas \myTimer|dataout[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myTimer|realTimer [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myTimer|dataout[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myTimer|dataout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myTimer|dataout[0] .is_wysiwyg = "true";
defparam \myTimer|dataout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneiv_lcell_comb \MainController|Selector70~1 (
// Equation(s):
// \MainController|Selector70~1_combout  = (\MainController|CurrentState.NBranch0~q  & ((\MainController|romReg [3] & (\MainController|INTR [0])) # (!\MainController|romReg [3] & ((\myTimer|dataout [0])))))

	.dataa(\MainController|INTR [0]),
	.datab(\MainController|CurrentState.NBranch0~q ),
	.datac(\myTimer|dataout [0]),
	.datad(\MainController|romReg [3]),
	.cin(gnd),
	.combout(\MainController|Selector70~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector70~1 .lut_mask = 16'h88C0;
defparam \MainController|Selector70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneiv_lcell_comb \MainALU|Mux31~0 (
// Equation(s):
// \MainALU|Mux31~0_combout  = (\MainALU|ShiftLeft0~22_combout  & (((\MainALU|ShiftRight0~23_combout ) # (\MainALU|Mux30~1_combout )))) # (!\MainALU|ShiftLeft0~22_combout  & (\MainController|arin [0] & ((!\MainALU|Mux30~1_combout ))))

	.dataa(\MainALU|ShiftLeft0~22_combout ),
	.datab(\MainController|arin [0]),
	.datac(\MainALU|ShiftRight0~23_combout ),
	.datad(\MainALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~0 .lut_mask = 16'hAAE4;
defparam \MainALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneiv_lcell_comb \MainALU|Mux31~1 (
// Equation(s):
// \MainALU|Mux31~1_combout  = (\MainALU|Mux31~0_combout  & ((\MainALU|ShiftRight0~26_combout ) # ((!\MainALU|Mux30~1_combout )))) # (!\MainALU|Mux31~0_combout  & (((\MainController|arin [1] & \MainALU|Mux30~1_combout ))))

	.dataa(\MainALU|ShiftRight0~26_combout ),
	.datab(\MainALU|Mux31~0_combout ),
	.datac(\MainController|arin [1]),
	.datad(\MainALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~1 .lut_mask = 16'hB8CC;
defparam \MainALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneiv_lcell_comb \MainALU|Mux31~2 (
// Equation(s):
// \MainALU|Mux31~2_combout  = (\MainController|brin [0] & (\MainController|functionSelect [1] $ (((\MainController|arin [0] & \MainController|functionSelect [0]))))) # (!\MainController|brin [0] & (\MainController|functionSelect [1] & (\MainController|arin 
// [0] $ (\MainController|functionSelect [0]))))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|arin [0]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~2 .lut_mask = 16'h62A8;
defparam \MainALU|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~106 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~106_combout  = (\MainController|brin [15] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~92_combout )) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~92_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout )))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~92_combout ),
	.datab(\MainController|brin [15]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[238]~106_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~106 .lut_mask = 16'hABA8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~107 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~107_combout  = (\MainController|brin [15] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93_combout )) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout )))))

	.dataa(\MainController|brin [15]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~93_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[237]~107_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~107 .lut_mask = 16'hCDC8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~108 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~108_combout  = (\MainController|brin [15] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~94_combout )) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~94_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout )))))

	.dataa(\MainController|brin [15]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~94_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[236]~108_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~108 .lut_mask = 16'hCDC8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~109 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~109_combout  = (\MainController|brin [15] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95_combout )) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout )))))

	.dataa(\MainController|brin [15]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~95_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[235]~109_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~109 .lut_mask = 16'hCDC8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~110 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~110_combout  = (\MainController|brin [15] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~96_combout )) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~96_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout )))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~96_combout ),
	.datab(\MainController|brin [15]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[234]~110_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~110 .lut_mask = 16'hAAB8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~111 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~111_combout  = (\MainController|brin [15] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97_combout )) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout )))))

	.dataa(\MainController|brin [15]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~97_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[233]~111_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~111 .lut_mask = 16'hCCD8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~112 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~112_combout  = (\MainController|brin [15] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~98_combout )) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~98_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout )))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~98_combout ),
	.datab(\MainController|brin [15]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[232]~112_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~112 .lut_mask = 16'hAAB8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~113 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~113_combout  = (\MainController|brin [15] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99_combout )) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout )))))

	.dataa(\MainController|brin [15]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~99_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[231]~113_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~113 .lut_mask = 16'hCCD8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[230]~114 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[230]~114_combout  = (\MainController|brin [15] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~100_combout )) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~100_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout )))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~100_combout ),
	.datab(\MainController|brin [15]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[230]~114_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[230]~114 .lut_mask = 16'hAAB8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[230]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[229]~115 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[229]~115_combout  = (\MainController|brin [15] & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101_combout )))) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.datab(\MainController|brin [15]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~101_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[229]~115_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[229]~115 .lut_mask = 16'hF0E2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[229]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[228]~116 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[228]~116_combout  = (\MainController|brin [15] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~102_combout )) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~102_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout )))))

	.dataa(\MainController|brin [15]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~102_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[228]~116_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[228]~116 .lut_mask = 16'hCCD8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[228]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[227]~117 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[227]~117_combout  = (\MainController|brin [15] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103_combout )) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout )))))

	.dataa(\MainController|brin [15]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~103_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[227]~117_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[227]~117 .lut_mask = 16'hCCD8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[227]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[226]~118 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[226]~118_combout  = (\MainController|brin [15] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~104_combout )) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~104_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout )))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~104_combout ),
	.datab(\MainController|brin [15]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[226]~118_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[226]~118 .lut_mask = 16'hAAB8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[226]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[225]~119 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[225]~119_combout  = (\MainController|brin [15] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105_combout )) # (!\MainController|brin [15] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout )))))

	.dataa(\MainController|brin [15]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~105_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[225]~119_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[225]~119 .lut_mask = 16'hCCD8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[225]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[224]~120 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[224]~120_combout  = (\MainController|brin [15] & (\MainController|arin [1])) # (!\MainController|brin [15] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\MainController|arin [1])) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout )))))

	.dataa(\MainController|arin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.datac(\MainController|brin [15]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[224]~120_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[224]~120 .lut_mask = 16'hAAAC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[224]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout  = CARRY((\MainController|arin [0]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [0]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 .lut_mask = 16'h00BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[224]~120_combout  & (\MainController|brin [1] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[224]~120_combout  & ((\MainController|brin [1]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[224]~120_combout ),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 .lut_mask = 16'h004D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout  = CARRY((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[225]~119_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout )) # (!\MainController|brin [2] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[225]~119_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[225]~119_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 .lut_mask = 16'h004D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout  = CARRY((\MainController|brin [3] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[226]~118_combout ))) # (!\MainController|brin [3] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[226]~118_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[226]~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout  = CARRY((\MainController|brin [4] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[227]~117_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout )) # (!\MainController|brin [4] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[227]~117_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout ))))

	.dataa(\MainController|brin [4]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[227]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 .lut_mask = 16'h004D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[228]~116_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[228]~116_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[228]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[229]~115_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[229]~115_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[229]~115_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[230]~114_combout  & (\MainController|brin [7] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[230]~114_combout  & ((\MainController|brin [7]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[230]~114_combout ),
	.datab(\MainController|brin [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 .lut_mask = 16'h004D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[231]~113_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout ) # 
// (!\MainController|brin [8]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[231]~113_combout  & (!\MainController|brin [8] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[231]~113_combout ),
	.datab(\MainController|brin [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout  = CARRY((\MainController|brin [9] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[232]~112_combout ))) # (!\MainController|brin [9] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[232]~112_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout )))

	.dataa(\MainController|brin [9]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[232]~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout  = CARRY((\MainController|brin [10] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[233]~111_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout )) # (!\MainController|brin [10] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[233]~111_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout ))))

	.dataa(\MainController|brin [10]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[233]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 .lut_mask = 16'h004D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout  = CARRY((\MainController|brin [11] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[234]~110_combout ))) # (!\MainController|brin [11] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[234]~110_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout )))

	.dataa(\MainController|brin [11]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[234]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[235]~109_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout ) # 
// (!\MainController|brin [12]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[235]~109_combout  & (!\MainController|brin [12] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[235]~109_combout ),
	.datab(\MainController|brin [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout  = CARRY((\MainController|brin [13] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[236]~108_combout ))) # (!\MainController|brin [13] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[236]~108_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout )))

	.dataa(\MainController|brin [13]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[236]~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[237]~107_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout ) # 
// (!\MainController|brin [14]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[237]~107_combout  & (!\MainController|brin [14] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[237]~107_combout ),
	.datab(\MainController|brin [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout  = CARRY((\MainController|brin [15] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[238]~106_combout ))) # (!\MainController|brin [15] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[238]~106_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout )))

	.dataa(\MainController|brin [15]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[238]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneiv_lcell_comb \MainALU|Mux31~3 (
// Equation(s):
// \MainALU|Mux31~3_combout  = (\MainController|functionSelect [0] & (((\MainALU|Mux31~2_combout )))) # (!\MainController|functionSelect [0] & ((\MainController|functionSelect [1] & (\MainALU|Mux31~2_combout )) # (!\MainController|functionSelect [1] & 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout )))))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainALU|Mux31~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~3 .lut_mask = 16'hE0F1;
defparam \MainALU|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneiv_lcell_comb \MainALU|Mux31~4 (
// Equation(s):
// \MainALU|Mux31~4_combout  = (\MainALU|Mux19~1_combout  & ((\MainALU|Mux19~2_combout  & (\MainALU|Mux31~3_combout )) # (!\MainALU|Mux19~2_combout  & ((\MainALU|Add0~0_combout ))))) # (!\MainALU|Mux19~1_combout  & (\MainALU|Mux19~2_combout ))

	.dataa(\MainALU|Mux19~1_combout ),
	.datab(\MainALU|Mux19~2_combout ),
	.datac(\MainALU|Mux31~3_combout ),
	.datad(\MainALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~4 .lut_mask = 16'hE6C4;
defparam \MainALU|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneiv_lcell_comb \MainALU|Mux31~5 (
// Equation(s):
// \MainALU|Mux31~5_combout  = (\MainALU|Mux19~0_combout  & ((\MainALU|Mux31~4_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0_combout )) # (!\MainALU|Mux31~4_combout  & ((\MainALU|Add1~0_combout ))))) # 
// (!\MainALU|Mux19~0_combout  & (((\MainALU|Mux31~4_combout ))))

	.dataa(\MainALU|Mux19~0_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0_combout ),
	.datac(\MainALU|Add1~0_combout ),
	.datad(\MainALU|Mux31~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~5 .lut_mask = 16'hDDA0;
defparam \MainALU|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneiv_lcell_comb \MainALU|Mux31~6 (
// Equation(s):
// \MainALU|Mux31~6_combout  = (\MainALU|Mux30~4_combout  & ((\MainALU|Mux30~3_combout  & (\MainALU|ShiftLeft0~82_combout )) # (!\MainALU|Mux30~3_combout  & ((\MainALU|Mux31~5_combout ))))) # (!\MainALU|Mux30~4_combout  & (((!\MainALU|Mux30~3_combout ))))

	.dataa(\MainALU|ShiftLeft0~82_combout ),
	.datab(\MainALU|Mux30~4_combout ),
	.datac(\MainALU|Mux30~3_combout ),
	.datad(\MainALU|Mux31~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~6 .lut_mask = 16'h8F83;
defparam \MainALU|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneiv_lcell_comb \MainALU|Mux31~7 (
// Equation(s):
// \MainALU|Mux31~7_combout  = (\MainALU|Mux31~6_combout  & (((\MainALU|Mux31~1_combout ) # (!\MainALU|Mux30~2_combout )))) # (!\MainALU|Mux31~6_combout  & (\MainALU|ShiftRight0~10_combout  & ((\MainALU|Mux30~2_combout ))))

	.dataa(\MainALU|ShiftRight0~10_combout ),
	.datab(\MainALU|Mux31~1_combout ),
	.datac(\MainALU|Mux31~6_combout ),
	.datad(\MainALU|Mux30~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~7 .lut_mask = 16'hCAF0;
defparam \MainALU|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneiv_lcell_comb \MainALU|Mux31~8 (
// Equation(s):
// \MainALU|Mux31~8_combout  = (\MainALU|Mux31~7_combout  & ((\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ) # (!\MainALU|Mux30~2_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datab(\MainALU|Mux30~2_combout ),
	.datac(gnd),
	.datad(\MainALU|Mux31~7_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~8 .lut_mask = 16'hBB00;
defparam \MainALU|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneiv_lcell_comb \MainALU|dataAcc[0] (
// Equation(s):
// \MainALU|dataAcc [0] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux31~8_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [0]))

	.dataa(\MainALU|dataAcc [0]),
	.datab(gnd),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[0] .lut_mask = 16'hFA0A;
defparam \MainALU|dataAcc[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneiv_lcell_comb \MainController|Selector70~2 (
// Equation(s):
// \MainController|Selector70~2_combout  = (\MainController|CurrentState.State25~q  & ((\myRam|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ) # ((\MainController|CurrentState.State7~q  & \MainALU|dataAcc [0])))) # 
// (!\MainController|CurrentState.State25~q  & (\MainController|CurrentState.State7~q  & ((\MainALU|dataAcc [0]))))

	.dataa(\MainController|CurrentState.State25~q ),
	.datab(\MainController|CurrentState.State7~q ),
	.datac(\myRam|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\MainALU|dataAcc [0]),
	.cin(gnd),
	.combout(\MainController|Selector70~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector70~2 .lut_mask = 16'hECA0;
defparam \MainController|Selector70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneiv_lcell_comb \MainController|Selector70~3 (
// Equation(s):
// \MainController|Selector70~3_combout  = (\MainController|Selector70~1_combout ) # ((\MainController|Selector70~2_combout ) # ((\portIn[0]~input_o  & \MainController|CurrentState.PState0~q )))

	.dataa(\portIn[0]~input_o ),
	.datab(\MainController|CurrentState.PState0~q ),
	.datac(\MainController|Selector70~1_combout ),
	.datad(\MainController|Selector70~2_combout ),
	.cin(gnd),
	.combout(\MainController|Selector70~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector70~3 .lut_mask = 16'hFFF8;
defparam \MainController|Selector70~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneiv_lcell_comb \MainController|Selector70~4 (
// Equation(s):
// \MainController|Selector70~4_combout  = (\MainController|Selector70~0_combout ) # ((\MainController|Selector70~3_combout ) # ((!\MainController|arin[10]~1_combout  & \MainController|Mux7~0_combout )))

	.dataa(\MainController|arin[10]~1_combout ),
	.datab(\MainController|Mux7~0_combout ),
	.datac(\MainController|Selector70~0_combout ),
	.datad(\MainController|Selector70~3_combout ),
	.cin(gnd),
	.combout(\MainController|Selector70~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector70~4 .lut_mask = 16'hFFF4;
defparam \MainController|Selector70~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \MainController|arin[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector70~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|arin[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[0] .is_wysiwyg = "true";
defparam \MainController|arin[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneiv_lcell_comb \MainController|portOut[0]~feeder (
// Equation(s):
// \MainController|portOut[0]~feeder_combout  = \MainController|arin [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|portOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|portOut[0]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|portOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneiv_lcell_comb \MainController|portOut[0]~0 (
// Equation(s):
// \MainController|portOut[0]~0_combout  = (!\MainController|always0~1_combout  & (!\MainController|always0~0_combout  & (\MainController|CurrentState.PState0~q  & !\MainController|Equal1~0_combout )))

	.dataa(\MainController|always0~1_combout ),
	.datab(\MainController|always0~0_combout ),
	.datac(\MainController|CurrentState.PState0~q ),
	.datad(\MainController|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MainController|portOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|portOut[0]~0 .lut_mask = 16'h0010;
defparam \MainController|portOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N17
dffeas \MainController|portOut[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|portOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[0] .is_wysiwyg = "true";
defparam \MainController|portOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneiv_lcell_comb \MainController|portOut[1]~feeder (
// Equation(s):
// \MainController|portOut[1]~feeder_combout  = \MainController|arin [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [1]),
	.cin(gnd),
	.combout(\MainController|portOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|portOut[1]~feeder .lut_mask = 16'hFF00;
defparam \MainController|portOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N11
dffeas \MainController|portOut[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|portOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[1] .is_wysiwyg = "true";
defparam \MainController|portOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneiv_lcell_comb \MainController|portOut[2]~feeder (
// Equation(s):
// \MainController|portOut[2]~feeder_combout  = \MainController|arin [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|portOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|portOut[2]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|portOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N29
dffeas \MainController|portOut[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|portOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[2] .is_wysiwyg = "true";
defparam \MainController|portOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N3
dffeas \MainController|portOut[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[3] .is_wysiwyg = "true";
defparam \MainController|portOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneiv_lcell_comb \MainController|portOut[4]~feeder (
// Equation(s):
// \MainController|portOut[4]~feeder_combout  = \MainController|arin [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainController|portOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|portOut[4]~feeder .lut_mask = 16'hFF00;
defparam \MainController|portOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N25
dffeas \MainController|portOut[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|portOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[4] .is_wysiwyg = "true";
defparam \MainController|portOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneiv_lcell_comb \MainController|portOut[5]~feeder (
// Equation(s):
// \MainController|portOut[5]~feeder_combout  = \MainController|arin [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [5]),
	.cin(gnd),
	.combout(\MainController|portOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|portOut[5]~feeder .lut_mask = 16'hFF00;
defparam \MainController|portOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N15
dffeas \MainController|portOut[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|portOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[5] .is_wysiwyg = "true";
defparam \MainController|portOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \MainController|portOut[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[6] .is_wysiwyg = "true";
defparam \MainController|portOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N23
dffeas \MainController|portOut[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[7] .is_wysiwyg = "true";
defparam \MainController|portOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneiv_lcell_comb \MainController|portOut[8]~feeder (
// Equation(s):
// \MainController|portOut[8]~feeder_combout  = \MainController|arin [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|arin [8]),
	.cin(gnd),
	.combout(\MainController|portOut[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|portOut[8]~feeder .lut_mask = 16'hFF00;
defparam \MainController|portOut[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N1
dffeas \MainController|portOut[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|portOut[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[8] .is_wysiwyg = "true";
defparam \MainController|portOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \MainController|portOut[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[9] .is_wysiwyg = "true";
defparam \MainController|portOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N23
dffeas \MainController|portOut[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[10] .is_wysiwyg = "true";
defparam \MainController|portOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N19
dffeas \MainController|portOut[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[11] .is_wysiwyg = "true";
defparam \MainController|portOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneiv_lcell_comb \MainController|portOut[12]~feeder (
// Equation(s):
// \MainController|portOut[12]~feeder_combout  = \MainController|arin [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|portOut[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|portOut[12]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|portOut[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N21
dffeas \MainController|portOut[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|portOut[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[12] .is_wysiwyg = "true";
defparam \MainController|portOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneiv_lcell_comb \MainController|portOut[13]~feeder (
// Equation(s):
// \MainController|portOut[13]~feeder_combout  = \MainController|arin [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|portOut[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|portOut[13]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|portOut[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N27
dffeas \MainController|portOut[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|portOut[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[13] .is_wysiwyg = "true";
defparam \MainController|portOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneiv_lcell_comb \MainController|portOut[14]~feeder (
// Equation(s):
// \MainController|portOut[14]~feeder_combout  = \MainController|arin [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|portOut[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|portOut[14]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|portOut[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N9
dffeas \MainController|portOut[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|portOut[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[14] .is_wysiwyg = "true";
defparam \MainController|portOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N1
dffeas \MainController|portOut[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|arin [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|portOut[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|portOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|portOut[15] .is_wysiwyg = "true";
defparam \MainController|portOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneiv_lcell_comb \MainController|PinOut~0 (
// Equation(s):
// \MainController|PinOut~0_combout  = (\MainController|romReg [4] & ((\MainController|timer_datain[0]~2_combout  & (!\MainController|romReg [0])) # (!\MainController|timer_datain[0]~2_combout  & ((\MainController|PinOut~q ))))) # (!\MainController|romReg 
// [4] & (((\MainController|PinOut~q ))))

	.dataa(\MainController|romReg [4]),
	.datab(\MainController|romReg [0]),
	.datac(\MainController|PinOut~q ),
	.datad(\MainController|timer_datain[0]~2_combout ),
	.cin(gnd),
	.combout(\MainController|PinOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|PinOut~0 .lut_mask = 16'h72F0;
defparam \MainController|PinOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \MainController|PinOut (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|PinOut~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|PinOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|PinOut .is_wysiwyg = "true";
defparam \MainController|PinOut .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N1
cycloneiv_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

assign portOut[0] = \portOut[0]~output_o ;

assign portOut[1] = \portOut[1]~output_o ;

assign portOut[2] = \portOut[2]~output_o ;

assign portOut[3] = \portOut[3]~output_o ;

assign portOut[4] = \portOut[4]~output_o ;

assign portOut[5] = \portOut[5]~output_o ;

assign portOut[6] = \portOut[6]~output_o ;

assign portOut[7] = \portOut[7]~output_o ;

assign portOut[8] = \portOut[8]~output_o ;

assign portOut[9] = \portOut[9]~output_o ;

assign portOut[10] = \portOut[10]~output_o ;

assign portOut[11] = \portOut[11]~output_o ;

assign portOut[12] = \portOut[12]~output_o ;

assign portOut[13] = \portOut[13]~output_o ;

assign portOut[14] = \portOut[14]~output_o ;

assign portOut[15] = \portOut[15]~output_o ;

assign Macc[0] = \Macc[0]~output_o ;

assign Macc[1] = \Macc[1]~output_o ;

assign Macc[2] = \Macc[2]~output_o ;

assign Macc[3] = \Macc[3]~output_o ;

assign Macc[4] = \Macc[4]~output_o ;

assign Macc[5] = \Macc[5]~output_o ;

assign Macc[6] = \Macc[6]~output_o ;

assign Macc[7] = \Macc[7]~output_o ;

assign Macc[8] = \Macc[8]~output_o ;

assign Macc[9] = \Macc[9]~output_o ;

assign Macc[10] = \Macc[10]~output_o ;

assign Macc[11] = \Macc[11]~output_o ;

assign Macc[12] = \Macc[12]~output_o ;

assign Macc[13] = \Macc[13]~output_o ;

assign Macc[14] = \Macc[14]~output_o ;

assign Macc[15] = \Macc[15]~output_o ;

assign MaccH[0] = \MaccH[0]~output_o ;

assign MaccH[1] = \MaccH[1]~output_o ;

assign MaccH[2] = \MaccH[2]~output_o ;

assign MaccH[3] = \MaccH[3]~output_o ;

assign MaccH[4] = \MaccH[4]~output_o ;

assign MaccH[5] = \MaccH[5]~output_o ;

assign MaccH[6] = \MaccH[6]~output_o ;

assign MaccH[7] = \MaccH[7]~output_o ;

assign MaccH[8] = \MaccH[8]~output_o ;

assign MaccH[9] = \MaccH[9]~output_o ;

assign MaccH[10] = \MaccH[10]~output_o ;

assign MaccH[11] = \MaccH[11]~output_o ;

assign MaccH[12] = \MaccH[12]~output_o ;

assign MaccH[13] = \MaccH[13]~output_o ;

assign MaccH[14] = \MaccH[14]~output_o ;

assign MaccH[15] = \MaccH[15]~output_o ;

assign testout[0] = \testout[0]~output_o ;

assign testout[1] = \testout[1]~output_o ;

assign testout[2] = \testout[2]~output_o ;

assign testout[3] = \testout[3]~output_o ;

assign testout[4] = \testout[4]~output_o ;

assign testout[5] = \testout[5]~output_o ;

assign testout[6] = \testout[6]~output_o ;

assign testout[7] = \testout[7]~output_o ;

assign testout[8] = \testout[8]~output_o ;

assign testout[9] = \testout[9]~output_o ;

assign testout[10] = \testout[10]~output_o ;

assign testout[11] = \testout[11]~output_o ;

assign testout[12] = \testout[12]~output_o ;

assign testout[13] = \testout[13]~output_o ;

assign testout[14] = \testout[14]~output_o ;

assign testout[15] = \testout[15]~output_o ;

assign McodeOut[0] = \McodeOut[0]~output_o ;

assign McodeOut[1] = \McodeOut[1]~output_o ;

assign McodeOut[2] = \McodeOut[2]~output_o ;

assign McodeOut[3] = \McodeOut[3]~output_o ;

assign McodeOut[4] = \McodeOut[4]~output_o ;

assign McodeOut[5] = \McodeOut[5]~output_o ;

assign McodeOut[6] = \McodeOut[6]~output_o ;

assign McodeOut[7] = \McodeOut[7]~output_o ;

assign McodeOut[8] = \McodeOut[8]~output_o ;

assign McodeOut[9] = \McodeOut[9]~output_o ;

assign McodeOut[10] = \McodeOut[10]~output_o ;

assign McodeOut[11] = \McodeOut[11]~output_o ;

assign McodeOut[12] = \McodeOut[12]~output_o ;

assign McodeOut[13] = \McodeOut[13]~output_o ;

assign McodeOut[14] = \McodeOut[14]~output_o ;

assign McodeOut[15] = \McodeOut[15]~output_o ;

assign PinOut = \PinOut~output_o ;

endmodule
