
module memory_tb;

reg clk;
reg wEnable;
reg [8:0] wPtr, rPtr;
reg [3:0] data_in;
wire [3:0] data_out;
wire full, empty;


memory_array memory_1(
.clk(clk),
.wEnable(wEnable),
.wPtr(wPtr),
.rPtr(rPtr),
.data_in(data_in),
.data_out(data_out),
.full(full),
.empty(empty)
);


endmodule