{:input (genetic.crossover/dumb-crossover 1056323338 (genetic.mutation/change-names-remove-clause 91748682 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))))) (genetic.mutation/change-constant-value 633800206 (genetic.mutation/change-constant-value 1972535358 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_7_:missing_8 , wire1_6, \\wire:missing_edge , \\wire11_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_7_:missing_8 ;\n  wire \\wire0_7_:missing_8 ;\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  wire wire13_6;\n  output wire1_6;\n  wire wire1_6;\n  wire wire4;\n  wire wire5;\n  wire wire7_9;\n  wire wire9_14;\n  wire wire9_7_8;\n  wire \\wire9_:missing_10 ;\n  wire \\wire9_:missing_15 ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_14 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire1_6 = 2'h1 >> \\wire:missing_edge ;\n  assign wire7_9 = 4'h2 >> { wire9_7_8, \\wire0_7_:missing_8  };\n  assign \\wire:missing_edge  = 4'h4 >> { wire9_7_8, \\wire0_7_:missing_8  };\n  assign \\wire:missing_edge  = 2'h1 >> wire13_6;\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire9_:missing_15 ;\n  assign \\wire:missing_14  = wire9_14;\n  assign \\wire:missing_10  = \\wire9_:missing_10 ;\n  assign \\wire9_:missing_10  = wire7_9;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/E85CEE32.v:3.1-35.10\" *)\nmodule postsynth(\\wire0_7_:missing_8 , wire1_6, \\wire:missing_edge , \\wire11_:missing );\n  (* src = \"/tmp/fuzzmount731121EF/E85CEE32.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/E85CEE32.v:5.9-5.28\" *)\n  input \\wire0_7_:missing_8 ;\n  wire \\wire0_7_:missing_8 ;\n  (* src = \"/tmp/fuzzmount731121EF/E85CEE32.v:7.9-7.25\" *)\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/E85CEE32.v:10.10-10.17\" *)\n  output wire1_6;\n  wire wire1_6;\n  (* src = \"/tmp/fuzzmount731121EF/E85CEE32.v:12.8-12.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount731121EF/E85CEE32.v:13.8-13.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount731121EF/E85CEE32.v:18.8-18.26\" *)\n  wire \\wire9_:missing_15 ;\n  (* src = \"/tmp/fuzzmount731121EF/E85CEE32.v:21.10-21.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_6 = 1'h0;\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h1;\n  assign \\wire9_:missing_15  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 15:16:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr/src/top.v'.\nSBY 15:16:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] Copy '/tmp/fuzzmount731121EF/E85CEE32.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr/src/E85CEE32.v'.\nSBY 15:16:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] Copy '/tmp/fuzzmount731121EF/E85CEE32.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr/src/E85CEE32.post.v'.\nSBY 15:16:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] engine_0: abc pdr\nSBY 15:16:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:16:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/E85CEE32.v:25$25_Y [0] between cell $shr$/tmp/fuzzmount731121EF/E85CEE32.v:25$25.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 15:16:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/E85CEE32.v:26$26_Y [0] between cell $shr$/tmp/fuzzmount731121EF/E85CEE32.v:26$26.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 15:16:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 15:16:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 15:16:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] base: finished (returncode=0)\nSBY 15:16:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 15:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 15:16:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] aig: finished (returncode=0)\nSBY 15:16:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:16:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:16:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] engine_0: Warning: The network has no constraints.\nSBY 15:16:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:16:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] engine_0: finished (returncode=0)\nSBY 15:16:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] engine_0: Status returned by engine: FAIL\nSBY 15:16:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 15:16:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:16:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:16:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr'.\nSBY 15:16:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5tyotkvr] DONE (FAIL, rc=2)\n", :err ""}}}