INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/ece445.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_two_line_driver
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/sequencer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequencer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
