Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: controlador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controlador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controlador"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : controlador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "font_rom.v" in library work
Compiling verilog file "timer.v" in library work
Module <font_rom> compiled
Compiling verilog file "text_gen.v" in library work
Module <sincronizacion> compiled
Compiling verilog file "controlador.v" in library work
Module <text_gen> compiled
Module <controlador> compiled
No errors in compilation
Analysis of file <"controlador.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <controlador> in library <work>.

Analyzing hierarchy for module <text_gen> in library <work>.

Analyzing hierarchy for module <sincronizacion> in library <work> with parameters.
	HB = "00000000000000000000000000010000"
	HD = "00000000000000000000001010000000"
	HF = "00000000000000000000000000110000"
	HR = "00000000000000000000000001100000"
	VB = "00000000000000000000000000100001"
	VD = "00000000000000000000000111100000"
	VF = "00000000000000000000000000001010"
	VR = "00000000000000000000000000000010"

Analyzing hierarchy for module <font_rom> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <controlador>.
Module <controlador> is correct for synthesis.
 
Analyzing module <text_gen> in library <work>.
Module <text_gen> is correct for synthesis.
 
Analyzing module <font_rom> in library <work>.
Module <font_rom> is correct for synthesis.
 
Analyzing module <sincronizacion> in library <work>.
	HB = 32'sb00000000000000000000000000010000
	HD = 32'sb00000000000000000000001010000000
	HF = 32'sb00000000000000000000000000110000
	HR = 32'sb00000000000000000000000001100000
	VB = 32'sb00000000000000000000000000100001
	VD = 32'sb00000000000000000000000111100000
	VF = 32'sb00000000000000000000000000001010
	VR = 32'sb00000000000000000000000000000010
Module <sincronizacion> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sincronizacion>.
    Related source file is "timer.v".
    Found 10-bit register for signal <h_cont_reg>.
    Found 10-bit adder for signal <h_cont_sig$addsub0000> created at line 74.
    Found 1-bit register for signal <h_sync_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_sig$cmp_ge0000> created at line 87.
    Found 10-bit comparator lessequal for signal <h_sync_sig$cmp_le0000> created at line 87.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit register for signal <v_cont_reg>.
    Found 10-bit adder for signal <v_cont_sig$addsub0000> created at line 83.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_sig$cmp_ge0000> created at line 90.
    Found 10-bit comparator lessequal for signal <v_sync_sig$cmp_le0000> created at line 90.
    Found 11-bit comparator less for signal <video_on$cmp_lt0000> created at line 93.
    Found 10-bit comparator less for signal <video_on$cmp_lt0001> created at line 93.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <sincronizacion> synthesized.


Synthesizing Unit <font_rom>.
    Related source file is "font_rom.v".
    Found 2048x8-bit ROM for signal <data>.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.


Synthesizing Unit <text_gen>.
    Related source file is "text_gen.v".
WARNING:Xst:647 - Input <pix_x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pix_y<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <text_rgb>.
    Found 3-bit register for signal <bit_addr>.
    Found 7-bit register for signal <char_addr>.
    Found 4-bit comparator greatequal for signal <names_on$cmp_le0000> created at line 46.
    Found 4-bit comparator lessequal for signal <names_on$cmp_le0001> created at line 46.
    Found 4-bit register for signal <row_addr>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <text_gen> synthesized.


Synthesizing Unit <controlador>.
    Related source file is "controlador.v".
Unit <controlador> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 2048x8-bit ROM                                        : 1
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Registers                                            : 10
 1-bit register                                        : 3
 10-bit register                                       : 2
 11-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 2
 11-bit comparator less                                : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <addr_reg_8> (without init value) has a constant value of 0 in block <font_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <char_addr_4> (without init value) has a constant value of 0 in block <textgen>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3044 - The ROM <Mrom_data> will be implemented as a read-only BLOCK RAM, absorbing the register: <addr_reg>.
INFO:Xst:3225 - The RAM <Mrom_data> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2048x8-bit single-port block RAM                      : 1
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Registers                                            : 40
 Flip-Flops                                            : 40
# Comparators                                          : 8
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 2
 11-bit comparator less                                : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <char_addr_4> (without init value) has a constant value of 0 in block <text_gen>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <char_addr_1> in Unit <text_gen> is equivalent to the following FF/Latch, which will be removed : <char_addr_6> 

Optimizing unit <controlador> ...

Optimizing unit <sincronizacion> ...

Optimizing unit <text_gen> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controlador, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : controlador.ngr
Top Level Output File Name         : controlador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 110
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 4
#      LUT3                        : 11
#      LUT3_L                      : 1
#      LUT4                        : 29
#      LUT4_D                      : 2
#      MUXCY                       : 18
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 38
#      FD                          : 10
#      FDC                         : 23
#      FDR                         : 4
#      FDS                         : 1
# RAMS                             : 1
#      RAMB16_S9                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 4
#      OBUF                        : 31
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       37  out of   4656     0%  
 Number of Slice Flip Flops:             38  out of   9312     0%  
 Number of 4 input LUTs:                 68  out of   9312     0%  
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    232    15%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 23    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.969ns (Maximum Frequency: 143.493MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 7.326ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.969ns (frequency: 143.493MHz)
  Total number of paths / destination ports: 656 / 50
-------------------------------------------------------------------------
Delay:               6.969ns (Levels of Logic = 3)
  Source:            textgen/font_unit/Mrom_data (RAM)
  Destination:       textgen/text_rgb_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: textgen/font_unit/Mrom_data to textgen/text_rgb_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9:CLK->DO7    1   2.800   0.499  textgen/font_unit/Mrom_data (textgen/font_word<7>)
     LUT3:I1->O            1   0.704   0.000  textgen/Mmux__COND_5_3_f5_F (N36)
     MUXF5:I0->O           1   0.321   0.499  textgen/Mmux__COND_5_3_f5 (textgen/Mmux__COND_5_3_f5)
     LUT3:I1->O            3   0.704   0.531  textgen/font_bit_inv1 (textgen/font_bit_inv)
     FDR:R                     0.911          textgen/text_rgb_0
    ----------------------------------------
    Total                      6.969ns (5.440ns logic, 1.529ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            b (PAD)
  Destination:       textgen/text_rgb_2 (FF)
  Destination Clock: clk rising

  Data Path: b to textgen/text_rgb_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  b_IBUF (b_IBUF)
     FDR:D                     0.308          textgen/text_rgb_2
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 41 / 28
-------------------------------------------------------------------------
Offset:              7.326ns (Levels of Logic = 3)
  Source:            timer/h_cont_reg_8 (FF)
  Destination:       video_on (PAD)
  Source Clock:      clk rising

  Data Path: timer/h_cont_reg_8 to video_on
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.591   1.040  timer/h_cont_reg_8 (timer/h_cont_reg_8)
     LUT3:I1->O            1   0.704   0.595  timer/video_on8 (timer/video_on8)
     LUT3:I0->O            1   0.704   0.420  timer/video_on32 (video_on_OBUF)
     OBUF:I->O                 3.272          video_on_OBUF (video_on)
    ----------------------------------------
    Total                      7.326ns (5.271ns logic, 2.055ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.94 secs
 
--> 

Total memory usage is 310568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    3 (   0 filtered)

