{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713584387157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713584387158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 11:39:46 2024 " "Processing started: Sat Apr 20 11:39:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713584387158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713584387158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713584387158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1713584388254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcount.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockcount.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clockcount " "Found entity 1: clockcount" {  } { { "clockcount.bdf" "" { Schematic "E:/clock/clockcount.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713584388350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713584388350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713584388353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713584388353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713584388491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst7 " "Elaborating entity \"74138\" for hierarchy \"74138:inst7\"" {  } { { "clock.bdf" "inst7" { Schematic "E:/clock/clock.bdf" { { 1272 1128 1248 1432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713584388537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst7 " "Elaborated megafunction instantiation \"74138:inst7\"" {  } { { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 1272 1128 1248 1432 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713584388538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst22 " "Elaborating entity \"74161\" for hierarchy \"74161:inst22\"" {  } { { "clock.bdf" "inst22" { Schematic "E:/clock/clock.bdf" { { 1256 248 368 1440 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713584388590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst22 " "Elaborated megafunction instantiation \"74161:inst22\"" {  } { { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 1256 248 368 1440 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713584388592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst22\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst22\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/13.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713584388635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst22\|f74161:sub 74161:inst22 " "Elaborated megafunction instantiation \"74161:inst22\|f74161:sub\", which is child of megafunction instantiation \"74161:inst22\"" {  } { { "74161.tdf" "" { Text "c:/altera/13.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 1256 248 368 1440 "inst22" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713584388641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 7448:inst2 " "Elaborating entity \"7448\" for hierarchy \"7448:inst2\"" {  } { { "clock.bdf" "inst2" { Schematic "E:/clock/clock.bdf" { { 512 1648 1768 672 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713584388686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7448:inst2 " "Elaborated megafunction instantiation \"7448:inst2\"" {  } { { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 512 1648 1768 672 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713584388687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst24 " "Elaborating entity \"74151\" for hierarchy \"74151:inst24\"" {  } { { "clock.bdf" "inst24" { Schematic "E:/clock/clock.bdf" { { 104 1304 1424 328 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713584388736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst24 " "Elaborated megafunction instantiation \"74151:inst24\"" {  } { { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 104 1304 1424 328 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713584388737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst24\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"74151:inst24\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/altera/13.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713584388782 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst24\|f74151:sub 74151:inst24 " "Elaborated megafunction instantiation \"74151:inst24\|f74151:sub\", which is child of megafunction instantiation \"74151:inst24\"" {  } { { "74151.tdf" "" { Text "c:/altera/13.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 104 1304 1424 328 "inst24" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713584388787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockcount clockcount:inst25 " "Elaborating entity \"clockcount\" for hierarchy \"clockcount:inst25\"" {  } { { "clock.bdf" "inst25" { Schematic "E:/clock/clock.bdf" { { 144 600 752 592 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713584388789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 clockcount:inst25\|74160:inst16 " "Elaborating entity \"74160\" for hierarchy \"clockcount:inst25\|74160:inst16\"" {  } { { "clockcount.bdf" "inst16" { Schematic "E:/clock/clockcount.bdf" { { 360 632 752 544 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713584388848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockcount:inst25\|74160:inst16 " "Elaborated megafunction instantiation \"clockcount:inst25\|74160:inst16\"" {  } { { "clockcount.bdf" "" { Schematic "E:/clock/clockcount.bdf" { { 360 632 752 544 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713584388850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux clockcount:inst25\|21mux:inst18 " "Elaborating entity \"21mux\" for hierarchy \"clockcount:inst25\|21mux:inst18\"" {  } { { "clockcount.bdf" "inst18" { Schematic "E:/clock/clockcount.bdf" { { 480 296 416 560 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713584388894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockcount:inst25\|21mux:inst18 " "Elaborated megafunction instantiation \"clockcount:inst25\|21mux:inst18\"" {  } { { "clockcount.bdf" "" { Schematic "E:/clock/clockcount.bdf" { { 480 296 416 560 "inst18" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713584388896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7493 7493:inst18 " "Elaborating entity \"7493\" for hierarchy \"7493:inst18\"" {  } { { "clock.bdf" "inst18" { Schematic "E:/clock/clock.bdf" { { 384 392 512 496 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713584388973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7493:inst18 " "Elaborated megafunction instantiation \"7493:inst18\"" {  } { { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 384 392 512 496 "inst18" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713584388975 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "6 " "Ignored 6 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "2 " "Ignored 2 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1713584389251 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "4 " "Ignored 4 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Quartus II" 0 -1 1713584389251 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1713584389251 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockcount:inst25\|21mux:inst18\|5~0 " "Found clock multiplexer clockcount:inst25\|21mux:inst18\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1713584389295 "|clock|clockcount:inst25|21mux:inst18|5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst20\|5~0 " "Found clock multiplexer 21mux:inst20\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1713584389295 "|clock|21mux:inst20|5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockcount:inst25\|21mux:inst19\|5~0 " "Found clock multiplexer clockcount:inst25\|21mux:inst19\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1713584389295 "|clock|clockcount:inst25|21mux:inst19|5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockcount:inst25\|21mux:inst20\|5~0 " "Found clock multiplexer clockcount:inst25\|21mux:inst20\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1713584389295 "|clock|clockcount:inst25|21mux:inst20|5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1713584389295 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1713584389928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1713584390484 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713584390484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1713584390722 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1713584390722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1713584390722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1713584390722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713584390796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 11:39:50 2024 " "Processing ended: Sat Apr 20 11:39:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713584390796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713584390796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713584390796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713584390796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713584393619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713584393620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 11:39:52 2024 " "Processing started: Sat Apr 20 11:39:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713584393620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713584393620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713584393620 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713584393892 ""}
{ "Info" "0" "" "Project  = clock" {  } {  } 0 0 "Project  = clock" 0 0 "Fitter" 0 0 1713584393892 ""}
{ "Info" "0" "" "Revision = clock" {  } {  } 0 0 "Revision = clock" 0 0 "Fitter" 0 0 1713584393892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713584394004 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713584394030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713584394092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713584394092 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713584394232 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713584394818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713584394818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713584394818 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713584394818 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/clock/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713584394821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/clock/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713584394821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/clock/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713584394821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/clock/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713584394821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/clock/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713584394821 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713584394821 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713584394822 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 22 " "No exact pin location assignment(s) for 1 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SI " "Pin SI not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { SI } } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 8 352 520 24 "SI" "" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/clock/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713584395173 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1713584395173 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock.sdc " "Synopsys Design Constraints File file not found: 'clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713584395447 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713584395448 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|5~0  from: datac  to: combout " "Cell: inst20\|5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1713584395450 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1713584395450 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713584395451 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713584395451 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713584395452 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 68 (DIFFIO_B20n, DQS0B/CQ1B,DPCLK3)) " "Automatically promoted node CLK~input (placed in PIN 68 (DIFFIO_B20n, DQS0B/CQ1B,DPCLK3))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713584395467 ""}  } { { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 184 32 200 200 "CLK" "" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/clock/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713584395467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockcount:inst25\|21mux:inst20\|5  " "Automatically promoted node clockcount:inst25\|21mux:inst20\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713584395467 ""}  } { { "21mux.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockcount:inst25|21mux:inst20|5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/clock/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713584395467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockcount:inst25\|21mux:inst18\|5  " "Automatically promoted node clockcount:inst25\|21mux:inst18\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713584395471 ""}  } { { "21mux.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockcount:inst25|21mux:inst18|5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/clock/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713584395471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockcount:inst25\|21mux:inst19\|5  " "Automatically promoted node clockcount:inst25\|21mux:inst19\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713584395471 ""}  } { { "21mux.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockcount:inst25|21mux:inst19|5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/clock/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713584395471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "7493:inst\|13  " "Automatically promoted node 7493:inst\|13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713584395471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7493:inst18\|13 " "Destination node 7493:inst18\|13" {  } { { "7493.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/7493.bdf" { { 456 480 544 536 "13" "" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7493:inst18|13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/clock/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713584395471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7493:inst\|13~0 " "Destination node 7493:inst\|13~0" {  } { { "7493.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/7493.bdf" { { 456 480 544 536 "13" "" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7493:inst|13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/clock/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713584395471 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713584395471 ""}  } { { "7493.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/7493.bdf" { { 456 480 544 536 "13" "" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7493:inst|13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/clock/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713584395471 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713584395864 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713584395866 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713584395867 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713584395868 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713584395869 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713584395869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713584395869 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713584395870 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713584395870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1713584395871 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713584395871 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1713584395875 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1713584395875 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1713584395875 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 10 1 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713584395876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 5 3 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713584395876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 9 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713584395876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 5 9 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713584395876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 3 10 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713584395876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713584395876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713584395876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713584395876 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1713584395876 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1713584395876 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713584395891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713584396707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713584396790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713584396801 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713584397238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713584397238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713584397597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/clock/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1713584398261 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713584398261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713584398793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1713584398793 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713584398793 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1713584398801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713584398880 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713584399089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713584399158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713584399409 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713584399908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/clock/output_files/clock.fit.smsg " "Generated suppressed messages file E:/clock/output_files/clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713584400352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713584400861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 11:40:00 2024 " "Processing ended: Sat Apr 20 11:40:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713584400861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713584400861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713584400861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713584400861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713584402902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713584402903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 11:40:02 2024 " "Processing started: Sat Apr 20 11:40:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713584402903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713584402903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713584402903 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713584404068 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713584404092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713584404849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 11:40:04 2024 " "Processing ended: Sat Apr 20 11:40:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713584404849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713584404849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713584404849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713584404849 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713584405468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713584407317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713584407317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 11:40:06 2024 " "Processing started: Sat Apr 20 11:40:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713584407317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713584407317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clock -c clock " "Command: quartus_sta clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713584407318 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1713584407603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1713584408054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1713584408118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1713584408118 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock.sdc " "Synopsys Design Constraints File file not found: 'clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1713584408399 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1713584408400 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FAST FAST " "create_clock -period 1.000 -name FAST FAST" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 7493:inst\|13 7493:inst\|13 " "create_clock -period 1.000 -name 7493:inst\|13 7493:inst\|13" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408401 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408401 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|5~0  from: datac  to: combout " "Cell: inst20\|5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408524 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1713584408524 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1713584408525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408525 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1713584408527 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1713584408535 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1713584408552 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713584408552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.620 " "Worst-case setup slack is -2.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.620             -40.821 FAST  " "   -2.620             -40.821 FAST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.823              -0.823 7493:inst\|13  " "   -0.823              -0.823 7493:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539              -1.237 CLK  " "   -0.539              -1.237 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713584408555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.300 " "Worst-case hold slack is -0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300              -0.300 CLK  " "   -0.300              -0.300 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 7493:inst\|13  " "    0.453               0.000 7493:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 FAST  " "    0.453               0.000 FAST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713584408558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713584408561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713584408564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.714 FAST  " "   -3.000             -35.714 FAST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.922 CLK  " "   -3.000             -11.922 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 7493:inst\|13  " "   -1.487              -4.461 7493:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584408565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713584408565 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1713584408627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1713584408662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1713584409026 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|5~0  from: datac  to: combout " "Cell: inst20\|5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409095 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1713584409095 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409096 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1713584409105 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713584409105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.345 " "Worst-case setup slack is -2.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.345             -36.366 FAST  " "   -2.345             -36.366 FAST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.647              -0.647 7493:inst\|13  " "   -0.647              -0.647 7493:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400              -0.827 CLK  " "   -0.400              -0.827 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713584409109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.330 " "Worst-case hold slack is -0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330              -0.330 CLK  " "   -0.330              -0.330 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 FAST  " "    0.402               0.000 FAST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 7493:inst\|13  " "    0.404               0.000 7493:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713584409116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713584409120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713584409125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.714 FAST  " "   -3.000             -35.714 FAST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.922 CLK  " "   -3.000             -11.922 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 7493:inst\|13  " "   -1.487              -4.461 7493:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713584409129 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1713584409211 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|5~0  from: datac  to: combout " "Cell: inst20\|5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409442 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1713584409442 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409443 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1713584409444 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713584409444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.542 " "Worst-case setup slack is -0.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542              -5.763 FAST  " "   -0.542              -5.763 FAST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 7493:inst\|13  " "    0.209               0.000 7493:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 CLK  " "    0.331               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713584409449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.482 " "Worst-case hold slack is -0.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482              -0.482 CLK  " "   -0.482              -0.482 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 7493:inst\|13  " "    0.184               0.000 7493:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 FAST  " "    0.187               0.000 FAST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713584409455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713584409460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713584409465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.286 FAST  " "   -3.000             -29.286 FAST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.534 CLK  " "   -3.000              -9.534 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 7493:inst\|13  " "   -1.000              -3.000 7493:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713584409470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713584409470 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1713584410002 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1713584410003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713584410123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 11:40:10 2024 " "Processing ended: Sat Apr 20 11:40:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713584410123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713584410123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713584410123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713584410123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713584412150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713584412150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 11:40:11 2024 " "Processing started: Sat Apr 20 11:40:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713584412150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713584412150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713584412150 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_8_1200mv_85c_slow.vho E:/clock/simulation/modelsim/ simulation " "Generated file clock_8_1200mv_85c_slow.vho in folder \"E:/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1713584413000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_8_1200mv_0c_slow.vho E:/clock/simulation/modelsim/ simulation " "Generated file clock_8_1200mv_0c_slow.vho in folder \"E:/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1713584413081 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_min_1200mv_0c_fast.vho E:/clock/simulation/modelsim/ simulation " "Generated file clock_min_1200mv_0c_fast.vho in folder \"E:/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1713584413163 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock.vho E:/clock/simulation/modelsim/ simulation " "Generated file clock.vho in folder \"E:/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1713584413245 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_8_1200mv_85c_vhd_slow.sdo E:/clock/simulation/modelsim/ simulation " "Generated file clock_8_1200mv_85c_vhd_slow.sdo in folder \"E:/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1713584413283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_8_1200mv_0c_vhd_slow.sdo E:/clock/simulation/modelsim/ simulation " "Generated file clock_8_1200mv_0c_vhd_slow.sdo in folder \"E:/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1713584413321 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_min_1200mv_0c_vhd_fast.sdo E:/clock/simulation/modelsim/ simulation " "Generated file clock_min_1200mv_0c_vhd_fast.sdo in folder \"E:/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1713584413363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_vhd.sdo E:/clock/simulation/modelsim/ simulation " "Generated file clock_vhd.sdo in folder \"E:/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1713584413402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713584413482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 11:40:13 2024 " "Processing ended: Sat Apr 20 11:40:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713584413482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713584413482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713584413482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713584413482 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713584414135 ""}
