Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan 16 13:22:45 2024
| Host         : LAPTOP-ITU9JLQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     14          
LUTAR-1    Warning           LUT drives async reset alert    11          
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Button[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Button[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Button[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Button[3] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PISOACT[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PISOACT[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PISOACT[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PISOACT[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/FSM_sequential_current_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_fmsElevator/FSM_sequential_current_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   65          inf        0.000                      0                   65           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Button[3]
                            (input port)
  Destination:            Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 1.106ns (16.923%)  route 5.430ns (83.077%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Button[3] (IN)
                         net (fo=0)                   0.000     0.000    Button[3]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Button_IBUF[3]_inst/O
                         net (fo=8, routed)           4.648     5.630    Inst_fmsElevator/Button_IBUF[3]
    SLICE_X3Y72          LUT4 (Prop_lut4_I2_O)        0.124     5.754 f  Inst_fmsElevator/pisoobjetivo_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.782     6.536    Inst_fmsElevator/pisoobjetivo_reg[2]_LDC_i_2_n_0
    SLICE_X1Y72          LDCE                                         f  Inst_fmsElevator/pisoobjetivo_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button[3]
                            (input port)
  Destination:            Inst_fmsElevator/pisoobjetivo_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.508ns  (logic 1.106ns (16.996%)  route 5.402ns (83.004%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Button[3] (IN)
                         net (fo=0)                   0.000     0.000    Button[3]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Button_IBUF[3]_inst/O
                         net (fo=8, routed)           4.819     5.801    Inst_fmsElevator/Button_IBUF[3]
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     5.925 f  Inst_fmsElevator/pisoobjetivo_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.583     6.508    Inst_fmsElevator/pisoobjetivo_reg[0]_LDC_i_2_n_0
    SLICE_X4Y73          LDCE                                         f  Inst_fmsElevator/pisoobjetivo_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button[3]
                            (input port)
  Destination:            Inst_fmsElevator/pisoobjetivo_reg[0]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.490ns  (logic 1.106ns (17.043%)  route 5.384ns (82.957%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Button[3] (IN)
                         net (fo=0)                   0.000     0.000    Button[3]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Button_IBUF[3]_inst/O
                         net (fo=8, routed)           4.819     5.801    Inst_fmsElevator/Button_IBUF[3]
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     5.925 f  Inst_fmsElevator/pisoobjetivo_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.565     6.490    Inst_fmsElevator/pisoobjetivo_reg[0]_LDC_i_2_n_0
    SLICE_X1Y73          FDCE                                         f  Inst_fmsElevator/pisoobjetivo_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button[3]
                            (input port)
  Destination:            Inst_fmsElevator/pisoobjetivo_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.482ns  (logic 1.106ns (17.063%)  route 5.376ns (82.937%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Button[3] (IN)
                         net (fo=0)                   0.000     0.000    Button[3]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Button_IBUF[3]_inst/O
                         net (fo=8, routed)           4.800     5.782    Inst_fmsElevator/Button_IBUF[3]
    SLICE_X2Y73          LUT4 (Prop_lut4_I2_O)        0.124     5.906 f  Inst_fmsElevator/pisoobjetivo_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.576     6.482    Inst_fmsElevator/pisoobjetivo_reg[0]_LDC_i_1_n_0
    SLICE_X2Y73          FDPE                                         f  Inst_fmsElevator/pisoobjetivo_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/LED_Floor_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED_Floor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.415ns  (logic 4.112ns (64.095%)  route 2.303ns (35.905%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          LDCE                         0.000     0.000 r  Inst_fmsElevator/LED_Floor_reg[2]/G
    SLICE_X0Y93          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_fmsElevator/LED_Floor_reg[2]/Q
                         net (fo=1, routed)           2.303     2.862    LED_Floor_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.415 r  LED_Floor_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.415    LED_Floor[2]
    J13                                                               r  LED_Floor[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button[3]
                            (input port)
  Destination:            Inst_fmsElevator/pisoobjetivo_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.334ns  (logic 1.106ns (17.464%)  route 5.227ns (82.536%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Button[3] (IN)
                         net (fo=0)                   0.000     0.000    Button[3]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Button_IBUF[3]_inst/O
                         net (fo=8, routed)           4.653     5.635    Inst_fmsElevator/Button_IBUF[3]
    SLICE_X3Y72          LUT4 (Prop_lut4_I0_O)        0.124     5.759 f  Inst_fmsElevator/pisoobjetivo_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.575     6.334    Inst_fmsElevator/pisoobjetivo_reg[3]_LDC_i_2_n_0
    SLICE_X4Y72          LDCE                                         f  Inst_fmsElevator/pisoobjetivo_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/LED_Floor_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED_Floor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.329ns  (logic 4.079ns (64.453%)  route 2.250ns (35.547%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          LDCE                         0.000     0.000 r  Inst_fmsElevator/LED_Floor_reg[0]/G
    SLICE_X0Y97          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_fmsElevator/LED_Floor_reg[0]/Q
                         net (fo=1, routed)           2.250     2.809    LED_Floor_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.329 r  LED_Floor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.329    LED_Floor[0]
    H17                                                               r  LED_Floor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button[3]
                            (input port)
  Destination:            Inst_fmsElevator/pisoobjetivo_reg[2]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 1.106ns (17.681%)  route 5.150ns (82.319%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Button[3] (IN)
                         net (fo=0)                   0.000     0.000    Button[3]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Button_IBUF[3]_inst/O
                         net (fo=8, routed)           4.648     5.630    Inst_fmsElevator/Button_IBUF[3]
    SLICE_X3Y72          LUT4 (Prop_lut4_I2_O)        0.124     5.754 f  Inst_fmsElevator/pisoobjetivo_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.502     6.256    Inst_fmsElevator/pisoobjetivo_reg[2]_LDC_i_2_n_0
    SLICE_X3Y73          FDCE                                         f  Inst_fmsElevator/pisoobjetivo_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button[3]
                            (input port)
  Destination:            Inst_fmsElevator/pisoobjetivo_reg[2]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.232ns  (logic 1.106ns (17.747%)  route 5.126ns (82.253%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Button[3] (IN)
                         net (fo=0)                   0.000     0.000    Button[3]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Button_IBUF[3]_inst/O
                         net (fo=8, routed)           4.501     5.483    Inst_fmsElevator/Button_IBUF[3]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.124     5.607 f  Inst_fmsElevator/pisoobjetivo_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.625     6.232    Inst_fmsElevator/pisoobjetivo_reg[2]_LDC_i_1_n_0
    SLICE_X2Y72          FDPE                                         f  Inst_fmsElevator/pisoobjetivo_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button[3]
                            (input port)
  Destination:            Inst_fmsElevator/pisoobjetivo_reg[3]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.146ns  (logic 1.106ns (17.996%)  route 5.040ns (82.004%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Button[3] (IN)
                         net (fo=0)                   0.000     0.000    Button[3]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Button_IBUF[3]_inst/O
                         net (fo=8, routed)           4.653     5.635    Inst_fmsElevator/Button_IBUF[3]
    SLICE_X3Y72          LUT4 (Prop_lut4_I0_O)        0.124     5.759 f  Inst_fmsElevator/pisoobjetivo_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.387     6.146    Inst_fmsElevator/pisoobjetivo_reg[3]_LDC_i_2_n_0
    SLICE_X3Y72          FDCE                                         f  Inst_fmsElevator/pisoobjetivo_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_fmsElevator/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_fmsElevator/FSM_sequential_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (62.065%)  route 0.114ns (37.935%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE                         0.000     0.000 r  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/C
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/Q
                         net (fo=14, routed)          0.114     0.255    Inst_fmsElevator/current_state[1]
    SLICE_X2Y74          LUT6 (Prop_lut6_I1_O)        0.045     0.300 r  Inst_fmsElevator/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.300    Inst_fmsElevator/current_state__0[2]
    SLICE_X2Y74          FDCE                                         r  Inst_fmsElevator/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_fmsElevator/FSM_sequential_current_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.863%)  route 0.180ns (49.137%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE                         0.000     0.000 r  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/C
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/Q
                         net (fo=14, routed)          0.180     0.321    Inst_fmsElevator/current_state[1]
    SLICE_X2Y74          LUT6 (Prop_lut6_I2_O)        0.045     0.366 r  Inst_fmsElevator/FSM_sequential_current_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.366    Inst_fmsElevator/current_state__0[4]
    SLICE_X2Y74          FDPE                                         r  Inst_fmsElevator/FSM_sequential_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/flagdown_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_fmsElevator/flagdown_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  Inst_fmsElevator/flagdown_reg/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_fmsElevator/flagdown_reg/Q
                         net (fo=5, routed)           0.185     0.326    Inst_fmsElevator/flagdown_reg_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.045     0.371 r  Inst_fmsElevator/flagdown_i_1/O
                         net (fo=1, routed)           0.000     0.371    Inst_fmsElevator/flagdown_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  Inst_fmsElevator/flagdown_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/FSM_sequential_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_fmsElevator/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.271ns (71.396%)  route 0.109ns (28.604%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE                         0.000     0.000 r  Inst_fmsElevator/FSM_sequential_current_state_reg[3]/C
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Inst_fmsElevator/FSM_sequential_current_state_reg[3]/Q
                         net (fo=33, routed)          0.109     0.273    Inst_fmsElevator/current_state[3]
    SLICE_X3Y74          LUT6 (Prop_lut6_I3_O)        0.045     0.318 r  Inst_fmsElevator/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.000     0.318    Inst_fmsElevator/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X3Y74          MUXF7 (Prop_muxf7_I0_O)      0.062     0.380 r  Inst_fmsElevator/FSM_sequential_current_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    Inst_fmsElevator/current_state__0[0]
    SLICE_X3Y74          FDPE                                         r  Inst_fmsElevator/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_fmsElevator/FSM_sequential_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.731%)  route 0.196ns (51.269%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE                         0.000     0.000 r  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/C
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/Q
                         net (fo=14, routed)          0.196     0.337    Inst_fmsElevator/current_state[1]
    SLICE_X2Y74          LUT5 (Prop_lut5_I1_O)        0.045     0.382 r  Inst_fmsElevator/FSM_sequential_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    Inst_fmsElevator/current_state__0[3]
    SLICE_X2Y74          FDCE                                         r  Inst_fmsElevator/FSM_sequential_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/FSM_sequential_current_state_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_fmsElevator/FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.209ns (53.910%)  route 0.179ns (46.090%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDPE                         0.000     0.000 r  Inst_fmsElevator/FSM_sequential_current_state_reg[4]/C
    SLICE_X2Y74          FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  Inst_fmsElevator/FSM_sequential_current_state_reg[4]/Q
                         net (fo=17, routed)          0.179     0.343    Inst_fmsElevator/current_state[4]
    SLICE_X3Y74          LUT6 (Prop_lut6_I2_O)        0.045     0.388 r  Inst_fmsElevator/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.388    Inst_fmsElevator/current_state__0[1]
    SLICE_X3Y74          FDCE                                         r  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PISOACT[1]
                            (input port)
  Destination:            Inst_fmsElevator/LED_Floor_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.247ns (41.521%)  route 0.348ns (58.479%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  PISOACT[1] (IN)
                         net (fo=0)                   0.000     0.000    PISOACT[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  PISOACT_IBUF[1]_inst/O
                         net (fo=10, routed)          0.348     0.596    Inst_fmsElevator/PISOACT_IBUF[1]
    SLICE_X0Y94          LDCE                                         r  Inst_fmsElevator/LED_Floor_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/flagdown_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_fmsElevator/flag3_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.141ns (23.204%)  route 0.467ns (76.796%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  Inst_fmsElevator/flagdown_reg/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_fmsElevator/flagdown_reg/Q
                         net (fo=5, routed)           0.467     0.608    Inst_fmsElevator/flagdown_reg_n_0
    SLICE_X1Y74          LDCE                                         f  Inst_fmsElevator/flag3_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_fmsElevator/FSM_sequential_current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.186ns (30.546%)  route 0.423ns (69.454%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE                         0.000     0.000 r  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/C
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/Q
                         net (fo=14, routed)          0.247     0.388    Inst_fmsElevator/current_state[1]
    SLICE_X0Y74          LUT6 (Prop_lut6_I2_O)        0.045     0.433 r  Inst_fmsElevator/FSM_sequential_current_state[4]_i_1/O
                         net (fo=5, routed)           0.176     0.609    Inst_fmsElevator/FSM_sequential_current_state[4]_i_1_n_0
    SLICE_X2Y74          FDCE                                         r  Inst_fmsElevator/FSM_sequential_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fmsElevator/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_fmsElevator/FSM_sequential_current_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.186ns (30.546%)  route 0.423ns (69.454%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE                         0.000     0.000 r  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/C
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_fmsElevator/FSM_sequential_current_state_reg[1]/Q
                         net (fo=14, routed)          0.247     0.388    Inst_fmsElevator/current_state[1]
    SLICE_X0Y74          LUT6 (Prop_lut6_I2_O)        0.045     0.433 r  Inst_fmsElevator/FSM_sequential_current_state[4]_i_1/O
                         net (fo=5, routed)           0.176     0.609    Inst_fmsElevator/FSM_sequential_current_state[4]_i_1_n_0
    SLICE_X2Y74          FDCE                                         r  Inst_fmsElevator/FSM_sequential_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------





