// Seed: 936262339
module module_0;
  id_1 :
  assert property (@(posedge id_1) {1 + id_1, 1})
  else begin
    if (1) disable id_2;
  end
endmodule
module module_1 (
    output uwire id_0
    , id_4,
    input  wor   id_1
    , id_5,
    input  tri   id_2
);
  always #1 $display;
  assign id_5 = 1;
  module_0();
endmodule
module module_2 (
    output wire id_0,
    output supply0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input wire id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri1 id_7
    , id_13,
    input wand id_8,
    output tri id_9,
    output supply0 id_10,
    input tri id_11
);
  assign id_10 = id_5 & 1;
  module_0(); id_14(
      .id_0(1), .id_1(1), .id_2(), .id_3(1)
  ); id_15(
      .id_0(id_10), .id_1(1), .id_2(id_11), .id_3(1)
  );
endmodule
