# (c) 2022-Present IObundle, Lda, all rights reserved
#
# This file is run as a makefile to setup a build directory for an IP core
#

SHELL=bash


help:
	@echo The following targets are available:
	@echo "  setup:  Setup the build directory"
	@echo "  clean:  Remove the build directory"
	@echo "  debug:  Print all source files in the build directory"



SETUP_PYTHON_FILENAME=$(wildcard *_setup.py)

# python scripts directory
PYTHON_DIR=submodules/LIB/scripts

PYTHON_EXEC:=/usr/bin/env python3 -B

#submodule directories
$(foreach entry, $(shell $(PYTHON_EXEC) $(PYTHON_DIR)/setup.py get_core_submodules_dirs), $(eval $(entry)))

# establish build dir paths
BUILD_DIR := $(shell $(PYTHON_EXEC) $(PYTHON_DIR)/setup.py get_build_dir)

BUILD_VSRC_DIR = $(BUILD_DIR)/hardware/src

BUILD_SIM_DIR := $(BUILD_DIR)/hardware/simulation

BUILD_FPGA_DIR = $(BUILD_DIR)/hardware/fpga
BUILD_SYN_DIR = $(BUILD_DIR)/hardware/syn

BUILD_DOC_DIR = $(BUILD_DIR)/document
BUILD_FIG_DIR = $(BUILD_DOC_DIR)/figures
BUILD_TSRC_DIR = $(BUILD_DOC_DIR)/tsrc

python-format:
	$(LIB_DIR)/scripts/black_format.py

python-format-check:
	$(LIB_DIR)/scripts/black_format.py --check

c-format:
	$(LIB_DIR)/scripts/clang_format.py

c-format-check:
	$(LIB_DIR)/scripts/clang_format.py --check

verilog-format:
	# Run formatter on all verilog files of setup directory
	verible-verilog-format --inplace `find . -type f \( -name "*.v" -o -name "*.vh" \) -not -path "*/submodules/*" | tr '\n' ' '`
	# Run formatter on all verilog files of build directory (includes generated files)
	#verible-verilog-format --inplace `find $(BUILD_DIR) -type f \( -name "*.v" -o -name "*.vh" \) | tr '\n' ' '`

verilog-format-check:
	# Run linter on all verilog files of setup directory
	#verible-verilog-lint `find . -type f \( -name "*.v" -o -name "*.vh" \) -not -path "*/submodules/*" | tr '\n' ' '`
	# Run linter on all verilog files of build directory (includes generated files)
	#verible-verilog-lint `find $(BUILD_DIR) -type f \( -name "*.v" -o -name "*.vh" \) | tr '\n' ' '`

format-check-all: python-format-check c-format-check verilog-format-check

setup: debug

$(BUILD_DIR):
	$(PYTHON_EXEC) ./$(SETUP_PYTHON_FILENAME) $(SETUP_ARGS)

#
#DOCUMENT
#

ifneq ($(wildcard document),)

#include local fpga makefile segment
ifneq ($(wildcard document/doc_setup.mk),)
include document/doc_setup.mk
endif

#copy lib tex files if not present
SRC+=$(patsubst $(LIB_DIR)/document/tsrc/%, $(BUILD_TSRC_DIR)/%, $(wildcard $(LIB_DIR)/document/tsrc/*))
$(BUILD_TSRC_DIR)/%: $(LIB_DIR)/document/tsrc/%
	if [ ! -f $@ ]; then cp $< $@; fi

#copy figures from LIB
SRC+=$(patsubst $(LIB_DIR)/document/figures/%, $(BUILD_FIG_DIR)/%, $(wildcard $(LIB_DIR)/document/figures/*))
$(BUILD_FIG_DIR)/%: $(LIB_DIR)/document/figures/%
	cp $< $@

#copy document Makefile
SRC+=$(BUILD_DOC_DIR)/Makefile
$(BUILD_DOC_DIR)/Makefile: $(LIB_DIR)/document/Makefile
	cp $< $@

ifeq ($(INTEL_FPGA),1)
SRC+=$(BUILD_DIR)/doc/quartus.tex
endif

ifeq ($(AMD_FPGA),1)
SRC+=$(BUILD_DIR)/doc/vivado.tex
endif

# generate quartus fitting results 
$(BUILD_DIR)/doc/quartus.tex:
	make -C $(BUILD_DIR) fpga-build BOARD=CYCLONEV-GT-DK
	LOG=$(BUILD_FPGA_DIR)/reports/$(wildcard *.fit.summary) $(LIB_DIR)/scripts/quartus2tex.sh
	mv `basename $@` $(BUILD_DOC_DIR)

# generate vivado fitting results 
$(BUILD_DIR)/doc/vivado.tex:
	make -C $(BUILD_DIR) fpga-build BOARD=AES-KU040-DB-G
	LOG=$(BUILD_FPGA_DIR)/vivado.log $(LIB_DIR)/scripts/vivado2tex.sh
	mv `basename $@` $(BUILD_DOC_DIR)

endif


#
# DELIVERY 
#

ifneq ($(wildcard config_delivery.mk),)
include config_delivery.mk
endif


clean:
	@if [ -f $(BUILD_DIR)/Makefile ]; then make -C $(BUILD_DIR) clean; fi
	@rm -rf $(BUILD_DIR)
ifneq ($(wildcard config_delivery.mk),)
	make delivery-clean
endif

# Remove all __pycache__ folders with python bytecode
python-cache-clean:
	find . -name "*__pycache__" -exec rm -rf {} \; -prune

debug: format-check-all $(BUILD_DIR) $(SRC)
	@for i in $(SRC); do echo $$i; done


.PHONY: setup clean debug python-format-check verilog-format-check verilog-format
