{"vcs1":{"timestamp_begin":1731076832.530283754, "rt":1.66, "ut":0.45, "st":0.24}}
{"vcselab":{"timestamp_begin":1731076834.271363873, "rt":1.20, "ut":0.25, "st":0.23}}
{"link":{"timestamp_begin":1731076835.553249990, "rt":0.37, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731076831.861698111}
{"VCS_COMP_START_TIME": 1731076831.861698111}
{"VCS_COMP_END_TIME": 1731076837.506728024}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231540}}
