// Copyright(c) The Maintainers of Nanvix.
// Licensed under the MIT License.

//==================================================================================================
// Modules
//==================================================================================================

mod exception;
mod idt;
mod interrupt;

//==================================================================================================
// Imports
//==================================================================================================

use crate::{
    arch::cpu::cpuid,
    config,
    error::Error,
    hal::{
        arch::x86::{
            cpu::tss::TssRef,
            mem::gdt::{
                self,
                Gdt,
                GdtPtr,
            },
            pit::Pit,
        },
        io::allocator::IoPortAllocator,
    },
};
use madt::madt::MadtInfo;

//==================================================================================================
// Exports
//==================================================================================================

pub use exception::ExceptionInformation;
pub use interrupt::{
    forge_user_stack,
    InterruptController,
    InterruptHandler,
    InterruptNumber,
};
pub mod acpi;
pub mod context;
pub mod madt;
pub mod pit;
pub mod tss;

//==================================================================================================
// Standalone Functions
//==================================================================================================

pub fn init(
    ioports: &mut IoPortAllocator,
    madt: Option<MadtInfo>,
) -> Result<(Gdt, GdtPtr, TssRef, InterruptController, Pit), Error> {
    extern "C" {
        static kstack: u8;
    }

    // Print CPU features.
    info!("CPU features:");
    info!("  - has cpuid: {}", cpuid::has_cpuid());
    info!("  - has fpu:   {}", cpuid::has_fpu());
    info!("  - has vme:   {}", cpuid::has_vme());
    info!("  - has de:    {}", cpuid::has_de());
    info!("  - has pse:   {}", cpuid::has_pse());
    info!("  - has tsc:   {}", cpuid::has_tsc());
    info!("  - has msr:   {}", cpuid::has_msr());
    info!("  - has pae:   {}", cpuid::has_pae());
    info!("  - has mce:   {}", cpuid::has_mce());
    info!("  - has cx8:   {}", cpuid::has_cx8());
    info!("  - has apic:  {}", cpuid::has_apic());
    info!("  - has sep:   {}", cpuid::has_sep());
    info!("  - has mtrr:  {}", cpuid::has_mtrr());
    info!("  - has pge:   {}", cpuid::has_pge());
    info!("  - has mca:   {}", cpuid::has_mca());
    info!("  - has cmov:  {}", cpuid::has_cmov());
    info!("  - has pat:   {}", cpuid::has_pat());
    info!("  - has pse36: {}", cpuid::has_pse36());
    info!("  - has psn:   {}", cpuid::has_psn());
    info!("  - has clfsh: {}", cpuid::has_clflush());
    info!("  - has ds:    {}", cpuid::has_ds());
    info!("  - has acpi:  {}", cpuid::has_acpi());
    info!("  - has mmx:   {}", cpuid::has_mmx());
    info!("  - has fxsr:  {}", cpuid::has_fxsr());
    info!("  - has sse:   {}", cpuid::has_sse());
    info!("  - has sse2:  {}", cpuid::has_sse2());
    info!("  - has ss:    {}", cpuid::has_ss());
    info!("  - has htt:   {}", cpuid::has_htt());
    info!("  - has tm:    {}", cpuid::has_tm());
    info!("  - has ia64:  {}", cpuid::has_ia64());
    info!("  - has pbe:   {}", cpuid::has_pbe());

    let (gdt, gdtr, tss) = unsafe { gdt::init(&kstack)? };
    unsafe { idt::init() };

    let pit: Pit = Pit::new(ioports, config::TIMER_FREQ)?;

    let controller: InterruptController = interrupt::init(ioports, madt)?;

    Ok((gdt, gdtr, tss, controller, pit))
}
