

================================================================
== Vitis HLS Report for 'store_tile_mm'
================================================================
* Date:           Tue Oct 21 15:32:43 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_store_tile_mm_Pipeline_Out_writex_fu_96  |store_tile_mm_Pipeline_Out_writex  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      73|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     216|     565|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|     111|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     327|     703|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |mul_8ns_8ns_16_1_1_U3513                     |mul_8ns_8ns_16_1_1                 |        0|   0|    0|   40|    0|
    |grp_store_tile_mm_Pipeline_Out_writex_fu_96  |store_tile_mm_Pipeline_Out_writex  |        0|   0|  216|  525|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                   |        0|   0|  216|  565|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln540_fu_112_p2     |         +|   0|  0|  16|           9|           7|
    |add_ln543_fu_144_p2     |         +|   0|  0|  16|           9|           7|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |select_ln350_fu_176_p3  |    select|   0|  0|   7|           1|           1|
    |th_eff_fu_136_p3        |    select|   0|  0|   8|           1|           8|
    |tw_eff_fu_168_p3        |    select|   0|  0|   8|           1|           8|
    |xor_ln540_fu_130_p2     |       xor|   0|  0|   8|           8|           2|
    |xor_ln543_fu_162_p2     |       xor|   0|  0|   8|           8|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  73|          38|          36|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  20|          4|    1|          4|
    |ap_done                 |   9|          2|    1|          2|
    |m_axi_gmem_out_AWVALID  |   9|          2|    1|          2|
    |m_axi_gmem_out_BREADY   |   9|          2|    1|          2|
    |m_axi_gmem_out_WVALID   |   9|          2|    1|          2|
    |output_ftmap_blk_n      |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  65|         14|    6|         14|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   3|   0|    3|          0|
    |ap_done_reg                                               |   1|   0|    1|          0|
    |bound_reg_243                                             |  16|   0|   16|          0|
    |grp_store_tile_mm_Pipeline_Out_writex_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |out_reg_228                                               |  64|   0|   64|          0|
    |select_ln350_reg_233                                      |   1|   0|    6|          5|
    |th_eff_reg_216                                            |   8|   0|    8|          0|
    |tmp_reg_238                                               |   9|   0|   11|          2|
    |tw_eff_reg_221                                            |   8|   0|    8|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 111|   0|  118|          7|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|p_read                       |   in|    1|     ap_none|         p_read|        scalar|
|m_axi_gmem_out_AWVALID       |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREADY       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWADDR        |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWID          |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLEN         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWBURST       |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK        |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE       |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWPROT        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWQOS         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREGION      |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWUSER        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WVALID        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WREADY        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WDATA         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WSTRB         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WLAST         |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WID           |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WUSER         |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARVALID       |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREADY       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARADDR        |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARID          |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLEN         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARBURST       |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK        |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE       |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARPROT        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARQOS         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREGION      |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARUSER        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RVALID        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RREADY        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RDATA         |   in|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RLAST         |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RID           |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RFIFONUM      |   in|    9|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RUSER         |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RRESP         |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BVALID        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BREADY        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BRESP         |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BID           |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BUSER         |   in|    1|       m_axi|       gmem_out|       pointer|
|output_ftmap_dout            |   in|   64|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_num_data_valid  |   in|    3|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_fifo_cap        |   in|    3|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_empty_n         |   in|    1|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_read            |  out|    1|     ap_fifo|   output_ftmap|       pointer|
|p_read1                      |   in|    9|     ap_none|        p_read1|        scalar|
|p_read2                      |   in|    9|     ap_none|        p_read2|        scalar|
|outbuf_address0              |  out|   15|   ap_memory|         outbuf|         array|
|outbuf_ce0                   |  out|    1|   ap_memory|         outbuf|         array|
|outbuf_q0                    |   in|   32|   ap_memory|         outbuf|         array|
+-----------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%p_read_1 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2"   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%p_read_2 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1"   --->   Operation 5 'read' 'p_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (0.77ns)   --->   "%add_ln540 = add i9 %p_read_2, i9 96" [src/srcnn.cpp:540]   --->   Operation 6 'add' 'add_ln540' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln540, i32 8" [src/srcnn.cpp:540]   --->   Operation 7 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%trunc_ln539 = trunc i9 %p_read_2" [src/srcnn.cpp:539]   --->   Operation 8 'trunc' 'trunc_ln539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%xor_ln540 = xor i8 %trunc_ln539, i8 255" [src/srcnn.cpp:540]   --->   Operation 9 'xor' 'xor_ln540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.39ns) (out node of the LUT)   --->   "%th_eff = select i1 %tmp_1, i8 %xor_ln540, i8 96" [src/srcnn.cpp:540]   --->   Operation 10 'select' 'th_eff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%add_ln543 = add i9 %p_read_1, i9 96" [src/srcnn.cpp:543]   --->   Operation 11 'add' 'add_ln543' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln543, i32 8" [src/srcnn.cpp:543]   --->   Operation 12 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%trunc_ln542 = trunc i9 %p_read_1" [src/srcnn.cpp:542]   --->   Operation 13 'trunc' 'trunc_ln542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%xor_ln543 = xor i8 %trunc_ln542, i8 255" [src/srcnn.cpp:543]   --->   Operation 14 'xor' 'xor_ln543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.39ns) (out node of the LUT)   --->   "%tw_eff = select i1 %tmp_2, i8 %xor_ln543, i8 96" [src/srcnn.cpp:543]   --->   Operation 15 'select' 'tw_eff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 16 [1/1] (1.83ns)   --->   "%p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 16 'read' 'p_read_3' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 17 [1/1] (1.83ns)   --->   "%out = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %output_ftmap"   --->   Operation 17 'read' 'out' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%select_ln350 = select i1 %p_read_3, i6 0, i6 32" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 18 'select' 'select_ln350' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_1, i2 0"   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cast = zext i8 %th_eff" [src/srcnn.cpp:540]   --->   Operation 20 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%cast4 = zext i8 %tw_eff" [src/srcnn.cpp:543]   --->   Operation 21 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.65ns)   --->   "%bound = mul i16 %cast, i16 %cast4" [src/srcnn.cpp:540]   --->   Operation 22 'mul' 'bound' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [2/2] (3.89ns)   --->   "%call_ln540 = call void @store_tile_mm_Pipeline_Out_writex, i9 %p_read_2, i16 %bound, i32 %gmem_out, i8 %tw_eff, i8 %tw_eff, i6 %select_ln350, i11 %tmp, i64 %out, i32 %outbuf" [src/srcnn.cpp:540]   --->   Operation 23 'call' 'call_ln540' <Predicate = true> <Delay = 3.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_43, i32 0, i32 0, void @empty_42, i32 0, i32 65025, void @empty_35, void @empty_40, void @empty_42, i32 16, i32 16, i32 16, i32 16, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln540 = call void @store_tile_mm_Pipeline_Out_writex, i9 %p_read_2, i16 %bound, i32 %gmem_out, i8 %tw_eff, i8 %tw_eff, i6 %select_ln350, i11 %tmp, i64 %out, i32 %outbuf" [src/srcnn.cpp:540]   --->   Operation 28 'call' 'call_ln540' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln554 = ret" [src/srcnn.cpp:554]   --->   Operation 29 'ret' 'ret_ln554' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1          (read          ) [ 0010]
p_read_2          (read          ) [ 0011]
add_ln540         (add           ) [ 0000]
tmp_1             (bitselect     ) [ 0000]
trunc_ln539       (trunc         ) [ 0000]
xor_ln540         (xor           ) [ 0000]
th_eff            (select        ) [ 0010]
add_ln543         (add           ) [ 0000]
tmp_2             (bitselect     ) [ 0000]
trunc_ln542       (trunc         ) [ 0000]
xor_ln543         (xor           ) [ 0000]
tw_eff            (select        ) [ 0011]
p_read_3          (read          ) [ 0000]
out               (read          ) [ 0001]
select_ln350      (select        ) [ 0001]
tmp               (bitconcatenate) [ 0001]
cast              (zext          ) [ 0000]
cast4             (zext          ) [ 0000]
bound             (mul           ) [ 0001]
specinterface_ln0 (specinterface ) [ 0000]
specmemcore_ln0   (specmemcore   ) [ 0000]
specmemcore_ln0   (specmemcore   ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln540        (call          ) [ 0000]
ret_ln554         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_ftmap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outbuf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_tile_mm_Pipeline_Out_writex"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="9" slack="0"/>
<pin id="74" dir="0" index="1" bw="9" slack="0"/>
<pin id="75" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="0" index="1" bw="9" slack="0"/>
<pin id="81" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_3_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="out_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_store_tile_mm_Pipeline_Out_writex_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="9" slack="1"/>
<pin id="99" dir="0" index="2" bw="16" slack="0"/>
<pin id="100" dir="0" index="3" bw="32" slack="0"/>
<pin id="101" dir="0" index="4" bw="8" slack="1"/>
<pin id="102" dir="0" index="5" bw="8" slack="1"/>
<pin id="103" dir="0" index="6" bw="6" slack="0"/>
<pin id="104" dir="0" index="7" bw="11" slack="0"/>
<pin id="105" dir="0" index="8" bw="64" slack="0"/>
<pin id="106" dir="0" index="9" bw="32" slack="0"/>
<pin id="107" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln540/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln540_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln540/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="9" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln539_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln539/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="xor_ln540_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln540/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="th_eff_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="th_eff/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln543_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln543/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="9" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln542_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln542/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="xor_ln543_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln543/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tw_eff_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tw_eff/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln350_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln350/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="0" index="1" bw="9" slack="1"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="1"/>
<pin id="195" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="cast4_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast4/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="bound_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="p_read_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="1"/>
<pin id="208" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="p_read_2_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="1"/>
<pin id="213" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="th_eff_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="1"/>
<pin id="218" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="th_eff "/>
</bind>
</comp>

<comp id="221" class="1005" name="tw_eff_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="1"/>
<pin id="223" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tw_eff "/>
</bind>
</comp>

<comp id="228" class="1005" name="out_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out "/>
</bind>
</comp>

<comp id="233" class="1005" name="select_ln350_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="1"/>
<pin id="235" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln350 "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="1"/>
<pin id="240" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="243" class="1005" name="bound_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="1"/>
<pin id="245" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="110"><net_src comp="90" pin="2"/><net_sink comp="96" pin=8"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="96" pin=9"/></net>

<net id="116"><net_src comp="78" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="112" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="78" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="118" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="72" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="144" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="72" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="150" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="84" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="184"><net_src comp="176" pin="3"/><net_sink comp="96" pin=6"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="96" pin=7"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="199" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="209"><net_src comp="72" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="214"><net_src comp="78" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="219"><net_src comp="136" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="224"><net_src comp="168" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="96" pin=5"/></net>

<net id="231"><net_src comp="90" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="96" pin=8"/></net>

<net id="236"><net_src comp="176" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="241"><net_src comp="185" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="96" pin=7"/></net>

<net id="246"><net_src comp="199" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {2 3 }
	Port: outbuf | {}
 - Input state : 
	Port: store_tile_mm : p_read | {2 }
	Port: store_tile_mm : gmem_out | {}
	Port: store_tile_mm : output_ftmap | {2 }
	Port: store_tile_mm : p_read1 | {1 }
	Port: store_tile_mm : p_read2 | {1 }
	Port: store_tile_mm : outbuf | {2 3 }
  - Chain level:
	State 1
		tmp_1 : 1
		xor_ln540 : 1
		th_eff : 1
		tmp_2 : 1
		xor_ln543 : 1
		tw_eff : 1
	State 2
		bound : 1
		call_ln540 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_store_tile_mm_Pipeline_Out_writex_fu_96 |    0    |  0.427  |   209   |   385   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    mul   |                 bound_fu_199                |    0    |    0    |    0    |    40   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln540_fu_112              |    0    |    0    |    0    |    16   |
|          |               add_ln543_fu_144              |    0    |    0    |    0    |    16   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                th_eff_fu_136                |    0    |    0    |    0    |    8    |
|  select  |                tw_eff_fu_168                |    0    |    0    |    0    |    8    |
|          |             select_ln350_fu_176             |    0    |    0    |    0    |    6    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    xor   |               xor_ln540_fu_130              |    0    |    0    |    0    |    8    |
|          |               xor_ln543_fu_162              |    0    |    0    |    0    |    8    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             p_read_1_read_fu_72             |    0    |    0    |    0    |    0    |
|   read   |             p_read_2_read_fu_78             |    0    |    0    |    0    |    0    |
|          |             p_read_3_read_fu_84             |    0    |    0    |    0    |    0    |
|          |                out_read_fu_90               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
| bitselect|                 tmp_1_fu_118                |    0    |    0    |    0    |    0    |
|          |                 tmp_2_fu_150                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   trunc  |              trunc_ln539_fu_126             |    0    |    0    |    0    |    0    |
|          |              trunc_ln542_fu_158             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                  tmp_fu_185                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   zext   |                 cast_fu_193                 |    0    |    0    |    0    |    0    |
|          |                 cast4_fu_196                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    0    |  0.427  |   209   |   495   |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    bound_reg_243   |   16   |
|     out_reg_228    |   64   |
|  p_read_1_reg_206  |    9   |
|  p_read_2_reg_211  |    9   |
|select_ln350_reg_233|    6   |
|   th_eff_reg_216   |    8   |
|     tmp_reg_238    |   11   |
|   tw_eff_reg_221   |    8   |
+--------------------+--------+
|        Total       |   131  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
| grp_store_tile_mm_Pipeline_Out_writex_fu_96 |  p2  |   2  |  16  |   32   ||    9    |
| grp_store_tile_mm_Pipeline_Out_writex_fu_96 |  p6  |   2  |   6  |   12   ||    9    |
| grp_store_tile_mm_Pipeline_Out_writex_fu_96 |  p7  |   2  |  11  |   22   ||    9    |
| grp_store_tile_mm_Pipeline_Out_writex_fu_96 |  p8  |   2  |  64  |   128  ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   194  ||  1.708  ||    36   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    0   |   209  |   495  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   131  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   340  |   531  |
+-----------+--------+--------+--------+--------+
