
Micros_1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005da0  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001fc  08005edc  08005edc  00015edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060d8  080060d8  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  080060d8  080060d8  000160d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060e0  080060e0  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060e0  080060e0  000160e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080060e4  080060e4  000160e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  080060e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000080  08006168  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002dc  08006168  000202dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c8a1  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002234  00000000  00000000  0002c94a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d90  00000000  00000000  0002eb80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c98  00000000  00000000  0002f910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016974  00000000  00000000  000305a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e821  00000000  00000000  00046f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b2d1  00000000  00000000  0005573d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e0a0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004150  00000000  00000000  000e0a60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000080 	.word	0x20000080
 8000158:	00000000 	.word	0x00000000
 800015c:	08005ec4 	.word	0x08005ec4

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000084 	.word	0x20000084
 8000178:	08005ec4 	.word	0x08005ec4

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b976 	b.w	8000480 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14d      	bne.n	8000258 <__udivmoddi4+0xac>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d968      	bls.n	8000294 <__udivmoddi4+0xe8>
 80001c2:	fab2 f282 	clz	r2, r2
 80001c6:	b152      	cbz	r2, 80001de <__udivmoddi4+0x32>
 80001c8:	fa01 f302 	lsl.w	r3, r1, r2
 80001cc:	f1c2 0120 	rsb	r1, r2, #32
 80001d0:	fa20 f101 	lsr.w	r1, r0, r1
 80001d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d8:	ea41 0803 	orr.w	r8, r1, r3
 80001dc:	4094      	lsls	r4, r2
 80001de:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001e2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001e6:	fa1f fe8c 	uxth.w	lr, ip
 80001ea:	fb01 8817 	mls	r8, r1, r7, r8
 80001ee:	fb07 f00e 	mul.w	r0, r7, lr
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f8:	4298      	cmp	r0, r3
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0303 	adds.w	r3, ip, r3
 8000200:	f107 35ff 	add.w	r5, r7, #4294967295
 8000204:	f080 811e 	bcs.w	8000444 <__udivmoddi4+0x298>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 811b 	bls.w	8000444 <__udivmoddi4+0x298>
 800020e:	3f02      	subs	r7, #2
 8000210:	4463      	add	r3, ip
 8000212:	1a1b      	subs	r3, r3, r0
 8000214:	fbb3 f0f1 	udiv	r0, r3, r1
 8000218:	fb01 3310 	mls	r3, r1, r0, r3
 800021c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000226:	45a6      	cmp	lr, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000232:	f080 8109 	bcs.w	8000448 <__udivmoddi4+0x29c>
 8000236:	45a6      	cmp	lr, r4
 8000238:	f240 8106 	bls.w	8000448 <__udivmoddi4+0x29c>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	2100      	movs	r1, #0
 8000242:	eba4 040e 	sub.w	r4, r4, lr
 8000246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800024a:	b11e      	cbz	r6, 8000254 <__udivmoddi4+0xa8>
 800024c:	2300      	movs	r3, #0
 800024e:	40d4      	lsrs	r4, r2
 8000250:	e9c6 4300 	strd	r4, r3, [r6]
 8000254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000258:	428b      	cmp	r3, r1
 800025a:	d908      	bls.n	800026e <__udivmoddi4+0xc2>
 800025c:	2e00      	cmp	r6, #0
 800025e:	f000 80ee 	beq.w	800043e <__udivmoddi4+0x292>
 8000262:	2100      	movs	r1, #0
 8000264:	e9c6 0500 	strd	r0, r5, [r6]
 8000268:	4608      	mov	r0, r1
 800026a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d14a      	bne.n	800030c <__udivmoddi4+0x160>
 8000276:	42ab      	cmp	r3, r5
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xd4>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 80fc 	bhi.w	8000478 <__udivmoddi4+0x2cc>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb65 0303 	sbc.w	r3, r5, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4698      	mov	r8, r3
 800028a:	2e00      	cmp	r6, #0
 800028c:	d0e2      	beq.n	8000254 <__udivmoddi4+0xa8>
 800028e:	e9c6 4800 	strd	r4, r8, [r6]
 8000292:	e7df      	b.n	8000254 <__udivmoddi4+0xa8>
 8000294:	b902      	cbnz	r2, 8000298 <__udivmoddi4+0xec>
 8000296:	deff      	udf	#255	; 0xff
 8000298:	fab2 f282 	clz	r2, r2
 800029c:	2a00      	cmp	r2, #0
 800029e:	f040 8091 	bne.w	80003c4 <__udivmoddi4+0x218>
 80002a2:	eba1 000c 	sub.w	r0, r1, ip
 80002a6:	2101      	movs	r1, #1
 80002a8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ac:	fa1f fe8c 	uxth.w	lr, ip
 80002b0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002b4:	fb07 0013 	mls	r0, r7, r3, r0
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002be:	fb0e f003 	mul.w	r0, lr, r3
 80002c2:	42a8      	cmp	r0, r5
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0x12c>
 80002c6:	eb1c 0505 	adds.w	r5, ip, r5
 80002ca:	f103 38ff 	add.w	r8, r3, #4294967295
 80002ce:	d202      	bcs.n	80002d6 <__udivmoddi4+0x12a>
 80002d0:	42a8      	cmp	r0, r5
 80002d2:	f200 80ce 	bhi.w	8000472 <__udivmoddi4+0x2c6>
 80002d6:	4643      	mov	r3, r8
 80002d8:	1a2d      	subs	r5, r5, r0
 80002da:	fbb5 f0f7 	udiv	r0, r5, r7
 80002de:	fb07 5510 	mls	r5, r7, r0, r5
 80002e2:	fb0e fe00 	mul.w	lr, lr, r0
 80002e6:	b2a4      	uxth	r4, r4
 80002e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d908      	bls.n	8000302 <__udivmoddi4+0x156>
 80002f0:	eb1c 0404 	adds.w	r4, ip, r4
 80002f4:	f100 35ff 	add.w	r5, r0, #4294967295
 80002f8:	d202      	bcs.n	8000300 <__udivmoddi4+0x154>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f200 80b6 	bhi.w	800046c <__udivmoddi4+0x2c0>
 8000300:	4628      	mov	r0, r5
 8000302:	eba4 040e 	sub.w	r4, r4, lr
 8000306:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030a:	e79e      	b.n	800024a <__udivmoddi4+0x9e>
 800030c:	f1c1 0720 	rsb	r7, r1, #32
 8000310:	408b      	lsls	r3, r1
 8000312:	fa22 fc07 	lsr.w	ip, r2, r7
 8000316:	ea4c 0c03 	orr.w	ip, ip, r3
 800031a:	fa25 fa07 	lsr.w	sl, r5, r7
 800031e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000322:	fbba f8f9 	udiv	r8, sl, r9
 8000326:	fa20 f307 	lsr.w	r3, r0, r7
 800032a:	fb09 aa18 	mls	sl, r9, r8, sl
 800032e:	408d      	lsls	r5, r1
 8000330:	fa1f fe8c 	uxth.w	lr, ip
 8000334:	431d      	orrs	r5, r3
 8000336:	fa00 f301 	lsl.w	r3, r0, r1
 800033a:	fb08 f00e 	mul.w	r0, r8, lr
 800033e:	0c2c      	lsrs	r4, r5, #16
 8000340:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000344:	42a0      	cmp	r0, r4
 8000346:	fa02 f201 	lsl.w	r2, r2, r1
 800034a:	d90b      	bls.n	8000364 <__udivmoddi4+0x1b8>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f108 3aff 	add.w	sl, r8, #4294967295
 8000354:	f080 8088 	bcs.w	8000468 <__udivmoddi4+0x2bc>
 8000358:	42a0      	cmp	r0, r4
 800035a:	f240 8085 	bls.w	8000468 <__udivmoddi4+0x2bc>
 800035e:	f1a8 0802 	sub.w	r8, r8, #2
 8000362:	4464      	add	r4, ip
 8000364:	1a24      	subs	r4, r4, r0
 8000366:	fbb4 f0f9 	udiv	r0, r4, r9
 800036a:	fb09 4410 	mls	r4, r9, r0, r4
 800036e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000372:	b2ad      	uxth	r5, r5
 8000374:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x1e2>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 35ff 	add.w	r5, r0, #4294967295
 8000384:	d26c      	bcs.n	8000460 <__udivmoddi4+0x2b4>
 8000386:	45a6      	cmp	lr, r4
 8000388:	d96a      	bls.n	8000460 <__udivmoddi4+0x2b4>
 800038a:	3802      	subs	r0, #2
 800038c:	4464      	add	r4, ip
 800038e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000392:	fba0 9502 	umull	r9, r5, r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	42ac      	cmp	r4, r5
 800039c:	46c8      	mov	r8, r9
 800039e:	46ae      	mov	lr, r5
 80003a0:	d356      	bcc.n	8000450 <__udivmoddi4+0x2a4>
 80003a2:	d053      	beq.n	800044c <__udivmoddi4+0x2a0>
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	d069      	beq.n	800047c <__udivmoddi4+0x2d0>
 80003a8:	ebb3 0208 	subs.w	r2, r3, r8
 80003ac:	eb64 040e 	sbc.w	r4, r4, lr
 80003b0:	fa22 f301 	lsr.w	r3, r2, r1
 80003b4:	fa04 f707 	lsl.w	r7, r4, r7
 80003b8:	431f      	orrs	r7, r3
 80003ba:	40cc      	lsrs	r4, r1
 80003bc:	e9c6 7400 	strd	r7, r4, [r6]
 80003c0:	2100      	movs	r1, #0
 80003c2:	e747      	b.n	8000254 <__udivmoddi4+0xa8>
 80003c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c8:	f1c2 0120 	rsb	r1, r2, #32
 80003cc:	fa25 f301 	lsr.w	r3, r5, r1
 80003d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d4:	fa20 f101 	lsr.w	r1, r0, r1
 80003d8:	4095      	lsls	r5, r2
 80003da:	430d      	orrs	r5, r1
 80003dc:	fbb3 f1f7 	udiv	r1, r3, r7
 80003e0:	fb07 3311 	mls	r3, r7, r1, r3
 80003e4:	fa1f fe8c 	uxth.w	lr, ip
 80003e8:	0c28      	lsrs	r0, r5, #16
 80003ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ee:	fb01 f30e 	mul.w	r3, r1, lr
 80003f2:	4283      	cmp	r3, r0
 80003f4:	fa04 f402 	lsl.w	r4, r4, r2
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x260>
 80003fa:	eb1c 0000 	adds.w	r0, ip, r0
 80003fe:	f101 38ff 	add.w	r8, r1, #4294967295
 8000402:	d22f      	bcs.n	8000464 <__udivmoddi4+0x2b8>
 8000404:	4283      	cmp	r3, r0
 8000406:	d92d      	bls.n	8000464 <__udivmoddi4+0x2b8>
 8000408:	3902      	subs	r1, #2
 800040a:	4460      	add	r0, ip
 800040c:	1ac0      	subs	r0, r0, r3
 800040e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000412:	fb07 0013 	mls	r0, r7, r3, r0
 8000416:	b2ad      	uxth	r5, r5
 8000418:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800041c:	fb03 f00e 	mul.w	r0, r3, lr
 8000420:	42a8      	cmp	r0, r5
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x28a>
 8000424:	eb1c 0505 	adds.w	r5, ip, r5
 8000428:	f103 38ff 	add.w	r8, r3, #4294967295
 800042c:	d216      	bcs.n	800045c <__udivmoddi4+0x2b0>
 800042e:	42a8      	cmp	r0, r5
 8000430:	d914      	bls.n	800045c <__udivmoddi4+0x2b0>
 8000432:	3b02      	subs	r3, #2
 8000434:	4465      	add	r5, ip
 8000436:	1a28      	subs	r0, r5, r0
 8000438:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043c:	e738      	b.n	80002b0 <__udivmoddi4+0x104>
 800043e:	4631      	mov	r1, r6
 8000440:	4630      	mov	r0, r6
 8000442:	e707      	b.n	8000254 <__udivmoddi4+0xa8>
 8000444:	462f      	mov	r7, r5
 8000446:	e6e4      	b.n	8000212 <__udivmoddi4+0x66>
 8000448:	4618      	mov	r0, r3
 800044a:	e6f9      	b.n	8000240 <__udivmoddi4+0x94>
 800044c:	454b      	cmp	r3, r9
 800044e:	d2a9      	bcs.n	80003a4 <__udivmoddi4+0x1f8>
 8000450:	ebb9 0802 	subs.w	r8, r9, r2
 8000454:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000458:	3801      	subs	r0, #1
 800045a:	e7a3      	b.n	80003a4 <__udivmoddi4+0x1f8>
 800045c:	4643      	mov	r3, r8
 800045e:	e7ea      	b.n	8000436 <__udivmoddi4+0x28a>
 8000460:	4628      	mov	r0, r5
 8000462:	e794      	b.n	800038e <__udivmoddi4+0x1e2>
 8000464:	4641      	mov	r1, r8
 8000466:	e7d1      	b.n	800040c <__udivmoddi4+0x260>
 8000468:	46d0      	mov	r8, sl
 800046a:	e77b      	b.n	8000364 <__udivmoddi4+0x1b8>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	e747      	b.n	8000302 <__udivmoddi4+0x156>
 8000472:	3b02      	subs	r3, #2
 8000474:	4465      	add	r5, ip
 8000476:	e72f      	b.n	80002d8 <__udivmoddi4+0x12c>
 8000478:	4608      	mov	r0, r1
 800047a:	e706      	b.n	800028a <__udivmoddi4+0xde>
 800047c:	4631      	mov	r1, r6
 800047e:	e6e9      	b.n	8000254 <__udivmoddi4+0xa8>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <espera>:
void espera(int time)
{
 8000484:	b480      	push	{r7}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  int i;
  for (i = 0; i < time; i++);
 800048c:	2300      	movs	r3, #0
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	e002      	b.n	8000498 <espera+0x14>
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	3301      	adds	r3, #1
 8000496:	60fb      	str	r3, [r7, #12]
 8000498:	68fa      	ldr	r2, [r7, #12]
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	429a      	cmp	r2, r3
 800049e:	dbf8      	blt.n	8000492 <espera+0xe>
}
 80004a0:	bf00      	nop
 80004a2:	bf00      	nop
 80004a4:	3714      	adds	r7, #20
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <Bin2Ascii>:

void Bin2Ascii(unsigned short number, unsigned char* chain)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b085      	sub	sp, #20
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	4603      	mov	r3, r0
 80004b4:	6039      	str	r1, [r7, #0]
 80004b6:	80fb      	strh	r3, [r7, #6]
  unsigned short partial, j, cocient, divisor;

  partial = number;
 80004b8:	88fb      	ldrh	r3, [r7, #6]
 80004ba:	81fb      	strh	r3, [r7, #14]
  divisor = 10000;
 80004bc:	f242 7310 	movw	r3, #10000	; 0x2710
 80004c0:	817b      	strh	r3, [r7, #10]
  *(chain) = ' ';
 80004c2:	683b      	ldr	r3, [r7, #0]
 80004c4:	2220      	movs	r2, #32
 80004c6:	701a      	strb	r2, [r3, #0]
  for (j = 1; j < 6; j++)
 80004c8:	2301      	movs	r3, #1
 80004ca:	81bb      	strh	r3, [r7, #12]
 80004cc:	e01d      	b.n	800050a <Bin2Ascii+0x5e>
  {
    cocient = partial/divisor;
 80004ce:	89fa      	ldrh	r2, [r7, #14]
 80004d0:	897b      	ldrh	r3, [r7, #10]
 80004d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80004d6:	813b      	strh	r3, [r7, #8]
    *(chain + j) = '0' + (unsigned char)cocient;
 80004d8:	893b      	ldrh	r3, [r7, #8]
 80004da:	b2da      	uxtb	r2, r3
 80004dc:	89bb      	ldrh	r3, [r7, #12]
 80004de:	6839      	ldr	r1, [r7, #0]
 80004e0:	440b      	add	r3, r1
 80004e2:	3230      	adds	r2, #48	; 0x30
 80004e4:	b2d2      	uxtb	r2, r2
 80004e6:	701a      	strb	r2, [r3, #0]
    partial = partial - (cocient*divisor);
 80004e8:	893b      	ldrh	r3, [r7, #8]
 80004ea:	897a      	ldrh	r2, [r7, #10]
 80004ec:	fb02 f303 	mul.w	r3, r2, r3
 80004f0:	b29b      	uxth	r3, r3
 80004f2:	89fa      	ldrh	r2, [r7, #14]
 80004f4:	1ad3      	subs	r3, r2, r3
 80004f6:	81fb      	strh	r3, [r7, #14]
    divisor = divisor/10;
 80004f8:	897b      	ldrh	r3, [r7, #10]
 80004fa:	4a0a      	ldr	r2, [pc, #40]	; (8000524 <Bin2Ascii+0x78>)
 80004fc:	fba2 2303 	umull	r2, r3, r2, r3
 8000500:	08db      	lsrs	r3, r3, #3
 8000502:	817b      	strh	r3, [r7, #10]
  for (j = 1; j < 6; j++)
 8000504:	89bb      	ldrh	r3, [r7, #12]
 8000506:	3301      	adds	r3, #1
 8000508:	81bb      	strh	r3, [r7, #12]
 800050a:	89bb      	ldrh	r3, [r7, #12]
 800050c:	2b05      	cmp	r3, #5
 800050e:	d9de      	bls.n	80004ce <Bin2Ascii+0x22>
  }
  *(chain + 6) = 0;
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	3306      	adds	r3, #6
 8000514:	2200      	movs	r2, #0
 8000516:	701a      	strb	r2, [r3, #0]
}
 8000518:	bf00      	nop
 800051a:	3714      	adds	r7, #20
 800051c:	46bd      	mov	sp, r7
 800051e:	bc80      	pop	{r7}
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	cccccccd 	.word	0xcccccccd

08000528 <random_num>:

// Credit goes to GeeksForGeeks - https://www.geeksforgeeks.org/generating-random-number-range-c/
int random_num(int lower_limit, int upper_limit)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b084      	sub	sp, #16
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
 8000530:	6039      	str	r1, [r7, #0]
  int num = (rand() % (upper_limit - lower_limit + 1)) + lower_limit;
 8000532:	f004 fc89 	bl	8004e48 <rand>
 8000536:	4602      	mov	r2, r0
 8000538:	6839      	ldr	r1, [r7, #0]
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	1acb      	subs	r3, r1, r3
 800053e:	3301      	adds	r3, #1
 8000540:	fb92 f1f3 	sdiv	r1, r2, r3
 8000544:	fb01 f303 	mul.w	r3, r1, r3
 8000548:	1ad3      	subs	r3, r2, r3
 800054a:	687a      	ldr	r2, [r7, #4]
 800054c:	4413      	add	r3, r2
 800054e:	60fb      	str	r3, [r7, #12]
  return num;
 8000550:	68fb      	ldr	r3, [r7, #12]
}
 8000552:	4618      	mov	r0, r3
 8000554:	3710      	adds	r7, #16
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
	...

0800055c <EXTI0_IRQHandler>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//INTERRUPTS
void EXTI0_IRQHandler(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  // USER BUTTON is pressed, a rising edge is detected in PA0
  if ((EXTI->PR &BIT_0) != 0) // Is EXTI0 flag on? //0000000000000001 in the Pending Register of ISER[0]
 8000560:	4b0d      	ldr	r3, [pc, #52]	; (8000598 <EXTI0_IRQHandler+0x3c>)
 8000562:	695b      	ldr	r3, [r3, #20]
 8000564:	f003 0301 	and.w	r3, r3, #1
 8000568:	2b00      	cmp	r3, #0
 800056a:	d00b      	beq.n	8000584 <EXTI0_IRQHandler+0x28>
  {
    game++; //If at GAME 1, proceed to GAME 2
 800056c:	4b0b      	ldr	r3, [pc, #44]	; (800059c <EXTI0_IRQHandler+0x40>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	3301      	adds	r3, #1
 8000572:	4a0a      	ldr	r2, [pc, #40]	; (800059c <EXTI0_IRQHandler+0x40>)
 8000574:	6013      	str	r3, [r2, #0]
    if (game > 2) game = 1; //Reset to 1 after requesting change from GAME 2
 8000576:	4b09      	ldr	r3, [pc, #36]	; (800059c <EXTI0_IRQHandler+0x40>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	2b02      	cmp	r3, #2
 800057c:	d902      	bls.n	8000584 <EXTI0_IRQHandler+0x28>
 800057e:	4b07      	ldr	r3, [pc, #28]	; (800059c <EXTI0_IRQHandler+0x40>)
 8000580:	2201      	movs	r2, #1
 8000582:	601a      	str	r2, [r3, #0]
  }
  EXTI->PR |= (1 << 6); // Clear EXTI0 flag (writes a 1 in PR0 pos)
 8000584:	4b04      	ldr	r3, [pc, #16]	; (8000598 <EXTI0_IRQHandler+0x3c>)
 8000586:	695b      	ldr	r3, [r3, #20]
 8000588:	4a03      	ldr	r2, [pc, #12]	; (8000598 <EXTI0_IRQHandler+0x3c>)
 800058a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800058e:	6153      	str	r3, [r2, #20]
  //Clear flag must be out of condition so it never hangs if condition is not met
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	bc80      	pop	{r7}
 8000596:	4770      	bx	lr
 8000598:	40010400 	.word	0x40010400
 800059c:	20000000 	.word	0x20000000

080005a0 <EXTI9_5_IRQHandler>:

// NVIC->ISER[0] pin 23 for EXTIs 9 to 5
void EXTI9_5_IRQHandler(void) //ISR for EXTI7 & EXTI6
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  if (((EXTI->PR &BIT_7) || (EXTI->PR &BIT_6)) != 0) //most general aproach --> (EXTI->PR != 0)
 80005a4:	4b30      	ldr	r3, [pc, #192]	; (8000668 <EXTI9_5_IRQHandler+0xc8>)
 80005a6:	695b      	ldr	r3, [r3, #20]
 80005a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d105      	bne.n	80005bc <EXTI9_5_IRQHandler+0x1c>
 80005b0:	4b2d      	ldr	r3, [pc, #180]	; (8000668 <EXTI9_5_IRQHandler+0xc8>)
 80005b2:	695b      	ldr	r3, [r3, #20]
 80005b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <EXTI9_5_IRQHandler+0x20>
 80005bc:	2301      	movs	r3, #1
 80005be:	e000      	b.n	80005c2 <EXTI9_5_IRQHandler+0x22>
 80005c0:	2300      	movs	r3, #0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d03f      	beq.n	8000646 <EXTI9_5_IRQHandler+0xa6>
  {
    // BUTTON 1 is pressed, a rising edge is detected in PB7
    if (EXTI->PR &(1 << 7)) // 00000000010000000 in pending register of ISER[0]
 80005c6:	4b28      	ldr	r3, [pc, #160]	; (8000668 <EXTI9_5_IRQHandler+0xc8>)
 80005c8:	695b      	ldr	r3, [r3, #20]
 80005ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d019      	beq.n	8000606 <EXTI9_5_IRQHandler+0x66>
    {
      if ((game == 1) && (playing == 1))
 80005d2:	4b26      	ldr	r3, [pc, #152]	; (800066c <EXTI9_5_IRQHandler+0xcc>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d10e      	bne.n	80005f8 <EXTI9_5_IRQHandler+0x58>
 80005da:	4b25      	ldr	r3, [pc, #148]	; (8000670 <EXTI9_5_IRQHandler+0xd0>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b01      	cmp	r3, #1
 80005e0:	d10a      	bne.n	80005f8 <EXTI9_5_IRQHandler+0x58>
      {
        GPIOA->BSRR = (1 << 12) << 16; //Turn off LED
 80005e2:	4b24      	ldr	r3, [pc, #144]	; (8000674 <EXTI9_5_IRQHandler+0xd4>)
 80005e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005e8:	619a      	str	r2, [r3, #24]
        playing = 0;
 80005ea:	4b21      	ldr	r3, [pc, #132]	; (8000670 <EXTI9_5_IRQHandler+0xd0>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
        winner = 1;
 80005f0:	4b21      	ldr	r3, [pc, #132]	; (8000678 <EXTI9_5_IRQHandler+0xd8>)
 80005f2:	2201      	movs	r2, #1
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	e006      	b.n	8000606 <EXTI9_5_IRQHandler+0x66>
      }
      else if (game == 2)
 80005f8:	4b1c      	ldr	r3, [pc, #112]	; (800066c <EXTI9_5_IRQHandler+0xcc>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	2b02      	cmp	r3, #2
 80005fe:	d102      	bne.n	8000606 <EXTI9_5_IRQHandler+0x66>
      {
        //This code is meant to end the while loop, we will determine the winner by checking the time deltas afterwards
        btn_pressed = 1;
 8000600:	4b1e      	ldr	r3, [pc, #120]	; (800067c <EXTI9_5_IRQHandler+0xdc>)
 8000602:	2201      	movs	r2, #1
 8000604:	601a      	str	r2, [r3, #0]
      }
      //else nothing
    }
    // BUTTON 2 is pressed, a rising edge is detected in PB6
    if (EXTI->PR &(1 << 6)) // 00000000001000000 in pending register
 8000606:	4b18      	ldr	r3, [pc, #96]	; (8000668 <EXTI9_5_IRQHandler+0xc8>)
 8000608:	695b      	ldr	r3, [r3, #20]
 800060a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800060e:	2b00      	cmp	r3, #0
 8000610:	d019      	beq.n	8000646 <EXTI9_5_IRQHandler+0xa6>
    {
      if ((game == 1) && (playing == 1))
 8000612:	4b16      	ldr	r3, [pc, #88]	; (800066c <EXTI9_5_IRQHandler+0xcc>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	2b01      	cmp	r3, #1
 8000618:	d10e      	bne.n	8000638 <EXTI9_5_IRQHandler+0x98>
 800061a:	4b15      	ldr	r3, [pc, #84]	; (8000670 <EXTI9_5_IRQHandler+0xd0>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	2b01      	cmp	r3, #1
 8000620:	d10a      	bne.n	8000638 <EXTI9_5_IRQHandler+0x98>
      {
        GPIOA->BSRR = (1 << 12) << 16;
 8000622:	4b14      	ldr	r3, [pc, #80]	; (8000674 <EXTI9_5_IRQHandler+0xd4>)
 8000624:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000628:	619a      	str	r2, [r3, #24]
        playing = 0;
 800062a:	4b11      	ldr	r3, [pc, #68]	; (8000670 <EXTI9_5_IRQHandler+0xd0>)
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
        winner = 2;
 8000630:	4b11      	ldr	r3, [pc, #68]	; (8000678 <EXTI9_5_IRQHandler+0xd8>)
 8000632:	2202      	movs	r2, #2
 8000634:	601a      	str	r2, [r3, #0]
 8000636:	e006      	b.n	8000646 <EXTI9_5_IRQHandler+0xa6>
      }
      else if (game == 2)
 8000638:	4b0c      	ldr	r3, [pc, #48]	; (800066c <EXTI9_5_IRQHandler+0xcc>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	2b02      	cmp	r3, #2
 800063e:	d102      	bne.n	8000646 <EXTI9_5_IRQHandler+0xa6>
      {
        btn_pressed = 2;
 8000640:	4b0e      	ldr	r3, [pc, #56]	; (800067c <EXTI9_5_IRQHandler+0xdc>)
 8000642:	2202      	movs	r2, #2
 8000644:	601a      	str	r2, [r3, #0]
      }
    }
  }
  //Always clear flags to avoid hanging
  EXTI->PR |= (1 << 7); // Clear the EXTI7 flag (writes a 1 in PR7)
 8000646:	4b08      	ldr	r3, [pc, #32]	; (8000668 <EXTI9_5_IRQHandler+0xc8>)
 8000648:	695b      	ldr	r3, [r3, #20]
 800064a:	4a07      	ldr	r2, [pc, #28]	; (8000668 <EXTI9_5_IRQHandler+0xc8>)
 800064c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000650:	6153      	str	r3, [r2, #20]
  EXTI->PR |= (1 << 6); // Clear the EXTI6 flag
 8000652:	4b05      	ldr	r3, [pc, #20]	; (8000668 <EXTI9_5_IRQHandler+0xc8>)
 8000654:	695b      	ldr	r3, [r3, #20]
 8000656:	4a04      	ldr	r2, [pc, #16]	; (8000668 <EXTI9_5_IRQHandler+0xc8>)
 8000658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800065c:	6153      	str	r3, [r2, #20]
}
 800065e:	bf00      	nop
 8000660:	46bd      	mov	sp, r7
 8000662:	bc80      	pop	{r7}
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	40010400 	.word	0x40010400
 800066c:	20000000 	.word	0x20000000
 8000670:	20000238 	.word	0x20000238
 8000674:	40020000 	.word	0x40020000
 8000678:	20000234 	.word	0x20000234
 800067c:	2000023c 	.word	0x2000023c

08000680 <TIM4_IRQHandler>:

//TIMERS
//TIC timer 4 CH1 and CH2
void TIM4_IRQHandler(void) //TIC
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  //CH1 for PB6 - Player 2
  if((TIM4->SR &BIT_1) != 0) //0x2
 8000684:	4b0d      	ldr	r3, [pc, #52]	; (80006bc <TIM4_IRQHandler+0x3c>)
 8000686:	691b      	ldr	r3, [r3, #16]
 8000688:	f003 0302 	and.w	r3, r3, #2
 800068c:	2b00      	cmp	r3, #0
 800068e:	d003      	beq.n	8000698 <TIM4_IRQHandler+0x18>
  {
    time_4ch1 = TIM4->CCR1; //The time loaded to our var shall be the count when the button was clicked
 8000690:	4b0a      	ldr	r3, [pc, #40]	; (80006bc <TIM4_IRQHandler+0x3c>)
 8000692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000694:	4a0a      	ldr	r2, [pc, #40]	; (80006c0 <TIM4_IRQHandler+0x40>)
 8000696:	6013      	str	r3, [r2, #0]
    if(time_4ch1 < 0) time_4ch1 += 0x0FFFF; //FIXME: why do we add this? DELETE COMMENT LATER
  }
  //CH2 for PB7 - Player 1
  if((TIM4->SR &BIT_2) != 0) //0x4
 8000698:	4b08      	ldr	r3, [pc, #32]	; (80006bc <TIM4_IRQHandler+0x3c>)
 800069a:	691b      	ldr	r3, [r3, #16]
 800069c:	f003 0304 	and.w	r3, r3, #4
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d003      	beq.n	80006ac <TIM4_IRQHandler+0x2c>
  {
    time_4ch2 = TIM4->CCR2;
 80006a4:	4b05      	ldr	r3, [pc, #20]	; (80006bc <TIM4_IRQHandler+0x3c>)
 80006a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80006a8:	4a06      	ldr	r2, [pc, #24]	; (80006c4 <TIM4_IRQHandler+0x44>)
 80006aa:	6013      	str	r3, [r2, #0]
    if(time_4ch2 < 0) time_4ch2 += 0x0FFFF;
  }
  TIM4->SR = 0x0;
 80006ac:	4b03      	ldr	r3, [pc, #12]	; (80006bc <TIM4_IRQHandler+0x3c>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	611a      	str	r2, [r3, #16]
}
 80006b2:	bf00      	nop
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bc80      	pop	{r7}
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	40000800 	.word	0x40000800
 80006c0:	20000244 	.word	0x20000244
 80006c4:	20000248 	.word	0x20000248

080006c8 <ADC1_IRQHandler>:

//ADC
//ADC IRQ to determine the countdown downstep of (0.5, 1 or 2 secs) depending on the
void ADC1_IRQHandler(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  ADC1->SR &= ~(1 << 1); //what does this do (EOC to 0, meaning we have work to do yet)
 80006cc:	4b0e      	ldr	r3, [pc, #56]	; (8000708 <ADC1_IRQHandler+0x40>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a0d      	ldr	r2, [pc, #52]	; (8000708 <ADC1_IRQHandler+0x40>)
 80006d2:	f023 0302 	bic.w	r3, r3, #2
 80006d6:	6013      	str	r3, [r2, #0]

  if ((ADC1->SQR5 &0x001F) == 1)
 80006d8:	4b0b      	ldr	r3, [pc, #44]	; (8000708 <ADC1_IRQHandler+0x40>)
 80006da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006dc:	f003 031f 	and.w	r3, r3, #31
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d103      	bne.n	80006ec <ADC1_IRQHandler+0x24>
  {
    ADC1->SQR5 = 0x05;
 80006e4:	4b08      	ldr	r3, [pc, #32]	; (8000708 <ADC1_IRQHandler+0x40>)
 80006e6:	2205      	movs	r2, #5
 80006e8:	641a      	str	r2, [r3, #64]	; 0x40
    /*
    if (ADC->DR > 67) obstacle_OUT = 1;
    else obstacle_OUT = 0;
    */
  }
}
 80006ea:	e008      	b.n	80006fe <ADC1_IRQHandler+0x36>
  else if ((ADC1->SQR5 &0x001F) == 5)
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <ADC1_IRQHandler+0x40>)
 80006ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f0:	f003 031f 	and.w	r3, r3, #31
 80006f4:	2b05      	cmp	r3, #5
 80006f6:	d102      	bne.n	80006fe <ADC1_IRQHandler+0x36>
    ADC1->SQR5 = 0x01;
 80006f8:	4b03      	ldr	r3, [pc, #12]	; (8000708 <ADC1_IRQHandler+0x40>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	641a      	str	r2, [r3, #64]	; 0x40
}
 80006fe:	bf00      	nop
 8000700:	46bd      	mov	sp, r7
 8000702:	bc80      	pop	{r7}
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	40012400 	.word	0x40012400

0800070c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000710:	f002 f965 	bl	80029de <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000714:	f000 fd9a 	bl	800124c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000718:	f000 ffa6 	bl	8001668 <MX_GPIO_Init>
  MX_ADC_Init();
 800071c:	f000 fdfe 	bl	800131c <MX_ADC_Init>
  MX_LCD_Init();
 8000720:	f000 fe56 	bl	80013d0 <MX_LCD_Init>
  MX_TS_Init();
 8000724:	f000 ff70 	bl	8001608 <MX_TS_Init>
  MX_TIM3_Init();
 8000728:	f000 fed2 	bl	80014d0 <MX_TIM3_Init>
  MX_TIM4_Init();
 800072c:	f000 ff1e 	bl	800156c <MX_TIM4_Init>
  MX_TIM2_Init();
 8000730:	f000 fe82 	bl	8001438 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8000734:	f000 ff6e 	bl	8001614 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  //DECLARATION OF PERIPHERALS WE WILL USE

  //LCD Setup
  BSP_LCD_GLASS_Init();
 8000738:	f001 f802 	bl	8001740 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_BarLevelConfig(0);
 800073c:	2000      	movs	r0, #0
 800073e:	f001 f837 	bl	80017b0 <BSP_LCD_GLASS_BarLevelConfig>
  BSP_LCD_GLASS_Clear();
 8000742:	f001 fc7f 	bl	8002044 <BSP_LCD_GLASS_Clear>

  //Pins + their EXTIs - I/O
  /* PB0 ---------------------------------------------------------------------*/
  //PA0 (USER BUTTON) - digital input (00)
  GPIOA->MODER &= ~(1 << (0*2 + 1));
 8000746:	4b9e      	ldr	r3, [pc, #632]	; (80009c0 <main+0x2b4>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4a9d      	ldr	r2, [pc, #628]	; (80009c0 <main+0x2b4>)
 800074c:	f023 0302 	bic.w	r3, r3, #2
 8000750:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (0*2));
 8000752:	4b9b      	ldr	r3, [pc, #620]	; (80009c0 <main+0x2b4>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4a9a      	ldr	r2, [pc, #616]	; (80009c0 <main+0x2b4>)
 8000758:	f023 0301 	bic.w	r3, r3, #1
 800075c:	6013      	str	r3, [r2, #0]
  //EXTI0
  SYSCFG->EXTICR[0] = 0000; // Linking EXTI0 to GPIOA (PA0 = USER BUTTON) - all zeros mean GPIOA
 800075e:	4b99      	ldr	r3, [pc, #612]	; (80009c4 <main+0x2b8>)
 8000760:	2200      	movs	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
  EXTI->RTSR |= BIT_0; // Enables rising edge in EXTI0
 8000764:	4b98      	ldr	r3, [pc, #608]	; (80009c8 <main+0x2bc>)
 8000766:	689b      	ldr	r3, [r3, #8]
 8000768:	4a97      	ldr	r2, [pc, #604]	; (80009c8 <main+0x2bc>)
 800076a:	f043 0301 	orr.w	r3, r3, #1
 800076e:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_0); // Disables falling edge in EXTI0
 8000770:	4b95      	ldr	r3, [pc, #596]	; (80009c8 <main+0x2bc>)
 8000772:	68db      	ldr	r3, [r3, #12]
 8000774:	4a94      	ldr	r2, [pc, #592]	; (80009c8 <main+0x2bc>)
 8000776:	f023 0301 	bic.w	r3, r3, #1
 800077a:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_0; // Enables the Interrupt (i.e. the event) (IMR = Interrupt Mask Register)
 800077c:	4b92      	ldr	r3, [pc, #584]	; (80009c8 <main+0x2bc>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a91      	ldr	r2, [pc, #580]	; (80009c8 <main+0x2bc>)
 8000782:	f043 0301 	orr.w	r3, r3, #1
 8000786:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 6); //Enables EXTI0 in the NVICs ISER[0]s position 6
 8000788:	4b90      	ldr	r3, [pc, #576]	; (80009cc <main+0x2c0>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a8f      	ldr	r2, [pc, #572]	; (80009cc <main+0x2c0>)
 800078e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000792:	6013      	str	r3, [r2, #0]

  //USING I/O PINS 7 & 6 FOR PLAYER BUTTONS 1 & 2 RESPECTIVELY
  /* PB7 ---------------------------------------------------------------------*/
  //PB7 (BUTTON 1) - digital input (00) - w7 AF TIM4_CH2
  //Set PB7 to 10 for Alternate Functions (AFs)
  GPIOB->MODER |= (1 << (7*2 + 1));
 8000794:	4b8e      	ldr	r3, [pc, #568]	; (80009d0 <main+0x2c4>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a8d      	ldr	r2, [pc, #564]	; (80009d0 <main+0x2c4>)
 800079a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800079e:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1 << (7*2));
 80007a0:	4b8b      	ldr	r3, [pc, #556]	; (80009d0 <main+0x2c4>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4a8a      	ldr	r2, [pc, #552]	; (80009d0 <main+0x2c4>)
 80007a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80007aa:	6013      	str	r3, [r2, #0]
  //AF for TIM4_CH2 (AF2)
  GPIOB->AFR[0] |= (0x02 << (7*4)); // Writes 0010 in AFRL7 associating TIM4 to PB7
 80007ac:	4b88      	ldr	r3, [pc, #544]	; (80009d0 <main+0x2c4>)
 80007ae:	6a1b      	ldr	r3, [r3, #32]
 80007b0:	4a87      	ldr	r2, [pc, #540]	; (80009d0 <main+0x2c4>)
 80007b2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80007b6:	6213      	str	r3, [r2, #32]
  //WE NEED INTERNAL RESISTORS - pull-up OR pull-down ?
  //We chose pull-up: a constant 1 unless we press, then its shorted to GND
  //Set up with pull-up resistor (01)
  GPIOB->PUPDR &= ~(1 << (7*2 + 1));
 80007b8:	4b85      	ldr	r3, [pc, #532]	; (80009d0 <main+0x2c4>)
 80007ba:	68db      	ldr	r3, [r3, #12]
 80007bc:	4a84      	ldr	r2, [pc, #528]	; (80009d0 <main+0x2c4>)
 80007be:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80007c2:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR |= (1 << (7*2));
 80007c4:	4b82      	ldr	r3, [pc, #520]	; (80009d0 <main+0x2c4>)
 80007c6:	68db      	ldr	r3, [r3, #12]
 80007c8:	4a81      	ldr	r2, [pc, #516]	; (80009d0 <main+0x2c4>)
 80007ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007ce:	60d3      	str	r3, [r2, #12]
  //EXTI7
  SYSCFG->EXTICR[1] |= BIT_12; // Linking EXTI7 to GPIOB (PB7 = BUTTON 1)
 80007d0:	4b7c      	ldr	r3, [pc, #496]	; (80009c4 <main+0x2b8>)
 80007d2:	68db      	ldr	r3, [r3, #12]
 80007d4:	4a7b      	ldr	r2, [pc, #492]	; (80009c4 <main+0x2b8>)
 80007d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007da:	60d3      	str	r3, [r2, #12]
                    // Sets a 1 in bit 12 see page 145 of the manual
  EXTI->RTSR &= ~(BIT_7); // Disables rising edge in EXTI7
 80007dc:	4b7a      	ldr	r3, [pc, #488]	; (80009c8 <main+0x2bc>)
 80007de:	689b      	ldr	r3, [r3, #8]
 80007e0:	4a79      	ldr	r2, [pc, #484]	; (80009c8 <main+0x2bc>)
 80007e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80007e6:	6093      	str	r3, [r2, #8]
  EXTI->FTSR |= BIT_7; // Enables falling edge in EXTI7
 80007e8:	4b77      	ldr	r3, [pc, #476]	; (80009c8 <main+0x2bc>)
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	4a76      	ldr	r2, [pc, #472]	; (80009c8 <main+0x2bc>)
 80007ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007f2:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_7; // Enables the interrupt after setup
 80007f4:	4b74      	ldr	r3, [pc, #464]	; (80009c8 <main+0x2bc>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a73      	ldr	r2, [pc, #460]	; (80009c8 <main+0x2bc>)
 80007fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007fe:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 23); // EXTI7 has position 23 in ISER[0]
 8000800:	4b72      	ldr	r3, [pc, #456]	; (80009cc <main+0x2c0>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a71      	ldr	r2, [pc, #452]	; (80009cc <main+0x2c0>)
 8000806:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800080a:	6013      	str	r3, [r2, #0]

  /* PB6 ---------------------------------------------------------------------*/
  //PB6 (BUTTON 2) - digital input (00) - w/ AF TIM4_CH1
  //Set PB6 to 10 for AFs
  GPIOB->MODER |= (1 << (6*2 + 1));
 800080c:	4b70      	ldr	r3, [pc, #448]	; (80009d0 <main+0x2c4>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a6f      	ldr	r2, [pc, #444]	; (80009d0 <main+0x2c4>)
 8000812:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000816:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1 << (6*2));
 8000818:	4b6d      	ldr	r3, [pc, #436]	; (80009d0 <main+0x2c4>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a6c      	ldr	r2, [pc, #432]	; (80009d0 <main+0x2c4>)
 800081e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000822:	6013      	str	r3, [r2, #0]
  //AF for TIM4_CH1 (AF2)
  GPIOB->AFR[0] |= (0x02 << (6*4)); // Writes 0010 in AFRL6 associating TIM4 to PB6
 8000824:	4b6a      	ldr	r3, [pc, #424]	; (80009d0 <main+0x2c4>)
 8000826:	6a1b      	ldr	r3, [r3, #32]
 8000828:	4a69      	ldr	r2, [pc, #420]	; (80009d0 <main+0x2c4>)
 800082a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800082e:	6213      	str	r3, [r2, #32]
  //Set up with pull-up resistor (01)
  GPIOB->PUPDR &= ~(1 << (6*2 + 1));
 8000830:	4b67      	ldr	r3, [pc, #412]	; (80009d0 <main+0x2c4>)
 8000832:	68db      	ldr	r3, [r3, #12]
 8000834:	4a66      	ldr	r2, [pc, #408]	; (80009d0 <main+0x2c4>)
 8000836:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800083a:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR |= (1 << (6*2));
 800083c:	4b64      	ldr	r3, [pc, #400]	; (80009d0 <main+0x2c4>)
 800083e:	68db      	ldr	r3, [r3, #12]
 8000840:	4a63      	ldr	r2, [pc, #396]	; (80009d0 <main+0x2c4>)
 8000842:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000846:	60d3      	str	r3, [r2, #12]
  //EXTI6
  SYSCFG->EXTICR[1] |= BIT_8; // Linking EXTI6 to GPIOB (PB6 = BUTTON 2)
 8000848:	4b5e      	ldr	r3, [pc, #376]	; (80009c4 <main+0x2b8>)
 800084a:	68db      	ldr	r3, [r3, #12]
 800084c:	4a5d      	ldr	r2, [pc, #372]	; (80009c4 <main+0x2b8>)
 800084e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000852:	60d3      	str	r3, [r2, #12]
                    // Sets a 1 in bit 8 see page 145 of the manual
  EXTI->RTSR &= ~(BIT_6); // Disables rising edge in EXTI6
 8000854:	4b5c      	ldr	r3, [pc, #368]	; (80009c8 <main+0x2bc>)
 8000856:	689b      	ldr	r3, [r3, #8]
 8000858:	4a5b      	ldr	r2, [pc, #364]	; (80009c8 <main+0x2bc>)
 800085a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800085e:	6093      	str	r3, [r2, #8]
  EXTI->FTSR |= BIT_6; // Enables falling edge in EXTI6
 8000860:	4b59      	ldr	r3, [pc, #356]	; (80009c8 <main+0x2bc>)
 8000862:	68db      	ldr	r3, [r3, #12]
 8000864:	4a58      	ldr	r2, [pc, #352]	; (80009c8 <main+0x2bc>)
 8000866:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800086a:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_6; // Enables the interrupt
 800086c:	4b56      	ldr	r3, [pc, #344]	; (80009c8 <main+0x2bc>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a55      	ldr	r2, [pc, #340]	; (80009c8 <main+0x2bc>)
 8000872:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000876:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 23); // EXTI6 & 7 have position 23 in the NVIC, since
 8000878:	4b54      	ldr	r3, [pc, #336]	; (80009cc <main+0x2c0>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a53      	ldr	r2, [pc, #332]	; (80009cc <main+0x2c0>)
 800087e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000882:	6013      	str	r3, [r2, #0]

  //TIMERS
  /* TIM3 --------------------------------------------------------------------*/
  //No pin assignment, we just plainly use it for the TOC
  //SET-UP for TIM3 - TOC, for random LED off and TBD
  TIM3->CR1 = 0x0000;   // ON IN CODE BELOW
 8000884:	4b53      	ldr	r3, [pc, #332]	; (80009d4 <main+0x2c8>)
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
  TIM3->CR2 = 0x0000;   // Always set to 0
 800088a:	4b52      	ldr	r3, [pc, #328]	; (80009d4 <main+0x2c8>)
 800088c:	2200      	movs	r2, #0
 800088e:	605a      	str	r2, [r3, #4]
  TIM3->SMCR = 0x0000;  // Always set to 0
 8000890:	4b50      	ldr	r3, [pc, #320]	; (80009d4 <main+0x2c8>)
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  TIM3->PSC = 31999;    //Means fclk/(PSC+1)
 8000896:	4b4f      	ldr	r3, [pc, #316]	; (80009d4 <main+0x2c8>)
 8000898:	f647 42ff 	movw	r2, #31999	; 0x7cff
 800089c:	629a      	str	r2, [r3, #40]	; 0x28
  TIM3->CNT = 0;        //Initiallized to 0
 800089e:	4b4d      	ldr	r3, [pc, #308]	; (80009d4 <main+0x2c8>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	625a      	str	r2, [r3, #36]	; 0x24
  TIM3->ARR = 0xFFFF;   //USED IN PWN so set to max
 80008a4:	4b4b      	ldr	r3, [pc, #300]	; (80009d4 <main+0x2c8>)
 80008a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008aa:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM3->DIER = 0x0000;  
 80008ac:	4b49      	ldr	r3, [pc, #292]	; (80009d4 <main+0x2c8>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	60da      	str	r2, [r3, #12]
  TIM3->CCMR1 = 0x0000; //CCyS = 00 (TOC)
 80008b2:	4b48      	ldr	r3, [pc, #288]	; (80009d4 <main+0x2c8>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	619a      	str	r2, [r3, #24]
                        //OCyM = 000 (no external output)
                        //OCyPE = 0 (no preload)
  TIM3->CCER = 0x0000;  //CCyP = 0 (always in TOC)
 80008b8:	4b46      	ldr	r3, [pc, #280]	; (80009d4 <main+0x2c8>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	621a      	str	r2, [r3, #32]
                        //CCyE = 0 (external output disabled)
  /* TIM4 --------------------------------------------------------------------*/
  //Assigned to PB7 and PB7
  //SET-UP for TIMs 4, CH1 & CH2 - TICs
  TIM4->CR1 = 0x0000;   //Set to 0 for Counter OFF initially
 80008be:	4b46      	ldr	r3, [pc, #280]	; (80009d8 <main+0x2cc>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	601a      	str	r2, [r3, #0]
                        //It will be turned ON in code below
                        //ARPE off because NOT PWM
  TIM4->CR2 = 0x0000;   //Always set to 0 in this course
 80008c4:	4b44      	ldr	r3, [pc, #272]	; (80009d8 <main+0x2cc>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	605a      	str	r2, [r3, #4]
  TIM4->SMCR = 0x0000;  //Always set to 0 in this course
 80008ca:	4b43      	ldr	r3, [pc, #268]	; (80009d8 <main+0x2cc>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  TIM4->PSC = 31999;
 80008d0:	4b41      	ldr	r3, [pc, #260]	; (80009d8 <main+0x2cc>)
 80008d2:	f647 42ff 	movw	r2, #31999	; 0x7cff
 80008d6:	629a      	str	r2, [r3, #40]	; 0x28
  TIM4->CNT = 0;
 80008d8:	4b3f      	ldr	r3, [pc, #252]	; (80009d8 <main+0x2cc>)
 80008da:	2200      	movs	r2, #0
 80008dc:	625a      	str	r2, [r3, #36]	; 0x24
  TIM4->ARR = 0xFFFF;
 80008de:	4b3e      	ldr	r3, [pc, #248]	; (80009d8 <main+0x2cc>)
 80008e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008e4:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM4->DIER = 0X0006;  //IRQ activation for CH1 & 2
 80008e6:	4b3c      	ldr	r3, [pc, #240]	; (80009d8 <main+0x2cc>)
 80008e8:	2206      	movs	r2, #6
 80008ea:	60da      	str	r2, [r3, #12]
  TIM4->CCMR1 = 0x0101; //0000 0001 0000 0001
 80008ec:	4b3a      	ldr	r3, [pc, #232]	; (80009d8 <main+0x2cc>)
 80008ee:	f240 1201 	movw	r2, #257	; 0x101
 80008f2:	619a      	str	r2, [r3, #24]
                        //CCyS = 01 (TIC)
                        //OCyCE = 0
                        //OCyM = 000 (no external output)
                        //OCyPE = 0 (no preload)
                        //OCyFE = 0
  TIM4->CCER = 0x0033;  //CCyP = 01 (falling edge)
 80008f4:	4b38      	ldr	r3, [pc, #224]	; (80009d8 <main+0x2cc>)
 80008f6:	2233      	movs	r2, #51	; 0x33
 80008f8:	621a      	str	r2, [r3, #32]
                        //CCyE = 1 (input capture enabled)
  NVIC->ISER[0] |= (1 << 30); //Enables IRQ source for TIM4 in NVIC (pos 30)
 80008fa:	4b34      	ldr	r3, [pc, #208]	; (80009cc <main+0x2c0>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a33      	ldr	r2, [pc, #204]	; (80009cc <main+0x2c0>)
 8000900:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000904:	6013      	str	r3, [r2, #0]

  /* TIM2 --------------------------------------------------------------------*/
  //Assigned to PA5
  //SET-UP for TIM2_CH1 - PWM
  TIM2->CR1 = 0x0080;   //(ARPE=1, CEN=0: timer not counting yet)
 8000906:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800090a:	2280      	movs	r2, #128	; 0x80
 800090c:	601a      	str	r2, [r3, #0]
  TIM2->CR2 = 0x0000;   //Always set to 0 in this course
 800090e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000912:	2200      	movs	r2, #0
 8000914:	605a      	str	r2, [r3, #4]
  TIM2->SMCR = 0x0000;  //Always set to 0 in this course
 8000916:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800091a:	2200      	movs	r2, #0
 800091c:	609a      	str	r2, [r3, #8]
  //PSC, CNT, ARR AND CCRx
  TIM2->PSC = 31999;
 800091e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000922:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8000926:	629a      	str	r2, [r3, #40]	; 0x28
  TIM2->CNT = 0;
 8000928:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800092c:	2200      	movs	r2, #0
 800092e:	625a      	str	r2, [r3, #36]	; 0x24
  //TIM2->ARR = X; //Value that when reached by CNT, resets CNT back to 0
  TIM2->CCR1 = duty_cycle;
 8000930:	4b2a      	ldr	r3, [pc, #168]	; (80009dc <main+0x2d0>)
 8000932:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000936:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800093a:	635a      	str	r2, [r3, #52]	; 0x34
  TIM2->DIER = 0X0000;
 800093c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000940:	2200      	movs	r2, #0
 8000942:	60da      	str	r2, [r3, #12]
  TIM2->CCMR1 = 0x6800; //0110 1000 0000 0000 meaning
 8000944:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000948:	f44f 42d0 	mov.w	r2, #26624	; 0x6800
 800094c:	619a      	str	r2, [r3, #24]
                        //bit15 OC1CE always to 0
                        //bit14-12 OC1M to 110 - PWM with the cycle starting at 1
                        //bi11 OC1PE to 1 - the CCR1 value will be updated after an update event
  TIM2->CCER = 0x0001;  //Enables the hardware output of TIM2_CH1
 800094e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000952:	2201      	movs	r2, #1
 8000954:	621a      	str	r2, [r3, #32]

  //ADC & Buzzer
  /* ADC_IN4 ------------------------------------------------------------------*/
  //PA4 as analog
  GPIOA->MODER |= (1 << (4*2 + 1));
 8000956:	4b1a      	ldr	r3, [pc, #104]	; (80009c0 <main+0x2b4>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a19      	ldr	r2, [pc, #100]	; (80009c0 <main+0x2b4>)
 800095c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000960:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (1 << (4*2));
 8000962:	4b17      	ldr	r3, [pc, #92]	; (80009c0 <main+0x2b4>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4a16      	ldr	r2, [pc, #88]	; (80009c0 <main+0x2b4>)
 8000968:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800096c:	6013      	str	r3, [r2, #0]
  ADC1->CR2 &= ~(0x00000001); // ADON = 0 (ADC powered off initially)
 800096e:	4b1c      	ldr	r3, [pc, #112]	; (80009e0 <main+0x2d4>)
 8000970:	689b      	ldr	r3, [r3, #8]
 8000972:	4a1b      	ldr	r2, [pc, #108]	; (80009e0 <main+0x2d4>)
 8000974:	f023 0301 	bic.w	r3, r3, #1
 8000978:	6093      	str	r3, [r2, #8]
  ADC1->CR1 = 0x00000000;     // OVRIE = 0 (overrun IRQ disabled)
 800097a:	4b19      	ldr	r3, [pc, #100]	; (80009e0 <main+0x2d4>)
 800097c:	2200      	movs	r2, #0
 800097e:	605a      	str	r2, [r3, #4]
                              // RES = 00 (resolution = 12 bits)
                              // SCAN = 0 (scan mode disabled)
                              // EOCIE = 0 (EOC IRQ disabled)
  ADC1->CR2 = 0x00000412;     // EOCS = 1 (EOC is activated after each conversion)
 8000980:	4b17      	ldr	r3, [pc, #92]	; (80009e0 <main+0x2d4>)
 8000982:	f240 4212 	movw	r2, #1042	; 0x412
 8000986:	609a      	str	r2, [r3, #8]
                              // DELS = 001 (delay till data is read)
                              // CONT = 1 (continuous conversion)
  ADC1->SQR1 = 0x00000000;    // Set to 0 - activates 1 channel
 8000988:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <main+0x2d4>)
 800098a:	2200      	movs	r2, #0
 800098c:	631a      	str	r2, [r3, #48]	; 0x30
  ADC1->SQR5 = 0x00000004;    // Selected channel is AIN4
 800098e:	4b14      	ldr	r3, [pc, #80]	; (80009e0 <main+0x2d4>)
 8000990:	2204      	movs	r2, #4
 8000992:	641a      	str	r2, [r3, #64]	; 0x40
  ADC1->CR2 |= 0x00000001; // ADON = 1 (ADC powered on)
 8000994:	4b12      	ldr	r3, [pc, #72]	; (80009e0 <main+0x2d4>)
 8000996:	689b      	ldr	r3, [r3, #8]
 8000998:	4a11      	ldr	r2, [pc, #68]	; (80009e0 <main+0x2d4>)
 800099a:	f043 0301 	orr.w	r3, r3, #1
 800099e:	6093      	str	r3, [r2, #8]

  /* BUZZER -------------------------------------------------------------------*/
  //PA5 as AF because we want it as PWM (send different frequencies at different points)
  GPIOA->MODER |= (1 << (5*2 + 1));
 80009a0:	4b07      	ldr	r3, [pc, #28]	; (80009c0 <main+0x2b4>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a06      	ldr	r2, [pc, #24]	; (80009c0 <main+0x2b4>)
 80009a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80009aa:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (5*2));
 80009ac:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <main+0x2b4>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a03      	ldr	r2, [pc, #12]	; (80009c0 <main+0x2b4>)
 80009b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80009b6:	6013      	str	r3, [r2, #0]
  //AF for TIM2_CH1
  GPIOA->AFR[0] |= (0x02 << (5*4)); // Writes 0010 in AFRL5
 80009b8:	4b01      	ldr	r3, [pc, #4]	; (80009c0 <main+0x2b4>)
 80009ba:	6a1b      	ldr	r3, [r3, #32]
 80009bc:	e012      	b.n	80009e4 <main+0x2d8>
 80009be:	bf00      	nop
 80009c0:	40020000 	.word	0x40020000
 80009c4:	40010000 	.word	0x40010000
 80009c8:	40010400 	.word	0x40010400
 80009cc:	e000e100 	.word	0xe000e100
 80009d0:	40020400 	.word	0x40020400
 80009d4:	40000400 	.word	0x40000400
 80009d8:	40000800 	.word	0x40000800
 80009dc:	2000000c 	.word	0x2000000c
 80009e0:	40012400 	.word	0x40012400
 80009e4:	4a93      	ldr	r2, [pc, #588]	; (8000c34 <main+0x528>)
 80009e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009ea:	6213      	str	r3, [r2, #32]

  //LEDs
  /* LED1 ---------------------------------------------------------------------*/
  //PA12 (EXTERNAL LED1) - digital output (01)
  GPIOA->MODER &= ~(1 << (12*2 + 1));
 80009ec:	4b91      	ldr	r3, [pc, #580]	; (8000c34 <main+0x528>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a90      	ldr	r2, [pc, #576]	; (8000c34 <main+0x528>)
 80009f2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80009f6:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (1 << (12*2));
 80009f8:	4b8e      	ldr	r3, [pc, #568]	; (8000c34 <main+0x528>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a8d      	ldr	r2, [pc, #564]	; (8000c34 <main+0x528>)
 80009fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a02:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOA->PUPDR &= ~(1 << (12*2 + 1));
 8000a04:	4b8b      	ldr	r3, [pc, #556]	; (8000c34 <main+0x528>)
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	4a8a      	ldr	r2, [pc, #552]	; (8000c34 <main+0x528>)
 8000a0a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000a0e:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR |= (1 << (12*2));
 8000a10:	4b88      	ldr	r3, [pc, #544]	; (8000c34 <main+0x528>)
 8000a12:	68db      	ldr	r3, [r3, #12]
 8000a14:	4a87      	ldr	r2, [pc, #540]	; (8000c34 <main+0x528>)
 8000a16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a1a:	60d3      	str	r3, [r2, #12]
  /* LED2 ---------------------------------------------------------------------*/
  //PD2 (EXTERNAL LED2) - digital output (01)
  GPIOD->MODER &= ~(1 << (2*2 + 1));
 8000a1c:	4b86      	ldr	r3, [pc, #536]	; (8000c38 <main+0x52c>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a85      	ldr	r2, [pc, #532]	; (8000c38 <main+0x52c>)
 8000a22:	f023 0320 	bic.w	r3, r3, #32
 8000a26:	6013      	str	r3, [r2, #0]
  GPIOD->MODER |= (1 << (2*2));
 8000a28:	4b83      	ldr	r3, [pc, #524]	; (8000c38 <main+0x52c>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a82      	ldr	r2, [pc, #520]	; (8000c38 <main+0x52c>)
 8000a2e:	f043 0310 	orr.w	r3, r3, #16
 8000a32:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOD->PUPDR &= ~(1 << (2*2 + 1));
 8000a34:	4b80      	ldr	r3, [pc, #512]	; (8000c38 <main+0x52c>)
 8000a36:	68db      	ldr	r3, [r3, #12]
 8000a38:	4a7f      	ldr	r2, [pc, #508]	; (8000c38 <main+0x52c>)
 8000a3a:	f023 0320 	bic.w	r3, r3, #32
 8000a3e:	60d3      	str	r3, [r2, #12]
  GPIOD->PUPDR |= (1 << (2*2));
 8000a40:	4b7d      	ldr	r3, [pc, #500]	; (8000c38 <main+0x52c>)
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	4a7c      	ldr	r2, [pc, #496]	; (8000c38 <main+0x52c>)
 8000a46:	f043 0310 	orr.w	r3, r3, #16
 8000a4a:	60d3      	str	r3, [r2, #12]
  //USART
  /* TX -----------------------------------------------------------------------*/
  
  /* RX -----------------------------------------------------------------------*/

  NVIC->ISER[1] |= (1 << 7); //position 39 (for ISER[1], 0 is 32, 7 is 39)
 8000a4c:	4b7b      	ldr	r3, [pc, #492]	; (8000c3c <main+0x530>)
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	4a7a      	ldr	r2, [pc, #488]	; (8000c3c <main+0x530>)
 8000a52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a56:	6053      	str	r3, [r2, #4]
    //Display GAME 1 (initially) --> DONE IN GLOBAL VAR DECLARATION
    //If the USER BUTTON is pressed, change to GAME 2 (at ANY time) --> global if

    //INITIAL SETUP before each game runs
    //All LEDs shall be initially off - when changing game modes, upon a restart of the main while loop
    GPIOA->BSRR = (1 << 12) << 16;
 8000a58:	4b76      	ldr	r3, [pc, #472]	; (8000c34 <main+0x528>)
 8000a5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a5e:	619a      	str	r2, [r3, #24]
    GPIOD->BSRR = (1 << 2) << 16;
 8000a60:	4b75      	ldr	r3, [pc, #468]	; (8000c38 <main+0x52c>)
 8000a62:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000a66:	619a      	str	r2, [r3, #24]
    //Reset counters
    TIM3->CNT = 0;
 8000a68:	4b75      	ldr	r3, [pc, #468]	; (8000c40 <main+0x534>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	625a      	str	r2, [r3, #36]	; 0x24
    TIM4->CNT = 0;
 8000a6e:	4b75      	ldr	r3, [pc, #468]	; (8000c44 <main+0x538>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	625a      	str	r2, [r3, #36]	; 0x24
    //Clear all timer flags to be used
    TIM4->SR = 0;
 8000a74:	4b73      	ldr	r3, [pc, #460]	; (8000c44 <main+0x538>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	611a      	str	r2, [r3, #16]
    TIM3->SR = 0;
 8000a7a:	4b71      	ldr	r3, [pc, #452]	; (8000c40 <main+0x534>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]

    //The following global IF condition is used so we may immediately switch between games
    //(a WHILE would force us to finish the nested code execution, then break outside)
    if (prev_game != game)
 8000a80:	4b71      	ldr	r3, [pc, #452]	; (8000c48 <main+0x53c>)
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	4b71      	ldr	r3, [pc, #452]	; (8000c4c <main+0x540>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	f000 83cf 	beq.w	800122c <main+0xb20>
    {
      prev_game = game;
 8000a8e:	4b6f      	ldr	r3, [pc, #444]	; (8000c4c <main+0x540>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a6d      	ldr	r2, [pc, #436]	; (8000c48 <main+0x53c>)
 8000a94:	6013      	str	r3, [r2, #0]
      switch(game)
 8000a96:	4b6d      	ldr	r3, [pc, #436]	; (8000c4c <main+0x540>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	f000 80c0 	beq.w	8000c20 <main+0x514>
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	f000 83a7 	beq.w	80011f4 <main+0xae8>
 8000aa6:	e3af      	b.n	8001208 <main+0xafc>
      {
        case 1: //GAME 1 - REACTION TIME
          while (game == 1)
          {
            BSP_LCD_GLASS_Clear(); //Clear LCD
 8000aa8:	f001 facc 	bl	8002044 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME1");
 8000aac:	4868      	ldr	r0, [pc, #416]	; (8000c50 <main+0x544>)
 8000aae:	f001 fa9f 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 8000ab2:	4868      	ldr	r0, [pc, #416]	; (8000c54 <main+0x548>)
 8000ab4:	f7ff fce6 	bl	8000484 <espera>
            if (prev_game != game) break;
 8000ab8:	4b63      	ldr	r3, [pc, #396]	; (8000c48 <main+0x53c>)
 8000aba:	681a      	ldr	r2, [r3, #0]
 8000abc:	4b63      	ldr	r3, [pc, #396]	; (8000c4c <main+0x540>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	f040 80b3 	bne.w	8000c2c <main+0x520>
            //GAME STARTS HERE
            BSP_LCD_GLASS_Clear(); //Not strictly needed since we are printing the same No. of chars to display
 8000ac6:	f001 fabd 	bl	8002044 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" READY");
 8000aca:	4863      	ldr	r0, [pc, #396]	; (8000c58 <main+0x54c>)
 8000acc:	f001 fa90 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 8000ad0:	4860      	ldr	r0, [pc, #384]	; (8000c54 <main+0x548>)
 8000ad2:	f7ff fcd7 	bl	8000484 <espera>
            if (prev_game != game) break;
 8000ad6:	4b5c      	ldr	r3, [pc, #368]	; (8000c48 <main+0x53c>)
 8000ad8:	681a      	ldr	r2, [r3, #0]
 8000ada:	4b5c      	ldr	r3, [pc, #368]	; (8000c4c <main+0x540>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	f040 80a6 	bne.w	8000c30 <main+0x524>
            BSP_LCD_GLASS_Clear();
 8000ae4:	f001 faae 	bl	8002044 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)"  GO");
 8000ae8:	485c      	ldr	r0, [pc, #368]	; (8000c5c <main+0x550>)
 8000aea:	f001 fa81 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>

            //Waiting for users to input
            while (winner == 0)
 8000aee:	e04e      	b.n	8000b8e <main+0x482>
            {
              if (prev_game != game) break;
 8000af0:	4b55      	ldr	r3, [pc, #340]	; (8000c48 <main+0x53c>)
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	4b55      	ldr	r3, [pc, #340]	; (8000c4c <main+0x540>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	d14d      	bne.n	8000b98 <main+0x48c>

              //Start counters
              TIM3->CR1 |= BIT_0;   //Set CEN = 1, Starts the counter
 8000afc:	4b50      	ldr	r3, [pc, #320]	; (8000c40 <main+0x534>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a4f      	ldr	r2, [pc, #316]	; (8000c40 <main+0x534>)
 8000b02:	f043 0301 	orr.w	r3, r3, #1
 8000b06:	6013      	str	r3, [r2, #0]
              TIM3->EGR |= BIT_0;   //UG = 1 -> Generate an update event to update all registers
 8000b08:	4b4d      	ldr	r3, [pc, #308]	; (8000c40 <main+0x534>)
 8000b0a:	695b      	ldr	r3, [r3, #20]
 8000b0c:	4a4c      	ldr	r2, [pc, #304]	; (8000c40 <main+0x534>)
 8000b0e:	f043 0301 	orr.w	r3, r3, #1
 8000b12:	6153      	str	r3, [r2, #20]
              TIM3->SR = 0;         //Clear counter flags
 8000b14:	4b4a      	ldr	r3, [pc, #296]	; (8000c40 <main+0x534>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	611a      	str	r2, [r3, #16]
              randn = random_num(0, 4000); //Before 4 secs, at any RANDOM time LED1 will turn ON
 8000b1a:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8000b1e:	2000      	movs	r0, #0
 8000b20:	f7ff fd02 	bl	8000528 <random_num>
 8000b24:	4603      	mov	r3, r0
 8000b26:	461a      	mov	r2, r3
 8000b28:	4b4d      	ldr	r3, [pc, #308]	; (8000c60 <main+0x554>)
 8000b2a:	601a      	str	r2, [r3, #0]
              TIM3->CCR1 = randn; //TIM3 will set a flag when it reaches randn
 8000b2c:	4a44      	ldr	r2, [pc, #272]	; (8000c40 <main+0x534>)
 8000b2e:	4b4c      	ldr	r3, [pc, #304]	; (8000c60 <main+0x554>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	6353      	str	r3, [r2, #52]	; 0x34

              while((TIM3->SR &0x0002) == 0); //loop until there is an event in timer (finishes counting up to randn)
 8000b34:	bf00      	nop
 8000b36:	4b42      	ldr	r3, [pc, #264]	; (8000c40 <main+0x534>)
 8000b38:	691b      	ldr	r3, [r3, #16]
 8000b3a:	f003 0302 	and.w	r3, r3, #2
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d0f9      	beq.n	8000b36 <main+0x42a>
              TIM3->SR &= ~(0x0002); //Clear flag after event
 8000b42:	4b3f      	ldr	r3, [pc, #252]	; (8000c40 <main+0x534>)
 8000b44:	691b      	ldr	r3, [r3, #16]
 8000b46:	4a3e      	ldr	r2, [pc, #248]	; (8000c40 <main+0x534>)
 8000b48:	f023 0302 	bic.w	r3, r3, #2
 8000b4c:	6113      	str	r3, [r2, #16]

              //Start counting the time delta to a player pressing their button as LED1 lights up
              TIM4->CR1 |= BIT_0;
 8000b4e:	4b3d      	ldr	r3, [pc, #244]	; (8000c44 <main+0x538>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a3c      	ldr	r2, [pc, #240]	; (8000c44 <main+0x538>)
 8000b54:	f043 0301 	orr.w	r3, r3, #1
 8000b58:	6013      	str	r3, [r2, #0]
              TIM4->EGR |= BIT_0;
 8000b5a:	4b3a      	ldr	r3, [pc, #232]	; (8000c44 <main+0x538>)
 8000b5c:	695b      	ldr	r3, [r3, #20]
 8000b5e:	4a39      	ldr	r2, [pc, #228]	; (8000c44 <main+0x538>)
 8000b60:	f043 0301 	orr.w	r3, r3, #1
 8000b64:	6153      	str	r3, [r2, #20]
              TIM4->SR = 0;
 8000b66:	4b37      	ldr	r3, [pc, #220]	; (8000c44 <main+0x538>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	611a      	str	r2, [r3, #16]

              if (winner == 0) GPIOA->BSRR = (1 << 12); // LED ON while no player has pressed their button yet
 8000b6c:	4b3d      	ldr	r3, [pc, #244]	; (8000c64 <main+0x558>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d103      	bne.n	8000b7c <main+0x470>
 8000b74:	4b2f      	ldr	r3, [pc, #188]	; (8000c34 <main+0x528>)
 8000b76:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000b7a:	619a      	str	r2, [r3, #24]
              playing = 1; //We only want to accept the button presses after LED1 is lit
 8000b7c:	4b3a      	ldr	r3, [pc, #232]	; (8000c68 <main+0x55c>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	601a      	str	r2, [r3, #0]

              if (prev_game != game) break;
 8000b82:	4b31      	ldr	r3, [pc, #196]	; (8000c48 <main+0x53c>)
 8000b84:	681a      	ldr	r2, [r3, #0]
 8000b86:	4b31      	ldr	r3, [pc, #196]	; (8000c4c <main+0x540>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	429a      	cmp	r2, r3
 8000b8c:	d106      	bne.n	8000b9c <main+0x490>
            while (winner == 0)
 8000b8e:	4b35      	ldr	r3, [pc, #212]	; (8000c64 <main+0x558>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d0ac      	beq.n	8000af0 <main+0x3e4>
 8000b96:	e002      	b.n	8000b9e <main+0x492>
              if (prev_game != game) break;
 8000b98:	bf00      	nop
 8000b9a:	e000      	b.n	8000b9e <main+0x492>
              if (prev_game != game) break;
 8000b9c:	bf00      	nop
            }

            //WINNER is determined by interrupts, they will change the var winner to 1 or 2 respectively
            if (winner == 1)
 8000b9e:	4b31      	ldr	r3, [pc, #196]	; (8000c64 <main+0x558>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	2b01      	cmp	r3, #1
 8000ba4:	d11c      	bne.n	8000be0 <main+0x4d4>
            {
              BSP_LCD_GLASS_Clear();
 8000ba6:	f001 fa4d 	bl	8002044 <BSP_LCD_GLASS_Clear>

              //Concatenates the player number before reaction time
              //player Y; reaction time XXXXX
              //format for display = YXXXXX
              time_4ch2 += 10000; //In this case = 1XXXXX
 8000baa:	4b30      	ldr	r3, [pc, #192]	; (8000c6c <main+0x560>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000bb2:	3310      	adds	r3, #16
 8000bb4:	4a2d      	ldr	r2, [pc, #180]	; (8000c6c <main+0x560>)
 8000bb6:	6013      	str	r3, [r2, #0]
              Bin2Ascii(time_4ch2, text); //Transforms the short data type to ASCII
 8000bb8:	4b2c      	ldr	r3, [pc, #176]	; (8000c6c <main+0x560>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	492c      	ldr	r1, [pc, #176]	; (8000c70 <main+0x564>)
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff fc73 	bl	80004ac <Bin2Ascii>
              BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000bc6:	482a      	ldr	r0, [pc, #168]	; (8000c70 <main+0x564>)
 8000bc8:	f001 fa12 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>

              espera(3*sec); //wait so the player acknowledges their win
 8000bcc:	4829      	ldr	r0, [pc, #164]	; (8000c74 <main+0x568>)
 8000bce:	f7ff fc59 	bl	8000484 <espera>
              winner = 0; //reset winner for future match
 8000bd2:	4b24      	ldr	r3, [pc, #144]	; (8000c64 <main+0x558>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
              playing = 0;
 8000bd8:	4b23      	ldr	r3, [pc, #140]	; (8000c68 <main+0x55c>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	e01f      	b.n	8000c20 <main+0x514>
            }
            else if (winner == 2) // We use an else if because we only want ONE winner
 8000be0:	4b20      	ldr	r3, [pc, #128]	; (8000c64 <main+0x558>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	2b02      	cmp	r3, #2
 8000be6:	d11b      	bne.n	8000c20 <main+0x514>
            {
              BSP_LCD_GLASS_Clear();
 8000be8:	f001 fa2c 	bl	8002044 <BSP_LCD_GLASS_Clear>

              //Concatenates the player number before reaction time
              time_4ch1 += 20000;
 8000bec:	4b22      	ldr	r3, [pc, #136]	; (8000c78 <main+0x56c>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 8000bf4:	3320      	adds	r3, #32
 8000bf6:	4a20      	ldr	r2, [pc, #128]	; (8000c78 <main+0x56c>)
 8000bf8:	6013      	str	r3, [r2, #0]
              Bin2Ascii(time_4ch1, text);
 8000bfa:	4b1f      	ldr	r3, [pc, #124]	; (8000c78 <main+0x56c>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	b29b      	uxth	r3, r3
 8000c00:	491b      	ldr	r1, [pc, #108]	; (8000c70 <main+0x564>)
 8000c02:	4618      	mov	r0, r3
 8000c04:	f7ff fc52 	bl	80004ac <Bin2Ascii>
              BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000c08:	4819      	ldr	r0, [pc, #100]	; (8000c70 <main+0x564>)
 8000c0a:	f001 f9f1 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>

              espera(3*sec);
 8000c0e:	4819      	ldr	r0, [pc, #100]	; (8000c74 <main+0x568>)
 8000c10:	f7ff fc38 	bl	8000484 <espera>
              winner = 0;
 8000c14:	4b13      	ldr	r3, [pc, #76]	; (8000c64 <main+0x558>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]
              playing = 0;
 8000c1a:	4b13      	ldr	r3, [pc, #76]	; (8000c68 <main+0x55c>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]
          while (game == 1)
 8000c20:	4b0a      	ldr	r3, [pc, #40]	; (8000c4c <main+0x540>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	f43f af3f 	beq.w	8000aa8 <main+0x39c>
            }
          }
        break;
 8000c2a:	e300      	b.n	800122e <main+0xb22>
            if (prev_game != game) break;
 8000c2c:	bf00      	nop
 8000c2e:	e2fe      	b.n	800122e <main+0xb22>
            if (prev_game != game) break;
 8000c30:	bf00      	nop
        break;
 8000c32:	e2fc      	b.n	800122e <main+0xb22>
 8000c34:	40020000 	.word	0x40020000
 8000c38:	40020c00 	.word	0x40020c00
 8000c3c:	e000e100 	.word	0xe000e100
 8000c40:	40000400 	.word	0x40000400
 8000c44:	40000800 	.word	0x40000800
 8000c48:	20000230 	.word	0x20000230
 8000c4c:	20000000 	.word	0x20000000
 8000c50:	08005edc 	.word	0x08005edc
 8000c54:	004c4b40 	.word	0x004c4b40
 8000c58:	08005ee4 	.word	0x08005ee4
 8000c5c:	08005eec 	.word	0x08005eec
 8000c60:	20000250 	.word	0x20000250
 8000c64:	20000234 	.word	0x20000234
 8000c68:	20000238 	.word	0x20000238
 8000c6c:	20000248 	.word	0x20000248
 8000c70:	20000270 	.word	0x20000270
 8000c74:	007270e0 	.word	0x007270e0
 8000c78:	20000244 	.word	0x20000244
              ADC1->CR2 |= 0x00000001; // ADON = 1 (ADC powered on)
              while ((ADC1->SR&0x0040)==0); // If ADCONS = 0, wait until converter is ready
              ADC1->CR2 |= 0x40000000; // When ADCONS = 1, start conversion (SWSTART = 1)
              */

              BSP_LCD_GLASS_Clear();
 8000c7c:	f001 f9e2 	bl	8002044 <BSP_LCD_GLASS_Clear>
              BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME2");
 8000c80:	4895      	ldr	r0, [pc, #596]	; (8000ed8 <main+0x7cc>)
 8000c82:	f001 f9b5 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
              espera(2*sec);
 8000c86:	4895      	ldr	r0, [pc, #596]	; (8000edc <main+0x7d0>)
 8000c88:	f7ff fbfc 	bl	8000484 <espera>
              if (prev_game != game) break;
 8000c8c:	4b94      	ldr	r3, [pc, #592]	; (8000ee0 <main+0x7d4>)
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	4b94      	ldr	r3, [pc, #592]	; (8000ee4 <main+0x7d8>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	f040 82b3 	bne.w	8001200 <main+0xaf4>

              BSP_LCD_GLASS_Clear();
 8000c9a:	f001 f9d3 	bl	8002044 <BSP_LCD_GLASS_Clear>
              BSP_LCD_GLASS_DisplayString((uint8_t*)" READY");
 8000c9e:	4892      	ldr	r0, [pc, #584]	; (8000ee8 <main+0x7dc>)
 8000ca0:	f001 f9a6 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
              espera(2*sec);
 8000ca4:	488d      	ldr	r0, [pc, #564]	; (8000edc <main+0x7d0>)
 8000ca6:	f7ff fbed 	bl	8000484 <espera>
              if (prev_game != game) break;
 8000caa:	4b8d      	ldr	r3, [pc, #564]	; (8000ee0 <main+0x7d4>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	4b8d      	ldr	r3, [pc, #564]	; (8000ee4 <main+0x7d8>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	f040 82a6 	bne.w	8001204 <main+0xaf8>

              //Initial conditions reset
              winner = 0;
 8000cb8:	4b8c      	ldr	r3, [pc, #560]	; (8000eec <main+0x7e0>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
              btn_pressed = 0;
 8000cbe:	4b8c      	ldr	r3, [pc, #560]	; (8000ef0 <main+0x7e4>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
              time_4ch1 = 0;
 8000cc4:	4b8b      	ldr	r3, [pc, #556]	; (8000ef4 <main+0x7e8>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
              time_4ch2 = 0;
 8000cca:	4b8b      	ldr	r3, [pc, #556]	; (8000ef8 <main+0x7ec>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
              high_limit_randn = 0;
 8000cd0:	4b8a      	ldr	r3, [pc, #552]	; (8000efc <main+0x7f0>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
              timer_count_limit = 0;
 8000cd6:	4b8a      	ldr	r3, [pc, #552]	; (8000f00 <main+0x7f4>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
              timeout_time = 0;
 8000cdc:	4b89      	ldr	r3, [pc, #548]	; (8000f04 <main+0x7f8>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]

              while ((ADC1->SR &0x0040) == 0); // If ADCONS = 0, I wait till converter is ready
 8000ce2:	bf00      	nop
 8000ce4:	4b88      	ldr	r3, [pc, #544]	; (8000f08 <main+0x7fc>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d0f9      	beq.n	8000ce4 <main+0x5d8>
              ADC1->CR2 |= 0x40000000; // When ADCONS = 1, I start conversion (SWSTART = 1)
 8000cf0:	4b85      	ldr	r3, [pc, #532]	; (8000f08 <main+0x7fc>)
 8000cf2:	689b      	ldr	r3, [r3, #8]
 8000cf4:	4a84      	ldr	r2, [pc, #528]	; (8000f08 <main+0x7fc>)
 8000cf6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000cfa:	6093      	str	r3, [r2, #8]
              while ((ADC1->SR &0x2) == 0); //While EOC is not flagged, wait
 8000cfc:	bf00      	nop
 8000cfe:	4b82      	ldr	r3, [pc, #520]	; (8000f08 <main+0x7fc>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f003 0302 	and.w	r3, r3, #2
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d0f9      	beq.n	8000cfe <main+0x5f2>
              adc_value = ADC1->DR; //Assign value after successfull conversion
 8000d0a:	4b7f      	ldr	r3, [pc, #508]	; (8000f08 <main+0x7fc>)
 8000d0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d0e:	4a7f      	ldr	r2, [pc, #508]	; (8000f0c <main+0x800>)
 8000d10:	6013      	str	r3, [r2, #0]
              
              //Testing check
              Bin2Ascii(adc_value, text);
 8000d12:	4b7e      	ldr	r3, [pc, #504]	; (8000f0c <main+0x800>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	b29b      	uxth	r3, r3
 8000d18:	497d      	ldr	r1, [pc, #500]	; (8000f10 <main+0x804>)
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fbc6 	bl	80004ac <Bin2Ascii>
              BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000d20:	487b      	ldr	r0, [pc, #492]	; (8000f10 <main+0x804>)
 8000d22:	f001 f965 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
              espera(2*sec);
 8000d26:	486d      	ldr	r0, [pc, #436]	; (8000edc <main+0x7d0>)
 8000d28:	f7ff fbac 	bl	8000484 <espera>

              //Start counters
              TIM3->CR1 |= BIT_0;   //Set CEN = 1, Starts the counter
 8000d2c:	4b79      	ldr	r3, [pc, #484]	; (8000f14 <main+0x808>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a78      	ldr	r2, [pc, #480]	; (8000f14 <main+0x808>)
 8000d32:	f043 0301 	orr.w	r3, r3, #1
 8000d36:	6013      	str	r3, [r2, #0]
              TIM3->EGR |= BIT_0;   //UG = 1 -> Generate an update event to update all registers
 8000d38:	4b76      	ldr	r3, [pc, #472]	; (8000f14 <main+0x808>)
 8000d3a:	695b      	ldr	r3, [r3, #20]
 8000d3c:	4a75      	ldr	r2, [pc, #468]	; (8000f14 <main+0x808>)
 8000d3e:	f043 0301 	orr.w	r3, r3, #1
 8000d42:	6153      	str	r3, [r2, #20]
              TIM3->SR = 0;         //Clear counter flags
 8000d44:	4b73      	ldr	r3, [pc, #460]	; (8000f14 <main+0x808>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	611a      	str	r2, [r3, #16]

              //This strucutre runs before each game, the idea is if value changes it should force a restart
              x = 1000;
 8000d4a:	4b73      	ldr	r3, [pc, #460]	; (8000f18 <main+0x80c>)
 8000d4c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d50:	601a      	str	r2, [r3, #0]
              y = 2000;
 8000d52:	4b72      	ldr	r3, [pc, #456]	; (8000f1c <main+0x810>)
 8000d54:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000d58:	601a      	str	r2, [r3, #0]
              if (adc_value < x) potentiometer_value = 1;
 8000d5a:	4b6c      	ldr	r3, [pc, #432]	; (8000f0c <main+0x800>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	4b6e      	ldr	r3, [pc, #440]	; (8000f18 <main+0x80c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d203      	bcs.n	8000d6e <main+0x662>
 8000d66:	4b6e      	ldr	r3, [pc, #440]	; (8000f20 <main+0x814>)
 8000d68:	2201      	movs	r2, #1
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	e00c      	b.n	8000d88 <main+0x67c>
              else if (adc_value > y) potentiometer_value = 3;
 8000d6e:	4b67      	ldr	r3, [pc, #412]	; (8000f0c <main+0x800>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	4b6a      	ldr	r3, [pc, #424]	; (8000f1c <main+0x810>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	429a      	cmp	r2, r3
 8000d78:	d903      	bls.n	8000d82 <main+0x676>
 8000d7a:	4b69      	ldr	r3, [pc, #420]	; (8000f20 <main+0x814>)
 8000d7c:	2203      	movs	r2, #3
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	e002      	b.n	8000d88 <main+0x67c>
              else potentiometer_value = 2;
 8000d82:	4b67      	ldr	r3, [pc, #412]	; (8000f20 <main+0x814>)
 8000d84:	2202      	movs	r2, #2
 8000d86:	601a      	str	r2, [r3, #0]

              switch(potentiometer_value)
 8000d88:	4b65      	ldr	r3, [pc, #404]	; (8000f20 <main+0x814>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2b03      	cmp	r3, #3
 8000d8e:	d020      	beq.n	8000dd2 <main+0x6c6>
 8000d90:	2b03      	cmp	r3, #3
 8000d92:	d82b      	bhi.n	8000dec <main+0x6e0>
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	d002      	beq.n	8000d9e <main+0x692>
 8000d98:	2b02      	cmp	r3, #2
 8000d9a:	d00d      	beq.n	8000db8 <main+0x6ac>
 8000d9c:	e026      	b.n	8000dec <main+0x6e0>
              {
                  case 1:
                    high_limit_randn = 4500;
 8000d9e:	4b57      	ldr	r3, [pc, #348]	; (8000efc <main+0x7f0>)
 8000da0:	f241 1294 	movw	r2, #4500	; 0x1194
 8000da4:	601a      	str	r2, [r3, #0]
                    timer_count_limit = 5000;
 8000da6:	4b56      	ldr	r3, [pc, #344]	; (8000f00 <main+0x7f4>)
 8000da8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dac:	601a      	str	r2, [r3, #0]
                    timeout_time = 7000;
 8000dae:	4b55      	ldr	r3, [pc, #340]	; (8000f04 <main+0x7f8>)
 8000db0:	f641 3258 	movw	r2, #7000	; 0x1b58
 8000db4:	601a      	str	r2, [r3, #0]
                  break;
 8000db6:	e019      	b.n	8000dec <main+0x6e0>
                  case 2:
                    high_limit_randn = 9500;
 8000db8:	4b50      	ldr	r3, [pc, #320]	; (8000efc <main+0x7f0>)
 8000dba:	f242 521c 	movw	r2, #9500	; 0x251c
 8000dbe:	601a      	str	r2, [r3, #0]
                    timer_count_limit = 10000;
 8000dc0:	4b4f      	ldr	r3, [pc, #316]	; (8000f00 <main+0x7f4>)
 8000dc2:	f242 7210 	movw	r2, #10000	; 0x2710
 8000dc6:	601a      	str	r2, [r3, #0]
                    timeout_time = 12000;
 8000dc8:	4b4e      	ldr	r3, [pc, #312]	; (8000f04 <main+0x7f8>)
 8000dca:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8000dce:	601a      	str	r2, [r3, #0]
                  break;
 8000dd0:	e00c      	b.n	8000dec <main+0x6e0>
                  case 3:
                    high_limit_randn = 19500;
 8000dd2:	4b4a      	ldr	r3, [pc, #296]	; (8000efc <main+0x7f0>)
 8000dd4:	f644 422c 	movw	r2, #19500	; 0x4c2c
 8000dd8:	601a      	str	r2, [r3, #0]
                    timer_count_limit = 20000;
 8000dda:	4b49      	ldr	r3, [pc, #292]	; (8000f00 <main+0x7f4>)
 8000ddc:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000de0:	601a      	str	r2, [r3, #0]
                    timeout_time = 22000;
 8000de2:	4b48      	ldr	r3, [pc, #288]	; (8000f04 <main+0x7f8>)
 8000de4:	f245 52f0 	movw	r2, #22000	; 0x55f0
 8000de8:	601a      	str	r2, [r3, #0]
                  break;
 8000dea:	bf00      	nop
              }
              randn = random_num(low_limit_randn, high_limit_randn); //rand num between 0.5 and x seconds
 8000dec:	4b4d      	ldr	r3, [pc, #308]	; (8000f24 <main+0x818>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	461a      	mov	r2, r3
 8000df2:	4b42      	ldr	r3, [pc, #264]	; (8000efc <main+0x7f0>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4619      	mov	r1, r3
 8000df8:	4610      	mov	r0, r2
 8000dfa:	f7ff fb95 	bl	8000528 <random_num>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	461a      	mov	r2, r3
 8000e02:	4b49      	ldr	r3, [pc, #292]	; (8000f28 <main+0x81c>)
 8000e04:	601a      	str	r2, [r3, #0]
                                            //(so the players can see the game started and it doesnt finish too close to 0)
              TIM3->CCR1 = randn;
 8000e06:	4a43      	ldr	r2, [pc, #268]	; (8000f14 <main+0x808>)
 8000e08:	4b47      	ldr	r3, [pc, #284]	; (8000f28 <main+0x81c>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	6353      	str	r3, [r2, #52]	; 0x34

              TIM4->CR1 |= BIT_0;
 8000e0e:	4b47      	ldr	r3, [pc, #284]	; (8000f2c <main+0x820>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a46      	ldr	r2, [pc, #280]	; (8000f2c <main+0x820>)
 8000e14:	f043 0301 	orr.w	r3, r3, #1
 8000e18:	6013      	str	r3, [r2, #0]
              TIM4->EGR |= BIT_0;
 8000e1a:	4b44      	ldr	r3, [pc, #272]	; (8000f2c <main+0x820>)
 8000e1c:	695b      	ldr	r3, [r3, #20]
 8000e1e:	4a43      	ldr	r2, [pc, #268]	; (8000f2c <main+0x820>)
 8000e20:	f043 0301 	orr.w	r3, r3, #1
 8000e24:	6153      	str	r3, [r2, #20]

              while (btn_pressed == 0)
 8000e26:	e0d1      	b.n	8000fcc <main+0x8c0>
              {
                while ((TIM3->SR &0x0002) == 0) /*Keep displaying digits while CNT is not reached*/
                {
                  time_3 = TIM3->CNT;
 8000e28:	4b3a      	ldr	r3, [pc, #232]	; (8000f14 <main+0x808>)
 8000e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e2c:	4a40      	ldr	r2, [pc, #256]	; (8000f30 <main+0x824>)
 8000e2e:	6013      	str	r3, [r2, #0]
                  countdown = timer_count_limit - time_3;
 8000e30:	4b33      	ldr	r3, [pc, #204]	; (8000f00 <main+0x7f4>)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	4b3e      	ldr	r3, [pc, #248]	; (8000f30 <main+0x824>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	4a3e      	ldr	r2, [pc, #248]	; (8000f34 <main+0x828>)
 8000e3c:	6013      	str	r3, [r2, #0]

                  //For checkpoint 3 - a switch that makes the countdown decrease in steps of 0.5s, 1s and 2s (displaying all whole nums: 10, 9, 8...)
                  switch(potentiometer_value)
 8000e3e:	4b38      	ldr	r3, [pc, #224]	; (8000f20 <main+0x814>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	2b03      	cmp	r3, #3
 8000e44:	d07a      	beq.n	8000f3c <main+0x830>
 8000e46:	2b03      	cmp	r3, #3
 8000e48:	f200 809d 	bhi.w	8000f86 <main+0x87a>
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d002      	beq.n	8000e56 <main+0x74a>
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d021      	beq.n	8000e98 <main+0x78c>
 8000e54:	e097      	b.n	8000f86 <main+0x87a>
                  {
                    case 1: //lowest potentiometer position
                      if(countdown%500 != 0) break; // Guard clause - if not met, break, if met, allow folling code to execute 
 8000e56:	4b37      	ldr	r3, [pc, #220]	; (8000f34 <main+0x828>)
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	4b37      	ldr	r3, [pc, #220]	; (8000f38 <main+0x82c>)
 8000e5c:	fba3 1302 	umull	r1, r3, r3, r2
 8000e60:	095b      	lsrs	r3, r3, #5
 8000e62:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000e66:	fb01 f303 	mul.w	r3, r1, r3
 8000e6a:	1ad3      	subs	r3, r2, r3
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	f040 8085 	bne.w	8000f7c <main+0x870>
                      countdown /= 500;
 8000e72:	4b30      	ldr	r3, [pc, #192]	; (8000f34 <main+0x828>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4a30      	ldr	r2, [pc, #192]	; (8000f38 <main+0x82c>)
 8000e78:	fba2 2303 	umull	r2, r3, r2, r3
 8000e7c:	095b      	lsrs	r3, r3, #5
 8000e7e:	4a2d      	ldr	r2, [pc, #180]	; (8000f34 <main+0x828>)
 8000e80:	6013      	str	r3, [r2, #0]
                      Bin2Ascii(countdown, text);
 8000e82:	4b2c      	ldr	r3, [pc, #176]	; (8000f34 <main+0x828>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	b29b      	uxth	r3, r3
 8000e88:	4921      	ldr	r1, [pc, #132]	; (8000f10 <main+0x804>)
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff fb0e 	bl	80004ac <Bin2Ascii>
                      BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000e90:	481f      	ldr	r0, [pc, #124]	; (8000f10 <main+0x804>)
 8000e92:	f001 f8ad 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
                    break;
 8000e96:	e076      	b.n	8000f86 <main+0x87a>
                    case 2: //mid pos
                      //To display only whole numbers (1sec increments) if the
                      //number is a multiple of 10000, divide it by 1000 and display
                      //In this case the LCD only display whole numbers (10, 9, 8, etc)
                      if(countdown%1000 != 0) break;
 8000e98:	4b26      	ldr	r3, [pc, #152]	; (8000f34 <main+0x828>)
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	4b26      	ldr	r3, [pc, #152]	; (8000f38 <main+0x82c>)
 8000e9e:	fba3 1302 	umull	r1, r3, r3, r2
 8000ea2:	099b      	lsrs	r3, r3, #6
 8000ea4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ea8:	fb01 f303 	mul.w	r3, r1, r3
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d166      	bne.n	8000f80 <main+0x874>
                      countdown /= 1000;
 8000eb2:	4b20      	ldr	r3, [pc, #128]	; (8000f34 <main+0x828>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a20      	ldr	r2, [pc, #128]	; (8000f38 <main+0x82c>)
 8000eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8000ebc:	099b      	lsrs	r3, r3, #6
 8000ebe:	4a1d      	ldr	r2, [pc, #116]	; (8000f34 <main+0x828>)
 8000ec0:	6013      	str	r3, [r2, #0]
                      Bin2Ascii(countdown, text);
 8000ec2:	4b1c      	ldr	r3, [pc, #112]	; (8000f34 <main+0x828>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	4911      	ldr	r1, [pc, #68]	; (8000f10 <main+0x804>)
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff faee 	bl	80004ac <Bin2Ascii>
                      BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000ed0:	480f      	ldr	r0, [pc, #60]	; (8000f10 <main+0x804>)
 8000ed2:	f001 f88d 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
                    break;
 8000ed6:	e056      	b.n	8000f86 <main+0x87a>
 8000ed8:	08005ef4 	.word	0x08005ef4
 8000edc:	004c4b40 	.word	0x004c4b40
 8000ee0:	20000230 	.word	0x20000230
 8000ee4:	20000000 	.word	0x20000000
 8000ee8:	08005ee4 	.word	0x08005ee4
 8000eec:	20000234 	.word	0x20000234
 8000ef0:	2000023c 	.word	0x2000023c
 8000ef4:	20000244 	.word	0x20000244
 8000ef8:	20000248 	.word	0x20000248
 8000efc:	20000254 	.word	0x20000254
 8000f00:	2000026c 	.word	0x2000026c
 8000f04:	20000268 	.word	0x20000268
 8000f08:	40012400 	.word	0x40012400
 8000f0c:	2000025c 	.word	0x2000025c
 8000f10:	20000270 	.word	0x20000270
 8000f14:	40000400 	.word	0x40000400
 8000f18:	20000260 	.word	0x20000260
 8000f1c:	20000264 	.word	0x20000264
 8000f20:	20000008 	.word	0x20000008
 8000f24:	20000004 	.word	0x20000004
 8000f28:	20000250 	.word	0x20000250
 8000f2c:	40000800 	.word	0x40000800
 8000f30:	20000240 	.word	0x20000240
 8000f34:	20000258 	.word	0x20000258
 8000f38:	10624dd3 	.word	0x10624dd3
                    case 3: //max pos
                      if(countdown%2000 != 0) break;
 8000f3c:	4b92      	ldr	r3, [pc, #584]	; (8001188 <main+0xa7c>)
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	4b92      	ldr	r3, [pc, #584]	; (800118c <main+0xa80>)
 8000f42:	fba3 1302 	umull	r1, r3, r3, r2
 8000f46:	09db      	lsrs	r3, r3, #7
 8000f48:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000f4c:	fb01 f303 	mul.w	r3, r1, r3
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d116      	bne.n	8000f84 <main+0x878>
                      countdown /= 2000;
 8000f56:	4b8c      	ldr	r3, [pc, #560]	; (8001188 <main+0xa7c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a8c      	ldr	r2, [pc, #560]	; (800118c <main+0xa80>)
 8000f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f60:	09db      	lsrs	r3, r3, #7
 8000f62:	4a89      	ldr	r2, [pc, #548]	; (8001188 <main+0xa7c>)
 8000f64:	6013      	str	r3, [r2, #0]
                      Bin2Ascii(countdown, text);
 8000f66:	4b88      	ldr	r3, [pc, #544]	; (8001188 <main+0xa7c>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	4988      	ldr	r1, [pc, #544]	; (8001190 <main+0xa84>)
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff fa9c 	bl	80004ac <Bin2Ascii>
                      BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000f74:	4886      	ldr	r0, [pc, #536]	; (8001190 <main+0xa84>)
 8000f76:	f001 f83b 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
                    break;
 8000f7a:	e004      	b.n	8000f86 <main+0x87a>
                      if(countdown%500 != 0) break; // Guard clause - if not met, break, if met, allow folling code to execute 
 8000f7c:	bf00      	nop
 8000f7e:	e002      	b.n	8000f86 <main+0x87a>
                      if(countdown%1000 != 0) break;
 8000f80:	bf00      	nop
 8000f82:	e000      	b.n	8000f86 <main+0x87a>
                      if(countdown%2000 != 0) break;
 8000f84:	bf00      	nop
                  }

                  if (prev_game != game) break;
 8000f86:	4b83      	ldr	r3, [pc, #524]	; (8001194 <main+0xa88>)
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	4b83      	ldr	r3, [pc, #524]	; (8001198 <main+0xa8c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d107      	bne.n	8000fa2 <main+0x896>
                while ((TIM3->SR &0x0002) == 0) /*Keep displaying digits while CNT is not reached*/
 8000f92:	4b82      	ldr	r3, [pc, #520]	; (800119c <main+0xa90>)
 8000f94:	691b      	ldr	r3, [r3, #16]
 8000f96:	f003 0302 	and.w	r3, r3, #2
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	f43f af44 	beq.w	8000e28 <main+0x71c>
 8000fa0:	e000      	b.n	8000fa4 <main+0x898>
                  if (prev_game != game) break;
 8000fa2:	bf00      	nop
                }
                if ((TIM3->SR &0x0002) != 0)
 8000fa4:	4b7d      	ldr	r3, [pc, #500]	; (800119c <main+0xa90>)
 8000fa6:	691b      	ldr	r3, [r3, #16]
 8000fa8:	f003 0302 	and.w	r3, r3, #2
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d007      	beq.n	8000fc0 <main+0x8b4>
                {
                  BSP_LCD_GLASS_Clear(); //Clear LCD when randn is reached by TIM3
 8000fb0:	f001 f848 	bl	8002044 <BSP_LCD_GLASS_Clear>
                  //We will wait here for up to 2secs after the count passes 10secs while no winner is defined
                  if (TIM3->CNT > timeout_time) break; //if nobody presses any button after 13s the game resets
 8000fb4:	4b79      	ldr	r3, [pc, #484]	; (800119c <main+0xa90>)
 8000fb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fb8:	4b79      	ldr	r3, [pc, #484]	; (80011a0 <main+0xa94>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d80a      	bhi.n	8000fd6 <main+0x8ca>
                }

                if (prev_game != game) break;
 8000fc0:	4b74      	ldr	r3, [pc, #464]	; (8001194 <main+0xa88>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	4b74      	ldr	r3, [pc, #464]	; (8001198 <main+0xa8c>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d106      	bne.n	8000fda <main+0x8ce>
              while (btn_pressed == 0)
 8000fcc:	4b75      	ldr	r3, [pc, #468]	; (80011a4 <main+0xa98>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d0de      	beq.n	8000f92 <main+0x886>
 8000fd4:	e002      	b.n	8000fdc <main+0x8d0>
                  if (TIM3->CNT > timeout_time) break; //if nobody presses any button after 13s the game resets
 8000fd6:	bf00      	nop
 8000fd8:	e000      	b.n	8000fdc <main+0x8d0>
                if (prev_game != game) break;
 8000fda:	bf00      	nop
              }
              TIM3->SR &= ~(0x0002); //Clear flag after any button press
 8000fdc:	4b6f      	ldr	r3, [pc, #444]	; (800119c <main+0xa90>)
 8000fde:	691b      	ldr	r3, [r3, #16]
 8000fe0:	4a6e      	ldr	r2, [pc, #440]	; (800119c <main+0xa90>)
 8000fe2:	f023 0302 	bic.w	r3, r3, #2
 8000fe6:	6113      	str	r3, [r2, #16]
              //when 1st player clicks save their time to a var
              //wait for the second player to click and save to var2
              //compare vars, smallest absolute value wins

              //If the game was engaged with, wait for the other player to attempt their press
              while ((time_4ch2 == 0) || (time_4ch1 == 0))
 8000fe8:	e024      	b.n	8001034 <main+0x928>
              {
                if((time_4ch2 == 0) && (time_4ch1 == 0))
 8000fea:	4b6f      	ldr	r3, [pc, #444]	; (80011a8 <main+0xa9c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d10a      	bne.n	8001008 <main+0x8fc>
 8000ff2:	4b6e      	ldr	r3, [pc, #440]	; (80011ac <main+0xaa0>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d106      	bne.n	8001008 <main+0x8fc>
                {
                  BSP_LCD_GLASS_DisplayString((uint8_t*) "  END");
 8000ffa:	486d      	ldr	r0, [pc, #436]	; (80011b0 <main+0xaa4>)
 8000ffc:	f000 fff8 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
                  espera(2*sec);
 8001000:	486c      	ldr	r0, [pc, #432]	; (80011b4 <main+0xaa8>)
 8001002:	f7ff fa3f 	bl	8000484 <espera>
                  break; //if no one pressed, break
 8001006:	e01d      	b.n	8001044 <main+0x938>
                }
                //Grace period of 2secs from countdown reaching 0, if not automatically the only player to click will win
                if (TIM3->CNT > timeout_time)
 8001008:	4b64      	ldr	r3, [pc, #400]	; (800119c <main+0xa90>)
 800100a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800100c:	4b64      	ldr	r3, [pc, #400]	; (80011a0 <main+0xa94>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	429a      	cmp	r2, r3
 8001012:	d90f      	bls.n	8001034 <main+0x928>
                {
                  if (time_4ch1 == 0) //If only P1 pressed, they win
 8001014:	4b65      	ldr	r3, [pc, #404]	; (80011ac <main+0xaa0>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d103      	bne.n	8001024 <main+0x918>
                  {
                    winner = 1;
 800101c:	4b66      	ldr	r3, [pc, #408]	; (80011b8 <main+0xaac>)
 800101e:	2201      	movs	r2, #1
 8001020:	601a      	str	r2, [r3, #0]
                    break; //break out of while loop
 8001022:	e00f      	b.n	8001044 <main+0x938>
                  }
                  else if (time_4ch2 == 0) //If only P2 pressed, they win
 8001024:	4b60      	ldr	r3, [pc, #384]	; (80011a8 <main+0xa9c>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d103      	bne.n	8001034 <main+0x928>
                  {
                    winner = 2;
 800102c:	4b62      	ldr	r3, [pc, #392]	; (80011b8 <main+0xaac>)
 800102e:	2202      	movs	r2, #2
 8001030:	601a      	str	r2, [r3, #0]
                    break;
 8001032:	e007      	b.n	8001044 <main+0x938>
              while ((time_4ch2 == 0) || (time_4ch1 == 0))
 8001034:	4b5c      	ldr	r3, [pc, #368]	; (80011a8 <main+0xa9c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d0d6      	beq.n	8000fea <main+0x8de>
 800103c:	4b5b      	ldr	r3, [pc, #364]	; (80011ac <main+0xaa0>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d0d2      	beq.n	8000fea <main+0x8de>
                  }
                }
              }

              if(time_4ch1 == time_4ch2) //unlikely but maybe still a possibility
 8001044:	4b59      	ldr	r3, [pc, #356]	; (80011ac <main+0xaa0>)
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	4b57      	ldr	r3, [pc, #348]	; (80011a8 <main+0xa9c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	429a      	cmp	r2, r3
 800104e:	d10e      	bne.n	800106e <main+0x962>
              {
                if ((time_4ch1 == 0) && (time_4ch2 == 0)); //no one played - discard
 8001050:	4b56      	ldr	r3, [pc, #344]	; (80011ac <main+0xaa0>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d103      	bne.n	8001060 <main+0x954>
 8001058:	4b53      	ldr	r3, [pc, #332]	; (80011a8 <main+0xa9c>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d002      	beq.n	8001066 <main+0x95a>
                else
                BSP_LCD_GLASS_DisplayString((uint8_t*) "  TIE");
 8001060:	4856      	ldr	r0, [pc, #344]	; (80011bc <main+0xab0>)
 8001062:	f000 ffc5 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
                espera(2*sec);
 8001066:	4853      	ldr	r0, [pc, #332]	; (80011b4 <main+0xaa8>)
 8001068:	f7ff fa0c 	bl	8000484 <espera>
 800106c:	e034      	b.n	80010d8 <main+0x9cc>
              }
              else if((time_4ch1 == 0) || (time_4ch2 == 0))
 800106e:	4b4f      	ldr	r3, [pc, #316]	; (80011ac <main+0xaa0>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d030      	beq.n	80010d8 <main+0x9cc>
 8001076:	4b4c      	ldr	r3, [pc, #304]	; (80011a8 <main+0xa9c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d02c      	beq.n	80010d8 <main+0x9cc>
              {
                //if one of them is 0, with the code above, the only player to press automatically wins //TODO: verify the necesity of this condition
              }
              else if(abs(time_4ch1 - timer_count_limit) > abs(time_4ch2 - timer_count_limit)) //who is closer to timer_count_limit ??
 800107e:	4b4b      	ldr	r3, [pc, #300]	; (80011ac <main+0xaa0>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	4b4f      	ldr	r3, [pc, #316]	; (80011c0 <main+0xab4>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800108c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001090:	4b45      	ldr	r3, [pc, #276]	; (80011a8 <main+0xa9c>)
 8001092:	6819      	ldr	r1, [r3, #0]
 8001094:	4b4a      	ldr	r3, [pc, #296]	; (80011c0 <main+0xab4>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	1acb      	subs	r3, r1, r3
 800109a:	2b00      	cmp	r3, #0
 800109c:	bfb8      	it	lt
 800109e:	425b      	neglt	r3, r3
 80010a0:	429a      	cmp	r2, r3
 80010a2:	dd03      	ble.n	80010ac <main+0x9a0>
              {
                winner = 1;
 80010a4:	4b44      	ldr	r3, [pc, #272]	; (80011b8 <main+0xaac>)
 80010a6:	2201      	movs	r2, #1
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	e015      	b.n	80010d8 <main+0x9cc>
              }
              else if(abs(time_4ch2 - timer_count_limit) > abs(time_4ch1 - timer_count_limit))
 80010ac:	4b3e      	ldr	r3, [pc, #248]	; (80011a8 <main+0xa9c>)
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	4b43      	ldr	r3, [pc, #268]	; (80011c0 <main+0xab4>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80010ba:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80010be:	4b3b      	ldr	r3, [pc, #236]	; (80011ac <main+0xaa0>)
 80010c0:	6819      	ldr	r1, [r3, #0]
 80010c2:	4b3f      	ldr	r3, [pc, #252]	; (80011c0 <main+0xab4>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	1acb      	subs	r3, r1, r3
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	bfb8      	it	lt
 80010cc:	425b      	neglt	r3, r3
 80010ce:	429a      	cmp	r2, r3
 80010d0:	dd02      	ble.n	80010d8 <main+0x9cc>
              {
                winner = 2;
 80010d2:	4b39      	ldr	r3, [pc, #228]	; (80011b8 <main+0xaac>)
 80010d4:	2202      	movs	r2, #2
 80010d6:	601a      	str	r2, [r3, #0]
              }

              if (winner == 1)
 80010d8:	4b37      	ldr	r3, [pc, #220]	; (80011b8 <main+0xaac>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d12f      	bne.n	8001140 <main+0xa34>
              {
                GPIOA->BSRR = (1 << 12); //Turn on LED1 to indicate P1 won
 80010e0:	4b38      	ldr	r3, [pc, #224]	; (80011c4 <main+0xab8>)
 80010e2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010e6:	619a      	str	r2, [r3, #24]

                //Pressing before the countdown ends will result in displaying -XXXX time left
                //Pressing after the countdown ends will result in displaying +XXXX time passed

                //Depending on the max value we must calculate the time delta
                delta = timer_count_limit - time_4ch2;
 80010e8:	4b35      	ldr	r3, [pc, #212]	; (80011c0 <main+0xab4>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	4b2e      	ldr	r3, [pc, #184]	; (80011a8 <main+0xa9c>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	b29a      	uxth	r2, r3
 80010f8:	4b33      	ldr	r3, [pc, #204]	; (80011c8 <main+0xabc>)
 80010fa:	801a      	strh	r2, [r3, #0]
                Bin2Ascii(delta, text);
 80010fc:	4b32      	ldr	r3, [pc, #200]	; (80011c8 <main+0xabc>)
 80010fe:	881b      	ldrh	r3, [r3, #0]
 8001100:	4923      	ldr	r1, [pc, #140]	; (8001190 <main+0xa84>)
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff f9d2 	bl	80004ac <Bin2Ascii>
                BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8001108:	4821      	ldr	r0, [pc, #132]	; (8001190 <main+0xa84>)
 800110a:	f000 ff71 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
                if(time_4ch2 < timer_count_limit)
 800110e:	4b26      	ldr	r3, [pc, #152]	; (80011a8 <main+0xa9c>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	4b2b      	ldr	r3, [pc, #172]	; (80011c0 <main+0xab4>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	429a      	cmp	r2, r3
 8001118:	d203      	bcs.n	8001122 <main+0xa16>
                {
                  //TODO: check downloaded code from buzzer/src, stablish functionality and diff freqs.
                  //PLAY MELODY 1 (player pressed before end of countdown)
                  //TIM2->CR1 |= 0x0001; //Timer on toggle
                  //TIM2->EGR |= 0x0001; //Update event
                  BSP_LCD_GLASS_DisplayString((uint8_t*) " -");
 800111a:	482c      	ldr	r0, [pc, #176]	; (80011cc <main+0xac0>)
 800111c:	f000 ff68 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
 8001120:	e002      	b.n	8001128 <main+0xa1c>
                {
                  //PLAY MELODY 2 (player pressed before end of countdown)
                  //TIM2->CR1 |= 0x0001;
                  //TIM2->EGR |= 0x0001;
                  //use different increasing step (double the frequencies to change octave)
                  BSP_LCD_GLASS_DisplayString((uint8_t*) " +");
 8001122:	482b      	ldr	r0, [pc, #172]	; (80011d0 <main+0xac4>)
 8001124:	f000 ff64 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
                }

                espera(2*sec); //wait so the player acknowledges their win
 8001128:	4822      	ldr	r0, [pc, #136]	; (80011b4 <main+0xaa8>)
 800112a:	f7ff f9ab 	bl	8000484 <espera>
                GPIOA->BSRR = (1 << 12) << 16; //Turn off winners LED after win
 800112e:	4b25      	ldr	r3, [pc, #148]	; (80011c4 <main+0xab8>)
 8001130:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001134:	619a      	str	r2, [r3, #24]
                TIM2->SR = 0;
 8001136:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800113a:	2200      	movs	r2, #0
 800113c:	611a      	str	r2, [r3, #16]
 800113e:	e059      	b.n	80011f4 <main+0xae8>
              }
              else if (winner == 2)
 8001140:	4b1d      	ldr	r3, [pc, #116]	; (80011b8 <main+0xaac>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2b02      	cmp	r3, #2
 8001146:	d155      	bne.n	80011f4 <main+0xae8>
              {
                GPIOD->BSRR = (1 << 2); //Turn on LED2 to indicate P2 won
 8001148:	4b22      	ldr	r3, [pc, #136]	; (80011d4 <main+0xac8>)
 800114a:	2204      	movs	r2, #4
 800114c:	619a      	str	r2, [r3, #24]

                delta = timer_count_limit - time_4ch1;
 800114e:	4b1c      	ldr	r3, [pc, #112]	; (80011c0 <main+0xab4>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	b29a      	uxth	r2, r3
 8001154:	4b15      	ldr	r3, [pc, #84]	; (80011ac <main+0xaa0>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	b29b      	uxth	r3, r3
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	b29a      	uxth	r2, r3
 800115e:	4b1a      	ldr	r3, [pc, #104]	; (80011c8 <main+0xabc>)
 8001160:	801a      	strh	r2, [r3, #0]
                Bin2Ascii(delta, text);
 8001162:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <main+0xabc>)
 8001164:	881b      	ldrh	r3, [r3, #0]
 8001166:	490a      	ldr	r1, [pc, #40]	; (8001190 <main+0xa84>)
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff f99f 	bl	80004ac <Bin2Ascii>
                BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 800116e:	4808      	ldr	r0, [pc, #32]	; (8001190 <main+0xa84>)
 8001170:	f000 ff3e 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
                if(time_4ch1 < timer_count_limit)
 8001174:	4b0d      	ldr	r3, [pc, #52]	; (80011ac <main+0xaa0>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <main+0xab4>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	429a      	cmp	r2, r3
 800117e:	d22b      	bcs.n	80011d8 <main+0xacc>
                {
                  //PLAY MELODY 1
                  //TIM2->CR1 |= 0x0001; //Timer on toggle
                  //TIM2->EGR |= 0x0001; //Update event
                  BSP_LCD_GLASS_DisplayString((uint8_t*) " -");
 8001180:	4812      	ldr	r0, [pc, #72]	; (80011cc <main+0xac0>)
 8001182:	f000 ff35 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
 8001186:	e02a      	b.n	80011de <main+0xad2>
 8001188:	20000258 	.word	0x20000258
 800118c:	10624dd3 	.word	0x10624dd3
 8001190:	20000270 	.word	0x20000270
 8001194:	20000230 	.word	0x20000230
 8001198:	20000000 	.word	0x20000000
 800119c:	40000400 	.word	0x40000400
 80011a0:	20000268 	.word	0x20000268
 80011a4:	2000023c 	.word	0x2000023c
 80011a8:	20000248 	.word	0x20000248
 80011ac:	20000244 	.word	0x20000244
 80011b0:	08005efc 	.word	0x08005efc
 80011b4:	004c4b40 	.word	0x004c4b40
 80011b8:	20000234 	.word	0x20000234
 80011bc:	08005f04 	.word	0x08005f04
 80011c0:	2000026c 	.word	0x2000026c
 80011c4:	40020000 	.word	0x40020000
 80011c8:	2000024c 	.word	0x2000024c
 80011cc:	08005f0c 	.word	0x08005f0c
 80011d0:	08005f10 	.word	0x08005f10
 80011d4:	40020c00 	.word	0x40020c00
                {
                  //PLAY MELODY 2
                  //TIM2->CR1 |= 0x0001; //Timer on toggle
                  //TIM2->EGR |= 0x0001; //Update event
                  //different step
                  BSP_LCD_GLASS_DisplayString((uint8_t*) " +");
 80011d8:	4815      	ldr	r0, [pc, #84]	; (8001230 <main+0xb24>)
 80011da:	f000 ff09 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
                }

                espera(2*sec);
 80011de:	4815      	ldr	r0, [pc, #84]	; (8001234 <main+0xb28>)
 80011e0:	f7ff f950 	bl	8000484 <espera>
                GPIOD->BSRR = (1 << 2) << 16;
 80011e4:	4b14      	ldr	r3, [pc, #80]	; (8001238 <main+0xb2c>)
 80011e6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80011ea:	619a      	str	r2, [r3, #24]
                TIM2->SR = 0;
 80011ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
            while (game == 2)
 80011f4:	4b11      	ldr	r3, [pc, #68]	; (800123c <main+0xb30>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	f43f ad3f 	beq.w	8000c7c <main+0x570>
              }
            }
          //} //END OF GAME2
        break;
 80011fe:	e016      	b.n	800122e <main+0xb22>
              if (prev_game != game) break;
 8001200:	bf00      	nop
 8001202:	e014      	b.n	800122e <main+0xb22>
              if (prev_game != game) break;
 8001204:	bf00      	nop
        break;
 8001206:	e012      	b.n	800122e <main+0xb22>

        //This code below should be unreachable on purpose
        default:
          GPIOA->BSRR = (1 << 12) << 16;
 8001208:	4b0d      	ldr	r3, [pc, #52]	; (8001240 <main+0xb34>)
 800120a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800120e:	619a      	str	r2, [r3, #24]
          BSP_LCD_GLASS_Clear();
 8001210:	f000 ff18 	bl	8002044 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" ERROR");
 8001214:	480b      	ldr	r0, [pc, #44]	; (8001244 <main+0xb38>)
 8001216:	f000 feeb 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
          espera(2*sec);
 800121a:	4806      	ldr	r0, [pc, #24]	; (8001234 <main+0xb28>)
 800121c:	f7ff f932 	bl	8000484 <espera>
          BSP_LCD_GLASS_Clear();
 8001220:	f000 ff10 	bl	8002044 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" RESET");
 8001224:	4808      	ldr	r0, [pc, #32]	; (8001248 <main+0xb3c>)
 8001226:	f000 fee3 	bl	8001ff0 <BSP_LCD_GLASS_DisplayString>
        break;
 800122a:	e000      	b.n	800122e <main+0xb22>
      }
    }
 800122c:	bf00      	nop
    GPIOA->BSRR = (1 << 12) << 16;
 800122e:	e413      	b.n	8000a58 <main+0x34c>
 8001230:	08005f10 	.word	0x08005f10
 8001234:	004c4b40 	.word	0x004c4b40
 8001238:	40020c00 	.word	0x40020c00
 800123c:	20000000 	.word	0x20000000
 8001240:	40020000 	.word	0x40020000
 8001244:	08005f14 	.word	0x08005f14
 8001248:	08005f1c 	.word	0x08005f1c

0800124c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b096      	sub	sp, #88	; 0x58
 8001250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001252:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001256:	2234      	movs	r2, #52	; 0x34
 8001258:	2100      	movs	r1, #0
 800125a:	4618      	mov	r0, r3
 800125c:	f003 fdec 	bl	8004e38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001260:	f107 0310 	add.w	r3, r7, #16
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]
 800126e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001270:	1d3b      	adds	r3, r7, #4
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800127a:	4b27      	ldr	r3, [pc, #156]	; (8001318 <SystemClock_Config+0xcc>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8001282:	4a25      	ldr	r2, [pc, #148]	; (8001318 <SystemClock_Config+0xcc>)
 8001284:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001288:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800128a:	2306      	movs	r3, #6
 800128c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800128e:	2301      	movs	r3, #1
 8001290:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001292:	2301      	movs	r3, #1
 8001294:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001296:	2310      	movs	r3, #16
 8001298:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800129a:	2302      	movs	r3, #2
 800129c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800129e:	2300      	movs	r3, #0
 80012a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80012a2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80012a6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80012a8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80012ac:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012b2:	4618      	mov	r0, r3
 80012b4:	f002 fb0a 	bl	80038cc <HAL_RCC_OscConfig>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <SystemClock_Config+0x76>
  {
    Error_Handler();
 80012be:	f000 fa39 	bl	8001734 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c2:	230f      	movs	r3, #15
 80012c4:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c6:	2303      	movs	r3, #3
 80012c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d2:	2300      	movs	r3, #0
 80012d4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	2101      	movs	r1, #1
 80012dc:	4618      	mov	r0, r3
 80012de:	f002 fe25 	bl	8003f2c <HAL_RCC_ClockConfig>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80012e8:	f000 fa24 	bl	8001734 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LCD;
 80012ec:	2303      	movs	r3, #3
 80012ee:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80012f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012f4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.LCDClockSelection = RCC_RTCCLKSOURCE_LSE;
 80012f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012fa:	60fb      	str	r3, [r7, #12]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	4618      	mov	r0, r3
 8001300:	f003 f8da 	bl	80044b8 <HAL_RCCEx_PeriphCLKConfig>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800130a:	f000 fa13 	bl	8001734 <Error_Handler>
  }
}
 800130e:	bf00      	nop
 8001310:	3758      	adds	r7, #88	; 0x58
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40007000 	.word	0x40007000

0800131c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001322:	1d3b      	adds	r3, r7, #4
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800132c:	4b26      	ldr	r3, [pc, #152]	; (80013c8 <MX_ADC_Init+0xac>)
 800132e:	4a27      	ldr	r2, [pc, #156]	; (80013cc <MX_ADC_Init+0xb0>)
 8001330:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001332:	4b25      	ldr	r3, [pc, #148]	; (80013c8 <MX_ADC_Init+0xac>)
 8001334:	2200      	movs	r2, #0
 8001336:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001338:	4b23      	ldr	r3, [pc, #140]	; (80013c8 <MX_ADC_Init+0xac>)
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800133e:	4b22      	ldr	r3, [pc, #136]	; (80013c8 <MX_ADC_Init+0xac>)
 8001340:	2200      	movs	r2, #0
 8001342:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001344:	4b20      	ldr	r3, [pc, #128]	; (80013c8 <MX_ADC_Init+0xac>)
 8001346:	2200      	movs	r2, #0
 8001348:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800134a:	4b1f      	ldr	r3, [pc, #124]	; (80013c8 <MX_ADC_Init+0xac>)
 800134c:	2200      	movs	r2, #0
 800134e:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8001350:	4b1d      	ldr	r3, [pc, #116]	; (80013c8 <MX_ADC_Init+0xac>)
 8001352:	2200      	movs	r2, #0
 8001354:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8001356:	4b1c      	ldr	r3, [pc, #112]	; (80013c8 <MX_ADC_Init+0xac>)
 8001358:	2200      	movs	r2, #0
 800135a:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 800135c:	4b1a      	ldr	r3, [pc, #104]	; (80013c8 <MX_ADC_Init+0xac>)
 800135e:	2200      	movs	r2, #0
 8001360:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001362:	4b19      	ldr	r3, [pc, #100]	; (80013c8 <MX_ADC_Init+0xac>)
 8001364:	2200      	movs	r2, #0
 8001366:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 800136a:	4b17      	ldr	r3, [pc, #92]	; (80013c8 <MX_ADC_Init+0xac>)
 800136c:	2201      	movs	r2, #1
 800136e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001370:	4b15      	ldr	r3, [pc, #84]	; (80013c8 <MX_ADC_Init+0xac>)
 8001372:	2200      	movs	r2, #0
 8001374:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC3;
 8001378:	4b13      	ldr	r3, [pc, #76]	; (80013c8 <MX_ADC_Init+0xac>)
 800137a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800137e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001380:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <MX_ADC_Init+0xac>)
 8001382:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001386:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001388:	4b0f      	ldr	r3, [pc, #60]	; (80013c8 <MX_ADC_Init+0xac>)
 800138a:	2200      	movs	r2, #0
 800138c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001390:	480d      	ldr	r0, [pc, #52]	; (80013c8 <MX_ADC_Init+0xac>)
 8001392:	f001 fbb5 	bl	8002b00 <HAL_ADC_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_ADC_Init+0x84>
  {
    Error_Handler();
 800139c:	f000 f9ca 	bl	8001734 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80013a0:	2304      	movs	r3, #4
 80013a2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013a4:	2301      	movs	r3, #1
 80013a6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 80013a8:	2300      	movs	r3, #0
 80013aa:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80013ac:	1d3b      	adds	r3, r7, #4
 80013ae:	4619      	mov	r1, r3
 80013b0:	4805      	ldr	r0, [pc, #20]	; (80013c8 <MX_ADC_Init+0xac>)
 80013b2:	f001 fceb 	bl	8002d8c <HAL_ADC_ConfigChannel>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80013bc:	f000 f9ba 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80013c0:	bf00      	nop
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	2000009c 	.word	0x2000009c
 80013cc:	40012400 	.word	0x40012400

080013d0 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 80013d4:	4b16      	ldr	r3, [pc, #88]	; (8001430 <MX_LCD_Init+0x60>)
 80013d6:	4a17      	ldr	r2, [pc, #92]	; (8001434 <MX_LCD_Init+0x64>)
 80013d8:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80013da:	4b15      	ldr	r3, [pc, #84]	; (8001430 <MX_LCD_Init+0x60>)
 80013dc:	2200      	movs	r2, #0
 80013de:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80013e0:	4b13      	ldr	r3, [pc, #76]	; (8001430 <MX_LCD_Init+0x60>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 80013e6:	4b12      	ldr	r3, [pc, #72]	; (8001430 <MX_LCD_Init+0x60>)
 80013e8:	220c      	movs	r2, #12
 80013ea:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80013ec:	4b10      	ldr	r3, [pc, #64]	; (8001430 <MX_LCD_Init+0x60>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80013f2:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <MX_LCD_Init+0x60>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80013f8:	4b0d      	ldr	r3, [pc, #52]	; (8001430 <MX_LCD_Init+0x60>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80013fe:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <MX_LCD_Init+0x60>)
 8001400:	2200      	movs	r2, #0
 8001402:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8001404:	4b0a      	ldr	r3, [pc, #40]	; (8001430 <MX_LCD_Init+0x60>)
 8001406:	2200      	movs	r2, #0
 8001408:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800140a:	4b09      	ldr	r3, [pc, #36]	; (8001430 <MX_LCD_Init+0x60>)
 800140c:	2200      	movs	r2, #0
 800140e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8001410:	4b07      	ldr	r3, [pc, #28]	; (8001430 <MX_LCD_Init+0x60>)
 8001412:	2200      	movs	r2, #0
 8001414:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8001416:	4b06      	ldr	r3, [pc, #24]	; (8001430 <MX_LCD_Init+0x60>)
 8001418:	2200      	movs	r2, #0
 800141a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 800141c:	4804      	ldr	r0, [pc, #16]	; (8001430 <MX_LCD_Init+0x60>)
 800141e:	f002 f881 	bl	8003524 <HAL_LCD_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_LCD_Init+0x5c>
  {
    Error_Handler();
 8001428:	f000 f984 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}
 8001430:	200000f0 	.word	0x200000f0
 8001434:	40002400 	.word	0x40002400

08001438 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b086      	sub	sp, #24
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800143e:	f107 0308 	add.w	r3, r7, #8
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800144c:	463b      	mov	r3, r7
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001454:	4b1d      	ldr	r3, [pc, #116]	; (80014cc <MX_TIM2_Init+0x94>)
 8001456:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800145a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800145c:	4b1b      	ldr	r3, [pc, #108]	; (80014cc <MX_TIM2_Init+0x94>)
 800145e:	2200      	movs	r2, #0
 8001460:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001462:	4b1a      	ldr	r3, [pc, #104]	; (80014cc <MX_TIM2_Init+0x94>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001468:	4b18      	ldr	r3, [pc, #96]	; (80014cc <MX_TIM2_Init+0x94>)
 800146a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800146e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001470:	4b16      	ldr	r3, [pc, #88]	; (80014cc <MX_TIM2_Init+0x94>)
 8001472:	2200      	movs	r2, #0
 8001474:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001476:	4b15      	ldr	r3, [pc, #84]	; (80014cc <MX_TIM2_Init+0x94>)
 8001478:	2200      	movs	r2, #0
 800147a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800147c:	4813      	ldr	r0, [pc, #76]	; (80014cc <MX_TIM2_Init+0x94>)
 800147e:	f003 f925 	bl	80046cc <HAL_TIM_Base_Init>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001488:	f000 f954 	bl	8001734 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800148c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001490:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001492:	f107 0308 	add.w	r3, r7, #8
 8001496:	4619      	mov	r1, r3
 8001498:	480c      	ldr	r0, [pc, #48]	; (80014cc <MX_TIM2_Init+0x94>)
 800149a:	f003 f956 	bl	800474a <HAL_TIM_ConfigClockSource>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80014a4:	f000 f946 	bl	8001734 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a8:	2300      	movs	r3, #0
 80014aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ac:	2300      	movs	r3, #0
 80014ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014b0:	463b      	mov	r3, r7
 80014b2:	4619      	mov	r1, r3
 80014b4:	4805      	ldr	r0, [pc, #20]	; (80014cc <MX_TIM2_Init+0x94>)
 80014b6:	f003 fb05 	bl	8004ac4 <HAL_TIMEx_MasterConfigSynchronization>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80014c0:	f000 f938 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014c4:	bf00      	nop
 80014c6:	3718      	adds	r7, #24
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	2000012c 	.word	0x2000012c

080014d0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014d6:	f107 0308 	add.w	r3, r7, #8
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	605a      	str	r2, [r3, #4]
 80014e0:	609a      	str	r2, [r3, #8]
 80014e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014e4:	463b      	mov	r3, r7
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014ec:	4b1d      	ldr	r3, [pc, #116]	; (8001564 <MX_TIM3_Init+0x94>)
 80014ee:	4a1e      	ldr	r2, [pc, #120]	; (8001568 <MX_TIM3_Init+0x98>)
 80014f0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80014f2:	4b1c      	ldr	r3, [pc, #112]	; (8001564 <MX_TIM3_Init+0x94>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014f8:	4b1a      	ldr	r3, [pc, #104]	; (8001564 <MX_TIM3_Init+0x94>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80014fe:	4b19      	ldr	r3, [pc, #100]	; (8001564 <MX_TIM3_Init+0x94>)
 8001500:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001504:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001506:	4b17      	ldr	r3, [pc, #92]	; (8001564 <MX_TIM3_Init+0x94>)
 8001508:	2200      	movs	r2, #0
 800150a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800150c:	4b15      	ldr	r3, [pc, #84]	; (8001564 <MX_TIM3_Init+0x94>)
 800150e:	2200      	movs	r2, #0
 8001510:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001512:	4814      	ldr	r0, [pc, #80]	; (8001564 <MX_TIM3_Init+0x94>)
 8001514:	f003 f8da 	bl	80046cc <HAL_TIM_Base_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800151e:	f000 f909 	bl	8001734 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001522:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001526:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001528:	f107 0308 	add.w	r3, r7, #8
 800152c:	4619      	mov	r1, r3
 800152e:	480d      	ldr	r0, [pc, #52]	; (8001564 <MX_TIM3_Init+0x94>)
 8001530:	f003 f90b 	bl	800474a <HAL_TIM_ConfigClockSource>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800153a:	f000 f8fb 	bl	8001734 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800153e:	2300      	movs	r3, #0
 8001540:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001542:	2300      	movs	r3, #0
 8001544:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001546:	463b      	mov	r3, r7
 8001548:	4619      	mov	r1, r3
 800154a:	4806      	ldr	r0, [pc, #24]	; (8001564 <MX_TIM3_Init+0x94>)
 800154c:	f003 faba 	bl	8004ac4 <HAL_TIMEx_MasterConfigSynchronization>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001556:	f000 f8ed 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800155a:	bf00      	nop
 800155c:	3718      	adds	r7, #24
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	2000016c 	.word	0x2000016c
 8001568:	40000400 	.word	0x40000400

0800156c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001572:	f107 0308 	add.w	r3, r7, #8
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001580:	463b      	mov	r3, r7
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001588:	4b1d      	ldr	r3, [pc, #116]	; (8001600 <MX_TIM4_Init+0x94>)
 800158a:	4a1e      	ldr	r2, [pc, #120]	; (8001604 <MX_TIM4_Init+0x98>)
 800158c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800158e:	4b1c      	ldr	r3, [pc, #112]	; (8001600 <MX_TIM4_Init+0x94>)
 8001590:	2200      	movs	r2, #0
 8001592:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001594:	4b1a      	ldr	r3, [pc, #104]	; (8001600 <MX_TIM4_Init+0x94>)
 8001596:	2200      	movs	r2, #0
 8001598:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800159a:	4b19      	ldr	r3, [pc, #100]	; (8001600 <MX_TIM4_Init+0x94>)
 800159c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015a0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a2:	4b17      	ldr	r3, [pc, #92]	; (8001600 <MX_TIM4_Init+0x94>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a8:	4b15      	ldr	r3, [pc, #84]	; (8001600 <MX_TIM4_Init+0x94>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015ae:	4814      	ldr	r0, [pc, #80]	; (8001600 <MX_TIM4_Init+0x94>)
 80015b0:	f003 f88c 	bl	80046cc <HAL_TIM_Base_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80015ba:	f000 f8bb 	bl	8001734 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015c4:	f107 0308 	add.w	r3, r7, #8
 80015c8:	4619      	mov	r1, r3
 80015ca:	480d      	ldr	r0, [pc, #52]	; (8001600 <MX_TIM4_Init+0x94>)
 80015cc:	f003 f8bd 	bl	800474a <HAL_TIM_ConfigClockSource>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80015d6:	f000 f8ad 	bl	8001734 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015da:	2300      	movs	r3, #0
 80015dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015de:	2300      	movs	r3, #0
 80015e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015e2:	463b      	mov	r3, r7
 80015e4:	4619      	mov	r1, r3
 80015e6:	4806      	ldr	r0, [pc, #24]	; (8001600 <MX_TIM4_Init+0x94>)
 80015e8:	f003 fa6c 	bl	8004ac4 <HAL_TIMEx_MasterConfigSynchronization>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80015f2:	f000 f89f 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80015f6:	bf00      	nop
 80015f8:	3718      	adds	r7, #24
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	200001ac 	.word	0x200001ac
 8001604:	40000800 	.word	0x40000800

08001608 <MX_TS_Init>:
  * @brief TS Initialization Function
  * @param None
  * @retval None
  */
static void MX_TS_Init(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE END TS_Init 1 */
  /* USER CODE BEGIN TS_Init 2 */

  /* USER CODE END TS_Init 2 */

}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr

08001614 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001618:	4b11      	ldr	r3, [pc, #68]	; (8001660 <MX_USART3_UART_Init+0x4c>)
 800161a:	4a12      	ldr	r2, [pc, #72]	; (8001664 <MX_USART3_UART_Init+0x50>)
 800161c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800161e:	4b10      	ldr	r3, [pc, #64]	; (8001660 <MX_USART3_UART_Init+0x4c>)
 8001620:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001624:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001626:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <MX_USART3_UART_Init+0x4c>)
 8001628:	2200      	movs	r2, #0
 800162a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800162c:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <MX_USART3_UART_Init+0x4c>)
 800162e:	2200      	movs	r2, #0
 8001630:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001632:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <MX_USART3_UART_Init+0x4c>)
 8001634:	2200      	movs	r2, #0
 8001636:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001638:	4b09      	ldr	r3, [pc, #36]	; (8001660 <MX_USART3_UART_Init+0x4c>)
 800163a:	220c      	movs	r2, #12
 800163c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800163e:	4b08      	ldr	r3, [pc, #32]	; (8001660 <MX_USART3_UART_Init+0x4c>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001644:	4b06      	ldr	r3, [pc, #24]	; (8001660 <MX_USART3_UART_Init+0x4c>)
 8001646:	2200      	movs	r2, #0
 8001648:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800164a:	4805      	ldr	r0, [pc, #20]	; (8001660 <MX_USART3_UART_Init+0x4c>)
 800164c:	f003 fa98 	bl	8004b80 <HAL_UART_Init>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001656:	f000 f86d 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	200001ec 	.word	0x200001ec
 8001664:	40004800 	.word	0x40004800

08001668 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08a      	sub	sp, #40	; 0x28
 800166c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166e:	f107 0314 	add.w	r3, r7, #20
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	605a      	str	r2, [r3, #4]
 8001678:	609a      	str	r2, [r3, #8]
 800167a:	60da      	str	r2, [r3, #12]
 800167c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800167e:	4b2a      	ldr	r3, [pc, #168]	; (8001728 <MX_GPIO_Init+0xc0>)
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	4a29      	ldr	r2, [pc, #164]	; (8001728 <MX_GPIO_Init+0xc0>)
 8001684:	f043 0304 	orr.w	r3, r3, #4
 8001688:	61d3      	str	r3, [r2, #28]
 800168a:	4b27      	ldr	r3, [pc, #156]	; (8001728 <MX_GPIO_Init+0xc0>)
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	f003 0304 	and.w	r3, r3, #4
 8001692:	613b      	str	r3, [r7, #16]
 8001694:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001696:	4b24      	ldr	r3, [pc, #144]	; (8001728 <MX_GPIO_Init+0xc0>)
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	4a23      	ldr	r2, [pc, #140]	; (8001728 <MX_GPIO_Init+0xc0>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	61d3      	str	r3, [r2, #28]
 80016a2:	4b21      	ldr	r3, [pc, #132]	; (8001728 <MX_GPIO_Init+0xc0>)
 80016a4:	69db      	ldr	r3, [r3, #28]
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ae:	4b1e      	ldr	r3, [pc, #120]	; (8001728 <MX_GPIO_Init+0xc0>)
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	4a1d      	ldr	r2, [pc, #116]	; (8001728 <MX_GPIO_Init+0xc0>)
 80016b4:	f043 0302 	orr.w	r3, r3, #2
 80016b8:	61d3      	str	r3, [r2, #28]
 80016ba:	4b1b      	ldr	r3, [pc, #108]	; (8001728 <MX_GPIO_Init+0xc0>)
 80016bc:	69db      	ldr	r3, [r3, #28]
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	60bb      	str	r3, [r7, #8]
 80016c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016c6:	4b18      	ldr	r3, [pc, #96]	; (8001728 <MX_GPIO_Init+0xc0>)
 80016c8:	69db      	ldr	r3, [r3, #28]
 80016ca:	4a17      	ldr	r2, [pc, #92]	; (8001728 <MX_GPIO_Init+0xc0>)
 80016cc:	f043 0308 	orr.w	r3, r3, #8
 80016d0:	61d3      	str	r3, [r2, #28]
 80016d2:	4b15      	ldr	r3, [pc, #84]	; (8001728 <MX_GPIO_Init+0xc0>)
 80016d4:	69db      	ldr	r3, [r3, #28]
 80016d6:	f003 0308 	and.w	r3, r3, #8
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 80016de:	2200      	movs	r2, #0
 80016e0:	2104      	movs	r1, #4
 80016e2:	4812      	ldr	r0, [pc, #72]	; (800172c <MX_GPIO_Init+0xc4>)
 80016e4:	f001 ff06 	bl	80034f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016e8:	2301      	movs	r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80016ec:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80016f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	2300      	movs	r3, #0
 80016f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016f6:	f107 0314 	add.w	r3, r7, #20
 80016fa:	4619      	mov	r1, r3
 80016fc:	480c      	ldr	r0, [pc, #48]	; (8001730 <MX_GPIO_Init+0xc8>)
 80016fe:	f001 fd79 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001702:	2304      	movs	r3, #4
 8001704:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001706:	2301      	movs	r3, #1
 8001708:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170e:	2300      	movs	r3, #0
 8001710:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001712:	f107 0314 	add.w	r3, r7, #20
 8001716:	4619      	mov	r1, r3
 8001718:	4804      	ldr	r0, [pc, #16]	; (800172c <MX_GPIO_Init+0xc4>)
 800171a:	f001 fd6b 	bl	80031f4 <HAL_GPIO_Init>

}
 800171e:	bf00      	nop
 8001720:	3728      	adds	r7, #40	; 0x28
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40023800 	.word	0x40023800
 800172c:	40020c00 	.word	0x40020c00
 8001730:	40020000 	.word	0x40020000

08001734 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001738:	b672      	cpsid	i
}
 800173a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800173c:	e7fe      	b.n	800173c <Error_Handler+0x8>
	...

08001740 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Configures the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8001744:	4b18      	ldr	r3, [pc, #96]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 8001746:	4a19      	ldr	r2, [pc, #100]	; (80017ac <BSP_LCD_GLASS_Init+0x6c>)
 8001748:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 800174a:	4b17      	ldr	r3, [pc, #92]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 800174c:	2200      	movs	r2, #0
 800174e:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8001750:	4b15      	ldr	r3, [pc, #84]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 8001752:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001756:	609a      	str	r2, [r3, #8]
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8001758:	4b13      	ldr	r3, [pc, #76]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 800175a:	220c      	movs	r2, #12
 800175c:	60da      	str	r2, [r3, #12]
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 800175e:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 8001760:	2240      	movs	r2, #64	; 0x40
 8001762:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8001764:	4b10      	ldr	r3, [pc, #64]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 8001766:	2200      	movs	r2, #0
 8001768:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 800176a:	4b0f      	ldr	r3, [pc, #60]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 800176c:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8001770:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8001772:	4b0d      	ldr	r3, [pc, #52]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 8001774:	2200      	movs	r2, #0
 8001776:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8001778:	4b0b      	ldr	r3, [pc, #44]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 800177a:	2240      	movs	r2, #64	; 0x40
 800177c:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800177e:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 8001780:	2200      	movs	r2, #0
 8001782:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8001784:	4b08      	ldr	r3, [pc, #32]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 8001786:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800178a:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_ENABLE;
 800178c:	4b06      	ldr	r3, [pc, #24]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 800178e:	2280      	movs	r2, #128	; 0x80
 8001790:	631a      	str	r2, [r3, #48]	; 0x30
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8001792:	4805      	ldr	r0, [pc, #20]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 8001794:	f000 fc60 	bl	8002058 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8001798:	4803      	ldr	r0, [pc, #12]	; (80017a8 <BSP_LCD_GLASS_Init+0x68>)
 800179a:	f001 fec3 	bl	8003524 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 800179e:	f000 fc51 	bl	8002044 <BSP_LCD_GLASS_Clear>
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20000278 	.word	0x20000278
 80017ac:	40002400 	.word	0x40002400

080017b0 <BSP_LCD_GLASS_BarLevelConfig>:
  *     @arg BATTERYLEVEL_3_4: LCD GLASS Batery 3/4 Full
  *     @arg BATTERYLEVEL_FULL: LCD GLASS Batery Full
  * @retval None
  */
void BSP_LCD_GLASS_BarLevelConfig(uint8_t BarLevel)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	71fb      	strb	r3, [r7, #7]
  switch (BarLevel)
 80017ba:	79fb      	ldrb	r3, [r7, #7]
 80017bc:	2b04      	cmp	r3, #4
 80017be:	d86e      	bhi.n	800189e <BSP_LCD_GLASS_BarLevelConfig+0xee>
 80017c0:	a201      	add	r2, pc, #4	; (adr r2, 80017c8 <BSP_LCD_GLASS_BarLevelConfig+0x18>)
 80017c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017c6:	bf00      	nop
 80017c8:	080017dd 	.word	0x080017dd
 80017cc:	08001801 	.word	0x08001801
 80017d0:	08001827 	.word	0x08001827
 80017d4:	0800184f 	.word	0x0800184f
 80017d8:	08001877 	.word	0x08001877
  {
  /* BATTERYLEVEL_OFF */
  case BATTERYLEVEL_OFF:
    /* Set BAR0 & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), 0);
 80017dc:	2300      	movs	r3, #0
 80017de:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 80017e2:	2106      	movs	r1, #6
 80017e4:	4832      	ldr	r0, [pc, #200]	; (80018b0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 80017e6:	f001 ff59 	bl	800369c <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 80017ea:	2300      	movs	r3, #0
 80017ec:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 80017f0:	2104      	movs	r1, #4
 80017f2:	482f      	ldr	r0, [pc, #188]	; (80018b0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 80017f4:	f001 ff52 	bl	800369c <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_OFF;
 80017f8:	4b2e      	ldr	r3, [pc, #184]	; (80018b4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	701a      	strb	r2, [r3, #0]
    break;
 80017fe:	e04f      	b.n	80018a0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/4 */
  case BATTERYLEVEL_1_4:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8001800:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001804:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8001808:	2106      	movs	r1, #6
 800180a:	4829      	ldr	r0, [pc, #164]	; (80018b0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 800180c:	f001 ff46 	bl	800369c <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8001810:	2300      	movs	r3, #0
 8001812:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8001816:	2104      	movs	r1, #4
 8001818:	4825      	ldr	r0, [pc, #148]	; (80018b0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 800181a:	f001 ff3f 	bl	800369c <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_4;
 800181e:	4b25      	ldr	r3, [pc, #148]	; (80018b4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8001820:	2201      	movs	r2, #1
 8001822:	701a      	strb	r2, [r3, #0]
    break;
 8001824:	e03c      	b.n	80018a0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/2 */
  case BATTERYLEVEL_1_2:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8001826:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800182a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 800182e:	2106      	movs	r1, #6
 8001830:	481f      	ldr	r0, [pc, #124]	; (80018b0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8001832:	f001 ff33 	bl	800369c <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8001836:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800183a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 800183e:	2104      	movs	r1, #4
 8001840:	481b      	ldr	r0, [pc, #108]	; (80018b0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8001842:	f001 ff2b 	bl	800369c <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_2;
 8001846:	4b1b      	ldr	r3, [pc, #108]	; (80018b4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8001848:	2202      	movs	r2, #2
 800184a:	701a      	strb	r2, [r3, #0]
    break;
 800184c:	e028      	b.n	80018a0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* Battery Level 3/4 */
  case BATTERYLEVEL_3_4:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 800184e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001852:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8001856:	2106      	movs	r1, #6
 8001858:	4815      	ldr	r0, [pc, #84]	; (80018b0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 800185a:	f001 ff1f 	bl	800369c <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 800185e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001862:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8001866:	2104      	movs	r1, #4
 8001868:	4811      	ldr	r0, [pc, #68]	; (80018b0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 800186a:	f001 ff17 	bl	800369c <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_3_4;
 800186e:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8001870:	2203      	movs	r2, #3
 8001872:	701a      	strb	r2, [r3, #0]
    break;
 8001874:	e014      	b.n	80018a0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BATTERYLEVEL_FULL */
  case BATTERYLEVEL_FULL:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8001876:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800187a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 800187e:	2106      	movs	r1, #6
 8001880:	480b      	ldr	r0, [pc, #44]	; (80018b0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8001882:	f001 ff0b 	bl	800369c <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), (LCD_BAR1_SEG | LCD_BAR3_SEG));
 8001886:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800188a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 800188e:	2104      	movs	r1, #4
 8001890:	4807      	ldr	r0, [pc, #28]	; (80018b0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8001892:	f001 ff03 	bl	800369c <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_FULL;
 8001896:	4b07      	ldr	r3, [pc, #28]	; (80018b4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8001898:	2204      	movs	r2, #4
 800189a:	701a      	strb	r2, [r3, #0]
    break;
 800189c:	e000      	b.n	80018a0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  default:
    break;
 800189e:	bf00      	nop
  }
  
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80018a0:	4803      	ldr	r0, [pc, #12]	; (80018b0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 80018a2:	f001 ffb4 	bl	800380e <HAL_LCD_UpdateDisplayRequest>
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000278 	.word	0x20000278
 80018b4:	2000000e 	.word	0x2000000e

080018b8 <BSP_LCD_GLASS_WriteChar>:
  * @retval None
  * @note  Required preconditions: The LCD should be cleared before to start the
  *         write operation.  
  */
void BSP_LCD_GLASS_WriteChar(uint8_t* ch, uint8_t Point, uint8_t Column, uint8_t Position)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	4608      	mov	r0, r1
 80018c2:	4611      	mov	r1, r2
 80018c4:	461a      	mov	r2, r3
 80018c6:	4603      	mov	r3, r0
 80018c8:	70fb      	strb	r3, [r7, #3]
 80018ca:	460b      	mov	r3, r1
 80018cc:	70bb      	strb	r3, [r7, #2]
 80018ce:	4613      	mov	r3, r2
 80018d0:	707b      	strb	r3, [r7, #1]
  BSP_LCD_GLASS_DisplayChar(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column, (DigitPosition_Typedef)Position);
 80018d2:	787b      	ldrb	r3, [r7, #1]
 80018d4:	78ba      	ldrb	r2, [r7, #2]
 80018d6:	78f9      	ldrb	r1, [r7, #3]
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f000 f80b 	bl	80018f4 <BSP_LCD_GLASS_DisplayChar>

  /* Refresh LCD  bar */
  BSP_LCD_GLASS_BarLevelConfig(LCDBar);
 80018de:	4b04      	ldr	r3, [pc, #16]	; (80018f0 <BSP_LCD_GLASS_WriteChar+0x38>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7ff ff64 	bl	80017b0 <BSP_LCD_GLASS_BarLevelConfig>
}
 80018e8:	bf00      	nop
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	2000000e 	.word	0x2000000e

080018f4 <BSP_LCD_GLASS_DisplayChar>:
  * @param  Position: Position in the LCD of the caracter to write.
  *                   This parameter can be any value in DigitPosition_Typedef.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Column, DigitPosition_Typedef Position)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	4608      	mov	r0, r1
 80018fe:	4611      	mov	r1, r2
 8001900:	461a      	mov	r2, r3
 8001902:	4603      	mov	r3, r0
 8001904:	70fb      	strb	r3, [r7, #3]
 8001906:	460b      	mov	r3, r1
 8001908:	70bb      	strb	r3, [r7, #2]
 800190a:	4613      	mov	r3, r2
 800190c:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column);
 8001912:	78ba      	ldrb	r2, [r7, #2]
 8001914:	78fb      	ldrb	r3, [r7, #3]
 8001916:	4619      	mov	r1, r3
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f000 fc3d 	bl	8002198 <Convert>

  switch (Position)
 800191e:	787b      	ldrb	r3, [r7, #1]
 8001920:	3b01      	subs	r3, #1
 8001922:	2b05      	cmp	r3, #5
 8001924:	f200 8357 	bhi.w	8001fd6 <BSP_LCD_GLASS_DisplayChar+0x6e2>
 8001928:	a201      	add	r2, pc, #4	; (adr r2, 8001930 <BSP_LCD_GLASS_DisplayChar+0x3c>)
 800192a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800192e:	bf00      	nop
 8001930:	08001949 	.word	0x08001949
 8001934:	08001a13 	.word	0x08001a13
 8001938:	08001b15 	.word	0x08001b15
 800193c:	08001c39 	.word	0x08001c39
 8001940:	08001d73 	.word	0x08001d73
 8001944:	08001ecd 	.word	0x08001ecd
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001948:	4bb7      	ldr	r3, [pc, #732]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001950:	4bb5      	ldr	r3, [pc, #724]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	089b      	lsrs	r3, r3, #2
 8001956:	071b      	lsls	r3, r3, #28
 8001958:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800195c:	431a      	orrs	r2, r3
 800195e:	4bb2      	ldr	r3, [pc, #712]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	08db      	lsrs	r3, r3, #3
 8001964:	075b      	lsls	r3, r3, #29
 8001966:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800196a:	4313      	orrs	r3, r2
 800196c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	4aae      	ldr	r2, [pc, #696]	; (8001c2c <BSP_LCD_GLASS_DisplayChar+0x338>)
 8001972:	2100      	movs	r1, #0
 8001974:	48ae      	ldr	r0, [pc, #696]	; (8001c30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001976:	f001 fe91 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800197a:	4bab      	ldr	r3, [pc, #684]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001982:	4ba9      	ldr	r3, [pc, #676]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	089b      	lsrs	r3, r3, #2
 8001988:	071b      	lsls	r3, r3, #28
 800198a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800198e:	431a      	orrs	r2, r3
 8001990:	4ba5      	ldr	r3, [pc, #660]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	08db      	lsrs	r3, r3, #3
 8001996:	075b      	lsls	r3, r3, #29
 8001998:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800199c:	4313      	orrs	r3, r2
 800199e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	4aa2      	ldr	r2, [pc, #648]	; (8001c2c <BSP_LCD_GLASS_DisplayChar+0x338>)
 80019a4:	2102      	movs	r1, #2
 80019a6:	48a2      	ldr	r0, [pc, #648]	; (8001c30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80019a8:	f001 fe78 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80019ac:	4b9e      	ldr	r3, [pc, #632]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80019b4:	4b9c      	ldr	r3, [pc, #624]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	089b      	lsrs	r3, r3, #2
 80019ba:	071b      	lsls	r3, r3, #28
 80019bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c0:	431a      	orrs	r2, r3
 80019c2:	4b99      	ldr	r3, [pc, #612]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	08db      	lsrs	r3, r3, #3
 80019c8:	075b      	lsls	r3, r3, #29
 80019ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80019ce:	4313      	orrs	r3, r2
 80019d0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	4a95      	ldr	r2, [pc, #596]	; (8001c2c <BSP_LCD_GLASS_DisplayChar+0x338>)
 80019d6:	2104      	movs	r1, #4
 80019d8:	4895      	ldr	r0, [pc, #596]	; (8001c30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80019da:	f001 fe5f 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80019de:	4b92      	ldr	r3, [pc, #584]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80019e0:	68db      	ldr	r3, [r3, #12]
 80019e2:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80019e6:	4b90      	ldr	r3, [pc, #576]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	089b      	lsrs	r3, r3, #2
 80019ec:	071b      	lsls	r3, r3, #28
 80019ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019f2:	431a      	orrs	r2, r3
 80019f4:	4b8c      	ldr	r3, [pc, #560]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	08db      	lsrs	r3, r3, #3
 80019fa:	075b      	lsls	r3, r3, #29
 80019fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001a00:	4313      	orrs	r3, r2
 8001a02:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	4a89      	ldr	r2, [pc, #548]	; (8001c2c <BSP_LCD_GLASS_DisplayChar+0x338>)
 8001a08:	2106      	movs	r1, #6
 8001a0a:	4889      	ldr	r0, [pc, #548]	; (8001c30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001a0c:	f001 fe46 	bl	800369c <HAL_LCD_Write>
      break;
 8001a10:	e2e2      	b.n	8001fd8 <BSP_LCD_GLASS_DisplayChar+0x6e4>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001a12:	4b85      	ldr	r3, [pc, #532]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	f003 0204 	and.w	r2, r3, #4
 8001a1c:	4b82      	ldr	r3, [pc, #520]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	085b      	lsrs	r3, r3, #1
 8001a22:	01db      	lsls	r3, r3, #7
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001a28:	4b7f      	ldr	r3, [pc, #508]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	089b      	lsrs	r3, r3, #2
 8001a2e:	069b      	lsls	r3, r3, #26
 8001a30:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a34:	431a      	orrs	r2, r3
 8001a36:	4b7c      	ldr	r3, [pc, #496]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	08db      	lsrs	r3, r3, #3
 8001a3c:	06db      	lsls	r3, r3, #27
 8001a3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001a42:	4313      	orrs	r3, r2
 8001a44:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 2G 2B 2M 2E */
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	4a7a      	ldr	r2, [pc, #488]	; (8001c34 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	4878      	ldr	r0, [pc, #480]	; (8001c30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001a4e:	f001 fe25 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001a52:	4b75      	ldr	r3, [pc, #468]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	f003 0204 	and.w	r2, r3, #4
 8001a5c:	4b72      	ldr	r3, [pc, #456]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	085b      	lsrs	r3, r3, #1
 8001a62:	01db      	lsls	r3, r3, #7
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001a68:	4b6f      	ldr	r3, [pc, #444]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	089b      	lsrs	r3, r3, #2
 8001a6e:	069b      	lsls	r3, r3, #26
 8001a70:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a74:	431a      	orrs	r2, r3
 8001a76:	4b6c      	ldr	r3, [pc, #432]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	08db      	lsrs	r3, r3, #3
 8001a7c:	06db      	lsls	r3, r3, #27
 8001a7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 2F 2A 2C 2D  */
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	4a6a      	ldr	r2, [pc, #424]	; (8001c34 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8001a8a:	2102      	movs	r1, #2
 8001a8c:	4868      	ldr	r0, [pc, #416]	; (8001c30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001a8e:	f001 fe05 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001a92:	4b65      	ldr	r3, [pc, #404]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	f003 0204 	and.w	r2, r3, #4
 8001a9c:	4b62      	ldr	r3, [pc, #392]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	085b      	lsrs	r3, r3, #1
 8001aa2:	01db      	lsls	r3, r3, #7
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001aa8:	4b5f      	ldr	r3, [pc, #380]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	089b      	lsrs	r3, r3, #2
 8001aae:	069b      	lsls	r3, r3, #26
 8001ab0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ab4:	431a      	orrs	r2, r3
 8001ab6:	4b5c      	ldr	r3, [pc, #368]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	08db      	lsrs	r3, r3, #3
 8001abc:	06db      	lsls	r3, r3, #27
 8001abe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 2Q 2K 2Col 2P  */
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	4a5a      	ldr	r2, [pc, #360]	; (8001c34 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8001aca:	2104      	movs	r1, #4
 8001acc:	4858      	ldr	r0, [pc, #352]	; (8001c30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001ace:	f001 fde5 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001ad2:	4b55      	ldr	r3, [pc, #340]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001ad4:	68db      	ldr	r3, [r3, #12]
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	f003 0204 	and.w	r2, r3, #4
 8001adc:	4b52      	ldr	r3, [pc, #328]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	085b      	lsrs	r3, r3, #1
 8001ae2:	01db      	lsls	r3, r3, #7
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001ae8:	4b4f      	ldr	r3, [pc, #316]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	089b      	lsrs	r3, r3, #2
 8001aee:	069b      	lsls	r3, r3, #26
 8001af0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001af4:	431a      	orrs	r2, r3
 8001af6:	4b4c      	ldr	r3, [pc, #304]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001af8:	68db      	ldr	r3, [r3, #12]
 8001afa:	08db      	lsrs	r3, r3, #3
 8001afc:	06db      	lsls	r3, r3, #27
 8001afe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001b02:	4313      	orrs	r3, r2
 8001b04:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 2H 2J 2DP 2N  */
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	4a4a      	ldr	r2, [pc, #296]	; (8001c34 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8001b0a:	2106      	movs	r1, #6
 8001b0c:	4848      	ldr	r0, [pc, #288]	; (8001c30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001b0e:	f001 fdc5 	bl	800369c <HAL_LCD_Write>
      break;
 8001b12:	e261      	b.n	8001fd8 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001b14:	4b44      	ldr	r3, [pc, #272]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	021b      	lsls	r3, r3, #8
 8001b1a:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8001b1e:	4b42      	ldr	r3, [pc, #264]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	085b      	lsrs	r3, r3, #1
 8001b24:	025b      	lsls	r3, r3, #9
 8001b26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b2a:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001b2c:	4b3e      	ldr	r3, [pc, #248]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	089b      	lsrs	r3, r3, #2
 8001b32:	061b      	lsls	r3, r3, #24
 8001b34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b38:	431a      	orrs	r2, r3
 8001b3a:	4b3b      	ldr	r3, [pc, #236]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	08db      	lsrs	r3, r3, #3
 8001b40:	065b      	lsls	r3, r3, #25
 8001b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 3G 3B 3M 3E */
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001b50:	2100      	movs	r1, #0
 8001b52:	4837      	ldr	r0, [pc, #220]	; (8001c30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001b54:	f001 fda2 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001b58:	4b33      	ldr	r3, [pc, #204]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	021b      	lsls	r3, r3, #8
 8001b5e:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8001b62:	4b31      	ldr	r3, [pc, #196]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	085b      	lsrs	r3, r3, #1
 8001b68:	025b      	lsls	r3, r3, #9
 8001b6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b6e:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001b70:	4b2d      	ldr	r3, [pc, #180]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	089b      	lsrs	r3, r3, #2
 8001b76:	061b      	lsls	r3, r3, #24
 8001b78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b7c:	431a      	orrs	r2, r3
 8001b7e:	4b2a      	ldr	r3, [pc, #168]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	08db      	lsrs	r3, r3, #3
 8001b84:	065b      	lsls	r3, r3, #25
 8001b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 3F 3A 3C 3D  */
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001b94:	2102      	movs	r1, #2
 8001b96:	4826      	ldr	r0, [pc, #152]	; (8001c30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001b98:	f001 fd80 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001b9c:	4b22      	ldr	r3, [pc, #136]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	021b      	lsls	r3, r3, #8
 8001ba2:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8001ba6:	4b20      	ldr	r3, [pc, #128]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	085b      	lsrs	r3, r3, #1
 8001bac:	025b      	lsls	r3, r3, #9
 8001bae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bb2:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001bb4:	4b1c      	ldr	r3, [pc, #112]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	089b      	lsrs	r3, r3, #2
 8001bba:	061b      	lsls	r3, r3, #24
 8001bbc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001bc0:	431a      	orrs	r2, r3
 8001bc2:	4b19      	ldr	r3, [pc, #100]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	08db      	lsrs	r3, r3, #3
 8001bc8:	065b      	lsls	r3, r3, #25
 8001bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 3Q 3K 3Col 3P  */
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001bd8:	2104      	movs	r1, #4
 8001bda:	4815      	ldr	r0, [pc, #84]	; (8001c30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001bdc:	f001 fd5e 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001be0:	4b11      	ldr	r3, [pc, #68]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	021b      	lsls	r3, r3, #8
 8001be6:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8001bea:	4b0f      	ldr	r3, [pc, #60]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	085b      	lsrs	r3, r3, #1
 8001bf0:	025b      	lsls	r3, r3, #9
 8001bf2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bf6:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001bf8:	4b0b      	ldr	r3, [pc, #44]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	089b      	lsrs	r3, r3, #2
 8001bfe:	061b      	lsls	r3, r3, #24
 8001c00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001c04:	431a      	orrs	r2, r3
 8001c06:	4b08      	ldr	r3, [pc, #32]	; (8001c28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	08db      	lsrs	r3, r3, #3
 8001c0c:	065b      	lsls	r3, r3, #25
 8001c0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001c12:	4313      	orrs	r3, r2
 8001c14:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 3H 3J 3DP 3N  */
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001c1c:	2106      	movs	r1, #6
 8001c1e:	4804      	ldr	r0, [pc, #16]	; (8001c30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001c20:	f001 fd3c 	bl	800369c <HAL_LCD_Write>
      break;
 8001c24:	e1d8      	b.n	8001fd8 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 8001c26:	bf00      	nop
 8001c28:	200002b4 	.word	0x200002b4
 8001c2c:	cffffffc 	.word	0xcffffffc
 8001c30:	20000278 	.word	0x20000278
 8001c34:	f3ffff7b 	.word	0xf3ffff7b
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001c38:	4ba0      	ldr	r3, [pc, #640]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	029b      	lsls	r3, r3, #10
 8001c3e:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001c42:	4b9e      	ldr	r3, [pc, #632]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	08db      	lsrs	r3, r3, #3
 8001c48:	055b      	lsls	r3, r3, #21
 8001c4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 4G 4B 4M 4E */
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	4a9a      	ldr	r2, [pc, #616]	; (8001ec0 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001c56:	2100      	movs	r1, #0
 8001c58:	489a      	ldr	r0, [pc, #616]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001c5a:	f001 fd1f 	bl	800369c <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001c5e:	4b97      	ldr	r3, [pc, #604]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	085b      	lsrs	r3, r3, #1
 8001c64:	02db      	lsls	r3, r3, #11
 8001c66:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001c6a:	4b94      	ldr	r3, [pc, #592]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	089b      	lsrs	r3, r3, #2
 8001c70:	051b      	lsls	r3, r3, #20
 8001c72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c76:	4313      	orrs	r3, r2
 8001c78:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 4G 4B 4M 4E */
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	4a92      	ldr	r2, [pc, #584]	; (8001ec8 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001c7e:	2100      	movs	r1, #0
 8001c80:	4890      	ldr	r0, [pc, #576]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001c82:	f001 fd0b 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001c86:	4b8d      	ldr	r3, [pc, #564]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	029b      	lsls	r3, r3, #10
 8001c8c:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001c90:	4b8a      	ldr	r3, [pc, #552]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	08db      	lsrs	r3, r3, #3
 8001c96:	055b      	lsls	r3, r3, #21
 8001c98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	4a87      	ldr	r2, [pc, #540]	; (8001ec0 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001ca4:	2102      	movs	r1, #2
 8001ca6:	4887      	ldr	r0, [pc, #540]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001ca8:	f001 fcf8 	bl	800369c <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001cac:	4b83      	ldr	r3, [pc, #524]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	085b      	lsrs	r3, r3, #1
 8001cb2:	02db      	lsls	r3, r3, #11
 8001cb4:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001cb8:	4b80      	ldr	r3, [pc, #512]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	089b      	lsrs	r3, r3, #2
 8001cbe:	051b      	lsls	r3, r3, #20
 8001cc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	4a7f      	ldr	r2, [pc, #508]	; (8001ec8 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001ccc:	2102      	movs	r1, #2
 8001cce:	487d      	ldr	r0, [pc, #500]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001cd0:	f001 fce4 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001cd4:	4b79      	ldr	r3, [pc, #484]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	029b      	lsls	r3, r3, #10
 8001cda:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001cde:	4b77      	ldr	r3, [pc, #476]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	08db      	lsrs	r3, r3, #3
 8001ce4:	055b      	lsls	r3, r3, #21
 8001ce6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cea:	4313      	orrs	r3, r2
 8001cec:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	4a73      	ldr	r2, [pc, #460]	; (8001ec0 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001cf2:	2104      	movs	r1, #4
 8001cf4:	4873      	ldr	r0, [pc, #460]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001cf6:	f001 fcd1 	bl	800369c <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001cfa:	4b70      	ldr	r3, [pc, #448]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	085b      	lsrs	r3, r3, #1
 8001d00:	02db      	lsls	r3, r3, #11
 8001d02:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001d06:	4b6d      	ldr	r3, [pc, #436]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	089b      	lsrs	r3, r3, #2
 8001d0c:	051b      	lsls	r3, r3, #20
 8001d0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d12:	4313      	orrs	r3, r2
 8001d14:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	4a6b      	ldr	r2, [pc, #428]	; (8001ec8 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001d1a:	2104      	movs	r1, #4
 8001d1c:	4869      	ldr	r0, [pc, #420]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001d1e:	f001 fcbd 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001d22:	4b66      	ldr	r3, [pc, #408]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	029b      	lsls	r3, r3, #10
 8001d28:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001d2c:	4b63      	ldr	r3, [pc, #396]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	08db      	lsrs	r3, r3, #3
 8001d32:	055b      	lsls	r3, r3, #21
 8001d34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	4a60      	ldr	r2, [pc, #384]	; (8001ec0 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001d40:	2106      	movs	r1, #6
 8001d42:	4860      	ldr	r0, [pc, #384]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001d44:	f001 fcaa 	bl	800369c <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001d48:	4b5c      	ldr	r3, [pc, #368]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	085b      	lsrs	r3, r3, #1
 8001d4e:	02db      	lsls	r3, r3, #11
 8001d50:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001d54:	4b59      	ldr	r3, [pc, #356]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	089b      	lsrs	r3, r3, #2
 8001d5a:	051b      	lsls	r3, r3, #20
 8001d5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d60:	4313      	orrs	r3, r2
 8001d62:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4a58      	ldr	r2, [pc, #352]	; (8001ec8 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001d68:	2106      	movs	r1, #6
 8001d6a:	4856      	ldr	r0, [pc, #344]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001d6c:	f001 fc96 	bl	800369c <HAL_LCD_Write>
      break;
 8001d70:	e132      	b.n	8001fd8 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001d72:	4b52      	ldr	r3, [pc, #328]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	085b      	lsrs	r3, r3, #1
 8001d78:	035b      	lsls	r3, r3, #13
 8001d7a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001d7e:	4b4f      	ldr	r3, [pc, #316]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	089b      	lsrs	r3, r3, #2
 8001d84:	049b      	lsls	r3, r3, #18
 8001d86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 5G 5B 5M 5E */
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001d94:	2100      	movs	r1, #0
 8001d96:	484b      	ldr	r0, [pc, #300]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001d98:	f001 fc80 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001d9c:	4b47      	ldr	r3, [pc, #284]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	031b      	lsls	r3, r3, #12
 8001da2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001da6:	4b45      	ldr	r3, [pc, #276]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	08db      	lsrs	r3, r3, #3
 8001dac:	04db      	lsls	r3, r3, #19
 8001dae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001db2:	4313      	orrs	r3, r2
 8001db4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 5G 5B 5M 5E */
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	4841      	ldr	r0, [pc, #260]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001dc0:	f001 fc6c 	bl	800369c <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001dc4:	4b3d      	ldr	r3, [pc, #244]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	085b      	lsrs	r3, r3, #1
 8001dca:	035b      	lsls	r3, r3, #13
 8001dcc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001dd0:	4b3a      	ldr	r3, [pc, #232]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	089b      	lsrs	r3, r3, #2
 8001dd6:	049b      	lsls	r3, r3, #18
 8001dd8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001de6:	2102      	movs	r1, #2
 8001de8:	4836      	ldr	r0, [pc, #216]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001dea:	f001 fc57 	bl	800369c <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001dee:	4b33      	ldr	r3, [pc, #204]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	031b      	lsls	r3, r3, #12
 8001df4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001df8:	4b30      	ldr	r3, [pc, #192]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	08db      	lsrs	r3, r3, #3
 8001dfe:	04db      	lsls	r3, r3, #19
 8001e00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e04:	4313      	orrs	r3, r2
 8001e06:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001e0e:	2102      	movs	r1, #2
 8001e10:	482c      	ldr	r0, [pc, #176]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001e12:	f001 fc43 	bl	800369c <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001e16:	4b29      	ldr	r3, [pc, #164]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	085b      	lsrs	r3, r3, #1
 8001e1c:	035b      	lsls	r3, r3, #13
 8001e1e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001e22:	4b26      	ldr	r3, [pc, #152]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	089b      	lsrs	r3, r3, #2
 8001e28:	049b      	lsls	r3, r3, #18
 8001e2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 5Q 5K 5P */
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001e38:	2104      	movs	r1, #4
 8001e3a:	4822      	ldr	r0, [pc, #136]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001e3c:	f001 fc2e 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001e40:	4b1e      	ldr	r3, [pc, #120]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	031b      	lsls	r3, r3, #12
 8001e46:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001e4a:	4b1c      	ldr	r3, [pc, #112]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	08db      	lsrs	r3, r3, #3
 8001e50:	04db      	lsls	r3, r3, #19
 8001e52:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e56:	4313      	orrs	r3, r2
 8001e58:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 5Q 5K 5P */
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001e60:	2104      	movs	r1, #4
 8001e62:	4818      	ldr	r0, [pc, #96]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001e64:	f001 fc1a 	bl	800369c <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001e68:	4b14      	ldr	r3, [pc, #80]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	085b      	lsrs	r3, r3, #1
 8001e6e:	035b      	lsls	r3, r3, #13
 8001e70:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001e74:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	089b      	lsrs	r3, r3, #2
 8001e7a:	049b      	lsls	r3, r3, #18
 8001e7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e80:	4313      	orrs	r3, r2
 8001e82:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 5H 5J 5N */
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001e8a:	2106      	movs	r1, #6
 8001e8c:	480d      	ldr	r0, [pc, #52]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001e8e:	f001 fc05 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001e92:	4b0a      	ldr	r3, [pc, #40]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	031b      	lsls	r3, r3, #12
 8001e98:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001e9c:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	08db      	lsrs	r3, r3, #3
 8001ea2:	04db      	lsls	r3, r3, #19
 8001ea4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 5H 5J 5N */
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001eb2:	2106      	movs	r1, #6
 8001eb4:	4803      	ldr	r0, [pc, #12]	; (8001ec4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001eb6:	f001 fbf1 	bl	800369c <HAL_LCD_Write>
      break;
 8001eba:	e08d      	b.n	8001fd8 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 8001ebc:	200002b4 	.word	0x200002b4
 8001ec0:	ffdffbff 	.word	0xffdffbff
 8001ec4:	20000278 	.word	0x20000278
 8001ec8:	ffeff7ff 	.word	0xffeff7ff
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001ecc:	4b46      	ldr	r3, [pc, #280]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	039b      	lsls	r3, r3, #14
 8001ed2:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001ed6:	4b44      	ldr	r3, [pc, #272]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	085b      	lsrs	r3, r3, #1
 8001edc:	03db      	lsls	r3, r3, #15
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001ee2:	4b41      	ldr	r3, [pc, #260]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	089b      	lsrs	r3, r3, #2
 8001ee8:	045b      	lsls	r3, r3, #17
 8001eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eee:	431a      	orrs	r2, r3
 8001ef0:	4b3d      	ldr	r3, [pc, #244]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	08db      	lsrs	r3, r3, #3
 8001ef6:	041b      	lsls	r3, r3, #16
 8001ef8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001efc:	4313      	orrs	r3, r2
 8001efe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 6G 6B 6M 6E */
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001f06:	2100      	movs	r1, #0
 8001f08:	4838      	ldr	r0, [pc, #224]	; (8001fec <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001f0a:	f001 fbc7 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001f0e:	4b36      	ldr	r3, [pc, #216]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	039b      	lsls	r3, r3, #14
 8001f14:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001f18:	4b33      	ldr	r3, [pc, #204]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	085b      	lsrs	r3, r3, #1
 8001f1e:	03db      	lsls	r3, r3, #15
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001f24:	4b30      	ldr	r3, [pc, #192]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	089b      	lsrs	r3, r3, #2
 8001f2a:	045b      	lsls	r3, r3, #17
 8001f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f30:	431a      	orrs	r2, r3
 8001f32:	4b2d      	ldr	r3, [pc, #180]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	08db      	lsrs	r3, r3, #3
 8001f38:	041b      	lsls	r3, r3, #16
 8001f3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 6G 6B 6M 6E */
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001f48:	2102      	movs	r1, #2
 8001f4a:	4828      	ldr	r0, [pc, #160]	; (8001fec <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001f4c:	f001 fba6 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001f50:	4b25      	ldr	r3, [pc, #148]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	039b      	lsls	r3, r3, #14
 8001f56:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001f5a:	4b23      	ldr	r3, [pc, #140]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	085b      	lsrs	r3, r3, #1
 8001f60:	03db      	lsls	r3, r3, #15
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001f66:	4b20      	ldr	r3, [pc, #128]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	089b      	lsrs	r3, r3, #2
 8001f6c:	045b      	lsls	r3, r3, #17
 8001f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f72:	431a      	orrs	r2, r3
 8001f74:	4b1c      	ldr	r3, [pc, #112]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	08db      	lsrs	r3, r3, #3
 8001f7a:	041b      	lsls	r3, r3, #16
 8001f7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001f8a:	2104      	movs	r1, #4
 8001f8c:	4817      	ldr	r0, [pc, #92]	; (8001fec <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001f8e:	f001 fb85 	bl	800369c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001f92:	4b15      	ldr	r3, [pc, #84]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001f94:	68db      	ldr	r3, [r3, #12]
 8001f96:	039b      	lsls	r3, r3, #14
 8001f98:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001f9c:	4b12      	ldr	r3, [pc, #72]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	085b      	lsrs	r3, r3, #1
 8001fa2:	03db      	lsls	r3, r3, #15
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001fa8:	4b0f      	ldr	r3, [pc, #60]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	089b      	lsrs	r3, r3, #2
 8001fae:	045b      	lsls	r3, r3, #17
 8001fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	4b0c      	ldr	r3, [pc, #48]	; (8001fe8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	08db      	lsrs	r3, r3, #3
 8001fbc:	041b      	lsls	r3, r3, #16
 8001fbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001fcc:	2106      	movs	r1, #6
 8001fce:	4807      	ldr	r0, [pc, #28]	; (8001fec <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001fd0:	f001 fb64 	bl	800369c <HAL_LCD_Write>
      break;
 8001fd4:	e000      	b.n	8001fd8 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
     default:
      break;
 8001fd6:	bf00      	nop
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001fd8:	4804      	ldr	r0, [pc, #16]	; (8001fec <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001fda:	f001 fc18 	bl	800380e <HAL_LCD_UpdateDisplayRequest>
}
 8001fde:	bf00      	nop
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	200002b4 	.word	0x200002b4
 8001fec:	20000278 	.word	0x20000278

08001ff0 <BSP_LCD_GLASS_DisplayString>:
  * @brief  This function writes a char in the LCD RAM.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8001ffc:	e00b      	b.n	8002016 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Display one character on LCD */
    BSP_LCD_GLASS_WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8001ffe:	7bfb      	ldrb	r3, [r7, #15]
 8002000:	2200      	movs	r2, #0
 8002002:	2100      	movs	r1, #0
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f7ff fc57 	bl	80018b8 <BSP_LCD_GLASS_WriteChar>

    /* Point on the next character */
    ptr++;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	3301      	adds	r3, #1
 800200e:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8002010:	7bfb      	ldrb	r3, [r7, #15]
 8002012:	3301      	adds	r3, #1
 8002014:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	2b00      	cmp	r3, #0
 800201c:	bf14      	ite	ne
 800201e:	2301      	movne	r3, #1
 8002020:	2300      	moveq	r3, #0
 8002022:	b2da      	uxtb	r2, r3
 8002024:	7bfb      	ldrb	r3, [r7, #15]
 8002026:	2b06      	cmp	r3, #6
 8002028:	bf94      	ite	ls
 800202a:	2301      	movls	r3, #1
 800202c:	2300      	movhi	r3, #0
 800202e:	b2db      	uxtb	r3, r3
 8002030:	4013      	ands	r3, r2
 8002032:	b2db      	uxtb	r3, r3
 8002034:	2b00      	cmp	r3, #0
 8002036:	d1e2      	bne.n	8001ffe <BSP_LCD_GLASS_DisplayString+0xe>
  }
}
 8002038:	bf00      	nop
 800203a:	bf00      	nop
 800203c:	3710      	adds	r7, #16
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
	...

08002044 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  This function Clear the whole LCD RAM.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8002048:	4802      	ldr	r0, [pc, #8]	; (8002054 <BSP_LCD_GLASS_Clear+0x10>)
 800204a:	f001 fb86 	bl	800375a <HAL_LCD_Clear>
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000278 	.word	0x20000278

08002058 <LCD_MspInit>:
  * @brief  LCD MSP Init.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b09c      	sub	sp, #112	; 0x70
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002060:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8002070:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002074:	2234      	movs	r2, #52	; 0x34
 8002076:	2100      	movs	r1, #0
 8002078:	4618      	mov	r0, r3
 800207a:	f002 fedd 	bl	8004e38 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800207e:	f107 031c 	add.w	r3, r7, #28
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]
 8002086:	605a      	str	r2, [r3, #4]
 8002088:	609a      	str	r2, [r3, #8]
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 800208a:	4b3f      	ldr	r3, [pc, #252]	; (8002188 <LCD_MspInit+0x130>)
 800208c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800208e:	4a3e      	ldr	r2, [pc, #248]	; (8002188 <LCD_MspInit+0x130>)
 8002090:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002094:	6253      	str	r3, [r2, #36]	; 0x24
 8002096:	4b3c      	ldr	r3, [pc, #240]	; (8002188 <LCD_MspInit+0x130>)
 8002098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800209a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209e:	61bb      	str	r3, [r7, #24]
 80020a0:	69bb      	ldr	r3, [r7, #24]
  
  /*##-2- Configue LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80020a2:	2304      	movs	r3, #4
 80020a4:	62bb      	str	r3, [r7, #40]	; 0x28
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80020a6:	2300      	movs	r3, #0
 80020a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80020aa:	2301      	movs	r3, #1
 80020ac:	633b      	str	r3, [r7, #48]	; 0x30
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80020ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020b2:	4618      	mov	r0, r3
 80020b4:	f001 fc0a 	bl	80038cc <HAL_RCC_OscConfig>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d000      	beq.n	80020c0 <LCD_MspInit+0x68>
  { 
    while(1);
 80020be:	e7fe      	b.n	80020be <LCD_MspInit+0x66>
  }
  
  /*##-3- select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80020c0:	2301      	movs	r3, #1
 80020c2:	61fb      	str	r3, [r7, #28]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80020c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020c8:	623b      	str	r3, [r7, #32]
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80020ca:	f107 031c 	add.w	r3, r7, #28
 80020ce:	4618      	mov	r0, r3
 80020d0:	f002 f9f2 	bl	80044b8 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d4:	4b2c      	ldr	r3, [pc, #176]	; (8002188 <LCD_MspInit+0x130>)
 80020d6:	69db      	ldr	r3, [r3, #28]
 80020d8:	4a2b      	ldr	r2, [pc, #172]	; (8002188 <LCD_MspInit+0x130>)
 80020da:	f043 0301 	orr.w	r3, r3, #1
 80020de:	61d3      	str	r3, [r2, #28]
 80020e0:	4b29      	ldr	r3, [pc, #164]	; (8002188 <LCD_MspInit+0x130>)
 80020e2:	69db      	ldr	r3, [r3, #28]
 80020e4:	f003 0301 	and.w	r3, r3, #1
 80020e8:	617b      	str	r3, [r7, #20]
 80020ea:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ec:	4b26      	ldr	r3, [pc, #152]	; (8002188 <LCD_MspInit+0x130>)
 80020ee:	69db      	ldr	r3, [r3, #28]
 80020f0:	4a25      	ldr	r2, [pc, #148]	; (8002188 <LCD_MspInit+0x130>)
 80020f2:	f043 0302 	orr.w	r3, r3, #2
 80020f6:	61d3      	str	r3, [r2, #28]
 80020f8:	4b23      	ldr	r3, [pc, #140]	; (8002188 <LCD_MspInit+0x130>)
 80020fa:	69db      	ldr	r3, [r3, #28]
 80020fc:	f003 0302 	and.w	r3, r3, #2
 8002100:	613b      	str	r3, [r7, #16]
 8002102:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002104:	4b20      	ldr	r3, [pc, #128]	; (8002188 <LCD_MspInit+0x130>)
 8002106:	69db      	ldr	r3, [r3, #28]
 8002108:	4a1f      	ldr	r2, [pc, #124]	; (8002188 <LCD_MspInit+0x130>)
 800210a:	f043 0304 	orr.w	r3, r3, #4
 800210e:	61d3      	str	r3, [r2, #28]
 8002110:	4b1d      	ldr	r3, [pc, #116]	; (8002188 <LCD_MspInit+0x130>)
 8002112:	69db      	ldr	r3, [r3, #28]
 8002114:	f003 0304 	and.w	r3, r3, #4
 8002118:	60fb      	str	r3, [r7, #12]
 800211a:	68fb      	ldr	r3, [r7, #12]
  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 800211c:	f248 730e 	movw	r3, #34574	; 0x870e
 8002120:	65fb      	str	r3, [r7, #92]	; 0x5c
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002122:	2302      	movs	r3, #2
 8002124:	663b      	str	r3, [r7, #96]	; 0x60
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8002126:	2300      	movs	r3, #0
 8002128:	667b      	str	r3, [r7, #100]	; 0x64
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 800212a:	2303      	movs	r3, #3
 800212c:	66bb      	str	r3, [r7, #104]	; 0x68
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800212e:	230b      	movs	r3, #11
 8002130:	66fb      	str	r3, [r7, #108]	; 0x6c
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002132:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002136:	4619      	mov	r1, r3
 8002138:	4814      	ldr	r0, [pc, #80]	; (800218c <LCD_MspInit+0x134>)
 800213a:	f001 f85b 	bl	80031f4 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800213e:	f64f 7338 	movw	r3, #65336	; 0xff38
 8002142:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002144:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002148:	4619      	mov	r1, r3
 800214a:	4811      	ldr	r0, [pc, #68]	; (8002190 <LCD_MspInit+0x138>)
 800214c:	f001 f852 	bl	80031f4 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8002150:	f640 73cf 	movw	r3, #4047	; 0xfcf
 8002154:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8002156:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800215a:	4619      	mov	r1, r3
 800215c:	480d      	ldr	r0, [pc, #52]	; (8002194 <LCD_MspInit+0x13c>)
 800215e:	f001 f849 	bl	80031f4 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8002162:	2002      	movs	r0, #2
 8002164:	f000 fcaa 	bl	8002abc <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8002168:	4b07      	ldr	r3, [pc, #28]	; (8002188 <LCD_MspInit+0x130>)
 800216a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216c:	4a06      	ldr	r2, [pc, #24]	; (8002188 <LCD_MspInit+0x130>)
 800216e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002172:	6253      	str	r3, [r2, #36]	; 0x24
 8002174:	4b04      	ldr	r3, [pc, #16]	; (8002188 <LCD_MspInit+0x130>)
 8002176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002178:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800217c:	60bb      	str	r3, [r7, #8]
 800217e:	68bb      	ldr	r3, [r7, #8]
}
 8002180:	bf00      	nop
 8002182:	3770      	adds	r7, #112	; 0x70
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40023800 	.word	0x40023800
 800218c:	40020000 	.word	0x40020000
 8002190:	40020400 	.word	0x40020400
 8002194:	40020800 	.word	0x40020800

08002198 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef DoublePoint)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	460b      	mov	r3, r1
 80021a2:	70fb      	strb	r3, [r7, #3]
 80021a4:	4613      	mov	r3, r2
 80021a6:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80021a8:	2300      	movs	r3, #0
 80021aa:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80021ac:	2300      	movs	r3, #0
 80021ae:	737b      	strb	r3, [r7, #13]
 80021b0:	2300      	movs	r3, #0
 80021b2:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	2bff      	cmp	r3, #255	; 0xff
 80021ba:	f000 80e0 	beq.w	800237e <Convert+0x1e6>
 80021be:	2bff      	cmp	r3, #255	; 0xff
 80021c0:	f300 80e9 	bgt.w	8002396 <Convert+0x1fe>
 80021c4:	2bb5      	cmp	r3, #181	; 0xb5
 80021c6:	f000 80c7 	beq.w	8002358 <Convert+0x1c0>
 80021ca:	2bb5      	cmp	r3, #181	; 0xb5
 80021cc:	f300 80e3 	bgt.w	8002396 <Convert+0x1fe>
 80021d0:	2b6e      	cmp	r3, #110	; 0x6e
 80021d2:	f300 80a9 	bgt.w	8002328 <Convert+0x190>
 80021d6:	2b20      	cmp	r3, #32
 80021d8:	f2c0 80dd 	blt.w	8002396 <Convert+0x1fe>
 80021dc:	3b20      	subs	r3, #32
 80021de:	2b4e      	cmp	r3, #78	; 0x4e
 80021e0:	f200 80d9 	bhi.w	8002396 <Convert+0x1fe>
 80021e4:	a201      	add	r2, pc, #4	; (adr r2, 80021ec <Convert+0x54>)
 80021e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ea:	bf00      	nop
 80021ec:	0800232f 	.word	0x0800232f
 80021f0:	08002397 	.word	0x08002397
 80021f4:	08002397 	.word	0x08002397
 80021f8:	08002397 	.word	0x08002397
 80021fc:	08002397 	.word	0x08002397
 8002200:	08002377 	.word	0x08002377
 8002204:	08002397 	.word	0x08002397
 8002208:	08002397 	.word	0x08002397
 800220c:	0800233d 	.word	0x0800233d
 8002210:	08002343 	.word	0x08002343
 8002214:	08002335 	.word	0x08002335
 8002218:	08002397 	.word	0x08002397
 800221c:	08002397 	.word	0x08002397
 8002220:	08002361 	.word	0x08002361
 8002224:	08002397 	.word	0x08002397
 8002228:	08002369 	.word	0x08002369
 800222c:	08002387 	.word	0x08002387
 8002230:	08002387 	.word	0x08002387
 8002234:	08002387 	.word	0x08002387
 8002238:	08002387 	.word	0x08002387
 800223c:	08002387 	.word	0x08002387
 8002240:	08002387 	.word	0x08002387
 8002244:	08002387 	.word	0x08002387
 8002248:	08002387 	.word	0x08002387
 800224c:	08002387 	.word	0x08002387
 8002250:	08002387 	.word	0x08002387
 8002254:	08002397 	.word	0x08002397
 8002258:	08002397 	.word	0x08002397
 800225c:	08002397 	.word	0x08002397
 8002260:	08002397 	.word	0x08002397
 8002264:	08002397 	.word	0x08002397
 8002268:	08002397 	.word	0x08002397
 800226c:	08002397 	.word	0x08002397
 8002270:	08002397 	.word	0x08002397
 8002274:	08002397 	.word	0x08002397
 8002278:	08002397 	.word	0x08002397
 800227c:	08002397 	.word	0x08002397
 8002280:	08002397 	.word	0x08002397
 8002284:	08002397 	.word	0x08002397
 8002288:	08002397 	.word	0x08002397
 800228c:	08002397 	.word	0x08002397
 8002290:	08002397 	.word	0x08002397
 8002294:	08002397 	.word	0x08002397
 8002298:	08002397 	.word	0x08002397
 800229c:	08002397 	.word	0x08002397
 80022a0:	08002397 	.word	0x08002397
 80022a4:	08002397 	.word	0x08002397
 80022a8:	08002397 	.word	0x08002397
 80022ac:	08002397 	.word	0x08002397
 80022b0:	08002397 	.word	0x08002397
 80022b4:	08002397 	.word	0x08002397
 80022b8:	08002397 	.word	0x08002397
 80022bc:	08002397 	.word	0x08002397
 80022c0:	08002397 	.word	0x08002397
 80022c4:	08002397 	.word	0x08002397
 80022c8:	08002397 	.word	0x08002397
 80022cc:	08002397 	.word	0x08002397
 80022d0:	08002397 	.word	0x08002397
 80022d4:	08002397 	.word	0x08002397
 80022d8:	08002397 	.word	0x08002397
 80022dc:	08002397 	.word	0x08002397
 80022e0:	08002397 	.word	0x08002397
 80022e4:	08002397 	.word	0x08002397
 80022e8:	08002397 	.word	0x08002397
 80022ec:	08002397 	.word	0x08002397
 80022f0:	08002397 	.word	0x08002397
 80022f4:	08002397 	.word	0x08002397
 80022f8:	08002397 	.word	0x08002397
 80022fc:	08002397 	.word	0x08002397
 8002300:	08002397 	.word	0x08002397
 8002304:	08002397 	.word	0x08002397
 8002308:	08002397 	.word	0x08002397
 800230c:	08002397 	.word	0x08002397
 8002310:	08002397 	.word	0x08002397
 8002314:	08002397 	.word	0x08002397
 8002318:	08002397 	.word	0x08002397
 800231c:	08002397 	.word	0x08002397
 8002320:	08002349 	.word	0x08002349
 8002324:	08002351 	.word	0x08002351
 8002328:	2bb0      	cmp	r3, #176	; 0xb0
 800232a:	d020      	beq.n	800236e <Convert+0x1d6>
 800232c:	e033      	b.n	8002396 <Convert+0x1fe>
    {
    case ' ' :
      ch = 0x00;
 800232e:	2300      	movs	r3, #0
 8002330:	81fb      	strh	r3, [r7, #14]
      break;
 8002332:	e04f      	b.n	80023d4 <Convert+0x23c>

    case '*':
      ch = C_STAR;
 8002334:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002338:	81fb      	strh	r3, [r7, #14]
      break;
 800233a:	e04b      	b.n	80023d4 <Convert+0x23c>

    case '(' :
      ch = C_OPENPARMAP;
 800233c:	2328      	movs	r3, #40	; 0x28
 800233e:	81fb      	strh	r3, [r7, #14]
      break;
 8002340:	e048      	b.n	80023d4 <Convert+0x23c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8002342:	2311      	movs	r3, #17
 8002344:	81fb      	strh	r3, [r7, #14]
      break;
 8002346:	e045      	b.n	80023d4 <Convert+0x23c>
      
    case 'm' :
      ch = C_MMAP;
 8002348:	f24b 2310 	movw	r3, #45584	; 0xb210
 800234c:	81fb      	strh	r3, [r7, #14]
      break;
 800234e:	e041      	b.n	80023d4 <Convert+0x23c>
    
    case 'n' :
      ch = C_NMAP;
 8002350:	f242 2310 	movw	r3, #8720	; 0x2210
 8002354:	81fb      	strh	r3, [r7, #14]
      break;
 8002356:	e03d      	b.n	80023d4 <Convert+0x23c>

    case '' :
      ch = C_UMAP;
 8002358:	f246 0384 	movw	r3, #24708	; 0x6084
 800235c:	81fb      	strh	r3, [r7, #14]
      break;
 800235e:	e039      	b.n	80023d4 <Convert+0x23c>

    case '-' :
      ch = C_MINUS;
 8002360:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002364:	81fb      	strh	r3, [r7, #14]
      break;
 8002366:	e035      	b.n	80023d4 <Convert+0x23c>

    case '/' :
      ch = C_SLATCH;
 8002368:	23c0      	movs	r3, #192	; 0xc0
 800236a:	81fb      	strh	r3, [r7, #14]
      break;  
 800236c:	e032      	b.n	80023d4 <Convert+0x23c>
      
    case '' :
      ch = C_PERCENT_1;
 800236e:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8002372:	81fb      	strh	r3, [r7, #14]
      break;  
 8002374:	e02e      	b.n	80023d4 <Convert+0x23c>
    case '%' :
      ch = C_PERCENT_2; 
 8002376:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800237a:	81fb      	strh	r3, [r7, #14]
      break;
 800237c:	e02a      	b.n	80023d4 <Convert+0x23c>
    case 255 :
      ch = C_FULL;
 800237e:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8002382:	81fb      	strh	r3, [r7, #14]
      break ;
 8002384:	e026      	b.n	80023d4 <Convert+0x23c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	3b30      	subs	r3, #48	; 0x30
 800238c:	4a28      	ldr	r2, [pc, #160]	; (8002430 <Convert+0x298>)
 800238e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002392:	81fb      	strh	r3, [r7, #14]
      break;
 8002394:	e01e      	b.n	80023d4 <Convert+0x23c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b5a      	cmp	r3, #90	; 0x5a
 800239c:	d80a      	bhi.n	80023b4 <Convert+0x21c>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	2b40      	cmp	r3, #64	; 0x40
 80023a4:	d906      	bls.n	80023b4 <Convert+0x21c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	3b41      	subs	r3, #65	; 0x41
 80023ac:	4a21      	ldr	r2, [pc, #132]	; (8002434 <Convert+0x29c>)
 80023ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023b2:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	2b7a      	cmp	r3, #122	; 0x7a
 80023ba:	d80a      	bhi.n	80023d2 <Convert+0x23a>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	2b60      	cmp	r3, #96	; 0x60
 80023c2:	d906      	bls.n	80023d2 <Convert+0x23a>
      {
        ch = CapLetterMap[*Char - 'a'];
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	3b61      	subs	r3, #97	; 0x61
 80023ca:	4a1a      	ldr	r2, [pc, #104]	; (8002434 <Convert+0x29c>)
 80023cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023d0:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80023d2:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80023d4:	78fb      	ldrb	r3, [r7, #3]
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d103      	bne.n	80023e2 <Convert+0x24a>
  {
    ch |= 0x0002;
 80023da:	89fb      	ldrh	r3, [r7, #14]
 80023dc:	f043 0302 	orr.w	r3, r3, #2
 80023e0:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the column is on */
  if (DoublePoint == DOUBLEPOINT_ON)
 80023e2:	78bb      	ldrb	r3, [r7, #2]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d103      	bne.n	80023f0 <Convert+0x258>
  {
    ch |= 0x0020;
 80023e8:	89fb      	ldrh	r3, [r7, #14]
 80023ea:	f043 0320 	orr.w	r3, r3, #32
 80023ee:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 80023f0:	230c      	movs	r3, #12
 80023f2:	737b      	strb	r3, [r7, #13]
 80023f4:	2300      	movs	r3, #0
 80023f6:	733b      	strb	r3, [r7, #12]
 80023f8:	e010      	b.n	800241c <Convert+0x284>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less signifiant dibit */
 80023fa:	89fa      	ldrh	r2, [r7, #14]
 80023fc:	7b7b      	ldrb	r3, [r7, #13]
 80023fe:	fa42 f303 	asr.w	r3, r2, r3
 8002402:	461a      	mov	r2, r3
 8002404:	7b3b      	ldrb	r3, [r7, #12]
 8002406:	f002 020f 	and.w	r2, r2, #15
 800240a:	490b      	ldr	r1, [pc, #44]	; (8002438 <Convert+0x2a0>)
 800240c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8002410:	7b7b      	ldrb	r3, [r7, #13]
 8002412:	3b04      	subs	r3, #4
 8002414:	737b      	strb	r3, [r7, #13]
 8002416:	7b3b      	ldrb	r3, [r7, #12]
 8002418:	3301      	adds	r3, #1
 800241a:	733b      	strb	r3, [r7, #12]
 800241c:	7b3b      	ldrb	r3, [r7, #12]
 800241e:	2b03      	cmp	r3, #3
 8002420:	d9eb      	bls.n	80023fa <Convert+0x262>
  }
}
 8002422:	bf00      	nop
 8002424:	bf00      	nop
 8002426:	3714      	adds	r7, #20
 8002428:	46bd      	mov	sp, r7
 800242a:	bc80      	pop	{r7}
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	08005f58 	.word	0x08005f58
 8002434:	08005f24 	.word	0x08005f24
 8002438:	200002b4 	.word	0x200002b4

0800243c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8002442:	4b15      	ldr	r3, [pc, #84]	; (8002498 <HAL_MspInit+0x5c>)
 8002444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002446:	4a14      	ldr	r2, [pc, #80]	; (8002498 <HAL_MspInit+0x5c>)
 8002448:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800244c:	6253      	str	r3, [r2, #36]	; 0x24
 800244e:	4b12      	ldr	r3, [pc, #72]	; (8002498 <HAL_MspInit+0x5c>)
 8002450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002452:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800245a:	4b0f      	ldr	r3, [pc, #60]	; (8002498 <HAL_MspInit+0x5c>)
 800245c:	6a1b      	ldr	r3, [r3, #32]
 800245e:	4a0e      	ldr	r2, [pc, #56]	; (8002498 <HAL_MspInit+0x5c>)
 8002460:	f043 0301 	orr.w	r3, r3, #1
 8002464:	6213      	str	r3, [r2, #32]
 8002466:	4b0c      	ldr	r3, [pc, #48]	; (8002498 <HAL_MspInit+0x5c>)
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	60bb      	str	r3, [r7, #8]
 8002470:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002472:	4b09      	ldr	r3, [pc, #36]	; (8002498 <HAL_MspInit+0x5c>)
 8002474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002476:	4a08      	ldr	r2, [pc, #32]	; (8002498 <HAL_MspInit+0x5c>)
 8002478:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800247c:	6253      	str	r3, [r2, #36]	; 0x24
 800247e:	4b06      	ldr	r3, [pc, #24]	; (8002498 <HAL_MspInit+0x5c>)
 8002480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002486:	607b      	str	r3, [r7, #4]
 8002488:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800248a:	2007      	movs	r0, #7
 800248c:	f000 fe7e 	bl	800318c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002490:	bf00      	nop
 8002492:	3710      	adds	r7, #16
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	40023800 	.word	0x40023800

0800249c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08a      	sub	sp, #40	; 0x28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a4:	f107 0314 	add.w	r3, r7, #20
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a15      	ldr	r2, [pc, #84]	; (8002510 <HAL_ADC_MspInit+0x74>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d123      	bne.n	8002506 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024be:	4b15      	ldr	r3, [pc, #84]	; (8002514 <HAL_ADC_MspInit+0x78>)
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	4a14      	ldr	r2, [pc, #80]	; (8002514 <HAL_ADC_MspInit+0x78>)
 80024c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024c8:	6213      	str	r3, [r2, #32]
 80024ca:	4b12      	ldr	r3, [pc, #72]	; (8002514 <HAL_ADC_MspInit+0x78>)
 80024cc:	6a1b      	ldr	r3, [r3, #32]
 80024ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024d2:	613b      	str	r3, [r7, #16]
 80024d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d6:	4b0f      	ldr	r3, [pc, #60]	; (8002514 <HAL_ADC_MspInit+0x78>)
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	4a0e      	ldr	r2, [pc, #56]	; (8002514 <HAL_ADC_MspInit+0x78>)
 80024dc:	f043 0301 	orr.w	r3, r3, #1
 80024e0:	61d3      	str	r3, [r2, #28]
 80024e2:	4b0c      	ldr	r3, [pc, #48]	; (8002514 <HAL_ADC_MspInit+0x78>)
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = IDD_Measurement_Pin;
 80024ee:	2310      	movs	r3, #16
 80024f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024f2:	2303      	movs	r3, #3
 80024f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 80024fa:	f107 0314 	add.w	r3, r7, #20
 80024fe:	4619      	mov	r1, r3
 8002500:	4805      	ldr	r0, [pc, #20]	; (8002518 <HAL_ADC_MspInit+0x7c>)
 8002502:	f000 fe77 	bl	80031f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002506:	bf00      	nop
 8002508:	3728      	adds	r7, #40	; 0x28
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	40012400 	.word	0x40012400
 8002514:	40023800 	.word	0x40023800
 8002518:	40020000 	.word	0x40020000

0800251c <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b08c      	sub	sp, #48	; 0x30
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002524:	f107 031c 	add.w	r3, r7, #28
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	60da      	str	r2, [r3, #12]
 8002532:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a34      	ldr	r2, [pc, #208]	; (800260c <HAL_LCD_MspInit+0xf0>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d162      	bne.n	8002604 <HAL_LCD_MspInit+0xe8>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800253e:	4b34      	ldr	r3, [pc, #208]	; (8002610 <HAL_LCD_MspInit+0xf4>)
 8002540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002542:	4a33      	ldr	r2, [pc, #204]	; (8002610 <HAL_LCD_MspInit+0xf4>)
 8002544:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002548:	6253      	str	r3, [r2, #36]	; 0x24
 800254a:	4b31      	ldr	r3, [pc, #196]	; (8002610 <HAL_LCD_MspInit+0xf4>)
 800254c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002552:	61bb      	str	r3, [r7, #24]
 8002554:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002556:	4b2e      	ldr	r3, [pc, #184]	; (8002610 <HAL_LCD_MspInit+0xf4>)
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	4a2d      	ldr	r2, [pc, #180]	; (8002610 <HAL_LCD_MspInit+0xf4>)
 800255c:	f043 0304 	orr.w	r3, r3, #4
 8002560:	61d3      	str	r3, [r2, #28]
 8002562:	4b2b      	ldr	r3, [pc, #172]	; (8002610 <HAL_LCD_MspInit+0xf4>)
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	f003 0304 	and.w	r3, r3, #4
 800256a:	617b      	str	r3, [r7, #20]
 800256c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800256e:	4b28      	ldr	r3, [pc, #160]	; (8002610 <HAL_LCD_MspInit+0xf4>)
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	4a27      	ldr	r2, [pc, #156]	; (8002610 <HAL_LCD_MspInit+0xf4>)
 8002574:	f043 0301 	orr.w	r3, r3, #1
 8002578:	61d3      	str	r3, [r2, #28]
 800257a:	4b25      	ldr	r3, [pc, #148]	; (8002610 <HAL_LCD_MspInit+0xf4>)
 800257c:	69db      	ldr	r3, [r3, #28]
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002586:	4b22      	ldr	r3, [pc, #136]	; (8002610 <HAL_LCD_MspInit+0xf4>)
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	4a21      	ldr	r2, [pc, #132]	; (8002610 <HAL_LCD_MspInit+0xf4>)
 800258c:	f043 0302 	orr.w	r3, r3, #2
 8002590:	61d3      	str	r3, [r2, #28]
 8002592:	4b1f      	ldr	r3, [pc, #124]	; (8002610 <HAL_LCD_MspInit+0xf4>)
 8002594:	69db      	ldr	r3, [r3, #28]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	68fb      	ldr	r3, [r7, #12]
    PB4     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB8     ------> LCD_SEG16
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = SEG14_Pin|SEG15_Pin|SEG16_Pin|SEG17_Pin
 800259e:	f240 33cf 	movw	r3, #975	; 0x3cf
 80025a2:	61fb      	str	r3, [r7, #28]
                          |SEG18_Pin|SEG19_Pin|SEG20_Pin|SEG21_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a4:	2302      	movs	r3, #2
 80025a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ac:	2300      	movs	r3, #0
 80025ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80025b0:	230b      	movs	r3, #11
 80025b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025b4:	f107 031c 	add.w	r3, r7, #28
 80025b8:	4619      	mov	r1, r3
 80025ba:	4816      	ldr	r0, [pc, #88]	; (8002614 <HAL_LCD_MspInit+0xf8>)
 80025bc:	f000 fe1a 	bl	80031f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|COM0_Pin
 80025c0:	f248 730e 	movw	r3, #34574	; 0x870e
 80025c4:	61fb      	str	r3, [r7, #28]
                          |COM1_Pin|COM2_Pin|SEG12_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c6:	2302      	movs	r3, #2
 80025c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ca:	2300      	movs	r3, #0
 80025cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ce:	2300      	movs	r3, #0
 80025d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80025d2:	230b      	movs	r3, #11
 80025d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025d6:	f107 031c 	add.w	r3, r7, #28
 80025da:	4619      	mov	r1, r3
 80025dc:	480e      	ldr	r0, [pc, #56]	; (8002618 <HAL_LCD_MspInit+0xfc>)
 80025de:	f000 fe09 	bl	80031f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG9_Pin
 80025e2:	f64f 7338 	movw	r3, #65336	; 0xff38
 80025e6:	61fb      	str	r3, [r7, #28]
                          |SEG10_Pin|SEG11_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG13_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e8:	2302      	movs	r3, #2
 80025ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ec:	2300      	movs	r3, #0
 80025ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f0:	2300      	movs	r3, #0
 80025f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80025f4:	230b      	movs	r3, #11
 80025f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f8:	f107 031c 	add.w	r3, r7, #28
 80025fc:	4619      	mov	r1, r3
 80025fe:	4807      	ldr	r0, [pc, #28]	; (800261c <HAL_LCD_MspInit+0x100>)
 8002600:	f000 fdf8 	bl	80031f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8002604:	bf00      	nop
 8002606:	3730      	adds	r7, #48	; 0x30
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40002400 	.word	0x40002400
 8002610:	40023800 	.word	0x40023800
 8002614:	40020800 	.word	0x40020800
 8002618:	40020000 	.word	0x40020000
 800261c:	40020400 	.word	0x40020400

08002620 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b08c      	sub	sp, #48	; 0x30
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002628:	f107 031c 	add.w	r3, r7, #28
 800262c:	2200      	movs	r2, #0
 800262e:	601a      	str	r2, [r3, #0]
 8002630:	605a      	str	r2, [r3, #4]
 8002632:	609a      	str	r2, [r3, #8]
 8002634:	60da      	str	r2, [r3, #12]
 8002636:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002640:	d128      	bne.n	8002694 <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002642:	4b36      	ldr	r3, [pc, #216]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 8002644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002646:	4a35      	ldr	r2, [pc, #212]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 8002648:	f043 0301 	orr.w	r3, r3, #1
 800264c:	6253      	str	r3, [r2, #36]	; 0x24
 800264e:	4b33      	ldr	r3, [pc, #204]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 8002650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	61bb      	str	r3, [r7, #24]
 8002658:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800265a:	4b30      	ldr	r3, [pc, #192]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 800265c:	69db      	ldr	r3, [r3, #28]
 800265e:	4a2f      	ldr	r2, [pc, #188]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 8002660:	f043 0301 	orr.w	r3, r3, #1
 8002664:	61d3      	str	r3, [r2, #28]
 8002666:	4b2d      	ldr	r3, [pc, #180]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	617b      	str	r3, [r7, #20]
 8002670:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002672:	2320      	movs	r3, #32
 8002674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002676:	2302      	movs	r3, #2
 8002678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800267e:	2300      	movs	r3, #0
 8002680:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002682:	2301      	movs	r3, #1
 8002684:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002686:	f107 031c 	add.w	r3, r7, #28
 800268a:	4619      	mov	r1, r3
 800268c:	4824      	ldr	r0, [pc, #144]	; (8002720 <HAL_TIM_Base_MspInit+0x100>)
 800268e:	f000 fdb1 	bl	80031f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002692:	e03e      	b.n	8002712 <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM3)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a22      	ldr	r2, [pc, #136]	; (8002724 <HAL_TIM_Base_MspInit+0x104>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d10c      	bne.n	80026b8 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800269e:	4b1f      	ldr	r3, [pc, #124]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 80026a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a2:	4a1e      	ldr	r2, [pc, #120]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 80026a4:	f043 0302 	orr.w	r3, r3, #2
 80026a8:	6253      	str	r3, [r2, #36]	; 0x24
 80026aa:	4b1c      	ldr	r3, [pc, #112]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 80026ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	613b      	str	r3, [r7, #16]
 80026b4:	693b      	ldr	r3, [r7, #16]
}
 80026b6:	e02c      	b.n	8002712 <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM4)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a1a      	ldr	r2, [pc, #104]	; (8002728 <HAL_TIM_Base_MspInit+0x108>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d127      	bne.n	8002712 <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026c2:	4b16      	ldr	r3, [pc, #88]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 80026c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c6:	4a15      	ldr	r2, [pc, #84]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 80026c8:	f043 0304 	orr.w	r3, r3, #4
 80026cc:	6253      	str	r3, [r2, #36]	; 0x24
 80026ce:	4b13      	ldr	r3, [pc, #76]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 80026d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d2:	f003 0304 	and.w	r3, r3, #4
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026da:	4b10      	ldr	r3, [pc, #64]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	4a0f      	ldr	r2, [pc, #60]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 80026e0:	f043 0302 	orr.w	r3, r3, #2
 80026e4:	61d3      	str	r3, [r2, #28]
 80026e6:	4b0d      	ldr	r3, [pc, #52]	; (800271c <HAL_TIM_Base_MspInit+0xfc>)
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	f003 0302 	and.w	r3, r3, #2
 80026ee:	60bb      	str	r3, [r7, #8]
 80026f0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80026f2:	23c0      	movs	r3, #192	; 0xc0
 80026f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f6:	2302      	movs	r3, #2
 80026f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fa:	2300      	movs	r3, #0
 80026fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fe:	2300      	movs	r3, #0
 8002700:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002702:	2302      	movs	r3, #2
 8002704:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002706:	f107 031c 	add.w	r3, r7, #28
 800270a:	4619      	mov	r1, r3
 800270c:	4807      	ldr	r0, [pc, #28]	; (800272c <HAL_TIM_Base_MspInit+0x10c>)
 800270e:	f000 fd71 	bl	80031f4 <HAL_GPIO_Init>
}
 8002712:	bf00      	nop
 8002714:	3730      	adds	r7, #48	; 0x30
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	40023800 	.word	0x40023800
 8002720:	40020000 	.word	0x40020000
 8002724:	40000400 	.word	0x40000400
 8002728:	40000800 	.word	0x40000800
 800272c:	40020400 	.word	0x40020400

08002730 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b08a      	sub	sp, #40	; 0x28
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002738:	f107 0314 	add.w	r3, r7, #20
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]
 8002740:	605a      	str	r2, [r3, #4]
 8002742:	609a      	str	r2, [r3, #8]
 8002744:	60da      	str	r2, [r3, #12]
 8002746:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a17      	ldr	r2, [pc, #92]	; (80027ac <HAL_UART_MspInit+0x7c>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d128      	bne.n	80027a4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002752:	4b17      	ldr	r3, [pc, #92]	; (80027b0 <HAL_UART_MspInit+0x80>)
 8002754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002756:	4a16      	ldr	r2, [pc, #88]	; (80027b0 <HAL_UART_MspInit+0x80>)
 8002758:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800275c:	6253      	str	r3, [r2, #36]	; 0x24
 800275e:	4b14      	ldr	r3, [pc, #80]	; (80027b0 <HAL_UART_MspInit+0x80>)
 8002760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002762:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002766:	613b      	str	r3, [r7, #16]
 8002768:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800276a:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <HAL_UART_MspInit+0x80>)
 800276c:	69db      	ldr	r3, [r3, #28]
 800276e:	4a10      	ldr	r2, [pc, #64]	; (80027b0 <HAL_UART_MspInit+0x80>)
 8002770:	f043 0304 	orr.w	r3, r3, #4
 8002774:	61d3      	str	r3, [r2, #28]
 8002776:	4b0e      	ldr	r3, [pc, #56]	; (80027b0 <HAL_UART_MspInit+0x80>)
 8002778:	69db      	ldr	r3, [r3, #28]
 800277a:	f003 0304 	and.w	r3, r3, #4
 800277e:	60fb      	str	r3, [r7, #12]
 8002780:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002782:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002786:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002788:	2302      	movs	r3, #2
 800278a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278c:	2300      	movs	r3, #0
 800278e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002790:	2303      	movs	r3, #3
 8002792:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002794:	2307      	movs	r3, #7
 8002796:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002798:	f107 0314 	add.w	r3, r7, #20
 800279c:	4619      	mov	r1, r3
 800279e:	4805      	ldr	r0, [pc, #20]	; (80027b4 <HAL_UART_MspInit+0x84>)
 80027a0:	f000 fd28 	bl	80031f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80027a4:	bf00      	nop
 80027a6:	3728      	adds	r7, #40	; 0x28
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	40004800 	.word	0x40004800
 80027b0:	40023800 	.word	0x40023800
 80027b4:	40020800 	.word	0x40020800

080027b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027bc:	e7fe      	b.n	80027bc <NMI_Handler+0x4>

080027be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027be:	b480      	push	{r7}
 80027c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027c2:	e7fe      	b.n	80027c2 <HardFault_Handler+0x4>

080027c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027c8:	e7fe      	b.n	80027c8 <MemManage_Handler+0x4>

080027ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027ca:	b480      	push	{r7}
 80027cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027ce:	e7fe      	b.n	80027ce <BusFault_Handler+0x4>

080027d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027d4:	e7fe      	b.n	80027d4 <UsageFault_Handler+0x4>

080027d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027d6:	b480      	push	{r7}
 80027d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80027da:	bf00      	nop
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr

080027e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027e2:	b480      	push	{r7}
 80027e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027e6:	bf00      	nop
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr

080027ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027ee:	b480      	push	{r7}
 80027f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027f2:	bf00      	nop
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr

080027fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027fa:	b580      	push	{r7, lr}
 80027fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027fe:	f000 f941 	bl	8002a84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002802:	bf00      	nop
 8002804:	bd80      	pop	{r7, pc}

08002806 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002806:	b480      	push	{r7}
 8002808:	af00      	add	r7, sp, #0
	return 1;
 800280a:	2301      	movs	r3, #1
}
 800280c:	4618      	mov	r0, r3
 800280e:	46bd      	mov	sp, r7
 8002810:	bc80      	pop	{r7}
 8002812:	4770      	bx	lr

08002814 <_kill>:

int _kill(int pid, int sig)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800281e:	f002 fae1 	bl	8004de4 <__errno>
 8002822:	4603      	mov	r3, r0
 8002824:	2216      	movs	r2, #22
 8002826:	601a      	str	r2, [r3, #0]
	return -1;
 8002828:	f04f 33ff 	mov.w	r3, #4294967295
}
 800282c:	4618      	mov	r0, r3
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <_exit>:

void _exit (int status)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800283c:	f04f 31ff 	mov.w	r1, #4294967295
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f7ff ffe7 	bl	8002814 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002846:	e7fe      	b.n	8002846 <_exit+0x12>

08002848 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002854:	2300      	movs	r3, #0
 8002856:	617b      	str	r3, [r7, #20]
 8002858:	e00a      	b.n	8002870 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800285a:	f3af 8000 	nop.w
 800285e:	4601      	mov	r1, r0
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	1c5a      	adds	r2, r3, #1
 8002864:	60ba      	str	r2, [r7, #8]
 8002866:	b2ca      	uxtb	r2, r1
 8002868:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	3301      	adds	r3, #1
 800286e:	617b      	str	r3, [r7, #20]
 8002870:	697a      	ldr	r2, [r7, #20]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	429a      	cmp	r2, r3
 8002876:	dbf0      	blt.n	800285a <_read+0x12>
	}

return len;
 8002878:	687b      	ldr	r3, [r7, #4]
}
 800287a:	4618      	mov	r0, r3
 800287c:	3718      	adds	r7, #24
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	b086      	sub	sp, #24
 8002886:	af00      	add	r7, sp, #0
 8002888:	60f8      	str	r0, [r7, #12]
 800288a:	60b9      	str	r1, [r7, #8]
 800288c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800288e:	2300      	movs	r3, #0
 8002890:	617b      	str	r3, [r7, #20]
 8002892:	e009      	b.n	80028a8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	1c5a      	adds	r2, r3, #1
 8002898:	60ba      	str	r2, [r7, #8]
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	4618      	mov	r0, r3
 800289e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	3301      	adds	r3, #1
 80028a6:	617b      	str	r3, [r7, #20]
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	dbf1      	blt.n	8002894 <_write+0x12>
	}
	return len;
 80028b0:	687b      	ldr	r3, [r7, #4]
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3718      	adds	r7, #24
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <_close>:

int _close(int file)
{
 80028ba:	b480      	push	{r7}
 80028bc:	b083      	sub	sp, #12
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
	return -1;
 80028c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bc80      	pop	{r7}
 80028ce:	4770      	bx	lr

080028d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028e0:	605a      	str	r2, [r3, #4]
	return 0;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr

080028ee <_isatty>:

int _isatty(int file)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b083      	sub	sp, #12
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
	return 1;
 80028f6:	2301      	movs	r3, #1
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bc80      	pop	{r7}
 8002900:	4770      	bx	lr

08002902 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002902:	b480      	push	{r7}
 8002904:	b085      	sub	sp, #20
 8002906:	af00      	add	r7, sp, #0
 8002908:	60f8      	str	r0, [r7, #12]
 800290a:	60b9      	str	r1, [r7, #8]
 800290c:	607a      	str	r2, [r7, #4]
	return 0;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	bc80      	pop	{r7}
 8002918:	4770      	bx	lr
	...

0800291c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002924:	4a14      	ldr	r2, [pc, #80]	; (8002978 <_sbrk+0x5c>)
 8002926:	4b15      	ldr	r3, [pc, #84]	; (800297c <_sbrk+0x60>)
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002930:	4b13      	ldr	r3, [pc, #76]	; (8002980 <_sbrk+0x64>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d102      	bne.n	800293e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002938:	4b11      	ldr	r3, [pc, #68]	; (8002980 <_sbrk+0x64>)
 800293a:	4a12      	ldr	r2, [pc, #72]	; (8002984 <_sbrk+0x68>)
 800293c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800293e:	4b10      	ldr	r3, [pc, #64]	; (8002980 <_sbrk+0x64>)
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4413      	add	r3, r2
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	429a      	cmp	r2, r3
 800294a:	d207      	bcs.n	800295c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800294c:	f002 fa4a 	bl	8004de4 <__errno>
 8002950:	4603      	mov	r3, r0
 8002952:	220c      	movs	r2, #12
 8002954:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002956:	f04f 33ff 	mov.w	r3, #4294967295
 800295a:	e009      	b.n	8002970 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800295c:	4b08      	ldr	r3, [pc, #32]	; (8002980 <_sbrk+0x64>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002962:	4b07      	ldr	r3, [pc, #28]	; (8002980 <_sbrk+0x64>)
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4413      	add	r3, r2
 800296a:	4a05      	ldr	r2, [pc, #20]	; (8002980 <_sbrk+0x64>)
 800296c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800296e:	68fb      	ldr	r3, [r7, #12]
}
 8002970:	4618      	mov	r0, r3
 8002972:	3718      	adds	r7, #24
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	20004000 	.word	0x20004000
 800297c:	00000400 	.word	0x00000400
 8002980:	200002c4 	.word	0x200002c4
 8002984:	200002e0 	.word	0x200002e0

08002988 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800298c:	bf00      	nop
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002994:	480c      	ldr	r0, [pc, #48]	; (80029c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002996:	490d      	ldr	r1, [pc, #52]	; (80029cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002998:	4a0d      	ldr	r2, [pc, #52]	; (80029d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800299a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800299c:	e002      	b.n	80029a4 <LoopCopyDataInit>

0800299e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800299e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029a2:	3304      	adds	r3, #4

080029a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029a8:	d3f9      	bcc.n	800299e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029aa:	4a0a      	ldr	r2, [pc, #40]	; (80029d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029ac:	4c0a      	ldr	r4, [pc, #40]	; (80029d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029b0:	e001      	b.n	80029b6 <LoopFillZerobss>

080029b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029b4:	3204      	adds	r2, #4

080029b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029b8:	d3fb      	bcc.n	80029b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80029ba:	f7ff ffe5 	bl	8002988 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029be:	f002 fa17 	bl	8004df0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029c2:	f7fd fea3 	bl	800070c <main>
  bx lr
 80029c6:	4770      	bx	lr
  ldr r0, =_sdata
 80029c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029cc:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80029d0:	080060e8 	.word	0x080060e8
  ldr r2, =_sbss
 80029d4:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80029d8:	200002dc 	.word	0x200002dc

080029dc <COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80029dc:	e7fe      	b.n	80029dc <COMP_IRQHandler>

080029de <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b082      	sub	sp, #8
 80029e2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80029e4:	2300      	movs	r3, #0
 80029e6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029e8:	2003      	movs	r0, #3
 80029ea:	f000 fbcf 	bl	800318c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80029ee:	2000      	movs	r0, #0
 80029f0:	f000 f80e 	bl	8002a10 <HAL_InitTick>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	71fb      	strb	r3, [r7, #7]
 80029fe:	e001      	b.n	8002a04 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002a00:	f7ff fd1c 	bl	800243c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002a04:	79fb      	ldrb	r3, [r7, #7]
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
	...

08002a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002a1c:	4b16      	ldr	r3, [pc, #88]	; (8002a78 <HAL_InitTick+0x68>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d022      	beq.n	8002a6a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002a24:	4b15      	ldr	r3, [pc, #84]	; (8002a7c <HAL_InitTick+0x6c>)
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	4b13      	ldr	r3, [pc, #76]	; (8002a78 <HAL_InitTick+0x68>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002a30:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f000 fbce 	bl	80031da <HAL_SYSTICK_Config>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d10f      	bne.n	8002a64 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2b0f      	cmp	r3, #15
 8002a48:	d809      	bhi.n	8002a5e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	6879      	ldr	r1, [r7, #4]
 8002a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8002a52:	f000 fba6 	bl	80031a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002a56:	4a0a      	ldr	r2, [pc, #40]	; (8002a80 <HAL_InitTick+0x70>)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6013      	str	r3, [r2, #0]
 8002a5c:	e007      	b.n	8002a6e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	73fb      	strb	r3, [r7, #15]
 8002a62:	e004      	b.n	8002a6e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	73fb      	strb	r3, [r7, #15]
 8002a68:	e001      	b.n	8002a6e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	20000018 	.word	0x20000018
 8002a7c:	20000010 	.word	0x20000010
 8002a80:	20000014 	.word	0x20000014

08002a84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a88:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <HAL_IncTick+0x1c>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	4b05      	ldr	r3, [pc, #20]	; (8002aa4 <HAL_IncTick+0x20>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4413      	add	r3, r2
 8002a92:	4a03      	ldr	r2, [pc, #12]	; (8002aa0 <HAL_IncTick+0x1c>)
 8002a94:	6013      	str	r3, [r2, #0]
}
 8002a96:	bf00      	nop
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bc80      	pop	{r7}
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	200002c8 	.word	0x200002c8
 8002aa4:	20000018 	.word	0x20000018

08002aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8002aac:	4b02      	ldr	r3, [pc, #8]	; (8002ab8 <HAL_GetTick+0x10>)
 8002aae:	681b      	ldr	r3, [r3, #0]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bc80      	pop	{r7}
 8002ab6:	4770      	bx	lr
 8002ab8:	200002c8 	.word	0x200002c8

08002abc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ac4:	f7ff fff0 	bl	8002aa8 <HAL_GetTick>
 8002ac8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad4:	d004      	beq.n	8002ae0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ad6:	4b09      	ldr	r3, [pc, #36]	; (8002afc <HAL_Delay+0x40>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	68fa      	ldr	r2, [r7, #12]
 8002adc:	4413      	add	r3, r2
 8002ade:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ae0:	bf00      	nop
 8002ae2:	f7ff ffe1 	bl	8002aa8 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d8f7      	bhi.n	8002ae2 <HAL_Delay+0x26>
  {
  }
}
 8002af2:	bf00      	nop
 8002af4:	bf00      	nop
 8002af6:	3710      	adds	r7, #16
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	20000018 	.word	0x20000018

08002b00 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b08e      	sub	sp, #56	; 0x38
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8002b12:	2300      	movs	r3, #0
 8002b14:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e127      	b.n	8002d70 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	691b      	ldr	r3, [r3, #16]
 8002b24:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d115      	bne.n	8002b5a <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2200      	movs	r2, #0
 8002b32:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b3c:	4b8e      	ldr	r3, [pc, #568]	; (8002d78 <HAL_ADC_Init+0x278>)
 8002b3e:	6a1b      	ldr	r3, [r3, #32]
 8002b40:	4a8d      	ldr	r2, [pc, #564]	; (8002d78 <HAL_ADC_Init+0x278>)
 8002b42:	f043 0301 	orr.w	r3, r3, #1
 8002b46:	6213      	str	r3, [r2, #32]
 8002b48:	4b8b      	ldr	r3, [pc, #556]	; (8002d78 <HAL_ADC_Init+0x278>)
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	f003 0301 	and.w	r3, r3, #1
 8002b50:	60bb      	str	r3, [r7, #8]
 8002b52:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f7ff fca1 	bl	800249c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b5e:	f003 0310 	and.w	r3, r3, #16
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	f040 80ff 	bne.w	8002d66 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b6c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b70:	f023 0302 	bic.w	r3, r3, #2
 8002b74:	f043 0202 	orr.w	r2, r3, #2
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8002b7c:	4b7f      	ldr	r3, [pc, #508]	; (8002d7c <HAL_ADC_Init+0x27c>)
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	497c      	ldr	r1, [pc, #496]	; (8002d7c <HAL_ADC_Init+0x27c>)
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002b96:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ba4:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba6:	6a3b      	ldr	r3, [r7, #32]
 8002ba8:	fa93 f3a3 	rbit	r3, r3
 8002bac:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	fab3 f383 	clz	r3, r3
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8002bba:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002bc0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002bc8:	4619      	mov	r1, r3
 8002bca:	2302      	movs	r3, #2
 8002bcc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bd0:	fa93 f3a3 	rbit	r3, r3
 8002bd4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd8:	fab3 f383 	clz	r3, r3
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8002be2:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002be4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002be6:	4313      	orrs	r3, r2
 8002be8:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bee:	2b10      	cmp	r3, #16
 8002bf0:	d007      	beq.n	8002c02 <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c0c:	2b40      	cmp	r3, #64	; 0x40
 8002c0e:	d04f      	beq.n	8002cb0 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c16:	4313      	orrs	r3, r2
 8002c18:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002c22:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	6912      	ldr	r2, [r2, #16]
 8002c28:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8002c2c:	d003      	beq.n	8002c36 <HAL_ADC_Init+0x136>
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	6912      	ldr	r2, [r2, #16]
 8002c32:	2a01      	cmp	r2, #1
 8002c34:	d102      	bne.n	8002c3c <HAL_ADC_Init+0x13c>
 8002c36:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c3a:	e000      	b.n	8002c3e <HAL_ADC_Init+0x13e>
 8002c3c:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8002c3e:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002c40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c42:	4313      	orrs	r3, r2
 8002c44:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d125      	bne.n	8002c9c <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d114      	bne.n	8002c84 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8002c64:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	fa92 f2a2 	rbit	r2, r2
 8002c6c:	617a      	str	r2, [r7, #20]
  return result;
 8002c6e:	697a      	ldr	r2, [r7, #20]
 8002c70:	fab2 f282 	clz	r2, r2
 8002c74:	b2d2      	uxtb	r2, r2
 8002c76:	4093      	lsls	r3, r2
 8002c78:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	633b      	str	r3, [r7, #48]	; 0x30
 8002c82:	e00b      	b.n	8002c9c <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c88:	f043 0220 	orr.w	r2, r3, #32
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c94:	f043 0201 	orr.w	r2, r3, #1
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	685a      	ldr	r2, [r3, #4]
 8002ca2:	4b37      	ldr	r3, [pc, #220]	; (8002d80 <HAL_ADC_Init+0x280>)
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	6812      	ldr	r2, [r2, #0]
 8002caa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002cac:	430b      	orrs	r3, r1
 8002cae:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689a      	ldr	r2, [r3, #8]
 8002cb6:	4b33      	ldr	r3, [pc, #204]	; (8002d84 <HAL_ADC_Init+0x284>)
 8002cb8:	4013      	ands	r3, r2
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	6812      	ldr	r2, [r2, #0]
 8002cbe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002cc0:	430b      	orrs	r3, r1
 8002cc2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	691b      	ldr	r3, [r3, #16]
 8002cc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ccc:	d003      	beq.n	8002cd6 <HAL_ADC_Init+0x1d6>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d119      	bne.n	8002d0a <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cdc:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8002cea:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cec:	693a      	ldr	r2, [r7, #16]
 8002cee:	fa92 f2a2 	rbit	r2, r2
 8002cf2:	60fa      	str	r2, [r7, #12]
  return result;
 8002cf4:	68fa      	ldr	r2, [r7, #12]
 8002cf6:	fab2 f282 	clz	r2, r2
 8002cfa:	b2d2      	uxtb	r2, r2
 8002cfc:	fa03 f202 	lsl.w	r2, r3, r2
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	430a      	orrs	r2, r1
 8002d06:	631a      	str	r2, [r3, #48]	; 0x30
 8002d08:	e007      	b.n	8002d1a <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8002d18:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	689a      	ldr	r2, [r3, #8]
 8002d20:	4b19      	ldr	r3, [pc, #100]	; (8002d88 <HAL_ADC_Init+0x288>)
 8002d22:	4013      	ands	r3, r2
 8002d24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d10b      	bne.n	8002d42 <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d34:	f023 0303 	bic.w	r3, r3, #3
 8002d38:	f043 0201 	orr.w	r2, r3, #1
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	64da      	str	r2, [r3, #76]	; 0x4c
 8002d40:	e014      	b.n	8002d6c <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d46:	f023 0312 	bic.w	r3, r3, #18
 8002d4a:	f043 0210 	orr.w	r2, r3, #16
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d56:	f043 0201 	orr.w	r2, r3, #1
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002d64:	e002      	b.n	8002d6c <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002d6c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3738      	adds	r7, #56	; 0x38
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	40023800 	.word	0x40023800
 8002d7c:	40012700 	.word	0x40012700
 8002d80:	fcfc16ff 	.word	0xfcfc16ff
 8002d84:	c0fff18d 	.word	0xc0fff18d
 8002d88:	bf80fffe 	.word	0xbf80fffe

08002d8c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d96:	2300      	movs	r3, #0
 8002d98:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d101      	bne.n	8002dac <HAL_ADC_ConfigChannel+0x20>
 8002da8:	2302      	movs	r3, #2
 8002daa:	e134      	b.n	8003016 <HAL_ADC_ConfigChannel+0x28a>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	2b06      	cmp	r3, #6
 8002dba:	d81c      	bhi.n	8002df6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	4413      	add	r3, r2
 8002dcc:	3b05      	subs	r3, #5
 8002dce:	221f      	movs	r2, #31
 8002dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd4:	43db      	mvns	r3, r3
 8002dd6:	4019      	ands	r1, r3
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	6818      	ldr	r0, [r3, #0]
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685a      	ldr	r2, [r3, #4]
 8002de0:	4613      	mov	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	3b05      	subs	r3, #5
 8002de8:	fa00 f203 	lsl.w	r2, r0, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	430a      	orrs	r2, r1
 8002df2:	641a      	str	r2, [r3, #64]	; 0x40
 8002df4:	e07e      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	2b0c      	cmp	r3, #12
 8002dfc:	d81c      	bhi.n	8002e38 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	4413      	add	r3, r2
 8002e0e:	3b23      	subs	r3, #35	; 0x23
 8002e10:	221f      	movs	r2, #31
 8002e12:	fa02 f303 	lsl.w	r3, r2, r3
 8002e16:	43db      	mvns	r3, r3
 8002e18:	4019      	ands	r1, r3
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	6818      	ldr	r0, [r3, #0]
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685a      	ldr	r2, [r3, #4]
 8002e22:	4613      	mov	r3, r2
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	4413      	add	r3, r2
 8002e28:	3b23      	subs	r3, #35	; 0x23
 8002e2a:	fa00 f203 	lsl.w	r2, r0, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	430a      	orrs	r2, r1
 8002e34:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e36:	e05d      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	2b12      	cmp	r3, #18
 8002e3e:	d81c      	bhi.n	8002e7a <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685a      	ldr	r2, [r3, #4]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	4413      	add	r3, r2
 8002e50:	3b41      	subs	r3, #65	; 0x41
 8002e52:	221f      	movs	r2, #31
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	43db      	mvns	r3, r3
 8002e5a:	4019      	ands	r1, r3
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	6818      	ldr	r0, [r3, #0]
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	4613      	mov	r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4413      	add	r3, r2
 8002e6a:	3b41      	subs	r3, #65	; 0x41
 8002e6c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	639a      	str	r2, [r3, #56]	; 0x38
 8002e78:	e03c      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2b18      	cmp	r3, #24
 8002e80:	d81c      	bhi.n	8002ebc <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4413      	add	r3, r2
 8002e92:	3b5f      	subs	r3, #95	; 0x5f
 8002e94:	221f      	movs	r2, #31
 8002e96:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	4019      	ands	r1, r3
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	6818      	ldr	r0, [r3, #0]
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4413      	add	r3, r2
 8002eac:	3b5f      	subs	r3, #95	; 0x5f
 8002eae:	fa00 f203 	lsl.w	r2, r0, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	430a      	orrs	r2, r1
 8002eb8:	635a      	str	r2, [r3, #52]	; 0x34
 8002eba:	e01b      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	685a      	ldr	r2, [r3, #4]
 8002ec6:	4613      	mov	r3, r2
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	4413      	add	r3, r2
 8002ecc:	3b7d      	subs	r3, #125	; 0x7d
 8002ece:	221f      	movs	r2, #31
 8002ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	4019      	ands	r1, r3
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	6818      	ldr	r0, [r3, #0]
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685a      	ldr	r2, [r3, #4]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4413      	add	r3, r2
 8002ee6:	3b7d      	subs	r3, #125	; 0x7d
 8002ee8:	fa00 f203 	lsl.w	r2, r0, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2b09      	cmp	r3, #9
 8002efa:	d81a      	bhi.n	8002f32 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6959      	ldr	r1, [r3, #20]
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	4613      	mov	r3, r2
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	4413      	add	r3, r2
 8002f0c:	2207      	movs	r2, #7
 8002f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f12:	43db      	mvns	r3, r3
 8002f14:	4019      	ands	r1, r3
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	6898      	ldr	r0, [r3, #8]
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	4613      	mov	r3, r2
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	4413      	add	r3, r2
 8002f24:	fa00 f203 	lsl.w	r2, r0, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	615a      	str	r2, [r3, #20]
 8002f30:	e042      	b.n	8002fb8 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2b13      	cmp	r3, #19
 8002f38:	d81c      	bhi.n	8002f74 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	6919      	ldr	r1, [r3, #16]
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	4613      	mov	r3, r2
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	4413      	add	r3, r2
 8002f4a:	3b1e      	subs	r3, #30
 8002f4c:	2207      	movs	r2, #7
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43db      	mvns	r3, r3
 8002f54:	4019      	ands	r1, r3
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	6898      	ldr	r0, [r3, #8]
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	4413      	add	r3, r2
 8002f64:	3b1e      	subs	r3, #30
 8002f66:	fa00 f203 	lsl.w	r2, r0, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	611a      	str	r2, [r3, #16]
 8002f72:	e021      	b.n	8002fb8 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2b1a      	cmp	r3, #26
 8002f7a:	d81c      	bhi.n	8002fb6 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68d9      	ldr	r1, [r3, #12]
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	4613      	mov	r3, r2
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	4413      	add	r3, r2
 8002f8c:	3b3c      	subs	r3, #60	; 0x3c
 8002f8e:	2207      	movs	r2, #7
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	43db      	mvns	r3, r3
 8002f96:	4019      	ands	r1, r3
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	6898      	ldr	r0, [r3, #8]
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	4413      	add	r3, r2
 8002fa6:	3b3c      	subs	r3, #60	; 0x3c
 8002fa8:	fa00 f203 	lsl.w	r2, r0, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	60da      	str	r2, [r3, #12]
 8002fb4:	e000      	b.n	8002fb8 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8002fb6:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b10      	cmp	r3, #16
 8002fbe:	d003      	beq.n	8002fc8 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002fc4:	2b11      	cmp	r3, #17
 8002fc6:	d121      	bne.n	800300c <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8002fc8:	4b15      	ldr	r3, [pc, #84]	; (8003020 <HAL_ADC_ConfigChannel+0x294>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d11b      	bne.n	800300c <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002fd4:	4b12      	ldr	r3, [pc, #72]	; (8003020 <HAL_ADC_ConfigChannel+0x294>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	4a11      	ldr	r2, [pc, #68]	; (8003020 <HAL_ADC_ConfigChannel+0x294>)
 8002fda:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002fde:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2b10      	cmp	r3, #16
 8002fe6:	d111      	bne.n	800300c <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002fe8:	4b0e      	ldr	r3, [pc, #56]	; (8003024 <HAL_ADC_ConfigChannel+0x298>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a0e      	ldr	r2, [pc, #56]	; (8003028 <HAL_ADC_ConfigChannel+0x29c>)
 8002fee:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff2:	0c9a      	lsrs	r2, r3, #18
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4413      	add	r3, r2
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002ffe:	e002      	b.n	8003006 <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	3b01      	subs	r3, #1
 8003004:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1f9      	bne.n	8003000 <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8003014:	7bfb      	ldrb	r3, [r7, #15]
}
 8003016:	4618      	mov	r0, r3
 8003018:	3714      	adds	r7, #20
 800301a:	46bd      	mov	sp, r7
 800301c:	bc80      	pop	{r7}
 800301e:	4770      	bx	lr
 8003020:	40012700 	.word	0x40012700
 8003024:	20000010 	.word	0x20000010
 8003028:	431bde83 	.word	0x431bde83

0800302c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f003 0307 	and.w	r3, r3, #7
 800303a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800303c:	4b0c      	ldr	r3, [pc, #48]	; (8003070 <__NVIC_SetPriorityGrouping+0x44>)
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003048:	4013      	ands	r3, r2
 800304a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003054:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003058:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800305c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800305e:	4a04      	ldr	r2, [pc, #16]	; (8003070 <__NVIC_SetPriorityGrouping+0x44>)
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	60d3      	str	r3, [r2, #12]
}
 8003064:	bf00      	nop
 8003066:	3714      	adds	r7, #20
 8003068:	46bd      	mov	sp, r7
 800306a:	bc80      	pop	{r7}
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	e000ed00 	.word	0xe000ed00

08003074 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003078:	4b04      	ldr	r3, [pc, #16]	; (800308c <__NVIC_GetPriorityGrouping+0x18>)
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	0a1b      	lsrs	r3, r3, #8
 800307e:	f003 0307 	and.w	r3, r3, #7
}
 8003082:	4618      	mov	r0, r3
 8003084:	46bd      	mov	sp, r7
 8003086:	bc80      	pop	{r7}
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	e000ed00 	.word	0xe000ed00

08003090 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	4603      	mov	r3, r0
 8003098:	6039      	str	r1, [r7, #0]
 800309a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800309c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	db0a      	blt.n	80030ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	490c      	ldr	r1, [pc, #48]	; (80030dc <__NVIC_SetPriority+0x4c>)
 80030aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ae:	0112      	lsls	r2, r2, #4
 80030b0:	b2d2      	uxtb	r2, r2
 80030b2:	440b      	add	r3, r1
 80030b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030b8:	e00a      	b.n	80030d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	b2da      	uxtb	r2, r3
 80030be:	4908      	ldr	r1, [pc, #32]	; (80030e0 <__NVIC_SetPriority+0x50>)
 80030c0:	79fb      	ldrb	r3, [r7, #7]
 80030c2:	f003 030f 	and.w	r3, r3, #15
 80030c6:	3b04      	subs	r3, #4
 80030c8:	0112      	lsls	r2, r2, #4
 80030ca:	b2d2      	uxtb	r2, r2
 80030cc:	440b      	add	r3, r1
 80030ce:	761a      	strb	r2, [r3, #24]
}
 80030d0:	bf00      	nop
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bc80      	pop	{r7}
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	e000e100 	.word	0xe000e100
 80030e0:	e000ed00 	.word	0xe000ed00

080030e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b089      	sub	sp, #36	; 0x24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f003 0307 	and.w	r3, r3, #7
 80030f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	f1c3 0307 	rsb	r3, r3, #7
 80030fe:	2b04      	cmp	r3, #4
 8003100:	bf28      	it	cs
 8003102:	2304      	movcs	r3, #4
 8003104:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	3304      	adds	r3, #4
 800310a:	2b06      	cmp	r3, #6
 800310c:	d902      	bls.n	8003114 <NVIC_EncodePriority+0x30>
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	3b03      	subs	r3, #3
 8003112:	e000      	b.n	8003116 <NVIC_EncodePriority+0x32>
 8003114:	2300      	movs	r3, #0
 8003116:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003118:	f04f 32ff 	mov.w	r2, #4294967295
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	fa02 f303 	lsl.w	r3, r2, r3
 8003122:	43da      	mvns	r2, r3
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	401a      	ands	r2, r3
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800312c:	f04f 31ff 	mov.w	r1, #4294967295
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	fa01 f303 	lsl.w	r3, r1, r3
 8003136:	43d9      	mvns	r1, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800313c:	4313      	orrs	r3, r2
         );
}
 800313e:	4618      	mov	r0, r3
 8003140:	3724      	adds	r7, #36	; 0x24
 8003142:	46bd      	mov	sp, r7
 8003144:	bc80      	pop	{r7}
 8003146:	4770      	bx	lr

08003148 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	3b01      	subs	r3, #1
 8003154:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003158:	d301      	bcc.n	800315e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800315a:	2301      	movs	r3, #1
 800315c:	e00f      	b.n	800317e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800315e:	4a0a      	ldr	r2, [pc, #40]	; (8003188 <SysTick_Config+0x40>)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	3b01      	subs	r3, #1
 8003164:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003166:	210f      	movs	r1, #15
 8003168:	f04f 30ff 	mov.w	r0, #4294967295
 800316c:	f7ff ff90 	bl	8003090 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003170:	4b05      	ldr	r3, [pc, #20]	; (8003188 <SysTick_Config+0x40>)
 8003172:	2200      	movs	r2, #0
 8003174:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003176:	4b04      	ldr	r3, [pc, #16]	; (8003188 <SysTick_Config+0x40>)
 8003178:	2207      	movs	r2, #7
 800317a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	e000e010 	.word	0xe000e010

0800318c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f7ff ff49 	bl	800302c <__NVIC_SetPriorityGrouping>
}
 800319a:	bf00      	nop
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}

080031a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031a2:	b580      	push	{r7, lr}
 80031a4:	b086      	sub	sp, #24
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	4603      	mov	r3, r0
 80031aa:	60b9      	str	r1, [r7, #8]
 80031ac:	607a      	str	r2, [r7, #4]
 80031ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80031b0:	2300      	movs	r3, #0
 80031b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031b4:	f7ff ff5e 	bl	8003074 <__NVIC_GetPriorityGrouping>
 80031b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	68b9      	ldr	r1, [r7, #8]
 80031be:	6978      	ldr	r0, [r7, #20]
 80031c0:	f7ff ff90 	bl	80030e4 <NVIC_EncodePriority>
 80031c4:	4602      	mov	r2, r0
 80031c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031ca:	4611      	mov	r1, r2
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7ff ff5f 	bl	8003090 <__NVIC_SetPriority>
}
 80031d2:	bf00      	nop
 80031d4:	3718      	adds	r7, #24
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031da:	b580      	push	{r7, lr}
 80031dc:	b082      	sub	sp, #8
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f7ff ffb0 	bl	8003148 <SysTick_Config>
 80031e8:	4603      	mov	r3, r0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3708      	adds	r7, #8
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
	...

080031f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b087      	sub	sp, #28
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003202:	2300      	movs	r3, #0
 8003204:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8003206:	2300      	movs	r3, #0
 8003208:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800320a:	e154      	b.n	80034b6 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	2101      	movs	r1, #1
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	fa01 f303 	lsl.w	r3, r1, r3
 8003218:	4013      	ands	r3, r2
 800321a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2b00      	cmp	r3, #0
 8003220:	f000 8146 	beq.w	80034b0 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f003 0303 	and.w	r3, r3, #3
 800322c:	2b01      	cmp	r3, #1
 800322e:	d005      	beq.n	800323c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003238:	2b02      	cmp	r3, #2
 800323a:	d130      	bne.n	800329e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	2203      	movs	r2, #3
 8003248:	fa02 f303 	lsl.w	r3, r2, r3
 800324c:	43db      	mvns	r3, r3
 800324e:	693a      	ldr	r2, [r7, #16]
 8003250:	4013      	ands	r3, r2
 8003252:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	68da      	ldr	r2, [r3, #12]
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	693a      	ldr	r2, [r7, #16]
 8003262:	4313      	orrs	r3, r2
 8003264:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	693a      	ldr	r2, [r7, #16]
 800326a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8003272:	2201      	movs	r2, #1
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	fa02 f303 	lsl.w	r3, r2, r3
 800327a:	43db      	mvns	r3, r3
 800327c:	693a      	ldr	r2, [r7, #16]
 800327e:	4013      	ands	r3, r2
 8003280:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	091b      	lsrs	r3, r3, #4
 8003288:	f003 0201 	and.w	r2, r3, #1
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	fa02 f303 	lsl.w	r3, r2, r3
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	4313      	orrs	r3, r2
 8003296:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f003 0303 	and.w	r3, r3, #3
 80032a6:	2b03      	cmp	r3, #3
 80032a8:	d017      	beq.n	80032da <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	2203      	movs	r2, #3
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43db      	mvns	r3, r3
 80032bc:	693a      	ldr	r2, [r7, #16]
 80032be:	4013      	ands	r3, r2
 80032c0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	689a      	ldr	r2, [r3, #8]
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	fa02 f303 	lsl.w	r3, r2, r3
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f003 0303 	and.w	r3, r3, #3
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d123      	bne.n	800332e <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	08da      	lsrs	r2, r3, #3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	3208      	adds	r2, #8
 80032ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032f2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	f003 0307 	and.w	r3, r3, #7
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	220f      	movs	r2, #15
 80032fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003302:	43db      	mvns	r3, r3
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	4013      	ands	r3, r2
 8003308:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	691a      	ldr	r2, [r3, #16]
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	f003 0307 	and.w	r3, r3, #7
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	fa02 f303 	lsl.w	r3, r2, r3
 800331a:	693a      	ldr	r2, [r7, #16]
 800331c:	4313      	orrs	r3, r2
 800331e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	08da      	lsrs	r2, r3, #3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	3208      	adds	r2, #8
 8003328:	6939      	ldr	r1, [r7, #16]
 800332a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	2203      	movs	r2, #3
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	43db      	mvns	r3, r3
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	4013      	ands	r3, r2
 8003344:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f003 0203 	and.w	r2, r3, #3
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	fa02 f303 	lsl.w	r3, r2, r3
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	4313      	orrs	r3, r2
 800335a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800336a:	2b00      	cmp	r3, #0
 800336c:	f000 80a0 	beq.w	80034b0 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003370:	4b58      	ldr	r3, [pc, #352]	; (80034d4 <HAL_GPIO_Init+0x2e0>)
 8003372:	6a1b      	ldr	r3, [r3, #32]
 8003374:	4a57      	ldr	r2, [pc, #348]	; (80034d4 <HAL_GPIO_Init+0x2e0>)
 8003376:	f043 0301 	orr.w	r3, r3, #1
 800337a:	6213      	str	r3, [r2, #32]
 800337c:	4b55      	ldr	r3, [pc, #340]	; (80034d4 <HAL_GPIO_Init+0x2e0>)
 800337e:	6a1b      	ldr	r3, [r3, #32]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	60bb      	str	r3, [r7, #8]
 8003386:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8003388:	4a53      	ldr	r2, [pc, #332]	; (80034d8 <HAL_GPIO_Init+0x2e4>)
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	089b      	lsrs	r3, r3, #2
 800338e:	3302      	adds	r3, #2
 8003390:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003394:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	f003 0303 	and.w	r3, r3, #3
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	220f      	movs	r2, #15
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	43db      	mvns	r3, r3
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	4013      	ands	r3, r2
 80033aa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a4b      	ldr	r2, [pc, #300]	; (80034dc <HAL_GPIO_Init+0x2e8>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d019      	beq.n	80033e8 <HAL_GPIO_Init+0x1f4>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a4a      	ldr	r2, [pc, #296]	; (80034e0 <HAL_GPIO_Init+0x2ec>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d013      	beq.n	80033e4 <HAL_GPIO_Init+0x1f0>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a49      	ldr	r2, [pc, #292]	; (80034e4 <HAL_GPIO_Init+0x2f0>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d00d      	beq.n	80033e0 <HAL_GPIO_Init+0x1ec>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a48      	ldr	r2, [pc, #288]	; (80034e8 <HAL_GPIO_Init+0x2f4>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d007      	beq.n	80033dc <HAL_GPIO_Init+0x1e8>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a47      	ldr	r2, [pc, #284]	; (80034ec <HAL_GPIO_Init+0x2f8>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d101      	bne.n	80033d8 <HAL_GPIO_Init+0x1e4>
 80033d4:	2304      	movs	r3, #4
 80033d6:	e008      	b.n	80033ea <HAL_GPIO_Init+0x1f6>
 80033d8:	2305      	movs	r3, #5
 80033da:	e006      	b.n	80033ea <HAL_GPIO_Init+0x1f6>
 80033dc:	2303      	movs	r3, #3
 80033de:	e004      	b.n	80033ea <HAL_GPIO_Init+0x1f6>
 80033e0:	2302      	movs	r3, #2
 80033e2:	e002      	b.n	80033ea <HAL_GPIO_Init+0x1f6>
 80033e4:	2301      	movs	r3, #1
 80033e6:	e000      	b.n	80033ea <HAL_GPIO_Init+0x1f6>
 80033e8:	2300      	movs	r3, #0
 80033ea:	697a      	ldr	r2, [r7, #20]
 80033ec:	f002 0203 	and.w	r2, r2, #3
 80033f0:	0092      	lsls	r2, r2, #2
 80033f2:	4093      	lsls	r3, r2
 80033f4:	693a      	ldr	r2, [r7, #16]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80033fa:	4937      	ldr	r1, [pc, #220]	; (80034d8 <HAL_GPIO_Init+0x2e4>)
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	089b      	lsrs	r3, r3, #2
 8003400:	3302      	adds	r3, #2
 8003402:	693a      	ldr	r2, [r7, #16]
 8003404:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003408:	4b39      	ldr	r3, [pc, #228]	; (80034f0 <HAL_GPIO_Init+0x2fc>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	43db      	mvns	r3, r3
 8003412:	693a      	ldr	r2, [r7, #16]
 8003414:	4013      	ands	r3, r2
 8003416:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d003      	beq.n	800342c <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	4313      	orrs	r3, r2
 800342a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800342c:	4a30      	ldr	r2, [pc, #192]	; (80034f0 <HAL_GPIO_Init+0x2fc>)
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003432:	4b2f      	ldr	r3, [pc, #188]	; (80034f0 <HAL_GPIO_Init+0x2fc>)
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	43db      	mvns	r3, r3
 800343c:	693a      	ldr	r2, [r7, #16]
 800343e:	4013      	ands	r3, r2
 8003440:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d003      	beq.n	8003456 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 800344e:	693a      	ldr	r2, [r7, #16]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	4313      	orrs	r3, r2
 8003454:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003456:	4a26      	ldr	r2, [pc, #152]	; (80034f0 <HAL_GPIO_Init+0x2fc>)
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800345c:	4b24      	ldr	r3, [pc, #144]	; (80034f0 <HAL_GPIO_Init+0x2fc>)
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	43db      	mvns	r3, r3
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	4013      	ands	r3, r2
 800346a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003474:	2b00      	cmp	r3, #0
 8003476:	d003      	beq.n	8003480 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8003478:	693a      	ldr	r2, [r7, #16]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	4313      	orrs	r3, r2
 800347e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003480:	4a1b      	ldr	r2, [pc, #108]	; (80034f0 <HAL_GPIO_Init+0x2fc>)
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003486:	4b1a      	ldr	r3, [pc, #104]	; (80034f0 <HAL_GPIO_Init+0x2fc>)
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	43db      	mvns	r3, r3
 8003490:	693a      	ldr	r2, [r7, #16]
 8003492:	4013      	ands	r3, r2
 8003494:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80034aa:	4a11      	ldr	r2, [pc, #68]	; (80034f0 <HAL_GPIO_Init+0x2fc>)
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	3301      	adds	r3, #1
 80034b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	fa22 f303 	lsr.w	r3, r2, r3
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f47f aea3 	bne.w	800320c <HAL_GPIO_Init+0x18>
  }
}
 80034c6:	bf00      	nop
 80034c8:	bf00      	nop
 80034ca:	371c      	adds	r7, #28
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bc80      	pop	{r7}
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop
 80034d4:	40023800 	.word	0x40023800
 80034d8:	40010000 	.word	0x40010000
 80034dc:	40020000 	.word	0x40020000
 80034e0:	40020400 	.word	0x40020400
 80034e4:	40020800 	.word	0x40020800
 80034e8:	40020c00 	.word	0x40020c00
 80034ec:	40021000 	.word	0x40021000
 80034f0:	40010400 	.word	0x40010400

080034f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	460b      	mov	r3, r1
 80034fe:	807b      	strh	r3, [r7, #2]
 8003500:	4613      	mov	r3, r2
 8003502:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003504:	787b      	ldrb	r3, [r7, #1]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d003      	beq.n	8003512 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800350a:	887a      	ldrh	r2, [r7, #2]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8003510:	e003      	b.n	800351a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8003512:	887b      	ldrh	r3, [r7, #2]
 8003514:	041a      	lsls	r2, r3, #16
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	619a      	str	r2, [r3, #24]
}
 800351a:	bf00      	nop
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr

08003524 <HAL_LCD_Init>:
  *         The LCD HighDrive can be enabled/disabled using related macros up to user.
  * @param  hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 800352c:	2300      	movs	r3, #0
 800352e:	60bb      	str	r3, [r7, #8]
  uint8_t counter = 0;
 8003530:	2300      	movs	r3, #0
 8003532:	73fb      	strb	r3, [r7, #15]
    
  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e0a8      	b.n	8003690 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast)); 
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency)); 
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode)); 
  assert_param(IS_LCD_MUXSEGMENT(hlcd->Init.MuxSegment));
  
  if(hlcd->State == HAL_LCD_STATE_RESET)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2b00      	cmp	r3, #0
 8003548:	d106      	bne.n	8003558 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7fe ffe2 	bl	800251c <HAL_LCD_MspInit>
  }
  
  hlcd->State = HAL_LCD_STATE_BUSY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2202      	movs	r2, #2
 800355c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 0201 	bic.w	r2, r2, #1
 800356e:	601a      	str	r2, [r3, #0]
  
  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003570:	2300      	movs	r3, #0
 8003572:	73fb      	strb	r3, [r7, #15]
 8003574:	e00a      	b.n	800358c <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	7bfb      	ldrb	r3, [r7, #15]
 800357c:	3304      	adds	r3, #4
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	4413      	add	r3, r2
 8003582:	2200      	movs	r2, #0
 8003584:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003586:	7bfb      	ldrb	r3, [r7, #15]
 8003588:	3301      	adds	r3, #1
 800358a:	73fb      	strb	r3, [r7, #15]
 800358c:	7bfb      	ldrb	r3, [r7, #15]
 800358e:	2b0f      	cmp	r3, #15
 8003590:	d9f1      	bls.n	8003576 <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  SET_BIT(hlcd->Instance->SR, LCD_SR_UDR);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689a      	ldr	r2, [r3, #8]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f042 0204 	orr.w	r2, r2, #4
 80035a0:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value 
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD[0] bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	685a      	ldr	r2, [r3, #4]
 80035a8:	4b3b      	ldr	r3, [pc, #236]	; (8003698 <HAL_LCD_Init+0x174>)
 80035aa:	4013      	ands	r3, r2
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	6851      	ldr	r1, [r2, #4]
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6892      	ldr	r2, [r2, #8]
 80035b4:	4311      	orrs	r1, r2
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80035ba:	4311      	orrs	r1, r2
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80035c0:	4311      	orrs	r1, r2
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	69d2      	ldr	r2, [r2, #28]
 80035c6:	4311      	orrs	r1, r2
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	6a12      	ldr	r2, [r2, #32]
 80035cc:	4311      	orrs	r1, r2
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	6992      	ldr	r2, [r2, #24]
 80035d2:	4311      	orrs	r1, r2
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80035d8:	4311      	orrs	r1, r2
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	6812      	ldr	r2, [r2, #0]
 80035de:	430b      	orrs	r3, r1
 80035e0:	6053      	str	r3, [r2, #4]
             hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register 
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 f94e 	bl	8003884 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value 
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	68da      	ldr	r2, [r3, #12]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	431a      	orrs	r2, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	431a      	orrs	r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003606:	431a      	orrs	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	430a      	orrs	r2, r1
 800360e:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));
  
  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f042 0201 	orr.w	r2, r2, #1
 800361e:	601a      	str	r2, [r3, #0]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8003620:	f7ff fa42 	bl	8002aa8 <HAL_GetTick>
 8003624:	60b8      	str	r0, [r7, #8]
      
  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8003626:	e00c      	b.n	8003642 <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003628:	f7ff fa3e 	bl	8002aa8 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003636:	d904      	bls.n	8003642 <HAL_LCD_Init+0x11e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;     
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2208      	movs	r2, #8
 800363c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e026      	b.n	8003690 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f003 0301 	and.w	r3, r3, #1
 800364c:	2b01      	cmp	r3, #1
 800364e:	d1eb      	bne.n	8003628 <HAL_LCD_Init+0x104>
    } 
  }
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8003650:	f7ff fa2a 	bl	8002aa8 <HAL_GetTick>
 8003654:	60b8      	str	r0, [r7, #8]
  
  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8003656:	e00c      	b.n	8003672 <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003658:	f7ff fa26 	bl	8002aa8 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003666:	d904      	bls.n	8003672 <HAL_LCD_Init+0x14e>
    {   
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;  
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2210      	movs	r2, #16
 800366c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e00e      	b.n	8003690 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	f003 0310 	and.w	r3, r3, #16
 800367c:	2b10      	cmp	r3, #16
 800367e:	d1eb      	bne.n	8003658 <HAL_LCD_Init+0x134>
    } 
  }
 
  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  return HAL_OK;
 800368e:	2300      	movs	r3, #0
}
 8003690:	4618      	mov	r0, r3
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	fc00000f 	.word	0xfc00000f

0800369c <HAL_LCD_Write>:
  * @param  RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param  Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	607a      	str	r2, [r7, #4]
 80036a8:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00; 
 80036aa:	2300      	movs	r3, #0
 80036ac:	617b      	str	r3, [r7, #20]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d005      	beq.n	80036c6 <HAL_LCD_Write+0x2a>
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d144      	bne.n	8003750 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));
    
    if(hlcd->State == HAL_LCD_STATE_READY)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d12a      	bne.n	8003728 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d101      	bne.n	80036e0 <HAL_LCD_Write+0x44>
 80036dc:	2302      	movs	r3, #2
 80036de:	e038      	b.n	8003752 <HAL_LCD_Write+0xb6>
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2201      	movs	r2, #1
 80036e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2202      	movs	r2, #2
 80036ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 80036f0:	f7ff f9da 	bl	8002aa8 <HAL_GetTick>
 80036f4:	6178      	str	r0, [r7, #20]
      
      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80036f6:	e010      	b.n	800371a <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80036f8:	f7ff f9d6 	bl	8002aa8 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003706:	d908      	bls.n	800371a <HAL_LCD_Write+0x7e>
        { 
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2202      	movs	r2, #2
 800370c:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          
          return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e01b      	b.n	8003752 <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f003 0304 	and.w	r3, r3, #4
 8003724:	2b04      	cmp	r3, #4
 8003726:	d0e7      	beq.n	80036f8 <HAL_LCD_Write+0x5c>
        } 
      }
    }
    
    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	3304      	adds	r3, #4
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	4413      	add	r3, r2
 8003734:	685a      	ldr	r2, [r3, #4]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	401a      	ands	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6819      	ldr	r1, [r3, #0]
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	431a      	orrs	r2, r3
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	3304      	adds	r3, #4
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	440b      	add	r3, r1
 800374a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800374c:	2300      	movs	r3, #0
 800374e:	e000      	b.n	8003752 <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
  }
}
 8003752:	4618      	mov	r0, r3
 8003754:	3718      	adds	r7, #24
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <HAL_LCD_Clear>:
  * @brief Clears the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 800375a:	b580      	push	{r7, lr}
 800375c:	b084      	sub	sp, #16
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 8003762:	2300      	movs	r3, #0
 8003764:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8003766:	2300      	movs	r3, #0
 8003768:	60fb      	str	r3, [r7, #12]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2b01      	cmp	r3, #1
 8003774:	d005      	beq.n	8003782 <HAL_LCD_Clear+0x28>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b02      	cmp	r3, #2
 8003780:	d140      	bne.n	8003804 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003788:	2b01      	cmp	r3, #1
 800378a:	d101      	bne.n	8003790 <HAL_LCD_Clear+0x36>
 800378c:	2302      	movs	r3, #2
 800378e:	e03a      	b.n	8003806 <HAL_LCD_Clear+0xac>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    hlcd->State = HAL_LCD_STATE_BUSY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2202      	movs	r2, #2
 800379c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 80037a0:	f7ff f982 	bl	8002aa8 <HAL_GetTick>
 80037a4:	60b8      	str	r0, [r7, #8]
    
    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80037a6:	e010      	b.n	80037ca <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80037a8:	f7ff f97e 	bl	8002aa8 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037b6:	d908      	bls.n	80037ca <HAL_LCD_Clear+0x70>
      { 
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2202      	movs	r2, #2
 80037bc:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e01d      	b.n	8003806 <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	f003 0304 	and.w	r3, r3, #4
 80037d4:	2b04      	cmp	r3, #4
 80037d6:	d0e7      	beq.n	80037a8 <HAL_LCD_Clear+0x4e>
      } 
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80037d8:	2300      	movs	r3, #0
 80037da:	60fb      	str	r3, [r7, #12]
 80037dc:	e00a      	b.n	80037f4 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	3304      	adds	r3, #4
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	4413      	add	r3, r2
 80037ea:	2200      	movs	r2, #0
 80037ec:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	3301      	adds	r3, #1
 80037f2:	60fb      	str	r3, [r7, #12]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2b0f      	cmp	r3, #15
 80037f8:	d9f1      	bls.n	80037de <HAL_LCD_Clear+0x84>
    }
    
    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);     
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 f807 	bl	800380e <HAL_LCD_UpdateDisplayRequest>
    
    return HAL_OK;
 8003800:	2300      	movs	r3, #0
 8003802:	e000      	b.n	8003806 <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
  }
}
 8003806:	4618      	mov	r0, r3
 8003808:	3710      	adds	r7, #16
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}

0800380e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if 
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.    
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 800380e:	b580      	push	{r7, lr}
 8003810:	b084      	sub	sp, #16
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8003816:	2300      	movs	r3, #0
 8003818:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2208      	movs	r2, #8
 8003820:	60da      	str	r2, [r3, #12]
  
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	689a      	ldr	r2, [r3, #8]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f042 0204 	orr.w	r2, r2, #4
 8003830:	609a      	str	r2, [r3, #8]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8003832:	f7ff f939 	bl	8002aa8 <HAL_GetTick>
 8003836:	60f8      	str	r0, [r7, #12]
  
  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003838:	e010      	b.n	800385c <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800383a:	f7ff f935 	bl	8002aa8 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003848:	d908      	bls.n	800385c <HAL_LCD_UpdateDisplayRequest+0x4e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2204      	movs	r2, #4
 800384e:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
      return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e00f      	b.n	800387c <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 0308 	and.w	r3, r3, #8
 8003866:	2b08      	cmp	r3, #8
 8003868:	d1e7      	bne.n	800383a <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2201      	movs	r2, #1
 800386e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <LCD_WaitForSynchro>:
  * @brief  Waits until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 800388c:	2300      	movs	r3, #0
 800388e:	60fb      	str	r3, [r7, #12]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8003890:	f7ff f90a 	bl	8002aa8 <HAL_GetTick>
 8003894:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003896:	e00c      	b.n	80038b2 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003898:	f7ff f906 	bl	8002aa8 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038a6:	d904      	bls.n	80038b2 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e007      	b.n	80038c2 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f003 0320 	and.w	r3, r3, #32
 80038bc:	2b20      	cmp	r3, #32
 80038be:	d1eb      	bne.n	8003898 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
	...

080038cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b088      	sub	sp, #32
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e31d      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038de:	4b94      	ldr	r3, [pc, #592]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f003 030c 	and.w	r3, r3, #12
 80038e6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038e8:	4b91      	ldr	r3, [pc, #580]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038f0:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d07b      	beq.n	80039f6 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	2b08      	cmp	r3, #8
 8003902:	d006      	beq.n	8003912 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	2b0c      	cmp	r3, #12
 8003908:	d10f      	bne.n	800392a <HAL_RCC_OscConfig+0x5e>
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003910:	d10b      	bne.n	800392a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003912:	4b87      	ldr	r3, [pc, #540]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d06a      	beq.n	80039f4 <HAL_RCC_OscConfig+0x128>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d166      	bne.n	80039f4 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e2f7      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	2b01      	cmp	r3, #1
 8003930:	d106      	bne.n	8003940 <HAL_RCC_OscConfig+0x74>
 8003932:	4b7f      	ldr	r3, [pc, #508]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a7e      	ldr	r2, [pc, #504]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003938:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800393c:	6013      	str	r3, [r2, #0]
 800393e:	e02d      	b.n	800399c <HAL_RCC_OscConfig+0xd0>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d10c      	bne.n	8003962 <HAL_RCC_OscConfig+0x96>
 8003948:	4b79      	ldr	r3, [pc, #484]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a78      	ldr	r2, [pc, #480]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 800394e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003952:	6013      	str	r3, [r2, #0]
 8003954:	4b76      	ldr	r3, [pc, #472]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a75      	ldr	r2, [pc, #468]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 800395a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800395e:	6013      	str	r3, [r2, #0]
 8003960:	e01c      	b.n	800399c <HAL_RCC_OscConfig+0xd0>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	2b05      	cmp	r3, #5
 8003968:	d10c      	bne.n	8003984 <HAL_RCC_OscConfig+0xb8>
 800396a:	4b71      	ldr	r3, [pc, #452]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a70      	ldr	r2, [pc, #448]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003970:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003974:	6013      	str	r3, [r2, #0]
 8003976:	4b6e      	ldr	r3, [pc, #440]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a6d      	ldr	r2, [pc, #436]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 800397c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003980:	6013      	str	r3, [r2, #0]
 8003982:	e00b      	b.n	800399c <HAL_RCC_OscConfig+0xd0>
 8003984:	4b6a      	ldr	r3, [pc, #424]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a69      	ldr	r2, [pc, #420]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 800398a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800398e:	6013      	str	r3, [r2, #0]
 8003990:	4b67      	ldr	r3, [pc, #412]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a66      	ldr	r2, [pc, #408]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003996:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800399a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d013      	beq.n	80039cc <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a4:	f7ff f880 	bl	8002aa8 <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039aa:	e008      	b.n	80039be <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039ac:	f7ff f87c 	bl	8002aa8 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b64      	cmp	r3, #100	; 0x64
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e2ad      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039be:	4b5c      	ldr	r3, [pc, #368]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d0f0      	beq.n	80039ac <HAL_RCC_OscConfig+0xe0>
 80039ca:	e014      	b.n	80039f6 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039cc:	f7ff f86c 	bl	8002aa8 <HAL_GetTick>
 80039d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80039d2:	e008      	b.n	80039e6 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039d4:	f7ff f868 	bl	8002aa8 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	2b64      	cmp	r3, #100	; 0x64
 80039e0:	d901      	bls.n	80039e6 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e299      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80039e6:	4b52      	ldr	r3, [pc, #328]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1f0      	bne.n	80039d4 <HAL_RCC_OscConfig+0x108>
 80039f2:	e000      	b.n	80039f6 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d05a      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	2b04      	cmp	r3, #4
 8003a06:	d005      	beq.n	8003a14 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	2b0c      	cmp	r3, #12
 8003a0c:	d119      	bne.n	8003a42 <HAL_RCC_OscConfig+0x176>
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d116      	bne.n	8003a42 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a14:	4b46      	ldr	r3, [pc, #280]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d005      	beq.n	8003a2c <HAL_RCC_OscConfig+0x160>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d001      	beq.n	8003a2c <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e276      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a2c:	4b40      	ldr	r3, [pc, #256]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	691b      	ldr	r3, [r3, #16]
 8003a38:	021b      	lsls	r3, r3, #8
 8003a3a:	493d      	ldr	r1, [pc, #244]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a40:	e03a      	b.n	8003ab8 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d020      	beq.n	8003a8c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a4a:	4b3a      	ldr	r3, [pc, #232]	; (8003b34 <HAL_RCC_OscConfig+0x268>)
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a50:	f7ff f82a 	bl	8002aa8 <HAL_GetTick>
 8003a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a56:	e008      	b.n	8003a6a <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a58:	f7ff f826 	bl	8002aa8 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e257      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a6a:	4b31      	ldr	r3, [pc, #196]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d0f0      	beq.n	8003a58 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a76:	4b2e      	ldr	r3, [pc, #184]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	021b      	lsls	r3, r3, #8
 8003a84:	492a      	ldr	r1, [pc, #168]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	604b      	str	r3, [r1, #4]
 8003a8a:	e015      	b.n	8003ab8 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a8c:	4b29      	ldr	r3, [pc, #164]	; (8003b34 <HAL_RCC_OscConfig+0x268>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a92:	f7ff f809 	bl	8002aa8 <HAL_GetTick>
 8003a96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003a98:	e008      	b.n	8003aac <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a9a:	f7ff f805 	bl	8002aa8 <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d901      	bls.n	8003aac <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e236      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003aac:	4b20      	ldr	r3, [pc, #128]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0302 	and.w	r3, r3, #2
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d1f0      	bne.n	8003a9a <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0310 	and.w	r3, r3, #16
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f000 80b8 	beq.w	8003c36 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d170      	bne.n	8003bae <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003acc:	4b18      	ldr	r3, [pc, #96]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d005      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x218>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d101      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e21a      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a1a      	ldr	r2, [r3, #32]
 8003ae8:	4b11      	ldr	r3, [pc, #68]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d921      	bls.n	8003b38 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	4618      	mov	r0, r3
 8003afa:	f000 fc7d 	bl	80043f8 <RCC_SetFlashLatencyFromMSIRange>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e208      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b08:	4b09      	ldr	r3, [pc, #36]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a1b      	ldr	r3, [r3, #32]
 8003b14:	4906      	ldr	r1, [pc, #24]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b1a:	4b05      	ldr	r3, [pc, #20]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	69db      	ldr	r3, [r3, #28]
 8003b26:	061b      	lsls	r3, r3, #24
 8003b28:	4901      	ldr	r1, [pc, #4]	; (8003b30 <HAL_RCC_OscConfig+0x264>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	604b      	str	r3, [r1, #4]
 8003b2e:	e020      	b.n	8003b72 <HAL_RCC_OscConfig+0x2a6>
 8003b30:	40023800 	.word	0x40023800
 8003b34:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b38:	4b99      	ldr	r3, [pc, #612]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a1b      	ldr	r3, [r3, #32]
 8003b44:	4996      	ldr	r1, [pc, #600]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b4a:	4b95      	ldr	r3, [pc, #596]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	69db      	ldr	r3, [r3, #28]
 8003b56:	061b      	lsls	r3, r3, #24
 8003b58:	4991      	ldr	r1, [pc, #580]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a1b      	ldr	r3, [r3, #32]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 fc48 	bl	80043f8 <RCC_SetFlashLatencyFromMSIRange>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e1d3      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a1b      	ldr	r3, [r3, #32]
 8003b76:	0b5b      	lsrs	r3, r3, #13
 8003b78:	3301      	adds	r3, #1
 8003b7a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003b7e:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003b82:	4a87      	ldr	r2, [pc, #540]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003b84:	6892      	ldr	r2, [r2, #8]
 8003b86:	0912      	lsrs	r2, r2, #4
 8003b88:	f002 020f 	and.w	r2, r2, #15
 8003b8c:	4985      	ldr	r1, [pc, #532]	; (8003da4 <HAL_RCC_OscConfig+0x4d8>)
 8003b8e:	5c8a      	ldrb	r2, [r1, r2]
 8003b90:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003b92:	4a85      	ldr	r2, [pc, #532]	; (8003da8 <HAL_RCC_OscConfig+0x4dc>)
 8003b94:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003b96:	4b85      	ldr	r3, [pc, #532]	; (8003dac <HAL_RCC_OscConfig+0x4e0>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7fe ff38 	bl	8002a10 <HAL_InitTick>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003ba4:	7bfb      	ldrb	r3, [r7, #15]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d045      	beq.n	8003c36 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8003baa:	7bfb      	ldrb	r3, [r7, #15]
 8003bac:	e1b5      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d029      	beq.n	8003c0a <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003bb6:	4b7e      	ldr	r3, [pc, #504]	; (8003db0 <HAL_RCC_OscConfig+0x4e4>)
 8003bb8:	2201      	movs	r2, #1
 8003bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bbc:	f7fe ff74 	bl	8002aa8 <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003bc2:	e008      	b.n	8003bd6 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003bc4:	f7fe ff70 	bl	8002aa8 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d901      	bls.n	8003bd6 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e1a1      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003bd6:	4b72      	ldr	r3, [pc, #456]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d0f0      	beq.n	8003bc4 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003be2:	4b6f      	ldr	r3, [pc, #444]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	496c      	ldr	r1, [pc, #432]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bf4:	4b6a      	ldr	r3, [pc, #424]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	69db      	ldr	r3, [r3, #28]
 8003c00:	061b      	lsls	r3, r3, #24
 8003c02:	4967      	ldr	r1, [pc, #412]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	604b      	str	r3, [r1, #4]
 8003c08:	e015      	b.n	8003c36 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003c0a:	4b69      	ldr	r3, [pc, #420]	; (8003db0 <HAL_RCC_OscConfig+0x4e4>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c10:	f7fe ff4a 	bl	8002aa8 <HAL_GetTick>
 8003c14:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003c16:	e008      	b.n	8003c2a <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c18:	f7fe ff46 	bl	8002aa8 <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e177      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003c2a:	4b5d      	ldr	r3, [pc, #372]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1f0      	bne.n	8003c18 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0308 	and.w	r3, r3, #8
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d030      	beq.n	8003ca4 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	695b      	ldr	r3, [r3, #20]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d016      	beq.n	8003c78 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c4a:	4b5a      	ldr	r3, [pc, #360]	; (8003db4 <HAL_RCC_OscConfig+0x4e8>)
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c50:	f7fe ff2a 	bl	8002aa8 <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003c56:	e008      	b.n	8003c6a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c58:	f7fe ff26 	bl	8002aa8 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d901      	bls.n	8003c6a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e157      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003c6a:	4b4d      	ldr	r3, [pc, #308]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003c6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c6e:	f003 0302 	and.w	r3, r3, #2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d0f0      	beq.n	8003c58 <HAL_RCC_OscConfig+0x38c>
 8003c76:	e015      	b.n	8003ca4 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c78:	4b4e      	ldr	r3, [pc, #312]	; (8003db4 <HAL_RCC_OscConfig+0x4e8>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c7e:	f7fe ff13 	bl	8002aa8 <HAL_GetTick>
 8003c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003c84:	e008      	b.n	8003c98 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c86:	f7fe ff0f 	bl	8002aa8 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e140      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003c98:	4b41      	ldr	r3, [pc, #260]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003c9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c9c:	f003 0302 	and.w	r3, r3, #2
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1f0      	bne.n	8003c86 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0304 	and.w	r3, r3, #4
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	f000 80b5 	beq.w	8003e1c <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cb6:	4b3a      	ldr	r3, [pc, #232]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d10d      	bne.n	8003cde <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cc2:	4b37      	ldr	r3, [pc, #220]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc6:	4a36      	ldr	r2, [pc, #216]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003cc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ccc:	6253      	str	r3, [r2, #36]	; 0x24
 8003cce:	4b34      	ldr	r3, [pc, #208]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cd6:	60bb      	str	r3, [r7, #8]
 8003cd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cde:	4b36      	ldr	r3, [pc, #216]	; (8003db8 <HAL_RCC_OscConfig+0x4ec>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d118      	bne.n	8003d1c <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cea:	4b33      	ldr	r3, [pc, #204]	; (8003db8 <HAL_RCC_OscConfig+0x4ec>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a32      	ldr	r2, [pc, #200]	; (8003db8 <HAL_RCC_OscConfig+0x4ec>)
 8003cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cf4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cf6:	f7fe fed7 	bl	8002aa8 <HAL_GetTick>
 8003cfa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cfc:	e008      	b.n	8003d10 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cfe:	f7fe fed3 	bl	8002aa8 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	2b64      	cmp	r3, #100	; 0x64
 8003d0a:	d901      	bls.n	8003d10 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	e104      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d10:	4b29      	ldr	r3, [pc, #164]	; (8003db8 <HAL_RCC_OscConfig+0x4ec>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d0f0      	beq.n	8003cfe <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d106      	bne.n	8003d32 <HAL_RCC_OscConfig+0x466>
 8003d24:	4b1e      	ldr	r3, [pc, #120]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d28:	4a1d      	ldr	r2, [pc, #116]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d2e:	6353      	str	r3, [r2, #52]	; 0x34
 8003d30:	e02d      	b.n	8003d8e <HAL_RCC_OscConfig+0x4c2>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d10c      	bne.n	8003d54 <HAL_RCC_OscConfig+0x488>
 8003d3a:	4b19      	ldr	r3, [pc, #100]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d3e:	4a18      	ldr	r2, [pc, #96]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d44:	6353      	str	r3, [r2, #52]	; 0x34
 8003d46:	4b16      	ldr	r3, [pc, #88]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d4a:	4a15      	ldr	r2, [pc, #84]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d4c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d50:	6353      	str	r3, [r2, #52]	; 0x34
 8003d52:	e01c      	b.n	8003d8e <HAL_RCC_OscConfig+0x4c2>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	2b05      	cmp	r3, #5
 8003d5a:	d10c      	bne.n	8003d76 <HAL_RCC_OscConfig+0x4aa>
 8003d5c:	4b10      	ldr	r3, [pc, #64]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d60:	4a0f      	ldr	r2, [pc, #60]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d66:	6353      	str	r3, [r2, #52]	; 0x34
 8003d68:	4b0d      	ldr	r3, [pc, #52]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d6c:	4a0c      	ldr	r2, [pc, #48]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d72:	6353      	str	r3, [r2, #52]	; 0x34
 8003d74:	e00b      	b.n	8003d8e <HAL_RCC_OscConfig+0x4c2>
 8003d76:	4b0a      	ldr	r3, [pc, #40]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d7a:	4a09      	ldr	r2, [pc, #36]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d80:	6353      	str	r3, [r2, #52]	; 0x34
 8003d82:	4b07      	ldr	r3, [pc, #28]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d86:	4a06      	ldr	r2, [pc, #24]	; (8003da0 <HAL_RCC_OscConfig+0x4d4>)
 8003d88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d8c:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d024      	beq.n	8003de0 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d96:	f7fe fe87 	bl	8002aa8 <HAL_GetTick>
 8003d9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d9c:	e019      	b.n	8003dd2 <HAL_RCC_OscConfig+0x506>
 8003d9e:	bf00      	nop
 8003da0:	40023800 	.word	0x40023800
 8003da4:	08005f78 	.word	0x08005f78
 8003da8:	20000010 	.word	0x20000010
 8003dac:	20000014 	.word	0x20000014
 8003db0:	42470020 	.word	0x42470020
 8003db4:	42470680 	.word	0x42470680
 8003db8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003dbc:	f7fe fe74 	bl	8002aa8 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e0a3      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003dd2:	4b54      	ldr	r3, [pc, #336]	; (8003f24 <HAL_RCC_OscConfig+0x658>)
 8003dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d0ee      	beq.n	8003dbc <HAL_RCC_OscConfig+0x4f0>
 8003dde:	e014      	b.n	8003e0a <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003de0:	f7fe fe62 	bl	8002aa8 <HAL_GetTick>
 8003de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003de6:	e00a      	b.n	8003dfe <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003de8:	f7fe fe5e 	bl	8002aa8 <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e08d      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003dfe:	4b49      	ldr	r3, [pc, #292]	; (8003f24 <HAL_RCC_OscConfig+0x658>)
 8003e00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1ee      	bne.n	8003de8 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003e0a:	7ffb      	ldrb	r3, [r7, #31]
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d105      	bne.n	8003e1c <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e10:	4b44      	ldr	r3, [pc, #272]	; (8003f24 <HAL_RCC_OscConfig+0x658>)
 8003e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e14:	4a43      	ldr	r2, [pc, #268]	; (8003f24 <HAL_RCC_OscConfig+0x658>)
 8003e16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e1a:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d079      	beq.n	8003f18 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	2b0c      	cmp	r3, #12
 8003e28:	d056      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d13b      	bne.n	8003eaa <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e32:	4b3d      	ldr	r3, [pc, #244]	; (8003f28 <HAL_RCC_OscConfig+0x65c>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e38:	f7fe fe36 	bl	8002aa8 <HAL_GetTick>
 8003e3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003e3e:	e008      	b.n	8003e52 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e40:	f7fe fe32 	bl	8002aa8 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e063      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003e52:	4b34      	ldr	r3, [pc, #208]	; (8003f24 <HAL_RCC_OscConfig+0x658>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1f0      	bne.n	8003e40 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e5e:	4b31      	ldr	r3, [pc, #196]	; (8003f24 <HAL_RCC_OscConfig+0x658>)
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e6e:	4319      	orrs	r1, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e74:	430b      	orrs	r3, r1
 8003e76:	492b      	ldr	r1, [pc, #172]	; (8003f24 <HAL_RCC_OscConfig+0x658>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e7c:	4b2a      	ldr	r3, [pc, #168]	; (8003f28 <HAL_RCC_OscConfig+0x65c>)
 8003e7e:	2201      	movs	r2, #1
 8003e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e82:	f7fe fe11 	bl	8002aa8 <HAL_GetTick>
 8003e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e88:	e008      	b.n	8003e9c <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e8a:	f7fe fe0d 	bl	8002aa8 <HAL_GetTick>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d901      	bls.n	8003e9c <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e03e      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e9c:	4b21      	ldr	r3, [pc, #132]	; (8003f24 <HAL_RCC_OscConfig+0x658>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d0f0      	beq.n	8003e8a <HAL_RCC_OscConfig+0x5be>
 8003ea8:	e036      	b.n	8003f18 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eaa:	4b1f      	ldr	r3, [pc, #124]	; (8003f28 <HAL_RCC_OscConfig+0x65c>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb0:	f7fe fdfa 	bl	8002aa8 <HAL_GetTick>
 8003eb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003eb6:	e008      	b.n	8003eca <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eb8:	f7fe fdf6 	bl	8002aa8 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e027      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003eca:	4b16      	ldr	r3, [pc, #88]	; (8003f24 <HAL_RCC_OscConfig+0x658>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1f0      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x5ec>
 8003ed6:	e01f      	b.n	8003f18 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d101      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e01a      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ee4:	4b0f      	ldr	r3, [pc, #60]	; (8003f24 <HAL_RCC_OscConfig+0x658>)
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d10d      	bne.n	8003f14 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d106      	bne.n	8003f14 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d001      	beq.n	8003f18 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e000      	b.n	8003f1a <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003f18:	2300      	movs	r3, #0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3720      	adds	r7, #32
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	40023800 	.word	0x40023800
 8003f28:	42470060 	.word	0x42470060

08003f2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e11a      	b.n	8004176 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f40:	4b8f      	ldr	r3, [pc, #572]	; (8004180 <HAL_RCC_ClockConfig+0x254>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0301 	and.w	r3, r3, #1
 8003f48:	683a      	ldr	r2, [r7, #0]
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d919      	bls.n	8003f82 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d105      	bne.n	8003f60 <HAL_RCC_ClockConfig+0x34>
 8003f54:	4b8a      	ldr	r3, [pc, #552]	; (8004180 <HAL_RCC_ClockConfig+0x254>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a89      	ldr	r2, [pc, #548]	; (8004180 <HAL_RCC_ClockConfig+0x254>)
 8003f5a:	f043 0304 	orr.w	r3, r3, #4
 8003f5e:	6013      	str	r3, [r2, #0]
 8003f60:	4b87      	ldr	r3, [pc, #540]	; (8004180 <HAL_RCC_ClockConfig+0x254>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f023 0201 	bic.w	r2, r3, #1
 8003f68:	4985      	ldr	r1, [pc, #532]	; (8004180 <HAL_RCC_ClockConfig+0x254>)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f70:	4b83      	ldr	r3, [pc, #524]	; (8004180 <HAL_RCC_ClockConfig+0x254>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0301 	and.w	r3, r3, #1
 8003f78:	683a      	ldr	r2, [r7, #0]
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d001      	beq.n	8003f82 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e0f9      	b.n	8004176 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d008      	beq.n	8003fa0 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f8e:	4b7d      	ldr	r3, [pc, #500]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	497a      	ldr	r1, [pc, #488]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0301 	and.w	r3, r3, #1
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f000 808e 	beq.w	80040ca <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d107      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003fb6:	4b73      	ldr	r3, [pc, #460]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d121      	bne.n	8004006 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e0d7      	b.n	8004176 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	2b03      	cmp	r3, #3
 8003fcc:	d107      	bne.n	8003fde <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003fce:	4b6d      	ldr	r3, [pc, #436]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d115      	bne.n	8004006 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e0cb      	b.n	8004176 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d107      	bne.n	8003ff6 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fe6:	4b67      	ldr	r3, [pc, #412]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d109      	bne.n	8004006 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e0bf      	b.n	8004176 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003ff6:	4b63      	ldr	r3, [pc, #396]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d101      	bne.n	8004006 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e0b7      	b.n	8004176 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004006:	4b5f      	ldr	r3, [pc, #380]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f023 0203 	bic.w	r2, r3, #3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	495c      	ldr	r1, [pc, #368]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 8004014:	4313      	orrs	r3, r2
 8004016:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004018:	f7fe fd46 	bl	8002aa8 <HAL_GetTick>
 800401c:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	2b02      	cmp	r3, #2
 8004024:	d112      	bne.n	800404c <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004026:	e00a      	b.n	800403e <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004028:	f7fe fd3e 	bl	8002aa8 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	f241 3288 	movw	r2, #5000	; 0x1388
 8004036:	4293      	cmp	r3, r2
 8004038:	d901      	bls.n	800403e <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e09b      	b.n	8004176 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800403e:	4b51      	ldr	r3, [pc, #324]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f003 030c 	and.w	r3, r3, #12
 8004046:	2b08      	cmp	r3, #8
 8004048:	d1ee      	bne.n	8004028 <HAL_RCC_ClockConfig+0xfc>
 800404a:	e03e      	b.n	80040ca <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	2b03      	cmp	r3, #3
 8004052:	d112      	bne.n	800407a <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004054:	e00a      	b.n	800406c <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004056:	f7fe fd27 	bl	8002aa8 <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	f241 3288 	movw	r2, #5000	; 0x1388
 8004064:	4293      	cmp	r3, r2
 8004066:	d901      	bls.n	800406c <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8004068:	2303      	movs	r3, #3
 800406a:	e084      	b.n	8004176 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800406c:	4b45      	ldr	r3, [pc, #276]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	f003 030c 	and.w	r3, r3, #12
 8004074:	2b0c      	cmp	r3, #12
 8004076:	d1ee      	bne.n	8004056 <HAL_RCC_ClockConfig+0x12a>
 8004078:	e027      	b.n	80040ca <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d11d      	bne.n	80040be <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004082:	e00a      	b.n	800409a <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004084:	f7fe fd10 	bl	8002aa8 <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004092:	4293      	cmp	r3, r2
 8004094:	d901      	bls.n	800409a <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e06d      	b.n	8004176 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800409a:	4b3a      	ldr	r3, [pc, #232]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	f003 030c 	and.w	r3, r3, #12
 80040a2:	2b04      	cmp	r3, #4
 80040a4:	d1ee      	bne.n	8004084 <HAL_RCC_ClockConfig+0x158>
 80040a6:	e010      	b.n	80040ca <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040a8:	f7fe fcfe 	bl	8002aa8 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d901      	bls.n	80040be <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e05b      	b.n	8004176 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80040be:	4b31      	ldr	r3, [pc, #196]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f003 030c 	and.w	r3, r3, #12
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1ee      	bne.n	80040a8 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040ca:	4b2d      	ldr	r3, [pc, #180]	; (8004180 <HAL_RCC_ClockConfig+0x254>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	683a      	ldr	r2, [r7, #0]
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d219      	bcs.n	800410c <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d105      	bne.n	80040ea <HAL_RCC_ClockConfig+0x1be>
 80040de:	4b28      	ldr	r3, [pc, #160]	; (8004180 <HAL_RCC_ClockConfig+0x254>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a27      	ldr	r2, [pc, #156]	; (8004180 <HAL_RCC_ClockConfig+0x254>)
 80040e4:	f043 0304 	orr.w	r3, r3, #4
 80040e8:	6013      	str	r3, [r2, #0]
 80040ea:	4b25      	ldr	r3, [pc, #148]	; (8004180 <HAL_RCC_ClockConfig+0x254>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f023 0201 	bic.w	r2, r3, #1
 80040f2:	4923      	ldr	r1, [pc, #140]	; (8004180 <HAL_RCC_ClockConfig+0x254>)
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040fa:	4b21      	ldr	r3, [pc, #132]	; (8004180 <HAL_RCC_ClockConfig+0x254>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	429a      	cmp	r2, r3
 8004106:	d001      	beq.n	800410c <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e034      	b.n	8004176 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0304 	and.w	r3, r3, #4
 8004114:	2b00      	cmp	r3, #0
 8004116:	d008      	beq.n	800412a <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004118:	4b1a      	ldr	r3, [pc, #104]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	4917      	ldr	r1, [pc, #92]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 8004126:	4313      	orrs	r3, r2
 8004128:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0308 	and.w	r3, r3, #8
 8004132:	2b00      	cmp	r3, #0
 8004134:	d009      	beq.n	800414a <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004136:	4b13      	ldr	r3, [pc, #76]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	490f      	ldr	r1, [pc, #60]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 8004146:	4313      	orrs	r3, r2
 8004148:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800414a:	f000 f823 	bl	8004194 <HAL_RCC_GetSysClockFreq>
 800414e:	4602      	mov	r2, r0
 8004150:	4b0c      	ldr	r3, [pc, #48]	; (8004184 <HAL_RCC_ClockConfig+0x258>)
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	091b      	lsrs	r3, r3, #4
 8004156:	f003 030f 	and.w	r3, r3, #15
 800415a:	490b      	ldr	r1, [pc, #44]	; (8004188 <HAL_RCC_ClockConfig+0x25c>)
 800415c:	5ccb      	ldrb	r3, [r1, r3]
 800415e:	fa22 f303 	lsr.w	r3, r2, r3
 8004162:	4a0a      	ldr	r2, [pc, #40]	; (800418c <HAL_RCC_ClockConfig+0x260>)
 8004164:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004166:	4b0a      	ldr	r3, [pc, #40]	; (8004190 <HAL_RCC_ClockConfig+0x264>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4618      	mov	r0, r3
 800416c:	f7fe fc50 	bl	8002a10 <HAL_InitTick>
 8004170:	4603      	mov	r3, r0
 8004172:	72fb      	strb	r3, [r7, #11]

  return status;
 8004174:	7afb      	ldrb	r3, [r7, #11]
}
 8004176:	4618      	mov	r0, r3
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	40023c00 	.word	0x40023c00
 8004184:	40023800 	.word	0x40023800
 8004188:	08005f78 	.word	0x08005f78
 800418c:	20000010 	.word	0x20000010
 8004190:	20000014 	.word	0x20000014

08004194 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004194:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004198:	b092      	sub	sp, #72	; 0x48
 800419a:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 800419c:	4b79      	ldr	r3, [pc, #484]	; (8004384 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041a4:	f003 030c 	and.w	r3, r3, #12
 80041a8:	2b0c      	cmp	r3, #12
 80041aa:	d00d      	beq.n	80041c8 <HAL_RCC_GetSysClockFreq+0x34>
 80041ac:	2b0c      	cmp	r3, #12
 80041ae:	f200 80d5 	bhi.w	800435c <HAL_RCC_GetSysClockFreq+0x1c8>
 80041b2:	2b04      	cmp	r3, #4
 80041b4:	d002      	beq.n	80041bc <HAL_RCC_GetSysClockFreq+0x28>
 80041b6:	2b08      	cmp	r3, #8
 80041b8:	d003      	beq.n	80041c2 <HAL_RCC_GetSysClockFreq+0x2e>
 80041ba:	e0cf      	b.n	800435c <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041bc:	4b72      	ldr	r3, [pc, #456]	; (8004388 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80041be:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80041c0:	e0da      	b.n	8004378 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041c2:	4b72      	ldr	r3, [pc, #456]	; (800438c <HAL_RCC_GetSysClockFreq+0x1f8>)
 80041c4:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80041c6:	e0d7      	b.n	8004378 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80041c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041ca:	0c9b      	lsrs	r3, r3, #18
 80041cc:	f003 020f 	and.w	r2, r3, #15
 80041d0:	4b6f      	ldr	r3, [pc, #444]	; (8004390 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80041d2:	5c9b      	ldrb	r3, [r3, r2]
 80041d4:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80041d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041d8:	0d9b      	lsrs	r3, r3, #22
 80041da:	f003 0303 	and.w	r3, r3, #3
 80041de:	3301      	adds	r3, #1
 80041e0:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041e2:	4b68      	ldr	r3, [pc, #416]	; (8004384 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d05d      	beq.n	80042aa <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80041ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041f0:	2200      	movs	r2, #0
 80041f2:	4618      	mov	r0, r3
 80041f4:	4611      	mov	r1, r2
 80041f6:	4604      	mov	r4, r0
 80041f8:	460d      	mov	r5, r1
 80041fa:	4622      	mov	r2, r4
 80041fc:	462b      	mov	r3, r5
 80041fe:	f04f 0000 	mov.w	r0, #0
 8004202:	f04f 0100 	mov.w	r1, #0
 8004206:	0159      	lsls	r1, r3, #5
 8004208:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800420c:	0150      	lsls	r0, r2, #5
 800420e:	4602      	mov	r2, r0
 8004210:	460b      	mov	r3, r1
 8004212:	4621      	mov	r1, r4
 8004214:	1a51      	subs	r1, r2, r1
 8004216:	6139      	str	r1, [r7, #16]
 8004218:	4629      	mov	r1, r5
 800421a:	eb63 0301 	sbc.w	r3, r3, r1
 800421e:	617b      	str	r3, [r7, #20]
 8004220:	f04f 0200 	mov.w	r2, #0
 8004224:	f04f 0300 	mov.w	r3, #0
 8004228:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800422c:	4659      	mov	r1, fp
 800422e:	018b      	lsls	r3, r1, #6
 8004230:	4651      	mov	r1, sl
 8004232:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004236:	4651      	mov	r1, sl
 8004238:	018a      	lsls	r2, r1, #6
 800423a:	46d4      	mov	ip, sl
 800423c:	ebb2 080c 	subs.w	r8, r2, ip
 8004240:	4659      	mov	r1, fp
 8004242:	eb63 0901 	sbc.w	r9, r3, r1
 8004246:	f04f 0200 	mov.w	r2, #0
 800424a:	f04f 0300 	mov.w	r3, #0
 800424e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004252:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004256:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800425a:	4690      	mov	r8, r2
 800425c:	4699      	mov	r9, r3
 800425e:	4623      	mov	r3, r4
 8004260:	eb18 0303 	adds.w	r3, r8, r3
 8004264:	60bb      	str	r3, [r7, #8]
 8004266:	462b      	mov	r3, r5
 8004268:	eb49 0303 	adc.w	r3, r9, r3
 800426c:	60fb      	str	r3, [r7, #12]
 800426e:	f04f 0200 	mov.w	r2, #0
 8004272:	f04f 0300 	mov.w	r3, #0
 8004276:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800427a:	4629      	mov	r1, r5
 800427c:	024b      	lsls	r3, r1, #9
 800427e:	4620      	mov	r0, r4
 8004280:	4629      	mov	r1, r5
 8004282:	4604      	mov	r4, r0
 8004284:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8004288:	4601      	mov	r1, r0
 800428a:	024a      	lsls	r2, r1, #9
 800428c:	4610      	mov	r0, r2
 800428e:	4619      	mov	r1, r3
 8004290:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004292:	2200      	movs	r2, #0
 8004294:	62bb      	str	r3, [r7, #40]	; 0x28
 8004296:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004298:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800429c:	f7fb ff6e 	bl	800017c <__aeabi_uldivmod>
 80042a0:	4602      	mov	r2, r0
 80042a2:	460b      	mov	r3, r1
 80042a4:	4613      	mov	r3, r2
 80042a6:	647b      	str	r3, [r7, #68]	; 0x44
 80042a8:	e055      	b.n	8004356 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80042aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042ac:	2200      	movs	r2, #0
 80042ae:	623b      	str	r3, [r7, #32]
 80042b0:	627a      	str	r2, [r7, #36]	; 0x24
 80042b2:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80042b6:	4642      	mov	r2, r8
 80042b8:	464b      	mov	r3, r9
 80042ba:	f04f 0000 	mov.w	r0, #0
 80042be:	f04f 0100 	mov.w	r1, #0
 80042c2:	0159      	lsls	r1, r3, #5
 80042c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042c8:	0150      	lsls	r0, r2, #5
 80042ca:	4602      	mov	r2, r0
 80042cc:	460b      	mov	r3, r1
 80042ce:	46c4      	mov	ip, r8
 80042d0:	ebb2 0a0c 	subs.w	sl, r2, ip
 80042d4:	4640      	mov	r0, r8
 80042d6:	4649      	mov	r1, r9
 80042d8:	468c      	mov	ip, r1
 80042da:	eb63 0b0c 	sbc.w	fp, r3, ip
 80042de:	f04f 0200 	mov.w	r2, #0
 80042e2:	f04f 0300 	mov.w	r3, #0
 80042e6:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80042ea:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80042ee:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80042f2:	ebb2 040a 	subs.w	r4, r2, sl
 80042f6:	eb63 050b 	sbc.w	r5, r3, fp
 80042fa:	f04f 0200 	mov.w	r2, #0
 80042fe:	f04f 0300 	mov.w	r3, #0
 8004302:	00eb      	lsls	r3, r5, #3
 8004304:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004308:	00e2      	lsls	r2, r4, #3
 800430a:	4614      	mov	r4, r2
 800430c:	461d      	mov	r5, r3
 800430e:	4603      	mov	r3, r0
 8004310:	18e3      	adds	r3, r4, r3
 8004312:	603b      	str	r3, [r7, #0]
 8004314:	460b      	mov	r3, r1
 8004316:	eb45 0303 	adc.w	r3, r5, r3
 800431a:	607b      	str	r3, [r7, #4]
 800431c:	f04f 0200 	mov.w	r2, #0
 8004320:	f04f 0300 	mov.w	r3, #0
 8004324:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004328:	4629      	mov	r1, r5
 800432a:	028b      	lsls	r3, r1, #10
 800432c:	4620      	mov	r0, r4
 800432e:	4629      	mov	r1, r5
 8004330:	4604      	mov	r4, r0
 8004332:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8004336:	4601      	mov	r1, r0
 8004338:	028a      	lsls	r2, r1, #10
 800433a:	4610      	mov	r0, r2
 800433c:	4619      	mov	r1, r3
 800433e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004340:	2200      	movs	r2, #0
 8004342:	61bb      	str	r3, [r7, #24]
 8004344:	61fa      	str	r2, [r7, #28]
 8004346:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800434a:	f7fb ff17 	bl	800017c <__aeabi_uldivmod>
 800434e:	4602      	mov	r2, r0
 8004350:	460b      	mov	r3, r1
 8004352:	4613      	mov	r3, r2
 8004354:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8004356:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004358:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800435a:	e00d      	b.n	8004378 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800435c:	4b09      	ldr	r3, [pc, #36]	; (8004384 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	0b5b      	lsrs	r3, r3, #13
 8004362:	f003 0307 	and.w	r3, r3, #7
 8004366:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800436a:	3301      	adds	r3, #1
 800436c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004370:	fa02 f303 	lsl.w	r3, r2, r3
 8004374:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8004376:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004378:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 800437a:	4618      	mov	r0, r3
 800437c:	3748      	adds	r7, #72	; 0x48
 800437e:	46bd      	mov	sp, r7
 8004380:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004384:	40023800 	.word	0x40023800
 8004388:	00f42400 	.word	0x00f42400
 800438c:	007a1200 	.word	0x007a1200
 8004390:	08005f6c 	.word	0x08005f6c

08004394 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004394:	b480      	push	{r7}
 8004396:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004398:	4b02      	ldr	r3, [pc, #8]	; (80043a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800439a:	681b      	ldr	r3, [r3, #0]
}
 800439c:	4618      	mov	r0, r3
 800439e:	46bd      	mov	sp, r7
 80043a0:	bc80      	pop	{r7}
 80043a2:	4770      	bx	lr
 80043a4:	20000010 	.word	0x20000010

080043a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80043ac:	f7ff fff2 	bl	8004394 <HAL_RCC_GetHCLKFreq>
 80043b0:	4602      	mov	r2, r0
 80043b2:	4b05      	ldr	r3, [pc, #20]	; (80043c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	0a1b      	lsrs	r3, r3, #8
 80043b8:	f003 0307 	and.w	r3, r3, #7
 80043bc:	4903      	ldr	r1, [pc, #12]	; (80043cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80043be:	5ccb      	ldrb	r3, [r1, r3]
 80043c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	40023800 	.word	0x40023800
 80043cc:	08005f88 	.word	0x08005f88

080043d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80043d4:	f7ff ffde 	bl	8004394 <HAL_RCC_GetHCLKFreq>
 80043d8:	4602      	mov	r2, r0
 80043da:	4b05      	ldr	r3, [pc, #20]	; (80043f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	0adb      	lsrs	r3, r3, #11
 80043e0:	f003 0307 	and.w	r3, r3, #7
 80043e4:	4903      	ldr	r1, [pc, #12]	; (80043f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043e6:	5ccb      	ldrb	r3, [r1, r3]
 80043e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	bd80      	pop	{r7, pc}
 80043f0:	40023800 	.word	0x40023800
 80043f4:	08005f88 	.word	0x08005f88

080043f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b087      	sub	sp, #28
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004400:	2300      	movs	r3, #0
 8004402:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004404:	4b29      	ldr	r3, [pc, #164]	; (80044ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d12c      	bne.n	800446a <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004410:	4b26      	ldr	r3, [pc, #152]	; (80044ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d005      	beq.n	8004428 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800441c:	4b24      	ldr	r3, [pc, #144]	; (80044b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8004424:	617b      	str	r3, [r7, #20]
 8004426:	e016      	b.n	8004456 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004428:	4b20      	ldr	r3, [pc, #128]	; (80044ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800442a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442c:	4a1f      	ldr	r2, [pc, #124]	; (80044ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800442e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004432:	6253      	str	r3, [r2, #36]	; 0x24
 8004434:	4b1d      	ldr	r3, [pc, #116]	; (80044ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800443c:	60fb      	str	r3, [r7, #12]
 800443e:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004440:	4b1b      	ldr	r3, [pc, #108]	; (80044b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8004448:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800444a:	4b18      	ldr	r3, [pc, #96]	; (80044ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800444c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444e:	4a17      	ldr	r2, [pc, #92]	; (80044ac <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004450:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004454:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800445c:	d105      	bne.n	800446a <RCC_SetFlashLatencyFromMSIRange+0x72>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004464:	d101      	bne.n	800446a <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8004466:	2301      	movs	r3, #1
 8004468:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d105      	bne.n	800447c <RCC_SetFlashLatencyFromMSIRange+0x84>
 8004470:	4b10      	ldr	r3, [pc, #64]	; (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a0f      	ldr	r2, [pc, #60]	; (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004476:	f043 0304 	orr.w	r3, r3, #4
 800447a:	6013      	str	r3, [r2, #0]
 800447c:	4b0d      	ldr	r3, [pc, #52]	; (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f023 0201 	bic.w	r2, r3, #1
 8004484:	490b      	ldr	r1, [pc, #44]	; (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	4313      	orrs	r3, r2
 800448a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800448c:	4b09      	ldr	r3, [pc, #36]	; (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	693a      	ldr	r2, [r7, #16]
 8004496:	429a      	cmp	r2, r3
 8004498:	d001      	beq.n	800449e <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e000      	b.n	80044a0 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	371c      	adds	r7, #28
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bc80      	pop	{r7}
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	40023800 	.word	0x40023800
 80044b0:	40007000 	.word	0x40007000
 80044b4:	40023c00 	.word	0x40023c00

080044b8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b086      	sub	sp, #24
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0301 	and.w	r3, r3, #1
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d106      	bne.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 80ed 	beq.w	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 80044da:	2300      	movs	r3, #0
 80044dc:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044de:	4b78      	ldr	r3, [pc, #480]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80044e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10d      	bne.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044ea:	4b75      	ldr	r3, [pc, #468]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80044ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ee:	4a74      	ldr	r2, [pc, #464]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80044f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044f4:	6253      	str	r3, [r2, #36]	; 0x24
 80044f6:	4b72      	ldr	r3, [pc, #456]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80044f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044fe:	60bb      	str	r3, [r7, #8]
 8004500:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004502:	2301      	movs	r3, #1
 8004504:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004506:	4b6f      	ldr	r3, [pc, #444]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800450e:	2b00      	cmp	r3, #0
 8004510:	d118      	bne.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004512:	4b6c      	ldr	r3, [pc, #432]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a6b      	ldr	r2, [pc, #428]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004518:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800451c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800451e:	f7fe fac3 	bl	8002aa8 <HAL_GetTick>
 8004522:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004524:	e008      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004526:	f7fe fabf 	bl	8002aa8 <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	2b64      	cmp	r3, #100	; 0x64
 8004532:	d901      	bls.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e0be      	b.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004538:	4b62      	ldr	r3, [pc, #392]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004540:	2b00      	cmp	r3, #0
 8004542:	d0f0      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004544:	4b5e      	ldr	r3, [pc, #376]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800454c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8004556:	68fa      	ldr	r2, [r7, #12]
 8004558:	429a      	cmp	r2, r3
 800455a:	d106      	bne.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	429a      	cmp	r2, r3
 8004568:	d00f      	beq.n	800458a <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004572:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004576:	d108      	bne.n	800458a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004578:	4b51      	ldr	r3, [pc, #324]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004580:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004584:	d101      	bne.n	800458a <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e095      	b.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800458a:	4b4d      	ldr	r3, [pc, #308]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800458c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800458e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004592:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d041      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x166>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80045a2:	68fa      	ldr	r2, [r7, #12]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d005      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d10c      	bne.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80045bc:	68fa      	ldr	r2, [r7, #12]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d02d      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d027      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80045ce:	4b3c      	ldr	r3, [pc, #240]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80045d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045d2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80045d6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80045d8:	4b3b      	ldr	r3, [pc, #236]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80045da:	2201      	movs	r2, #1
 80045dc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045de:	4b3a      	ldr	r3, [pc, #232]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80045e4:	4a36      	ldr	r2, [pc, #216]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d014      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045f4:	f7fe fa58 	bl	8002aa8 <HAL_GetTick>
 80045f8:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80045fa:	e00a      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045fc:	f7fe fa54 	bl	8002aa8 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	f241 3288 	movw	r2, #5000	; 0x1388
 800460a:	4293      	cmp	r3, r2
 800460c:	d901      	bls.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e051      	b.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004612:	4b2b      	ldr	r3, [pc, #172]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004614:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004616:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800461a:	2b00      	cmp	r3, #0
 800461c:	d0ee      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b00      	cmp	r3, #0
 8004628:	d01a      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004632:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004636:	d10a      	bne.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004638:	4b21      	ldr	r3, [pc, #132]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8004648:	491d      	ldr	r1, [pc, #116]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800464a:	4313      	orrs	r3, r2
 800464c:	600b      	str	r3, [r1, #0]
 800464e:	4b1c      	ldr	r3, [pc, #112]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004650:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800465a:	4919      	ldr	r1, [pc, #100]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800465c:	4313      	orrs	r3, r2
 800465e:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0301 	and.w	r3, r3, #1
 8004668:	2b00      	cmp	r3, #0
 800466a:	d01a      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004674:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004678:	d10a      	bne.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800467a:	4b11      	ldr	r3, [pc, #68]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800468a:	490d      	ldr	r1, [pc, #52]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800468c:	4313      	orrs	r3, r2
 800468e:	600b      	str	r3, [r1, #0]
 8004690:	4b0b      	ldr	r3, [pc, #44]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004692:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800469c:	4908      	ldr	r1, [pc, #32]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800469e:	4313      	orrs	r3, r2
 80046a0:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80046a2:	7dfb      	ldrb	r3, [r7, #23]
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d105      	bne.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046a8:	4b05      	ldr	r3, [pc, #20]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80046aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ac:	4a04      	ldr	r2, [pc, #16]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80046ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046b2:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3718      	adds	r7, #24
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	40023800 	.word	0x40023800
 80046c4:	40007000 	.word	0x40007000
 80046c8:	424706dc 	.word	0x424706dc

080046cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b082      	sub	sp, #8
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d101      	bne.n	80046de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e031      	b.n	8004742 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d106      	bne.n	80046f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f7fd ff94 	bl	8002620 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2202      	movs	r2, #2
 80046fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	3304      	adds	r3, #4
 8004708:	4619      	mov	r1, r3
 800470a:	4610      	mov	r0, r2
 800470c:	f000 f8e2 	bl	80048d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3708      	adds	r7, #8
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}

0800474a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800474a:	b580      	push	{r7, lr}
 800474c:	b084      	sub	sp, #16
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]
 8004752:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800475a:	2b01      	cmp	r3, #1
 800475c:	d101      	bne.n	8004762 <HAL_TIM_ConfigClockSource+0x18>
 800475e:	2302      	movs	r3, #2
 8004760:	e0b3      	b.n	80048ca <HAL_TIM_ConfigClockSource+0x180>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2201      	movs	r2, #1
 8004766:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2202      	movs	r2, #2
 800476e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004780:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004788:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68fa      	ldr	r2, [r7, #12]
 8004790:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800479a:	d03e      	beq.n	800481a <HAL_TIM_ConfigClockSource+0xd0>
 800479c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047a0:	f200 8087 	bhi.w	80048b2 <HAL_TIM_ConfigClockSource+0x168>
 80047a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047a8:	f000 8085 	beq.w	80048b6 <HAL_TIM_ConfigClockSource+0x16c>
 80047ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047b0:	d87f      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x168>
 80047b2:	2b70      	cmp	r3, #112	; 0x70
 80047b4:	d01a      	beq.n	80047ec <HAL_TIM_ConfigClockSource+0xa2>
 80047b6:	2b70      	cmp	r3, #112	; 0x70
 80047b8:	d87b      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x168>
 80047ba:	2b60      	cmp	r3, #96	; 0x60
 80047bc:	d050      	beq.n	8004860 <HAL_TIM_ConfigClockSource+0x116>
 80047be:	2b60      	cmp	r3, #96	; 0x60
 80047c0:	d877      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x168>
 80047c2:	2b50      	cmp	r3, #80	; 0x50
 80047c4:	d03c      	beq.n	8004840 <HAL_TIM_ConfigClockSource+0xf6>
 80047c6:	2b50      	cmp	r3, #80	; 0x50
 80047c8:	d873      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x168>
 80047ca:	2b40      	cmp	r3, #64	; 0x40
 80047cc:	d058      	beq.n	8004880 <HAL_TIM_ConfigClockSource+0x136>
 80047ce:	2b40      	cmp	r3, #64	; 0x40
 80047d0:	d86f      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x168>
 80047d2:	2b30      	cmp	r3, #48	; 0x30
 80047d4:	d064      	beq.n	80048a0 <HAL_TIM_ConfigClockSource+0x156>
 80047d6:	2b30      	cmp	r3, #48	; 0x30
 80047d8:	d86b      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x168>
 80047da:	2b20      	cmp	r3, #32
 80047dc:	d060      	beq.n	80048a0 <HAL_TIM_ConfigClockSource+0x156>
 80047de:	2b20      	cmp	r3, #32
 80047e0:	d867      	bhi.n	80048b2 <HAL_TIM_ConfigClockSource+0x168>
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d05c      	beq.n	80048a0 <HAL_TIM_ConfigClockSource+0x156>
 80047e6:	2b10      	cmp	r3, #16
 80047e8:	d05a      	beq.n	80048a0 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80047ea:	e062      	b.n	80048b2 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6818      	ldr	r0, [r3, #0]
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	6899      	ldr	r1, [r3, #8]
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	685a      	ldr	r2, [r3, #4]
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	f000 f943 	bl	8004a86 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800480e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	609a      	str	r2, [r3, #8]
      break;
 8004818:	e04e      	b.n	80048b8 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6818      	ldr	r0, [r3, #0]
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	6899      	ldr	r1, [r3, #8]
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	f000 f92c 	bl	8004a86 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	689a      	ldr	r2, [r3, #8]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800483c:	609a      	str	r2, [r3, #8]
      break;
 800483e:	e03b      	b.n	80048b8 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6818      	ldr	r0, [r3, #0]
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	6859      	ldr	r1, [r3, #4]
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	461a      	mov	r2, r3
 800484e:	f000 f8a3 	bl	8004998 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2150      	movs	r1, #80	; 0x50
 8004858:	4618      	mov	r0, r3
 800485a:	f000 f8fa 	bl	8004a52 <TIM_ITRx_SetConfig>
      break;
 800485e:	e02b      	b.n	80048b8 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6818      	ldr	r0, [r3, #0]
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	6859      	ldr	r1, [r3, #4]
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	461a      	mov	r2, r3
 800486e:	f000 f8c1 	bl	80049f4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2160      	movs	r1, #96	; 0x60
 8004878:	4618      	mov	r0, r3
 800487a:	f000 f8ea 	bl	8004a52 <TIM_ITRx_SetConfig>
      break;
 800487e:	e01b      	b.n	80048b8 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6818      	ldr	r0, [r3, #0]
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	6859      	ldr	r1, [r3, #4]
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	461a      	mov	r2, r3
 800488e:	f000 f883 	bl	8004998 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2140      	movs	r1, #64	; 0x40
 8004898:	4618      	mov	r0, r3
 800489a:	f000 f8da 	bl	8004a52 <TIM_ITRx_SetConfig>
      break;
 800489e:	e00b      	b.n	80048b8 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4619      	mov	r1, r3
 80048aa:	4610      	mov	r0, r2
 80048ac:	f000 f8d1 	bl	8004a52 <TIM_ITRx_SetConfig>
        break;
 80048b0:	e002      	b.n	80048b8 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80048b2:	bf00      	nop
 80048b4:	e000      	b.n	80048b8 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80048b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3710      	adds	r7, #16
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
	...

080048d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048ea:	d007      	beq.n	80048fc <TIM_Base_SetConfig+0x28>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a25      	ldr	r2, [pc, #148]	; (8004984 <TIM_Base_SetConfig+0xb0>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d003      	beq.n	80048fc <TIM_Base_SetConfig+0x28>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a24      	ldr	r2, [pc, #144]	; (8004988 <TIM_Base_SetConfig+0xb4>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d108      	bne.n	800490e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004902:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	4313      	orrs	r3, r2
 800490c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004914:	d013      	beq.n	800493e <TIM_Base_SetConfig+0x6a>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a1a      	ldr	r2, [pc, #104]	; (8004984 <TIM_Base_SetConfig+0xb0>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d00f      	beq.n	800493e <TIM_Base_SetConfig+0x6a>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a19      	ldr	r2, [pc, #100]	; (8004988 <TIM_Base_SetConfig+0xb4>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d00b      	beq.n	800493e <TIM_Base_SetConfig+0x6a>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a18      	ldr	r2, [pc, #96]	; (800498c <TIM_Base_SetConfig+0xb8>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d007      	beq.n	800493e <TIM_Base_SetConfig+0x6a>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a17      	ldr	r2, [pc, #92]	; (8004990 <TIM_Base_SetConfig+0xbc>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d003      	beq.n	800493e <TIM_Base_SetConfig+0x6a>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a16      	ldr	r2, [pc, #88]	; (8004994 <TIM_Base_SetConfig+0xc0>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d108      	bne.n	8004950 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004944:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	4313      	orrs	r3, r2
 800494e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	4313      	orrs	r3, r2
 800495c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68fa      	ldr	r2, [r7, #12]
 8004962:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	689a      	ldr	r2, [r3, #8]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	615a      	str	r2, [r3, #20]
}
 800497a:	bf00      	nop
 800497c:	3714      	adds	r7, #20
 800497e:	46bd      	mov	sp, r7
 8004980:	bc80      	pop	{r7}
 8004982:	4770      	bx	lr
 8004984:	40000400 	.word	0x40000400
 8004988:	40000800 	.word	0x40000800
 800498c:	40010800 	.word	0x40010800
 8004990:	40010c00 	.word	0x40010c00
 8004994:	40011000 	.word	0x40011000

08004998 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004998:	b480      	push	{r7}
 800499a:	b087      	sub	sp, #28
 800499c:	af00      	add	r7, sp, #0
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6a1b      	ldr	r3, [r3, #32]
 80049a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6a1b      	ldr	r3, [r3, #32]
 80049ae:	f023 0201 	bic.w	r2, r3, #1
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	699b      	ldr	r3, [r3, #24]
 80049ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	011b      	lsls	r3, r3, #4
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	f023 030a 	bic.w	r3, r3, #10
 80049d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049d6:	697a      	ldr	r2, [r7, #20]
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	4313      	orrs	r3, r2
 80049dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	693a      	ldr	r2, [r7, #16]
 80049e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	621a      	str	r2, [r3, #32]
}
 80049ea:	bf00      	nop
 80049ec:	371c      	adds	r7, #28
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bc80      	pop	{r7}
 80049f2:	4770      	bx	lr

080049f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b087      	sub	sp, #28
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6a1b      	ldr	r3, [r3, #32]
 8004a04:	f023 0210 	bic.w	r2, r3, #16
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	699b      	ldr	r3, [r3, #24]
 8004a10:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6a1b      	ldr	r3, [r3, #32]
 8004a16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a1e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	031b      	lsls	r3, r3, #12
 8004a24:	697a      	ldr	r2, [r7, #20]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a30:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	011b      	lsls	r3, r3, #4
 8004a36:	693a      	ldr	r2, [r7, #16]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	693a      	ldr	r2, [r7, #16]
 8004a46:	621a      	str	r2, [r3, #32]
}
 8004a48:	bf00      	nop
 8004a4a:	371c      	adds	r7, #28
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bc80      	pop	{r7}
 8004a50:	4770      	bx	lr

08004a52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a52:	b480      	push	{r7}
 8004a54:	b085      	sub	sp, #20
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
 8004a5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a6a:	683a      	ldr	r2, [r7, #0]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	f043 0307 	orr.w	r3, r3, #7
 8004a74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	609a      	str	r2, [r3, #8]
}
 8004a7c:	bf00      	nop
 8004a7e:	3714      	adds	r7, #20
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bc80      	pop	{r7}
 8004a84:	4770      	bx	lr

08004a86 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b087      	sub	sp, #28
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	60f8      	str	r0, [r7, #12]
 8004a8e:	60b9      	str	r1, [r7, #8]
 8004a90:	607a      	str	r2, [r7, #4]
 8004a92:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004aa0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	021a      	lsls	r2, r3, #8
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	431a      	orrs	r2, r3
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	609a      	str	r2, [r3, #8]
}
 8004aba:	bf00      	nop
 8004abc:	371c      	adds	r7, #28
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bc80      	pop	{r7}
 8004ac2:	4770      	bx	lr

08004ac4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d101      	bne.n	8004adc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ad8:	2302      	movs	r3, #2
 8004ada:	e046      	b.n	8004b6a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b1e:	d00e      	beq.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a13      	ldr	r2, [pc, #76]	; (8004b74 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d009      	beq.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a12      	ldr	r2, [pc, #72]	; (8004b78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d004      	beq.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a10      	ldr	r2, [pc, #64]	; (8004b7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d10c      	bne.n	8004b58 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68ba      	ldr	r2, [r7, #8]
 8004b56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3714      	adds	r7, #20
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bc80      	pop	{r7}
 8004b72:	4770      	bx	lr
 8004b74:	40000400 	.word	0x40000400
 8004b78:	40000800 	.word	0x40000800
 8004b7c:	40010800 	.word	0x40010800

08004b80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d101      	bne.n	8004b92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e03f      	b.n	8004c12 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d106      	bne.n	8004bac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f7fd fdc2 	bl	8002730 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2224      	movs	r2, #36	; 0x24
 8004bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	68da      	ldr	r2, [r3, #12]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f000 f829 	bl	8004c1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	691a      	ldr	r2, [r3, #16]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	695a      	ldr	r2, [r3, #20]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004be8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68da      	ldr	r2, [r3, #12]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bf8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2220      	movs	r2, #32
 8004c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2220      	movs	r2, #32
 8004c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3708      	adds	r7, #8
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
	...

08004c1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	68da      	ldr	r2, [r3, #12]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	430a      	orrs	r2, r1
 8004c38:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	689a      	ldr	r2, [r3, #8]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	431a      	orrs	r2, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	695b      	ldr	r3, [r3, #20]
 8004c48:	431a      	orrs	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	69db      	ldr	r3, [r3, #28]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004c5c:	f023 030c 	bic.w	r3, r3, #12
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	6812      	ldr	r2, [r2, #0]
 8004c64:	68b9      	ldr	r1, [r7, #8]
 8004c66:	430b      	orrs	r3, r1
 8004c68:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	695b      	ldr	r3, [r3, #20]
 8004c70:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	699a      	ldr	r2, [r3, #24]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	430a      	orrs	r2, r1
 8004c7e:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a55      	ldr	r2, [pc, #340]	; (8004ddc <UART_SetConfig+0x1c0>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d103      	bne.n	8004c92 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004c8a:	f7ff fba1 	bl	80043d0 <HAL_RCC_GetPCLK2Freq>
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	e002      	b.n	8004c98 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004c92:	f7ff fb89 	bl	80043a8 <HAL_RCC_GetPCLK1Freq>
 8004c96:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	69db      	ldr	r3, [r3, #28]
 8004c9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ca0:	d14c      	bne.n	8004d3c <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	4613      	mov	r3, r2
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	4413      	add	r3, r2
 8004caa:	009a      	lsls	r2, r3, #2
 8004cac:	441a      	add	r2, r3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	005b      	lsls	r3, r3, #1
 8004cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb8:	4a49      	ldr	r2, [pc, #292]	; (8004de0 <UART_SetConfig+0x1c4>)
 8004cba:	fba2 2303 	umull	r2, r3, r2, r3
 8004cbe:	095b      	lsrs	r3, r3, #5
 8004cc0:	0119      	lsls	r1, r3, #4
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	4413      	add	r3, r2
 8004cca:	009a      	lsls	r2, r3, #2
 8004ccc:	441a      	add	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	005b      	lsls	r3, r3, #1
 8004cd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cd8:	4b41      	ldr	r3, [pc, #260]	; (8004de0 <UART_SetConfig+0x1c4>)
 8004cda:	fba3 0302 	umull	r0, r3, r3, r2
 8004cde:	095b      	lsrs	r3, r3, #5
 8004ce0:	2064      	movs	r0, #100	; 0x64
 8004ce2:	fb00 f303 	mul.w	r3, r0, r3
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	00db      	lsls	r3, r3, #3
 8004cea:	3332      	adds	r3, #50	; 0x32
 8004cec:	4a3c      	ldr	r2, [pc, #240]	; (8004de0 <UART_SetConfig+0x1c4>)
 8004cee:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf2:	095b      	lsrs	r3, r3, #5
 8004cf4:	005b      	lsls	r3, r3, #1
 8004cf6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004cfa:	4419      	add	r1, r3
 8004cfc:	68fa      	ldr	r2, [r7, #12]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	4413      	add	r3, r2
 8004d04:	009a      	lsls	r2, r3, #2
 8004d06:	441a      	add	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d12:	4b33      	ldr	r3, [pc, #204]	; (8004de0 <UART_SetConfig+0x1c4>)
 8004d14:	fba3 0302 	umull	r0, r3, r3, r2
 8004d18:	095b      	lsrs	r3, r3, #5
 8004d1a:	2064      	movs	r0, #100	; 0x64
 8004d1c:	fb00 f303 	mul.w	r3, r0, r3
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	00db      	lsls	r3, r3, #3
 8004d24:	3332      	adds	r3, #50	; 0x32
 8004d26:	4a2e      	ldr	r2, [pc, #184]	; (8004de0 <UART_SetConfig+0x1c4>)
 8004d28:	fba2 2303 	umull	r2, r3, r2, r3
 8004d2c:	095b      	lsrs	r3, r3, #5
 8004d2e:	f003 0207 	and.w	r2, r3, #7
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	440a      	add	r2, r1
 8004d38:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004d3a:	e04a      	b.n	8004dd2 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d3c:	68fa      	ldr	r2, [r7, #12]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	4413      	add	r3, r2
 8004d44:	009a      	lsls	r2, r3, #2
 8004d46:	441a      	add	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d52:	4a23      	ldr	r2, [pc, #140]	; (8004de0 <UART_SetConfig+0x1c4>)
 8004d54:	fba2 2303 	umull	r2, r3, r2, r3
 8004d58:	095b      	lsrs	r3, r3, #5
 8004d5a:	0119      	lsls	r1, r3, #4
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	4613      	mov	r3, r2
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	4413      	add	r3, r2
 8004d64:	009a      	lsls	r2, r3, #2
 8004d66:	441a      	add	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d72:	4b1b      	ldr	r3, [pc, #108]	; (8004de0 <UART_SetConfig+0x1c4>)
 8004d74:	fba3 0302 	umull	r0, r3, r3, r2
 8004d78:	095b      	lsrs	r3, r3, #5
 8004d7a:	2064      	movs	r0, #100	; 0x64
 8004d7c:	fb00 f303 	mul.w	r3, r0, r3
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	011b      	lsls	r3, r3, #4
 8004d84:	3332      	adds	r3, #50	; 0x32
 8004d86:	4a16      	ldr	r2, [pc, #88]	; (8004de0 <UART_SetConfig+0x1c4>)
 8004d88:	fba2 2303 	umull	r2, r3, r2, r3
 8004d8c:	095b      	lsrs	r3, r3, #5
 8004d8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d92:	4419      	add	r1, r3
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	4613      	mov	r3, r2
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	4413      	add	r3, r2
 8004d9c:	009a      	lsls	r2, r3, #2
 8004d9e:	441a      	add	r2, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	fbb2 f2f3 	udiv	r2, r2, r3
 8004daa:	4b0d      	ldr	r3, [pc, #52]	; (8004de0 <UART_SetConfig+0x1c4>)
 8004dac:	fba3 0302 	umull	r0, r3, r3, r2
 8004db0:	095b      	lsrs	r3, r3, #5
 8004db2:	2064      	movs	r0, #100	; 0x64
 8004db4:	fb00 f303 	mul.w	r3, r0, r3
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	011b      	lsls	r3, r3, #4
 8004dbc:	3332      	adds	r3, #50	; 0x32
 8004dbe:	4a08      	ldr	r2, [pc, #32]	; (8004de0 <UART_SetConfig+0x1c4>)
 8004dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc4:	095b      	lsrs	r3, r3, #5
 8004dc6:	f003 020f 	and.w	r2, r3, #15
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	440a      	add	r2, r1
 8004dd0:	609a      	str	r2, [r3, #8]
}
 8004dd2:	bf00      	nop
 8004dd4:	3710      	adds	r7, #16
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	40013800 	.word	0x40013800
 8004de0:	51eb851f 	.word	0x51eb851f

08004de4 <__errno>:
 8004de4:	4b01      	ldr	r3, [pc, #4]	; (8004dec <__errno+0x8>)
 8004de6:	6818      	ldr	r0, [r3, #0]
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	2000001c 	.word	0x2000001c

08004df0 <__libc_init_array>:
 8004df0:	b570      	push	{r4, r5, r6, lr}
 8004df2:	2600      	movs	r6, #0
 8004df4:	4d0c      	ldr	r5, [pc, #48]	; (8004e28 <__libc_init_array+0x38>)
 8004df6:	4c0d      	ldr	r4, [pc, #52]	; (8004e2c <__libc_init_array+0x3c>)
 8004df8:	1b64      	subs	r4, r4, r5
 8004dfa:	10a4      	asrs	r4, r4, #2
 8004dfc:	42a6      	cmp	r6, r4
 8004dfe:	d109      	bne.n	8004e14 <__libc_init_array+0x24>
 8004e00:	f001 f860 	bl	8005ec4 <_init>
 8004e04:	2600      	movs	r6, #0
 8004e06:	4d0a      	ldr	r5, [pc, #40]	; (8004e30 <__libc_init_array+0x40>)
 8004e08:	4c0a      	ldr	r4, [pc, #40]	; (8004e34 <__libc_init_array+0x44>)
 8004e0a:	1b64      	subs	r4, r4, r5
 8004e0c:	10a4      	asrs	r4, r4, #2
 8004e0e:	42a6      	cmp	r6, r4
 8004e10:	d105      	bne.n	8004e1e <__libc_init_array+0x2e>
 8004e12:	bd70      	pop	{r4, r5, r6, pc}
 8004e14:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e18:	4798      	blx	r3
 8004e1a:	3601      	adds	r6, #1
 8004e1c:	e7ee      	b.n	8004dfc <__libc_init_array+0xc>
 8004e1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e22:	4798      	blx	r3
 8004e24:	3601      	adds	r6, #1
 8004e26:	e7f2      	b.n	8004e0e <__libc_init_array+0x1e>
 8004e28:	080060e0 	.word	0x080060e0
 8004e2c:	080060e0 	.word	0x080060e0
 8004e30:	080060e0 	.word	0x080060e0
 8004e34:	080060e4 	.word	0x080060e4

08004e38 <memset>:
 8004e38:	4603      	mov	r3, r0
 8004e3a:	4402      	add	r2, r0
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d100      	bne.n	8004e42 <memset+0xa>
 8004e40:	4770      	bx	lr
 8004e42:	f803 1b01 	strb.w	r1, [r3], #1
 8004e46:	e7f9      	b.n	8004e3c <memset+0x4>

08004e48 <rand>:
 8004e48:	4b16      	ldr	r3, [pc, #88]	; (8004ea4 <rand+0x5c>)
 8004e4a:	b510      	push	{r4, lr}
 8004e4c:	681c      	ldr	r4, [r3, #0]
 8004e4e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004e50:	b9b3      	cbnz	r3, 8004e80 <rand+0x38>
 8004e52:	2018      	movs	r0, #24
 8004e54:	f000 f866 	bl	8004f24 <malloc>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	63a0      	str	r0, [r4, #56]	; 0x38
 8004e5c:	b920      	cbnz	r0, 8004e68 <rand+0x20>
 8004e5e:	214e      	movs	r1, #78	; 0x4e
 8004e60:	4b11      	ldr	r3, [pc, #68]	; (8004ea8 <rand+0x60>)
 8004e62:	4812      	ldr	r0, [pc, #72]	; (8004eac <rand+0x64>)
 8004e64:	f000 f82e 	bl	8004ec4 <__assert_func>
 8004e68:	4911      	ldr	r1, [pc, #68]	; (8004eb0 <rand+0x68>)
 8004e6a:	4b12      	ldr	r3, [pc, #72]	; (8004eb4 <rand+0x6c>)
 8004e6c:	e9c0 1300 	strd	r1, r3, [r0]
 8004e70:	4b11      	ldr	r3, [pc, #68]	; (8004eb8 <rand+0x70>)
 8004e72:	2100      	movs	r1, #0
 8004e74:	6083      	str	r3, [r0, #8]
 8004e76:	230b      	movs	r3, #11
 8004e78:	8183      	strh	r3, [r0, #12]
 8004e7a:	2001      	movs	r0, #1
 8004e7c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004e80:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8004e82:	4a0e      	ldr	r2, [pc, #56]	; (8004ebc <rand+0x74>)
 8004e84:	6920      	ldr	r0, [r4, #16]
 8004e86:	6963      	ldr	r3, [r4, #20]
 8004e88:	4342      	muls	r2, r0
 8004e8a:	490d      	ldr	r1, [pc, #52]	; (8004ec0 <rand+0x78>)
 8004e8c:	fb01 2203 	mla	r2, r1, r3, r2
 8004e90:	fba0 0101 	umull	r0, r1, r0, r1
 8004e94:	1c43      	adds	r3, r0, #1
 8004e96:	eb42 0001 	adc.w	r0, r2, r1
 8004e9a:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8004e9e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004ea2:	bd10      	pop	{r4, pc}
 8004ea4:	2000001c 	.word	0x2000001c
 8004ea8:	08005f94 	.word	0x08005f94
 8004eac:	08005fab 	.word	0x08005fab
 8004eb0:	abcd330e 	.word	0xabcd330e
 8004eb4:	e66d1234 	.word	0xe66d1234
 8004eb8:	0005deec 	.word	0x0005deec
 8004ebc:	5851f42d 	.word	0x5851f42d
 8004ec0:	4c957f2d 	.word	0x4c957f2d

08004ec4 <__assert_func>:
 8004ec4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004ec6:	4614      	mov	r4, r2
 8004ec8:	461a      	mov	r2, r3
 8004eca:	4b09      	ldr	r3, [pc, #36]	; (8004ef0 <__assert_func+0x2c>)
 8004ecc:	4605      	mov	r5, r0
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68d8      	ldr	r0, [r3, #12]
 8004ed2:	b14c      	cbz	r4, 8004ee8 <__assert_func+0x24>
 8004ed4:	4b07      	ldr	r3, [pc, #28]	; (8004ef4 <__assert_func+0x30>)
 8004ed6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004eda:	9100      	str	r1, [sp, #0]
 8004edc:	462b      	mov	r3, r5
 8004ede:	4906      	ldr	r1, [pc, #24]	; (8004ef8 <__assert_func+0x34>)
 8004ee0:	f000 f80e 	bl	8004f00 <fiprintf>
 8004ee4:	f000 fcc0 	bl	8005868 <abort>
 8004ee8:	4b04      	ldr	r3, [pc, #16]	; (8004efc <__assert_func+0x38>)
 8004eea:	461c      	mov	r4, r3
 8004eec:	e7f3      	b.n	8004ed6 <__assert_func+0x12>
 8004eee:	bf00      	nop
 8004ef0:	2000001c 	.word	0x2000001c
 8004ef4:	08006006 	.word	0x08006006
 8004ef8:	08006013 	.word	0x08006013
 8004efc:	08006041 	.word	0x08006041

08004f00 <fiprintf>:
 8004f00:	b40e      	push	{r1, r2, r3}
 8004f02:	b503      	push	{r0, r1, lr}
 8004f04:	4601      	mov	r1, r0
 8004f06:	ab03      	add	r3, sp, #12
 8004f08:	4805      	ldr	r0, [pc, #20]	; (8004f20 <fiprintf+0x20>)
 8004f0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f0e:	6800      	ldr	r0, [r0, #0]
 8004f10:	9301      	str	r3, [sp, #4]
 8004f12:	f000 f913 	bl	800513c <_vfiprintf_r>
 8004f16:	b002      	add	sp, #8
 8004f18:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f1c:	b003      	add	sp, #12
 8004f1e:	4770      	bx	lr
 8004f20:	2000001c 	.word	0x2000001c

08004f24 <malloc>:
 8004f24:	4b02      	ldr	r3, [pc, #8]	; (8004f30 <malloc+0xc>)
 8004f26:	4601      	mov	r1, r0
 8004f28:	6818      	ldr	r0, [r3, #0]
 8004f2a:	f000 b86b 	b.w	8005004 <_malloc_r>
 8004f2e:	bf00      	nop
 8004f30:	2000001c 	.word	0x2000001c

08004f34 <_free_r>:
 8004f34:	b538      	push	{r3, r4, r5, lr}
 8004f36:	4605      	mov	r5, r0
 8004f38:	2900      	cmp	r1, #0
 8004f3a:	d040      	beq.n	8004fbe <_free_r+0x8a>
 8004f3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f40:	1f0c      	subs	r4, r1, #4
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	bfb8      	it	lt
 8004f46:	18e4      	addlt	r4, r4, r3
 8004f48:	f000 fec0 	bl	8005ccc <__malloc_lock>
 8004f4c:	4a1c      	ldr	r2, [pc, #112]	; (8004fc0 <_free_r+0x8c>)
 8004f4e:	6813      	ldr	r3, [r2, #0]
 8004f50:	b933      	cbnz	r3, 8004f60 <_free_r+0x2c>
 8004f52:	6063      	str	r3, [r4, #4]
 8004f54:	6014      	str	r4, [r2, #0]
 8004f56:	4628      	mov	r0, r5
 8004f58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f5c:	f000 bebc 	b.w	8005cd8 <__malloc_unlock>
 8004f60:	42a3      	cmp	r3, r4
 8004f62:	d908      	bls.n	8004f76 <_free_r+0x42>
 8004f64:	6820      	ldr	r0, [r4, #0]
 8004f66:	1821      	adds	r1, r4, r0
 8004f68:	428b      	cmp	r3, r1
 8004f6a:	bf01      	itttt	eq
 8004f6c:	6819      	ldreq	r1, [r3, #0]
 8004f6e:	685b      	ldreq	r3, [r3, #4]
 8004f70:	1809      	addeq	r1, r1, r0
 8004f72:	6021      	streq	r1, [r4, #0]
 8004f74:	e7ed      	b.n	8004f52 <_free_r+0x1e>
 8004f76:	461a      	mov	r2, r3
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	b10b      	cbz	r3, 8004f80 <_free_r+0x4c>
 8004f7c:	42a3      	cmp	r3, r4
 8004f7e:	d9fa      	bls.n	8004f76 <_free_r+0x42>
 8004f80:	6811      	ldr	r1, [r2, #0]
 8004f82:	1850      	adds	r0, r2, r1
 8004f84:	42a0      	cmp	r0, r4
 8004f86:	d10b      	bne.n	8004fa0 <_free_r+0x6c>
 8004f88:	6820      	ldr	r0, [r4, #0]
 8004f8a:	4401      	add	r1, r0
 8004f8c:	1850      	adds	r0, r2, r1
 8004f8e:	4283      	cmp	r3, r0
 8004f90:	6011      	str	r1, [r2, #0]
 8004f92:	d1e0      	bne.n	8004f56 <_free_r+0x22>
 8004f94:	6818      	ldr	r0, [r3, #0]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	4401      	add	r1, r0
 8004f9a:	6011      	str	r1, [r2, #0]
 8004f9c:	6053      	str	r3, [r2, #4]
 8004f9e:	e7da      	b.n	8004f56 <_free_r+0x22>
 8004fa0:	d902      	bls.n	8004fa8 <_free_r+0x74>
 8004fa2:	230c      	movs	r3, #12
 8004fa4:	602b      	str	r3, [r5, #0]
 8004fa6:	e7d6      	b.n	8004f56 <_free_r+0x22>
 8004fa8:	6820      	ldr	r0, [r4, #0]
 8004faa:	1821      	adds	r1, r4, r0
 8004fac:	428b      	cmp	r3, r1
 8004fae:	bf01      	itttt	eq
 8004fb0:	6819      	ldreq	r1, [r3, #0]
 8004fb2:	685b      	ldreq	r3, [r3, #4]
 8004fb4:	1809      	addeq	r1, r1, r0
 8004fb6:	6021      	streq	r1, [r4, #0]
 8004fb8:	6063      	str	r3, [r4, #4]
 8004fba:	6054      	str	r4, [r2, #4]
 8004fbc:	e7cb      	b.n	8004f56 <_free_r+0x22>
 8004fbe:	bd38      	pop	{r3, r4, r5, pc}
 8004fc0:	200002cc 	.word	0x200002cc

08004fc4 <sbrk_aligned>:
 8004fc4:	b570      	push	{r4, r5, r6, lr}
 8004fc6:	4e0e      	ldr	r6, [pc, #56]	; (8005000 <sbrk_aligned+0x3c>)
 8004fc8:	460c      	mov	r4, r1
 8004fca:	6831      	ldr	r1, [r6, #0]
 8004fcc:	4605      	mov	r5, r0
 8004fce:	b911      	cbnz	r1, 8004fd6 <sbrk_aligned+0x12>
 8004fd0:	f000 fb7a 	bl	80056c8 <_sbrk_r>
 8004fd4:	6030      	str	r0, [r6, #0]
 8004fd6:	4621      	mov	r1, r4
 8004fd8:	4628      	mov	r0, r5
 8004fda:	f000 fb75 	bl	80056c8 <_sbrk_r>
 8004fde:	1c43      	adds	r3, r0, #1
 8004fe0:	d00a      	beq.n	8004ff8 <sbrk_aligned+0x34>
 8004fe2:	1cc4      	adds	r4, r0, #3
 8004fe4:	f024 0403 	bic.w	r4, r4, #3
 8004fe8:	42a0      	cmp	r0, r4
 8004fea:	d007      	beq.n	8004ffc <sbrk_aligned+0x38>
 8004fec:	1a21      	subs	r1, r4, r0
 8004fee:	4628      	mov	r0, r5
 8004ff0:	f000 fb6a 	bl	80056c8 <_sbrk_r>
 8004ff4:	3001      	adds	r0, #1
 8004ff6:	d101      	bne.n	8004ffc <sbrk_aligned+0x38>
 8004ff8:	f04f 34ff 	mov.w	r4, #4294967295
 8004ffc:	4620      	mov	r0, r4
 8004ffe:	bd70      	pop	{r4, r5, r6, pc}
 8005000:	200002d0 	.word	0x200002d0

08005004 <_malloc_r>:
 8005004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005008:	1ccd      	adds	r5, r1, #3
 800500a:	f025 0503 	bic.w	r5, r5, #3
 800500e:	3508      	adds	r5, #8
 8005010:	2d0c      	cmp	r5, #12
 8005012:	bf38      	it	cc
 8005014:	250c      	movcc	r5, #12
 8005016:	2d00      	cmp	r5, #0
 8005018:	4607      	mov	r7, r0
 800501a:	db01      	blt.n	8005020 <_malloc_r+0x1c>
 800501c:	42a9      	cmp	r1, r5
 800501e:	d905      	bls.n	800502c <_malloc_r+0x28>
 8005020:	230c      	movs	r3, #12
 8005022:	2600      	movs	r6, #0
 8005024:	603b      	str	r3, [r7, #0]
 8005026:	4630      	mov	r0, r6
 8005028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800502c:	4e2e      	ldr	r6, [pc, #184]	; (80050e8 <_malloc_r+0xe4>)
 800502e:	f000 fe4d 	bl	8005ccc <__malloc_lock>
 8005032:	6833      	ldr	r3, [r6, #0]
 8005034:	461c      	mov	r4, r3
 8005036:	bb34      	cbnz	r4, 8005086 <_malloc_r+0x82>
 8005038:	4629      	mov	r1, r5
 800503a:	4638      	mov	r0, r7
 800503c:	f7ff ffc2 	bl	8004fc4 <sbrk_aligned>
 8005040:	1c43      	adds	r3, r0, #1
 8005042:	4604      	mov	r4, r0
 8005044:	d14d      	bne.n	80050e2 <_malloc_r+0xde>
 8005046:	6834      	ldr	r4, [r6, #0]
 8005048:	4626      	mov	r6, r4
 800504a:	2e00      	cmp	r6, #0
 800504c:	d140      	bne.n	80050d0 <_malloc_r+0xcc>
 800504e:	6823      	ldr	r3, [r4, #0]
 8005050:	4631      	mov	r1, r6
 8005052:	4638      	mov	r0, r7
 8005054:	eb04 0803 	add.w	r8, r4, r3
 8005058:	f000 fb36 	bl	80056c8 <_sbrk_r>
 800505c:	4580      	cmp	r8, r0
 800505e:	d13a      	bne.n	80050d6 <_malloc_r+0xd2>
 8005060:	6821      	ldr	r1, [r4, #0]
 8005062:	3503      	adds	r5, #3
 8005064:	1a6d      	subs	r5, r5, r1
 8005066:	f025 0503 	bic.w	r5, r5, #3
 800506a:	3508      	adds	r5, #8
 800506c:	2d0c      	cmp	r5, #12
 800506e:	bf38      	it	cc
 8005070:	250c      	movcc	r5, #12
 8005072:	4638      	mov	r0, r7
 8005074:	4629      	mov	r1, r5
 8005076:	f7ff ffa5 	bl	8004fc4 <sbrk_aligned>
 800507a:	3001      	adds	r0, #1
 800507c:	d02b      	beq.n	80050d6 <_malloc_r+0xd2>
 800507e:	6823      	ldr	r3, [r4, #0]
 8005080:	442b      	add	r3, r5
 8005082:	6023      	str	r3, [r4, #0]
 8005084:	e00e      	b.n	80050a4 <_malloc_r+0xa0>
 8005086:	6822      	ldr	r2, [r4, #0]
 8005088:	1b52      	subs	r2, r2, r5
 800508a:	d41e      	bmi.n	80050ca <_malloc_r+0xc6>
 800508c:	2a0b      	cmp	r2, #11
 800508e:	d916      	bls.n	80050be <_malloc_r+0xba>
 8005090:	1961      	adds	r1, r4, r5
 8005092:	42a3      	cmp	r3, r4
 8005094:	6025      	str	r5, [r4, #0]
 8005096:	bf18      	it	ne
 8005098:	6059      	strne	r1, [r3, #4]
 800509a:	6863      	ldr	r3, [r4, #4]
 800509c:	bf08      	it	eq
 800509e:	6031      	streq	r1, [r6, #0]
 80050a0:	5162      	str	r2, [r4, r5]
 80050a2:	604b      	str	r3, [r1, #4]
 80050a4:	4638      	mov	r0, r7
 80050a6:	f104 060b 	add.w	r6, r4, #11
 80050aa:	f000 fe15 	bl	8005cd8 <__malloc_unlock>
 80050ae:	f026 0607 	bic.w	r6, r6, #7
 80050b2:	1d23      	adds	r3, r4, #4
 80050b4:	1af2      	subs	r2, r6, r3
 80050b6:	d0b6      	beq.n	8005026 <_malloc_r+0x22>
 80050b8:	1b9b      	subs	r3, r3, r6
 80050ba:	50a3      	str	r3, [r4, r2]
 80050bc:	e7b3      	b.n	8005026 <_malloc_r+0x22>
 80050be:	6862      	ldr	r2, [r4, #4]
 80050c0:	42a3      	cmp	r3, r4
 80050c2:	bf0c      	ite	eq
 80050c4:	6032      	streq	r2, [r6, #0]
 80050c6:	605a      	strne	r2, [r3, #4]
 80050c8:	e7ec      	b.n	80050a4 <_malloc_r+0xa0>
 80050ca:	4623      	mov	r3, r4
 80050cc:	6864      	ldr	r4, [r4, #4]
 80050ce:	e7b2      	b.n	8005036 <_malloc_r+0x32>
 80050d0:	4634      	mov	r4, r6
 80050d2:	6876      	ldr	r6, [r6, #4]
 80050d4:	e7b9      	b.n	800504a <_malloc_r+0x46>
 80050d6:	230c      	movs	r3, #12
 80050d8:	4638      	mov	r0, r7
 80050da:	603b      	str	r3, [r7, #0]
 80050dc:	f000 fdfc 	bl	8005cd8 <__malloc_unlock>
 80050e0:	e7a1      	b.n	8005026 <_malloc_r+0x22>
 80050e2:	6025      	str	r5, [r4, #0]
 80050e4:	e7de      	b.n	80050a4 <_malloc_r+0xa0>
 80050e6:	bf00      	nop
 80050e8:	200002cc 	.word	0x200002cc

080050ec <__sfputc_r>:
 80050ec:	6893      	ldr	r3, [r2, #8]
 80050ee:	b410      	push	{r4}
 80050f0:	3b01      	subs	r3, #1
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	6093      	str	r3, [r2, #8]
 80050f6:	da07      	bge.n	8005108 <__sfputc_r+0x1c>
 80050f8:	6994      	ldr	r4, [r2, #24]
 80050fa:	42a3      	cmp	r3, r4
 80050fc:	db01      	blt.n	8005102 <__sfputc_r+0x16>
 80050fe:	290a      	cmp	r1, #10
 8005100:	d102      	bne.n	8005108 <__sfputc_r+0x1c>
 8005102:	bc10      	pop	{r4}
 8005104:	f000 baf0 	b.w	80056e8 <__swbuf_r>
 8005108:	6813      	ldr	r3, [r2, #0]
 800510a:	1c58      	adds	r0, r3, #1
 800510c:	6010      	str	r0, [r2, #0]
 800510e:	7019      	strb	r1, [r3, #0]
 8005110:	4608      	mov	r0, r1
 8005112:	bc10      	pop	{r4}
 8005114:	4770      	bx	lr

08005116 <__sfputs_r>:
 8005116:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005118:	4606      	mov	r6, r0
 800511a:	460f      	mov	r7, r1
 800511c:	4614      	mov	r4, r2
 800511e:	18d5      	adds	r5, r2, r3
 8005120:	42ac      	cmp	r4, r5
 8005122:	d101      	bne.n	8005128 <__sfputs_r+0x12>
 8005124:	2000      	movs	r0, #0
 8005126:	e007      	b.n	8005138 <__sfputs_r+0x22>
 8005128:	463a      	mov	r2, r7
 800512a:	4630      	mov	r0, r6
 800512c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005130:	f7ff ffdc 	bl	80050ec <__sfputc_r>
 8005134:	1c43      	adds	r3, r0, #1
 8005136:	d1f3      	bne.n	8005120 <__sfputs_r+0xa>
 8005138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800513c <_vfiprintf_r>:
 800513c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005140:	460d      	mov	r5, r1
 8005142:	4614      	mov	r4, r2
 8005144:	4698      	mov	r8, r3
 8005146:	4606      	mov	r6, r0
 8005148:	b09d      	sub	sp, #116	; 0x74
 800514a:	b118      	cbz	r0, 8005154 <_vfiprintf_r+0x18>
 800514c:	6983      	ldr	r3, [r0, #24]
 800514e:	b90b      	cbnz	r3, 8005154 <_vfiprintf_r+0x18>
 8005150:	f000 fca8 	bl	8005aa4 <__sinit>
 8005154:	4b89      	ldr	r3, [pc, #548]	; (800537c <_vfiprintf_r+0x240>)
 8005156:	429d      	cmp	r5, r3
 8005158:	d11b      	bne.n	8005192 <_vfiprintf_r+0x56>
 800515a:	6875      	ldr	r5, [r6, #4]
 800515c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800515e:	07d9      	lsls	r1, r3, #31
 8005160:	d405      	bmi.n	800516e <_vfiprintf_r+0x32>
 8005162:	89ab      	ldrh	r3, [r5, #12]
 8005164:	059a      	lsls	r2, r3, #22
 8005166:	d402      	bmi.n	800516e <_vfiprintf_r+0x32>
 8005168:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800516a:	f000 fd39 	bl	8005be0 <__retarget_lock_acquire_recursive>
 800516e:	89ab      	ldrh	r3, [r5, #12]
 8005170:	071b      	lsls	r3, r3, #28
 8005172:	d501      	bpl.n	8005178 <_vfiprintf_r+0x3c>
 8005174:	692b      	ldr	r3, [r5, #16]
 8005176:	b9eb      	cbnz	r3, 80051b4 <_vfiprintf_r+0x78>
 8005178:	4629      	mov	r1, r5
 800517a:	4630      	mov	r0, r6
 800517c:	f000 fb06 	bl	800578c <__swsetup_r>
 8005180:	b1c0      	cbz	r0, 80051b4 <_vfiprintf_r+0x78>
 8005182:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005184:	07dc      	lsls	r4, r3, #31
 8005186:	d50e      	bpl.n	80051a6 <_vfiprintf_r+0x6a>
 8005188:	f04f 30ff 	mov.w	r0, #4294967295
 800518c:	b01d      	add	sp, #116	; 0x74
 800518e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005192:	4b7b      	ldr	r3, [pc, #492]	; (8005380 <_vfiprintf_r+0x244>)
 8005194:	429d      	cmp	r5, r3
 8005196:	d101      	bne.n	800519c <_vfiprintf_r+0x60>
 8005198:	68b5      	ldr	r5, [r6, #8]
 800519a:	e7df      	b.n	800515c <_vfiprintf_r+0x20>
 800519c:	4b79      	ldr	r3, [pc, #484]	; (8005384 <_vfiprintf_r+0x248>)
 800519e:	429d      	cmp	r5, r3
 80051a0:	bf08      	it	eq
 80051a2:	68f5      	ldreq	r5, [r6, #12]
 80051a4:	e7da      	b.n	800515c <_vfiprintf_r+0x20>
 80051a6:	89ab      	ldrh	r3, [r5, #12]
 80051a8:	0598      	lsls	r0, r3, #22
 80051aa:	d4ed      	bmi.n	8005188 <_vfiprintf_r+0x4c>
 80051ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80051ae:	f000 fd18 	bl	8005be2 <__retarget_lock_release_recursive>
 80051b2:	e7e9      	b.n	8005188 <_vfiprintf_r+0x4c>
 80051b4:	2300      	movs	r3, #0
 80051b6:	9309      	str	r3, [sp, #36]	; 0x24
 80051b8:	2320      	movs	r3, #32
 80051ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80051be:	2330      	movs	r3, #48	; 0x30
 80051c0:	f04f 0901 	mov.w	r9, #1
 80051c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80051c8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005388 <_vfiprintf_r+0x24c>
 80051cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80051d0:	4623      	mov	r3, r4
 80051d2:	469a      	mov	sl, r3
 80051d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80051d8:	b10a      	cbz	r2, 80051de <_vfiprintf_r+0xa2>
 80051da:	2a25      	cmp	r2, #37	; 0x25
 80051dc:	d1f9      	bne.n	80051d2 <_vfiprintf_r+0x96>
 80051de:	ebba 0b04 	subs.w	fp, sl, r4
 80051e2:	d00b      	beq.n	80051fc <_vfiprintf_r+0xc0>
 80051e4:	465b      	mov	r3, fp
 80051e6:	4622      	mov	r2, r4
 80051e8:	4629      	mov	r1, r5
 80051ea:	4630      	mov	r0, r6
 80051ec:	f7ff ff93 	bl	8005116 <__sfputs_r>
 80051f0:	3001      	adds	r0, #1
 80051f2:	f000 80aa 	beq.w	800534a <_vfiprintf_r+0x20e>
 80051f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80051f8:	445a      	add	r2, fp
 80051fa:	9209      	str	r2, [sp, #36]	; 0x24
 80051fc:	f89a 3000 	ldrb.w	r3, [sl]
 8005200:	2b00      	cmp	r3, #0
 8005202:	f000 80a2 	beq.w	800534a <_vfiprintf_r+0x20e>
 8005206:	2300      	movs	r3, #0
 8005208:	f04f 32ff 	mov.w	r2, #4294967295
 800520c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005210:	f10a 0a01 	add.w	sl, sl, #1
 8005214:	9304      	str	r3, [sp, #16]
 8005216:	9307      	str	r3, [sp, #28]
 8005218:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800521c:	931a      	str	r3, [sp, #104]	; 0x68
 800521e:	4654      	mov	r4, sl
 8005220:	2205      	movs	r2, #5
 8005222:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005226:	4858      	ldr	r0, [pc, #352]	; (8005388 <_vfiprintf_r+0x24c>)
 8005228:	f000 fd42 	bl	8005cb0 <memchr>
 800522c:	9a04      	ldr	r2, [sp, #16]
 800522e:	b9d8      	cbnz	r0, 8005268 <_vfiprintf_r+0x12c>
 8005230:	06d1      	lsls	r1, r2, #27
 8005232:	bf44      	itt	mi
 8005234:	2320      	movmi	r3, #32
 8005236:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800523a:	0713      	lsls	r3, r2, #28
 800523c:	bf44      	itt	mi
 800523e:	232b      	movmi	r3, #43	; 0x2b
 8005240:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005244:	f89a 3000 	ldrb.w	r3, [sl]
 8005248:	2b2a      	cmp	r3, #42	; 0x2a
 800524a:	d015      	beq.n	8005278 <_vfiprintf_r+0x13c>
 800524c:	4654      	mov	r4, sl
 800524e:	2000      	movs	r0, #0
 8005250:	f04f 0c0a 	mov.w	ip, #10
 8005254:	9a07      	ldr	r2, [sp, #28]
 8005256:	4621      	mov	r1, r4
 8005258:	f811 3b01 	ldrb.w	r3, [r1], #1
 800525c:	3b30      	subs	r3, #48	; 0x30
 800525e:	2b09      	cmp	r3, #9
 8005260:	d94e      	bls.n	8005300 <_vfiprintf_r+0x1c4>
 8005262:	b1b0      	cbz	r0, 8005292 <_vfiprintf_r+0x156>
 8005264:	9207      	str	r2, [sp, #28]
 8005266:	e014      	b.n	8005292 <_vfiprintf_r+0x156>
 8005268:	eba0 0308 	sub.w	r3, r0, r8
 800526c:	fa09 f303 	lsl.w	r3, r9, r3
 8005270:	4313      	orrs	r3, r2
 8005272:	46a2      	mov	sl, r4
 8005274:	9304      	str	r3, [sp, #16]
 8005276:	e7d2      	b.n	800521e <_vfiprintf_r+0xe2>
 8005278:	9b03      	ldr	r3, [sp, #12]
 800527a:	1d19      	adds	r1, r3, #4
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	9103      	str	r1, [sp, #12]
 8005280:	2b00      	cmp	r3, #0
 8005282:	bfbb      	ittet	lt
 8005284:	425b      	neglt	r3, r3
 8005286:	f042 0202 	orrlt.w	r2, r2, #2
 800528a:	9307      	strge	r3, [sp, #28]
 800528c:	9307      	strlt	r3, [sp, #28]
 800528e:	bfb8      	it	lt
 8005290:	9204      	strlt	r2, [sp, #16]
 8005292:	7823      	ldrb	r3, [r4, #0]
 8005294:	2b2e      	cmp	r3, #46	; 0x2e
 8005296:	d10c      	bne.n	80052b2 <_vfiprintf_r+0x176>
 8005298:	7863      	ldrb	r3, [r4, #1]
 800529a:	2b2a      	cmp	r3, #42	; 0x2a
 800529c:	d135      	bne.n	800530a <_vfiprintf_r+0x1ce>
 800529e:	9b03      	ldr	r3, [sp, #12]
 80052a0:	3402      	adds	r4, #2
 80052a2:	1d1a      	adds	r2, r3, #4
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	9203      	str	r2, [sp, #12]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	bfb8      	it	lt
 80052ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80052b0:	9305      	str	r3, [sp, #20]
 80052b2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800538c <_vfiprintf_r+0x250>
 80052b6:	2203      	movs	r2, #3
 80052b8:	4650      	mov	r0, sl
 80052ba:	7821      	ldrb	r1, [r4, #0]
 80052bc:	f000 fcf8 	bl	8005cb0 <memchr>
 80052c0:	b140      	cbz	r0, 80052d4 <_vfiprintf_r+0x198>
 80052c2:	2340      	movs	r3, #64	; 0x40
 80052c4:	eba0 000a 	sub.w	r0, r0, sl
 80052c8:	fa03 f000 	lsl.w	r0, r3, r0
 80052cc:	9b04      	ldr	r3, [sp, #16]
 80052ce:	3401      	adds	r4, #1
 80052d0:	4303      	orrs	r3, r0
 80052d2:	9304      	str	r3, [sp, #16]
 80052d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052d8:	2206      	movs	r2, #6
 80052da:	482d      	ldr	r0, [pc, #180]	; (8005390 <_vfiprintf_r+0x254>)
 80052dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80052e0:	f000 fce6 	bl	8005cb0 <memchr>
 80052e4:	2800      	cmp	r0, #0
 80052e6:	d03f      	beq.n	8005368 <_vfiprintf_r+0x22c>
 80052e8:	4b2a      	ldr	r3, [pc, #168]	; (8005394 <_vfiprintf_r+0x258>)
 80052ea:	bb1b      	cbnz	r3, 8005334 <_vfiprintf_r+0x1f8>
 80052ec:	9b03      	ldr	r3, [sp, #12]
 80052ee:	3307      	adds	r3, #7
 80052f0:	f023 0307 	bic.w	r3, r3, #7
 80052f4:	3308      	adds	r3, #8
 80052f6:	9303      	str	r3, [sp, #12]
 80052f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052fa:	443b      	add	r3, r7
 80052fc:	9309      	str	r3, [sp, #36]	; 0x24
 80052fe:	e767      	b.n	80051d0 <_vfiprintf_r+0x94>
 8005300:	460c      	mov	r4, r1
 8005302:	2001      	movs	r0, #1
 8005304:	fb0c 3202 	mla	r2, ip, r2, r3
 8005308:	e7a5      	b.n	8005256 <_vfiprintf_r+0x11a>
 800530a:	2300      	movs	r3, #0
 800530c:	f04f 0c0a 	mov.w	ip, #10
 8005310:	4619      	mov	r1, r3
 8005312:	3401      	adds	r4, #1
 8005314:	9305      	str	r3, [sp, #20]
 8005316:	4620      	mov	r0, r4
 8005318:	f810 2b01 	ldrb.w	r2, [r0], #1
 800531c:	3a30      	subs	r2, #48	; 0x30
 800531e:	2a09      	cmp	r2, #9
 8005320:	d903      	bls.n	800532a <_vfiprintf_r+0x1ee>
 8005322:	2b00      	cmp	r3, #0
 8005324:	d0c5      	beq.n	80052b2 <_vfiprintf_r+0x176>
 8005326:	9105      	str	r1, [sp, #20]
 8005328:	e7c3      	b.n	80052b2 <_vfiprintf_r+0x176>
 800532a:	4604      	mov	r4, r0
 800532c:	2301      	movs	r3, #1
 800532e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005332:	e7f0      	b.n	8005316 <_vfiprintf_r+0x1da>
 8005334:	ab03      	add	r3, sp, #12
 8005336:	9300      	str	r3, [sp, #0]
 8005338:	462a      	mov	r2, r5
 800533a:	4630      	mov	r0, r6
 800533c:	4b16      	ldr	r3, [pc, #88]	; (8005398 <_vfiprintf_r+0x25c>)
 800533e:	a904      	add	r1, sp, #16
 8005340:	f3af 8000 	nop.w
 8005344:	4607      	mov	r7, r0
 8005346:	1c78      	adds	r0, r7, #1
 8005348:	d1d6      	bne.n	80052f8 <_vfiprintf_r+0x1bc>
 800534a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800534c:	07d9      	lsls	r1, r3, #31
 800534e:	d405      	bmi.n	800535c <_vfiprintf_r+0x220>
 8005350:	89ab      	ldrh	r3, [r5, #12]
 8005352:	059a      	lsls	r2, r3, #22
 8005354:	d402      	bmi.n	800535c <_vfiprintf_r+0x220>
 8005356:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005358:	f000 fc43 	bl	8005be2 <__retarget_lock_release_recursive>
 800535c:	89ab      	ldrh	r3, [r5, #12]
 800535e:	065b      	lsls	r3, r3, #25
 8005360:	f53f af12 	bmi.w	8005188 <_vfiprintf_r+0x4c>
 8005364:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005366:	e711      	b.n	800518c <_vfiprintf_r+0x50>
 8005368:	ab03      	add	r3, sp, #12
 800536a:	9300      	str	r3, [sp, #0]
 800536c:	462a      	mov	r2, r5
 800536e:	4630      	mov	r0, r6
 8005370:	4b09      	ldr	r3, [pc, #36]	; (8005398 <_vfiprintf_r+0x25c>)
 8005372:	a904      	add	r1, sp, #16
 8005374:	f000 f882 	bl	800547c <_printf_i>
 8005378:	e7e4      	b.n	8005344 <_vfiprintf_r+0x208>
 800537a:	bf00      	nop
 800537c:	08006098 	.word	0x08006098
 8005380:	080060b8 	.word	0x080060b8
 8005384:	08006078 	.word	0x08006078
 8005388:	08006042 	.word	0x08006042
 800538c:	08006048 	.word	0x08006048
 8005390:	0800604c 	.word	0x0800604c
 8005394:	00000000 	.word	0x00000000
 8005398:	08005117 	.word	0x08005117

0800539c <_printf_common>:
 800539c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053a0:	4616      	mov	r6, r2
 80053a2:	4699      	mov	r9, r3
 80053a4:	688a      	ldr	r2, [r1, #8]
 80053a6:	690b      	ldr	r3, [r1, #16]
 80053a8:	4607      	mov	r7, r0
 80053aa:	4293      	cmp	r3, r2
 80053ac:	bfb8      	it	lt
 80053ae:	4613      	movlt	r3, r2
 80053b0:	6033      	str	r3, [r6, #0]
 80053b2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80053b6:	460c      	mov	r4, r1
 80053b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80053bc:	b10a      	cbz	r2, 80053c2 <_printf_common+0x26>
 80053be:	3301      	adds	r3, #1
 80053c0:	6033      	str	r3, [r6, #0]
 80053c2:	6823      	ldr	r3, [r4, #0]
 80053c4:	0699      	lsls	r1, r3, #26
 80053c6:	bf42      	ittt	mi
 80053c8:	6833      	ldrmi	r3, [r6, #0]
 80053ca:	3302      	addmi	r3, #2
 80053cc:	6033      	strmi	r3, [r6, #0]
 80053ce:	6825      	ldr	r5, [r4, #0]
 80053d0:	f015 0506 	ands.w	r5, r5, #6
 80053d4:	d106      	bne.n	80053e4 <_printf_common+0x48>
 80053d6:	f104 0a19 	add.w	sl, r4, #25
 80053da:	68e3      	ldr	r3, [r4, #12]
 80053dc:	6832      	ldr	r2, [r6, #0]
 80053de:	1a9b      	subs	r3, r3, r2
 80053e0:	42ab      	cmp	r3, r5
 80053e2:	dc28      	bgt.n	8005436 <_printf_common+0x9a>
 80053e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80053e8:	1e13      	subs	r3, r2, #0
 80053ea:	6822      	ldr	r2, [r4, #0]
 80053ec:	bf18      	it	ne
 80053ee:	2301      	movne	r3, #1
 80053f0:	0692      	lsls	r2, r2, #26
 80053f2:	d42d      	bmi.n	8005450 <_printf_common+0xb4>
 80053f4:	4649      	mov	r1, r9
 80053f6:	4638      	mov	r0, r7
 80053f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80053fc:	47c0      	blx	r8
 80053fe:	3001      	adds	r0, #1
 8005400:	d020      	beq.n	8005444 <_printf_common+0xa8>
 8005402:	6823      	ldr	r3, [r4, #0]
 8005404:	68e5      	ldr	r5, [r4, #12]
 8005406:	f003 0306 	and.w	r3, r3, #6
 800540a:	2b04      	cmp	r3, #4
 800540c:	bf18      	it	ne
 800540e:	2500      	movne	r5, #0
 8005410:	6832      	ldr	r2, [r6, #0]
 8005412:	f04f 0600 	mov.w	r6, #0
 8005416:	68a3      	ldr	r3, [r4, #8]
 8005418:	bf08      	it	eq
 800541a:	1aad      	subeq	r5, r5, r2
 800541c:	6922      	ldr	r2, [r4, #16]
 800541e:	bf08      	it	eq
 8005420:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005424:	4293      	cmp	r3, r2
 8005426:	bfc4      	itt	gt
 8005428:	1a9b      	subgt	r3, r3, r2
 800542a:	18ed      	addgt	r5, r5, r3
 800542c:	341a      	adds	r4, #26
 800542e:	42b5      	cmp	r5, r6
 8005430:	d11a      	bne.n	8005468 <_printf_common+0xcc>
 8005432:	2000      	movs	r0, #0
 8005434:	e008      	b.n	8005448 <_printf_common+0xac>
 8005436:	2301      	movs	r3, #1
 8005438:	4652      	mov	r2, sl
 800543a:	4649      	mov	r1, r9
 800543c:	4638      	mov	r0, r7
 800543e:	47c0      	blx	r8
 8005440:	3001      	adds	r0, #1
 8005442:	d103      	bne.n	800544c <_printf_common+0xb0>
 8005444:	f04f 30ff 	mov.w	r0, #4294967295
 8005448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800544c:	3501      	adds	r5, #1
 800544e:	e7c4      	b.n	80053da <_printf_common+0x3e>
 8005450:	2030      	movs	r0, #48	; 0x30
 8005452:	18e1      	adds	r1, r4, r3
 8005454:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005458:	1c5a      	adds	r2, r3, #1
 800545a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800545e:	4422      	add	r2, r4
 8005460:	3302      	adds	r3, #2
 8005462:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005466:	e7c5      	b.n	80053f4 <_printf_common+0x58>
 8005468:	2301      	movs	r3, #1
 800546a:	4622      	mov	r2, r4
 800546c:	4649      	mov	r1, r9
 800546e:	4638      	mov	r0, r7
 8005470:	47c0      	blx	r8
 8005472:	3001      	adds	r0, #1
 8005474:	d0e6      	beq.n	8005444 <_printf_common+0xa8>
 8005476:	3601      	adds	r6, #1
 8005478:	e7d9      	b.n	800542e <_printf_common+0x92>
	...

0800547c <_printf_i>:
 800547c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005480:	7e0f      	ldrb	r7, [r1, #24]
 8005482:	4691      	mov	r9, r2
 8005484:	2f78      	cmp	r7, #120	; 0x78
 8005486:	4680      	mov	r8, r0
 8005488:	460c      	mov	r4, r1
 800548a:	469a      	mov	sl, r3
 800548c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800548e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005492:	d807      	bhi.n	80054a4 <_printf_i+0x28>
 8005494:	2f62      	cmp	r7, #98	; 0x62
 8005496:	d80a      	bhi.n	80054ae <_printf_i+0x32>
 8005498:	2f00      	cmp	r7, #0
 800549a:	f000 80d9 	beq.w	8005650 <_printf_i+0x1d4>
 800549e:	2f58      	cmp	r7, #88	; 0x58
 80054a0:	f000 80a4 	beq.w	80055ec <_printf_i+0x170>
 80054a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80054ac:	e03a      	b.n	8005524 <_printf_i+0xa8>
 80054ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80054b2:	2b15      	cmp	r3, #21
 80054b4:	d8f6      	bhi.n	80054a4 <_printf_i+0x28>
 80054b6:	a101      	add	r1, pc, #4	; (adr r1, 80054bc <_printf_i+0x40>)
 80054b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054bc:	08005515 	.word	0x08005515
 80054c0:	08005529 	.word	0x08005529
 80054c4:	080054a5 	.word	0x080054a5
 80054c8:	080054a5 	.word	0x080054a5
 80054cc:	080054a5 	.word	0x080054a5
 80054d0:	080054a5 	.word	0x080054a5
 80054d4:	08005529 	.word	0x08005529
 80054d8:	080054a5 	.word	0x080054a5
 80054dc:	080054a5 	.word	0x080054a5
 80054e0:	080054a5 	.word	0x080054a5
 80054e4:	080054a5 	.word	0x080054a5
 80054e8:	08005637 	.word	0x08005637
 80054ec:	08005559 	.word	0x08005559
 80054f0:	08005619 	.word	0x08005619
 80054f4:	080054a5 	.word	0x080054a5
 80054f8:	080054a5 	.word	0x080054a5
 80054fc:	08005659 	.word	0x08005659
 8005500:	080054a5 	.word	0x080054a5
 8005504:	08005559 	.word	0x08005559
 8005508:	080054a5 	.word	0x080054a5
 800550c:	080054a5 	.word	0x080054a5
 8005510:	08005621 	.word	0x08005621
 8005514:	682b      	ldr	r3, [r5, #0]
 8005516:	1d1a      	adds	r2, r3, #4
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	602a      	str	r2, [r5, #0]
 800551c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005520:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005524:	2301      	movs	r3, #1
 8005526:	e0a4      	b.n	8005672 <_printf_i+0x1f6>
 8005528:	6820      	ldr	r0, [r4, #0]
 800552a:	6829      	ldr	r1, [r5, #0]
 800552c:	0606      	lsls	r6, r0, #24
 800552e:	f101 0304 	add.w	r3, r1, #4
 8005532:	d50a      	bpl.n	800554a <_printf_i+0xce>
 8005534:	680e      	ldr	r6, [r1, #0]
 8005536:	602b      	str	r3, [r5, #0]
 8005538:	2e00      	cmp	r6, #0
 800553a:	da03      	bge.n	8005544 <_printf_i+0xc8>
 800553c:	232d      	movs	r3, #45	; 0x2d
 800553e:	4276      	negs	r6, r6
 8005540:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005544:	230a      	movs	r3, #10
 8005546:	485e      	ldr	r0, [pc, #376]	; (80056c0 <_printf_i+0x244>)
 8005548:	e019      	b.n	800557e <_printf_i+0x102>
 800554a:	680e      	ldr	r6, [r1, #0]
 800554c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005550:	602b      	str	r3, [r5, #0]
 8005552:	bf18      	it	ne
 8005554:	b236      	sxthne	r6, r6
 8005556:	e7ef      	b.n	8005538 <_printf_i+0xbc>
 8005558:	682b      	ldr	r3, [r5, #0]
 800555a:	6820      	ldr	r0, [r4, #0]
 800555c:	1d19      	adds	r1, r3, #4
 800555e:	6029      	str	r1, [r5, #0]
 8005560:	0601      	lsls	r1, r0, #24
 8005562:	d501      	bpl.n	8005568 <_printf_i+0xec>
 8005564:	681e      	ldr	r6, [r3, #0]
 8005566:	e002      	b.n	800556e <_printf_i+0xf2>
 8005568:	0646      	lsls	r6, r0, #25
 800556a:	d5fb      	bpl.n	8005564 <_printf_i+0xe8>
 800556c:	881e      	ldrh	r6, [r3, #0]
 800556e:	2f6f      	cmp	r7, #111	; 0x6f
 8005570:	bf0c      	ite	eq
 8005572:	2308      	moveq	r3, #8
 8005574:	230a      	movne	r3, #10
 8005576:	4852      	ldr	r0, [pc, #328]	; (80056c0 <_printf_i+0x244>)
 8005578:	2100      	movs	r1, #0
 800557a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800557e:	6865      	ldr	r5, [r4, #4]
 8005580:	2d00      	cmp	r5, #0
 8005582:	bfa8      	it	ge
 8005584:	6821      	ldrge	r1, [r4, #0]
 8005586:	60a5      	str	r5, [r4, #8]
 8005588:	bfa4      	itt	ge
 800558a:	f021 0104 	bicge.w	r1, r1, #4
 800558e:	6021      	strge	r1, [r4, #0]
 8005590:	b90e      	cbnz	r6, 8005596 <_printf_i+0x11a>
 8005592:	2d00      	cmp	r5, #0
 8005594:	d04d      	beq.n	8005632 <_printf_i+0x1b6>
 8005596:	4615      	mov	r5, r2
 8005598:	fbb6 f1f3 	udiv	r1, r6, r3
 800559c:	fb03 6711 	mls	r7, r3, r1, r6
 80055a0:	5dc7      	ldrb	r7, [r0, r7]
 80055a2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80055a6:	4637      	mov	r7, r6
 80055a8:	42bb      	cmp	r3, r7
 80055aa:	460e      	mov	r6, r1
 80055ac:	d9f4      	bls.n	8005598 <_printf_i+0x11c>
 80055ae:	2b08      	cmp	r3, #8
 80055b0:	d10b      	bne.n	80055ca <_printf_i+0x14e>
 80055b2:	6823      	ldr	r3, [r4, #0]
 80055b4:	07de      	lsls	r6, r3, #31
 80055b6:	d508      	bpl.n	80055ca <_printf_i+0x14e>
 80055b8:	6923      	ldr	r3, [r4, #16]
 80055ba:	6861      	ldr	r1, [r4, #4]
 80055bc:	4299      	cmp	r1, r3
 80055be:	bfde      	ittt	le
 80055c0:	2330      	movle	r3, #48	; 0x30
 80055c2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80055c6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80055ca:	1b52      	subs	r2, r2, r5
 80055cc:	6122      	str	r2, [r4, #16]
 80055ce:	464b      	mov	r3, r9
 80055d0:	4621      	mov	r1, r4
 80055d2:	4640      	mov	r0, r8
 80055d4:	f8cd a000 	str.w	sl, [sp]
 80055d8:	aa03      	add	r2, sp, #12
 80055da:	f7ff fedf 	bl	800539c <_printf_common>
 80055de:	3001      	adds	r0, #1
 80055e0:	d14c      	bne.n	800567c <_printf_i+0x200>
 80055e2:	f04f 30ff 	mov.w	r0, #4294967295
 80055e6:	b004      	add	sp, #16
 80055e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055ec:	4834      	ldr	r0, [pc, #208]	; (80056c0 <_printf_i+0x244>)
 80055ee:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80055f2:	6829      	ldr	r1, [r5, #0]
 80055f4:	6823      	ldr	r3, [r4, #0]
 80055f6:	f851 6b04 	ldr.w	r6, [r1], #4
 80055fa:	6029      	str	r1, [r5, #0]
 80055fc:	061d      	lsls	r5, r3, #24
 80055fe:	d514      	bpl.n	800562a <_printf_i+0x1ae>
 8005600:	07df      	lsls	r7, r3, #31
 8005602:	bf44      	itt	mi
 8005604:	f043 0320 	orrmi.w	r3, r3, #32
 8005608:	6023      	strmi	r3, [r4, #0]
 800560a:	b91e      	cbnz	r6, 8005614 <_printf_i+0x198>
 800560c:	6823      	ldr	r3, [r4, #0]
 800560e:	f023 0320 	bic.w	r3, r3, #32
 8005612:	6023      	str	r3, [r4, #0]
 8005614:	2310      	movs	r3, #16
 8005616:	e7af      	b.n	8005578 <_printf_i+0xfc>
 8005618:	6823      	ldr	r3, [r4, #0]
 800561a:	f043 0320 	orr.w	r3, r3, #32
 800561e:	6023      	str	r3, [r4, #0]
 8005620:	2378      	movs	r3, #120	; 0x78
 8005622:	4828      	ldr	r0, [pc, #160]	; (80056c4 <_printf_i+0x248>)
 8005624:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005628:	e7e3      	b.n	80055f2 <_printf_i+0x176>
 800562a:	0659      	lsls	r1, r3, #25
 800562c:	bf48      	it	mi
 800562e:	b2b6      	uxthmi	r6, r6
 8005630:	e7e6      	b.n	8005600 <_printf_i+0x184>
 8005632:	4615      	mov	r5, r2
 8005634:	e7bb      	b.n	80055ae <_printf_i+0x132>
 8005636:	682b      	ldr	r3, [r5, #0]
 8005638:	6826      	ldr	r6, [r4, #0]
 800563a:	1d18      	adds	r0, r3, #4
 800563c:	6961      	ldr	r1, [r4, #20]
 800563e:	6028      	str	r0, [r5, #0]
 8005640:	0635      	lsls	r5, r6, #24
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	d501      	bpl.n	800564a <_printf_i+0x1ce>
 8005646:	6019      	str	r1, [r3, #0]
 8005648:	e002      	b.n	8005650 <_printf_i+0x1d4>
 800564a:	0670      	lsls	r0, r6, #25
 800564c:	d5fb      	bpl.n	8005646 <_printf_i+0x1ca>
 800564e:	8019      	strh	r1, [r3, #0]
 8005650:	2300      	movs	r3, #0
 8005652:	4615      	mov	r5, r2
 8005654:	6123      	str	r3, [r4, #16]
 8005656:	e7ba      	b.n	80055ce <_printf_i+0x152>
 8005658:	682b      	ldr	r3, [r5, #0]
 800565a:	2100      	movs	r1, #0
 800565c:	1d1a      	adds	r2, r3, #4
 800565e:	602a      	str	r2, [r5, #0]
 8005660:	681d      	ldr	r5, [r3, #0]
 8005662:	6862      	ldr	r2, [r4, #4]
 8005664:	4628      	mov	r0, r5
 8005666:	f000 fb23 	bl	8005cb0 <memchr>
 800566a:	b108      	cbz	r0, 8005670 <_printf_i+0x1f4>
 800566c:	1b40      	subs	r0, r0, r5
 800566e:	6060      	str	r0, [r4, #4]
 8005670:	6863      	ldr	r3, [r4, #4]
 8005672:	6123      	str	r3, [r4, #16]
 8005674:	2300      	movs	r3, #0
 8005676:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800567a:	e7a8      	b.n	80055ce <_printf_i+0x152>
 800567c:	462a      	mov	r2, r5
 800567e:	4649      	mov	r1, r9
 8005680:	4640      	mov	r0, r8
 8005682:	6923      	ldr	r3, [r4, #16]
 8005684:	47d0      	blx	sl
 8005686:	3001      	adds	r0, #1
 8005688:	d0ab      	beq.n	80055e2 <_printf_i+0x166>
 800568a:	6823      	ldr	r3, [r4, #0]
 800568c:	079b      	lsls	r3, r3, #30
 800568e:	d413      	bmi.n	80056b8 <_printf_i+0x23c>
 8005690:	68e0      	ldr	r0, [r4, #12]
 8005692:	9b03      	ldr	r3, [sp, #12]
 8005694:	4298      	cmp	r0, r3
 8005696:	bfb8      	it	lt
 8005698:	4618      	movlt	r0, r3
 800569a:	e7a4      	b.n	80055e6 <_printf_i+0x16a>
 800569c:	2301      	movs	r3, #1
 800569e:	4632      	mov	r2, r6
 80056a0:	4649      	mov	r1, r9
 80056a2:	4640      	mov	r0, r8
 80056a4:	47d0      	blx	sl
 80056a6:	3001      	adds	r0, #1
 80056a8:	d09b      	beq.n	80055e2 <_printf_i+0x166>
 80056aa:	3501      	adds	r5, #1
 80056ac:	68e3      	ldr	r3, [r4, #12]
 80056ae:	9903      	ldr	r1, [sp, #12]
 80056b0:	1a5b      	subs	r3, r3, r1
 80056b2:	42ab      	cmp	r3, r5
 80056b4:	dcf2      	bgt.n	800569c <_printf_i+0x220>
 80056b6:	e7eb      	b.n	8005690 <_printf_i+0x214>
 80056b8:	2500      	movs	r5, #0
 80056ba:	f104 0619 	add.w	r6, r4, #25
 80056be:	e7f5      	b.n	80056ac <_printf_i+0x230>
 80056c0:	08006053 	.word	0x08006053
 80056c4:	08006064 	.word	0x08006064

080056c8 <_sbrk_r>:
 80056c8:	b538      	push	{r3, r4, r5, lr}
 80056ca:	2300      	movs	r3, #0
 80056cc:	4d05      	ldr	r5, [pc, #20]	; (80056e4 <_sbrk_r+0x1c>)
 80056ce:	4604      	mov	r4, r0
 80056d0:	4608      	mov	r0, r1
 80056d2:	602b      	str	r3, [r5, #0]
 80056d4:	f7fd f922 	bl	800291c <_sbrk>
 80056d8:	1c43      	adds	r3, r0, #1
 80056da:	d102      	bne.n	80056e2 <_sbrk_r+0x1a>
 80056dc:	682b      	ldr	r3, [r5, #0]
 80056de:	b103      	cbz	r3, 80056e2 <_sbrk_r+0x1a>
 80056e0:	6023      	str	r3, [r4, #0]
 80056e2:	bd38      	pop	{r3, r4, r5, pc}
 80056e4:	200002d8 	.word	0x200002d8

080056e8 <__swbuf_r>:
 80056e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ea:	460e      	mov	r6, r1
 80056ec:	4614      	mov	r4, r2
 80056ee:	4605      	mov	r5, r0
 80056f0:	b118      	cbz	r0, 80056fa <__swbuf_r+0x12>
 80056f2:	6983      	ldr	r3, [r0, #24]
 80056f4:	b90b      	cbnz	r3, 80056fa <__swbuf_r+0x12>
 80056f6:	f000 f9d5 	bl	8005aa4 <__sinit>
 80056fa:	4b21      	ldr	r3, [pc, #132]	; (8005780 <__swbuf_r+0x98>)
 80056fc:	429c      	cmp	r4, r3
 80056fe:	d12b      	bne.n	8005758 <__swbuf_r+0x70>
 8005700:	686c      	ldr	r4, [r5, #4]
 8005702:	69a3      	ldr	r3, [r4, #24]
 8005704:	60a3      	str	r3, [r4, #8]
 8005706:	89a3      	ldrh	r3, [r4, #12]
 8005708:	071a      	lsls	r2, r3, #28
 800570a:	d52f      	bpl.n	800576c <__swbuf_r+0x84>
 800570c:	6923      	ldr	r3, [r4, #16]
 800570e:	b36b      	cbz	r3, 800576c <__swbuf_r+0x84>
 8005710:	6923      	ldr	r3, [r4, #16]
 8005712:	6820      	ldr	r0, [r4, #0]
 8005714:	b2f6      	uxtb	r6, r6
 8005716:	1ac0      	subs	r0, r0, r3
 8005718:	6963      	ldr	r3, [r4, #20]
 800571a:	4637      	mov	r7, r6
 800571c:	4283      	cmp	r3, r0
 800571e:	dc04      	bgt.n	800572a <__swbuf_r+0x42>
 8005720:	4621      	mov	r1, r4
 8005722:	4628      	mov	r0, r5
 8005724:	f000 f92a 	bl	800597c <_fflush_r>
 8005728:	bb30      	cbnz	r0, 8005778 <__swbuf_r+0x90>
 800572a:	68a3      	ldr	r3, [r4, #8]
 800572c:	3001      	adds	r0, #1
 800572e:	3b01      	subs	r3, #1
 8005730:	60a3      	str	r3, [r4, #8]
 8005732:	6823      	ldr	r3, [r4, #0]
 8005734:	1c5a      	adds	r2, r3, #1
 8005736:	6022      	str	r2, [r4, #0]
 8005738:	701e      	strb	r6, [r3, #0]
 800573a:	6963      	ldr	r3, [r4, #20]
 800573c:	4283      	cmp	r3, r0
 800573e:	d004      	beq.n	800574a <__swbuf_r+0x62>
 8005740:	89a3      	ldrh	r3, [r4, #12]
 8005742:	07db      	lsls	r3, r3, #31
 8005744:	d506      	bpl.n	8005754 <__swbuf_r+0x6c>
 8005746:	2e0a      	cmp	r6, #10
 8005748:	d104      	bne.n	8005754 <__swbuf_r+0x6c>
 800574a:	4621      	mov	r1, r4
 800574c:	4628      	mov	r0, r5
 800574e:	f000 f915 	bl	800597c <_fflush_r>
 8005752:	b988      	cbnz	r0, 8005778 <__swbuf_r+0x90>
 8005754:	4638      	mov	r0, r7
 8005756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005758:	4b0a      	ldr	r3, [pc, #40]	; (8005784 <__swbuf_r+0x9c>)
 800575a:	429c      	cmp	r4, r3
 800575c:	d101      	bne.n	8005762 <__swbuf_r+0x7a>
 800575e:	68ac      	ldr	r4, [r5, #8]
 8005760:	e7cf      	b.n	8005702 <__swbuf_r+0x1a>
 8005762:	4b09      	ldr	r3, [pc, #36]	; (8005788 <__swbuf_r+0xa0>)
 8005764:	429c      	cmp	r4, r3
 8005766:	bf08      	it	eq
 8005768:	68ec      	ldreq	r4, [r5, #12]
 800576a:	e7ca      	b.n	8005702 <__swbuf_r+0x1a>
 800576c:	4621      	mov	r1, r4
 800576e:	4628      	mov	r0, r5
 8005770:	f000 f80c 	bl	800578c <__swsetup_r>
 8005774:	2800      	cmp	r0, #0
 8005776:	d0cb      	beq.n	8005710 <__swbuf_r+0x28>
 8005778:	f04f 37ff 	mov.w	r7, #4294967295
 800577c:	e7ea      	b.n	8005754 <__swbuf_r+0x6c>
 800577e:	bf00      	nop
 8005780:	08006098 	.word	0x08006098
 8005784:	080060b8 	.word	0x080060b8
 8005788:	08006078 	.word	0x08006078

0800578c <__swsetup_r>:
 800578c:	4b32      	ldr	r3, [pc, #200]	; (8005858 <__swsetup_r+0xcc>)
 800578e:	b570      	push	{r4, r5, r6, lr}
 8005790:	681d      	ldr	r5, [r3, #0]
 8005792:	4606      	mov	r6, r0
 8005794:	460c      	mov	r4, r1
 8005796:	b125      	cbz	r5, 80057a2 <__swsetup_r+0x16>
 8005798:	69ab      	ldr	r3, [r5, #24]
 800579a:	b913      	cbnz	r3, 80057a2 <__swsetup_r+0x16>
 800579c:	4628      	mov	r0, r5
 800579e:	f000 f981 	bl	8005aa4 <__sinit>
 80057a2:	4b2e      	ldr	r3, [pc, #184]	; (800585c <__swsetup_r+0xd0>)
 80057a4:	429c      	cmp	r4, r3
 80057a6:	d10f      	bne.n	80057c8 <__swsetup_r+0x3c>
 80057a8:	686c      	ldr	r4, [r5, #4]
 80057aa:	89a3      	ldrh	r3, [r4, #12]
 80057ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80057b0:	0719      	lsls	r1, r3, #28
 80057b2:	d42c      	bmi.n	800580e <__swsetup_r+0x82>
 80057b4:	06dd      	lsls	r5, r3, #27
 80057b6:	d411      	bmi.n	80057dc <__swsetup_r+0x50>
 80057b8:	2309      	movs	r3, #9
 80057ba:	6033      	str	r3, [r6, #0]
 80057bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80057c0:	f04f 30ff 	mov.w	r0, #4294967295
 80057c4:	81a3      	strh	r3, [r4, #12]
 80057c6:	e03e      	b.n	8005846 <__swsetup_r+0xba>
 80057c8:	4b25      	ldr	r3, [pc, #148]	; (8005860 <__swsetup_r+0xd4>)
 80057ca:	429c      	cmp	r4, r3
 80057cc:	d101      	bne.n	80057d2 <__swsetup_r+0x46>
 80057ce:	68ac      	ldr	r4, [r5, #8]
 80057d0:	e7eb      	b.n	80057aa <__swsetup_r+0x1e>
 80057d2:	4b24      	ldr	r3, [pc, #144]	; (8005864 <__swsetup_r+0xd8>)
 80057d4:	429c      	cmp	r4, r3
 80057d6:	bf08      	it	eq
 80057d8:	68ec      	ldreq	r4, [r5, #12]
 80057da:	e7e6      	b.n	80057aa <__swsetup_r+0x1e>
 80057dc:	0758      	lsls	r0, r3, #29
 80057de:	d512      	bpl.n	8005806 <__swsetup_r+0x7a>
 80057e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057e2:	b141      	cbz	r1, 80057f6 <__swsetup_r+0x6a>
 80057e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80057e8:	4299      	cmp	r1, r3
 80057ea:	d002      	beq.n	80057f2 <__swsetup_r+0x66>
 80057ec:	4630      	mov	r0, r6
 80057ee:	f7ff fba1 	bl	8004f34 <_free_r>
 80057f2:	2300      	movs	r3, #0
 80057f4:	6363      	str	r3, [r4, #52]	; 0x34
 80057f6:	89a3      	ldrh	r3, [r4, #12]
 80057f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80057fc:	81a3      	strh	r3, [r4, #12]
 80057fe:	2300      	movs	r3, #0
 8005800:	6063      	str	r3, [r4, #4]
 8005802:	6923      	ldr	r3, [r4, #16]
 8005804:	6023      	str	r3, [r4, #0]
 8005806:	89a3      	ldrh	r3, [r4, #12]
 8005808:	f043 0308 	orr.w	r3, r3, #8
 800580c:	81a3      	strh	r3, [r4, #12]
 800580e:	6923      	ldr	r3, [r4, #16]
 8005810:	b94b      	cbnz	r3, 8005826 <__swsetup_r+0x9a>
 8005812:	89a3      	ldrh	r3, [r4, #12]
 8005814:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005818:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800581c:	d003      	beq.n	8005826 <__swsetup_r+0x9a>
 800581e:	4621      	mov	r1, r4
 8005820:	4630      	mov	r0, r6
 8005822:	f000 fa05 	bl	8005c30 <__smakebuf_r>
 8005826:	89a0      	ldrh	r0, [r4, #12]
 8005828:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800582c:	f010 0301 	ands.w	r3, r0, #1
 8005830:	d00a      	beq.n	8005848 <__swsetup_r+0xbc>
 8005832:	2300      	movs	r3, #0
 8005834:	60a3      	str	r3, [r4, #8]
 8005836:	6963      	ldr	r3, [r4, #20]
 8005838:	425b      	negs	r3, r3
 800583a:	61a3      	str	r3, [r4, #24]
 800583c:	6923      	ldr	r3, [r4, #16]
 800583e:	b943      	cbnz	r3, 8005852 <__swsetup_r+0xc6>
 8005840:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005844:	d1ba      	bne.n	80057bc <__swsetup_r+0x30>
 8005846:	bd70      	pop	{r4, r5, r6, pc}
 8005848:	0781      	lsls	r1, r0, #30
 800584a:	bf58      	it	pl
 800584c:	6963      	ldrpl	r3, [r4, #20]
 800584e:	60a3      	str	r3, [r4, #8]
 8005850:	e7f4      	b.n	800583c <__swsetup_r+0xb0>
 8005852:	2000      	movs	r0, #0
 8005854:	e7f7      	b.n	8005846 <__swsetup_r+0xba>
 8005856:	bf00      	nop
 8005858:	2000001c 	.word	0x2000001c
 800585c:	08006098 	.word	0x08006098
 8005860:	080060b8 	.word	0x080060b8
 8005864:	08006078 	.word	0x08006078

08005868 <abort>:
 8005868:	2006      	movs	r0, #6
 800586a:	b508      	push	{r3, lr}
 800586c:	f000 fa62 	bl	8005d34 <raise>
 8005870:	2001      	movs	r0, #1
 8005872:	f7fc ffdf 	bl	8002834 <_exit>
	...

08005878 <__sflush_r>:
 8005878:	898a      	ldrh	r2, [r1, #12]
 800587a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800587c:	4605      	mov	r5, r0
 800587e:	0710      	lsls	r0, r2, #28
 8005880:	460c      	mov	r4, r1
 8005882:	d457      	bmi.n	8005934 <__sflush_r+0xbc>
 8005884:	684b      	ldr	r3, [r1, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	dc04      	bgt.n	8005894 <__sflush_r+0x1c>
 800588a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800588c:	2b00      	cmp	r3, #0
 800588e:	dc01      	bgt.n	8005894 <__sflush_r+0x1c>
 8005890:	2000      	movs	r0, #0
 8005892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005894:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005896:	2e00      	cmp	r6, #0
 8005898:	d0fa      	beq.n	8005890 <__sflush_r+0x18>
 800589a:	2300      	movs	r3, #0
 800589c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80058a0:	682f      	ldr	r7, [r5, #0]
 80058a2:	602b      	str	r3, [r5, #0]
 80058a4:	d032      	beq.n	800590c <__sflush_r+0x94>
 80058a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80058a8:	89a3      	ldrh	r3, [r4, #12]
 80058aa:	075a      	lsls	r2, r3, #29
 80058ac:	d505      	bpl.n	80058ba <__sflush_r+0x42>
 80058ae:	6863      	ldr	r3, [r4, #4]
 80058b0:	1ac0      	subs	r0, r0, r3
 80058b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80058b4:	b10b      	cbz	r3, 80058ba <__sflush_r+0x42>
 80058b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80058b8:	1ac0      	subs	r0, r0, r3
 80058ba:	2300      	movs	r3, #0
 80058bc:	4602      	mov	r2, r0
 80058be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80058c0:	4628      	mov	r0, r5
 80058c2:	6a21      	ldr	r1, [r4, #32]
 80058c4:	47b0      	blx	r6
 80058c6:	1c43      	adds	r3, r0, #1
 80058c8:	89a3      	ldrh	r3, [r4, #12]
 80058ca:	d106      	bne.n	80058da <__sflush_r+0x62>
 80058cc:	6829      	ldr	r1, [r5, #0]
 80058ce:	291d      	cmp	r1, #29
 80058d0:	d82c      	bhi.n	800592c <__sflush_r+0xb4>
 80058d2:	4a29      	ldr	r2, [pc, #164]	; (8005978 <__sflush_r+0x100>)
 80058d4:	40ca      	lsrs	r2, r1
 80058d6:	07d6      	lsls	r6, r2, #31
 80058d8:	d528      	bpl.n	800592c <__sflush_r+0xb4>
 80058da:	2200      	movs	r2, #0
 80058dc:	6062      	str	r2, [r4, #4]
 80058de:	6922      	ldr	r2, [r4, #16]
 80058e0:	04d9      	lsls	r1, r3, #19
 80058e2:	6022      	str	r2, [r4, #0]
 80058e4:	d504      	bpl.n	80058f0 <__sflush_r+0x78>
 80058e6:	1c42      	adds	r2, r0, #1
 80058e8:	d101      	bne.n	80058ee <__sflush_r+0x76>
 80058ea:	682b      	ldr	r3, [r5, #0]
 80058ec:	b903      	cbnz	r3, 80058f0 <__sflush_r+0x78>
 80058ee:	6560      	str	r0, [r4, #84]	; 0x54
 80058f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058f2:	602f      	str	r7, [r5, #0]
 80058f4:	2900      	cmp	r1, #0
 80058f6:	d0cb      	beq.n	8005890 <__sflush_r+0x18>
 80058f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80058fc:	4299      	cmp	r1, r3
 80058fe:	d002      	beq.n	8005906 <__sflush_r+0x8e>
 8005900:	4628      	mov	r0, r5
 8005902:	f7ff fb17 	bl	8004f34 <_free_r>
 8005906:	2000      	movs	r0, #0
 8005908:	6360      	str	r0, [r4, #52]	; 0x34
 800590a:	e7c2      	b.n	8005892 <__sflush_r+0x1a>
 800590c:	6a21      	ldr	r1, [r4, #32]
 800590e:	2301      	movs	r3, #1
 8005910:	4628      	mov	r0, r5
 8005912:	47b0      	blx	r6
 8005914:	1c41      	adds	r1, r0, #1
 8005916:	d1c7      	bne.n	80058a8 <__sflush_r+0x30>
 8005918:	682b      	ldr	r3, [r5, #0]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d0c4      	beq.n	80058a8 <__sflush_r+0x30>
 800591e:	2b1d      	cmp	r3, #29
 8005920:	d001      	beq.n	8005926 <__sflush_r+0xae>
 8005922:	2b16      	cmp	r3, #22
 8005924:	d101      	bne.n	800592a <__sflush_r+0xb2>
 8005926:	602f      	str	r7, [r5, #0]
 8005928:	e7b2      	b.n	8005890 <__sflush_r+0x18>
 800592a:	89a3      	ldrh	r3, [r4, #12]
 800592c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005930:	81a3      	strh	r3, [r4, #12]
 8005932:	e7ae      	b.n	8005892 <__sflush_r+0x1a>
 8005934:	690f      	ldr	r7, [r1, #16]
 8005936:	2f00      	cmp	r7, #0
 8005938:	d0aa      	beq.n	8005890 <__sflush_r+0x18>
 800593a:	0793      	lsls	r3, r2, #30
 800593c:	bf18      	it	ne
 800593e:	2300      	movne	r3, #0
 8005940:	680e      	ldr	r6, [r1, #0]
 8005942:	bf08      	it	eq
 8005944:	694b      	ldreq	r3, [r1, #20]
 8005946:	1bf6      	subs	r6, r6, r7
 8005948:	600f      	str	r7, [r1, #0]
 800594a:	608b      	str	r3, [r1, #8]
 800594c:	2e00      	cmp	r6, #0
 800594e:	dd9f      	ble.n	8005890 <__sflush_r+0x18>
 8005950:	4633      	mov	r3, r6
 8005952:	463a      	mov	r2, r7
 8005954:	4628      	mov	r0, r5
 8005956:	6a21      	ldr	r1, [r4, #32]
 8005958:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800595c:	47e0      	blx	ip
 800595e:	2800      	cmp	r0, #0
 8005960:	dc06      	bgt.n	8005970 <__sflush_r+0xf8>
 8005962:	89a3      	ldrh	r3, [r4, #12]
 8005964:	f04f 30ff 	mov.w	r0, #4294967295
 8005968:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800596c:	81a3      	strh	r3, [r4, #12]
 800596e:	e790      	b.n	8005892 <__sflush_r+0x1a>
 8005970:	4407      	add	r7, r0
 8005972:	1a36      	subs	r6, r6, r0
 8005974:	e7ea      	b.n	800594c <__sflush_r+0xd4>
 8005976:	bf00      	nop
 8005978:	20400001 	.word	0x20400001

0800597c <_fflush_r>:
 800597c:	b538      	push	{r3, r4, r5, lr}
 800597e:	690b      	ldr	r3, [r1, #16]
 8005980:	4605      	mov	r5, r0
 8005982:	460c      	mov	r4, r1
 8005984:	b913      	cbnz	r3, 800598c <_fflush_r+0x10>
 8005986:	2500      	movs	r5, #0
 8005988:	4628      	mov	r0, r5
 800598a:	bd38      	pop	{r3, r4, r5, pc}
 800598c:	b118      	cbz	r0, 8005996 <_fflush_r+0x1a>
 800598e:	6983      	ldr	r3, [r0, #24]
 8005990:	b90b      	cbnz	r3, 8005996 <_fflush_r+0x1a>
 8005992:	f000 f887 	bl	8005aa4 <__sinit>
 8005996:	4b14      	ldr	r3, [pc, #80]	; (80059e8 <_fflush_r+0x6c>)
 8005998:	429c      	cmp	r4, r3
 800599a:	d11b      	bne.n	80059d4 <_fflush_r+0x58>
 800599c:	686c      	ldr	r4, [r5, #4]
 800599e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d0ef      	beq.n	8005986 <_fflush_r+0xa>
 80059a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80059a8:	07d0      	lsls	r0, r2, #31
 80059aa:	d404      	bmi.n	80059b6 <_fflush_r+0x3a>
 80059ac:	0599      	lsls	r1, r3, #22
 80059ae:	d402      	bmi.n	80059b6 <_fflush_r+0x3a>
 80059b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059b2:	f000 f915 	bl	8005be0 <__retarget_lock_acquire_recursive>
 80059b6:	4628      	mov	r0, r5
 80059b8:	4621      	mov	r1, r4
 80059ba:	f7ff ff5d 	bl	8005878 <__sflush_r>
 80059be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80059c0:	4605      	mov	r5, r0
 80059c2:	07da      	lsls	r2, r3, #31
 80059c4:	d4e0      	bmi.n	8005988 <_fflush_r+0xc>
 80059c6:	89a3      	ldrh	r3, [r4, #12]
 80059c8:	059b      	lsls	r3, r3, #22
 80059ca:	d4dd      	bmi.n	8005988 <_fflush_r+0xc>
 80059cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059ce:	f000 f908 	bl	8005be2 <__retarget_lock_release_recursive>
 80059d2:	e7d9      	b.n	8005988 <_fflush_r+0xc>
 80059d4:	4b05      	ldr	r3, [pc, #20]	; (80059ec <_fflush_r+0x70>)
 80059d6:	429c      	cmp	r4, r3
 80059d8:	d101      	bne.n	80059de <_fflush_r+0x62>
 80059da:	68ac      	ldr	r4, [r5, #8]
 80059dc:	e7df      	b.n	800599e <_fflush_r+0x22>
 80059de:	4b04      	ldr	r3, [pc, #16]	; (80059f0 <_fflush_r+0x74>)
 80059e0:	429c      	cmp	r4, r3
 80059e2:	bf08      	it	eq
 80059e4:	68ec      	ldreq	r4, [r5, #12]
 80059e6:	e7da      	b.n	800599e <_fflush_r+0x22>
 80059e8:	08006098 	.word	0x08006098
 80059ec:	080060b8 	.word	0x080060b8
 80059f0:	08006078 	.word	0x08006078

080059f4 <std>:
 80059f4:	2300      	movs	r3, #0
 80059f6:	b510      	push	{r4, lr}
 80059f8:	4604      	mov	r4, r0
 80059fa:	e9c0 3300 	strd	r3, r3, [r0]
 80059fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a02:	6083      	str	r3, [r0, #8]
 8005a04:	8181      	strh	r1, [r0, #12]
 8005a06:	6643      	str	r3, [r0, #100]	; 0x64
 8005a08:	81c2      	strh	r2, [r0, #14]
 8005a0a:	6183      	str	r3, [r0, #24]
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	2208      	movs	r2, #8
 8005a10:	305c      	adds	r0, #92	; 0x5c
 8005a12:	f7ff fa11 	bl	8004e38 <memset>
 8005a16:	4b05      	ldr	r3, [pc, #20]	; (8005a2c <std+0x38>)
 8005a18:	6224      	str	r4, [r4, #32]
 8005a1a:	6263      	str	r3, [r4, #36]	; 0x24
 8005a1c:	4b04      	ldr	r3, [pc, #16]	; (8005a30 <std+0x3c>)
 8005a1e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a20:	4b04      	ldr	r3, [pc, #16]	; (8005a34 <std+0x40>)
 8005a22:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a24:	4b04      	ldr	r3, [pc, #16]	; (8005a38 <std+0x44>)
 8005a26:	6323      	str	r3, [r4, #48]	; 0x30
 8005a28:	bd10      	pop	{r4, pc}
 8005a2a:	bf00      	nop
 8005a2c:	08005d6d 	.word	0x08005d6d
 8005a30:	08005d8f 	.word	0x08005d8f
 8005a34:	08005dc7 	.word	0x08005dc7
 8005a38:	08005deb 	.word	0x08005deb

08005a3c <_cleanup_r>:
 8005a3c:	4901      	ldr	r1, [pc, #4]	; (8005a44 <_cleanup_r+0x8>)
 8005a3e:	f000 b8af 	b.w	8005ba0 <_fwalk_reent>
 8005a42:	bf00      	nop
 8005a44:	0800597d 	.word	0x0800597d

08005a48 <__sfmoreglue>:
 8005a48:	2268      	movs	r2, #104	; 0x68
 8005a4a:	b570      	push	{r4, r5, r6, lr}
 8005a4c:	1e4d      	subs	r5, r1, #1
 8005a4e:	4355      	muls	r5, r2
 8005a50:	460e      	mov	r6, r1
 8005a52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005a56:	f7ff fad5 	bl	8005004 <_malloc_r>
 8005a5a:	4604      	mov	r4, r0
 8005a5c:	b140      	cbz	r0, 8005a70 <__sfmoreglue+0x28>
 8005a5e:	2100      	movs	r1, #0
 8005a60:	e9c0 1600 	strd	r1, r6, [r0]
 8005a64:	300c      	adds	r0, #12
 8005a66:	60a0      	str	r0, [r4, #8]
 8005a68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005a6c:	f7ff f9e4 	bl	8004e38 <memset>
 8005a70:	4620      	mov	r0, r4
 8005a72:	bd70      	pop	{r4, r5, r6, pc}

08005a74 <__sfp_lock_acquire>:
 8005a74:	4801      	ldr	r0, [pc, #4]	; (8005a7c <__sfp_lock_acquire+0x8>)
 8005a76:	f000 b8b3 	b.w	8005be0 <__retarget_lock_acquire_recursive>
 8005a7a:	bf00      	nop
 8005a7c:	200002d5 	.word	0x200002d5

08005a80 <__sfp_lock_release>:
 8005a80:	4801      	ldr	r0, [pc, #4]	; (8005a88 <__sfp_lock_release+0x8>)
 8005a82:	f000 b8ae 	b.w	8005be2 <__retarget_lock_release_recursive>
 8005a86:	bf00      	nop
 8005a88:	200002d5 	.word	0x200002d5

08005a8c <__sinit_lock_acquire>:
 8005a8c:	4801      	ldr	r0, [pc, #4]	; (8005a94 <__sinit_lock_acquire+0x8>)
 8005a8e:	f000 b8a7 	b.w	8005be0 <__retarget_lock_acquire_recursive>
 8005a92:	bf00      	nop
 8005a94:	200002d6 	.word	0x200002d6

08005a98 <__sinit_lock_release>:
 8005a98:	4801      	ldr	r0, [pc, #4]	; (8005aa0 <__sinit_lock_release+0x8>)
 8005a9a:	f000 b8a2 	b.w	8005be2 <__retarget_lock_release_recursive>
 8005a9e:	bf00      	nop
 8005aa0:	200002d6 	.word	0x200002d6

08005aa4 <__sinit>:
 8005aa4:	b510      	push	{r4, lr}
 8005aa6:	4604      	mov	r4, r0
 8005aa8:	f7ff fff0 	bl	8005a8c <__sinit_lock_acquire>
 8005aac:	69a3      	ldr	r3, [r4, #24]
 8005aae:	b11b      	cbz	r3, 8005ab8 <__sinit+0x14>
 8005ab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ab4:	f7ff bff0 	b.w	8005a98 <__sinit_lock_release>
 8005ab8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005abc:	6523      	str	r3, [r4, #80]	; 0x50
 8005abe:	4b13      	ldr	r3, [pc, #76]	; (8005b0c <__sinit+0x68>)
 8005ac0:	4a13      	ldr	r2, [pc, #76]	; (8005b10 <__sinit+0x6c>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	62a2      	str	r2, [r4, #40]	; 0x28
 8005ac6:	42a3      	cmp	r3, r4
 8005ac8:	bf08      	it	eq
 8005aca:	2301      	moveq	r3, #1
 8005acc:	4620      	mov	r0, r4
 8005ace:	bf08      	it	eq
 8005ad0:	61a3      	streq	r3, [r4, #24]
 8005ad2:	f000 f81f 	bl	8005b14 <__sfp>
 8005ad6:	6060      	str	r0, [r4, #4]
 8005ad8:	4620      	mov	r0, r4
 8005ada:	f000 f81b 	bl	8005b14 <__sfp>
 8005ade:	60a0      	str	r0, [r4, #8]
 8005ae0:	4620      	mov	r0, r4
 8005ae2:	f000 f817 	bl	8005b14 <__sfp>
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	2104      	movs	r1, #4
 8005aea:	60e0      	str	r0, [r4, #12]
 8005aec:	6860      	ldr	r0, [r4, #4]
 8005aee:	f7ff ff81 	bl	80059f4 <std>
 8005af2:	2201      	movs	r2, #1
 8005af4:	2109      	movs	r1, #9
 8005af6:	68a0      	ldr	r0, [r4, #8]
 8005af8:	f7ff ff7c 	bl	80059f4 <std>
 8005afc:	2202      	movs	r2, #2
 8005afe:	2112      	movs	r1, #18
 8005b00:	68e0      	ldr	r0, [r4, #12]
 8005b02:	f7ff ff77 	bl	80059f4 <std>
 8005b06:	2301      	movs	r3, #1
 8005b08:	61a3      	str	r3, [r4, #24]
 8005b0a:	e7d1      	b.n	8005ab0 <__sinit+0xc>
 8005b0c:	08005f90 	.word	0x08005f90
 8005b10:	08005a3d 	.word	0x08005a3d

08005b14 <__sfp>:
 8005b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b16:	4607      	mov	r7, r0
 8005b18:	f7ff ffac 	bl	8005a74 <__sfp_lock_acquire>
 8005b1c:	4b1e      	ldr	r3, [pc, #120]	; (8005b98 <__sfp+0x84>)
 8005b1e:	681e      	ldr	r6, [r3, #0]
 8005b20:	69b3      	ldr	r3, [r6, #24]
 8005b22:	b913      	cbnz	r3, 8005b2a <__sfp+0x16>
 8005b24:	4630      	mov	r0, r6
 8005b26:	f7ff ffbd 	bl	8005aa4 <__sinit>
 8005b2a:	3648      	adds	r6, #72	; 0x48
 8005b2c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005b30:	3b01      	subs	r3, #1
 8005b32:	d503      	bpl.n	8005b3c <__sfp+0x28>
 8005b34:	6833      	ldr	r3, [r6, #0]
 8005b36:	b30b      	cbz	r3, 8005b7c <__sfp+0x68>
 8005b38:	6836      	ldr	r6, [r6, #0]
 8005b3a:	e7f7      	b.n	8005b2c <__sfp+0x18>
 8005b3c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005b40:	b9d5      	cbnz	r5, 8005b78 <__sfp+0x64>
 8005b42:	4b16      	ldr	r3, [pc, #88]	; (8005b9c <__sfp+0x88>)
 8005b44:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005b48:	60e3      	str	r3, [r4, #12]
 8005b4a:	6665      	str	r5, [r4, #100]	; 0x64
 8005b4c:	f000 f847 	bl	8005bde <__retarget_lock_init_recursive>
 8005b50:	f7ff ff96 	bl	8005a80 <__sfp_lock_release>
 8005b54:	2208      	movs	r2, #8
 8005b56:	4629      	mov	r1, r5
 8005b58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005b5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005b60:	6025      	str	r5, [r4, #0]
 8005b62:	61a5      	str	r5, [r4, #24]
 8005b64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005b68:	f7ff f966 	bl	8004e38 <memset>
 8005b6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005b70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005b74:	4620      	mov	r0, r4
 8005b76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b78:	3468      	adds	r4, #104	; 0x68
 8005b7a:	e7d9      	b.n	8005b30 <__sfp+0x1c>
 8005b7c:	2104      	movs	r1, #4
 8005b7e:	4638      	mov	r0, r7
 8005b80:	f7ff ff62 	bl	8005a48 <__sfmoreglue>
 8005b84:	4604      	mov	r4, r0
 8005b86:	6030      	str	r0, [r6, #0]
 8005b88:	2800      	cmp	r0, #0
 8005b8a:	d1d5      	bne.n	8005b38 <__sfp+0x24>
 8005b8c:	f7ff ff78 	bl	8005a80 <__sfp_lock_release>
 8005b90:	230c      	movs	r3, #12
 8005b92:	603b      	str	r3, [r7, #0]
 8005b94:	e7ee      	b.n	8005b74 <__sfp+0x60>
 8005b96:	bf00      	nop
 8005b98:	08005f90 	.word	0x08005f90
 8005b9c:	ffff0001 	.word	0xffff0001

08005ba0 <_fwalk_reent>:
 8005ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ba4:	4606      	mov	r6, r0
 8005ba6:	4688      	mov	r8, r1
 8005ba8:	2700      	movs	r7, #0
 8005baa:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005bae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005bb2:	f1b9 0901 	subs.w	r9, r9, #1
 8005bb6:	d505      	bpl.n	8005bc4 <_fwalk_reent+0x24>
 8005bb8:	6824      	ldr	r4, [r4, #0]
 8005bba:	2c00      	cmp	r4, #0
 8005bbc:	d1f7      	bne.n	8005bae <_fwalk_reent+0xe>
 8005bbe:	4638      	mov	r0, r7
 8005bc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bc4:	89ab      	ldrh	r3, [r5, #12]
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d907      	bls.n	8005bda <_fwalk_reent+0x3a>
 8005bca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005bce:	3301      	adds	r3, #1
 8005bd0:	d003      	beq.n	8005bda <_fwalk_reent+0x3a>
 8005bd2:	4629      	mov	r1, r5
 8005bd4:	4630      	mov	r0, r6
 8005bd6:	47c0      	blx	r8
 8005bd8:	4307      	orrs	r7, r0
 8005bda:	3568      	adds	r5, #104	; 0x68
 8005bdc:	e7e9      	b.n	8005bb2 <_fwalk_reent+0x12>

08005bde <__retarget_lock_init_recursive>:
 8005bde:	4770      	bx	lr

08005be0 <__retarget_lock_acquire_recursive>:
 8005be0:	4770      	bx	lr

08005be2 <__retarget_lock_release_recursive>:
 8005be2:	4770      	bx	lr

08005be4 <__swhatbuf_r>:
 8005be4:	b570      	push	{r4, r5, r6, lr}
 8005be6:	460e      	mov	r6, r1
 8005be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bec:	4614      	mov	r4, r2
 8005bee:	2900      	cmp	r1, #0
 8005bf0:	461d      	mov	r5, r3
 8005bf2:	b096      	sub	sp, #88	; 0x58
 8005bf4:	da08      	bge.n	8005c08 <__swhatbuf_r+0x24>
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005bfc:	602a      	str	r2, [r5, #0]
 8005bfe:	061a      	lsls	r2, r3, #24
 8005c00:	d410      	bmi.n	8005c24 <__swhatbuf_r+0x40>
 8005c02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c06:	e00e      	b.n	8005c26 <__swhatbuf_r+0x42>
 8005c08:	466a      	mov	r2, sp
 8005c0a:	f000 f915 	bl	8005e38 <_fstat_r>
 8005c0e:	2800      	cmp	r0, #0
 8005c10:	dbf1      	blt.n	8005bf6 <__swhatbuf_r+0x12>
 8005c12:	9a01      	ldr	r2, [sp, #4]
 8005c14:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005c18:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005c1c:	425a      	negs	r2, r3
 8005c1e:	415a      	adcs	r2, r3
 8005c20:	602a      	str	r2, [r5, #0]
 8005c22:	e7ee      	b.n	8005c02 <__swhatbuf_r+0x1e>
 8005c24:	2340      	movs	r3, #64	; 0x40
 8005c26:	2000      	movs	r0, #0
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	b016      	add	sp, #88	; 0x58
 8005c2c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005c30 <__smakebuf_r>:
 8005c30:	898b      	ldrh	r3, [r1, #12]
 8005c32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005c34:	079d      	lsls	r5, r3, #30
 8005c36:	4606      	mov	r6, r0
 8005c38:	460c      	mov	r4, r1
 8005c3a:	d507      	bpl.n	8005c4c <__smakebuf_r+0x1c>
 8005c3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005c40:	6023      	str	r3, [r4, #0]
 8005c42:	6123      	str	r3, [r4, #16]
 8005c44:	2301      	movs	r3, #1
 8005c46:	6163      	str	r3, [r4, #20]
 8005c48:	b002      	add	sp, #8
 8005c4a:	bd70      	pop	{r4, r5, r6, pc}
 8005c4c:	466a      	mov	r2, sp
 8005c4e:	ab01      	add	r3, sp, #4
 8005c50:	f7ff ffc8 	bl	8005be4 <__swhatbuf_r>
 8005c54:	9900      	ldr	r1, [sp, #0]
 8005c56:	4605      	mov	r5, r0
 8005c58:	4630      	mov	r0, r6
 8005c5a:	f7ff f9d3 	bl	8005004 <_malloc_r>
 8005c5e:	b948      	cbnz	r0, 8005c74 <__smakebuf_r+0x44>
 8005c60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c64:	059a      	lsls	r2, r3, #22
 8005c66:	d4ef      	bmi.n	8005c48 <__smakebuf_r+0x18>
 8005c68:	f023 0303 	bic.w	r3, r3, #3
 8005c6c:	f043 0302 	orr.w	r3, r3, #2
 8005c70:	81a3      	strh	r3, [r4, #12]
 8005c72:	e7e3      	b.n	8005c3c <__smakebuf_r+0xc>
 8005c74:	4b0d      	ldr	r3, [pc, #52]	; (8005cac <__smakebuf_r+0x7c>)
 8005c76:	62b3      	str	r3, [r6, #40]	; 0x28
 8005c78:	89a3      	ldrh	r3, [r4, #12]
 8005c7a:	6020      	str	r0, [r4, #0]
 8005c7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c80:	81a3      	strh	r3, [r4, #12]
 8005c82:	9b00      	ldr	r3, [sp, #0]
 8005c84:	6120      	str	r0, [r4, #16]
 8005c86:	6163      	str	r3, [r4, #20]
 8005c88:	9b01      	ldr	r3, [sp, #4]
 8005c8a:	b15b      	cbz	r3, 8005ca4 <__smakebuf_r+0x74>
 8005c8c:	4630      	mov	r0, r6
 8005c8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c92:	f000 f8e3 	bl	8005e5c <_isatty_r>
 8005c96:	b128      	cbz	r0, 8005ca4 <__smakebuf_r+0x74>
 8005c98:	89a3      	ldrh	r3, [r4, #12]
 8005c9a:	f023 0303 	bic.w	r3, r3, #3
 8005c9e:	f043 0301 	orr.w	r3, r3, #1
 8005ca2:	81a3      	strh	r3, [r4, #12]
 8005ca4:	89a0      	ldrh	r0, [r4, #12]
 8005ca6:	4305      	orrs	r5, r0
 8005ca8:	81a5      	strh	r5, [r4, #12]
 8005caa:	e7cd      	b.n	8005c48 <__smakebuf_r+0x18>
 8005cac:	08005a3d 	.word	0x08005a3d

08005cb0 <memchr>:
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	b510      	push	{r4, lr}
 8005cb4:	b2c9      	uxtb	r1, r1
 8005cb6:	4402      	add	r2, r0
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	4618      	mov	r0, r3
 8005cbc:	d101      	bne.n	8005cc2 <memchr+0x12>
 8005cbe:	2000      	movs	r0, #0
 8005cc0:	e003      	b.n	8005cca <memchr+0x1a>
 8005cc2:	7804      	ldrb	r4, [r0, #0]
 8005cc4:	3301      	adds	r3, #1
 8005cc6:	428c      	cmp	r4, r1
 8005cc8:	d1f6      	bne.n	8005cb8 <memchr+0x8>
 8005cca:	bd10      	pop	{r4, pc}

08005ccc <__malloc_lock>:
 8005ccc:	4801      	ldr	r0, [pc, #4]	; (8005cd4 <__malloc_lock+0x8>)
 8005cce:	f7ff bf87 	b.w	8005be0 <__retarget_lock_acquire_recursive>
 8005cd2:	bf00      	nop
 8005cd4:	200002d4 	.word	0x200002d4

08005cd8 <__malloc_unlock>:
 8005cd8:	4801      	ldr	r0, [pc, #4]	; (8005ce0 <__malloc_unlock+0x8>)
 8005cda:	f7ff bf82 	b.w	8005be2 <__retarget_lock_release_recursive>
 8005cde:	bf00      	nop
 8005ce0:	200002d4 	.word	0x200002d4

08005ce4 <_raise_r>:
 8005ce4:	291f      	cmp	r1, #31
 8005ce6:	b538      	push	{r3, r4, r5, lr}
 8005ce8:	4604      	mov	r4, r0
 8005cea:	460d      	mov	r5, r1
 8005cec:	d904      	bls.n	8005cf8 <_raise_r+0x14>
 8005cee:	2316      	movs	r3, #22
 8005cf0:	6003      	str	r3, [r0, #0]
 8005cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8005cf6:	bd38      	pop	{r3, r4, r5, pc}
 8005cf8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005cfa:	b112      	cbz	r2, 8005d02 <_raise_r+0x1e>
 8005cfc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005d00:	b94b      	cbnz	r3, 8005d16 <_raise_r+0x32>
 8005d02:	4620      	mov	r0, r4
 8005d04:	f000 f830 	bl	8005d68 <_getpid_r>
 8005d08:	462a      	mov	r2, r5
 8005d0a:	4601      	mov	r1, r0
 8005d0c:	4620      	mov	r0, r4
 8005d0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d12:	f000 b817 	b.w	8005d44 <_kill_r>
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d00a      	beq.n	8005d30 <_raise_r+0x4c>
 8005d1a:	1c59      	adds	r1, r3, #1
 8005d1c:	d103      	bne.n	8005d26 <_raise_r+0x42>
 8005d1e:	2316      	movs	r3, #22
 8005d20:	6003      	str	r3, [r0, #0]
 8005d22:	2001      	movs	r0, #1
 8005d24:	e7e7      	b.n	8005cf6 <_raise_r+0x12>
 8005d26:	2400      	movs	r4, #0
 8005d28:	4628      	mov	r0, r5
 8005d2a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005d2e:	4798      	blx	r3
 8005d30:	2000      	movs	r0, #0
 8005d32:	e7e0      	b.n	8005cf6 <_raise_r+0x12>

08005d34 <raise>:
 8005d34:	4b02      	ldr	r3, [pc, #8]	; (8005d40 <raise+0xc>)
 8005d36:	4601      	mov	r1, r0
 8005d38:	6818      	ldr	r0, [r3, #0]
 8005d3a:	f7ff bfd3 	b.w	8005ce4 <_raise_r>
 8005d3e:	bf00      	nop
 8005d40:	2000001c 	.word	0x2000001c

08005d44 <_kill_r>:
 8005d44:	b538      	push	{r3, r4, r5, lr}
 8005d46:	2300      	movs	r3, #0
 8005d48:	4d06      	ldr	r5, [pc, #24]	; (8005d64 <_kill_r+0x20>)
 8005d4a:	4604      	mov	r4, r0
 8005d4c:	4608      	mov	r0, r1
 8005d4e:	4611      	mov	r1, r2
 8005d50:	602b      	str	r3, [r5, #0]
 8005d52:	f7fc fd5f 	bl	8002814 <_kill>
 8005d56:	1c43      	adds	r3, r0, #1
 8005d58:	d102      	bne.n	8005d60 <_kill_r+0x1c>
 8005d5a:	682b      	ldr	r3, [r5, #0]
 8005d5c:	b103      	cbz	r3, 8005d60 <_kill_r+0x1c>
 8005d5e:	6023      	str	r3, [r4, #0]
 8005d60:	bd38      	pop	{r3, r4, r5, pc}
 8005d62:	bf00      	nop
 8005d64:	200002d8 	.word	0x200002d8

08005d68 <_getpid_r>:
 8005d68:	f7fc bd4d 	b.w	8002806 <_getpid>

08005d6c <__sread>:
 8005d6c:	b510      	push	{r4, lr}
 8005d6e:	460c      	mov	r4, r1
 8005d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d74:	f000 f894 	bl	8005ea0 <_read_r>
 8005d78:	2800      	cmp	r0, #0
 8005d7a:	bfab      	itete	ge
 8005d7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005d7e:	89a3      	ldrhlt	r3, [r4, #12]
 8005d80:	181b      	addge	r3, r3, r0
 8005d82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005d86:	bfac      	ite	ge
 8005d88:	6563      	strge	r3, [r4, #84]	; 0x54
 8005d8a:	81a3      	strhlt	r3, [r4, #12]
 8005d8c:	bd10      	pop	{r4, pc}

08005d8e <__swrite>:
 8005d8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d92:	461f      	mov	r7, r3
 8005d94:	898b      	ldrh	r3, [r1, #12]
 8005d96:	4605      	mov	r5, r0
 8005d98:	05db      	lsls	r3, r3, #23
 8005d9a:	460c      	mov	r4, r1
 8005d9c:	4616      	mov	r6, r2
 8005d9e:	d505      	bpl.n	8005dac <__swrite+0x1e>
 8005da0:	2302      	movs	r3, #2
 8005da2:	2200      	movs	r2, #0
 8005da4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005da8:	f000 f868 	bl	8005e7c <_lseek_r>
 8005dac:	89a3      	ldrh	r3, [r4, #12]
 8005dae:	4632      	mov	r2, r6
 8005db0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005db4:	81a3      	strh	r3, [r4, #12]
 8005db6:	4628      	mov	r0, r5
 8005db8:	463b      	mov	r3, r7
 8005dba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005dbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dc2:	f000 b817 	b.w	8005df4 <_write_r>

08005dc6 <__sseek>:
 8005dc6:	b510      	push	{r4, lr}
 8005dc8:	460c      	mov	r4, r1
 8005dca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dce:	f000 f855 	bl	8005e7c <_lseek_r>
 8005dd2:	1c43      	adds	r3, r0, #1
 8005dd4:	89a3      	ldrh	r3, [r4, #12]
 8005dd6:	bf15      	itete	ne
 8005dd8:	6560      	strne	r0, [r4, #84]	; 0x54
 8005dda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005dde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005de2:	81a3      	strheq	r3, [r4, #12]
 8005de4:	bf18      	it	ne
 8005de6:	81a3      	strhne	r3, [r4, #12]
 8005de8:	bd10      	pop	{r4, pc}

08005dea <__sclose>:
 8005dea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dee:	f000 b813 	b.w	8005e18 <_close_r>
	...

08005df4 <_write_r>:
 8005df4:	b538      	push	{r3, r4, r5, lr}
 8005df6:	4604      	mov	r4, r0
 8005df8:	4608      	mov	r0, r1
 8005dfa:	4611      	mov	r1, r2
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	4d05      	ldr	r5, [pc, #20]	; (8005e14 <_write_r+0x20>)
 8005e00:	602a      	str	r2, [r5, #0]
 8005e02:	461a      	mov	r2, r3
 8005e04:	f7fc fd3d 	bl	8002882 <_write>
 8005e08:	1c43      	adds	r3, r0, #1
 8005e0a:	d102      	bne.n	8005e12 <_write_r+0x1e>
 8005e0c:	682b      	ldr	r3, [r5, #0]
 8005e0e:	b103      	cbz	r3, 8005e12 <_write_r+0x1e>
 8005e10:	6023      	str	r3, [r4, #0]
 8005e12:	bd38      	pop	{r3, r4, r5, pc}
 8005e14:	200002d8 	.word	0x200002d8

08005e18 <_close_r>:
 8005e18:	b538      	push	{r3, r4, r5, lr}
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	4d05      	ldr	r5, [pc, #20]	; (8005e34 <_close_r+0x1c>)
 8005e1e:	4604      	mov	r4, r0
 8005e20:	4608      	mov	r0, r1
 8005e22:	602b      	str	r3, [r5, #0]
 8005e24:	f7fc fd49 	bl	80028ba <_close>
 8005e28:	1c43      	adds	r3, r0, #1
 8005e2a:	d102      	bne.n	8005e32 <_close_r+0x1a>
 8005e2c:	682b      	ldr	r3, [r5, #0]
 8005e2e:	b103      	cbz	r3, 8005e32 <_close_r+0x1a>
 8005e30:	6023      	str	r3, [r4, #0]
 8005e32:	bd38      	pop	{r3, r4, r5, pc}
 8005e34:	200002d8 	.word	0x200002d8

08005e38 <_fstat_r>:
 8005e38:	b538      	push	{r3, r4, r5, lr}
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	4d06      	ldr	r5, [pc, #24]	; (8005e58 <_fstat_r+0x20>)
 8005e3e:	4604      	mov	r4, r0
 8005e40:	4608      	mov	r0, r1
 8005e42:	4611      	mov	r1, r2
 8005e44:	602b      	str	r3, [r5, #0]
 8005e46:	f7fc fd43 	bl	80028d0 <_fstat>
 8005e4a:	1c43      	adds	r3, r0, #1
 8005e4c:	d102      	bne.n	8005e54 <_fstat_r+0x1c>
 8005e4e:	682b      	ldr	r3, [r5, #0]
 8005e50:	b103      	cbz	r3, 8005e54 <_fstat_r+0x1c>
 8005e52:	6023      	str	r3, [r4, #0]
 8005e54:	bd38      	pop	{r3, r4, r5, pc}
 8005e56:	bf00      	nop
 8005e58:	200002d8 	.word	0x200002d8

08005e5c <_isatty_r>:
 8005e5c:	b538      	push	{r3, r4, r5, lr}
 8005e5e:	2300      	movs	r3, #0
 8005e60:	4d05      	ldr	r5, [pc, #20]	; (8005e78 <_isatty_r+0x1c>)
 8005e62:	4604      	mov	r4, r0
 8005e64:	4608      	mov	r0, r1
 8005e66:	602b      	str	r3, [r5, #0]
 8005e68:	f7fc fd41 	bl	80028ee <_isatty>
 8005e6c:	1c43      	adds	r3, r0, #1
 8005e6e:	d102      	bne.n	8005e76 <_isatty_r+0x1a>
 8005e70:	682b      	ldr	r3, [r5, #0]
 8005e72:	b103      	cbz	r3, 8005e76 <_isatty_r+0x1a>
 8005e74:	6023      	str	r3, [r4, #0]
 8005e76:	bd38      	pop	{r3, r4, r5, pc}
 8005e78:	200002d8 	.word	0x200002d8

08005e7c <_lseek_r>:
 8005e7c:	b538      	push	{r3, r4, r5, lr}
 8005e7e:	4604      	mov	r4, r0
 8005e80:	4608      	mov	r0, r1
 8005e82:	4611      	mov	r1, r2
 8005e84:	2200      	movs	r2, #0
 8005e86:	4d05      	ldr	r5, [pc, #20]	; (8005e9c <_lseek_r+0x20>)
 8005e88:	602a      	str	r2, [r5, #0]
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	f7fc fd39 	bl	8002902 <_lseek>
 8005e90:	1c43      	adds	r3, r0, #1
 8005e92:	d102      	bne.n	8005e9a <_lseek_r+0x1e>
 8005e94:	682b      	ldr	r3, [r5, #0]
 8005e96:	b103      	cbz	r3, 8005e9a <_lseek_r+0x1e>
 8005e98:	6023      	str	r3, [r4, #0]
 8005e9a:	bd38      	pop	{r3, r4, r5, pc}
 8005e9c:	200002d8 	.word	0x200002d8

08005ea0 <_read_r>:
 8005ea0:	b538      	push	{r3, r4, r5, lr}
 8005ea2:	4604      	mov	r4, r0
 8005ea4:	4608      	mov	r0, r1
 8005ea6:	4611      	mov	r1, r2
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	4d05      	ldr	r5, [pc, #20]	; (8005ec0 <_read_r+0x20>)
 8005eac:	602a      	str	r2, [r5, #0]
 8005eae:	461a      	mov	r2, r3
 8005eb0:	f7fc fcca 	bl	8002848 <_read>
 8005eb4:	1c43      	adds	r3, r0, #1
 8005eb6:	d102      	bne.n	8005ebe <_read_r+0x1e>
 8005eb8:	682b      	ldr	r3, [r5, #0]
 8005eba:	b103      	cbz	r3, 8005ebe <_read_r+0x1e>
 8005ebc:	6023      	str	r3, [r4, #0]
 8005ebe:	bd38      	pop	{r3, r4, r5, pc}
 8005ec0:	200002d8 	.word	0x200002d8

08005ec4 <_init>:
 8005ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ec6:	bf00      	nop
 8005ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eca:	bc08      	pop	{r3}
 8005ecc:	469e      	mov	lr, r3
 8005ece:	4770      	bx	lr

08005ed0 <_fini>:
 8005ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ed2:	bf00      	nop
 8005ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ed6:	bc08      	pop	{r3}
 8005ed8:	469e      	mov	lr, r3
 8005eda:	4770      	bx	lr
