#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec  3 17:01:05 2024
# Process ID: 29800
# Current directory: /home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex
# Command line: vivado -notrace -source /home/sean/Downloads/git/ECE385_FP/sdram2bram/sdram2bram.gen/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
# Log file: /home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/vivado.log
# Journal file: /home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/vivado.jou
# Running On: SgoSkzD, OS: Linux, CPU Frequency: 4141.692 MHz, CPU Physical cores: 12, Host memory: 33545 MB
#-----------------------------------------------------------
start_gui
source /home/sean/Downloads/git/ECE385_FP/sdram2bram/sdram2bram.gen/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /alottadata/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/alottadata/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'mig_7series_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'mig_7series_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'mig_7series_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'mig_7series_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: example_design_post_process.tcl
Post Processing the example_design
INFO: [open_example_project] Rebuilding top IP...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/alottadata/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/alottadata/tools/Xilinx/Vivado/2022.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xsim/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xsim/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/modelsim/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/modelsim/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/questa/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/questa/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xcelium/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xcelium/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/vcs/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/vcs/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/riviera/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/riviera/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/activehdl/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/activehdl/mig_a.prj'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_tb_top'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/alottadata/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/alottadata/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj sim_tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/example_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_afifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_afifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_cmd_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_cmd_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_cmd_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_cmd_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_data_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_data_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_init_mem_pattern_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_init_mem_pattern_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_memc_flow_vcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_flow_vcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_memc_traffic_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_traffic_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_rd_data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rd_data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_read_data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_read_data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_read_posted_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_read_posted_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_s7ven_data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_s7ven_data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_tg_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tg_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_tg_status.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tg_status
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_traffic_gen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_traffic_gen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_vio_init_pattern_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_vio_init_pattern_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_wr_data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_wr_data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/mig_7series_v4_2_write_data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_write_data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/ddr3_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/sim_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /alottadata/tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 27 differs from formal bit length 32 for port 'memc_cmd_addr' [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/example_top.v:501]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
WARNING: [VRFC 10-3705] select index 13 into 'addr' is out of bounds [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/ddr3_model.sv:1136]
WARNING: [VRFC 10-3705] select index 13 into 'addr' is out of bounds [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/ddr3_model.sv:1225]
WARNING: [VRFC 10-3705] select index 13 into 'addr' is out of bounds [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/ddr3_model.sv:1296]
WARNING: [VRFC 10-3705] select index 13 into 'addr' is out of bounds [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/ddr3_model.sv:1326]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.IBUFGDS(IBUF_LOW_PWR="FALSE")
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(DIFF_T...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,FINE...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(INIT_TQ=1'b1,SRVAL_TQ=...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO(ARRAY_MODE="ARRAY_MODE_4...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_A' [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:709]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_B' [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:708]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_C' [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:707]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_D' [/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:706]
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(PR...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(t...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.mig_7series_v4_2_init_mem_patter...
Compiling module xil_defaultlib.mig_7series_v4_2_afifo(DSIZE=42)
Compiling module xil_defaultlib.mig_7series_v4_2_cmd_prbs_gen(FA...
Compiling module xil_defaultlib.mig_7series_v4_2_cmd_prbs_gen(AD...
Compiling module xil_defaultlib.mig_7series_v4_2_cmd_prbs_gen(PR...
Compiling module xil_defaultlib.mig_7series_v4_2_cmd_prbs_gen(FA...
Compiling module xil_defaultlib.mig_7series_v4_2_cmd_gen(FAMILY=...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_flow_vcont...
Compiling module xil_defaultlib.mig_7series_v4_2_read_posted_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_vio_init_patter...
Compiling module xil_defaultlib.mig_7series_v4_2_data_prbs_gen
Compiling module xil_defaultlib.mig_7series_v4_2_tg_prbs_gen(PRB...
Compiling module xil_defaultlib.mig_7series_v4_2_s7ven_data_gen(...
Compiling module xil_defaultlib.mig_7series_v4_2_rd_data_gen(FAM...
Compiling module xil_defaultlib.mig_7series_v4_2_afifo(FIFO_DEPT...
Compiling module xil_defaultlib.mig_7series_v4_2_read_data_path(...
Compiling module xil_defaultlib.mig_7series_v4_2_s7ven_data_gen(...
Compiling module xil_defaultlib.mig_7series_v4_2_wr_data_gen(FAM...
Compiling module xil_defaultlib.mig_7series_v4_2_write_data_path...
Compiling module xil_defaultlib.mig_7series_v4_2_tg_status
Compiling module xil_defaultlib.mig_7series_v4_2_memc_traffic_ge...
Compiling module xil_defaultlib.mig_7series_v4_2_traffic_gen_top...
Compiling module xil_defaultlib.example_top(END_ADDRESS=32'b0111...
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.sim_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_top_behav
execute_script: Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 6865.035 ; gain = 0.000 ; free physical = 18860 ; free virtual = 22832
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_top_behav -key {Behavioral:sim_1:Functional:sim_tb_top} -tclbatch {sim_tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
source sim_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       2
CLK_PERIOD       =    9750
CLKIN1_PERIOD    =   9.750
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =    6000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = b BYTE_LANES_B1 = 0 DATA_CTL_B0 = 8 DATA_CTL_B1 = 0
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
# source -notrace {../../../../imports/xsim_options.tcl}
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .reset at time 1348225.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task at time 1384966.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 1591966.0 ps INFO: Load Mode 2
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 1591966.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 1591966.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 1591966.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 1591966.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 1591966.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 2371966.0 ps INFO: Load Mode 3
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 2371966.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 2371966.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3151966.0 ps INFO: Load Mode 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3151966.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3151966.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3151966.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3151966.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3151966.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3151966.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3151966.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3931966.0 ps INFO: Load Mode 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3931966.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3931966.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3931966.0 ps INFO: Load Mode 0 CAS Latency =           5
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3931966.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3931966.0 ps INFO: Load Mode 0 Write Recovery =           5
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 3931966.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 4711966.0 ps INFO: ZQ        long = 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 4711966.0 ps INFO: Initialization Sequence is complete
PHY_INIT: Memory Initialization completed at 6196225.0 ps
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 6259966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7039966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7051966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7053466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7054966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7056466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7057966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7059466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7060966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7062466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7063966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7063966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7065466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7066966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7068466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7069966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7071466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7072966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7074466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7075966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7075966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7077466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7078966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7080466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7081966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7083466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7084966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7086466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7087966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7087966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7089466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7090966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7092466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7093966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7095466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7096966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7098466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7099966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7099966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7101466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7102966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7104466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7105966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7107466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7108966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7110466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7111966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7111966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7113466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7114966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7116466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7117966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7119466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7120966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7122466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7123966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7123966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7125466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7126966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7128466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7129966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7131466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7132966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7134466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7135966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7135966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7137466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7138966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7140466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7141966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7143466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7144966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7146466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7147966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7147966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7149466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7150966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7152466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7153966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7155466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7156966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7158466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7159966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7159966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7161466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7162966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7164466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7165966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7167466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7168966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7170466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7171966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7171966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7173466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
PHY_INIT: Phaser_In Phase Locked at 7174225.0 ps
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7174966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7176466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7177966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7179466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7180966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7182466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7183966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7183966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7185466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7186966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7188466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7189966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7191466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7192966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7194466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7195966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7195966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7197466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7198966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7200466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7201966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7203466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7204966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7206466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7207966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7207966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7209466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7210966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7212466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7213966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7215466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7216966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7218466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7219966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7221466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7222966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7224466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7225966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7227466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7228966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7230466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 7231966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7993966.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 7993966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 8773966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 9553966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 10333966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 11113966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 11893966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 12673966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 13453966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 14233966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 15013966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 15793966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 15805966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15807466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15808966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15810466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15811966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15813466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15814966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15816466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15817966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 15817966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15819466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15820966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15822466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15823966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15825466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15826966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15828466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15829966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 15829966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15831466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15832966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15834466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15835966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15837466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15838966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15840466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15841966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15843466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15844966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15846466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15847966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15849466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15850966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15852466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 15853966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 16615966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 16627966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16629466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16630966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16632466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16633966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16635466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16636966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16638466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16639966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 16639966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16641466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16642966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16644466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16645966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16647466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16648966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16650466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16651966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 16651966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16653466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16654966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16656466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16657966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16659466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16660966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16662466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16663966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16665466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16666966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16668466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16669966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16671466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16672966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16674466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 16675966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 17437966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 17449966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17451466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17452966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17454466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17455966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17457466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17458966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17460466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17461966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 17461966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17463466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17464966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17466466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17467966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17469466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17470966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17472466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17473966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 17473966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17475466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17476966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17478466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17479966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17481466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17482966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17484466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17485966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17487466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17488966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17490466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17491966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17493466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17494966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17496466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 17497966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 18259966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 18271966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18273466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18274966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18276466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18277966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18279466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18280966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18282466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18283966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 18283966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18285466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18286966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18288466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18289966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18291466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18292966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18294466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18295966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 18295966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18297466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18298966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18300466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18301966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18303466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18304966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18306466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18307966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18309466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18310966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18312466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18313966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18315466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18316966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18318466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 18319966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
PHY_INIT: Phaser_In DQSFOUND completed at 18358225.0 ps
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 19081966.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 19081966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 19861966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 20641966.0 ps INFO: Load Mode 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 20641966.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 20641966.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 20641966.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 20641966.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 20641966.0 ps INFO: Load Mode 1 Write Levelization = Enabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 20641966.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 20641966.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 20779966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21060636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21060636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21063636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21063636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21066636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21066636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21069636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21069636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21072636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21072636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21192636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21192636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21195636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21195636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21198636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21198636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21201636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21201636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21204636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21204636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21324636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21324636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21327636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21327636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21330636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21330636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21333636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21333636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21336636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21336636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21456683.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21456683.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21459683.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21459683.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21462683.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21462683.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21465683.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21465683.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21468683.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21468683.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21588812.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21588812.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21591812.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21591812.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21594812.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21594812.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21597812.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21597812.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21600824.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21600824.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21720941.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21720941.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21723941.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21723941.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21726941.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21726941.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21729941.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21729941.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21732941.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21732941.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21853058.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21853058.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21856058.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21856058.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21859070.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21859070.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21862070.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21862070.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21865082.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21865082.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21985187.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21985187.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21988187.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21988187.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21991187.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21991187.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21994199.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21994199.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21997199.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 21997199.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22118016.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22118016.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22118016.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22118016.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22121016.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22121016.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22121016.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22121016.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22124016.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22124016.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22124016.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22124016.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22127016.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22127016.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22127016.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22127016.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22130016.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22130016.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22130016.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .dqs_pos_timing_check: at time 22130016.0 ps Write Leveling @ DQS ck = 1
PHY_INIT: Write Leveling completed at 22144225.0 ps
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 22189966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22219966.0 ps INFO: Load Mode 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22219966.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22219966.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22219966.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22219966.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22219966.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22219966.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22219966.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22999966.0 ps INFO: Load Mode 2
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22999966.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22999966.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22999966.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22999966.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 22999966.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 24547966.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 25327966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 26107966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 26887966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 27667966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 28447966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 29227966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 30007966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 30787966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 31567966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 32347966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 32353966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 32359966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32364466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32365966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32367466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32368966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32370466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32371966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 32371966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32373466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32374966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32376466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32377966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32379466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32380966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32382466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32383966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32385466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32386966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32388466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32389966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32391466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32392966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32394466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32395966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32397466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 32398966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 33163966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 34063966.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 34063966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 34843966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 35623966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 36403966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 37183966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 37963966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 38743966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 39523966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 40303966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 41083966.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Read Leveling Stage 1 completed at 41914225.0 ps
PHY_INIT : PRBS/PER_BIT calibration completed at 41914225.0 ps
PHY_INIT : COMPLEX OCLKDELAY calibration completed at 41914225.0 ps
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 43399966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 43405966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 43411966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43416466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43417966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43419466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43420966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43422466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43423966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 43423966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43425466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43426966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43428466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43429966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43431466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43432966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43434466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43435966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43437466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43438966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43440466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43441966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43443466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43444966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43446466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43447966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43449466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 43450966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 44209966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 44215966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 44223466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 44224966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 44226466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 44227966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 44229466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 44230966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 44232466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 44233966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 44989966.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 44989966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 45769966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 46549966.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 47386225.0 ps
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 48097966.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 48097966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 48877966.0 ps INFO: Load Mode 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 48877966.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 48877966.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 48877966.0 ps INFO: Load Mode 0 CAS Latency =           5
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 48877966.0 ps INFO: Load Mode 0 DLL Reset = Normal
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 48877966.0 ps INFO: Load Mode 0 Write Recovery =           5
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 48877966.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 49657966.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 50437966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 51217966.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 51217966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 51997966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 52777966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 53557966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 53563966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 53569966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53574466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53575966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53577466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53578966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53580466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53581966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 53581966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53583466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53584966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53586466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53587966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53589466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53590966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53592466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53593966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53595466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53596966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53598466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53599966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53601466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53602966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53604466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53605966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53607466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 53608966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 54367966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 54373966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 54381466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 54382966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 54384466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 54385966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 54387466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 54388966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 54390466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 54391966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 55147966.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 55147966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 55927966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 56707966.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 57640225.0 ps
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 58255966.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 58255966.0 ps INFO: Precharge bank   0
Calibration Done
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59092966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59206966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59263966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59275966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59277466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59278966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59280466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59281966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59283466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59284966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59286466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59287966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59289466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59290966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59292466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59293966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59295466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59296966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59296966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59298466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59299966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59320966.0 ps INFO: ZQ        long = 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59512966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59527966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 59533966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59539966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59544466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59545966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59547466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59548966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59550466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59551966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59551966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59553466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59554966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59556466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59557966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59559466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59560966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59562466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59563966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59563966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59565466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59566966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59568466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59569966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59571466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59572966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59574466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59575966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59575966.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59577466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59578966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59580466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59581966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59583466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59584966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59586466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59587966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59587966.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59589466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59590966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59592466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59593966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59595466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59596966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59598466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59599966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59599966.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59601466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59602966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59604466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59605966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59607466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59608966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59610466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59611966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59611966.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59613466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59614966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59616466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59617966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59619466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59620966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59622466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59623966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59623966.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59625466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59626966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59628466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59629966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59631466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59632966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59634466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59635966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59635966.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59637466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59638966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59640466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59641966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59643466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59644966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59646466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59647966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59647966.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59649466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59650966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59652466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59653966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59655466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59656966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59658466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59659966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59659966.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59661466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59662966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59664466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59665966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59667466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59668966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59670466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59671966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59671966.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59673466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59674966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59676466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59677966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59679466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59680966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59682466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59683966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59683966.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59685466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59686966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59688466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59689966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59691466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59692966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59694466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59695966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59695966.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59697466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59698966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59700466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59701966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59703466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59704966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59706466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59707966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59707966.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59709466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59710966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59712466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59713966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59715466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59716966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59718466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59719966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59719966.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59721466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59722966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59724466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59725966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59727466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59728966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59730466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59731966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59731966.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59733466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59734966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59736466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59737966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59739466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59740966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59742466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59743966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59743966.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59745466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59746966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59748466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59749966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59751466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59752966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59754466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59755966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59755966.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59757466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59758966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59760466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59761966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59763466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59764966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59766466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59767966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59767966.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59769466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59770966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59772466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59773966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59775466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59776966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59778466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59779966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59779966.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59781466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59782966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59784466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59785966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59787466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59788966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59790466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59791966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59791966.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59793466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59794966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59796466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59797966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59799466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59800966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59802466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59803966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59803966.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59805466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59806966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59808466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59809966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59811466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59812966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59814466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59815966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59815966.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59817466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59818966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59820466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59821966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59823466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59824966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59826466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59827966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59827966.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59829466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59830966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59832466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59833966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59835466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59836966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59838466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59839966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59839966.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59841466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59842966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59844466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59845966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59847466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59848966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59850466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59851966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59851966.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59853466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59854966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59856466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59857966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59859466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59860966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59862466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59863966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59863966.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59865466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59866966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59868466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59869966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59871466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59872966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59874466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59875966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59875966.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59877466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59878966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59880466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59881966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59883466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59884966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59886466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59887966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59887966.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59889466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59890966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59892466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59893966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59895466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59896966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59898466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59899966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59899966.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59901466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59902966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59904466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59905966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59907466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59908966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59910466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59911966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59913466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59914966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59916466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59917966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59919466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59920966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59922466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59923966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59923966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59925466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59926966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59935966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59940466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59941966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59943466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59944966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59946466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59947966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59947966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59949466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59950966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59952466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59953966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59955466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59956966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59958466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59959966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59959966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59961466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59962966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59964466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59965966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59967466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59968966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59970466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59971966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59971966.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59973466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59974966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59976466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59977966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59979466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59980966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59982466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59983966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59983966.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59985466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59986966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59988466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59989966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59991466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59992966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59994466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59995966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 59995966.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59997466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 59998966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60000466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60001966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60003466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60004966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60006466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60007966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60007966.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60009466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60010966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60012466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60013966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60015466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60016966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60018466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60019966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60019966.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60021466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60022966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60024466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60025966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60027466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60028966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60030466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60031966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60031966.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60033466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60034966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60036466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60037966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60039466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60040966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60042466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60043966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60043966.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60045466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60046966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60048466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60049966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60051466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60052966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60054466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60055966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60055966.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60057466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60058966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60060466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60061966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60063466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60064966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60066466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60067966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60067966.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60069466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60070966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60072466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60073966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60075466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60076966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60078466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60079966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60079966.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60081466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60082966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60084466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60085966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60087466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60088966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60090466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60091966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60091966.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60093466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60094966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60096466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60097966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60099466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60100966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60102466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60103966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60103966.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60105466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60106966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60108466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60109966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60111466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60112966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60114466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60115966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60115966.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60117466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60118966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60120466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60121966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60123466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60124966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60126466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60127966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60127966.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60129466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60130966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60132466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60133966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60135466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60136966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60138466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60139966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60139966.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60141466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60142966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60144466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60145966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60147466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60148966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60150466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60151966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60151966.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60153466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60154966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60156466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60157966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60159466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60160966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60162466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60163966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60163966.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60165466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60166966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60168466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60169966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60171466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60172966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60174466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60175966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60175966.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60177466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60178966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60180466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60181966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60183466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60184966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60186466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60187966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60187966.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60189466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60190966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60192466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60193966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60195466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60196966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60198466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60199966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60199966.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60201466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60202966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60204466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60205966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60207466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60208966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60210466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60211966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60211966.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60213466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60214966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60216466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60217966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60219466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60220966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60222466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60223966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60223966.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60225466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60226966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60228466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60229966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60231466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60232966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60234466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60235966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60235966.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60237466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60238966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60240466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60241966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60243466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60244966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60246466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60247966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60247966.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60249466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60250966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60252466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60253966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60255466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60256966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60258466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60259966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60259966.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60261466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60262966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60264466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60265966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60267466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60268966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60270466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60271966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60271966.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60273466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60274966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60276466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60277966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60279466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60280966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60282466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60283966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60283966.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60285466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60286966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60288466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60289966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60291466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60292966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60294466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60295966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60295966.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60297466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60298966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60300466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60301966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60303466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60304966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60306466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60307966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60309466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60310966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60312466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60313966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60315466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60316966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60318466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60319966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60321466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60322966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60325966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 60325966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 60331966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60337966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60342466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60343966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60345466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60346966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60348466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60349966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60349966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60351466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60352966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60354466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60355966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60357466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60358966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60360466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60361966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60361966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60363466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60364966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60366466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60367966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60369466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60370966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60372466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60373966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60373966.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60375466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60376966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60378466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60379966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60381466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60382966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60384466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60385966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60385966.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60387466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60388966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60390466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60391966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60393466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60394966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60396466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60397966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60397966.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60399466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60400966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60402466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60403966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60405466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60406966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60408466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60409966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60409966.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60411466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60412966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60414466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60415966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60417466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60418966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60420466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60421966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60421966.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60423466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60424966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60426466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60427966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60429466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60430966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60432466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60433966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60433966.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60435466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60436966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60438466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60439966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60441466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60442966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60444466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60445966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60445966.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60447466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60448966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60450466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60451966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60453466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60454966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60456466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60457966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60457966.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60459466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60460966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60462466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60463966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60465466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60466966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60468466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60469966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60469966.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60471466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60472966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60474466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60475966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60477466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60478966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60480466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60481966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60481966.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60483466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60484966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60486466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60487966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60489466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60490966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60492466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60493966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60493966.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60495466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60496966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60498466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60499966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60501466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60502966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60504466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60505966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60505966.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60507466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60508966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60510466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60511966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60513466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60514966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60516466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60517966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60517966.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60519466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60520966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60522466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60523966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60525466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60526966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60528466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60529966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60529966.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60531466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60532966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60534466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60535966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60537466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60538966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60540466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60541966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60541966.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60543466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60544966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60546466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60547966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60549466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60550966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60552466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60553966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60553966.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60555466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60556966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60558466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60559966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60561466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60562966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60564466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60565966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60565966.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60567466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60568966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60570466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60571966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60573466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60574966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60576466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60577966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60577966.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60579466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60580966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60582466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60583966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60585466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60586966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60588466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60589966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60589966.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60591466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60592966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60594466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60595966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60597466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60598966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60600466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60601966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60601966.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60603466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60604966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60606466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60607966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60609466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60610966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60612466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60613966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60613966.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60615466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60616966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60618466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60619966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60621466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60622966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60624466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60625966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60625966.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60627466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60628966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60630466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60631966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60633466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60634966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60636466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60637966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60637966.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60639466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60640966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60642466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60643966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60645466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60646966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60648466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60649966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60649966.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60651466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60652966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60654466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60655966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60657466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60658966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60660466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60661966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60661966.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60663466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60664966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60666466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60667966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60669466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60670966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60672466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60673966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60673966.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60675466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60676966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60678466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60679966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60681466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60682966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60684466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60685966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60685966.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60687466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60688966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60690466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60691966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60693466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60694966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60696466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60697966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60697966.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60699466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60700966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60702466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60703966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60705466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60706966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60708466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60709966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60711466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60712966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60714466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60715966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60717466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60718966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60720466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60721966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60723466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60724966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 60727966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60742966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60766966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60781966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 60787966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60793966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60798466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60799966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60801466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60802966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60804466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60805966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60805966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60807466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60808966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60810466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60811966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60813466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60814966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60816466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60817966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60817966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60819466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60820966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60822466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60823966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60825466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60826966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60828466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60829966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60829966.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60831466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60832966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60834466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60835966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60837466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60838966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60840466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60841966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60841966.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60843466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60844966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60846466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000320 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60847966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000321 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60849466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000322 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60850966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000323 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60852466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000324 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60853966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000325 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60853966.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60855466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000326 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60856966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000327 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60858466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000328 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60859966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000329 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60861466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60862966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60864466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60865966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60865966.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60867466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60868966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60870466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000330 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60871966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000331 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60873466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000332 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60874966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000333 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60876466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000334 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60877966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000335 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60877966.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60879466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000336 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60880966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000337 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60882466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000338 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60883966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000339 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60885466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60886966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60888466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60889966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60889966.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60891466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60892966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60894466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000340 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60895966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000341 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60897466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000342 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60898966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000343 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60900466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000344 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60901966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000345 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60901966.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60903466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000346 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60904966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000347 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60906466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000348 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60907966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000349 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60909466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60910966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60912466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60913966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60913966.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60915466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60916966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60918466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000350 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60919966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000351 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60921466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000352 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60922966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000353 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60924466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000354 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60925966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000355 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60925966.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60927466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000356 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60928966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000357 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60930466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000358 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60931966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000359 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60933466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60934966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60936466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60937966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60937966.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60939466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60940966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60942466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000360 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60943966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000361 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60945466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000362 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60946966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000363 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60948466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000364 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60949966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000365 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60949966.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60951466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000366 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60952966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000367 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60954466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000368 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60955966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000369 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60957466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60958966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60960466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60961966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60961966.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60963466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60964966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60966466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000370 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60967966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000371 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60969466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000372 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60970966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000373 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60972466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000374 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60973966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000375 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60973966.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60975466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000376 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60976966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000377 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60978466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000378 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60979966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000379 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60981466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60982966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60984466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60985966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60985966.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60987466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60988966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60990466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000380 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60991966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000381 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60993466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000382 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60994966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000383 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60996466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000384 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60997966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000385 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 60997966.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 60999466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000386 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61000966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000387 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61002466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000388 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61003966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000389 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61005466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61006966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61008466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61009966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61009966.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61011466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61012966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61014466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000390 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61015966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000391 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61017466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000392 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61018966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000393 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61020466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000394 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61021966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000395 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61021966.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61023466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000396 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61024966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000397 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61026466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000398 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61027966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000399 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61029466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61030966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61032466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61033966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61033966.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61035466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61036966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61038466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61039966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61041466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61042966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61044466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61045966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a5 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61045966.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61047466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61048966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61050466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61051966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61053466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61054966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61056466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61057966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ad data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61057966.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61059466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61060966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61062466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61063966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b1 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61065466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61066966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61068466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61069966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b5 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61069966.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61071466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61072966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61074466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61075966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b9 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61077466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61078966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61080466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61081966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bd data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61081966.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61083466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61084966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61086466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61087966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c1 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61089466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61090966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61092466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61093966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c5 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61093966.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61095466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61096966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61098466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61099966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c9 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61101466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61102966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61104466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61105966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cd data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61105966.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61107466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61108966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61110466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61111966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d1 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61113466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61114966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61116466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61117966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d5 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61117966.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61119466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61120966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61122466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61123966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d9 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61125466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61126966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61128466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61129966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dd data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61129966.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61131466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61132966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61134466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61135966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e1 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61137466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61138966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61140466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61141966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e5 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61141966.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61143466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61144966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61146466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61147966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61149466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61150966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61152466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61153966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ed data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61153966.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61155466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61156966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61158466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61159966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61161466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61162966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61164466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61165966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f5 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61167466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61168966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61170466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61171966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61173466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61174966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61176466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61177966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fd data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61179466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61180966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 61183966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61198966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61222966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61237966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 61243966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61249966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61254466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61255966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61257466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61258966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61260466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61261966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61261966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61263466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61264966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61266466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61267966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61269466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61270966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61272466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61273966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61273966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61275466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61276966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61278466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61279966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61281466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61282966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61284466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61285966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61285966.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61287466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61288966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61290466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61291966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61293466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61294966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61296466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61297966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61297966.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61299466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61300966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61302466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000020 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61303966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000021 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61305466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000022 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61306966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61308466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000024 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61309966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000025 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61309966.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61311466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000026 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61312966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61314466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000028 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61315966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000029 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61317466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61318966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61320466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61321966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61321966.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61323466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61324966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61326466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000030 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61327966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000031 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61329466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000032 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61330966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61332466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000034 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61333966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000035 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61333966.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61335466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000036 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61336966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61338466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000038 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61339966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000039 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61341466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61342966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61344466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61345966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61345966.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61347466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61348966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61350466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000040 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61351966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000041 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61353466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000042 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61354966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000043 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61356466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000044 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61357966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000045 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61357966.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61359466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000046 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61360966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000047 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61362466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000048 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61363966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000049 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61365466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61366966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61368466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61369966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61369966.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61371466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61372966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61374466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000050 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61375966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000051 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61377466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000052 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61378966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000053 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61380466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000054 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61381966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000055 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61381966.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61383466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000056 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61384966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000057 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61386466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000058 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61387966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000059 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61389466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61390966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61392466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61393966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61393966.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61395466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61396966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61398466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000060 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61399966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000061 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61401466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000062 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61402966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000063 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61404466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000064 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61405966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000065 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61405966.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61407466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000066 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61408966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000067 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61410466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000068 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61411966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000069 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61413466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61414966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61416466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61417966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61417966.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61419466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61420966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61422466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000070 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61423966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000071 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61425466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000072 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61426966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000073 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61428466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000074 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61429966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000075 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61429966.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61431466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000076 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61432966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000077 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61434466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000078 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61435966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000079 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61437466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61438966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61440466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61441966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61441966.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61443466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61444966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61446466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000080 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61447966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000081 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61449466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000082 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61450966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000083 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61452466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000084 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61453966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000085 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61453966.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61455466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000086 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61456966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000087 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61458466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000088 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61459966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000089 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61461466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61462966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61464466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61465966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61465966.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61467466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61468966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61470466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000090 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61471966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000091 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61473466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000092 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61474966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000093 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61476466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000094 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61477966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000095 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61477966.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61479466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000096 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61480966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000097 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61482466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000098 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61483966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000099 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61485466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61486966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61488466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61489966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61489966.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61491466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61492966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61494466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61495966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a1 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61497466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61498966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61500466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61501966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a5 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61501966.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61503466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61504966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61506466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61507966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a9 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61509466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61510966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61512466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61513966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ad data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61513966.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61515466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61516966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61518466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61519966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b1 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61521466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61522966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61524466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61525966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b5 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61525966.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61527466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61528966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61530466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61531966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b9 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61533466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61534966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61536466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61537966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000bd data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61537966.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61539466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61540966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61542466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61543966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c1 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61545466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61546966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61548466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61549966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c5 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61549966.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61551466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61552966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61554466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61555966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c9 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61557466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61558966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61560466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61561966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000cd data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61561966.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61563466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61564966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61566466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61567966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d1 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61569466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61570966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61572466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61573966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d5 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61573966.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61575466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61576966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61578466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61579966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d9 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61581466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61582966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61584466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61585966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000dd data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61585966.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61587466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61588966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61590466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61591966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e1 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61593466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61594966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61596466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61597966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e5 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61597966.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61599466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61600966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61602466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61603966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e9 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61605466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61606966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61608466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61609966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ed data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61609966.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61611466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61612966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61614466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61615966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f1 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61617466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61618966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61620466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61621966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f5 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61623466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61624966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61626466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61627966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f9 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61629466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61630966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61632466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61633966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fd data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61633966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61635466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61636966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61645966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61650466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61651966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61653466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61654966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61656466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61657966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61657966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61659466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61660966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61662466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61663966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61665466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61666966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61668466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61669966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61669966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61671466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61672966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61674466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61675966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61677466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61678966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61680466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61681966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61681966.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61683466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61684966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61686466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61687966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61689466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61690966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61692466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61693966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61693966.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61695466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61696966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61698466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000120 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61699966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000121 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61701466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000122 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61702966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000123 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61704466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000124 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61705966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000125 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61705966.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61707466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000126 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61708966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000127 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61710466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000128 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61711966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000129 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61713466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61714966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61716466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61717966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61717966.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61719466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61720966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61722466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000130 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61723966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000131 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61725466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000132 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61726966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000133 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61728466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000134 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61729966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000135 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61729966.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61731466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000136 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61732966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000137 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61734466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000138 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61735966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000139 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61737466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61738966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61740466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61741966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61741966.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61743466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61744966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61746466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000140 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61747966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000141 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61749466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000142 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61750966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000143 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61752466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000144 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61753966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000145 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61753966.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61755466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000146 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61756966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000147 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61758466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000148 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61759966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000149 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61761466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61762966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61764466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61765966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61765966.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61767466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61768966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61770466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000150 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61771966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000151 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61773466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000152 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61774966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000153 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61776466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000154 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61777966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000155 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61777966.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61779466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000156 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61780966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000157 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61782466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000158 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61783966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000159 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61785466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61786966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61788466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61789966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61789966.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61791466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61792966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61794466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000160 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61795966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000161 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61797466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000162 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61798966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000163 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61800466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000164 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61801966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000165 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61801966.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61803466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000166 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61804966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000167 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61806466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000168 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61807966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000169 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61809466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61810966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61812466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61813966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61813966.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61815466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61816966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61818466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000170 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61819966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000171 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61821466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000172 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61822966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000173 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61824466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000174 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61825966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000175 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61825966.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61827466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000176 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61828966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000177 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61830466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000178 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61831966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000179 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61833466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61834966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61836466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61837966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61837966.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61839466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61840966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61842466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000180 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61843966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000181 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61845466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000182 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61846966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000183 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61848466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000184 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61849966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000185 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61849966.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61851466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000186 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61852966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000187 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61854466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000188 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61855966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000189 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61857466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61858966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61860466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61861966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61861966.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61863466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61864966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61866466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000190 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61867966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000191 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61869466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000192 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61870966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000193 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61872466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000194 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61873966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000195 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61873966.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61875466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000196 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61876966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000197 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61878466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000198 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61879966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000199 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61881466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61882966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61884466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61885966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61885966.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61887466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61888966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61890466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61891966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a1 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61893466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61894966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61896466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61897966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a5 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61897966.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61899466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61900966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61902466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61903966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a9 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61905466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61906966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61908466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61909966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ad data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61909966.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61911466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61912966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61914466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61915966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b1 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61917466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61918966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61920466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61921966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b5 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61921966.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61923466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61924966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61926466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61927966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b9 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61929466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61930966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61932466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61933966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001bd data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61933966.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61935466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61936966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61938466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61939966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c1 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61941466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61942966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61944466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61945966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c5 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61945966.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61947466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61948966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61950466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61951966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c9 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61953466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61954966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61956466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61957966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001cd data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61957966.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61959466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61960966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61962466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61963966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d1 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61965466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61966966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61968466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61969966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d5 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61969966.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61971466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61972966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61974466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61975966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d9 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61977466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61978966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61980466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61981966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001dd data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61981966.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61983466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61984966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61986466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61987966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e1 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61989466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61990966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61992466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61993966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e5 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 61993966.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61995466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61996966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61998466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 61999966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e9 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62001466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62002966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62004466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62005966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ed data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62005966.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62007466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62008966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62010466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62011966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f1 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62013466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62014966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62016466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62017966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f5 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62019466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62020966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62022466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62023966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f9 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62025466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62026966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62028466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62029966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fd data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62031466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62032966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62035966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 62035966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 62041966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62047966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62052466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62053966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62055466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62056966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62058466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62059966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62059966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62061466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62062966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62064466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62065966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62067466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62068966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62070466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62071966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62071966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62073466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62074966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62076466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62077966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62079466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62080966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62082466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62083966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62083966.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62085466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62086966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62088466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62089966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62091466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62092966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62094466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62095966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62095966.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62097466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62098966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62100466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000220 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62101966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000221 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62103466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000222 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62104966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62106466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000224 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62107966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000225 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62107966.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62109466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000226 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62110966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62112466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000228 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62113966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000229 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62115466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62116966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62118466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62119966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62119966.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62121466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62122966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62124466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000230 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62125966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000231 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62127466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000232 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62128966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62130466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000234 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62131966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000235 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62131966.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62133466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000236 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62134966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62136466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000238 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62137966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000239 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62139466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62140966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62142466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62143966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62143966.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62145466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62146966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62148466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000240 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62149966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000241 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62151466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000242 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62152966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000243 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62154466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000244 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62155966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000245 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62155966.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62157466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000246 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62158966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000247 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62160466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000248 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62161966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000249 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62163466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62164966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62166466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62167966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62167966.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62169466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62170966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62172466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000250 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62173966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000251 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62175466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000252 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62176966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000253 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62178466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000254 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62179966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000255 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62179966.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62181466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000256 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62182966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000257 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62184466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000258 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62185966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000259 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62187466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62188966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62190466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62191966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62191966.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62193466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62194966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62196466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000260 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62197966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000261 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62199466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000262 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62200966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000263 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62202466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000264 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62203966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000265 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62203966.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62205466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000266 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62206966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000267 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62208466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000268 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62209966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000269 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62211466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62212966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62214466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62215966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62215966.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62217466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62218966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62220466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000270 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62221966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000271 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62223466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000272 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62224966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000273 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62226466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000274 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62227966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000275 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62227966.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62229466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000276 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62230966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000277 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62232466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000278 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62233966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000279 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62235466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62236966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62238466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62239966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62239966.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62241466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62242966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62244466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000280 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62245966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000281 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62247466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000282 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62248966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000283 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62250466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000284 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62251966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000285 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62251966.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62253466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000286 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62254966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000287 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62256466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000288 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62257966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000289 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62259466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62260966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62262466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62263966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62263966.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62265466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62266966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62268466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000290 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62269966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000291 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62271466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000292 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62272966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000293 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62274466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000294 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62275966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000295 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62275966.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62277466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000296 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62278966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000297 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62280466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000298 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62281966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000299 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62283466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62284966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62286466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62287966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62287966.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62289466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62290966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62292466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62293966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a1 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62295466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62296966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62298466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62299966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a5 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62299966.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62301466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62302966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62304466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62305966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a9 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62307466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62308966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62310466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62311966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ad data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62311966.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62313466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62314966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62316466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62317966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b1 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62319466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62320966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62322466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62323966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b5 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62323966.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62325466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62326966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62328466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62329966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b9 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62331466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62332966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62334466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62335966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002bd data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62335966.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62337466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62338966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62340466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62341966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c1 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62343466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62344966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62346466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62347966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c5 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62347966.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62349466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62350966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62352466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62353966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c9 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62355466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62356966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62358466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62359966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002cd data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62359966.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62361466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62362966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62364466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62365966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d1 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62367466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62368966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62370466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62371966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d5 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62371966.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62373466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62374966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62376466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62377966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d9 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62379466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62380966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62382466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62383966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002dd data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62383966.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62385466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62386966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62388466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62389966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e1 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62391466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62392966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62394466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62395966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e5 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62395966.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62397466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62398966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62400466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62401966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e9 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62403466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62404966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62406466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62407966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ed data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62407966.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62409466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62410966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62412466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62413966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f1 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62415466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62416966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62418466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62419966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f5 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62421466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62422966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62424466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62425966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f9 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62427466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62428966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62430466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62431966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fd data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62433466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62434966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 62437966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62452966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62476966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62491966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 62497966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62503966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62508466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62509966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62511466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62512966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62514466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62515966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62515966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62517466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62518966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62520466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62521966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62523466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62524966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62526466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62527966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62527966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62529466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62530966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62532466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62533966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62535466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62536966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62538466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62539966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62539966.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62541466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62542966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62544466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62545966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62547466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62548966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62550466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62551966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62551966.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62553466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62554966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62556466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000320 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62557966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000321 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62559466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000322 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62560966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000323 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62562466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000324 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62563966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000325 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62563966.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62565466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000326 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62566966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000327 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62568466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000328 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62569966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000329 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62571466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62572966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62574466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62575966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62575966.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62577466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62578966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62580466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000330 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62581966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000331 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62583466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000332 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62584966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000333 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62586466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000334 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62587966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000335 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62587966.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62589466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000336 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62590966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000337 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62592466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000338 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62593966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000339 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62595466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62596966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62598466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62599966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62599966.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62601466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62602966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62604466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000340 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62605966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000341 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62607466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000342 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62608966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000343 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62610466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000344 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62611966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000345 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62611966.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62613466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000346 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62614966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000347 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62616466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000348 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62617966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000349 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62619466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62620966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62622466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62623966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62623966.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62625466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62626966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62628466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000350 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62629966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000351 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62631466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000352 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62632966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000353 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62634466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000354 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62635966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000355 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62635966.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62637466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000356 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62638966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000357 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62640466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000358 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62641966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000359 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62643466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62644966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62646466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62647966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62647966.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62649466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62650966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62652466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000360 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62653966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000361 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62655466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000362 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62656966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000363 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62658466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000364 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62659966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000365 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62659966.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62661466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000366 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62662966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000367 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62664466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000368 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62665966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000369 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62667466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62668966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62670466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62671966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62671966.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62673466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62674966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62676466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000370 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62677966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000371 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62679466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000372 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62680966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000373 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62682466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000374 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62683966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000375 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62683966.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62685466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000376 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62686966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000377 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62688466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000378 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62689966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000379 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62691466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62692966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62694466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62695966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62695966.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62697466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62698966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62700466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000380 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62701966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000381 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62703466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000382 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62704966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000383 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62706466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000384 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62707966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000385 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62707966.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62709466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000386 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62710966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000387 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62712466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000388 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62713966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000389 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62715466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62716966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62718466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62719966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62719966.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62721466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62722966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62724466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000390 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62725966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000391 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62727466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000392 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62728966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000393 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62730466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000394 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62731966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000395 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62731966.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62733466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000396 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62734966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000397 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62736466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000398 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62737966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000399 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62739466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62740966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62742466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62743966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62743966.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62745466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62746966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62748466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62749966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a1 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62751466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62752966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62754466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62755966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a5 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62755966.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62757466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62758966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62760466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62761966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a9 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62763466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62764966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62766466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62767966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ad data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62767966.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62769466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62770966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62772466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62773966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b1 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62775466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62776966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62778466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62779966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b5 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62779966.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62781466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62782966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62784466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62785966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b9 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62787466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62788966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62790466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62791966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003bd data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62791966.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62793466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62794966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62796466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62797966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c1 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62799466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62800966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62802466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62803966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c5 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62803966.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62805466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62806966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62808466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62809966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c9 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62811466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62812966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62814466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62815966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003cd data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62815966.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62817466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62818966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62820466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62821966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d1 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62823466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62824966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62826466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62827966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d5 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62827966.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62829466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62830966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62832466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62833966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d9 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62835466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62836966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62838466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62839966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003dd data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62839966.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62841466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62842966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62844466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62845966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e1 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62847466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62848966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62850466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62851966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e5 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62851966.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62853466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62854966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62856466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62857966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e9 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62859466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62860966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62862466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62863966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ed data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62863966.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62865466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62866966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62868466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62869966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f1 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62871466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62872966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62874466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62875966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f5 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62877466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62878966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62880466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62881966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f9 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62883466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62884966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62886466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62887966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fd data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62889466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62890966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 62893966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62908966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62932966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62947966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 62953966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62959966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62964466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62965966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62967466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62968966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62970466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62971966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62971966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62973466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62974966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62976466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62977966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62979466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62980966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62982466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62983966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62983966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62985466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62986966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62988466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62989966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62991466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62992966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62994466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62995966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 62995966.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62997466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 62998966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63000466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63001966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63003466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63004966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63006466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63007966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63007966.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63009466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63010966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63012466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000020 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63013966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000021 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63015466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000022 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63016966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63018466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000024 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63019966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000025 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63019966.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63021466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000026 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63022966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63024466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000028 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63025966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000029 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63027466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63028966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63030466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63031966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63031966.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63033466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63034966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63036466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000030 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63037966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000031 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63039466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000032 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63040966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63042466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000034 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63043966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000035 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63043966.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63045466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000036 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63046966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63048466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000038 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63049966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000039 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63051466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63052966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63054466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63055966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63055966.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63057466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63058966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63060466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000040 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63061966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000041 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63063466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000042 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63064966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000043 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63066466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000044 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63067966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000045 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63067966.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63069466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000046 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63070966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000047 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63072466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000048 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63073966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000049 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63075466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63076966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63078466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63079966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63079966.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63081466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63082966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63084466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000050 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63085966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000051 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63087466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000052 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63088966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000053 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63090466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000054 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63091966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000055 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63091966.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63093466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000056 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63094966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000057 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63096466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000058 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63097966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000059 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63099466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63100966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63102466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63103966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63103966.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63105466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63106966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63108466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000060 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63109966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000061 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63111466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000062 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63112966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000063 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63114466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000064 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63115966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000065 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63115966.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63117466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000066 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63118966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000067 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63120466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000068 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63121966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000069 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63123466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63124966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63126466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63127966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63127966.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63129466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63130966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63132466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000070 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63133966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000071 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63135466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000072 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63136966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000073 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63138466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000074 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63139966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000075 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63139966.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63141466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000076 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63142966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000077 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63144466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000078 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63145966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000079 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63147466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63148966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63150466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63151966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63151966.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63153466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63154966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63156466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000080 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63157966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000081 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63159466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000082 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63160966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000083 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63162466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000084 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63163966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000085 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63163966.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63165466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000086 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63166966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000087 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63168466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000088 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63169966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000089 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63171466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63172966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63174466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63175966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63175966.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63177466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63178966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63180466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000090 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63181966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000091 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63183466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000092 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63184966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000093 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63186466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000094 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63187966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000095 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63187966.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63189466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000096 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63190966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000097 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63192466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000098 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63193966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000099 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63195466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63196966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63198466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63199966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63199966.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63201466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63202966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63204466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63205966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a1 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63207466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63208966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63210466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63211966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a5 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63211966.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63213466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63214966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63216466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63217966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a9 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63219466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63220966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63222466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63223966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ad data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63223966.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63225466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63226966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63228466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63229966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b1 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63231466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63232966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63234466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63235966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b5 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63235966.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63237466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63238966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63240466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63241966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b9 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63243466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63244966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63246466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63247966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000bd data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63247966.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63249466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63250966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63252466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63253966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c1 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63255466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63256966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63258466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63259966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c5 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63259966.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63261466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63262966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63264466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63265966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c9 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63267466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63268966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63270466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63271966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000cd data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63271966.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63273466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63274966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63276466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63277966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d1 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63279466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63280966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63282466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63283966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d5 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63283966.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63285466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63286966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63288466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63289966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d9 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63291466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63292966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63294466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63295966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000dd data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63295966.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63297466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63298966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63300466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63301966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e1 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63303466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63304966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63306466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63307966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e5 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63307966.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63309466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63310966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63312466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63313966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e9 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63315466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63316966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63318466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63319966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ed data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63319966.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63321466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63322966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63324466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63325966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f1 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63327466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63328966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63330466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63331966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f5 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63333466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63334966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63336466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63337966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f9 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63339466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63340966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63342466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63343966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fd data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63343966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63345466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63346966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63355966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63360466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63361966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63363466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63364966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63366466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63367966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63367966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63369466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63370966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63372466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63373966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63375466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63376966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63378466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63379966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63379966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63381466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63382966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63384466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63385966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63387466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63388966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63390466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63391966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63391966.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63393466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63394966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63396466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63397966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63399466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63400966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63402466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63403966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63403966.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63405466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63406966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63408466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000120 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63409966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000121 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63411466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000122 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63412966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000123 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63414466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000124 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63415966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000125 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63415966.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63417466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000126 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63418966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000127 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63420466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000128 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63421966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000129 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63423466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63424966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63426466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63427966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63427966.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63429466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63430966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63432466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000130 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63433966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000131 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63435466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000132 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63436966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000133 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63438466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000134 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63439966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000135 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63439966.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63441466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000136 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63442966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000137 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63444466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000138 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63445966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000139 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63447466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63448966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63450466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63451966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63451966.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63453466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63454966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63456466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000140 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63457966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000141 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63459466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000142 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63460966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000143 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63462466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000144 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63463966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000145 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63463966.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63465466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000146 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63466966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000147 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63468466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000148 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63469966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000149 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63471466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63472966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63474466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63475966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63475966.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63477466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63478966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63480466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000150 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63481966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000151 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63483466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000152 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63484966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000153 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63486466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000154 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63487966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000155 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63487966.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63489466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000156 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63490966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000157 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63492466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000158 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63493966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000159 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63495466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63496966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63498466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63499966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63499966.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63501466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63502966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63504466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000160 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63505966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000161 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63507466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000162 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63508966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000163 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63510466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000164 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63511966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000165 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63511966.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63513466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000166 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63514966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000167 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63516466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000168 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63517966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000169 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63519466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63520966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63522466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63523966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63523966.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63525466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63526966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63528466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000170 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63529966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000171 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63531466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000172 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63532966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000173 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63534466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000174 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63535966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000175 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63535966.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63537466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000176 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63538966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000177 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63540466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000178 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63541966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000179 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63543466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63544966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63546466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63547966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63547966.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63549466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63550966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63552466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000180 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63553966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000181 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63555466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000182 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63556966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000183 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63558466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000184 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63559966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000185 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63559966.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63561466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000186 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63562966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000187 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63564466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000188 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63565966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000189 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63567466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63568966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63570466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63571966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63571966.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63573466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63574966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63576466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000190 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63577966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000191 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63579466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000192 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63580966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000193 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63582466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000194 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63583966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000195 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63583966.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63585466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000196 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63586966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000197 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63588466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000198 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63589966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000199 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63591466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63592966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63594466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63595966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63595966.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63597466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63598966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63600466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63601966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a1 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63603466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63604966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63606466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63607966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a5 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63607966.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63609466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63610966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63612466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63613966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a9 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63615466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63616966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63618466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63619966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ad data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63619966.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63621466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63622966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63624466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63625966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b1 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63627466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63628966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63630466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63631966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b5 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63631966.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63633466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63634966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63636466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63637966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b9 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63639466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63640966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63642466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63643966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001bd data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63643966.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63645466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63646966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63648466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63649966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c1 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63651466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63652966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63654466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63655966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c5 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63655966.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63657466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63658966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63660466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63661966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c9 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63663466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63664966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63666466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63667966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001cd data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63667966.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63669466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63670966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63672466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63673966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d1 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63675466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63676966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63678466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63679966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d5 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63679966.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63681466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63682966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63684466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63685966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d9 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63687466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63688966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63690466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63691966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001dd data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63691966.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63693466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63694966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63696466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63697966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e1 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63699466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63700966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63702466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63703966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e5 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63703966.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63705466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63706966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63708466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63709966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e9 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63711466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63712966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63714466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63715966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ed data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63715966.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63717466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63718966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63720466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63721966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f1 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63723466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63724966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63726466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63727966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f5 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63729466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63730966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63732466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63733966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f9 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63735466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63736966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63738466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63739966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fd data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63741466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63742966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63745966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 63745966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 63751966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63757966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63762466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63763966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63765466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63766966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63768466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63769966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63769966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63771466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63772966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63774466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63775966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63777466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63778966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63780466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63781966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63781966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63783466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63784966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63786466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63787966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63789466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63790966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63792466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63793966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63793966.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63795466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63796966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63798466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63799966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63801466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63802966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63804466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63805966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63805966.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63807466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63808966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63810466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63811966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63813466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63814966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63816466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63817966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63817966.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63819466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63820966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63822466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63823966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63825466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63826966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63828466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63829966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63829966.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63831466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63832966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63834466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63835966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63837466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63838966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63840466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63841966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63841966.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63843466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63844966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63846466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63847966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63849466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63850966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63852466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63853966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63853966.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63855466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63856966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63858466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000240 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63859966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000241 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63861466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000242 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63862966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000243 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63864466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000244 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63865966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000245 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63865966.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63867466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000246 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63868966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000247 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63870466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000248 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63871966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000249 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63873466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63874966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63876466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63877966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63877966.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63879466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63880966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63882466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000250 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63883966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000251 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63885466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000252 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63886966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000253 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63888466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000254 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63889966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000255 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63889966.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63891466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000256 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63892966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000257 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63894466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000258 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63895966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000259 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63897466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63898966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63900466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63901966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63901966.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63903466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63904966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63906466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000260 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63907966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000261 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63909466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000262 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63910966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000263 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63912466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000264 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63913966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000265 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63913966.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63915466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000266 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63916966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000267 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63918466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000268 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63919966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000269 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63921466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63922966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63924466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63925966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63925966.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63927466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63928966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63930466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000270 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63931966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000271 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63933466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000272 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63934966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000273 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63936466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000274 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63937966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000275 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63937966.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63939466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000276 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63940966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000277 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63942466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000278 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63943966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000279 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63945466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63946966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63948466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63949966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63949966.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63951466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63952966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63954466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000280 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63955966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000281 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63957466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000282 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63958966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000283 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63960466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000284 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63961966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000285 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63961966.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63963466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000286 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63964966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000287 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63966466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000288 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63967966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000289 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63969466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63970966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63972466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63973966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63973966.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63975466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63976966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63978466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000290 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63979966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000291 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63981466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000292 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63982966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000293 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63984466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000294 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63985966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000295 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63985966.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63987466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000296 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63988966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000297 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63990466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000298 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63991966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000299 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63993466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63994966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63996466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63997966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 63997966.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 63999466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64000966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64002466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64003966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a1 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64005466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64006966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64008466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64009966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a5 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64009966.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64011466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64012966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64014466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64015966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a9 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64017466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64018966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64020466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64021966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ad data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64021966.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64023466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64024966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64026466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64027966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b1 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64029466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64030966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64032466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64033966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b5 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64033966.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64035466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64036966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64038466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64039966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b9 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64041466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64042966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64044466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64045966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002bd data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64045966.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64047466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64048966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64050466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64051966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c1 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64053466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64054966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64056466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64057966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c5 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64057966.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64059466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64060966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64062466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64063966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c9 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64065466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64066966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64068466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64069966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002cd data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64069966.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64071466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64072966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64074466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64075966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d1 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64077466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64078966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64080466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64081966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d5 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64081966.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64083466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64084966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64086466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64087966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d9 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64089466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64090966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64092466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64093966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002dd data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64093966.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64095466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64096966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64098466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64099966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e1 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64101466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64102966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64104466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64105966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e5 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64105966.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64107466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64108966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64110466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64111966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e9 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64113466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64114966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64116466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64117966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ed data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64117966.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64119466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64120966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64122466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64123966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f1 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64125466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64126966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64128466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64129966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f5 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64131466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64132966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64134466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64135966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f9 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64137466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64138966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64140466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64141966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fd data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64143466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64144966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 64147966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64162966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64186966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64201966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 64207966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64213966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64218466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64219966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64221466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64222966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64224466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64225966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64225966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64227466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64228966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64230466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64231966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64233466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64234966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64236466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64237966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64237966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64239466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64240966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64242466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64243966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64245466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64246966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64248466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64249966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64249966.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64251466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64252966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64254466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64255966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64257466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64258966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64260466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64261966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64261966.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64263466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64264966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64266466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000320 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64267966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000321 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64269466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000322 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64270966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000323 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64272466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000324 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64273966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000325 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64273966.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64275466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000326 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64276966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000327 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64278466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000328 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64279966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000329 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64281466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64282966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64284466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64285966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64285966.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64287466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64288966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64290466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000330 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64291966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000331 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64293466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000332 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64294966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000333 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64296466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000334 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64297966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000335 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64297966.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64299466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000336 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64300966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000337 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64302466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000338 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64303966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000339 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64305466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64306966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64308466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64309966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64309966.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64311466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64312966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64314466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000340 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64315966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000341 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64317466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000342 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64318966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000343 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64320466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000344 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64321966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000345 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64321966.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64323466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000346 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64324966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000347 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64326466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000348 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64327966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000349 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64329466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64330966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64332466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64333966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64333966.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64335466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64336966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64338466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000350 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64339966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000351 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64341466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000352 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64342966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000353 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64344466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000354 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64345966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000355 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64345966.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64347466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000356 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64348966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000357 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64350466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000358 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64351966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000359 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64353466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64354966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64356466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64357966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64357966.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64359466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64360966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64362466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000360 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64363966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000361 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64365466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000362 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64366966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000363 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64368466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000364 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64369966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000365 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64369966.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64371466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000366 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64372966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000367 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64374466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000368 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64375966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000369 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64377466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64378966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64380466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64381966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64381966.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64383466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64384966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64386466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000370 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64387966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000371 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64389466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000372 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64390966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000373 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64392466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000374 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64393966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000375 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64393966.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64395466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000376 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64396966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000377 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64398466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000378 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64399966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000379 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64401466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64402966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64404466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64405966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64405966.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64407466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64408966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64410466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000380 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64411966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000381 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64413466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000382 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64414966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000383 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64416466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000384 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64417966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000385 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64417966.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64419466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000386 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64420966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000387 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64422466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000388 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64423966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000389 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64425466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64426966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64428466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64429966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64429966.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64431466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64432966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64434466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000390 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64435966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000391 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64437466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000392 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64438966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000393 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64440466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000394 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64441966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000395 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64441966.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64443466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000396 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64444966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000397 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64446466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000398 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64447966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000399 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64449466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64450966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64452466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64453966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64453966.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64455466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64456966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64458466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64459966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a1 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64461466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64462966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64464466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64465966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a5 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64465966.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64467466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64468966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64470466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64471966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a9 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64473466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64474966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64476466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64477966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ad data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64477966.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64479466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64480966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64482466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64483966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b1 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64485466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64486966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64488466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64489966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b5 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64489966.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64491466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64492966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64494466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64495966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b9 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64497466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64498966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64500466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64501966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003bd data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64501966.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64503466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64504966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64506466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64507966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c1 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64509466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64510966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64512466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64513966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c5 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64513966.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64515466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64516966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64518466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64519966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c9 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64521466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64522966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64524466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64525966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003cd data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64525966.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64527466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64528966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64530466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64531966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d1 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64533466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64534966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64536466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64537966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d5 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64537966.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64539466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64540966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64542466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64543966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d9 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64545466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64546966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64548466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64549966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003dd data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64549966.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64551466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64552966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64554466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64555966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e1 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64557466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64558966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64560466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64561966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e5 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64561966.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64563466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64564966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64566466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64567966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e9 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64569466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64570966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64572466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64573966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ed data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64573966.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64575466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64576966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64578466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64579966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f1 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64581466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64582966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64584466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64585966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f5 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64587466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64588966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64590466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64591966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f9 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64593466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64594966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64596466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64597966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fd data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64599466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64600966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 64603966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64618966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64642966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64657966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 64663966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64669966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64674466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64675966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64677466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64678966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64680466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64681966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64681966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64683466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64684966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64686466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64687966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64689466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64690966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64692466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64693966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64693966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64695466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64696966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64698466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64699966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64701466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64702966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64704466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64705966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64705966.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64707466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64708966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64710466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64711966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64713466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64714966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64716466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64717966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64717966.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64719466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64720966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64722466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000020 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64723966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000021 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64725466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000022 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64726966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64728466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000024 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64729966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000025 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64729966.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64731466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000026 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64732966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64734466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000028 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64735966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000029 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64737466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64738966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64740466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64741966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64741966.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64743466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64744966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64746466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000030 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64747966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000031 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64749466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000032 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64750966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64752466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000034 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64753966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000035 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64753966.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64755466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000036 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64756966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64758466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000038 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64759966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000039 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64761466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64762966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64764466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64765966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64765966.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64767466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64768966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64770466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000040 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64771966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000041 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64773466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000042 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64774966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000043 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64776466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000044 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64777966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000045 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64777966.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64779466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000046 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64780966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000047 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64782466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000048 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64783966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000049 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64785466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64786966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64788466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64789966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64789966.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64791466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64792966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64794466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000050 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64795966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000051 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64797466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000052 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64798966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000053 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64800466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000054 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64801966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000055 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64801966.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64803466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000056 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64804966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000057 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64806466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000058 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64807966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000059 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64809466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64810966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64812466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64813966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64813966.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64815466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64816966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64818466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000060 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64819966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000061 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64821466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000062 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64822966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000063 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64824466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000064 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64825966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000065 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64825966.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64827466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000066 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64828966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000067 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64830466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000068 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64831966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000069 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64833466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64834966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64836466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64837966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64837966.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64839466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64840966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64842466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000070 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64843966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000071 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64845466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000072 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64846966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000073 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64848466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000074 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64849966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000075 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64849966.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64851466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000076 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64852966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000077 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64854466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000078 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64855966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000079 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64857466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64858966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64860466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64861966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64861966.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64863466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64864966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64866466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000080 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64867966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000081 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64869466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000082 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64870966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000083 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64872466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000084 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64873966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000085 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64873966.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64875466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000086 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64876966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000087 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64878466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000088 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64879966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000089 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64881466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64882966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64884466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64885966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64885966.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64887466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64888966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64890466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000090 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64891966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000091 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64893466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000092 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64894966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000093 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64896466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000094 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64897966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000095 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64897966.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64899466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000096 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64900966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000097 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64902466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000098 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64903966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000099 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64905466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64906966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64908466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64909966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64909966.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64911466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64912966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64914466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64915966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a1 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64917466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64918966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64920466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64921966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a5 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64921966.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64923466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64924966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64926466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64927966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a9 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64929466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64930966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64932466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64933966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ad data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64933966.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64935466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64936966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64938466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64939966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b1 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64941466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64942966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64944466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64945966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b5 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64945966.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64947466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64948966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64950466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64951966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b9 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64953466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64954966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64956466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64957966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000bd data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64957966.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64959466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64960966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64962466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64963966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c1 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64965466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64966966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64968466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64969966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c5 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64969966.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64971466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64972966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64974466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64975966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c9 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64977466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64978966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64980466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64981966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000cd data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64981966.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64983466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64984966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64986466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64987966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d1 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64989466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64990966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64992466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64993966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d5 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 64993966.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64995466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64996966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64998466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 64999966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d9 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65001466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65002966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65004466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65005966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000dd data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65005966.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65007466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65008966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65010466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65011966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e1 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65013466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65014966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65016466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65017966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e5 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65017966.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65019466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65020966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65022466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65023966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e9 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65025466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65026966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65028466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65029966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ed data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65029966.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65031466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65032966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65034466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65035966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f1 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65037466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65038966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65040466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65041966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f5 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65043466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65044966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65046466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65047966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f9 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65049466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65050966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65052466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65053966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fd data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65053966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65055466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65056966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65065966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65070466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65071966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65073466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65074966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65076466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65077966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65077966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65079466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65080966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65082466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65083966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65085466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65086966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65088466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65089966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65089966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65091466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65092966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65094466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65095966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65097466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65098966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65100466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65101966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65101966.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65103466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65104966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65106466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65107966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65109466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65110966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65112466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65113966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65113966.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65115466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65116966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65118466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000120 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65119966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000121 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65121466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000122 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65122966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000123 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65124466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000124 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65125966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000125 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65125966.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65127466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000126 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65128966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000127 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65130466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000128 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65131966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000129 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65133466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65134966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65136466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65137966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65137966.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65139466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65140966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65142466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000130 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65143966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000131 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65145466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000132 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65146966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000133 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65148466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000134 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65149966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000135 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65149966.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65151466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000136 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65152966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000137 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65154466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000138 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65155966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000139 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65157466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65158966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65160466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65161966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65161966.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65163466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65164966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65166466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000140 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65167966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000141 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65169466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000142 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65170966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000143 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65172466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000144 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65173966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000145 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65173966.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65175466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000146 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65176966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000147 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65178466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000148 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65179966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000149 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65181466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65182966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65184466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65185966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65185966.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65187466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65188966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65190466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000150 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65191966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000151 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65193466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000152 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65194966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000153 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65196466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000154 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65197966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000155 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65197966.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65199466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000156 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65200966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000157 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65202466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000158 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65203966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000159 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65205466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65206966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65208466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65209966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65209966.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65211466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65212966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65214466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000160 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65215966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000161 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65217466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000162 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65218966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000163 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65220466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000164 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65221966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000165 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65221966.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65223466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000166 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65224966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000167 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65226466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000168 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65227966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000169 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65229466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65230966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65232466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65233966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65233966.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65235466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65236966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65238466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000170 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65239966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000171 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65241466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000172 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65242966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000173 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65244466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000174 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65245966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000175 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65245966.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65247466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000176 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65248966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000177 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65250466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000178 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65251966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000179 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65253466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65254966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65256466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65257966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65257966.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65259466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65260966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65262466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000180 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65263966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000181 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65265466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000182 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65266966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000183 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65268466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000184 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65269966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000185 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65269966.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65271466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000186 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65272966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000187 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65274466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000188 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65275966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000189 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65277466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65278966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65280466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65281966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65281966.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65283466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65284966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65286466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000190 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65287966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000191 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65289466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000192 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65290966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000193 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65292466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000194 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65293966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000195 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65293966.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65295466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000196 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65296966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000197 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65298466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000198 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65299966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000199 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65301466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65302966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65304466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65305966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65305966.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65307466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65308966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65310466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65311966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a1 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65313466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65314966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65316466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65317966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a5 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65317966.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65319466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65320966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65322466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65323966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a9 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65325466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65326966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65328466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65329966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ad data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65329966.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65331466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65332966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65334466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65335966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b1 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65337466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65338966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65340466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65341966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b5 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65341966.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65343466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65344966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65346466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65347966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b9 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65349466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65350966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65352466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65353966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001bd data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65353966.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65355466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65356966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65358466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65359966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c1 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65361466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65362966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65364466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65365966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c5 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65365966.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65367466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65368966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65370466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65371966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c9 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65373466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65374966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65376466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65377966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001cd data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65377966.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65379466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65380966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65382466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65383966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d1 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65385466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65386966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65388466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65389966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d5 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65389966.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65391466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65392966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65394466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65395966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d9 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65397466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65398966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65400466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65401966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001dd data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65401966.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65403466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65404966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65406466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65407966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e1 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65409466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65410966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65412466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65413966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e5 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65413966.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65415466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65416966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65418466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65419966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e9 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65421466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65422966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65424466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65425966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ed data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65425966.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65427466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65428966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65430466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65431966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f1 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65433466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65434966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65436466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65437966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f5 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65439466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65440966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65442466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65443966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f9 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65445466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65446966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65448466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65449966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fd data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65451466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65452966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65455966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 65455966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 65461966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65467966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65472466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65473966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65475466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65476966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65478466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65479966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65479966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65481466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65482966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65484466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65485966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65487466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65488966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65490466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65491966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65491966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65493466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65494966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65496466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65497966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65499466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65500966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65502466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65503966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65503966.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65505466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65506966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65508466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65509966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65511466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65512966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65514466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65515966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65515966.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65517466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65518966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65520466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000220 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65521966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000221 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65523466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000222 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65524966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65526466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000224 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65527966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000225 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65527966.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65529466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000226 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65530966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65532466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000228 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65533966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000229 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65535466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65536966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65538466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65539966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65539966.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65541466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65542966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65544466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000230 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65545966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000231 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65547466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000232 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65548966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65550466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000234 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65551966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000235 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65551966.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65553466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000236 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65554966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65556466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000238 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65557966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000239 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65559466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65560966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65562466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65563966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65563966.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65565466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65566966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65568466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000240 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65569966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000241 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65571466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000242 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65572966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000243 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65574466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000244 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65575966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000245 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65575966.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65577466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000246 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65578966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000247 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65580466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000248 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65581966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000249 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65583466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65584966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65586466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65587966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65587966.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65589466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65590966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65592466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000250 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65593966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000251 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65595466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000252 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65596966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000253 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65598466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000254 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65599966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000255 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65599966.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65601466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000256 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65602966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000257 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65604466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000258 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65605966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000259 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65607466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65608966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65610466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65611966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65611966.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65613466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65614966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65616466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000260 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65617966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000261 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65619466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000262 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65620966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000263 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65622466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000264 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65623966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000265 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65623966.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65625466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000266 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65626966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000267 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65628466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000268 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65629966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000269 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65631466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65632966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65634466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65635966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65635966.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65637466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65638966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65640466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000270 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65641966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000271 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65643466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000272 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65644966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000273 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65646466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000274 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65647966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000275 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65647966.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65649466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000276 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65650966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000277 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65652466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000278 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65653966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000279 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65655466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65656966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65658466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65659966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65659966.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65661466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65662966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65664466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000280 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65665966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000281 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65667466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000282 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65668966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000283 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65670466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000284 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65671966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000285 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65671966.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65673466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000286 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65674966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000287 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65676466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000288 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65677966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000289 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65679466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65680966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65682466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65683966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65683966.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65685466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65686966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65688466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000290 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65689966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000291 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65691466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000292 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65692966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000293 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65694466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000294 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65695966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000295 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65695966.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65697466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000296 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65698966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000297 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65700466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000298 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65701966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000299 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65703466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65704966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65706466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65707966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65707966.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65709466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65710966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65712466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65713966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a1 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65715466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65716966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65718466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65719966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a5 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65719966.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65721466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65722966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65724466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65725966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a9 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65727466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65728966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65730466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65731966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ad data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65731966.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65733466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65734966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65736466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65737966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b1 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65739466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65740966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65742466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65743966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b5 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65743966.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65745466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65746966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65748466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65749966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b9 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65751466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65752966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65754466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65755966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002bd data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65755966.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65757466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65758966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65760466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65761966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c1 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65763466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65764966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65766466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65767966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c5 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65767966.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65769466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65770966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65772466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65773966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c9 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65775466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65776966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65778466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65779966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002cd data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65779966.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65781466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65782966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65784466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65785966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d1 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65787466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65788966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65790466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65791966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d5 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65791966.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65793466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65794966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65796466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65797966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d9 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65799466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65800966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65802466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65803966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002dd data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65803966.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65805466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65806966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65808466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65809966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e1 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65811466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65812966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65814466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65815966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e5 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65815966.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65817466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65818966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65820466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65821966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e9 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65823466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65824966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65826466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65827966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ed data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65827966.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65829466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65830966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65832466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65833966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f1 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65835466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65836966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65838466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65839966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f5 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65841466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65842966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65844466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65845966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f9 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65847466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65848966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65850466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65851966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fd data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65853466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65854966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 65857966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65872966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65896966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65911966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 65917966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65923966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65928466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65929966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65931466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65932966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65934466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65935966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65935966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65937466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65938966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65940466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65941966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65943466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65944966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65946466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65947966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65947966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65949466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65950966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65952466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65953966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65955466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65956966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65958466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65959966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65959966.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65961466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65962966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65964466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65965966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65967466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65968966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65970466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65971966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65971966.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65973466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65974966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65976466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000320 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65977966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000321 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65979466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000322 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65980966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000323 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65982466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000324 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65983966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000325 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65983966.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65985466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000326 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65986966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000327 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65988466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000328 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65989966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000329 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65991466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65992966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65994466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65995966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 65995966.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65997466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 65998966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66000466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000330 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66001966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000331 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66003466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000332 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66004966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000333 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66006466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000334 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66007966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000335 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66007966.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66009466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000336 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66010966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000337 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66012466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000338 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66013966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000339 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66015466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66016966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66018466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66019966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66019966.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66021466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66022966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66024466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000340 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66025966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000341 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66027466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000342 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66028966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000343 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66030466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000344 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66031966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000345 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66031966.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66033466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000346 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66034966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000347 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66036466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000348 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66037966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000349 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66039466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66040966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66042466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66043966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66043966.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66045466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66046966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66048466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000350 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66049966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000351 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66051466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000352 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66052966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000353 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66054466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000354 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66055966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000355 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66055966.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66057466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000356 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66058966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000357 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66060466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000358 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66061966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000359 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66063466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66064966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66066466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66067966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66067966.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66069466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66070966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66072466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000360 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66073966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000361 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66075466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000362 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66076966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000363 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66078466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000364 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66079966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000365 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66079966.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66081466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000366 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66082966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000367 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66084466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000368 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66085966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000369 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66087466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66088966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66090466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66091966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66091966.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66093466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66094966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66096466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000370 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66097966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000371 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66099466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000372 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66100966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000373 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66102466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000374 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66103966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000375 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66103966.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66105466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000376 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66106966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000377 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66108466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000378 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66109966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000379 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66111466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66112966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66114466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66115966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66115966.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66117466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66118966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66120466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000380 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66121966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000381 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66123466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000382 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66124966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000383 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66126466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000384 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66127966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000385 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66127966.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66129466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000386 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66130966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000387 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66132466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000388 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66133966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000389 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66135466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66136966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66138466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66139966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66139966.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66141466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66142966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66144466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000390 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66145966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000391 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66147466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000392 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66148966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000393 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66150466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000394 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66151966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000395 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66151966.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66153466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000396 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66154966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000397 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66156466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000398 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66157966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000399 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66159466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66160966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66162466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66163966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66163966.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66165466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66166966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66168466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66169966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a1 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66171466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66172966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66174466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66175966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a5 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66175966.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66177466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66178966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66180466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66181966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a9 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66183466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66184966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66186466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66187966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ad data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66187966.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66189466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66190966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66192466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66193966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b1 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66195466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66196966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66198466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66199966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b5 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66199966.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66201466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66202966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66204466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66205966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b9 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66207466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66208966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66210466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66211966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003bd data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66211966.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66213466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66214966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66216466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66217966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c1 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66219466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66220966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66222466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66223966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c5 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66223966.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66225466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66226966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66228466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66229966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c9 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66231466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66232966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66234466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66235966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003cd data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66235966.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66237466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66238966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66240466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66241966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d1 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66243466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66244966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66246466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66247966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d5 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66247966.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66249466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66250966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66252466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66253966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d9 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66255466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66256966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66258466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66259966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003dd data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66259966.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66261466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66262966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66264466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66265966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e1 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66267466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66268966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66270466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66271966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e5 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66271966.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66273466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66274966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66276466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66277966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e9 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66279466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66280966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66282466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66283966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ed data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66283966.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66285466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66286966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66288466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66289966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f1 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66291466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66292966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66294466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66295966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f5 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66297466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66298966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66300466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66301966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f9 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66303466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66304966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66306466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66307966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fd data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66309466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66310966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 66313966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66328966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66352966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66367966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 66373966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66379966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66384466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66385966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66387466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66388966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66390466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66391966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66391966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66393466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66394966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66396466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66397966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66399466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66400966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66402466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66403966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66403966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66405466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66406966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66408466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66409966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66411466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66412966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66414466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66415966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66415966.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66417466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66418966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66420466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66421966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66423466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66424966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66426466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66427966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66427966.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66429466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66430966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66432466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 2020
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66433966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66435466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66436966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66438466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 2424
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66439966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66439966.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66441466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66442966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66444466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 2828
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66445966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66447466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66448966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66450466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 2c2c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66451966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66451966.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66453466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66454966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66456466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 3030
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66457966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66459466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66460966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66462466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 3434
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66463966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66463966.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66465466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66466966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66468466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 3838
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66469966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66471466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66472966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66474466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 3c3c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66475966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66475966.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66477466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66478966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66480466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 4040
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66481966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66483466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66484966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66486466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 4444
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66487966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66487966.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66489466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66490966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66492466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = 4848
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66493966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66495466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66496966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66498466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = 4c4c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66499966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66499966.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66501466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66502966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66504466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = 5050
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66505966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66507466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66508966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66510466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = 5454
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66511966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66511966.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66513466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66514966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66516466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = 5858
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66517966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66519466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66520966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66522466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = 5c5c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66523966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66523966.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66525466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66526966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66528466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = 6060
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66529966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66531466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66532966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66534466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = 6464
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66535966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66535966.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66537466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66538966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66540466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = 6868
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66541966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66543466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66544966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66546466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = 6c6c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66547966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66547966.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66549466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66550966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66552466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = 7070
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66553966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66555466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66556966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66558466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = 7474
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66559966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66559966.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66561466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66562966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66564466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = 7878
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66565966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66567466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66568966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66570466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = 7c7c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66571966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66571966.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66573466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66574966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66576466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = 8080
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66577966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66579466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66580966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66582466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = 8484
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66583966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66583966.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66585466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66586966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66588466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = 8888
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66589966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66591466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66592966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66594466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = 8c8c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66595966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66595966.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66597466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66598966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66600466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = 9090
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66601966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66603466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66604966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66606466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = 9494
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66607966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66607966.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66609466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66610966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66612466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = 9898
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66613966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66615466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66616966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66618466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = 9c9c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66619966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66619966.0 ps INFO: Write     bank 0 col 0a8, auto precharge 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66621466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66622966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66624466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = a0a0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66625966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66627466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66628966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66630466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = a4a4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66631966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66633466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66634966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66636466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = a8a8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66637966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66639466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66640966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66642466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = acac
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66643966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66645466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66646966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 66649966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 66661966.0 ps INFO: Auto Precharge bank           0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66682966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66796966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66811966.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 66817966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66823966.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66828466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = b0b0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66829966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66831466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66832966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66834466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = b4b4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66835966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66835966.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66837466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66838966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66840466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = b8b8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66841966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66843466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66844966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66846466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = bcbc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66847966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66847966.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66849466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66850966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66852466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = c0c0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66853966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66855466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66856966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66858466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = c4c4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66859966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66859966.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66861466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66862966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66864466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = c8c8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66865966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66867466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66868966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66870466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = cccc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66871966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66871966.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66873466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66874966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66876466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = d0d0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66877966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66879466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66880966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66882466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = d4d4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66883966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66883966.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66885466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66886966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66888466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = d8d8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66889966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66891466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66892966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66894466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = dcdc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66895966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66895966.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66897466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66898966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66900466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = e0e0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66901966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66903466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66904966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66906466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = e4e4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66907966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66907966.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66909466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66910966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66912466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = e8e8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66913966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66915466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66916966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66918466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = ecec
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66919966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66919966.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66921466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66922966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66924466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = f0f0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66925966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66927466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66928966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66930466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = f4f4
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66931966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66933466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66934966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66936466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = f8f8
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66937966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66939466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66940966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66942466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = fcfc
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66943966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66945466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66946966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 66949966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66961966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66973966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66975466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66976966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66978466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66979966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66981466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66982966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66984466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66985966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66985966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66987466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66988966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66990466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66991966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66993466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66994966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66996466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66997966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 66997966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 66999466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67000966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67002466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67003966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67005466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67006966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67008466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67009966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67011466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67012966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67014466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67015966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67017466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67018966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67020466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67021966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67027966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 67033966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67039966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67044466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67045966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67047466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67048966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67050466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67051966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67051966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67053466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67054966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67056466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67057966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67059466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67060966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67062466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67063966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67063966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67065466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67066966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67068466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67069966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67071466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67072966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67074466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67075966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67077466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67078966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67080466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67081966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67083466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67084966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67086466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67087966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67089466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67090966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 67093966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67108966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67132966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67147966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 67153966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67159966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67164466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67165966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67167466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67168966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67170466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67171966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67171966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67173466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67174966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67176466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67177966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67179466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67180966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67182466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67183966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67183966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67185466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67186966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67188466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67189966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67191466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67192966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67194466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67195966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67197466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67198966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67200466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67201966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67203466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67204966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67206466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67207966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67209466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67210966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 67213966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67228966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67252966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67267966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 67273966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67279966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67284466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67285966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67287466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67288966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67290466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67291966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67291966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67293466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67294966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67296466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67297966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67299466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67300966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67302466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67303966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67303966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67305466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67306966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67308466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67309966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67311466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67312966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67314466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67315966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67317466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67318966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67320466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67321966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67323466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67324966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67326466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67327966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67327966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67329466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67330966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67339966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67344466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67345966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67347466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67348966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67350466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67351966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67351966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67353466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67354966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67356466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67357966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67359466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67360966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67362466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67363966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67363966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67365466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67366966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67368466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67369966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67371466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67372966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67374466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67375966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67377466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67378966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67380466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67381966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67383466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67384966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67386466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67387966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67389466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67390966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67393966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 67393966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 67399966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67405966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67410466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67411966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67413466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67414966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67416466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67417966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67417966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67419466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67420966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67422466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67423966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67425466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67426966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67428466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67429966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67429966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67431466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67432966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67434466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67435966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67437466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67438966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67440466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67441966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67443466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67444966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67446466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67447966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67449466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67450966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67452466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67453966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67455466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67456966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 67459966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67474966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67498966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67513966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67525966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67527466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67528966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67530466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67531966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67533466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67534966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67536466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67537966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67537966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67539466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67540966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67542466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67543966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67545466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67546966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67548466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67549966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67549966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67551466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67552966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67554466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67555966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67557466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67558966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67560466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67561966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67563466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67564966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67566466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67567966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67569466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67570966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67570966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67572466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67573966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67594966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67609966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67621966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67623466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67624966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67626466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67627966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67629466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67630966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67632466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67633966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67633966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67635466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67636966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67638466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67639966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67641466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67642966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67644466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67645966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67645966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67647466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67648966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67650466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67651966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67653466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67654966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67656466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67657966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67659466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67660966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67662466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67663966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67665466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67666966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67668466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67669966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67675966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67687966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67689466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67690966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67692466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67693966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67695466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67696966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67698466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67699966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67699966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67701466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67702966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67704466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67705966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67707466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67708966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67710466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67711966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67711966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67713466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67714966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67716466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67717966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67719466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67720966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67722466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67723966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67725466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67726966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67728466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67729966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67731466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67732966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67734466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67735966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67741966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67753966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67755466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67756966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67758466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67759966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67761466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67762966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67764466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67765966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67765966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67767466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67768966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67770466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67771966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67773466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67774966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67776466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67777966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67777966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67779466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67780966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67782466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67783966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67785466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67786966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67788466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67789966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67791466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67792966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67794466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67795966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67797466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67798966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67800466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67801966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67807966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67819966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67821466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67822966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67824466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67825966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67827466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67828966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67830466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67831966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67831966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67833466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67834966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67836466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67837966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67839466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67840966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67842466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67843966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67843966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67845466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67846966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67848466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67849966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67851466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67852966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67854466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67855966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67857466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67858966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67860466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67861966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67863466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67864966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67864966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67866466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67867966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67888966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67903966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67915966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67917466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67918966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67920466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67921966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67923466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67924966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67926466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67927966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67927966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67929466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67930966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67932466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67933966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67935466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67936966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67938466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67939966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67939966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67941466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67942966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67944466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67945966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67947466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67948966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67950466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67951966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67953466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67954966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67956466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67957966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67959466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67960966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67962466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67963966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67969966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67981966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67983466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67984966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67986466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67987966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67989466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67990966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67992466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67993966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 67993966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67995466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67996966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67998466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 67999966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68001466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68002966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68004466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68005966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68005966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68007466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68008966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68010466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68011966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68013466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68014966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68016466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68017966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68019466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68020966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68022466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68023966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68025466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68026966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68028466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68029966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68035966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68047966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68049466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68050966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68052466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68053966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68055466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68056966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68058466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68059966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68059966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68061466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68062966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68064466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68065966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68067466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68068966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68070466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68071966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68071966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68073466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68074966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68076466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68077966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68079466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68080966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68082466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68083966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68085466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68086966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68088466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68089966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68091466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68092966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68094466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68095966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68101966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68113966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68115466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68116966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68118466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68119966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68121466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68122966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68124466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68125966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68125966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68127466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68128966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68130466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68131966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68133466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68134966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68136466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68137966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68137966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68139466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68140966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68142466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68143966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68145466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68146966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68148466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68149966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68151466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68152966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68154466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68155966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68157466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68158966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68158966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68160466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68161966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68182966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68197966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 68203966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68209966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68214466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68215966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68217466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68218966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68220466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68221966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68221966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68223466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68224966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68226466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68227966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68229466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68230966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68232466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68233966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68233966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68235466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68236966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68238466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68239966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68241466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68242966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68244466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68245966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68247466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68248966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68250466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68251966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68253466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68254966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68256466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68257966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68259466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68260966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 68263966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68275966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68287966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68289466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68290966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68292466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68293966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68295466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68296966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68298466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68299966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68299966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68301466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68302966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68304466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68305966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68307466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68308966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68310466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68311966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68311966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68313466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68314966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68316466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68317966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68319466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68320966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68322466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68323966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68325466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68326966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68328466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68329966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68331466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68332966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68334466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68335966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68341966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68353966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68355466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68356966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68358466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68359966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68361466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68362966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68364466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68365966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68365966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68367466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68368966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68370466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68371966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68373466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68374966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68376466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68377966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68377966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68379466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68380966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68382466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68383966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68385466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68386966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68388466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68389966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68391466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68392966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68394466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68395966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68397466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68398966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68400466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68401966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68407966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 68413966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68419966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68424466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68425966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68427466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68428966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68430466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68431966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68431966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68433466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68434966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68436466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68437966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68439466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68440966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68442466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68443966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68443966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68445466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68446966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68448466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68449966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68451466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68452966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68454466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68455966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68457466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68458966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68460466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68461966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68463466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68464966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68466466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68467966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68469466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68470966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 68473966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68488966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68512966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68527966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 68533966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68539966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68544466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68545966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68547466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68548966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68550466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68551966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68551966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68553466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68554966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68556466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68557966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68559466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68560966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68562466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68563966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68563966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68565466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68566966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68568466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68569966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68571466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68572966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68574466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68575966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68577466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68578966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68580466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68581966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68583466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68584966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68586466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68587966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68587966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68589466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68590966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68599966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68604466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68605966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68607466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68608966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68610466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68611966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68611966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68613466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68614966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68616466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68617966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68619466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68620966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68622466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68623966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68623966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68625466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68626966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68628466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68629966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68631466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68632966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68634466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68635966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68637466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68638966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68640466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68641966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68643466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68644966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68646466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68647966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68649466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68650966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68653966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 68653966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 68659966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68665966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68670466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68671966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68673466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68674966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68676466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68677966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68677966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68679466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68680966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68682466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68683966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68685466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68686966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68688466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68689966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68689966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68691466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68692966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68694466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68695966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68697466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68698966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68700466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68701966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68703466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68704966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68706466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68707966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68709466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68710966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68712466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68713966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68715466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68716966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 68719966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68734966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68758966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68773966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 68779966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68785966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68790466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68791966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68793466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68794966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68796466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68797966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68797966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68799466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68800966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68802466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68803966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68805466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68806966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68808466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68809966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68809966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68811466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68812966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68814466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68815966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68817466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68818966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68820466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68821966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68823466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68824966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68826466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68827966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68829466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68830966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68832466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68833966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68835466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68836966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 68839966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68854966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68878966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68893966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68905966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68907466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68908966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68910466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68911966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68913466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68914966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68916466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68917966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68917966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68919466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68920966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68922466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68923966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68925466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68926966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68928466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68929966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68929966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68931466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68932966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68934466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68935966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68937466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68938966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68940466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68941966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68943466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68944966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68946466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68947966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68949466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68950966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68952466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68953966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68959966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68971966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68973466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68974966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68976466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68977966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68979466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68980966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68982466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68983966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68983966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68985466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68986966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68988466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68989966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68991466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68992966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68994466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68995966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 68995966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68997466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 68998966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69000466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69001966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69003466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69004966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69006466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69007966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69009466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69010966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69012466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69013966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69015466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69016966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69018466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69019966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69025966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69037966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69039466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69040966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69042466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69043966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69045466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69046966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69048466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69049966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69049966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69051466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69052966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69054466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69055966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69057466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69058966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69060466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69061966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69061966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69063466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69064966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69066466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69067966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69069466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69070966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69072466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69073966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69075466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69076966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69078466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69079966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69081466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69082966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69084466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69085966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69091966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69103966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69105466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69106966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69108466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69109966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69111466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69112966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69114466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69115966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69115966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69117466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69118966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69120466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69121966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69123466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69124966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69126466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69127966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69127966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69129466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69130966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69132466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69133966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69135466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69136966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69138466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69139966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69141466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69142966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69144466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69145966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69147466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69148966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69148966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69150466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69151966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69172966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69187966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69199966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69201466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69202966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69204466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69205966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69207466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69208966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69210466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69211966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69211966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69213466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69214966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69216466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69217966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69219466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69220966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69222466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69223966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69223966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69225466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69226966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69228466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69229966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69231466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69232966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69234466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69235966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69237466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69238966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69240466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69241966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69243466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69244966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69246466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69247966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69253966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69265966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69267466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69268966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69270466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69271966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69273466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69274966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69276466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69277966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69277966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69279466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69280966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69282466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69283966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69285466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69286966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69288466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69289966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69289966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69291466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69292966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69294466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69295966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69297466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69298966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69300466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69301966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69303466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69304966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69306466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69307966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69309466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69310966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69312466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69313966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69319966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69331966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69333466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69334966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69336466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69337966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69339466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69340966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69342466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69343966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69343966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69345466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69346966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69348466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69349966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69351466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69352966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69354466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69355966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69355966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69357466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69358966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69360466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69361966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69363466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69364966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69366466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69367966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69369466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69370966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69372466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69373966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69375466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69376966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69378466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69379966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69385966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69397966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69399466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69400966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69402466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69403966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69405466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69406966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69408466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69409966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69409966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69411466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69412966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69414466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69415966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69417466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69418966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69420466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69421966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69421966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69423466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69424966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69426466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69427966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69429466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69430966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69432466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69433966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69435466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69436966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69438466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69439966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69441466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69442966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69442966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69444466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69445966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69466966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69481966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69493966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69495466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69496966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69498466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69499966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69501466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69502966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69504466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69505966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69505966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69507466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69508966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69510466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69511966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69513466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69514966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69516466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69517966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69517966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69519466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69520966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69522466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69523966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69525466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69526966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69528466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69529966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69531466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69532966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69534466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69535966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69537466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69538966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69540466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69541966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69547966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 69553966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69559966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69564466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69565966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69567466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69568966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69570466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69571966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69571966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69573466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69574966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69576466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69577966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69579466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69580966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69582466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69583966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69583966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69585466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69586966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69588466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69589966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69591466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69592966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69594466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69595966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69597466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69598966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69600466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69601966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69603466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69604966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69606466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69607966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69609466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69610966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 69613966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69628966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69652966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69667966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 69673966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69679966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69684466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69685966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69687466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69688966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69690466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69691966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69691966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69693466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69694966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69696466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69697966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69699466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69700966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69702466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69703966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69703966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69705466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69706966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69708466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69709966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69711466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69712966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69714466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69715966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69717466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69718966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69720466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69721966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69723466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69724966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69726466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69727966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69727966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69729466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69730966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69739966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69744466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69745966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69747466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69748966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69750466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69751966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69751966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69753466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69754966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69756466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69757966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69759466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69760966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69762466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69763966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69763966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69765466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69766966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69768466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69769966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69771466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69772966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69774466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69775966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69777466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69778966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69780466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69781966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69783466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69784966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69786466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69787966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69789466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69790966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 69793966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69808966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69832966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69847966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 69853966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69859966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69864466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69865966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69867466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69868966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69870466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69871966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69871966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69873466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69874966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69876466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69877966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69879466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69880966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69882466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69883966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69883966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69885466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69886966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69888466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69889966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69891466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69892966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69894466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69895966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69897466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69898966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69900466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69901966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69903466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69904966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69906466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69907966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69909466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69910966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 69913966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69925966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69937966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69939466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69940966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69942466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69943966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69945466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69946966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69948466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69949966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69949966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69951466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69952966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69954466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69955966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69957466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69958966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69960466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69961966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69961966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69963466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69964966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69966466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69967966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69969466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69970966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69972466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69973966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69975466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69976966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69978466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69979966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69981466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69982966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69984466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 69985966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 69991966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70003966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70005466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70006966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70008466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70009966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70011466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70012966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70014466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70015966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70015966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70017466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70018966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70020466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70021966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70023466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70024966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70026466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70027966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70027966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70029466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70030966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70032466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70033966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70035466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70036966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70038466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70039966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70041466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70042966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70044466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70045966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70047466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70048966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70050466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70051966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70057966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 70063966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70069966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70074466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70075966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70077466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70078966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70080466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70081966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70081966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70083466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70084966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70086466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70087966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70089466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70090966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70092466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70093966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70093966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70095466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70096966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70098466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70099966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70101466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70102966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70104466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70105966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70107466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70108966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70110466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70111966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70113466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70114966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70116466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70117966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70119466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70120966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 70123966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70138966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70162966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70177966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70189966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70191466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70192966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70194466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70195966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70197466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70198966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70200466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70201966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70201966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70203466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70204966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70206466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70207966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70209466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70210966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70212466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70213966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70213966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70215466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70216966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70218466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70219966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70221466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70222966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70224466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70225966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70227466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70228966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70230466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70231966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70233466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70234966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70236466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70237966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70243966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70255966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70257466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70258966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70260466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70261966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70263466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70264966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70266466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70267966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70267966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70269466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70270966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70272466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70273966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70275466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70276966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70278466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70279966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70279966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70281466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70282966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70284466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70285966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70287466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70288966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70290466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70291966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70293466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70294966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70296466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70297966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70299466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70300966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70302466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70303966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70309966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70321966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70323466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70324966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70326466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70327966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70329466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70330966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70332466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70333966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70333966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70335466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70336966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70338466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70339966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70341466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70342966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70344466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70345966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70345966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70347466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70348966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70350466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70351966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70353466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70354966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70356466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70357966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70359466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70360966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70362466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70363966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70365466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70366966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70368466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70369966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70375966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70387966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70389466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70390966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70392466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70393966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70395466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70396966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70398466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70399966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70399966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70401466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70402966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70404466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70405966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70407466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70408966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70410466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70411966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70411966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70413466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70414966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70416466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70417966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70419466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70420966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70422466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70423966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70425466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70426966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70428466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70429966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70431466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70432966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70432966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70434466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70435966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70456966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70471966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70483966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70485466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70486966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70488466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70489966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70491466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70492966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70494466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70495966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70495966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70497466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70498966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70500466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70501966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70503466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70504966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70506466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70507966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70507966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70509466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70510966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70512466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70513966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70515466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70516966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70518466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70519966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70521466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70522966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70524466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70525966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70527466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70528966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70530466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70531966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70537966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70549966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70551466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70552966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70554466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70555966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70557466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70558966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70560466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70561966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70561966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70563466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70564966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70566466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70567966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70569466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70570966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70572466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70573966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70573966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70575466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70576966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70578466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70579966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70581466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70582966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70584466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70585966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70587466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70588966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70590466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70591966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70593466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70594966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70596466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70597966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70603966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70615966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70617466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70618966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70620466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70621966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70623466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70624966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70626466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70627966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70627966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70629466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70630966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70632466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70633966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70635466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70636966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70638466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70639966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70639966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70641466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70642966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70644466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70645966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70647466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70648966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70650466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70651966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70653466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70654966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70656466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70657966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70659466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70660966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70662466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70663966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70669966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70681966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70683466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70684966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70686466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70687966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70689466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70690966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70692466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70693966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70693966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70695466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70696966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70698466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70699966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70701466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70702966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70704466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70705966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70705966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70707466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70708966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70710466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70711966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70713466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70714966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70716466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70717966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70719466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70720966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70722466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70723966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70725466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70726966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70726966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70728466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70729966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70750966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70765966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70777966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70779466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70780966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70782466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70783966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70785466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70786966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70788466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70789966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70789966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70791466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70792966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70794466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70795966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70797466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70798966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70800466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70801966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70801966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70803466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70804966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70806466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70807966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70809466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70810966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70812466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70813966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70815466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70816966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70818466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70819966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70821466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70822966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70824466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70825966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70831966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70843966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70845466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70846966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70848466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70849966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70851466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70852966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70854466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70855966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70855966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70857466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70858966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70860466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70861966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70863466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70864966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70866466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70867966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70867966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70869466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70870966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70872466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70873966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70875466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70876966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70878466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70879966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70881466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70882966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70884466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70885966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70887466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70888966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70890466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70891966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70897966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 70903966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70909966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70914466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70915966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70917466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70918966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70920466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70921966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70921966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70923466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70924966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70926466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70927966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70929466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70930966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70932466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70933966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70933966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70935466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70936966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70938466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70939966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70941466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70942966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70944466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70945966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70947466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70948966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70950466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70951966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70953466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70954966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70956466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70957966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70959466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 70960966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 70963966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 70978966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71002966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71017966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 71023966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71029966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71034466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71035966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71037466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71038966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71040466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71041966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71041966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71043466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71044966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71046466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71047966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71049466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71050966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71052466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71053966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71053966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71055466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71056966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71058466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71059966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71061466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71062966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71064466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71065966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71067466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71068966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71070466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71071966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71073466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71074966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71076466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71077966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71079466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71080966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 71083966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71098966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71122966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71137966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 71143966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71149966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71154466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71155966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71157466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71158966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71160466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71161966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71161966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71163466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71164966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71166466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71167966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71169466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71170966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71172466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71173966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71173966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71175466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71176966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71178466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71179966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71181466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71182966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71184466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71185966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71187466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71188966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71190466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71191966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71193466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71194966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71196466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71197966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71197966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71199466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71200966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71209966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71214466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71215966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71217466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71218966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71220466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71221966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71221966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71223466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71224966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71226466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71227966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71229466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71230966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71232466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71233966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71233966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71235466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71236966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71238466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71239966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71241466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71242966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71244466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71245966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71247466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71248966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71250466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71251966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71253466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71254966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71256466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71257966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71259466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71260966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71263966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 71263966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 71269966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71275966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71280466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71281966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71283466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71284966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71286466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71287966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71287966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71289466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71290966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71292466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71293966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71295466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71296966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71298466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71299966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71299966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71301466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71302966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71304466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71305966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71307466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71308966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71310466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71311966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71313466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71314966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71316466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71317966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71319466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71320966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71322466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71323966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71325466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71326966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 71329966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71344966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71368966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71383966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 71389966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71395966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71400466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71401966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71403466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71404966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71406466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71407966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71407966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71409466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71410966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71412466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71413966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71415466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71416966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71418466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71419966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71419966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71421466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71422966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71424466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71425966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71427466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71428966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71430466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71431966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71433466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71434966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71436466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71437966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71439466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71440966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71442466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71443966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71445466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71446966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 71449966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71464966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71488966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71503966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71515966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71517466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71518966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71520466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71521966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71523466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71524966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71526466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71527966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71527966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71529466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71530966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71532466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71533966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71535466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71536966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71538466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71539966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71539966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71541466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71542966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71544466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71545966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71547466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71548966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71550466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71551966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71553466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71554966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71556466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71557966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71559466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71560966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71562466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71563966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71569966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71581966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71583466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71584966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71586466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71587966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71589466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71590966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71592466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71593966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71593966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71595466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71596966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71598466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71599966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71601466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71602966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71604466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71605966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71605966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71607466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71608966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71610466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71611966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71613466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71614966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71616466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71617966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71619466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71620966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71622466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71623966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71625466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71626966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71628466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71629966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71635966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71647966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71649466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71650966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71652466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71653966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71655466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71656966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71658466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71659966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71659966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71661466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71662966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71664466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71665966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71667466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71668966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71670466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71671966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71671966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71673466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71674966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71676466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71677966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71679466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71680966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71682466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71683966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71685466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71686966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71688466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71689966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71691466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71692966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71694466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71695966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71701966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71713966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71715466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71716966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71718466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71719966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71721466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71722966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71724466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71725966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71725966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71727466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71728966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71730466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71731966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71733466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71734966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71736466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71737966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71737966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71739466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71740966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71742466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71743966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71745466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71746966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71748466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71749966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71751466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71752966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71754466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71755966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71757466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71758966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71758966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71760466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71761966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71782966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71797966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71809966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71811466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71812966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71814466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71815966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71817466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71818966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71820466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71821966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71821966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71823466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71824966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71826466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71827966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71829466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71830966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71832466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71833966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71833966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71835466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71836966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71838466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71839966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71841466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71842966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71844466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71845966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71847466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71848966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71850466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71851966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71853466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71854966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71856466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71857966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71863966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71875966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71877466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71878966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71880466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71881966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71883466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71884966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71886466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71887966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71887966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71889466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71890966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71892466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71893966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71895466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71896966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71898466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71899966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71899966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71901466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71902966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71904466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71905966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71907466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71908966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71910466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71911966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71913466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71914966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71916466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71917966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71919466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71920966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71922466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71923966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71929966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71941966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71943466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71944966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71946466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71947966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71949466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71950966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71952466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71953966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71953966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71955466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71956966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71958466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71959966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71961466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71962966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71964466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71965966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71965966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71967466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71968966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71970466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71971966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71973466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71974966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71976466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71977966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71979466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71980966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71982466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71983966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71985466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71986966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71988466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 71989966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 71995966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72007966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72009466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72010966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72012466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72013966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72015466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72016966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72018466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72019966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72019966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72021466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72022966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72024466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72025966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72027466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72028966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72030466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72031966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72031966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72033466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72034966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72036466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72037966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72039466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72040966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72042466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72043966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72045466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72046966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72048466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72049966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72051466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72052966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72052966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72054466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72055966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72076966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72091966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72103966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72105466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72106966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72108466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72109966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72111466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72112966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72114466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72115966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72115966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72117466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72118966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72120466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72121966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72123466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72124966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72126466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72127966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72127966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72129466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72130966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72132466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72133966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72135466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72136966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72138466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72139966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72141466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72142966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72144466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72145966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72147466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72148966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72150466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72151966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72157966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 72163966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72169966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72174466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72175966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72177466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72178966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72180466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72181966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72181966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72183466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72184966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72186466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72187966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72189466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72190966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72192466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72193966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72193966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72195466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72196966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72198466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72199966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72201466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72202966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72204466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72205966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72207466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72208966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72210466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72211966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72213466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72214966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72216466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72217966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72219466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72220966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 72223966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72238966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72262966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72277966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 72283966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72289966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72294466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72295966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72297466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72298966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72300466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72301966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72301966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72303466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72304966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72306466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72307966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72309466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72310966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72312466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72313966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72313966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72315466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72316966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72318466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72319966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72321466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72322966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72324466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72325966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72327466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72328966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72330466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72331966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72333466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72334966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72336466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72337966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72339466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72340966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 72343966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72355966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72367966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72369466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72370966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72372466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72373966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72375466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72376966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72378466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72379966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72379966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72381466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72382966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72384466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72385966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72387466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72388966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72390466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72391966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72391966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72393466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72394966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72396466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72397966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72399466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72400966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72402466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72403966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72405466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72406966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72408466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72409966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72411466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72412966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72412966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72414466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72415966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72436966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72451966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72463966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72465466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72466966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72468466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72469966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72471466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72472966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72474466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72475966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72475966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72477466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72478966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72480466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72481966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72483466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72484966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72486466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72487966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72487966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72489466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72490966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72492466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72493966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72495466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72496966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72498466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72499966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72501466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72502966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72504466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72505966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72507466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72508966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72510466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72511966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72517966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72529966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72531466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72532966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72534466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72535966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72537466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72538966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72540466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72541966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72541966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72543466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72544966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72546466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72547966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72549466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72550966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72552466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72553966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72553966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72555466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72556966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72558466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72559966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72561466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72562966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72564466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72565966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72567466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72568966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72570466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72571966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72573466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72574966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72576466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72577966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72583966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72595966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72597466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72598966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72600466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72601966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72603466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72604966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72606466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72607966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72607966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72609466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72610966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72612466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72613966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72615466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72616966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72618466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72619966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72619966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72621466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72622966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72624466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72625966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72627466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72628966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72630466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72631966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72633466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72634966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72636466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72637966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72639466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72640966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72642466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72643966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72649966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72661966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72663466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72664966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72666466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72667966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72669466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72670966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72672466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72673966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72673966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72675466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72676966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72678466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72679966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72681466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72682966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72684466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72685966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72685966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72687466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72688966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72690466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72691966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72693466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72694966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72696466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72697966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72699466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72700966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72702466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72703966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72705466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72706966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72706966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72708466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72709966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72730966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72745966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72757966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72759466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72760966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72762466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72763966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72765466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72766966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72768466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72769966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72769966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72771466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72772966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72774466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72775966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72777466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72778966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72780466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72781966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72781966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72783466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72784966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72786466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72787966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72789466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72790966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72792466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72793966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72795466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72796966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72798466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72799966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72801466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72802966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72804466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72805966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72811966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72823966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72825466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72826966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72828466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72829966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72831466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72832966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72834466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72835966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72835966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72837466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72838966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72840466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72841966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72843466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72844966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72846466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72847966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72847966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72849466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72850966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72852466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72853966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72855466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72856966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72858466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72859966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72861466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72862966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72864466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72865966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72867466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72868966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72870466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72871966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72877966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72889966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72891466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72892966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72894466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72895966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72897466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72898966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72900466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72901966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72901966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72903466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72904966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72906466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72907966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72909466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72910966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72912466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72913966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72913966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72915466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72916966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72918466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72919966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72921466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72922966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72924466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72925966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72927466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72928966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72930466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72931966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72933466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72934966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72936466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72937966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72943966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72955966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72957466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72958966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72960466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72961966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72963466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72964966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72966466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72967966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72967966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72969466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72970966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72972466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72973966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72975466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72976966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72978466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72979966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 72979966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72981466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72982966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72984466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72985966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72987466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72988966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72990466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72991966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72993466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72994966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72996466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72997966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 72999466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73000966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73000966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73002466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73003966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73024966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73039966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73051966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73053466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73054966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73056466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73057966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73059466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73060966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73062466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73063966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73063966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73065466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73066966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73068466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73069966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73071466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73072966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73074466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73075966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73075966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73077466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73078966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73080466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73081966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73083466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73084966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73086466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73087966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73089466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73090966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73092466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73093966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73095466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73096966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73098466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73099966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73105966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73117966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73119466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73120966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73122466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73123966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73125466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73126966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73128466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73129966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73129966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73131466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73132966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73134466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73135966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73137466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73138966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73140466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73141966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73141966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73143466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73144966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73146466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73147966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73149466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73150966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73152466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73153966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73155466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73156966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73158466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73159966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73161466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73162966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73164466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73165966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73171966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73183966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73185466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73186966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73188466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73189966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73191466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73192966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73194466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73195966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73195966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73197466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73198966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73200466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73201966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73203466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73204966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73206466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73207966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73207966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73209466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73210966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73212466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73213966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73215466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73216966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73218466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73219966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73221466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73222966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73224466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73225966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73227466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73228966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73230466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73231966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73237966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73249966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73251466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73252966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73254466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73255966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73257466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73258966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73260466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73261966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73261966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73263466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73264966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73266466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73267966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73269466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73270966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73272466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73273966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73273966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73275466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73276966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73278466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73279966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73281466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73282966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73284466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73285966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73287466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73288966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73290466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73291966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73293466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73294966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73294966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73296466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73297966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73318966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73333966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 73339966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73345966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73350466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73351966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73353466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73354966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73356466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73357966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73357966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73359466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73360966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73362466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73363966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73365466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73366966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73368466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73369966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73369966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73371466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73372966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73374466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73375966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73377466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73378966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73380466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73381966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73383466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73384966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73386466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73387966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73389466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73390966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73392466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73393966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73393966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73395466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73396966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73405966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73410466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73411966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73413466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73414966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73416466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73417966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73417966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73419466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73420966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73422466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73423966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73425466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73426966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73428466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73429966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73429966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73431466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73432966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73434466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73435966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73437466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73438966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73440466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73441966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73443466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73444966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73446466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73447966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73449466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73450966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73452466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73453966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73455466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73456966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 73459966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73471966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73483966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73485466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73486966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73488466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73489966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73491466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73492966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73494466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73495966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73495966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73497466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73498966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73500466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73501966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73503466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73504966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73506466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73507966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73507966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73509466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73510966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73512466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73513966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73515466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73516966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73518466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73519966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73521466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73522966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73524466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73525966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73527466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73528966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73530466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73531966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73537966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73549966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73551466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73552966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73554466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73555966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73557466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73558966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73560466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73561966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73561966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73563466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73564966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73566466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73567966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73569466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73570966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73572466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73573966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73573966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73575466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73576966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73578466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73579966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73581466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73582966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73584466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73585966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73587466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73588966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73590466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73591966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73593466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73594966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73594966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73596466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73597966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73618966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73633966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73645966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73647466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73648966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73650466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73651966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73653466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73654966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73656466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73657966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73657966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73659466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73660966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73662466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73663966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73665466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73666966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73668466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73669966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73669966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73671466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73672966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73674466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73675966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73677466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73678966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73680466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73681966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73683466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73684966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73686466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73687966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73689466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73690966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73692466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73693966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73699966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73711966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73713466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73714966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73716466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73717966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73719466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73720966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73722466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73723966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73723966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73725466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73726966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73728466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73729966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73731466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73732966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73734466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73735966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73735966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73737466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73738966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73740466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73741966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73743466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73744966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73746466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73747966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73749466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73750966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73752466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73753966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73755466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73756966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73758466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73759966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73765966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73777966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73779466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73780966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73782466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73783966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73785466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73786966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73788466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73789966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73789966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73791466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73792966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73794466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73795966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73797466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73798966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73800466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73801966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73801966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73803466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73804966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73806466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73807966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73809466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73810966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73812466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73813966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73815466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73816966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73818466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73819966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73821466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73822966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73824466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73825966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73831966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 73837966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73843966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73848466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73849966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73851466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73852966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73854466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73855966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73855966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73857466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73858966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73860466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73861966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73863466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73864966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73866466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73867966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73867966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73869466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73870966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73872466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73873966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73875466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73876966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73878466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73879966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73881466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73882966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73884466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73885966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73887466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73888966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73890466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73891966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73893466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73894966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 73897966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73912966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73936966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73951966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73963966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73965466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73966966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73968466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73969966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73971466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73972966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73974466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73975966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73975966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73977466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73978966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73980466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73981966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73983466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73984966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73986466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73987966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 73987966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73989466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73990966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73992466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73993966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73995466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73996966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73998466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 73999966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74001466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74002966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74004466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74005966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74007466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74008966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74010466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74011966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74017966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74029966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74031466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74032966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74034466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74035966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74037466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74038966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74040466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74041966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74041966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74043466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74044966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74046466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74047966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74049466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74050966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74052466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74053966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74053966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74055466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74056966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74058466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74059966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74061466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74062966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74064466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74065966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74067466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74068966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74070466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74071966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74073466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74074966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74076466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74077966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74083966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74095966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74097466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74098966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74100466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74101966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74103466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74104966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74106466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74107966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74107966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74109466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74110966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74112466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74113966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74115466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74116966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74118466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74119966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74119966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74121466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74122966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74124466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74125966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74127466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74128966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74130466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74131966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74133466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74134966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74136466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74137966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74139466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74140966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74142466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74143966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74149966.0 ps INFO: Read      bank 0 col 300, auto precharge 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 74161966.0 ps INFO: Auto Precharge bank           0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74163466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74164966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74166466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74167966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74169466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74170966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74172466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74173966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74188966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74302966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74317966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74329966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74331466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74332966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74334466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74335966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74337466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74338966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74340466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74341966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74341966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74343466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74344966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74346466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74347966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74349466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74350966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74352466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74353966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74355466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74356966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74358466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74359966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74361466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74362966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74362966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74364466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74365966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74386966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74401966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74413966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74415466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74416966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74418466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74419966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74421466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74422966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74424466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74425966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74425966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74427466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74428966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74430466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74431966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74433466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74434966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74436466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74437966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74437966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74439466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74440966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74442466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74443966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74445466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74446966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74448466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74449966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74451466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74452966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74454466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74455966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74457466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74458966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74460466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74461966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74467966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74479966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74481466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74482966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74484466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74485966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74487466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74488966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74490466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74491966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74491966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74493466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74494966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74496466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74497966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74499466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74500966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74502466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74503966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74503966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74505466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74506966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74508466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74509966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74511466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74512966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74514466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74515966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74517466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74518966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74520466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74521966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74523466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74524966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74526466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74527966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74533966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74545966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74547466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74548966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74550466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74551966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74553466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74554966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74556466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74557966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74557966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74559466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74560966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74562466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74563966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74565466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74566966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74568466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74569966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74569966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74571466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74572966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74574466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74575966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74577466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74578966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74580466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74581966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74583466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74584966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74586466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74587966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74589466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74590966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74592466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74593966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74599966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74611966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74613466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74614966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74616466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74617966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74619466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74620966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74622466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74623966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74623966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74625466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74626966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74628466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74629966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74631466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74632966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74634466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74635966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74635966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74637466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74638966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74640466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74641966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74643466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74644966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74646466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74647966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74649466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74650966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74652466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74653966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74655466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74656966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74656966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74658466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74659966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74680966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74695966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74707966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74709466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74710966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74712466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74713966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74715466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74716966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74718466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74719966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74719966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74721466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74722966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74724466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74725966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74727466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74728966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74730466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74731966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74731966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74733466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74734966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74736466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74737966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74739466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74740966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74742466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74743966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74745466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74746966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74748466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74749966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74751466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74752966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74754466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74755966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74761966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 74767966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74773966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74778466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74779966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74781466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74782966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74784466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74785966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74785966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74787466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74788966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74790466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74791966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74793466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74794966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74796466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74797966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74797966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74799466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74800966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74802466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74803966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74805466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74806966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74808466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74809966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74811466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74812966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74814466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74815966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74817466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74818966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74820466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74821966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74823466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74824966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 74827966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74842966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74866966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74881966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 74887966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74893966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74898466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74899966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74901466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74902966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74904466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74905966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74905966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74907466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74908966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74910466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74911966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74913466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74914966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74916466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74917966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74917966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74919466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74920966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74922466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74923966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74925466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74926966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74928466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74929966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74931466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74932966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74934466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74935966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74937466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74938966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74940466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74941966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74941966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74943466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74944966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74953966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74958466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74959966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74961466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74962966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74964466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74965966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74965966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74967466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74968966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74970466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74971966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74973466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74974966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74976466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74977966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 74977966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74979466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74980966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74982466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74983966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74985466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74986966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74988466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74989966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74991466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74992966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74994466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74995966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74997466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 74998966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75000466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75001966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75003466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75004966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 75007966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75022966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75046966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75061966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 75067966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75073966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75078466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75079966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75081466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75082966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75084466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75085966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75085966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75087466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75088966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75090466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75091966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75093466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75094966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75096466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75097966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75097966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75099466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75100966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75102466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75103966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75105466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75106966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75108466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75109966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75111466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75112966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75114466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75115966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75117466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75118966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75120466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75121966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75121966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75123466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75124966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75133966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75138466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75139966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75141466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75142966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75144466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75145966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75145966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75147466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75148966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75150466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75151966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75153466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75154966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75156466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75157966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75157966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75159466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75160966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75162466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75163966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75165466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75166966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75168466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75169966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75171466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75172966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75174466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75175966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75177466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75178966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75180466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75181966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75183466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75184966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 75187966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75199966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75211966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75213466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75214966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75216466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75217966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75219466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75220966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75222466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75223966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75223966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75225466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75226966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75228466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75229966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75231466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75232966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75234466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75235966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75235966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75237466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75238966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75240466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75241966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75243466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75244966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75246466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75247966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75249466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75250966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75252466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75253966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75255466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75256966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75258466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75259966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75265966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75277966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75279466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75280966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75282466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75283966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75285466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75286966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75288466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75289966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75289966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75291466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75292966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75294466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75295966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75297466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75298966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75300466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75301966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75301966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75303466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75304966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75306466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75307966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75309466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75310966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75312466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75313966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75315466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75316966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75318466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75319966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75321466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75322966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75322966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75324466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75325966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75346966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75361966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75373966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75375466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75376966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75378466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75379966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75381466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75382966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75384466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75385966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75385966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75387466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75388966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75390466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75391966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75393466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75394966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75396466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75397966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75397966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75399466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75400966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75402466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75403966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75405466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75406966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75408466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75409966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75411466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75412966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75414466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75415966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75417466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75418966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75420466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75421966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75427966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75439966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75441466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75442966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75444466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75445966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75447466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75448966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75450466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75451966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75451966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75453466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75454966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75456466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75457966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75459466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75460966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75462466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75463966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75463966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75465466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75466966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75468466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75469966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75471466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75472966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75474466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75475966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75477466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75478966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75480466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75481966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75483466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75484966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75486466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75487966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75493966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75505966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75507466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75508966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75510466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75511966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75513466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75514966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75516466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75517966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75517966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75519466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75520966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75522466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75523966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75525466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75526966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75528466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75529966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75529966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75531466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75532966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75534466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75535966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75537466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75538966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75540466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75541966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75543466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75544966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75546466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75547966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75549466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75550966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75552466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75553966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75559966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75571966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75573466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75574966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75576466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75577966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75579466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75580966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75582466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75583966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75583966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75585466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75586966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75588466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75589966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75591466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75592966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75594466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75595966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75595966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75597466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75598966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75600466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75601966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75603466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75604966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75606466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75607966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75609466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75610966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75612466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75613966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75615466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75616966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75616966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75618466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75619966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75640966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75655966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75667966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75669466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75670966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75672466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75673966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75675466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75676966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75678466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75679966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75679966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75681466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75682966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75684466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75685966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75687466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75688966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75690466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75691966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75691966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75693466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75694966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75696466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75697966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75699466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75700966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75702466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75703966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75705466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75706966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75708466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75709966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75711466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75712966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75714466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75715966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75721966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75733966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75735466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75736966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75738466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75739966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75741466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75742966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75744466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75745966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75745966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75747466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75748966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75750466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75751966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75753466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75754966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75756466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75757966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75757966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75759466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75760966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75762466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75763966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75765466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75766966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75768466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75769966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75771466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75772966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75774466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75775966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75777466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75778966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75780466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75781966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75787966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75799966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75801466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75802966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75804466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75805966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75807466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75808966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75810466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75811966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75811966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75813466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75814966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75816466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75817966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75819466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75820966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75822466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75823966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75823966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75825466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75826966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75828466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75829966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75831466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75832966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75834466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75835966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75837466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75838966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75840466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75841966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75843466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75844966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75846466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75847966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75853966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75865966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75867466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75868966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75870466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75871966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75873466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75874966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75876466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75877966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75877966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75879466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75880966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75882466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75883966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75885466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75886966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75888466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75889966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75889966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75891466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75892966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75894466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75895966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75897466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75898966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75900466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75901966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75903466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75904966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75906466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75907966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75909466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75910966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75910966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75912466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75913966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75934966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75949966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75961966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75963466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75964966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75966466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75967966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75969466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75970966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75972466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75973966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75973966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75975466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75976966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75978466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75979966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75981466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75982966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75984466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75985966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 75985966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75987466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75988966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75990466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75991966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75993466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75994966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75996466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75997966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 75999466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76000966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76002466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76003966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76005466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76006966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76008466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76009966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76015966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 76021966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76027966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76032466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76033966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76035466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76036966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76038466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76039966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76039966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76041466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76042966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76044466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76045966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76047466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76048966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76050466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76051966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76051966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76053466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76054966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76056466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76057966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76059466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76060966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76062466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76063966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76065466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76066966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76068466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76069966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76071466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76072966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76074466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76075966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76077466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76078966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 76081966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76096966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76120966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76135966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76147966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76149466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76150966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76152466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76153966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76155466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76156966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76158466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76159966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76159966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76161466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76162966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76164466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76165966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76167466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76168966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76170466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76171966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76171966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76173466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76174966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76176466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76177966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76179466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76180966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76182466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76183966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76185466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76186966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76188466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76189966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76191466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76192966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76194466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76195966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76201966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76213966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76215466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76216966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76218466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76219966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76221466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76222966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76224466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76225966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76225966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76227466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76228966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76230466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76231966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76233466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76234966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76236466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76237966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76237966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76239466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76240966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76242466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76243966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76245466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76246966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76248466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76249966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76251466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76252966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76254466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76255966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76257466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76258966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76258966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76260466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76261966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76282966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76297966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76309966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76311466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76312966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76314466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76315966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76317466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76318966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76320466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76321966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76321966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76323466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76324966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76326466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76327966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76329466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76330966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76332466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76333966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76333966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76335466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76336966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76338466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76339966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76341466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76342966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76344466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76345966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76347466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76348966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76350466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76351966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76353466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76354966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76356466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76357966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76363966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76375966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76377466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76378966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76380466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76381966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76383466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76384966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76386466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76387966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76387966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76389466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76390966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76392466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76393966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76395466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76396966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76398466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76399966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76399966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76401466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76402966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76404466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76405966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76407466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76408966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76410466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76411966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76413466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76414966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76416466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76417966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76419466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76420966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76422466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76423966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76429966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76441966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76443466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76444966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76446466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76447966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76449466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76450966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76452466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76453966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76453966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76455466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76456966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76458466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76459966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76461466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76462966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76464466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76465966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76465966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76467466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76468966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76470466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76471966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76473466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76474966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76476466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76477966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76479466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76480966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76482466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76483966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76485466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76486966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76488466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76489966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76495966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76507966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76509466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76510966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76512466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76513966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76515466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76516966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76518466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76519966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76519966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76521466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76522966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76524466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76525966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76527466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76528966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76530466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76531966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76531966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76533466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76534966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76536466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76537966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76539466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76540966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76542466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76543966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76545466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76546966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76548466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76549966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76551466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76552966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76552966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76554466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76555966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76576966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76591966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76603966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76605466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76606966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76608466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76609966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76611466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76612966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76614466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76615966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76615966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76617466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76618966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76620466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76621966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76623466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76624966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76626466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76627966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76627966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76629466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76630966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76632466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76633966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76635466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76636966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76638466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76639966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76641466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76642966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76644466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76645966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76647466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76648966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76650466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76651966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76657966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76669966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76671466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76672966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76674466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76675966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76677466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76678966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76680466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76681966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76681966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76683466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76684966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76686466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76687966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76689466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76690966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76692466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76693966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76693966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76695466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76696966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76698466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76699966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76701466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76702966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76704466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76705966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76707466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76708966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76710466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76711966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76713466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76714966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76716466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76717966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76723966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76735966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76737466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76738966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76740466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76741966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76743466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76744966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76746466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76747966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76747966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76749466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76750966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76752466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76753966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76755466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76756966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76758466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76759966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76759966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76761466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76762966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76764466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76765966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76767466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76768966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76770466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76771966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76773466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76774966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76776466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76777966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76779466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76780966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76782466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76783966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76789966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76801966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76803466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76804966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76806466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76807966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76809466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76810966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76812466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76813966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76813966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76815466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76816966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76818466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76819966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76821466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76822966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76824466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76825966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76825966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76827466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76828966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76830466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76831966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76833466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76834966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76836466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76837966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76839466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76840966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76842466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76843966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76845466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76846966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76846966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76848466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76849966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76870966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76885966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76897966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76899466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76900966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76902466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76903966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76905466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76906966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76908466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76909966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76909966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76911466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76912966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76914466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76915966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76917466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76918966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76920466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76921966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76921966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76923466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76924966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76926466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76927966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76929466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76930966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76932466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76933966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76935466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76936966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76938466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76939966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76941466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76942966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76944466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76945966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76951966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76963966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76965466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76966966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76968466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76969966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76971466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76972966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76974466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76975966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76975966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76977466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76978966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76980466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76981966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76983466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76984966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76986466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76987966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 76987966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76989466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76990966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76992466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76993966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76995466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76996966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76998466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 76999966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77001466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77002966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77004466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77005966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77007466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77008966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77010466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77011966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77017966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77029966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77031466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77032966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77034466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77035966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77037466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77038966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77040466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77041966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77041966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77043466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77044966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77046466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77047966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77049466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77050966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77052466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77053966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77053966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77055466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77056966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77058466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77059966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77061466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77062966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77064466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77065966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77067466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77068966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77070466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77071966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77073466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77074966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77076466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77077966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77083966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77095966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77097466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77098966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77100466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77101966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77103466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77104966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77106466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77107966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77107966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77109466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77110966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77112466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77113966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77115466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77116966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77118466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77119966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77119966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77121466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77122966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77124466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77125966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77127466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77128966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77130466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77131966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77133466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77134966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77136466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77137966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77139466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77140966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77140966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77142466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77143966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77164966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77179966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 77185966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77191966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77196466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77197966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77199466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77200966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77202466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77203966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77203966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77205466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77206966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77208466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77209966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77211466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77212966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77214466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77215966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77215966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77217466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77218966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77220466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77221966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77223466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77224966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77226466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77227966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77229466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77230966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77232466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77233966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77235466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77236966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77238466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77239966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77239966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77241466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77242966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77251966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77256466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77257966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77259466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77260966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77262466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77263966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77263966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77265466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77266966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77268466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77269966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77271466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77272966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77274466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77275966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77275966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77277466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77278966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77280466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77281966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77283466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77284966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77286466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77287966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77289466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77290966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77292466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77293966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77295466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77296966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77298466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77299966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77301466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77302966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 77305966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77317966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77329966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77331466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77332966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77334466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77335966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77337466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77338966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77340466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77341966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77341966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77343466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77344966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77346466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77347966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77349466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77350966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77352466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77353966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77353966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77355466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77356966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77358466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77359966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77361466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77362966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77364466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77365966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77367466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77368966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77370466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77371966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77373466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77374966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77376466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77377966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77383966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77395966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77397466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77398966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77400466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77401966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77403466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77404966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77406466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77407966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77407966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77409466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77410966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77412466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77413966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77415466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77416966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77418466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77419966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77419966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77421466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77422966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77424466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77425966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77427466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77428966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77430466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77431966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77433466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77434966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77436466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77437966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77439466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77440966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77440966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77442466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77443966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77464966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77479966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77491966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77493466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77494966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77496466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77497966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77499466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77500966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77502466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77503966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77503966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77505466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77506966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77508466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77509966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77511466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77512966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77514466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77515966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77515966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77517466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77518966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77520466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77521966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77523466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77524966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77526466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77527966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77529466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77530966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77532466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77533966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77535466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77536966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77538466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77539966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77545966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77557966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77559466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77560966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77562466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77563966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77565466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77566966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77568466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77569966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77569966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77571466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77572966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77574466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77575966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77577466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77578966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77580466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77581966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77581966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77583466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77584966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77586466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77587966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77589466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77590966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77592466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77593966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77595466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77596966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77598466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77599966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77601466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77602966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77604466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77605966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77611966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 77617966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77623966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77628466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77629966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77631466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77632966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77634466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77635966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77635966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77637466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77638966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77640466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77641966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77643466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77644966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77646466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77647966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77647966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77649466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77650966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77652466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77653966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77655466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77656966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77658466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77659966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77661466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77662966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77664466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77665966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77667466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77668966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77670466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77671966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77673466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77674966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 77677966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77692966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77716966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77731966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 77737966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77743966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77748466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77749966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77751466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77752966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77754466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77755966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77755966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77757466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77758966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77760466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77761966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77763466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77764966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77766466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77767966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77767966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77769466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77770966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77772466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77773966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77775466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77776966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77778466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77779966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77781466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77782966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77784466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77785966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77787466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77788966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77790466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77791966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77793466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77794966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 77797966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77812966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77836966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77851966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77863966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77865466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77866966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77868466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77869966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77871466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77872966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77874466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77875966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77875966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77877466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77878966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77880466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77881966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77883466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77884966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77886466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77887966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77887966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77889466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77890966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77892466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77893966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77895466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77896966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77898466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77899966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77901466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77902966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77904466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77905966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77907466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77908966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77910466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77911966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77917966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77929966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77931466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77932966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77934466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77935966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77937466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77938966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77940466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77941966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77941966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77943466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77944966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77946466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77947966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77949466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77950966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77952466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77953966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77953966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77955466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77956966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77958466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77959966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77961466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77962966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77964466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77965966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77967466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77968966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77970466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77971966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77973466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77974966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77976466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77977966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77983966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 77995966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77997466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 77998966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78000466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78001966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78003466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78004966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78006466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78007966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78007966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78009466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78010966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78012466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78013966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78015466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78016966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78018466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78019966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78019966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78021466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78022966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78024466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78025966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78027466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78028966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78030466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78031966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78033466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78034966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78036466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78037966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78039466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78040966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78042466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78043966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78049966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78061966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78063466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78064966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78066466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78067966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78069466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78070966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78072466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78073966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78073966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78075466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78076966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78078466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78079966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78081466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78082966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78084466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78085966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78085966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78087466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78088966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78090466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78091966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78093466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78094966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78096466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78097966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78099466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78100966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78102466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78103966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78105466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78106966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78106966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78108466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78109966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78130966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78145966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78157966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78159466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78160966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78162466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78163966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78165466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78166966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78168466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78169966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78169966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78171466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78172966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78174466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78175966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78177466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78178966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78180466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78181966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78181966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78183466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78184966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78186466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78187966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78189466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78190966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78192466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78193966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78195466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78196966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78198466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78199966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78201466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78202966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78204466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78205966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78211966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78223966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78225466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78226966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78228466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78229966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78231466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78232966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78234466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78235966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78235966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78237466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78238966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78240466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78241966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78243466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78244966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78246466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78247966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78247966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78249466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78250966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78252466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78253966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78255466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78256966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78258466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78259966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78261466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78262966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78264466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78265966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78267466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78268966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78270466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78271966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78277966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78289966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78291466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78292966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78294466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78295966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78297466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78298966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78300466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78301966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78301966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78303466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78304966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78306466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78307966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78309466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78310966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78312466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78313966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78313966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78315466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78316966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78318466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78319966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78321466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78322966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78324466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78325966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78327466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78328966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78330466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78331966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78333466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78334966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78336466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78337966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78343966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78355966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78357466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78358966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78360466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78361966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78363466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78364966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78366466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78367966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78367966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78369466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78370966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78372466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78373966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78375466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78376966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78378466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78379966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78379966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78381466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78382966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78384466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78385966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78387466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78388966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78390466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78391966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78393466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78394966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78396466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78397966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78399466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78400966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78400966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78402466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78403966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78424966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78439966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 78445966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78451966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78456466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78457966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78459466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78460966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78462466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78463966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78463966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78465466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78466966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78468466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78469966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78471466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78472966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78474466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78475966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78475966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78477466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78478966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78480466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78481966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78483466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78484966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78486466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78487966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78489466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78490966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78492466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78493966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78495466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78496966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78498466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78499966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78501466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78502966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 78505966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78517966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78529966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78531466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78532966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78534466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78535966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78537466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78538966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78540466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78541966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78541966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78543466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78544966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78546466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78547966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78549466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78550966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78552466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78553966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78553966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78555466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78556966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78558466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78559966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78561466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78562966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78564466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78565966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78567466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78568966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78570466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78571966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78573466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78574966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78576466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78577966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78583966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 78589966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78595966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78600466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78601966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78603466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78604966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78606466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78607966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78607966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78609466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78610966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78612466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78613966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78615466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78616966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78618466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78619966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78619966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78621466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78622966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78624466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78625966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78627466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78628966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78630466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78631966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78633466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78634966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78636466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78637966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78639466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78640966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78642466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78643966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78645466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78646966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 78649966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78664966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78688966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78703966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78715966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78717466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78718966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78720466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78721966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78723466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78724966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78726466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78727966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78727966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78729466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78730966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78732466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78733966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78735466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78736966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78738466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78739966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78739966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78741466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78742966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78744466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78745966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78747466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78748966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78750466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78751966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78753466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78754966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78756466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78757966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78759466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78760966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78760966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78762466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78763966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78784966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78799966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78811966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78813466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78814966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78816466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78817966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78819466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78820966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78822466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78823966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78823966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78825466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78826966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78828466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78829966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78831466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78832966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78834466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78835966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78835966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78837466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78838966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78840466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78841966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78843466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78844966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78846466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78847966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78849466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78850966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78852466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78853966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78855466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78856966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78858466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78859966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78865966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 78871966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78877966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78882466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78883966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78885466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78886966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78888466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78889966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78889966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78891466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78892966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78894466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78895966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78897466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78898966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78900466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78901966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78901966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78903466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78904966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78906466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78907966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78909466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78910966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78912466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78913966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78915466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78916966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78918466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78919966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78921466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78922966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78924466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78925966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78927466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 78928966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 78931966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78946966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78970966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78985966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 78991966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 78997966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79002466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79003966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79005466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79006966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79008466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79009966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79009966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79011466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79012966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79014466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79015966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79017466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79018966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79020466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79021966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79021966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79023466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79024966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79026466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79027966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79029466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79030966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79032466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79033966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79035466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79036966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79038466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79039966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79041466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79042966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79044466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79045966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79045966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79047466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79048966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79057966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79062466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79063966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79065466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79066966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79068466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79069966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79069966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79071466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79072966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79074466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79075966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79077466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79078966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79080466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79081966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79081966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79083466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79084966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79086466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79087966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79089466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79090966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79092466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79093966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79095466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79096966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79098466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79099966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79101466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79102966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79104466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79105966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79107466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79108966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 79111966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79126966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79150966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79165966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79177966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79179466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79180966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79182466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79183966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79185466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79186966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79188466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79189966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79189966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79191466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79192966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79194466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79195966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79197466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79198966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79200466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79201966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79201966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79203466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79204966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79206466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79207966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79209466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79210966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79212466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79213966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79215466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79216966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79218466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79219966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79221466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79222966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79224466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79225966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79231966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79243966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79245466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79246966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79248466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79249966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79251466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79252966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79254466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79255966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79255966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79257466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79258966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79260466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79261966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79263466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79264966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79266466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79267966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79267966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79269466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79270966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79272466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79273966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79275466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79276966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79278466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79279966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79281466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79282966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79284466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79285966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79287466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79288966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79290466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79291966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79297966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79309966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79311466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79312966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79314466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79315966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79317466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79318966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79320466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79321966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79321966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79323466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79324966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79326466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79327966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79329466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79330966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79332466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79333966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79333966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79335466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79336966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79338466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79339966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79341466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79342966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79344466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79345966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79347466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79348966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79350466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79351966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79353466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79354966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79356466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79357966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79363966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79375966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79377466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79378966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79380466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79381966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79383466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79384966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79386466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79387966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79387966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79389466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79390966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79392466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79393966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79395466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79396966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79398466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79399966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79399966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79401466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79402966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79404466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79405966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79407466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79408966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79410466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79411966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79413466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79414966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79416466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79417966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79419466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79420966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79420966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79422466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79423966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79444966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79459966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79471966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79473466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79474966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79476466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79477966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79479466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79480966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79482466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79483966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79483966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79485466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79486966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79488466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79489966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79491466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79492966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79494466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79495966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79495966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79497466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79498966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79500466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79501966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79503466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79504966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79506466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79507966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79509466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79510966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79512466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79513966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79515466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79516966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79518466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79519966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79525966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79537966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79539466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79540966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79542466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79543966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79545466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79546966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79548466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79549966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79549966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79551466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79552966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79554466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79555966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79557466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79558966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79560466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79561966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79561966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79563466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79564966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79566466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79567966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79569466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79570966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79572466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79573966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79575466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79576966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79578466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79579966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79581466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79582966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79584466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79585966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79591966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79603966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79605466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79606966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79608466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79609966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79611466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79612966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79614466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79615966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79615966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79617466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79618966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79620466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79621966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79623466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79624966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79626466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79627966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79627966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79629466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79630966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79632466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79633966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79635466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79636966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79638466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79639966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79641466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79642966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79644466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79645966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79647466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79648966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79650466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79651966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79657966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79669966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79671466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79672966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79674466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79675966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79677466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79678966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79680466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79681966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79681966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79683466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79684966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79686466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79687966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79689466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79690966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79692466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79693966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79693966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79695466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79696966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79698466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79699966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79701466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79702966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79704466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79705966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79707466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79708966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79710466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79711966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79713466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79714966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79714966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79716466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79717966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79738966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79753966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79765966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79767466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79768966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79770466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79771966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79773466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79774966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79776466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79777966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79777966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79779466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79780966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79782466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79783966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79785466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79786966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79788466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79789966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79789966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79791466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79792966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79794466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79795966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79797466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79798966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79800466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79801966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79803466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79804966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79806466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79807966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79809466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79810966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79812466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79813966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79819966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 79825966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79831966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79836466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79837966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79839466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79840966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79842466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79843966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79843966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79845466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79846966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79848466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79849966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79851466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79852966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79854466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79855966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79855966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79857466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79858966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79860466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79861966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79863466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79864966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79866466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79867966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79869466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79870966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79872466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79873966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79875466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79876966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79878466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79879966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79881466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79882966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 79885966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79900966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79924966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79939966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79951966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79953466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79954966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79956466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79957966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79959466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79960966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79962466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79963966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79963966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79965466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79966966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79968466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79969966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79971466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79972966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79974466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79975966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 79975966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79977466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79978966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79980466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79981966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79983466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79984966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79986466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79987966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79989466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79990966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79992466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79993966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79995466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79996966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79998466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 79999966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80005966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80017966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80019466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80020966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80022466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80023966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80025466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80026966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80028466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80029966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80029966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80031466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80032966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80034466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80035966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80037466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80038966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80040466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80041966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80041966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80043466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80044966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80046466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80047966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80049466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80050966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80052466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80053966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80055466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80056966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80058466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80059966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80061466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80062966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80062966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80064466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80065966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80086966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80101966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 80107966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80113966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80118466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80119966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80121466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80122966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80124466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80125966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80125966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80127466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80128966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80130466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80131966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80133466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80134966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80136466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80137966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80137966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80139466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80140966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80142466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80143966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80145466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80146966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80148466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80149966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80151466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80152966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80154466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80155966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80157466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80158966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80160466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80161966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80161966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80163466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80164966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80173966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80178466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80179966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80181466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80182966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80184466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80185966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80185966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80187466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80188966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80190466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80191966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80193466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80194966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80196466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80197966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80197966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80199466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80200966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80202466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80203966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80205466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80206966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80208466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80209966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80211466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80212966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80214466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80215966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80217466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80218966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80220466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80221966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80223466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80224966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 80227966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80239966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80251966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80253466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80254966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80256466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80257966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80259466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80260966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80262466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80263966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80263966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80265466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80266966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80268466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80269966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80271466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80272966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80274466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80275966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80275966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80277466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80278966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80280466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80281966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80283466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80284966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80286466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80287966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80289466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80290966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80292466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80293966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80295466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80296966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80298466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80299966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80305966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80317966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80319466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80320966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80322466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80323966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80325466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80326966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80328466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80329966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80329966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80331466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80332966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80334466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80335966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80337466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80338966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80340466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80341966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80341966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80343466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80344966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80346466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80347966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80349466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80350966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80352466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80353966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80355466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80356966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80358466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80359966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80361466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80362966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80362966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80364466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80365966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80386966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80401966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80413966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80415466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80416966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80418466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80419966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80421466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80422966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80424466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80425966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80425966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80427466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80428966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80430466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80431966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80433466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80434966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80436466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80437966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80437966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80439466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80440966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80442466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80443966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80445466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80446966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80448466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80449966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80451466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80452966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80454466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80455966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80457466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80458966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80460466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80461966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80467966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80479966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80481466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80482966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80484466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80485966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80487466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80488966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80490466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80491966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80491966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80493466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80494966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80496466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80497966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80499466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80500966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80502466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80503966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80503966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80505466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80506966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80508466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80509966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80511466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80512966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80514466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80515966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80517466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80518966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80520466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80521966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80523466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80524966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80526466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80527966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80533966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80545966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80547466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80548966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80550466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80551966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80553466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80554966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80556466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80557966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80557966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80559466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80560966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80562466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80563966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80565466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80566966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80568466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80569966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80569966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80571466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80572966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80574466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80575966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80577466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80578966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80580466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80581966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80583466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80584966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80586466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80587966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80589466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80590966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80592466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80593966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80599966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80611966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80613466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80614966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80616466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80617966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80619466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80620966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80622466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80623966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80623966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80625466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80626966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80628466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80629966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80631466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80632966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80634466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80635966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80635966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80637466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80638966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80640466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80641966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80643466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80644966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80646466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80647966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80649466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80650966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80652466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80653966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80655466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80656966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80656966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80658466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80659966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80680966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80695966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80707966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80709466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80710966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80712466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80713966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80715466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80716966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80718466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80719966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80719966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80721466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80722966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80724466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80725966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80727466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80728966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80730466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80731966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80731966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80733466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80734966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80736466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80737966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80739466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80740966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80742466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80743966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80745466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80746966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80748466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80749966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80751466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80752966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80754466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80755966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80761966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80773966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80775466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80776966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80778466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80779966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80781466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80782966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80784466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80785966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80785966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80787466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80788966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80790466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80791966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80793466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80794966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80796466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80797966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80797966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80799466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80800966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80802466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80803966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80805466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80806966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80808466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80809966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80811466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80812966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80814466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80815966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80817466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80818966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80820466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80821966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80827966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80839966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80841466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80842966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80844466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80845966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80847466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80848966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80850466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80851966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80851966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80853466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80854966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80856466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80857966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80859466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80860966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80862466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80863966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80863966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80865466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80866966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80868466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80869966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80871466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80872966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80874466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80875966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80877466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80878966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80880466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80881966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80883466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80884966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80886466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80887966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80893966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80905966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80907466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80908966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80910466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80911966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80913466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80914966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80916466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80917966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80917966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80919466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80920966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80922466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80923966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80925466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80926966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80928466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80929966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80929966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80931466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80932966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80934466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80935966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80937466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80938966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80940466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80941966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80943466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80944966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80946466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80947966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80949466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80950966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80950966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80952466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 80953966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80974966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 80989966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81001966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81003466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81004966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81006466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81007966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81009466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81010966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81012466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81013966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81013966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81015466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81016966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81018466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81019966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81021466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81022966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81024466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81025966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81025966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81027466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81028966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81030466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81031966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81033466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81034966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81036466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81037966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81039466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81040966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81042466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81043966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81045466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81046966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81048466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81049966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81055966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 81061966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81067966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81072466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81073966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81075466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81076966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81078466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81079966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81079966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81081466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81082966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81084466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81085966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81087466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81088966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81090466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81091966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81091966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81093466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81094966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81096466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81097966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81099466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81100966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81102466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81103966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81105466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81106966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81108466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81109966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81111466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81112966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81114466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81115966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81117466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81118966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 81121966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81136966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81160966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81175966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81187966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81189466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81190966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81192466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81193966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81195466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81196966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81198466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81199966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81199966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81201466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81202966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81204466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81205966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81207466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81208966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81210466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81211966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81211966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81213466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81214966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81216466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81217966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81219466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81220966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81222466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81223966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81225466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81226966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81228466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81229966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81231466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81232966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81234466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81235966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81241966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81253966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81255466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81256966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81258466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81259966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81261466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81262966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81264466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81265966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81265966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81267466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81268966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81270466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81271966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81273466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81274966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81276466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81277966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81277966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81279466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81280966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81282466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81283966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81285466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81286966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81288466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81289966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81291466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81292966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81294466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81295966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81297466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81298966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81298966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81300466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81301966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81322966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81337966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81349966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81351466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81352966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81354466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81355966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81357466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81358966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81360466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81361966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81361966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81363466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81364966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81366466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81367966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81369466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81370966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81372466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81373966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81373966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81375466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81376966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81378466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81379966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81381466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81382966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81384466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81385966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81387466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81388966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81390466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81391966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81393466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81394966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81396466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81397966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81403966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81415966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81417466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81418966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81420466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81421966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81423466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81424966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81426466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81427966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81427966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81429466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81430966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81432466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81433966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81435466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81436966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81438466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81439966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81439966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81441466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81442966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81444466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81445966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81447466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81448966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81450466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81451966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81453466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81454966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81456466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81457966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81459466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81460966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81462466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81463966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81469966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 81475966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81481966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81486466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81487966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81489466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81490966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81492466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81493966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81493966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81495466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81496966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81498466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81499966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81501466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81502966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81504466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81505966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81505966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81507466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81508966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81510466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81511966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81513466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81514966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81516466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81517966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81519466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81520966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81522466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81523966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81525466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81526966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81528466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81529966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81531466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81532966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 81535966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81550966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81574966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81589966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 81595966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81601966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81606466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81607966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81609466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81610966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81612466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81613966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81613966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81615466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81616966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81618466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81619966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81621466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81622966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81624466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81625966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81625966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81627466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81628966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81630466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81631966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81633466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81634966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81636466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81637966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81639466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81640966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81642466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81643966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81645466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81646966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81648466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81649966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81651466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81652966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 81655966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81670966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81694966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81709966.0 ps INFO: Read      bank 0 col 000, auto precharge 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81723466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81724966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81726466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81727966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81729466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81730966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 81730966.0 ps INFO: Auto Precharge bank           0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81732466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81733966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81748966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81862966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81877966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81889966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81891466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81892966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81894466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81895966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81897466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81898966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81900466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81901966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81901966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81903466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81904966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81906466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81907966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81909466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81910966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81912466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81913966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81915466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81916966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81918466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81919966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81921466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81922966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81924466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81925966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81931966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81943966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81945466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81946966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81948466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81949966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81951466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81952966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81954466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81955966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81955966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81957466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81958966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81960466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81961966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81963466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81964966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81966466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81967966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81967966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81969466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81970966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81972466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81973966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81975466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81976966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81978466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81979966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81981466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81982966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81984466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81985966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81987466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81988966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81990466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 81991966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 81997966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82009966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82011466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82012966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82014466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82015966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82017466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82018966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82020466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82021966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82021966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82023466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82024966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82026466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82027966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82029466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82030966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82032466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82033966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82033966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82035466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82036966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82038466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82039966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82041466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82042966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82044466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82045966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82047466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82048966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82050466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82051966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82053466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82054966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82056466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82057966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82063966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82075966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82077466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82078966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82080466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82081966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82083466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82084966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82086466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82087966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82087966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82089466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82090966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82092466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82093966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82095466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82096966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82098466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82099966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82099966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82101466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82102966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82104466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82105966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82107466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82108966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82110466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82111966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82113466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82114966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82116466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82117966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82119466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82120966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82120966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82122466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82123966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82144966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82159966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82171966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82173466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82174966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82176466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82177966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82179466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82180966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82182466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82183966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82183966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82185466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82186966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82188466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82189966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82191466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82192966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82194466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82195966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82195966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82197466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82198966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82200466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82201966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82203466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82204966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82206466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82207966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82209466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82210966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82212466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82213966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82215466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82216966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82218466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82219966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82225966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82237966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82239466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82240966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82242466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82243966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82245466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82246966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82248466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82249966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82249966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82251466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82252966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82254466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82255966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82257466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82258966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82260466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82261966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82261966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82263466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82264966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82266466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82267966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82269466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82270966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82272466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82273966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82275466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82276966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82278466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82279966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82281466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82282966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82284466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82285966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82291966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82303966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82305466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82306966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82308466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82309966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82311466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82312966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82314466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82315966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82315966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82317466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82318966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82320466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82321966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82323466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82324966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82326466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82327966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82327966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82329466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82330966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82332466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82333966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82335466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82336966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82338466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82339966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82341466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82342966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82344466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82345966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82347466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82348966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82350466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82351966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82357966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82369966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82371466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82372966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82374466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82375966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82377466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82378966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82380466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82381966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82381966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82383466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82384966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82386466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82387966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82389466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82390966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82392466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82393966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82393966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82395466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82396966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82398466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82399966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82401466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82402966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82404466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82405966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82407466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82408966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82410466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82411966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82413466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82414966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82414966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82416466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82417966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82438966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82453966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 82459966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82465966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82470466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82471966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82473466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82474966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82476466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82477966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82477966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82479466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82480966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82482466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82483966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82485466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82486966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82488466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82489966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82489966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82491466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82492966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82494466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82495966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82497466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82498966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82500466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82501966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82503466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82504966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82506466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82507966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82509466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82510966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82512466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82513966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82515466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82516966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 82519966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82531966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82543966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82545466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82546966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82548466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82549966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82551466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82552966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82554466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82555966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82555966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82557466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82558966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82560466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82561966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82563466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82564966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82566466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82567966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82567966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82569466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82570966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82572466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82573966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82575466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82576966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82578466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82579966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82581466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82582966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82584466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82585966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82587466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82588966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82590466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82591966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82597966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82609966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82611466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82612966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82614466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82615966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82617466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82618966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82620466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82621966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82621966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82623466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82624966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82626466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82627966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82629466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82630966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82632466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82633966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82633966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82635466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82636966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82638466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82639966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82641466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82642966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82644466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82645966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82647466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82648966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82650466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82651966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82653466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82654966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82656466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82657966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82663966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82675966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82677466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82678966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82680466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82681966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82683466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82684966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82686466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82687966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82687966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82689466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82690966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82692466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82693966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82695466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82696966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82698466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82699966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82699966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82701466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82702966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82704466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82705966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82707466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82708966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82710466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82711966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82713466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82714966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82716466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82717966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82719466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82720966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82720966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82722466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82723966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82744966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82759966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 82765966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82771966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82776466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82777966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82779466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82780966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82782466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82783966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82783966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82785466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82786966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82788466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82789966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82791466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82792966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82794466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82795966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82795966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82797466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82798966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82800466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82801966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82803466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82804966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82806466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82807966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82809466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82810966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82812466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82813966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82815466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82816966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82818466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82819966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82821466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82822966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 82825966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82837966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82849966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82851466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82852966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82854466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82855966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82857466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82858966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82860466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82861966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82861966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82863466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82864966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82866466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82867966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82869466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82870966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82872466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82873966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82873966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82875466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82876966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82878466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82879966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82881466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82882966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82884466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82885966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82887466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82888966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82890466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82891966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82893466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82894966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82896466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82897966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82903966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 82909966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82915966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82920466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82921966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82923466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82924966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82926466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82927966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82927966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82929466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82930966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82932466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82933966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82935466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82936966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82938466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82939966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82939966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82941466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82942966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82944466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82945966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82947466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82948966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82950466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82951966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82953466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82954966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82956466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82957966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82959466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82960966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82962466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82963966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82965466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 82966966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 82969966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 82984966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83008966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83023966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83035966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83037466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83038966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83040466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83041966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83043466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83044966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83046466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83047966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83047966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83049466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83050966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83052466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83053966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83055466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83056966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83058466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83059966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83059966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83061466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83062966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83064466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83065966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83067466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83068966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83070466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83071966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83073466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83074966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83076466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83077966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83079466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83080966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83080966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83082466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83083966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83104966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83119966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83131966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83133466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83134966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83136466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83137966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83139466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83140966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83142466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83143966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83143966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83145466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83146966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83148466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83149966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83151466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83152966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83154466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83155966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83155966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83157466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83158966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83160466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83161966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83163466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83164966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83166466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83167966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83169466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83170966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83172466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83173966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83175466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83176966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83178466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83179966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83185966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83197966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83199466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83200966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83202466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83203966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83205466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83206966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83208466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83209966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83209966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83211466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83212966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83214466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83215966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83217466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83218966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83220466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83221966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83221966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83223466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83224966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83226466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83227966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83229466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83230966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83232466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83233966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83235466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83236966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83238466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83239966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83241466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83242966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83244466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83245966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83251966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83263966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83265466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83266966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83268466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83269966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83271466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83272966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83274466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83275966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83275966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83277466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83278966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83280466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83281966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83283466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83284966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83286466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83287966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83287966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83289466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83290966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83292466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83293966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83295466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83296966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83298466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83299966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83301466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83302966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83304466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83305966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83307466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83308966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83310466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83311966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83317966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83329966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83331466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83332966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83334466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83335966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83337466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83338966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83340466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83341966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83341966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83343466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83344966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83346466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83347966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83349466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83350966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83352466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83353966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83353966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83355466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83356966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83358466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83359966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83361466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83362966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83364466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83365966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83367466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83368966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83370466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83371966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83373466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83374966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83374966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83376466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83377966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83398966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83413966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83425966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83427466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83428966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83430466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83431966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83433466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83434966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83436466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83437966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83437966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83439466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83440966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83442466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83443966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83445466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83446966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83448466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83449966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83449966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83451466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83452966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83454466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83455966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83457466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83458966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83460466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83461966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83463466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83464966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83466466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83467966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83469466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83470966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83472466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83473966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83479966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83491966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83493466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83494966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83496466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83497966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83499466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83500966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83502466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83503966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83503966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83505466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83506966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83508466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83509966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83511466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83512966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83514466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83515966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83515966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83517466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83518966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83520466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83521966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83523466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83524966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83526466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83527966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83529466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83530966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83532466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83533966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83535466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83536966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83538466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83539966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83545966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83557966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83559466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83560966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83562466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83563966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83565466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83566966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83568466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83569966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83569966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83571466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83572966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83574466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83575966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83577466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83578966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83580466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83581966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83581966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83583466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83584966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83586466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83587966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83589466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83590966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83592466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83593966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83595466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83596966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83598466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83599966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83601466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83602966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83604466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83605966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83611966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83623966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83625466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83626966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83628466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83629966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83631466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83632966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83634466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83635966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83635966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83637466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83638966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83640466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83641966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83643466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83644966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83646466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83647966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83647966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83649466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83650966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83652466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83653966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83655466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83656966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83658466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83659966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83661466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83662966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83664466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83665966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83667466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83668966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83668966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83670466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83671966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83692966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83707966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 83713966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83719966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83724466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83725966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83727466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83728966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83730466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83731966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83731966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83733466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83734966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83736466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83737966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83739466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83740966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83742466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83743966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83743966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83745466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83746966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83748466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83749966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83751466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83752966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83754466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83755966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83757466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83758966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83760466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83761966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83763466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83764966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83766466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83767966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83769466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83770966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 83773966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83785966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83797966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83799466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83800966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83802466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83803966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83805466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83806966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83808466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83809966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83809966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83811466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83812966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83814466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83815966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83817466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83818966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83820466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83821966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83821966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83823466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83824966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83826466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83827966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83829466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83830966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83832466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83833966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83835466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83836966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83838466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83839966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83841466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83842966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83844466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83845966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83851966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83863966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83865466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83866966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83868466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83869966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83871466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83872966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83874466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83875966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83875966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83877466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83878966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83880466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83881966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83883466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83884966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83886466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83887966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83887966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83889466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83890966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83892466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83893966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83895466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83896966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83898466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83899966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83901466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83902966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83904466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83905966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83907466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83908966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83910466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83911966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83917966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 83923966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83929966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83934466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83935966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83937466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83938966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83940466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83941966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83941966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83943466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83944966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83946466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83947966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83949466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83950966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83952466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83953966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83953966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83955466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83956966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83958466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83959966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83961466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83962966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83964466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83965966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83967466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83968966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83970466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83971966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83973466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83974966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83976466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83977966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83979466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 83980966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 83983966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 83998966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84022966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84037966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84049966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84051466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84052966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84054466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84055966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84057466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84058966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84060466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84061966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84061966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84063466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84064966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84066466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84067966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84069466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84070966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84072466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84073966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84073966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84075466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84076966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84078466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84079966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84081466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84082966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84084466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84085966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84087466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84088966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84090466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84091966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84093466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84094966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84096466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84097966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84103966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 84109966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84115966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84120466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84121966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84123466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84124966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84126466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84127966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84127966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84129466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84130966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84132466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84133966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84135466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84136966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84138466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84139966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84139966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84141466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84142966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84144466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84145966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84147466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84148966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84150466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84151966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84153466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84154966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84156466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84157966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84159466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84160966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84162466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84163966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84165466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84166966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 84169966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84184966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84208966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84223966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84235966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84237466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84238966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84240466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84241966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84243466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84244966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84246466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84247966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84247966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84249466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84250966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84252466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84253966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84255466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84256966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84258466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84259966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84259966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84261466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84262966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84264466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84265966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84267466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84268966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84270466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84271966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84273466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84274966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84276466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84277966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84279466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84280966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84282466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84283966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84289966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 84295966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84301966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84306466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84307966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84309466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84310966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84312466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84313966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84313966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84315466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84316966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84318466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84319966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84321466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84322966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84324466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84325966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84325966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84327466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84328966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84330466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84331966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84333466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84334966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84336466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84337966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84339466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84340966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84342466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84343966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84345466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84346966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84348466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84349966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84351466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84352966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 84355966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84370966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84394966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84409966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84421966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84423466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84424966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84426466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84427966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84429466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84430966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84432466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84433966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84433966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84435466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84436966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84438466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84439966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84441466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84442966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84444466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84445966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84445966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84447466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84448966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84450466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84451966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84453466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84454966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84456466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84457966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84459466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84460966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84462466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84463966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84465466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84466966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84468466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84469966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84475966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84487966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84489466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84490966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84492466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84493966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84495466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84496966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84498466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84499966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84499966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84501466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84502966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84504466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84505966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84507466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84508966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84510466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84511966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84511966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84513466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84514966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84516466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84517966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84519466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84520966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84522466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84523966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84525466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84526966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84528466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84529966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84531466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84532966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84534466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84535966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84541966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84553966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84555466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84556966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84558466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84559966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84561466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84562966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84564466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84565966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84565966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84567466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84568966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84570466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84571966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84573466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84574966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84576466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84577966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84577966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84579466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84580966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84582466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84583966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84585466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84586966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84588466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84589966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84591466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84592966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84594466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84595966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84597466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84598966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84600466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84601966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84607966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84619966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84621466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84622966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84624466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84625966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84627466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84628966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84630466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84631966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84631966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84633466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84634966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84636466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84637966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84639466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84640966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84642466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84643966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84643966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84645466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84646966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84648466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84649966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84651466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84652966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84654466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84655966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84657466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84658966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84660466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84661966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84663466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84664966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84664966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84666466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84667966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84688966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84703966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84715966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84717466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84718966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84720466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84721966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84723466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84724966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84726466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84727966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84727966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84729466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84730966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84732466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84733966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84735466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84736966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84738466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84739966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84739966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84741466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84742966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84744466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84745966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84747466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84748966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84750466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84751966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84753466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84754966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84756466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84757966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84759466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84760966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84762466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84763966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84769966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84781966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84783466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84784966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84786466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84787966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84789466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84790966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84792466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84793966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84793966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84795466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84796966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84798466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84799966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84801466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84802966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84804466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84805966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84805966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84807466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84808966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84810466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84811966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84813466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84814966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84816466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84817966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84819466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84820966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84822466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84823966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84825466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84826966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84828466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84829966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84835966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84847966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84849466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84850966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84852466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84853966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84855466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84856966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84858466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84859966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84859966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84861466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84862966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84864466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84865966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84867466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84868966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84870466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84871966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84871966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84873466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84874966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84876466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84877966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84879466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84880966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84882466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84883966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84885466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84886966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84888466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84889966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84891466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84892966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84894466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84895966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84901966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84913966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84915466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84916966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84918466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84919966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84921466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84922966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84924466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84925966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84925966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84927466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84928966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84930466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84931966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84933466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84934966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84936466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84937966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84937966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84939466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84940966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84942466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84943966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84945466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84946966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84948466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84949966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84951466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84952966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84954466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84955966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84957466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84958966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84958966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84960466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 84961966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84982966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 84997966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85009966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85011466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85012966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85014466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85015966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85017466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85018966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85020466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85021966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85021966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85023466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85024966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85026466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85027966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85029466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85030966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85032466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85033966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85033966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85035466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85036966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85038466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85039966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85041466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85042966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85044466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85045966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85047466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85048966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85050466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85051966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85053466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85054966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85056466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85057966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85063966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85075966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85077466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85078966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85080466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85081966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85083466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85084966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85086466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85087966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85087966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85089466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85090966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85092466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85093966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85095466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85096966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85098466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85099966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85099966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85101466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85102966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85104466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85105966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85107466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85108966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85110466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85111966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85113466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85114966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85116466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85117966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85119466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85120966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85122466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85123966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85129966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85141966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85143466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85144966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85146466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85147966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85149466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85150966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85152466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85153966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85153966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85155466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85156966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85158466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85159966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85161466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85162966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85164466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85165966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85165966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85167466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85168966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85170466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85171966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85173466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85174966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85176466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85177966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85179466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85180966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85182466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85183966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85185466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85186966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85188466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85189966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85195966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85207966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85209466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85210966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85212466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85213966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85215466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85216966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85218466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85219966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85219966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85221466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85222966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85224466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85225966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85227466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85228966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85230466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85231966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85231966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85233466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85234966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85236466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85237966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85239466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85240966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85242466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85243966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85245466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85246966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85248466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85249966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85251466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85252966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85252966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85254466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85255966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85276966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85291966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85303966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85305466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85306966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85308466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85309966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85311466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85312966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85314466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85315966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85315966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85317466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85318966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85320466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85321966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85323466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85324966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85326466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85327966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85327966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85329466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85330966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85332466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85333966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85335466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85336966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85338466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85339966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85341466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85342966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85344466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85345966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85347466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85348966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85350466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85351966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85357966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 85363966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85369966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85374466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85375966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85377466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85378966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85380466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85381966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85381966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85383466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85384966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85386466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85387966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85389466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85390966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85392466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85393966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85393966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85395466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85396966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85398466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85399966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85401466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85402966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85404466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85405966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85407466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85408966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85410466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85411966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85413466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85414966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85416466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85417966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85419466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85420966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 85423966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85438966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85462966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85477966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 85483966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85489966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85494466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85495966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85497466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85498966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85500466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85501966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85501966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85503466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85504966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85506466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85507966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85509466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85510966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85512466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85513966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85513966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85515466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85516966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85518466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85519966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85521466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85522966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85524466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85525966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85527466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85528966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85530466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85531966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85533466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85534966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85536466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85537966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85539466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85540966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 85543966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85555966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85567966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85569466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85570966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85572466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85573966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85575466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85576966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85578466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85579966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85579966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85581466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85582966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85584466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85585966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85587466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85588966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85590466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85591966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85591966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85593466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85594966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85596466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85597966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85599466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85600966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85602466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85603966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85605466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85606966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85608466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85609966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85611466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85612966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85612966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85614466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85615966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85636966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85651966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85663966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85665466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85666966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85668466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85669966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85671466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85672966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85674466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85675966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85675966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85677466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85678966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85680466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85681966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85683466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85684966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85686466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85687966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85687966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85689466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85690966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85692466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85693966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85695466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85696966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85698466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85699966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85701466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85702966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85704466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85705966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85707466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85708966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85710466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85711966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85717966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85729966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85731466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85732966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85734466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85735966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85737466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85738966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85740466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85741966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85741966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85743466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85744966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85746466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85747966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85749466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85750966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85752466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85753966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85753966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85755466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85756966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85758466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85759966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85761466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85762966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85764466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85765966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85767466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85768966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85770466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85771966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85773466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85774966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85776466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85777966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85783966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85795966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85797466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85798966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85800466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85801966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85803466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85804966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85806466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85807966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85807966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85809466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85810966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85812466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85813966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85815466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85816966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85818466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85819966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85819966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85821466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85822966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85824466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85825966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85827466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85828966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85830466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85831966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85833466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85834966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85836466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85837966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85839466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85840966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85842466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85843966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85849966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85861966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85863466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85864966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85866466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85867966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85869466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85870966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85872466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85873966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85873966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85875466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85876966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85878466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85879966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85881466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85882966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85884466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85885966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85885966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85887466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85888966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85890466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85891966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85893466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85894966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85896466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85897966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85899466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85900966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85902466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85903966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85905466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85906966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85906966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85908466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85909966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85930966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85945966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85957966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85959466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85960966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85962466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85963966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85965466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85966966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85968466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85969966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85969966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85971466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85972966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85974466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85975966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85977466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85978966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85980466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85981966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 85981966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85983466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85984966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85986466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85987966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85989466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85990966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85992466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85993966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85995466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85996966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85998466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 85999966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86001466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86002966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86004466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86005966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86011966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86023966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86025466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86026966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86028466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86029966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86031466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86032966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86034466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86035966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86035966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86037466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86038966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86040466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86041966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86043466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86044966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86046466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86047966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86047966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86049466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86050966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86052466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86053966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86055466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86056966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86058466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86059966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86061466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86062966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86064466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86065966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86067466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86068966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86070466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86071966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86077966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86089966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86091466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86092966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86094466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86095966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86097466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86098966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86100466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86101966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86101966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86103466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86104966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86106466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86107966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86109466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86110966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86112466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86113966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86113966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86115466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86116966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86118466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86119966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86121466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86122966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86124466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86125966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86127466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86128966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86130466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86131966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86133466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86134966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86136466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86137966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86143966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86155966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86157466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86158966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86160466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86161966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86163466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86164966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86166466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86167966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86167966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86169466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86170966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86172466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86173966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86175466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86176966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86178466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86179966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86179966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86181466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86182966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86184466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86185966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86187466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86188966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86190466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86191966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86193466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86194966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86196466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86197966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86199466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86200966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86200966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86202466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86203966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86224966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86239966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 86245966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86251966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86256466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86257966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86259466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86260966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86262466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86263966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86263966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86265466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86266966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86268466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86269966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86271466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86272966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86274466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86275966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86275966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86277466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86278966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86280466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86281966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86283466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86284966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86286466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86287966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86289466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86290966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86292466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86293966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86295466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86296966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86298466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86299966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86299966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86301466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86302966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86311966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86316466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86317966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86319466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86320966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86322466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86323966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86323966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86325466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86326966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86328466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86329966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86331466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86332966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86334466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86335966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86335966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86337466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86338966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86340466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86341966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86343466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86344966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86346466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86347966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86349466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86350966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86352466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86353966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86355466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86356966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86358466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86359966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86361466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86362966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 86365966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86377966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86389966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86391466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86392966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86394466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86395966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86397466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86398966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86400466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86401966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86401966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86403466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86404966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86406466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86407966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86409466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86410966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86412466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86413966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86413966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86415466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86416966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86418466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86419966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86421466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86422966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86424466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86425966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86427466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86428966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86430466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86431966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86433466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86434966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86436466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86437966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86443966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 86449966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86455966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86460466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86461966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86463466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86464966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86466466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86467966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86467966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86469466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86470966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86472466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86473966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86475466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86476966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86478466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86479966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86479966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86481466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86482966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86484466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86485966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86487466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86488966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86490466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86491966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86493466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86494966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86496466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86497966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86499466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86500966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86502466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86503966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86505466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86506966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 86509966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86524966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86548966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86563966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86575966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86577466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86578966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86580466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86581966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86583466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86584966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86586466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86587966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86587966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86589466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86590966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86592466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86593966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86595466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86596966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86598466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86599966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86599966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86601466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86602966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86604466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86605966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86607466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86608966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86610466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86611966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86613466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86614966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86616466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86617966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86619466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86620966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86622466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86623966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86629966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 86635966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86641966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86646466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86647966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86649466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86650966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86652466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86653966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86653966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86655466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86656966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86658466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86659966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86661466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86662966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86664466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86665966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86665966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86667466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86668966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86670466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86671966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86673466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86674966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86676466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86677966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86679466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86680966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86682466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86683966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86685466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86686966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86688466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86689966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86691466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86692966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 86695966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86710966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86734966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86749966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86761966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86763466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86764966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86766466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86767966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86769466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86770966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86772466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86773966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86773966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86775466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86776966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86778466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86779966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86781466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86782966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86784466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86785966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86785966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86787466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86788966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86790466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86791966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86793466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86794966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86796466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86797966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86799466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86800966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86802466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86803966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86805466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86806966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86808466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86809966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86815966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 86821966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86827966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86832466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86833966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86835466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86836966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86838466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86839966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86839966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86841466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86842966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86844466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86845966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86847466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86848966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86850466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86851966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86851966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86853466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86854966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86856466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86857966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86859466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86860966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86862466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86863966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86865466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86866966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86868466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86869966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86871466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86872966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86874466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86875966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86877466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86878966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 86881966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86896966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86920966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86935966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86947966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86949466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86950966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86952466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86953966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86955466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86956966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86958466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86959966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86959966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86961466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86962966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86964466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86965966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86967466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86968966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86970466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86971966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 86971966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86973466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86974966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86976466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86977966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86979466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86980966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86982466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86983966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86985466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86986966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86988466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86989966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86991466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86992966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86994466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 86995966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87001966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87013966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87015466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87016966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87018466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87019966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87021466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87022966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87024466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87025966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87025966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87027466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87028966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87030466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87031966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87033466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87034966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87036466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87037966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87037966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87039466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87040966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87042466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87043966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87045466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87046966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87048466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87049966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87051466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87052966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87054466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87055966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87057466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87058966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87060466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87061966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87067966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87079966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87081466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87082966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87084466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87085966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87087466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87088966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87090466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87091966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87091966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87093466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87094966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87096466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87097966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87099466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87100966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87102466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87103966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87103966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87105466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87106966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87108466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87109966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87111466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87112966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87114466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87115966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87117466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87118966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87120466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87121966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87123466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87124966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87126466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87127966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87133966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87145966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87147466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87148966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87150466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87151966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87153466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87154966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87156466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87157966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87157966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87159466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87160966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87162466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87163966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87165466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87166966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87168466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87169966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87169966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87171466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87172966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87174466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87175966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87177466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87178966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87180466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87181966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87183466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87184966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87186466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87187966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87189466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87190966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87190966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87192466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87193966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87214966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87229966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87241966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87243466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87244966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87246466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87247966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87249466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87250966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87252466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87253966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87253966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87255466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87256966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87258466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87259966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87261466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87262966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87264466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87265966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87265966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87267466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87268966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87270466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87271966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87273466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87274966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87276466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87277966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87279466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87280966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87282466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87283966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87285466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87286966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87288466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87289966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87295966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87307966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87309466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87310966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87312466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87313966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87315466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87316966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87318466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87319966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87319966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87321466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87322966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87324466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87325966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87327466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87328966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87330466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87331966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87331966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87333466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87334966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87336466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87337966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87339466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87340966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87342466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87343966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87345466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87346966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87348466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87349966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87351466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87352966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87354466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87355966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87361966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87373966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87375466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87376966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87378466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87379966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87381466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87382966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87384466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87385966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87385966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87387466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87388966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87390466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87391966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87393466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87394966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87396466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87397966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87397966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87399466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87400966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87402466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87403966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87405466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87406966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87408466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87409966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87411466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87412966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87414466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87415966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87417466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87418966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87420466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87421966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87427966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87439966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87441466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87442966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87444466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87445966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87447466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87448966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87450466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87451966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87451966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87453466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87454966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87456466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87457966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87459466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87460966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87462466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87463966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87463966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87465466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87466966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87468466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87469966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87471466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87472966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87474466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87475966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87477466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87478966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87480466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87481966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87483466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87484966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87484966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87486466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87487966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87508966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87523966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 87529966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87535966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87540466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87541966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87543466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87544966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87546466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87547966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87547966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87549466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87550966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87552466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87553966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87555466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87556966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87558466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87559966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87559966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87561466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87562966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87564466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87565966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87567466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87568966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87570466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87571966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87573466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87574966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87576466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87577966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87579466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87580966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87582466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87583966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87583966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87585466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87586966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87595966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87600466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87601966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87603466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87604966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87606466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87607966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87607966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87609466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87610966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87612466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87613966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87615466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87616966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87618466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87619966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87619966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87621466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87622966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87624466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87625966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87627466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87628966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87630466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87631966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87633466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87634966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87636466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87637966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87639466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87640966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87642466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87643966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87645466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87646966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87649966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 87649966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 87655966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87661966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87666466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87667966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87669466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87670966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87672466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87673966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87673966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87675466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87676966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87678466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87679966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87681466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87682966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87684466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87685966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87685966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87687466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87688966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87690466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87691966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87693466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87694966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87696466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87697966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87699466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87700966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87702466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87703966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87705466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87706966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87708466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87709966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87711466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87712966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 87715966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87730966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87754966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87769966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87781966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87783466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87784966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87786466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87787966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87789466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87790966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87792466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87793966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87793966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87795466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87796966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87798466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87799966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87801466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87802966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87804466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87805966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87805966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87807466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87808966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87810466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87811966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87813466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87814966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87816466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87817966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87819466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87820966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87822466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87823966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87825466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87826966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87826966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87828466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87829966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87850966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87865966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 87871966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87877966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87882466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87883966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87885466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87886966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87888466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87889966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87889966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87891466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87892966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87894466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87895966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87897466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87898966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87900466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87901966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87901966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87903466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87904966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87906466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87907966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87909466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87910966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87912466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87913966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87915466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87916966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87918466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87919966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87921466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87922966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87924466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87925966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87925966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87927466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87928966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87937966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87942466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87943966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87945466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87946966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87948466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87949966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87949966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87951466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87952966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87954466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87955966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87957466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87958966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87960466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87961966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87961966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87963466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87964966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87966466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87967966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87969466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87970966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87972466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87973966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87975466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87976966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87978466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87979966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87981466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87982966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87984466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87985966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87987466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 87988966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 87991966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 87991966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 87997966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88003966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88008466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88009966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88011466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88012966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88014466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88015966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88015966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88017466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88018966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88020466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88021966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88023466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88024966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88026466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88027966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88027966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88029466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88030966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88032466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88033966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88035466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88036966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88038466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88039966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88041466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88042966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88044466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88045966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88047466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88048966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88050466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88051966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88053466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88054966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 88057966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88072966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88096966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88111966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 88117966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88123966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88128466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88129966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88131466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88132966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88134466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88135966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88135966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88137466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88138966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88140466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88141966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88143466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88144966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88146466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88147966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88147966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88149466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88150966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88152466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88153966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88155466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88156966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88158466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88159966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88161466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88162966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88164466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88165966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88167466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88168966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88170466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88171966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88173466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88174966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 88177966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88192966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88216966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88231966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88243966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88245466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88246966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88248466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88249966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88251466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88252966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88254466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88255966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88255966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88257466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88258966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88260466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88261966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88263466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88264966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88266466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88267966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88267966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88269466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88270966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88272466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88273966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88275466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88276966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88278466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88279966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88281466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88282966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88284466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88285966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88287466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88288966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88290466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88291966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88297966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88309966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88311466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88312966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88314466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88315966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88317466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88318966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88320466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88321966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88321966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88323466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88324966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88326466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88327966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88329466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88330966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88332466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88333966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88333966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88335466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88336966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88338466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88339966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88341466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88342966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88344466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88345966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88347466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88348966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88350466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88351966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88353466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88354966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88356466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88357966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88363966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88375966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88377466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88378966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88380466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88381966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88383466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88384966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88386466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88387966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88387966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88389466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88390966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88392466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88393966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88395466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88396966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88398466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88399966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88399966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88401466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88402966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88404466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88405966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88407466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88408966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88410466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88411966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88413466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88414966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88416466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88417966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88419466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88420966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88422466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88423966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88429966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88441966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88443466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88444966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88446466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88447966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88449466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88450966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88452466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88453966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88453966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88455466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88456966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88458466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88459966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88461466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88462966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88464466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88465966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88465966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88467466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88468966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88470466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88471966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88473466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88474966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88476466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88477966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88479466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88480966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88482466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88483966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88485466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88486966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88486966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88488466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88489966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88510966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88525966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88537966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88539466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88540966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88542466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88543966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88545466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88546966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88548466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88549966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88549966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88551466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88552966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88554466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88555966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88557466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88558966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88560466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88561966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88561966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88563466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88564966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88566466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88567966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88569466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88570966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88572466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88573966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88575466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88576966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88578466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88579966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88581466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88582966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88584466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88585966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88591966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88603966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88605466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88606966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88608466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88609966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88611466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88612966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88614466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88615966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88615966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88617466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88618966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88620466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88621966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88623466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88624966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88626466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88627966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88627966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88629466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88630966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88632466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88633966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88635466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88636966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88638466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88639966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88641466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88642966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88644466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88645966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88647466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88648966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88650466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88651966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88657966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88669966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88671466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88672966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88674466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88675966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88677466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88678966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88680466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88681966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88681966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88683466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88684966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88686466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88687966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88689466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88690966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88692466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88693966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88693966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88695466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88696966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88698466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88699966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88701466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88702966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88704466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88705966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88707466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88708966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88710466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88711966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88713466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88714966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88716466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88717966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88723966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88735966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88737466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88738966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88740466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88741966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88743466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88744966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88746466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88747966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88747966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88749466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88750966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88752466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88753966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88755466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88756966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88758466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88759966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88759966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88761466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88762966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88764466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88765966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88767466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88768966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88770466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88771966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88773466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88774966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88776466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88777966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88779466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88780966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88780966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88782466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88783966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88804966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88819966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 88825966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88831966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88836466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88837966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88839466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88840966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88842466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88843966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88843966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88845466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88846966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88848466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88849966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88851466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88852966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88854466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88855966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88855966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88857466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88858966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88860466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88861966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88863466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88864966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88866466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88867966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88869466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88870966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88872466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88873966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88875466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88876966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88878466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88879966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88881466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88882966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 88885966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88897966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88909966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88911466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88912966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88914466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88915966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88917466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88918966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88920466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88921966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88921966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88923466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88924966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88926466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88927966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88929466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88930966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88932466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88933966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88933966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88935466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88936966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88938466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88939966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88941466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88942966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88944466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88945966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88947466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88948966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88950466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88951966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88953466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88954966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88956466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88957966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88963966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88975966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88977466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88978966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88980466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88981966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88983466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88984966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88986466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88987966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88987966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88989466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88990966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88992466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88993966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88995466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88996966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88998466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 88999966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 88999966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89001466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89002966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89004466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89005966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89007466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89008966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89010466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89011966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89013466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89014966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89016466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89017966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89019466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89020966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89022466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89023966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89029966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89041966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89043466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89044966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89046466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89047966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89049466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89050966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89052466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89053966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89053966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89055466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89056966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89058466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89059966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89061466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89062966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89064466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89065966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89065966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89067466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89068966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89070466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89071966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89073466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89074966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89076466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89077966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89079466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89080966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89082466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89083966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89085466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89086966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89086966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89088466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89089966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89110966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89125966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89137966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89139466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89140966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89142466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89143966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89145466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89146966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89148466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89149966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89149966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89151466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89152966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89154466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89155966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89157466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89158966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89160466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89161966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89161966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89163466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89164966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89166466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89167966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89169466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89170966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89172466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89173966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89175466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89176966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89178466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89179966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89181466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89182966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89184466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89185966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89191966.0 ps INFO: Read      bank 0 col 100, auto precharge 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 89203966.0 ps INFO: Auto Precharge bank           0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89205466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89206966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89208466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89209966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89211466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89212966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89214466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89215966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89230966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89344966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89359966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89371966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89373466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89374966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89376466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89377966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89379466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89380966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89382466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89383966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89383966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89385466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89386966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89388466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89389966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89391466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89392966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89394466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89395966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89397466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89398966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89400466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89401966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89403466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89404966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89406466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89407966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89413966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89425966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89427466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89428966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89430466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89431966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89433466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89434966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89436466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89437966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89437966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89439466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89440966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89442466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89443966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89445466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89446966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89448466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89449966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89449966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89451466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89452966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89454466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89455966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89457466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89458966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89460466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89461966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89463466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89464966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89466466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89467966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89469466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89470966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89472466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89473966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89479966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 89485966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89491966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89496466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89497966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89499466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89500966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89502466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89503966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89503966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89505466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89506966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89508466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89509966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89511466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89512966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89514466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89515966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89515966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89517466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89518966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89520466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89521966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89523466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89524966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89526466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89527966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89529466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89530966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89532466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89533966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89535466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89536966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89538466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89539966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89541466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89542966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 89545966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89560966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89584966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89599966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89611966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89613466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89614966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89616466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89617966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89619466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89620966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89622466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89623966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89623966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89625466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89626966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89628466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89629966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89631466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89632966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89634466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89635966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89635966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89637466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89638966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89640466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89641966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89643466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89644966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89646466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89647966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89649466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89650966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89652466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89653966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89655466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89656966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89658466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89659966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89665966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89677966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89679466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89680966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89682466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89683966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89685466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89686966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89688466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89689966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89689966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89691466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89692966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89694466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89695966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89697466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89698966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89700466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89701966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89701966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89703466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89704966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89706466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89707966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89709466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89710966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89712466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89713966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89715466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89716966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89718466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89719966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89721466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89722966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89724466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89725966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89731966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89743966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89745466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89746966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89748466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89749966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89751466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89752966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89754466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89755966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89755966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89757466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89758966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89760466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89761966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89763466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89764966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89766466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89767966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89767966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89769466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89770966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89772466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89773966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89775466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89776966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89778466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89779966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89781466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89782966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89784466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89785966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89787466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89788966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89790466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89791966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89797966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89809966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89811466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89812966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89814466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89815966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89817466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89818966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89820466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89821966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89821966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89823466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89824966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89826466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89827966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89829466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89830966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89832466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89833966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89833966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89835466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89836966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89838466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89839966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89841466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89842966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89844466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89845966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89847466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89848966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89850466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89851966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89853466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89854966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89854966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89856466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89857966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89878966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89893966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89905966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89907466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89908966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89910466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89911966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89913466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89914966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89916466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89917966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89917966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89919466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89920966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89922466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89923966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89925466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89926966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89928466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89929966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89929966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89931466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89932966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89934466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89935966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89937466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89938966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89940466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89941966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89943466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89944966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89946466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89947966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89949466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89950966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89952466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89953966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89959966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89971966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89973466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89974966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89976466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89977966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89979466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89980966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89982466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89983966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89983966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89985466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89986966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89988466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89989966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89991466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89992966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89994466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89995966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 89995966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89997466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 89998966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90000466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90001966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90003466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90004966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90006466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90007966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90009466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90010966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90012466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90013966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90015466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90016966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90018466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90019966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90025966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90037966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90039466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90040966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90042466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90043966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90045466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90046966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90048466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90049966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90049966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90051466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90052966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90054466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90055966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90057466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90058966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90060466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90061966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90061966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90063466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90064966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90066466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90067966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90069466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90070966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90072466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90073966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90075466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90076966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90078466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90079966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90081466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90082966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90084466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90085966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90091966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90103966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90105466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90106966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90108466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90109966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90111466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90112966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90114466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90115966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90115966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90117466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90118966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90120466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90121966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90123466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90124966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90126466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90127966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90127966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90129466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90130966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90132466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90133966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90135466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90136966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90138466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90139966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90141466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90142966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90144466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90145966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90147466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90148966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90148966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90150466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90151966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90172966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90187966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90199966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90201466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90202966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90204466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90205966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90207466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90208966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90210466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90211966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90211966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90213466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90214966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90216466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90217966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90219466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90220966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90222466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90223966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90223966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90225466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90226966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90228466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90229966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90231466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90232966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90234466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90235966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90237466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90238966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90240466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90241966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90243466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90244966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90246466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90247966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90253966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 90259966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90265966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90270466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90271966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90273466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90274966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90276466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90277966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90277966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90279466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90280966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90282466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90283966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90285466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90286966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90288466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90289966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90289966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90291466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90292966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90294466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90295966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90297466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90298966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90300466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90301966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90303466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90304966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90306466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90307966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90309466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90310966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90312466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90313966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90315466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90316966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 90319966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90334966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90358966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90373966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 90379966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90385966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90390466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90391966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90393466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90394966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90396466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90397966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90397966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90399466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90400966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90402466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90403966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90405466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90406966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90408466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90409966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90409966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90411466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90412966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90414466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90415966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90417466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90418966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90420466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90421966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90423466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90424966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90426466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90427966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90429466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90430966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90432466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90433966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90433966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90435466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90436966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90445966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90450466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90451966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90453466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90454966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90456466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90457966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90457966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90459466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90460966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90462466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90463966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90465466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90466966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90468466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90469966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90469966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90471466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90472966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90474466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90475966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90477466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90478966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90480466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90481966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90483466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90484966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90486466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90487966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90489466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90490966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90492466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90493966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90495466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90496966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 90499966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90514966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90538966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90553966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 90559966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90565966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90570466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90571966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90573466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90574966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90576466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90577966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90577966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90579466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90580966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90582466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90583966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90585466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90586966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90588466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90589966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90589966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90591466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90592966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90594466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90595966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90597466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90598966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90600466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90601966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90603466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90604966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90606466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90607966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90609466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90610966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90612466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90613966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90615466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90616966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 90619966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90631966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90643966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90645466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90646966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90648466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90649966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90651466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90652966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90654466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90655966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90655966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90657466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90658966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90660466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90661966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90663466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90664966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90666466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90667966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90667966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90669466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90670966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90672466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90673966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90675466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90676966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90678466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90679966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90681466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90682966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90684466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90685966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90687466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90688966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90690466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90691966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90697966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90709966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90711466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90712966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90714466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90715966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90717466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90718966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90720466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90721966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90721966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90723466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90724966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90726466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90727966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90729466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90730966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90732466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90733966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90733966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90735466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90736966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90738466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90739966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90741466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90742966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90744466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90745966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90747466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90748966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90750466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90751966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90753466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90754966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90756466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90757966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90763966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90775966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90777466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90778966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90780466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90781966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90783466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90784966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90786466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90787966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90787966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90789466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90790966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90792466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90793966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90795466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90796966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90798466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90799966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90799966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90801466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90802966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90804466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90805966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90807466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90808966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90810466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90811966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90813466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90814966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90816466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90817966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90819466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90820966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90820966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90822466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90823966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90844966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90859966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90871966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90873466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90874966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90876466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90877966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90879466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90880966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90882466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90883966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90883966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90885466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90886966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90888466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90889966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90891466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90892966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90894466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90895966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90895966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90897466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90898966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90900466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90901966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90903466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90904966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90906466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90907966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90909466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90910966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90912466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90913966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90915466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90916966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90918466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90919966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90925966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90937966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90939466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90940966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90942466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90943966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90945466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90946966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90948466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90949966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90949966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90951466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90952966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90954466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90955966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90957466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90958966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90960466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90961966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90961966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90963466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90964966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90966466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90967966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90969466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90970966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90972466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90973966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90975466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90976966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90978466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90979966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90981466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90982966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90984466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 90985966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 90991966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91003966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91005466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91006966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91008466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91009966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91011466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91012966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91014466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91015966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91015966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91017466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91018966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91020466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91021966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91023466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91024966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91026466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91027966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91027966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91029466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91030966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91032466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91033966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91035466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91036966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91038466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91039966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91041466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91042966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91044466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91045966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91047466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91048966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91050466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91051966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91057966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91069966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91071466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91072966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91074466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91075966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91077466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91078966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91080466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91081966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91081966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91083466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91084966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91086466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91087966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91089466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91090966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91092466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91093966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91093966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91095466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91096966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91098466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91099966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91101466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91102966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91104466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91105966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91107466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91108966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91110466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91111966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91113466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91114966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91114966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91116466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91117966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91138966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91153966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91165966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91167466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91168966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91170466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91171966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91173466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91174966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91176466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91177966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91177966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91179466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91180966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91182466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91183966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91185466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91186966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91188466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91189966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91189966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91191466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91192966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91194466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91195966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91197466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91198966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91200466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91201966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91203466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91204966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91206466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91207966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91209466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91210966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91212466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91213966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91219966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91231966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91233466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91234966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91236466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91237966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91239466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91240966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91242466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91243966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91243966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91245466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91246966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91248466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91249966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91251466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91252966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91254466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91255966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91255966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91257466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91258966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91260466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91261966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91263466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91264966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91266466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91267966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91269466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91270966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91272466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91273966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91275466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91276966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91278466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91279966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91285966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91297966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91299466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91300966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91302466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91303966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91305466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91306966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91308466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91309966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91309966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91311466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91312966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91314466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91315966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91317466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91318966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91320466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91321966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91321966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91323466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91324966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91326466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91327966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91329466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91330966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91332466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91333966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91335466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91336966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91338466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91339966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91341466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91342966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91344466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91345966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91351966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91363966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91365466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91366966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91368466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91369966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91371466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91372966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91374466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91375966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91375966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91377466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91378966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91380466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91381966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91383466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91384966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91386466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91387966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91387966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91389466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91390966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91392466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91393966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91395466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91396966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91398466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91399966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91401466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91402966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91404466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91405966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91407466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91408966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91408966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91410466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91411966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91432966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91447966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91459966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91461466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91462966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91464466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91465966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91467466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91468966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91470466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91471966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91471966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91473466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91474966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91476466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91477966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91479466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91480966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91482466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91483966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91483966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91485466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91486966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91488466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91489966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91491466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91492966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91494466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91495966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91497466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91498966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91500466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91501966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91503466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91504966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91506466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91507966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91513966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 91519966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91525966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91530466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91531966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91533466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91534966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91536466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91537966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91537966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91539466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91540966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91542466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91543966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91545466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91546966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91548466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91549966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91549966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91551466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91552966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91554466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91555966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91557466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91558966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91560466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91561966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91563466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91564966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91566466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91567966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91569466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91570966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91572466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91573966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91575466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91576966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 91579966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91594966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91618966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91633966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 91639966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91645966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91650466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91651966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91653466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91654966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91656466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91657966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91657966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91659466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91660966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91662466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91663966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91665466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91666966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91668466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91669966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91669966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91671466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91672966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91674466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91675966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91677466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91678966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91680466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91681966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91683466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91684966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91686466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91687966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91689466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91690966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91692466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91693966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91693966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91695466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91696966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91705966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91710466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91711966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91713466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91714966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91716466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91717966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91717966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91719466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91720966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91722466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91723966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91725466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91726966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91728466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91729966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91729966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91731466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91732966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91734466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91735966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91737466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91738966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91740466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91741966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91743466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91744966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91746466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91747966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91749466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91750966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91752466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91753966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91755466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91756966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 91759966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91774966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91798966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91813966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91825966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91827466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91828966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91830466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91831966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91833466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91834966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91836466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91837966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91837966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91839466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91840966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91842466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91843966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91845466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91846966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91848466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91849966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91849966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91851466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91852966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91854466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91855966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91857466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91858966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91860466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91861966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91863466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91864966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91866466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91867966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91869466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91870966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91872466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91873966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91879966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 91885966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91891966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91896466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91897966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91899466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91900966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91902466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91903966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91903966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91905466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91906966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91908466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91909966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91911466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91912966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91914466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91915966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91915966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91917466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91918966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91920466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91921966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91923466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91924966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91926466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91927966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91929466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91930966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91932466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91933966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91935466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91936966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91938466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91939966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91941466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 91942966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 91945966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91960966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91984966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 91999966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 92005966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92011966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92016466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92017966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92019466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92020966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92022466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92023966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92023966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92025466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92026966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92028466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92029966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92031466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92032966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92034466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92035966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92035966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92037466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92038966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92040466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92041966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92043466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92044966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92046466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92047966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92049466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92050966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92052466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92053966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92055466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92056966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92058466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92059966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92061466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92062966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 92065966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92077966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92089966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92091466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92092966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92094466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92095966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92097466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92098966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92100466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92101966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92101966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92103466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92104966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92106466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92107966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92109466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92110966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92112466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92113966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92113966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92115466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92116966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92118466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92119966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92121466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92122966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92124466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92125966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92127466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92128966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92130466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92131966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92133466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92134966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92134966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92136466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92137966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92158966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92173966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92185966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92187466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92188966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92190466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92191966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92193466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92194966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92196466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92197966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92197966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92199466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92200966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92202466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92203966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92205466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92206966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92208466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92209966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92209966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92211466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92212966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92214466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92215966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92217466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92218966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92220466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92221966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92223466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92224966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92226466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92227966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92229466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92230966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92232466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92233966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92239966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92251966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92253466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92254966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92256466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92257966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92259466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92260966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92262466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92263966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92263966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92265466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92266966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92268466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92269966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92271466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92272966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92274466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92275966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92275966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92277466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92278966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92280466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92281966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92283466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92284966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92286466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92287966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92289466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92290966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92292466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92293966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92295466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92296966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92298466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92299966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92305966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92317966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92319466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92320966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92322466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92323966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92325466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92326966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92328466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92329966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92329966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92331466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92332966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92334466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92335966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92337466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92338966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92340466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92341966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92341966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92343466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92344966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92346466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92347966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92349466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92350966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92352466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92353966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92355466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92356966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92358466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92359966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92361466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92362966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92364466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92365966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92371966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92383966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92385466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92386966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92388466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92389966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92391466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92392966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92394466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92395966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92395966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92397466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92398966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92400466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92401966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92403466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92404966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92406466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92407966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92407966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92409466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92410966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92412466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92413966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92415466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92416966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92418466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92419966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92421466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92422966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92424466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92425966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92427466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92428966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92428966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92430466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92431966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92452966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92467966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92479966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92481466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92482966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92484466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92485966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92487466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92488966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92490466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92491966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92491966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92493466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92494966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92496466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92497966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92499466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92500966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92502466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92503966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92503966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92505466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92506966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92508466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92509966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92511466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92512966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92514466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92515966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92517466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92518966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92520466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92521966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92523466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92524966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92526466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92527966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92533966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92545966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92547466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92548966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92550466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92551966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92553466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92554966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92556466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92557966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92557966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92559466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92560966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92562466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92563966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92565466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92566966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92568466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92569966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92569966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92571466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92572966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92574466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92575966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92577466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92578966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92580466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92581966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92583466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92584966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92586466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92587966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92589466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92590966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92592466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92593966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92599966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92611966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92613466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92614966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92616466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92617966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92619466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92620966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92622466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92623966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92623966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92625466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92626966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92628466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92629966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92631466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92632966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92634466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92635966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92635966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92637466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92638966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92640466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92641966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92643466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92644966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92646466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92647966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92649466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92650966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92652466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92653966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92655466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92656966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92658466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92659966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92665966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92677966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92679466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92680966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92682466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92683966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92685466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92686966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92688466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92689966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92689966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92691466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92692966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92694466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92695966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92697466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92698966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92700466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92701966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92701966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92703466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92704966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92706466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92707966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92709466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92710966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92712466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92713966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92715466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92716966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92718466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92719966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92721466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92722966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92722966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92724466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92725966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92746966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92761966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92773966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92775466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92776966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92778466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92779966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92781466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92782966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92784466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92785966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92785966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92787466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92788966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92790466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92791966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92793466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92794966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92796466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92797966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92797966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92799466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92800966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92802466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92803966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92805466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92806966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92808466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92809966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92811466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92812966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92814466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92815966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92817466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92818966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92820466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92821966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92827966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 92833966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92839966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92844466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92845966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92847466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92848966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92850466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92851966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92851966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92853466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92854966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92856466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92857966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92859466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92860966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92862466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92863966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92863966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92865466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92866966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92868466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92869966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92871466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92872966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92874466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92875966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92877466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92878966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92880466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92881966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92883466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92884966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92886466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92887966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92889466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92890966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 92893966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92908966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92932966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92947966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92959966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92961466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92962966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92964466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92965966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92967466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92968966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92970466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92971966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92971966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92973466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92974966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92976466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92977966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92979466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92980966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92982466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92983966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 92983966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92985466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92986966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92988466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92989966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92991466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92992966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92994466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92995966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92997466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 92998966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93000466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93001966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93003466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93004966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93006466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93007966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93013966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93025966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93027466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93028966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93030466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93031966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93033466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93034966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93036466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93037966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93037966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93039466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93040966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93042466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93043966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93045466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93046966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93048466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93049966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93049966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93051466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93052966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93054466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93055966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93057466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93058966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93060466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93061966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93063466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93064966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93066466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93067966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93069466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93070966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93070966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93072466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93073966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93094966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93109966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93121966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93123466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93124966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93126466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93127966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93129466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93130966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93132466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93133966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93133966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93135466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93136966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93138466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93139966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93141466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93142966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93144466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93145966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93145966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93147466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93148966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93150466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93151966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93153466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93154966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93156466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93157966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93159466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93160966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93162466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93163966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93165466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93166966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93168466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93169966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93175966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93187966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93189466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93190966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93192466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93193966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93195466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93196966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93198466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93199966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93199966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93201466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93202966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93204466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93205966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93207466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93208966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93210466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93211966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93211966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93213466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93214966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93216466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93217966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93219466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93220966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93222466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93223966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93225466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93226966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93228466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93229966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93231466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93232966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93234466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93235966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93241966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93253966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93255466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93256966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93258466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93259966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93261466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93262966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93264466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93265966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93265966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93267466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93268966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93270466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93271966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93273466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93274966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93276466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93277966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93277966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93279466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93280966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93282466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93283966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93285466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93286966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93288466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93289966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93291466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93292966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93294466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93295966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93297466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93298966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93300466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93301966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93307966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93319966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93321466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93322966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93324466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93325966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93327466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93328966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93330466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93331966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93331966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93333466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93334966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93336466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93337966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93339466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93340966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93342466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93343966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93343966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93345466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93346966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93348466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93349966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93351466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93352966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93354466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93355966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93357466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93358966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93360466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93361966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93363466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93364966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93364966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93366466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93367966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93388966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93403966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93415966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93417466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93418966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93420466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93421966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93423466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93424966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93426466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93427966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93427966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93429466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93430966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93432466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93433966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93435466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93436966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93438466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93439966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93439966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93441466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93442966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93444466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93445966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93447466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93448966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93450466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93451966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93453466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93454966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93456466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93457966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93459466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93460966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93462466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93463966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93469966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93481966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93483466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93484966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93486466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93487966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93489466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93490966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93492466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93493966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93493966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93495466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93496966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93498466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93499966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93501466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93502966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93504466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93505966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93505966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93507466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93508966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93510466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93511966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93513466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93514966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93516466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93517966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93519466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93520966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93522466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93523966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93525466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93526966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93528466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93529966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93535966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93547966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93549466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93550966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93552466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93553966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93555466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93556966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93558466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93559966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93559966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93561466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93562966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93564466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93565966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93567466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93568966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93570466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93571966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93571966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93573466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93574966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93576466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93577966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93579466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93580966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93582466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93583966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93585466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93586966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93588466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93589966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93591466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93592966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93594466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93595966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93601966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93613966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93615466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93616966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93618466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93619966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93621466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93622966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93624466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93625966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93625966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93627466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93628966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93630466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93631966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93633466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93634966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93636466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93637966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93637966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93639466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93640966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93642466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93643966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93645466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93646966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93648466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93649966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93651466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93652966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93654466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93655966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93657466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93658966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93658966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93660466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93661966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93682966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93697966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93709966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93711466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93712966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93714466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93715966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93717466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93718966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93720466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93721966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93721966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93723466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93724966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93726466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93727966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93729466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93730966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93732466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93733966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93733966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93735466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93736966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93738466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93739966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93741466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93742966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93744466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93745966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93747466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93748966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93750466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93751966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93753466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93754966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93756466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93757966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93763966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93775966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93777466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93778966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93780466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93781966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93783466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93784966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93786466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93787966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93787966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93789466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93790966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93792466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93793966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93795466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93796966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93798466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93799966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93799966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93801466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93802966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93804466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93805966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93807466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93808966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93810466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93811966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93813466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93814966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93816466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93817966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93819466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93820966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93822466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93823966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93829966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93841966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93843466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93844966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93846466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93847966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93849466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93850966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93852466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93853966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93853966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93855466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93856966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93858466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93859966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93861466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93862966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93864466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93865966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93865966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93867466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93868966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93870466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93871966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93873466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93874966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93876466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93877966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93879466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93880966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93882466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93883966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93885466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93886966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93888466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93889966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93895966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93907966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93909466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93910966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93912466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93913966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93915466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93916966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93918466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93919966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93919966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93921466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93922966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93924466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93925966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93927466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93928966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93930466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93931966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93931966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93933466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93934966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93936466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93937966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93939466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93940966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93942466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93943966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93945466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93946966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93948466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93949966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93951466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93952966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93952966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93954466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 93955966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93976966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 93991966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94003966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94005466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94006966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94008466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94009966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94011466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94012966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94014466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94015966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94015966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94017466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94018966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94020466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94021966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94023466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94024966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94026466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94027966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94027966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94029466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94030966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94032466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94033966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94035466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94036966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94038466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94039966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94041466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94042966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94044466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94045966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94047466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94048966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94050466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94051966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94057966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94069966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94071466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94072966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94074466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94075966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94077466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94078966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94080466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94081966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94081966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94083466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94084966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94086466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94087966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94089466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94090966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94092466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94093966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94093966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94095466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94096966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94098466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94099966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94101466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94102966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94104466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94105966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94107466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94108966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94110466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94111966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94113466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94114966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94116466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94117966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94123966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94135966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94137466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94138966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94140466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94141966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94143466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94144966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94146466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94147966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94147966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94149466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94150966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94152466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94153966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94155466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94156966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94158466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94159966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94159966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94161466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94162966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94164466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94165966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94167466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94168966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94170466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94171966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94173466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94174966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94176466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94177966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94179466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94180966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94182466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94183966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94189966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 94195966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94201966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94206466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94207966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94209466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94210966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94212466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94213966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94213966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94215466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94216966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94218466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94219966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94221466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94222966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94224466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94225966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94225966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94227466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94228966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94230466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94231966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94233466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94234966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94236466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94237966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94239466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94240966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94242466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94243966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94245466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94246966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94248466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94249966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94251466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94252966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 94255966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94270966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94294966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94309966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 94315966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94321966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94326466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94327966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94329466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94330966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94332466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94333966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94333966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94335466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94336966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94338466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94339966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94341466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94342966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94344466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94345966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94345966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94347466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94348966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94350466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94351966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94353466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94354966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94356466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94357966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94359466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94360966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94362466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94363966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94365466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94366966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94368466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94369966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94371466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94372966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 94375966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94387966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94399966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94401466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94402966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94404466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94405966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94407466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94408966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94410466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94411966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94411966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94413466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94414966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94416466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94417966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94419466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94420966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94422466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94423966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94423966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94425466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94426966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94428466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94429966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94431466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94432966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94434466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94435966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94437466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94438966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94440466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94441966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94443466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94444966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94446466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94447966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94453966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94465966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94467466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94468966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94470466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94471966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94473466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94474966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94476466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94477966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94477966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94479466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94480966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94482466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94483966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94485466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94486966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94488466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94489966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94489966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94491466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94492966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94494466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94495966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94497466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94498966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94500466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94501966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94503466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94504966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94506466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94507966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94509466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94510966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94512466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94513966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94519966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94531966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94533466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94534966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94536466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94537966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94539466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94540966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94542466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94543966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94543966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94545466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94546966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94548466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94549966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94551466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94552966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94554466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94555966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94555966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94557466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94558966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94560466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94561966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94563466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94564966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94566466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94567966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94569466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94570966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94572466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94573966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94575466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94576966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94576966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94578466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94579966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94600966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94615966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94627966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94629466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94630966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94632466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94633966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94635466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94636966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94638466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94639966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94639966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94641466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94642966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94644466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94645966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94647466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94648966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94650466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94651966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94651966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94653466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94654966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94656466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94657966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94659466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94660966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94662466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94663966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94665466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94666966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94668466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94669966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94671466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94672966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94674466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94675966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94681966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94693966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94695466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94696966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94698466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94699966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94701466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94702966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94704466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94705966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94705966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94707466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94708966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94710466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94711966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94713466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94714966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94716466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94717966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94717966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94719466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94720966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94722466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94723966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94725466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94726966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94728466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94729966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94731466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94732966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94734466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94735966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94737466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94738966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94740466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94741966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94747966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94759966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94761466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94762966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94764466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94765966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94767466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94768966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94770466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94771966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94771966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94773466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94774966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94776466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94777966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94779466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94780966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94782466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94783966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94783966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94785466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94786966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94788466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94789966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94791466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94792966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94794466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94795966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94797466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94798966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94800466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94801966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94803466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94804966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94806466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94807966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94813966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94825966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94827466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94828966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94830466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94831966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94833466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94834966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94836466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94837966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94837966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94839466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94840966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94842466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94843966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94845466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94846966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94848466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94849966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94849966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94851466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94852966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94854466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94855966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94857466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94858966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94860466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94861966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94863466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94864966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94866466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94867966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94869466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94870966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94870966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94872466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94873966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94894966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94909966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94921966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94923466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94924966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94926466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94927966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94929466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94930966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94932466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94933966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94933966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94935466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94936966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94938466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94939966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94941466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94942966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94944466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94945966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94945966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94947466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94948966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94950466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94951966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94953466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94954966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94956466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94957966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94959466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94960966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94962466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94963966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94965466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94966966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94968466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94969966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94975966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94987966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94989466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94990966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94992466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94993966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94995466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94996966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94998466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 94999966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 94999966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95001466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95002966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95004466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95005966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95007466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95008966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95010466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95011966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95011966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95013466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95014966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95016466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95017966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95019466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95020966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95022466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95023966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95025466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95026966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95028466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95029966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95031466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95032966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95034466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95035966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95041966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95053966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95055466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95056966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95058466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95059966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95061466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95062966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95064466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95065966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95065966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95067466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95068966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95070466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95071966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95073466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95074966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95076466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95077966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95077966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95079466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95080966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95082466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95083966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95085466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95086966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95088466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95089966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95091466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95092966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95094466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95095966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95097466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95098966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95100466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95101966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95107966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95119966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95121466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95122966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95124466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95125966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95127466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95128966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95130466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95131966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95131966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95133466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95134966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95136466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95137966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95139466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95140966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95142466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95143966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95143966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95145466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95146966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95148466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95149966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95151466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95152966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95154466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95155966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95157466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95158966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95160466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95161966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95163466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95164966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95164966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95166466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95167966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95188966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95203966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 95209966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95215966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95220466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95221966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95223466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95224966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95226466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95227966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95227966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95229466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95230966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95232466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95233966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95235466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95236966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95238466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95239966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95239966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95241466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95242966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95244466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95245966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95247466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95248966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95250466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95251966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95253466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95254966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95256466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95257966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95259466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95260966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95262466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95263966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95263966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95265466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95266966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95275966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95280466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95281966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95283466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95284966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95286466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95287966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95287966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95289466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95290966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95292466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95293966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95295466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95296966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95298466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95299966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95299966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95301466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95302966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95304466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95305966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95307466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95308966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95310466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95311966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95313466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95314966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95316466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95317966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95319466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95320966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95322466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95323966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95325466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95326966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95329966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 95329966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 95335966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95341966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95346466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95347966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95349466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95350966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95352466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95353966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95353966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95355466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95356966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95358466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95359966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95361466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95362966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95364466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95365966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95365966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95367466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95368966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95370466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95371966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95373466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95374966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95376466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95377966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95379466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95380966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95382466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95383966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95385466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95386966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95388466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95389966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95391466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95392966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 95395966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95410966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95434966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95449966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 95455966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95461966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95466466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95467966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95469466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95470966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95472466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95473966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95473966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95475466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95476966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95478466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95479966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95481466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95482966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95484466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95485966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95485966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95487466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95488966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95490466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95491966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95493466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95494966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95496466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95497966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95499466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95500966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95502466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95503966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95505466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95506966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95508466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95509966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95511466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95512966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 95515966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95530966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95554966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95569966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95581966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95583466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95584966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95586466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95587966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95589466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95590966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95592466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95593966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95593966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95595466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95596966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95598466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95599966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95601466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95602966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95604466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95605966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95605966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95607466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95608966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95610466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95611966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95613466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95614966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95616466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95617966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95619466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95620966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95622466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95623966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95625466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95626966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95628466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95629966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95635966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95647966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95649466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95650966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95652466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95653966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95655466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95656966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95658466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95659966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95659966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95661466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95662966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95664466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95665966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95667466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95668966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95670466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95671966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95671966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95673466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95674966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95676466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95677966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95679466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95680966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95682466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95683966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95685466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95686966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95688466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95689966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95691466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95692966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95694466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95695966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95701966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95713966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95715466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95716966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95718466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95719966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95721466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95722966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95724466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95725966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95725966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95727466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95728966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95730466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95731966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95733466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95734966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95736466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95737966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95737966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95739466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95740966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95742466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95743966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95745466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95746966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95748466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95749966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95751466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95752966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95754466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95755966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95757466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95758966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95760466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95761966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95767966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95779966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95781466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95782966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95784466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95785966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95787466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95788966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95790466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95791966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95791966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95793466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95794966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95796466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95797966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95799466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95800966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95802466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95803966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95803966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95805466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95806966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95808466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95809966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95811466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95812966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95814466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95815966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95817466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95818966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95820466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95821966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95823466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95824966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95824966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95826466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95827966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95848966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95863966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95875966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95877466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95878966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95880466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95881966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95883466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95884966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95886466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95887966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95887966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95889466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95890966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95892466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95893966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95895466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95896966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95898466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95899966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95899966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95901466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95902966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95904466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95905966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95907466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95908966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95910466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95911966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95913466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95914966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95916466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95917966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95919466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95920966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95922466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95923966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95929966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95941966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95943466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95944966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95946466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95947966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95949466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95950966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95952466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95953966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95953966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95955466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95956966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95958466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95959966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95961466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95962966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95964466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95965966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95965966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95967466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95968966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95970466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95971966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95973466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95974966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95976466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95977966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95979466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95980966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95982466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95983966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95985466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95986966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95988466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 95989966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 95995966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96007966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96009466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96010966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96012466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96013966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96015466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96016966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96018466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96019966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96019966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96021466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96022966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96024466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96025966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96027466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96028966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96030466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96031966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96031966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96033466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96034966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96036466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96037966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96039466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96040966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96042466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96043966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96045466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96046966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96048466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96049966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96051466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96052966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96054466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96055966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96061966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96073966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96075466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96076966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96078466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96079966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96081466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96082966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96084466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96085966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96085966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96087466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96088966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96090466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96091966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96093466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96094966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96096466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96097966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96097966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96099466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96100966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96102466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96103966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96105466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96106966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96108466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96109966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96111466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96112966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96114466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96115966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96117466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96118966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96118966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96120466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96121966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96142966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96157966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96169966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96171466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96172966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96174466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96175966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96177466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96178966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96180466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96181966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96181966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96183466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96184966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96186466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96187966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96189466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96190966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96192466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96193966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96193966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96195466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96196966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96198466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96199966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96201466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96202966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96204466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96205966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96207466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96208966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96210466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96211966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96213466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96214966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96216466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96217966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96223966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96235966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96237466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96238966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96240466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96241966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96243466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96244966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96246466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96247966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96247966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96249466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96250966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96252466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96253966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96255466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96256966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96258466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96259966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96259966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96261466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96262966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96264466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96265966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96267466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96268966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96270466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96271966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96273466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96274966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96276466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96277966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96279466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96280966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96282466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96283966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96289966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96301966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96303466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96304966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96306466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96307966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96309466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96310966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96312466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96313966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96313966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96315466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96316966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96318466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96319966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96321466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96322966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96324466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96325966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96325966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96327466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96328966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96330466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96331966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96333466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96334966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96336466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96337966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96339466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96340966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96342466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96343966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96345466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96346966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96348466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96349966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96355966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96367966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96369466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96370966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96372466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96373966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96375466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96376966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96378466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96379966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96379966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96381466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96382966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96384466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96385966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96387466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96388966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96390466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96391966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96391966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96393466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96394966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96396466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96397966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96399466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96400966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96402466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96403966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96405466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96406966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96408466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96409966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96411466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96412966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96412966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96414466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96415966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96436966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96451966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 96457966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96463966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96468466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96469966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96471466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96472966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96474466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96475966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96475966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96477466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96478966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96480466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96481966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96483466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96484966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96486466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96487966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96487966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96489466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96490966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96492466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96493966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96495466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96496966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96498466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96499966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96501466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96502966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96504466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96505966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96507466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96508966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96510466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96511966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96513466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96514966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 96517966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96529966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96541966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96543466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96544966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96546466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96547966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96549466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96550966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96552466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96553966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96553966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96555466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96556966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96558466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96559966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96561466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96562966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96564466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96565966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96565966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96567466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96568966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96570466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96571966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96573466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96574966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96576466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96577966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96579466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96580966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96582466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96583966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96585466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96586966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96588466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96589966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96595966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96607966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96609466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96610966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96612466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96613966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96615466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96616966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96618466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96619966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96619966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96621466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96622966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96624466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96625966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96627466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96628966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96630466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96631966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96631966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96633466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96634966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96636466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96637966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96639466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96640966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96642466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96643966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96645466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96646966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96648466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96649966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96651466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96652966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96654466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96655966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96661966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96673966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96675466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96676966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96678466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96679966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96681466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96682966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96684466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96685966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96685966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96687466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96688966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96690466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96691966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96693466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96694966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96696466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96697966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96697966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96699466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96700966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96702466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96703966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96705466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96706966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96708466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96709966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96711466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96712966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96714466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96715966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96717466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96718966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96718966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96720466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96721966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96742966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96856966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96871966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96883966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96885466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96886966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96888466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96889966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96891466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96892966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96894466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96895966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96895966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96897466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96898966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96900466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96901966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96903466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96904966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96906466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96907966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96907966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96909466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96910966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96912466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96913966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96915466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96916966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96918466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96919966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96921466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96922966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96924466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96925966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96927466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96928966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96930466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96931966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96937966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96949966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96951466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96952966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96954466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96955966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96957466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96958966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96960466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96961966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96961966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96963466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96964966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96966466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96967966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96969466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96970966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96972466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96973966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 96973966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96975466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96976966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96978466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96979966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96981466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96982966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96984466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96985966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96987466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96988966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96990466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96991966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96993466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96994966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96996466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 96997966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97003966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97015966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97017466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97018966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97020466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97021966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97023466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97024966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97026466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97027966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97027966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97029466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97030966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97032466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97033966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97035466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97036966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97038466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97039966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97039966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97041466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97042966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97044466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97045966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97047466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97048966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97050466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97051966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97053466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97054966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97056466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97057966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97059466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97060966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97062466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97063966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97069966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97081966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97083466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97084966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97086466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97087966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97089466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97090966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97092466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97093966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97093966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97095466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97096966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97098466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97099966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97101466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97102966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97104466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97105966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97105966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97107466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97108966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97110466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97111966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97113466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97114966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97116466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97117966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97119466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97120966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97122466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97123966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97125466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97126966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97126966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97128466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97129966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97150966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97165966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97177966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97179466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97180966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97182466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97183966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97185466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97186966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97188466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97189966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97189966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97191466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97192966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97194466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97195966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97197466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97198966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97200466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97201966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97201966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97203466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97204966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97206466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97207966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97209466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97210966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97212466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97213966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97215466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97216966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97218466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97219966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97221466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97222966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97224466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97225966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97231966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97243966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97245466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97246966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97248466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97249966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97251466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97252966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97254466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97255966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97255966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97257466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97258966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97260466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97261966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97263466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97264966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97266466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97267966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97267966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97269466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97270966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97272466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97273966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97275466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97276966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97278466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97279966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97281466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97282966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97284466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97285966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97287466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97288966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97290466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97291966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97297966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97309966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97311466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97312966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97314466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97315966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97317466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97318966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97320466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97321966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97321966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97323466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97324966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97326466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97327966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97329466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97330966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97332466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97333966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97333966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97335466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97336966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97338466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97339966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97341466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97342966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97344466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97345966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97347466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97348966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97350466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97351966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97353466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97354966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97356466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97357966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97363966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97375966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97377466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97378966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97380466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97381966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97383466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97384966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97386466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97387966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97387966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97389466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97390966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97392466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97393966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97395466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97396966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97398466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97399966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97399966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97401466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97402966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97404466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97405966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97407466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97408966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97410466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97411966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97413466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97414966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97416466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97417966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97419466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97420966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97420966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97422466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97423966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97444966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97459966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97471966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97473466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97474966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97476466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97477966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97479466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97480966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97482466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97483966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97483966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97485466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97486966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97488466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97489966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97491466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97492966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97494466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97495966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97495966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97497466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97498966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97500466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97501966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97503466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97504966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97506466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97507966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97509466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97510966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97512466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97513966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97515466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97516966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97518466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97519966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97525966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97537966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97539466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97540966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97542466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97543966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97545466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97546966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97548466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97549966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97549966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97551466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97552966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97554466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97555966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97557466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97558966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97560466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97561966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97561966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97563466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97564966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97566466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97567966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97569466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97570966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97572466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97573966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97575466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97576966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97578466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97579966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97581466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97582966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97584466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97585966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97591966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97603966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97605466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97606966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97608466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97609966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97611466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97612966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97614466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97615966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97615966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97617466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97618966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97620466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97621966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97623466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97624966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97626466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97627966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97627966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97629466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97630966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97632466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97633966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97635466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97636966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97638466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97639966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97641466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97642966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97644466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97645966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97647466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97648966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97650466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97651966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97657966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97669966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97671466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97672966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97674466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97675966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97677466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97678966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97680466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97681966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97681966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97683466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97684966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97686466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97687966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97689466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97690966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97692466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97693966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97693966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97695466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97696966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97698466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97699966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97701466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97702966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97704466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97705966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97707466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97708966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97710466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97711966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97713466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97714966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97714966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97716466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97717966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97738966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97753966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 97759966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97765966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97770466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97771966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97773466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97774966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97776466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97777966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97777966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97779466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97780966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97782466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97783966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97785466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97786966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97788466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97789966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97789966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97791466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97792966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97794466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97795966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97797466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97798966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97800466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97801966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97803466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97804966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97806466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97807966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97809466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97810966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97812466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97813966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97815466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97816966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 97819966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97831966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97843966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97845466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97846966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97848466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97849966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97851466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97852966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97854466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97855966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97855966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97857466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97858966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97860466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97861966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97863466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97864966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97866466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97867966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97867966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97869466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97870966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97872466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97873966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97875466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97876966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97878466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97879966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97881466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97882966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97884466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97885966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97887466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97888966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97890466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97891966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97897966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97909966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97911466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97912966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97914466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97915966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97917466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97918966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97920466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97921966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97921966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97923466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97924966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97926466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97927966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97929466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97930966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97932466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97933966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97933966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97935466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97936966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97938466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97939966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97941466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97942966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97944466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97945966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97947466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97948966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97950466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97951966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97953466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97954966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97956466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97957966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97963966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97975966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97977466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97978966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97980466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97981966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97983466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97984966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97986466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97987966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97987966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97989466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97990966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97992466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97993966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97995466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97996966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97998466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 97999966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 97999966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98001466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98002966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98004466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98005966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98007466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98008966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98010466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98011966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98013466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98014966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98016466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98017966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98019466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98020966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98020966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98022466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98023966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98044966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98059966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98071966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98073466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98074966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98076466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98077966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98079466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98080966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98082466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98083966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98083966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98085466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98086966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98088466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98089966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98091466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98092966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98094466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98095966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98095966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98097466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98098966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98100466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98101966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98103466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98104966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98106466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98107966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98109466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98110966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98112466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98113966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98115466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98116966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98118466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98119966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98125966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 98131966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98137966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98142466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98143966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98145466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98146966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98148466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98149966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98149966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98151466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98152966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98154466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98155966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98157466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98158966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98160466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98161966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98161966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98163466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98164966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98166466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98167966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98169466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98170966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98172466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98173966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98175466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98176966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98178466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98179966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98181466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98182966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98184466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98185966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98187466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98188966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 98191966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98206966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98230966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98245966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 98251966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98257966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98262466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98263966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98265466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98266966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98268466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98269966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98269966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98271466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98272966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98274466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98275966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98277466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98278966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98280466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98281966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98281966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98283466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98284966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98286466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98287966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98289466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98290966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98292466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98293966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98295466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98296966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98298466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98299966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98301466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98302966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98304466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98305966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98305966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98307466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98308966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98317966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98322466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98323966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98325466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98326966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98328466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98329966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98329966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98331466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98332966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98334466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98335966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98337466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98338966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98340466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98341966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98341966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98343466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98344966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98346466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98347966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98349466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98350966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98352466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98353966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98355466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98356966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98358466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98359966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98361466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98362966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98364466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98365966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98367466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98368966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 98371966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98386966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98410966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98425966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98437966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98439466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98440966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98442466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98443966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98445466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98446966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98448466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98449966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98449966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98451466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98452966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98454466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98455966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98457466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98458966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98460466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98461966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98461966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98463466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98464966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98466466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98467966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98469466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98470966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98472466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98473966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98475466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98476966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98478466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98479966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98481466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98482966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98484466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98485966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98491966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98503966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98505466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98506966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98508466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98509966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98511466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98512966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98514466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98515966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98515966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98517466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98518966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98520466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98521966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98523466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98524966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98526466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98527966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98527966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98529466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98530966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98532466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98533966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98535466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98536966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98538466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98539966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98541466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98542966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98544466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98545966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98547466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98548966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98550466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98551966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98557966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98569966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98571466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98572966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98574466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98575966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98577466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98578966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98580466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98581966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98581966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98583466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98584966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98586466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98587966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98589466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98590966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98592466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98593966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98593966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98595466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98596966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98598466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98599966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98601466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98602966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98604466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98605966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98607466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98608966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98610466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98611966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98613466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98614966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98616466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98617966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98623966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98635966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98637466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98638966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98640466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98641966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98643466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98644966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98646466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98647966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98647966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98649466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98650966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98652466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98653966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98655466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98656966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98658466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98659966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98659966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98661466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98662966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98664466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98665966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98667466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98668966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98670466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98671966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98673466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98674966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98676466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98677966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98679466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98680966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98680966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98682466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98683966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98704966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98719966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98731966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98733466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98734966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98736466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98737966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98739466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98740966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98742466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98743966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98743966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98745466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98746966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98748466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98749966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98751466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98752966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98754466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98755966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98755966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98757466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98758966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98760466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98761966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98763466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98764966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98766466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98767966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98769466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98770966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98772466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98773966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98775466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98776966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98778466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98779966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98785966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98797966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98799466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98800966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98802466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98803966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98805466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98806966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98808466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98809966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98809966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98811466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98812966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98814466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98815966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98817466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98818966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98820466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98821966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98821966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98823466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98824966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98826466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98827966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98829466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98830966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98832466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98833966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98835466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98836966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98838466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98839966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98841466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98842966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98844466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98845966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98851966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98863966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98865466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98866966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98868466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98869966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98871466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98872966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98874466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98875966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98875966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98877466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98878966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98880466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98881966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98883466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98884966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98886466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98887966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98887966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98889466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98890966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98892466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98893966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98895466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98896966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98898466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98899966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98901466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98902966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98904466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98905966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98907466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98908966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98910466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98911966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98917966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98929966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98931466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98932966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98934466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98935966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98937466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98938966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98940466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98941966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98941966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98943466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98944966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98946466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98947966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98949466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98950966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98952466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98953966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98953966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98955466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98956966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98958466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98959966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98961466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98962966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98964466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98965966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98967466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98968966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98970466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98971966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98973466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98974966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98974966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98976466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 98977966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 98998966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99013966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 99019966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99025966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99030466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99031966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99033466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99034966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99036466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99037966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99037966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99039466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99040966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99042466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99043966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99045466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99046966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99048466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99049966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99049966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99051466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99052966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99054466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99055966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99057466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99058966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99060466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99061966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99063466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99064966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99066466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99067966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99069466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99070966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99072466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99073966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99073966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99075466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99076966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99085966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99090466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99091966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99093466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99094966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99096466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99097966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99097966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99099466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99100966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99102466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99103966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99105466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99106966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99108466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99109966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99109966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99111466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99112966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99114466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99115966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99117466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99118966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99120466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99121966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99123466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99124966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99126466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99127966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99129466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99130966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99132466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99133966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99135466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99136966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 99139966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99151966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99163966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99165466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99166966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99168466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99169966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99171466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99172966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99174466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99175966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99175966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99177466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99178966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99180466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99181966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99183466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99184966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99186466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99187966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99187966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99189466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99190966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99192466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99193966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99195466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99196966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99198466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99199966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99201466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99202966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99204466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99205966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99207466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99208966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99210466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99211966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99217966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99229966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99231466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99232966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99234466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99235966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99237466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99238966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99240466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99241966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99241966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99243466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99244966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99246466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99247966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99249466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99250966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99252466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99253966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99253966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99255466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99256966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99258466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99259966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99261466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99262966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99264466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99265966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99267466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99268966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99270466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99271966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99273466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99274966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99274966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99276466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99277966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99298966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99313966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 99319966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99325966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99330466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99331966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99333466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99334966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99336466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99337966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99337966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99339466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99340966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99342466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99343966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99345466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99346966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99348466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99349966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99349966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99351466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99352966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99354466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99355966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99357466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99358966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99360466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99361966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99363466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99364966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99366466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99367966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99369466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99370966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99372466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99373966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99373966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99375466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99376966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99385966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99390466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99391966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99393466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99394966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99396466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99397966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99397966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99399466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99400966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99402466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99403966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99405466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99406966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99408466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99409966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99409966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99411466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99412966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99414466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99415966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99417466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99418966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99420466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99421966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99423466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99424966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99426466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99427966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99429466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99430966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99432466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99433966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99435466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99436966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99439966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 99439966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 99445966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99451966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99456466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99457966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99459466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99460966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99462466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99463966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99463966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99465466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99466966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99468466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99469966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99471466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99472966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99474466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99475966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99475966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99477466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99478966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99480466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99481966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99483466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99484966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99486466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99487966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99489466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99490966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99492466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99493966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99495466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99496966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99498466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99499966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99501466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99502966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 99505966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99520966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99544966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99559966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99571966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99573466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99574966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99576466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99577966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99579466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99580966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99582466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99583966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99583966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99585466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99586966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99588466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99589966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99591466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99592966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99594466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99595966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99595966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99597466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99598966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99600466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99601966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99603466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99604966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99606466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99607966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99609466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99610966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99612466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99613966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99615466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99616966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99616966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99618466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99619966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99640966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99655966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99667966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99669466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99670966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99672466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99673966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99675466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99676966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99678466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99679966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99679966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99681466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99682966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99684466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99685966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99687466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99688966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99690466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99691966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99691966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99693466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99694966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99696466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99697966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99699466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99700966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99702466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99703966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99705466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99706966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99708466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99709966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99711466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99712966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99714466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99715966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99721966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99733966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99735466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99736966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99738466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99739966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99741466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99742966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99744466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99745966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99745966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99747466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99748966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99750466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99751966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99753466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99754966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99756466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99757966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99757966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99759466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99760966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99762466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99763966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99765466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99766966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99768466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99769966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99771466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99772966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99774466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99775966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99777466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99778966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99780466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99781966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99787966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99799966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99801466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99802966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99804466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99805966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99807466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99808966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99810466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99811966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99811966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99813466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99814966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99816466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99817966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99819466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99820966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99822466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99823966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99823966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99825466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99826966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99828466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99829966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99831466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99832966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99834466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99835966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99837466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99838966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99840466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99841966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99843466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99844966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99846466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99847966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99853966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99865966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99867466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99868966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99870466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99871966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99873466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99874966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99876466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99877966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99877966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99879466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99880966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99882466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99883966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99885466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99886966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99888466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99889966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99889966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99891466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99892966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99894466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99895966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99897466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99898966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99900466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99901966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99903466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99904966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99906466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99907966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99909466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99910966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99910966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99912466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99913966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99934966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99949966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99961966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99963466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99964966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99966466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99967966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99969466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99970966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99972466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99973966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99973966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99975466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99976966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99978466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99979966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99981466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99982966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99984466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99985966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 99985966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99987466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99988966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99990466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99991966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99993466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99994966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99996466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99997966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 99999466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100000966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100002466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100003966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100005466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100006966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100008466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100009966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100015966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100027966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100029466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100030966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100032466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100033966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100035466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100036966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100038466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100039966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100039966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100041466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100042966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100044466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100045966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100047466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100048966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100050466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100051966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100051966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100053466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100054966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100056466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100057966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100059466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100060966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100062466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100063966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100065466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100066966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100068466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100069966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100071466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100072966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100074466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100075966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100081966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100093966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100095466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100096966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100098466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100099966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100101466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100102966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100104466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100105966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100105966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100107466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100108966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100110466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100111966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100113466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100114966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100116466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100117966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100117966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100119466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100120966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100122466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100123966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100125466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100126966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100128466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100129966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100131466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100132966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100134466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100135966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100137466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100138966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100140466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100141966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100147966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100159966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100161466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100162966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100164466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100165966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100167466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100168966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100170466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100171966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100171966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100173466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100174966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100176466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100177966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100179466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100180966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100182466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100183966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100183966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100185466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100186966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100188466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100189966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100191466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100192966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100194466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100195966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100197466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100198966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100200466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100201966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100203466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100204966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100204966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100206466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100207966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100228966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100243966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100255966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100257466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100258966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100260466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100261966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100263466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100264966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100266466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100267966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100267966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100269466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100270966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100272466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100273966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100275466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100276966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100278466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100279966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100279966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100281466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100282966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100284466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100285966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100287466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100288966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100290466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100291966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100293466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100294966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100296466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100297966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100299466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100300966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100302466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100303966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100309966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100321966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100323466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100324966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100326466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100327966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100329466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100330966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100332466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100333966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100333966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100335466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100336966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100338466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100339966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100341466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100342966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100344466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100345966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100345966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100347466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100348966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100350466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100351966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100353466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100354966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100356466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100357966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100359466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100360966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100362466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100363966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100365466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100366966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100368466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100369966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100375966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100387966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100389466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100390966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100392466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100393966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100395466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100396966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100398466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100399966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100399966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100401466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100402966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100404466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100405966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100407466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100408966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100410466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100411966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100411966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100413466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100414966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100416466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100417966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100419466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100420966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100422466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100423966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100425466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100426966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100428466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100429966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100431466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100432966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100434466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100435966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100441966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100453966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100455466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100456966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100458466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100459966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100461466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100462966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100464466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100465966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100465966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100467466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100468966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100470466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100471966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100473466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100474966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100476466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100477966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100477966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100479466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100480966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100482466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100483966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100485466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100486966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100488466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100489966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100491466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100492966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100494466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100495966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100497466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100498966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100498966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100500466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100501966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100522966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100537966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100549966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100551466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100552966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100554466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100555966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100557466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100558966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100560466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100561966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100561966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100563466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100564966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100566466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100567966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100569466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100570966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100572466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100573966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100573966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100575466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100576966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100578466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100579966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100581466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100582966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100584466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100585966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100587466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100588966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100590466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100591966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100593466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100594966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100596466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100597966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100603966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100615966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100617466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100618966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100620466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100621966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100623466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100624966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100626466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100627966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100627966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100629466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100630966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100632466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100633966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100635466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100636966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100638466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100639966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100639966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100641466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100642966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100644466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100645966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100647466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100648966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100650466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100651966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100653466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100654966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100656466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100657966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100659466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100660966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100662466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100663966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100669966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 100675966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100681966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100686466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100687966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100689466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100690966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100692466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100693966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100693966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100695466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100696966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100698466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100699966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100701466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100702966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100704466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100705966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100705966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100707466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100708966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100710466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100711966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100713466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100714966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100716466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100717966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100719466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100720966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100722466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100723966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100725466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100726966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100728466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100729966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100731466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100732966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 100735966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100750966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100774966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100789966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 100795966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100801966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100806466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100807966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100809466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100810966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100812466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100813966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100813966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100815466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100816966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100818466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100819966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100821466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100822966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100824466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100825966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100825966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100827466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100828966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100830466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100831966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100833466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100834966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100836466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100837966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100839466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100840966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100842466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100843966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100845466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100846966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100848466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100849966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100851466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100852966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 100855966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100870966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100894966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100909966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100921966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100923466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100924966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100926466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100927966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100929466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100930966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100932466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100933966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100933966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100935466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100936966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100938466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100939966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100941466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100942966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100944466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100945966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100945966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100947466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100948966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100950466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100951966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100953466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100954966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100956466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100957966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100959466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100960966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100962466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100963966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100965466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100966966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100968466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100969966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100975966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100987966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100989466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100990966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100992466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100993966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100995466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100996966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100998466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 100999966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 100999966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101001466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101002966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101004466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101005966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101007466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101008966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101010466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101011966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101011966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101013466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101014966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101016466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101017966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101019466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101020966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101022466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101023966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101025466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101026966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101028466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101029966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101031466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101032966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101034466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101035966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101041966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101053966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101055466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101056966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101058466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101059966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101061466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101062966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101064466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101065966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101065966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101067466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101068966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101070466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101071966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101073466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101074966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101076466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101077966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101077966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101079466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101080966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101082466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101083966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101085466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101086966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101088466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101089966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101091466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101092966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101094466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101095966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101097466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101098966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101100466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101101966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101107966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101119966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101121466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101122966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101124466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101125966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101127466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101128966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101130466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101131966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101131966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101133466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101134966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101136466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101137966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101139466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101140966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101142466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101143966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101143966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101145466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101146966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101148466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101149966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101151466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101152966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101154466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101155966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101157466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101158966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101160466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101161966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101163466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101164966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101164966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101166466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101167966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101188966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101203966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101215966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101217466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101218966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101220466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101221966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101223466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101224966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101226466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101227966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101227966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101229466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101230966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101232466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101233966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101235466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101236966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101238466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101239966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101239966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101241466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101242966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101244466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101245966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101247466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101248966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101250466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101251966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101253466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101254966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101256466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101257966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101259466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101260966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101262466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101263966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101269966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101281966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101283466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101284966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101286466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101287966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101289466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101290966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101292466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101293966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101293966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101295466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101296966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101298466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101299966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101301466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101302966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101304466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101305966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101305966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101307466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101308966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101310466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101311966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101313466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101314966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101316466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101317966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101319466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101320966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101322466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101323966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101325466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101326966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101328466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101329966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101335966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101347966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101349466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101350966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101352466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101353966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101355466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101356966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101358466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101359966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101359966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101361466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101362966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101364466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101365966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101367466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101368966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101370466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101371966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101371966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101373466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101374966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101376466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101377966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101379466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101380966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101382466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101383966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101385466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101386966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101388466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101389966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101391466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101392966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101394466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101395966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101401966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101413966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101415466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101416966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101418466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101419966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101421466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101422966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101424466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101425966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101425966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101427466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101428966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101430466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101431966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101433466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101434966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101436466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101437966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101437966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101439466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101440966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101442466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101443966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101445466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101446966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101448466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101449966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101451466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101452966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101454466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101455966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101457466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101458966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101458966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101460466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101461966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101482966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101497966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101509966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101511466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101512966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101514466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101515966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101517466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101518966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101520466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101521966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101521966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101523466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101524966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101526466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101527966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101529466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101530966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101532466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101533966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101533966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101535466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101536966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101538466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101539966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101541466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101542966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101544466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101545966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101547466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101548966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101550466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101551966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101553466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101554966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101556466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101557966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101563966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101575966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101577466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101578966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101580466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101581966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101583466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101584966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101586466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101587966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101587966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101589466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101590966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101592466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101593966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101595466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101596966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101598466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101599966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101599966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101601466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101602966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101604466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101605966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101607466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101608966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101610466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101611966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101613466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101614966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101616466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101617966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101619466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101620966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101622466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101623966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101629966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 101635966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101641966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101646466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101647966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101649466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101650966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101652466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101653966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101653966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101655466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101656966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101658466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101659966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101661466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101662966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101664466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101665966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101665966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101667466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101668966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101670466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101671966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101673466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101674966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101676466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101677966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101679466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101680966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101682466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101683966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101685466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101686966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101688466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101689966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101691466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101692966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 101695966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101710966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101734966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101749966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 101755966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101761966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101766466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101767966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101769466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101770966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101772466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101773966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101773966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101775466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101776966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101778466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101779966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101781466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101782966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101784466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101785966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101785966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101787466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101788966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101790466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101791966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101793466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101794966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101796466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101797966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101799466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101800966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101802466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101803966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101805466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101806966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101808466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101809966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101811466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101812966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 101815966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101830966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101854966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101869966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 101875966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101881966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101886466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101887966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101889466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101890966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101892466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101893966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101893966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101895466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101896966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101898466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101899966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101901466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101902966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101904466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101905966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101905966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101907466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101908966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101910466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101911966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101913466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101914966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101916466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101917966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101919466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101920966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101922466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101923966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101925466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101926966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101928466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101929966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101931466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101932966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 101935966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101947966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101959966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101961466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101962966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101964466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101965966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101967466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101968966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101970466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101971966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101971966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101973466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101974966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101976466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101977966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101979466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101980966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101982466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101983966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 101983966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101985466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101986966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101988466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101989966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101991466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101992966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101994466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101995966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101997466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 101998966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102000466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102001966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102003466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102004966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102006466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102007966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102013966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102025966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102027466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102028966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102030466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102031966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102033466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102034966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102036466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102037966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102037966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102039466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102040966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102042466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102043966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102045466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102046966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102048466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102049966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102049966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102051466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102052966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102054466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102055966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102057466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102058966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102060466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102061966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102063466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102064966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102066466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102067966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102069466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102070966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102072466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102073966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102079966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102091966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102093466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102094966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102096466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102097966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102099466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102100966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102102466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102103966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102103966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102105466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102106966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102108466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102109966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102111466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102112966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102114466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102115966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102115966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102117466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102118966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102120466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102121966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102123466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102124966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102126466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102127966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102129466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102130966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102132466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102133966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102135466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102136966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102136966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102138466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102139966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102160966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102175966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102187966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102189466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102190966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102192466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102193966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102195466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102196966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102198466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102199966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102199966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102201466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102202966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102204466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102205966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102207466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102208966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102210466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102211966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102211966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102213466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102214966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102216466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102217966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102219466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102220966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102222466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102223966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102225466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102226966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102228466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102229966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102231466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102232966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102234466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102235966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102241966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102253966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102255466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102256966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102258466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102259966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102261466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102262966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102264466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102265966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102265966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102267466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102268966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102270466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102271966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102273466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102274966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102276466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102277966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102277966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102279466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102280966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102282466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102283966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102285466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102286966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102288466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102289966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102291466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102292966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102294466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102295966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102297466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102298966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102300466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102301966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102307966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102319966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102321466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102322966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102324466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102325966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102327466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102328966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102330466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102331966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102331966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102333466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102334966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102336466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102337966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102339466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102340966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102342466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102343966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102343966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102345466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102346966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102348466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102349966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102351466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102352966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102354466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102355966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102357466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102358966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102360466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102361966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102363466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102364966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102366466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102367966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102373966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102385966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102387466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102388966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102390466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102391966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102393466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102394966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102396466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102397966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102397966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102399466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102400966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102402466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102403966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102405466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102406966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102408466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102409966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102409966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102411466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102412966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102414466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102415966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102417466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102418966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102420466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102421966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102423466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102424966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102426466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102427966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102429466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102430966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102430966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102432466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102433966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102454966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102469966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102481966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102483466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102484966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102486466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102487966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102489466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102490966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102492466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102493966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102493966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102495466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102496966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102498466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102499966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102501466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102502966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102504466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102505966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102505966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102507466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102508966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102510466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102511966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102513466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102514966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102516466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102517966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102519466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102520966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102522466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102523966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102525466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102526966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102528466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102529966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102535966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102547966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102549466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102550966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102552466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102553966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102555466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102556966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102558466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102559966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102559966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102561466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102562966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102564466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102565966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102567466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102568966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102570466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102571966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102571966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102573466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102574966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102576466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102577966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102579466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102580966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102582466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102583966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102585466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102586966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102588466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102589966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102591466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102592966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102594466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102595966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102601966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102613966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102615466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102616966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102618466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102619966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102621466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102622966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102624466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102625966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102625966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102627466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102628966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102630466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102631966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102633466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102634966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102636466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102637966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102637966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102639466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102640966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102642466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102643966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102645466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102646966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102648466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102649966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102651466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102652966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102654466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102655966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102657466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102658966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102660466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102661966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102667966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102679966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102681466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102682966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102684466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102685966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102687466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102688966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102690466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102691966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102691966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102693466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102694966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102696466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102697966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102699466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102700966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102702466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102703966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102703966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102705466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102706966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102708466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102709966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102711466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102712966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102714466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102715966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102717466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102718966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102720466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102721966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102723466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102724966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102724966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102726466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102727966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102748966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102763966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 102769966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102775966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102780466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102781966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102783466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102784966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102786466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102787966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102787966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102789466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102790966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102792466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102793966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102795466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102796966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102798466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102799966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102799966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102801466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102802966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102804466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102805966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102807466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102808966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102810466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102811966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102813466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102814966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102816466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102817966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102819466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102820966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102822466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102823966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102823966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102825466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102826966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102835966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102840466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102841966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102843466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102844966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102846466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102847966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102847966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102849466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102850966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102852466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102853966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102855466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102856966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102858466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102859966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102859966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102861466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102862966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102864466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102865966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102867466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102868966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102870466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102871966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102873466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102874966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102876466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102877966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102879466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102880966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102882466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102883966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102885466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102886966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102889966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 102889966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 102895966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102901966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102906466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102907966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102909466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102910966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102912466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102913966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102913966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102915466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102916966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102918466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102919966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102921466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102922966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102924466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102925966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102925966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102927466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102928966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102930466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102931966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102933466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102934966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102936466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102937966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102939466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102940966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102942466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102943966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102945466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102946966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102948466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102949966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102951466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 102952966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 102955966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102970966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 102994966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103009966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 103015966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103021966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103026466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103027966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103029466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103030966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103032466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103033966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103033966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103035466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103036966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103038466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103039966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103041466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103042966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103044466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103045966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103045966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103047466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103048966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103050466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103051966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103053466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103054966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103056466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103057966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103059466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103060966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103062466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103063966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103065466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103066966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103068466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103069966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103071466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103072966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 103075966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103090966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103114966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103129966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103141966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103143466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103144966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103146466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103147966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103149466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103150966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103152466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103153966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103153966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103155466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103156966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103158466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103159966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103161466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103162966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103164466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103165966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103165966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103167466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103168966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103170466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103171966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103173466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103174966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103176466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103177966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103179466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103180966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103182466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103183966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103185466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103186966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103188466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103189966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103195966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103207966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103209466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103210966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103212466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103213966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103215466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103216966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103218466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103219966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103219966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103221466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103222966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103224466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103225966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103227466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103228966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103230466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103231966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103231966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103233466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103234966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103236466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103237966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103239466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103240966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103242466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103243966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103245466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103246966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103248466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103249966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103251466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103252966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103254466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103255966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103261966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 103267966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103273966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103278466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103279966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103281466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103282966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103284466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103285966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103285966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103287466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103288966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103290466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103291966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103293466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103294966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103296466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103297966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103297966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103299466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103300966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103302466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103303966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103305466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103306966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103308466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103309966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103311466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103312966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103314466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103315966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103317466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103318966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103320466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103321966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103323466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103324966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 103327966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103342966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103366966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103381966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103393966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103395466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103396966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103398466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103399966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103401466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103402966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103404466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103405966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103405966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103407466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103408966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103410466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103411966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103413466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103414966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103416466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103417966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103417966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103419466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103420966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103422466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103423966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103425466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103426966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103428466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103429966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103431466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103432966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103434466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103435966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103437466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103438966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103438966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103440466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103441966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103462966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103477966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103489966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103491466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103492966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103494466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103495966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103497466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103498966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103500466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103501966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103501966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103503466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103504966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103506466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103507966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103509466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103510966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103512466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103513966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103513966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103515466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103516966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103518466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103519966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103521466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103522966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103524466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103525966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103527466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103528966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103530466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103531966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103533466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103534966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103536466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103537966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103543966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103555966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103557466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103558966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103560466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103561966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103563466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103564966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103566466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103567966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103567966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103569466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103570966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103572466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103573966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103575466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103576966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103578466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103579966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103579966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103581466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103582966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103584466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103585966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103587466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103588966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103590466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103591966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103593466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103594966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103596466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103597966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103599466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103600966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103602466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103603966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103609966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103621966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103623466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103624966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103626466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103627966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103629466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103630966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103632466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103633966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103633966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103635466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103636966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103638466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103639966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103641466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103642966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103644466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103645966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103645966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103647466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103648966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103650466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103651966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103653466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103654966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103656466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103657966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103659466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103660966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103662466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103663966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103665466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103666966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103668466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103669966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103675966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103687966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103689466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103690966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103692466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103693966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103695466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103696966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103698466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103699966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103699966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103701466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103702966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103704466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103705966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103707466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103708966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103710466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103711966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103711966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103713466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103714966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103716466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103717966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103719466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103720966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103722466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103723966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103725466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103726966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103728466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103729966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103731466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103732966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103732966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103734466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103735966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103756966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103771966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103783966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103785466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103786966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103788466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103789966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103791466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103792966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103794466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103795966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103795966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103797466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103798966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103800466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103801966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103803466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103804966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103806466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103807966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103807966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103809466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103810966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103812466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103813966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103815466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103816966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103818466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103819966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103821466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103822966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103824466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103825966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103827466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103828966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103830466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103831966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103837966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103849966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103851466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103852966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103854466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103855966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103857466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103858966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103860466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103861966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103861966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103863466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103864966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103866466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103867966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103869466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103870966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103872466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103873966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103873966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103875466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103876966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103878466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103879966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103881466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103882966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103884466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103885966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103887466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103888966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103890466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103891966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103893466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103894966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103896466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103897966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103903966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103915966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103917466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103918966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103920466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103921966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103923466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103924966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103926466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103927966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103927966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103929466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103930966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103932466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103933966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103935466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103936966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103938466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103939966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103939966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103941466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103942966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103944466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103945966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103947466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103948966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103950466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103951966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103953466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103954966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103956466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103957966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103959466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103960966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103962466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103963966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103969966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103981966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103983466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103984966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103986466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103987966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103989466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103990966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103992466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103993966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 103993966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103995466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103996966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103998466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 103999966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104001466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104002966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104004466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104005966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104005966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104007466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104008966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104010466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104011966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104013466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104014966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104016466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104017966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104019466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104020966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104022466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104023966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104025466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104026966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104026966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104028466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104029966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104050966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104065966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104077966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104079466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104080966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104082466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104083966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104085466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104086966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104088466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104089966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104089966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104091466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104092966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104094466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104095966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104097466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104098966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104100466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104101966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104101966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104103466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104104966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104106466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104107966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104109466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104110966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104112466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104113966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104115466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104116966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104118466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104119966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104121466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104122966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104124466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104125966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104131966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 104137966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104143966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104148466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104149966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104151466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104152966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104154466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104155966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104155966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104157466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104158966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104160466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104161966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104163466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104164966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104166466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104167966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104167966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104169466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104170966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104172466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104173966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104175466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104176966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104178466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104179966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104181466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104182966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104184466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104185966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104187466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104188966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104190466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104191966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104193466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104194966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 104197966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104212966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104236966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104251966.0 ps INFO: Read      bank 0 col 200, auto precharge 1
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104265466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104266966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104268466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104269966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104271466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104272966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 104272966.0 ps INFO: Auto Precharge bank           0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104274466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104275966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104290966.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104404966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104419966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104431966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104433466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104434966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104436466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104437966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104439466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104440966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104442466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104443966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104443966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104445466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104446966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104448466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104449966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104451466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104452966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104454466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104455966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104457466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104458966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104460466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104461966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104463466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104464966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104466466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104467966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104473966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 104479966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104485966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104490466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104491966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104493466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104494966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104496466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104497966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104497966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104499466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104500966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104502466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104503966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104505466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104506966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104508466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104509966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104509966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104511466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104512966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104514466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104515966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104517466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104518966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104520466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104521966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104523466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104524966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104526466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104527966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104529466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104530966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104532466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104533966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104535466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104536966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 104539966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104554966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104578966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104593966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 104599966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104605966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104610466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104611966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104613466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104614966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104616466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104617966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104617966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104619466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104620966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104622466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104623966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104625466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104626966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104628466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104629966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104629966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104631466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104632966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104634466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104635966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104637466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104638966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104640466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104641966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104643466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104644966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104646466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104647966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104649466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104650966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104652466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104653966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104655466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104656966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 104659966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104671966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104683966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104685466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104686966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104688466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104689966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104691466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104692966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104694466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104695966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104695966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104697466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104698966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104700466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104701966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104703466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104704966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104706466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104707966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104707966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104709466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104710966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104712466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104713966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104715466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104716966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104718466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104719966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104721466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104722966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104724466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104725966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104727466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104728966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104730466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104731966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104737966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 104743966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104749966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104754466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104755966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104757466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104758966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104760466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104761966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104761966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104763466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104764966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104766466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104767966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104769466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104770966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104772466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104773966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104773966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104775466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104776966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104778466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104779966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104781466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104782966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104784466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104785966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104787466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104788966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104790466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104791966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104793466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104794966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104796466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104797966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104799466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104800966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 104803966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104818966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104842966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104857966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 104863966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104869966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104874466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104875966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104877466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104878966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104880466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104881966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104881966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104883466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104884966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104886466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104887966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104889466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104890966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104892466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104893966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104893966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104895466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104896966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104898466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104899966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104901466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104902966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104904466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104905966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104907466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104908966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104910466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104911966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104913466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104914966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104916466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104917966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104919466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104920966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 104923966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104938966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104962966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104977966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 104989966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104991466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104992966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104994466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104995966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104997466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 104998966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105000466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105001966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105001966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105003466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105004966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105006466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105007966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105009466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105010966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105012466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105013966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105013966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105015466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105016966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105018466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105019966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105021466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105022966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105024466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105025966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105027466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105028966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105030466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105031966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105033466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105034966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105036466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105037966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105043966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105055966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105057466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105058966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105060466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105061966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105063466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105064966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105066466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105067966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105067966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105069466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105070966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105072466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105073966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105075466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105076966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105078466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105079966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105079966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105081466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105082966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105084466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105085966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105087466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105088966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105090466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105091966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105093466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105094966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105096466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105097966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105099466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105100966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105102466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105103966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105109966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105121966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105123466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105124966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105126466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105127966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105129466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105130966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105132466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105133966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105133966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105135466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105136966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105138466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105139966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105141466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105142966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105144466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105145966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105145966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105147466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105148966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105150466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105151966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105153466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105154966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105156466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105157966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105159466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105160966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105162466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105163966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105165466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105166966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105168466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105169966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105175966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105187966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105189466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105190966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105192466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105193966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105195466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105196966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105198466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105199966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105199966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105201466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105202966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105204466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105205966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105207466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105208966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105210466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105211966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105211966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105213466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105214966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105216466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105217966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105219466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105220966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105222466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105223966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105225466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105226966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105228466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105229966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105231466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105232966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105232966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105234466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105235966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105256966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105271966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105283966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105285466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105286966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105288466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105289966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105291466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105292966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105294466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105295966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105295966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105297466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105298966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105300466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105301966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105303466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105304966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105306466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105307966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105307966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105309466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105310966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105312466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105313966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105315466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105316966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105318466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105319966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105321466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105322966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105324466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105325966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105327466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105328966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105330466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105331966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105337966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105349966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105351466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105352966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105354466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105355966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105357466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105358966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105360466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105361966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105361966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105363466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105364966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105366466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105367966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105369466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105370966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105372466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105373966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105373966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105375466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105376966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105378466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105379966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105381466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105382966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105384466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105385966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105387466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105388966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105390466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105391966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105393466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105394966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105396466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105397966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105403966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105415966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105417466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105418966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105420466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105421966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105423466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105424966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105426466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105427966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105427966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105429466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105430966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105432466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105433966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105435466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105436966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105438466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105439966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105439966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105441466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105442966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105444466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105445966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105447466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105448966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105450466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105451966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105453466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105454966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105456466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105457966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105459466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105460966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105462466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105463966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105469966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105481966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105483466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105484966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105486466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105487966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105489466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105490966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105492466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105493966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105493966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105495466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105496966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105498466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105499966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105501466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105502966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105504466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105505966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105505966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105507466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105508966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105510466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105511966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105513466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105514966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105516466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105517966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105519466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105520966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105522466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105523966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105525466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105526966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105526966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105528466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105529966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105550966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105565966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 105571966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105577966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105582466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105583966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105585466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105586966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105588466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105589966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105589966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105591466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105592966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105594466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105595966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105597466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105598966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105600466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105601966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105601966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105603466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105604966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105606466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105607966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105609466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105610966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105612466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105613966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105615466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105616966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105618466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105619966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105621466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105622966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105624466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105625966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105627466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105628966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 105631966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105643966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105655966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105657466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105658966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105660466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105661966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105663466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105664966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105666466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105667966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105667966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105669466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105670966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105672466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105673966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105675466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105676966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105678466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105679966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105679966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105681466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105682966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105684466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105685966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105687466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105688966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105690466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105691966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105693466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105694966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105696466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105697966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105699466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105700966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105702466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105703966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105709966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105721966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105723466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105724966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105726466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105727966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105729466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105730966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105732466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105733966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105733966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105735466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105736966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105738466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105739966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105741466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105742966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105744466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105745966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105745966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105747466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105748966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105750466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105751966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105753466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105754966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105756466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105757966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105759466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105760966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105762466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105763966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105765466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105766966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105768466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105769966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105775966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105787966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105789466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105790966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105792466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105793966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105795466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105796966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105798466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105799966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105799966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105801466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105802966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105804466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105805966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105807466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105808966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105810466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105811966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105811966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105813466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105814966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105816466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105817966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105819466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105820966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105822466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105823966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105825466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105826966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105828466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105829966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105831466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105832966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105832966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105834466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105835966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105856966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105871966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 105877966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105883966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105888466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105889966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105891466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105892966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105894466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105895966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105895966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105897466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105898966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105900466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105901966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105903466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105904966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105906466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105907966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105907966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105909466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105910966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105912466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105913966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105915466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105916966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105918466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105919966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105921466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105922966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105924466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105925966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105927466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105928966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105930466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105931966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105933466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105934966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 105937966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105949966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105961966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105963466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105964966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105966466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105967966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105969466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105970966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105972466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105973966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105973966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105975466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105976966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105978466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105979966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105981466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105982966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105984466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105985966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 105985966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105987466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105988966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105990466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105991966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105993466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105994966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105996466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105997966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 105999466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106000966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106002466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106003966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106005466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106006966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106008466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106009966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106015966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 106021966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106027966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106032466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106033966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106035466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106036966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106038466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106039966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106039966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106041466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106042966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106044466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106045966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106047466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106048966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106050466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106051966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106051966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106053466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106054966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106056466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106057966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106059466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106060966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106062466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106063966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106065466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106066966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106068466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106069966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106071466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106072966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106074466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106075966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106077466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106078966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 106081966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106096966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106120966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106135966.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 106141966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106147966.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106152466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106153966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106155466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106156966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106158466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106159966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106159966.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106161466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106162966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106164466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106165966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106167466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106168966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106170466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106171966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106171966.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106173466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106174966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106176466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106177966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106179466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106180966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106182466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106183966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106185466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106186966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106188466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106189966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106191466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106192966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106194466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106195966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106197466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106198966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 106201966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106216966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106240966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106255966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106267966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106269466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106270966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106272466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106273966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106275466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106276966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106278466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106279966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106279966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106281466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106282966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106284466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106285966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106287466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106288966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106290466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106291966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106291966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106293466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106294966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106296466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106297966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106299466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106300966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106302466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106303966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106305466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106306966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106308466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106309966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106311466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106312966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106314466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106315966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106321966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106333966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106335466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106336966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106338466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106339966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106341466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106342966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106344466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106345966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106345966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106347466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106348966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106350466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106351966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106353466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106354966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106356466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106357966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106357966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106359466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106360966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106362466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106363966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106365466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106366966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106368466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106369966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106371466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106372966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106374466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106375966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106377466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106378966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106380466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106381966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106387966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106399966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106401466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106402966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106404466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106405966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106407466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106408966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106410466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106411966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106411966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106413466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106414966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106416466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106417966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106419466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106420966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106422466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106423966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106423966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106425466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106426966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106428466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106429966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106431466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106432966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106434466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106435966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106437466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106438966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106440466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106441966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106443466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106444966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106446466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106447966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106453966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106465966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106467466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106468966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106470466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106471966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106473466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106474966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106476466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106477966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106477966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106479466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106480966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106482466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106483966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106485466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106486966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106488466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106489966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106489966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106491466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106492966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106494466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106495966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106497466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106498966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106500466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106501966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106503466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106504966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106506466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106507966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106509466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106510966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106510966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106512466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106513966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106534966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106549966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106561966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106563466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106564966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106566466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106567966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106569466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106570966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106572466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106573966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106573966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106575466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106576966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106578466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106579966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106581466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106582966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106584466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106585966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106585966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106587466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106588966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106590466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106591966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106593466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106594966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106596466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106597966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106599466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106600966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106602466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106603966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106605466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106606966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106608466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106609966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106615966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106627966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106629466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106630966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106632466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106633966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106635466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106636966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106638466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106639966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106639966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106641466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106642966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106644466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106645966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106647466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106648966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106650466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106651966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106651966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106653466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106654966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106656466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106657966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106659466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106660966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106662466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106663966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106665466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106666966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106668466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106669966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106671466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106672966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106674466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106675966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106681966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106693966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106695466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106696966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106698466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106699966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106701466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106702966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106704466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106705966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106705966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106707466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106708966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106710466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106711966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106713466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106714966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106716466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106717966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106717966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106719466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106720966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106722466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106723966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106725466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106726966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106728466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106729966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106731466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106732966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106734466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106735966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106737466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106738966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106740466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106741966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106747966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106759966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106761466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106762966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106764466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106765966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106767466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106768966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106770466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106771966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106771966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106773466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106774966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106776466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106777966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106779466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106780966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106782466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106783966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106783966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106785466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106786966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106788466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106789966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106791466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106792966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106794466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106795966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106797466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106798966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106800466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106801966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106803466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106804966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106804966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106806466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106807966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106828966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106843966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106855966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106857466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106858966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106860466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106861966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106863466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106864966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106866466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106867966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106867966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106869466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106870966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106872466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106873966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106875466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106876966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106878466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106879966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106879966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106881466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106882966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106884466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106885966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106887466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106888966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106890466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106891966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106893466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106894966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106896466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106897966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106899466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106900966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106902466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106903966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106909966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 106915966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106921966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106926466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106927966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106929466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106930966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106932466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106933966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106933966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106935466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106936966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106938466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106939966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106941466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106942966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106944466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106945966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106945966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106947466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106948966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106950466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106951966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106953466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106954966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106956466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106957966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106959466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106960966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106962466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106963966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106965466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106966966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106968466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106969966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106971466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 106972966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 106975966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 106990966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107014966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107029966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107041966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107043466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107044966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107046466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107047966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107049466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107050966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107052466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107053966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107053966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107055466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107056966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107058466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107059966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107061466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107062966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107064466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107065966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107065966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107067466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107068966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107070466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107071966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107073466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107074966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107076466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107077966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107079466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107080966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107082466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107083966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107085466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107086966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107088466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107089966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107095966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107107966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107109466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107110966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107112466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107113966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107115466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107116966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107118466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107119966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107119966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107121466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107122966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107124466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107125966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107127466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107128966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107130466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107131966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107131966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107133466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107134966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107136466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107137966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107139466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107140966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107142466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107143966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107145466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107146966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107148466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107149966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107151466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107152966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107152966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107154466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107155966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107176966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107191966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 107197966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107203966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107208466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107209966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107211466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107212966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107214466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107215966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107215966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107217466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107218966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107220466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107221966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107223466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107224966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107226466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107227966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107227966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107229466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107230966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107232466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107233966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107235466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107236966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107238466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107239966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107241466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107242966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107244466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107245966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107247466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107248966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107250466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107251966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107251966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107253466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107254966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107263966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107268466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107269966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107271466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107272966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107274466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107275966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107275966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107277466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107278966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107280466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107281966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107283466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107284966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107286466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107287966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107287966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107289466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107290966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107292466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107293966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107295466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107296966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107298466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107299966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107301466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107302966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107304466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107305966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107307466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107308966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107310466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107311966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107313466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107314966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107317966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 107317966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 107323966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107329966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107334466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107335966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107337466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107338966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107340466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107341966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107341966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107343466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107344966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107346466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107347966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107349466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107350966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107352466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107353966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107353966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107355466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107356966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107358466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107359966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107361466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107362966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107364466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107365966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107367466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107368966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107370466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107371966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107373466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107374966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107376466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107377966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107379466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107380966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 107383966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107398966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107422966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107437966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107449966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107451466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107452966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107454466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107455966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107457466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107458966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107460466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107461966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107461966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107463466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107464966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107466466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107467966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107469466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107470966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107472466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107473966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107473966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107475466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107476966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107478466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107479966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107481466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107482966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107484466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107485966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107487466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107488966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107490466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107491966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107493466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107494966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107494966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107496466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107497966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107518966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107533966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107545966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107547466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107548966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107550466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107551966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107553466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107554966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107556466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107557966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107557966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107559466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107560966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107562466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107563966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107565466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107566966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107568466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107569966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107569966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107571466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107572966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107574466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107575966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107577466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107578966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107580466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107581966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107583466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107584966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107586466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107587966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107589466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107590966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107592466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107593966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107599966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107611966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107613466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107614966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107616466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107617966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107619466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107620966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107622466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107623966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107623966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107625466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107626966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107628466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107629966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107631466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107632966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107634466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107635966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107635966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107637466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107638966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107640466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107641966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107643466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107644966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107646466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107647966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107649466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107650966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107652466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107653966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107655466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107656966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107658466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107659966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107665966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107677966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107679466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107680966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107682466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107683966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107685466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107686966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107688466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107689966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107689966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107691466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107692966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107694466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107695966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107697466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107698966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107700466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107701966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107701966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107703466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107704966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107706466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107707966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107709466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107710966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107712466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107713966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107715466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107716966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107718466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107719966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107721466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107722966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107724466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107725966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107731966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107743966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107745466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107746966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107748466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107749966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107751466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107752966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107754466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107755966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107755966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107757466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107758966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107760466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107761966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107763466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107764966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107766466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107767966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107767966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107769466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107770966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107772466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107773966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107775466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107776966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107778466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107779966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107781466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107782966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107784466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107785966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107787466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107788966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 0b0b
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107788966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107790466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107791966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107812966.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107827966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107839966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107841466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107842966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107844466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107845966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107847466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107848966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107850466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107851966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107851966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107853466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107854966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107856466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107857966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107859466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107860966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107862466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107863966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107863966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107865466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107866966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107868466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107869966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107871466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107872966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107874466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107875966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107877466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107878966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107880466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107881966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107883466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107884966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107886466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107887966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107893966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107905966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107907466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107908966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107910466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107911966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107913466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107914966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107916466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107917966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107917966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107919466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107920966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107922466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107923966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107925466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107926966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107928466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107929966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107929966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107931466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107932966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107934466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107935966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107937466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107938966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107940466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107941966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107943466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107944966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107946466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107947966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107949466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107950966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = 0d0d
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107952466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107953966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107959966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107971966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107973466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107974966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107976466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107977966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107979466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107980966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107982466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107983966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107983966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107985466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107986966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107988466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107989966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107991466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107992966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107994466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107995966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 107995966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107997466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 107998966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108000466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108001966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108003466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108004966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108006466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108007966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108009466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108010966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108012466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108013966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108015466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108016966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0e0e
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108018466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108019966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108025966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108037966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108039466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108040966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108042466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108043966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108045466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108046966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108048466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108049966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108049966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108051466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108052966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108054466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108055966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108057466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108058966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108060466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108061966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108061966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108063466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108064966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108066466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108067966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108069466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108070966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108072466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108073966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108075466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108076966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108078466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108079966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108081466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108082966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = 0f0f
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108082966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108084466.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108085966.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108106966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108121966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108133966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108135466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108136966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108138466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108139966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108141466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108142966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108144466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108145966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108145966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108147466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108148966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108150466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108151966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108153466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108154966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108156466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108157966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108157966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108159466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108160966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108162466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108163966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108165466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108166966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108168466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108169966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108171466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108172966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108174466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108175966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108177466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108178966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108180466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108181966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108187966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108199966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108201466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108202966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108204466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108205966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108207466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108208966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108210466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108211966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108211966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108213466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108214966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108216466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108217966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108219466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108220966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108222466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108223966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108223966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108225466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108226966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108228466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108229966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108231466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108232966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108234466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108235966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108237466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108238966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108240466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108241966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108243466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108244966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0101
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108246466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108247966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108253966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 108259966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108265966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108270466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108271966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108273466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108274966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108276466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108277966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108277966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108279466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108280966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108282466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108283966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108285466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108286966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108288466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108289966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108289966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108291466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108292966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108294466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108295966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108297466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108298966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108300466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108301966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108303466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108304966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108306466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108307966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108309466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108310966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108312466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108313966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0202
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108315466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108316966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 108319966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108334966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108358966.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108373966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108385966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108387466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108388966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108390466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108391966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108393466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108394966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108396466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108397966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108397966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108399466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108400966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108402466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108403966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108405466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108406966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108408466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108409966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108409966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108411466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108412966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108414466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108415966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108417466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108418966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108420466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108421966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108423466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108424966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108426466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108427966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108429466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108430966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0303
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108430966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108432466.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108433966.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108454966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108469966.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 108475966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108481966.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108486466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108487966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108489466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108490966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108492466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108493966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108493966.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108495466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108496966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108498466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108499966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108501466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108502966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108504466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108505966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108505966.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108507466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108508966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108510466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108511966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108513466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108514966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108516466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108517966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108519466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108520966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108522466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108523966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108525466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108526966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108528466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108529966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108529966.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108531466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108532966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108541966.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108546466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108547966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108549466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108550966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108552466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108553966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108553966.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108555466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108556966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108558466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108559966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108561466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108562966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108564466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108565966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108565966.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108567466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108568966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108570466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108571966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108573466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108574966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108576466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108577966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108579466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108580966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108582466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108583966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108585466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108586966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108588466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108589966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0505
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108591466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108592966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108595966.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 108595966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 108601966.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108607966.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108612466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108613966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108615466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108616966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108618466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108619966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108619966.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108621466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108622966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108624466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108625966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108627466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108628966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108630466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108631966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108631966.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108633466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108634966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108636466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108637966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108639466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108640966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108642466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108643966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108645466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108646966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108648466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108649966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108651466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108652966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108654466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108655966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0606
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108657466.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108658966.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .main: at time 108661966.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108676966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108700966.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108715966.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108727966.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108729466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108730966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108732466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108733966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108735466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108736966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108738466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108739966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108739966.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108741466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108742966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108744466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108745966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108747466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108748966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108750466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108751966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108751966.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108753466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108754966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108756466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108757966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108759466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108760966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108762466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108763966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108765466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108766966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108768466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108769966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108771466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108772966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = 0707
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108772966.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108774466.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108775966.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108796966.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108811966.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108823966.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108825466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108826966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108828466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108829966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108831466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108832966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108834466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108835966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108835966.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108837466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108838966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108840466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108841966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108843466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108844966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108846466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108847966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108847966.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108849466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108850966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108852466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108853966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108855466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108856966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108858466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108859966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108861466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108862966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108864466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108865966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108867466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108868966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108870466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108871966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108877966.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108889966.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108891466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108892966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108894466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108895966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108897466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108898966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108900466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108901966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108901966.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108903466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108904966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108906466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108907966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108909466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108910966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108912466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108913966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108913966.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108915466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108916966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108918466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108919966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108921466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108922966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108924466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108925966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108927466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108928966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108930466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108931966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108933466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108934966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 0909
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108936466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108937966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108943966.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108955966.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108957466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108958966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108960466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108961966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108963466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0404
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108964966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108966466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108967966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108967966.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108969466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0808
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108970966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108972466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108973966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108975466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0c0c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108976966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108978466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108979966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .cmd_task: at time 108979966.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108981466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 1010
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108982966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108984466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108985966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108987466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 1414
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108988966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108990466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108991966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108993466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 1818
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108994966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108996466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108997966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 108999466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 1c1c
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 109000966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0a0a
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 109002466.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].gen_mem_extrabits.u_comp_ddr3 .data_task: at time 109003966.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
TEST PASSED
$finish called at time : 109008125 ps : File "/home/sean/Downloads/git/ECE385_FP/example_dir/mig_7series_0_ex/imports/sim_tb_top.v" Line 587
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 6868.613 ; gain = 3.578 ; free physical = 18647 ; free virtual = 22653
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:56 . Memory (MB): peak = 6868.613 ; gain = 3.578 ; free physical = 18640 ; free virtual = 22646
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:03 ; elapsed = 00:01:15 . Memory (MB): peak = 6868.613 ; gain = 3.578 ; free physical = 18640 ; free virtual = 22646
close_sim
INFO: xsimkernel Simulation Memory Usage: 159632 KB (Peak: 212628 KB), Simulation CPU Usage: 53050 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 18:44:01 2024...
