#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x144021200 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
v0x1440511c0_0 .array/port v0x1440511c0, 0;
L_0x144054130 .functor BUFZ 32, v0x1440511c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_1 .array/port v0x1440511c0, 1;
L_0x1440541d0 .functor BUFZ 32, v0x1440511c0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_2 .array/port v0x1440511c0, 2;
L_0x144054240 .functor BUFZ 32, v0x1440511c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_3 .array/port v0x1440511c0, 3;
L_0x1440542f0 .functor BUFZ 32, v0x1440511c0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_4 .array/port v0x1440511c0, 4;
L_0x1440543a0 .functor BUFZ 32, v0x1440511c0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_5 .array/port v0x1440511c0, 5;
L_0x144054480 .functor BUFZ 32, v0x1440511c0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_6 .array/port v0x1440511c0, 6;
L_0x144054510 .functor BUFZ 32, v0x1440511c0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_7 .array/port v0x1440511c0, 7;
L_0x144054600 .functor BUFZ 32, v0x1440511c0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_8 .array/port v0x1440511c0, 8;
L_0x144054690 .functor BUFZ 32, v0x1440511c0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_9 .array/port v0x1440511c0, 9;
L_0x144054790 .functor BUFZ 32, v0x1440511c0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_10 .array/port v0x1440511c0, 10;
L_0x144054820 .functor BUFZ 32, v0x1440511c0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_11 .array/port v0x1440511c0, 11;
L_0x144054910 .functor BUFZ 32, v0x1440511c0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_12 .array/port v0x1440511c0, 12;
L_0x1440549a0 .functor BUFZ 32, v0x1440511c0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_13 .array/port v0x1440511c0, 13;
L_0x144054aa0 .functor BUFZ 32, v0x1440511c0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_14 .array/port v0x1440511c0, 14;
L_0x144054b30 .functor BUFZ 32, v0x1440511c0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_15 .array/port v0x1440511c0, 15;
L_0x144054a30 .functor BUFZ 32, v0x1440511c0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_16 .array/port v0x1440511c0, 16;
L_0x144054c60 .functor BUFZ 32, v0x1440511c0_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_17 .array/port v0x1440511c0, 17;
L_0x144054da0 .functor BUFZ 32, v0x1440511c0_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_18 .array/port v0x1440511c0, 18;
L_0x144054e30 .functor BUFZ 32, v0x1440511c0_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_19 .array/port v0x1440511c0, 19;
L_0x144054f40 .functor BUFZ 32, v0x1440511c0_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_20 .array/port v0x1440511c0, 20;
L_0x144054d30 .functor BUFZ 32, v0x1440511c0_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_21 .array/port v0x1440511c0, 21;
L_0x1440550a0 .functor BUFZ 32, v0x1440511c0_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_22 .array/port v0x1440511c0, 22;
L_0x144054ec0 .functor BUFZ 32, v0x1440511c0_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_23 .array/port v0x1440511c0, 23;
L_0x144055230 .functor BUFZ 32, v0x1440511c0_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_24 .array/port v0x1440511c0, 24;
L_0x144055010 .functor BUFZ 32, v0x1440511c0_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_25 .array/port v0x1440511c0, 25;
L_0x1440553b0 .functor BUFZ 32, v0x1440511c0_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_26 .array/port v0x1440511c0, 26;
L_0x144055190 .functor BUFZ 32, v0x1440511c0_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_27 .array/port v0x1440511c0, 27;
L_0x144055540 .functor BUFZ 32, v0x1440511c0_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_28 .array/port v0x1440511c0, 28;
L_0x144055300 .functor BUFZ 32, v0x1440511c0_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_29 .array/port v0x1440511c0, 29;
L_0x1440556c0 .functor BUFZ 32, v0x1440511c0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_30 .array/port v0x1440511c0, 30;
L_0x144055480 .functor BUFZ 32, v0x1440511c0_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440511c0_31 .array/port v0x1440511c0, 31;
L_0x144055850 .functor BUFZ 32, v0x1440511c0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1440526b0_0 .net "X0", 31 0, L_0x144054130;  1 drivers
v0x144052740_0 .net "a0", 31 0, L_0x144054820;  1 drivers
v0x1440527d0_0 .net "a1", 31 0, L_0x144054910;  1 drivers
v0x144052860_0 .net "a2", 31 0, L_0x1440549a0;  1 drivers
v0x1440528f0_0 .net "a3", 31 0, L_0x144054aa0;  1 drivers
v0x1440529c0_0 .net "a4", 31 0, L_0x144054b30;  1 drivers
v0x144052a70_0 .net "a5", 31 0, L_0x144054a30;  1 drivers
v0x144052b20_0 .net "a6", 31 0, L_0x144054c60;  1 drivers
v0x144052bd0_0 .net "a7", 31 0, L_0x144054da0;  1 drivers
v0x144052ce0_0 .var "clk", 0 0;
v0x144052df0_0 .net "gp", 31 0, L_0x1440542f0;  1 drivers
v0x144052e80_0 .net "max", 31 0, L_0x1440555f0;  1 drivers
v0x144052f10_0 .net "min", 31 0, L_0x144055960;  1 drivers
v0x144052fc0_0 .net "ra", 31 0, L_0x1440541d0;  1 drivers
v0x144053070_0 .var "reset", 0 0;
v0x144053100_0 .net "s0", 31 0, L_0x144054690;  1 drivers
v0x1440531b0_0 .net "s1", 31 0, L_0x144054790;  1 drivers
v0x144053340_0 .net "s10", 31 0, L_0x144055190;  1 drivers
v0x1440533d0_0 .net "s11", 31 0, L_0x144055540;  1 drivers
v0x144053480_0 .net "s2", 31 0, L_0x144054e30;  1 drivers
v0x144053530_0 .net "s3", 31 0, L_0x144054f40;  1 drivers
v0x1440535e0_0 .net "s4", 31 0, L_0x144054d30;  1 drivers
v0x144053690_0 .net "s5", 31 0, L_0x1440550a0;  1 drivers
v0x144053740_0 .net "s6", 31 0, L_0x144054ec0;  1 drivers
v0x1440537f0_0 .net "s7", 31 0, L_0x144055230;  1 drivers
v0x1440538a0_0 .net "s8", 31 0, L_0x144055010;  1 drivers
v0x144053950_0 .net "s9", 31 0, L_0x1440553b0;  1 drivers
v0x144053a00_0 .net "sp", 31 0, L_0x144054240;  1 drivers
v0x144053ab0_0 .net "t0", 31 0, L_0x144054480;  1 drivers
v0x144053b60_0 .net "t1", 31 0, L_0x144054510;  1 drivers
v0x144053c10_0 .net "t2", 31 0, L_0x144054600;  1 drivers
v0x144053cc0_0 .net "t3", 31 0, L_0x144055300;  1 drivers
v0x144053d70_0 .net "t4", 31 0, L_0x1440556c0;  1 drivers
v0x144053260_0 .net "t5", 31 0, L_0x144055480;  1 drivers
v0x144054000_0 .net "t6", 31 0, L_0x144055850;  1 drivers
v0x144054090_0 .net "tp", 31 0, L_0x1440543a0;  1 drivers
v0x14404b900_40 .array/port v0x14404b900, 40;
v0x14404b900_41 .array/port v0x14404b900, 41;
v0x14404b900_42 .array/port v0x14404b900, 42;
v0x14404b900_43 .array/port v0x14404b900, 43;
L_0x1440555f0 .concat [ 8 8 8 8], v0x14404b900_40, v0x14404b900_41, v0x14404b900_42, v0x14404b900_43;
v0x14404b900_44 .array/port v0x14404b900, 44;
v0x14404b900_45 .array/port v0x14404b900, 45;
v0x14404b900_47 .array/port v0x14404b900, 47;
L_0x144055960 .concat [ 8 8 8 8], v0x14404b900_44, v0x14404b900_45, v0x14404b900_47, v0x14404b900_47;
S_0x1440156b0 .scope module, "riscv_DUT" "RISCV" 2 52, 3 15 0, S_0x144021200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x144014670 .param/l "WIDHT" 0 3 19, +C4<00000000000000000000000000100000>;
v0x144051660_0 .net "ALUCtl", 3 0, L_0x1440569a0;  1 drivers
v0x144051710_0 .net "ALUResult", 31 0, L_0x144058090;  1 drivers
v0x1440517b0_0 .net "ALUSrc", 0 0, v0x144049650_0;  1 drivers
v0x144051840_0 .net "ImmExt", 31 0, v0x14404cf00_0;  1 drivers
v0x1440518d0_0 .net "ImmSrc", 1 0, v0x144049770_0;  1 drivers
v0x1440519a0_0 .net "Inst", 31 0, L_0x144056880;  1 drivers
v0x144051a30_0 .net "MemWrite", 0 0, v0x1440498a0_0;  1 drivers
v0x144051ac0_0 .net "PC", 31 0, v0x14404fa20_0;  1 drivers
v0x144051bd0_0 .net "PCNext", 31 0, L_0x144055af0;  1 drivers
v0x144051ce0_0 .net "PCPlus4", 31 0, L_0x144055c80;  1 drivers
v0x144051d70_0 .net "PCSrc", 0 0, L_0x144056be0;  1 drivers
v0x144051e40_0 .net "PCTarget", 31 0, L_0x144058220;  1 drivers
v0x144051f10_0 .net "ReadData", 31 0, L_0x144058cf0;  1 drivers
v0x144051fe0_0 .net "RegWrite", 0 0, v0x144049940_0;  1 drivers
v0x144052070_0 .net "Result", 31 0, L_0x144058e10;  1 drivers
v0x144052140_0 .net "ResultSrc", 1 0, v0x1440499e0_0;  1 drivers
v0x1440521d0_0 .net "SrcA", 31 0, L_0x1440573f0;  1 drivers
v0x1440523a0_0 .net "SrcB", 31 0, L_0x144057ef0;  1 drivers
v0x144052430_0 .net "WriteData", 31 0, L_0x1440579d0;  1 drivers
v0x1440524c0_0 .net "Zero", 0 0, L_0x144058180;  1 drivers
v0x144052550_0 .net "clk", 0 0, v0x144052ce0_0;  1 drivers
v0x1440525e0_0 .net "reset", 0 0, v0x144053070_0;  1 drivers
L_0x144056d10 .part L_0x144056880, 0, 7;
L_0x144056db0 .part L_0x144056880, 12, 3;
L_0x144056f10 .part L_0x144056880, 30, 1;
L_0x144057b70 .part L_0x144056880, 15, 5;
L_0x144057c10 .part L_0x144056880, 20, 5;
L_0x144057cb0 .part L_0x144056880, 7, 5;
L_0x144057e50 .part L_0x144056880, 7, 25;
S_0x1440150a0 .scope module, "ALU" "ALU" 3 72, 4 1 0, S_0x1440156b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUCtl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
P_0x133012c00 .param/l "ADD" 1 4 12, +C4<00000000000000000000000000000000>;
P_0x133012c40 .param/l "AND" 1 4 21, +C4<00000000000000000000000000001001>;
P_0x133012c80 .param/l "BGE" 1 4 26, +C4<00000000000000000000000000001100>;
P_0x133012cc0 .param/l "BGEU" 1 4 28, +C4<00000000000000000000000000001110>;
P_0x133012d00 .param/l "BLT" 1 4 25, +C4<00000000000000000000000000001011>;
P_0x133012d40 .param/l "BLTU" 1 4 27, +C4<00000000000000000000000000001101>;
P_0x133012d80 .param/l "BNE" 1 4 24, +C4<00000000000000000000000000001010>;
P_0x133012dc0 .param/l "OR" 1 4 20, +C4<00000000000000000000000000001000>;
P_0x133012e00 .param/l "SLL" 1 4 14, +C4<00000000000000000000000000000010>;
P_0x133012e40 .param/l "SLT" 1 4 15, +C4<00000000000000000000000000000011>;
P_0x133012e80 .param/l "SLTU" 1 4 16, +C4<00000000000000000000000000000100>;
P_0x133012ec0 .param/l "SRA" 1 4 19, +C4<00000000000000000000000000000111>;
P_0x133012f00 .param/l "SRL" 1 4 18, +C4<00000000000000000000000000000110>;
P_0x133012f40 .param/l "SUB" 1 4 13, +C4<00000000000000000000000000000001>;
P_0x133012f80 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x133012fc0 .param/l "XOR" 1 4 17, +C4<00000000000000000000000000000101>;
L_0x144058090 .functor BUFZ 32, v0x144046cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x144020060_0 .net "ALUCtl", 3 0, L_0x1440569a0;  alias, 1 drivers
v0x1440469d0_0 .net "ALUResult", 31 0, L_0x144058090;  alias, 1 drivers
v0x144046a80_0 .net "SrcA", 31 0, L_0x1440573f0;  alias, 1 drivers
v0x144046b40_0 .net "SrcB", 31 0, L_0x144057ef0;  alias, 1 drivers
v0x144046bf0_0 .net "Zero", 0 0, L_0x144058180;  alias, 1 drivers
v0x144046cd0_0 .var "temp", 31 0;
E_0x144020020 .event anyedge, v0x144020060_0, v0x144046a80_0, v0x144046b40_0;
L_0x144058180 .reduce/nor v0x144046cd0_0;
S_0x144046e00 .scope module, "AdderPC" "Adder" 3 31, 5 1 0, S_0x1440156b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x144046fc0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x144047130_0 .net "Result", 31 0, L_0x144055c80;  alias, 1 drivers
v0x1440471c0_0 .net "SrcA", 31 0, v0x14404fa20_0;  alias, 1 drivers
L_0x148068010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x144047260_0 .net "SrcB", 31 0, L_0x148068010;  1 drivers
L_0x144055c80 .arith/sum 32, v0x14404fa20_0, L_0x148068010;
S_0x144047300 .scope module, "AdderPCTarget" "Adder" 3 80, 5 1 0, S_0x1440156b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x1440474c0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x144047650_0 .net "Result", 31 0, L_0x144058220;  alias, 1 drivers
v0x144047700_0 .net "SrcA", 31 0, v0x14404fa20_0;  alias, 1 drivers
v0x1440477a0_0 .net "SrcB", 31 0, v0x14404cf00_0;  alias, 1 drivers
L_0x144058220 .arith/sum 32, v0x14404fa20_0, v0x14404cf00_0;
S_0x144047840 .scope module, "ControlUnit" "ControlUnit" 3 38, 6 1 0, S_0x1440156b0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 4 "ALUCtl";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "PCSrc";
L_0x144056b30 .functor AND 1, L_0x144058180, v0x1440496e0_0, C4<1>, C4<1>;
L_0x144056be0 .functor OR 1, v0x144049800_0, L_0x144056b30, C4<0>, C4<0>;
v0x144049c80_0 .net "ALUCtl", 3 0, L_0x1440569a0;  alias, 1 drivers
v0x144049d50_0 .net "ALUOp", 1 0, v0x144049590_0;  1 drivers
v0x144049de0_0 .net "ALUSrc", 0 0, v0x144049650_0;  alias, 1 drivers
v0x144049e70_0 .net "AndOut", 0 0, L_0x144056b30;  1 drivers
v0x144049f00_0 .net "Branch", 0 0, v0x1440496e0_0;  1 drivers
v0x144049fd0_0 .net "ImmSrc", 1 0, v0x144049770_0;  alias, 1 drivers
v0x14404a060_0 .net "Jump", 0 0, v0x144049800_0;  1 drivers
v0x14404a110_0 .net "MemWrite", 0 0, v0x1440498a0_0;  alias, 1 drivers
v0x14404a1c0_0 .net "PCSrc", 0 0, L_0x144056be0;  alias, 1 drivers
v0x14404a2d0_0 .net "RegWrite", 0 0, v0x144049940_0;  alias, 1 drivers
v0x14404a380_0 .net "ResultSrc", 1 0, v0x1440499e0_0;  alias, 1 drivers
v0x14404a410_0 .net "Zero", 0 0, L_0x144058180;  alias, 1 drivers
v0x14404a4a0_0 .net "func3", 2 0, L_0x144056db0;  1 drivers
v0x14404a550_0 .net "func7_5", 0 0, L_0x144056f10;  1 drivers
v0x14404a600_0 .net "opcode", 6 0, L_0x144056d10;  1 drivers
L_0x144056a90 .part L_0x144056d10, 5, 1;
S_0x144047b70 .scope module, "ALUDecoder" "ALUDecoder" 6 27, 7 1 0, S_0x144047840;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /INPUT 1 "opcode_5";
    .port_info 4 /OUTPUT 4 "ALUCtl";
P_0x133013000 .param/l "ADD" 0 7 17, +C4<00000000000000000000000000000000>;
P_0x133013040 .param/l "AND" 0 7 26, +C4<00000000000000000000000000001001>;
P_0x133013080 .param/l "BGE" 0 7 32, +C4<00000000000000000000000000001100>;
P_0x1330130c0 .param/l "BGEU" 0 7 34, +C4<00000000000000000000000000001110>;
P_0x133013100 .param/l "BLT" 0 7 31, +C4<00000000000000000000000000001011>;
P_0x133013140 .param/l "BLTU" 0 7 33, +C4<00000000000000000000000000001101>;
P_0x133013180 .param/l "BNE" 0 7 30, +C4<00000000000000000000000000001010>;
P_0x1330131c0 .param/l "Branch_Type" 0 7 13, +C4<00000000000000000000000000000001>;
P_0x133013200 .param/l "IR_Type" 0 7 14, +C4<00000000000000000000000000000010>;
P_0x133013240 .param/l "Load_Store_Type" 0 7 12, +C4<00000000000000000000000000000000>;
P_0x133013280 .param/l "OR" 0 7 25, +C4<00000000000000000000000000001000>;
P_0x1330132c0 .param/l "SLL" 0 7 19, +C4<00000000000000000000000000000010>;
P_0x133013300 .param/l "SLT" 0 7 20, +C4<00000000000000000000000000000011>;
P_0x133013340 .param/l "SLTU" 0 7 21, +C4<00000000000000000000000000000100>;
P_0x133013380 .param/l "SRA" 0 7 24, +C4<00000000000000000000000000000111>;
P_0x1330133c0 .param/l "SRL" 0 7 23, +C4<00000000000000000000000000000110>;
P_0x133013400 .param/l "SUB" 0 7 18, +C4<00000000000000000000000000000001>;
P_0x133013440 .param/l "XOR" 0 7 22, +C4<00000000000000000000000000000101>;
L_0x1440569a0 .functor BUFZ 4, v0x1440488b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x144048500_0 .net "ALUCtl", 3 0, L_0x1440569a0;  alias, 1 drivers
v0x1440485d0_0 .net "ALUOp", 1 0, v0x144049590_0;  alias, 1 drivers
v0x144048670_0 .net "func3", 2 0, L_0x144056db0;  alias, 1 drivers
v0x144048730_0 .net "func7_5", 0 0, L_0x144056f10;  alias, 1 drivers
v0x1440487d0_0 .net "opcode_5", 0 0, L_0x144056a90;  1 drivers
v0x1440488b0_0 .var "temp", 3 0;
E_0x144048490 .event anyedge, v0x1440485d0_0, v0x144048670_0, v0x1440487d0_0, v0x144048730_0;
S_0x1440489e0 .scope module, "MainDecoder" "MainDecoder" 6 15, 8 1 0, S_0x144047840;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "Jump";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
P_0x144048ba0 .param/l "B_Type" 0 8 16, +C4<00000000000000000000000000000010>;
P_0x144048be0 .param/l "BranchInst" 0 8 23, +C4<00000000000000000000000001100011>;
P_0x144048c20 .param/l "Branch_Type" 0 8 9, +C4<00000000000000000000000000000001>;
P_0x144048c60 .param/l "IR_Type" 0 8 10, +C4<00000000000000000000000000000010>;
P_0x144048ca0 .param/l "I_Type" 0 8 14, +C4<00000000000000000000000000000000>;
P_0x144048ce0 .param/l "I_TypeInst" 0 8 24, +C4<00000000000000000000000000010011>;
P_0x144048d20 .param/l "J_Type" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x144048d60 .param/l "J_TypeInst" 0 8 26, +C4<00000000000000000000000001101111>;
P_0x144048da0 .param/l "LoadInst" 0 8 21, +C4<00000000000000000000000000000011>;
P_0x144048de0 .param/l "Load_Store_Type" 0 8 8, +C4<00000000000000000000000000000000>;
P_0x144048e20 .param/l "R_TypeInst" 0 8 25, +C4<00000000000000000000000000110011>;
P_0x144048e60 .param/l "S_Type" 0 8 15, +C4<00000000000000000000000000000001>;
P_0x144048ea0 .param/l "StoreInst" 0 8 22, +C4<00000000000000000000000000100011>;
v0x144049590_0 .var "ALUOp", 1 0;
v0x144049650_0 .var "ALUSrc", 0 0;
v0x1440496e0_0 .var "Branch", 0 0;
v0x144049770_0 .var "ImmSrc", 1 0;
v0x144049800_0 .var "Jump", 0 0;
v0x1440498a0_0 .var "MemWrite", 0 0;
v0x144049940_0 .var "RegWrite", 0 0;
v0x1440499e0_0 .var "ResultSrc", 1 0;
v0x144049a90_0 .net "opcode", 6 0, L_0x144056d10;  alias, 1 drivers
E_0x144049550 .event anyedge, v0x144049a90_0;
S_0x14404a760 .scope module, "DataMemory" "DataMemory" 3 82, 9 2 0, S_0x1440156b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
P_0x144047a00 .param/l "Width" 0 9 3, +C4<00000000000000000000000000100000>;
v0x14404aa90_0 .net "A", 31 0, L_0x144058090;  alias, 1 drivers
v0x14404ab60_0 .net "CLK", 0 0, v0x144052ce0_0;  alias, 1 drivers
v0x14404abf0_0 .net "RD", 31 0, L_0x144058cf0;  alias, 1 drivers
v0x14404acb0_0 .net "WD", 31 0, L_0x1440579d0;  alias, 1 drivers
v0x14404ad60_0 .net "WE", 0 0, v0x1440498a0_0;  alias, 1 drivers
L_0x148068400 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x14404ae70_0 .net/2u *"_ivl_0", 31 0, L_0x148068400;  1 drivers
v0x14404af00_0 .net *"_ivl_10", 31 0, L_0x1440585e0;  1 drivers
v0x14404afb0_0 .net *"_ivl_12", 7 0, L_0x144058680;  1 drivers
L_0x1480684d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14404b060_0 .net/2u *"_ivl_14", 31 0, L_0x1480684d8;  1 drivers
v0x14404b170_0 .net *"_ivl_16", 31 0, L_0x144058720;  1 drivers
v0x14404b220_0 .net *"_ivl_18", 7 0, L_0x1440587c0;  1 drivers
v0x14404b2d0_0 .net *"_ivl_2", 0 0, L_0x1440583a0;  1 drivers
L_0x148068520 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14404b370_0 .net/2u *"_ivl_20", 31 0, L_0x148068520;  1 drivers
v0x14404b420_0 .net *"_ivl_22", 31 0, L_0x144058860;  1 drivers
v0x14404b4d0_0 .net *"_ivl_24", 7 0, L_0x144058aa0;  1 drivers
v0x14404b580_0 .net *"_ivl_26", 31 0, L_0x144058b40;  1 drivers
L_0x148068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14404b630_0 .net/2u *"_ivl_4", 31 0, L_0x148068448;  1 drivers
v0x14404b7c0_0 .net *"_ivl_6", 7 0, L_0x144058440;  1 drivers
L_0x148068490 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14404b850_0 .net/2u *"_ivl_8", 31 0, L_0x148068490;  1 drivers
v0x14404b900 .array "mem", 0 255, 7 0;
E_0x14404aa50 .event posedge, v0x14404ab60_0;
L_0x1440583a0 .cmp/gt 32, L_0x144058090, L_0x148068400;
L_0x144058440 .array/port v0x14404b900, L_0x1440585e0;
L_0x1440585e0 .arith/sum 32, L_0x144058090, L_0x148068490;
L_0x144058680 .array/port v0x14404b900, L_0x144058720;
L_0x144058720 .arith/sum 32, L_0x144058090, L_0x1480684d8;
L_0x1440587c0 .array/port v0x14404b900, L_0x144058860;
L_0x144058860 .arith/sum 32, L_0x144058090, L_0x148068520;
L_0x144058aa0 .array/port v0x14404b900, L_0x144058090;
L_0x144058b40 .concat [ 8 8 8 8], L_0x144058aa0, L_0x1440587c0, L_0x144058680, L_0x144058440;
L_0x144058cf0 .functor MUXZ 32, L_0x144058b40, L_0x148068448, L_0x1440583a0, C4<>;
S_0x14404ca20 .scope module, "ImmExtnd" "ImmExtnd" 3 64, 10 1 0, S_0x1440156b0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Instr";
    .port_info 1 /INPUT 2 "InstType";
    .port_info 2 /OUTPUT 32 "ImmExt";
P_0x14404cb90 .param/l "B_Type" 0 10 9, +C4<00000000000000000000000000000010>;
P_0x14404cbd0 .param/l "I_Type" 0 10 7, +C4<00000000000000000000000000000000>;
P_0x14404cc10 .param/l "J_Type" 0 10 10, +C4<00000000000000000000000000000011>;
P_0x14404cc50 .param/l "S_Type" 0 10 8, +C4<00000000000000000000000000000001>;
v0x14404cf00_0 .var "ImmExt", 31 0;
v0x14404cfd0_0 .net "InstType", 1 0, v0x144049770_0;  alias, 1 drivers
v0x14404d060_0 .net "Instr", 31 7, L_0x144057e50;  1 drivers
E_0x14404cec0 .event anyedge, v0x144049770_0, v0x14404d060_0;
S_0x14404d110 .scope module, "InstructionMemory" "InstructionMemory" 3 33, 11 1 0, S_0x1440156b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddr";
    .port_info 1 /OUTPUT 32 "inst";
L_0x148068058 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x14404d310_0 .net/2u *"_ivl_0", 31 0, L_0x148068058;  1 drivers
v0x14404d3d0_0 .net *"_ivl_10", 31 0, L_0x144055f80;  1 drivers
v0x14404d470_0 .net *"_ivl_12", 7 0, L_0x1440561c0;  1 drivers
L_0x148068130 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14404d520_0 .net/2u *"_ivl_14", 31 0, L_0x148068130;  1 drivers
v0x14404d5d0_0 .net *"_ivl_16", 31 0, L_0x144056260;  1 drivers
v0x14404d6c0_0 .net *"_ivl_18", 7 0, L_0x1440563d0;  1 drivers
v0x14404d770_0 .net *"_ivl_2", 0 0, L_0x144055d80;  1 drivers
L_0x148068178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14404d810_0 .net/2u *"_ivl_20", 31 0, L_0x148068178;  1 drivers
v0x14404d8c0_0 .net *"_ivl_22", 31 0, L_0x144056470;  1 drivers
v0x14404d9d0_0 .net *"_ivl_24", 7 0, L_0x1440565f0;  1 drivers
v0x14404da80_0 .net *"_ivl_26", 31 0, L_0x144056690;  1 drivers
L_0x1480680a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14404db30_0 .net/2u *"_ivl_4", 31 0, L_0x1480680a0;  1 drivers
v0x14404dbe0_0 .net *"_ivl_6", 7 0, L_0x144055e80;  1 drivers
L_0x1480680e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14404dc90_0 .net/2u *"_ivl_8", 31 0, L_0x1480680e8;  1 drivers
v0x14404dd40_0 .net "inst", 31 0, L_0x144056880;  alias, 1 drivers
v0x14404ddf0 .array "insts", 0 255, 7 0;
v0x14404de90_0 .net "readAddr", 31 0, v0x14404fa20_0;  alias, 1 drivers
L_0x144055d80 .cmp/gt 32, v0x14404fa20_0, L_0x148068058;
L_0x144055e80 .array/port v0x14404ddf0, L_0x144055f80;
L_0x144055f80 .arith/sum 32, v0x14404fa20_0, L_0x1480680e8;
L_0x1440561c0 .array/port v0x14404ddf0, L_0x144056260;
L_0x144056260 .arith/sum 32, v0x14404fa20_0, L_0x148068130;
L_0x1440563d0 .array/port v0x14404ddf0, L_0x144056470;
L_0x144056470 .arith/sum 32, v0x14404fa20_0, L_0x148068178;
L_0x1440565f0 .array/port v0x14404ddf0, v0x14404fa20_0;
L_0x144056690 .concat [ 8 8 8 8], L_0x1440565f0, L_0x1440563d0, L_0x1440561c0, L_0x144055e80;
L_0x144056880 .functor MUXZ 32, L_0x144056690, L_0x1480680a0, L_0x144055d80, C4<>;
S_0x14404e060 .scope module, "MuxALU" "Mux2x1" 3 70, 12 1 0, S_0x1440156b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x14404e1d0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x14404e330_0 .net "A", 31 0, L_0x1440579d0;  alias, 1 drivers
v0x14404e3e0_0 .net "B", 31 0, v0x14404cf00_0;  alias, 1 drivers
v0x14404e470_0 .net "S", 0 0, v0x144049650_0;  alias, 1 drivers
v0x14404e500_0 .net "Y", 31 0, L_0x144057ef0;  alias, 1 drivers
L_0x144057ef0 .functor MUXZ 32, L_0x1440579d0, v0x14404cf00_0, v0x144049650_0, C4<>;
S_0x14404e5e0 .scope module, "MuxPC" "Mux2x1" 3 26, 12 1 0, S_0x1440156b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x14404a920 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x14404e960_0 .net "A", 31 0, L_0x144055c80;  alias, 1 drivers
v0x14404ea30_0 .net "B", 31 0, L_0x144058220;  alias, 1 drivers
v0x14404eac0_0 .net "S", 0 0, L_0x144056be0;  alias, 1 drivers
v0x14404eb50_0 .net "Y", 31 0, L_0x144055af0;  alias, 1 drivers
L_0x144055af0 .functor MUXZ 32, L_0x144055c80, L_0x144058220, L_0x144056be0, C4<>;
S_0x14404ec10 .scope module, "MuxWriteData" "Mux3x1" 3 84, 13 1 0, S_0x1440156b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 2 "S";
    .port_info 4 /OUTPUT 32 "Y";
P_0x14404edd0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
L_0x144058e10 .functor BUFZ 32, v0x14404f390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14404ef70_0 .net "A", 31 0, L_0x144058090;  alias, 1 drivers
v0x14404f060_0 .net "B", 31 0, L_0x144058cf0;  alias, 1 drivers
v0x14404f100_0 .net "C", 31 0, L_0x144055c80;  alias, 1 drivers
v0x14404f1f0_0 .net "S", 1 0, v0x1440499e0_0;  alias, 1 drivers
v0x14404f2c0_0 .net "Y", 31 0, L_0x144058e10;  alias, 1 drivers
v0x14404f390_0 .var "temp", 31 0;
E_0x14404ef00 .event anyedge, v0x1440499e0_0, v0x1440469d0_0, v0x14404abf0_0, v0x144047130_0;
S_0x14404f4a0 .scope module, "ProgramCounter" "ProgramCounter" 3 29, 14 2 0, S_0x1440156b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
P_0x14404f660 .param/l "WIDTH" 0 14 3, +C4<00000000000000000000000000100000>;
v0x14404f7c0_0 .net "clk", 0 0, v0x144052ce0_0;  alias, 1 drivers
v0x14404f870_0 .net "pc_in", 31 0, L_0x144055af0;  alias, 1 drivers
v0x14404f900_0 .net "pc_out", 31 0, v0x14404fa20_0;  alias, 1 drivers
v0x14404f990_0 .net "reset", 0 0, v0x144053070_0;  alias, 1 drivers
v0x14404fa20_0 .var "temp", 31 0;
S_0x14404fb10 .scope module, "RegisterFile" "RegisterFile" 3 52, 15 1 0, S_0x1440156b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "WE3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
P_0x14404fcd0 .param/l "ADDR_WIDTH" 0 15 2, +C4<00000000000000000000000000000101>;
P_0x14404fd10 .param/l "DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v0x14404ffa0_0 .net "A1", 4 0, L_0x144057b70;  1 drivers
v0x144050060_0 .net "A2", 4 0, L_0x144057c10;  1 drivers
v0x144050100_0 .net "A3", 4 0, L_0x144057cb0;  1 drivers
v0x144050190_0 .net "CLK", 0 0, v0x144052ce0_0;  alias, 1 drivers
v0x144050220_0 .net "RD1", 31 0, L_0x1440573f0;  alias, 1 drivers
v0x1440502f0_0 .net "RD2", 31 0, L_0x1440579d0;  alias, 1 drivers
v0x1440503c0_0 .net "WD3", 31 0, L_0x144058e10;  alias, 1 drivers
v0x144050450_0 .net "WE3", 0 0, v0x144049940_0;  alias, 1 drivers
v0x144050520_0 .net *"_ivl_0", 31 0, L_0x144056fb0;  1 drivers
v0x144050630_0 .net *"_ivl_10", 31 0, L_0x144057230;  1 drivers
v0x1440506d0_0 .net *"_ivl_12", 6 0, L_0x1440572d0;  1 drivers
L_0x148068298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x144050780_0 .net *"_ivl_15", 1 0, L_0x148068298;  1 drivers
v0x144050830_0 .net *"_ivl_18", 31 0, L_0x144057580;  1 drivers
L_0x1480682e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1440508e0_0 .net *"_ivl_21", 26 0, L_0x1480682e0;  1 drivers
L_0x148068328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144050990_0 .net/2u *"_ivl_22", 31 0, L_0x148068328;  1 drivers
v0x144050a40_0 .net *"_ivl_24", 0 0, L_0x144057660;  1 drivers
L_0x148068370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144050ae0_0 .net/2u *"_ivl_26", 31 0, L_0x148068370;  1 drivers
v0x144050c70_0 .net *"_ivl_28", 31 0, L_0x1440577c0;  1 drivers
L_0x1480681c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144050d00_0 .net *"_ivl_3", 26 0, L_0x1480681c0;  1 drivers
v0x144050db0_0 .net *"_ivl_30", 6 0, L_0x144057860;  1 drivers
L_0x1480683b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x144050e60_0 .net *"_ivl_33", 1 0, L_0x1480683b8;  1 drivers
L_0x148068208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144050f10_0 .net/2u *"_ivl_4", 31 0, L_0x148068208;  1 drivers
v0x144050fc0_0 .net *"_ivl_6", 0 0, L_0x144057090;  1 drivers
L_0x148068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144051060_0 .net/2u *"_ivl_8", 31 0, L_0x148068250;  1 drivers
v0x144051110_0 .var/i "i", 31 0;
v0x1440511c0 .array "regfile", 0 31, 31 0;
v0x144051560_0 .net "reset", 0 0, v0x144053070_0;  alias, 1 drivers
L_0x144056fb0 .concat [ 5 27 0 0], L_0x144057b70, L_0x1480681c0;
L_0x144057090 .cmp/eq 32, L_0x144056fb0, L_0x148068208;
L_0x144057230 .array/port v0x1440511c0, L_0x1440572d0;
L_0x1440572d0 .concat [ 5 2 0 0], L_0x144057b70, L_0x148068298;
L_0x1440573f0 .functor MUXZ 32, L_0x144057230, L_0x148068250, L_0x144057090, C4<>;
L_0x144057580 .concat [ 5 27 0 0], L_0x144057c10, L_0x1480682e0;
L_0x144057660 .cmp/eq 32, L_0x144057580, L_0x148068328;
L_0x1440577c0 .array/port v0x1440511c0, L_0x144057860;
L_0x144057860 .concat [ 5 2 0 0], L_0x144057c10, L_0x1480683b8;
L_0x1440579d0 .functor MUXZ 32, L_0x1440577c0, L_0x148068370, L_0x144057660, C4<>;
    .scope S_0x14404f4a0;
T_0 ;
    %wait E_0x14404aa50;
    %load/vec4 v0x14404f990_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x14404f870_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x14404fa20_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14404d110;
T_1 ;
    %vpi_call 11 14 "$readmemb", "instructions.txt", v0x14404ddf0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1440489e0;
T_2 ;
    %wait E_0x144049550;
    %load/vec4 v0x144049a90_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0x144049940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x144049650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1440498a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x144049800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1440496e0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x144049590_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x144049770_0, 0, 2;
    %store/vec4 v0x1440499e0_0, 0, 2;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1440499e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144049770_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144049590_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1440496e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144049800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1440498a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144049650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144049940_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1440499e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x144049770_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144049590_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1440496e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144049800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1440498a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144049650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144049940_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1440499e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x144049770_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x144049590_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1440496e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144049800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1440498a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144049650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144049940_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1440499e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144049770_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x144049590_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1440496e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144049800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1440498a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144049650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144049940_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1440499e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144049770_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x144049590_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1440496e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144049800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1440498a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144049650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144049940_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1440499e0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x144049770_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144049590_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1440496e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144049800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1440498a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144049650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144049940_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x144047b70;
T_3 ;
    %wait E_0x144048490;
    %load/vec4 v0x1440485d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x144048670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.12;
T_3.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.12;
T_3.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.12;
T_3.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x144048670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x1440487d0_0;
    %load/vec4 v0x144048730_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
T_3.24 ;
    %jmp T_3.22;
T_3.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.22;
T_3.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.22;
T_3.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.22;
T_3.17 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x144048730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
T_3.26 ;
    %jmp T_3.22;
T_3.19 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x1440488b0_0, 0, 4;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14404fb10;
T_4 ;
    %wait E_0x14404aa50;
    %load/vec4 v0x144051560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144051110_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x144051110_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x144051110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1440511c0, 0, 4;
    %load/vec4 v0x144051110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x144051110_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x144050450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x1440503c0_0;
    %load/vec4 v0x144050100_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1440511c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14404ca20;
T_5 ;
    %wait E_0x14404cec0;
    %load/vec4 v0x14404cfd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14404cf00_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x14404d060_0;
    %parti/s 3, 5, 4;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x14404d060_0;
    %parti/s 5, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14404cf00_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x14404d060_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x14404d060_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14404cf00_0, 0, 32;
T_5.7 ;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x14404d060_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x14404d060_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14404d060_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14404cf00_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x14404d060_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x14404d060_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14404d060_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14404d060_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x14404cf00_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x14404d060_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x14404d060_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14404d060_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14404d060_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x14404cf00_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1440150a0;
T_6 ;
    %wait E_0x144020020;
    %load/vec4 v0x144020060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.0 ;
    %load/vec4 v0x144046a80_0;
    %load/vec4 v0x144046b40_0;
    %add;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.1 ;
    %load/vec4 v0x144046a80_0;
    %load/vec4 v0x144046b40_0;
    %sub;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.2 ;
    %load/vec4 v0x144046a80_0;
    %ix/getv 4, v0x144046b40_0;
    %shiftl 4;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.3 ;
    %load/vec4 v0x144046a80_0;
    %load/vec4 v0x144046b40_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.4 ;
    %load/vec4 v0x144046a80_0;
    %load/vec4 v0x144046b40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.5 ;
    %load/vec4 v0x144046a80_0;
    %load/vec4 v0x144046b40_0;
    %xor;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.6 ;
    %load/vec4 v0x144046a80_0;
    %ix/getv 4, v0x144046b40_0;
    %shiftr 4;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.7 ;
    %load/vec4 v0x144046a80_0;
    %ix/getv 4, v0x144046b40_0;
    %shiftr/s 4;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.8 ;
    %load/vec4 v0x144046a80_0;
    %load/vec4 v0x144046b40_0;
    %or;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.9 ;
    %load/vec4 v0x144046a80_0;
    %load/vec4 v0x144046b40_0;
    %and;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.10 ;
    %load/vec4 v0x144046a80_0;
    %load/vec4 v0x144046b40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.11 ;
    %load/vec4 v0x144046a80_0;
    %load/vec4 v0x144046b40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.17, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.18, 8;
T_6.17 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.18, 8;
 ; End of false expr.
    %blend;
T_6.18;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.12 ;
    %load/vec4 v0x144046b40_0;
    %load/vec4 v0x144046a80_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.13 ;
    %load/vec4 v0x144046a80_0;
    %load/vec4 v0x144046b40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.14 ;
    %load/vec4 v0x144046b40_0;
    %load/vec4 v0x144046a80_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_6.23, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.24, 8;
T_6.23 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.24, 8;
 ; End of false expr.
    %blend;
T_6.24;
    %store/vec4 v0x144046cd0_0, 0, 32;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14404a760;
T_7 ;
    %wait E_0x14404aa50;
    %load/vec4 v0x14404ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x14404acb0_0;
    %split/vec4 8;
    %ix/getv 3, v0x14404aa90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14404b900, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x14404aa90_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14404b900, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x14404aa90_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14404b900, 0, 4;
    %load/vec4 v0x14404aa90_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14404b900, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14404ec10;
T_8 ;
    %wait E_0x14404ef00;
    %load/vec4 v0x14404f1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14404f390_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x14404ef70_0;
    %store/vec4 v0x14404f390_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x14404f060_0;
    %store/vec4 v0x14404f390_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x14404f100_0;
    %store/vec4 v0x14404f390_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x144021200;
T_9 ;
    %vpi_call 2 58 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x144021200 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x144021200;
T_10 ;
    %delay 1000, 0;
    %load/vec4 v0x144052ce0_0;
    %inv;
    %store/vec4 v0x144052ce0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x144021200;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144052ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144053070_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144053070_0, 0, 1;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "tb.v";
    "./RISCV.v";
    "./ALU.v";
    "./Adder.v";
    "./ControlUnit.v";
    "./ALUDecoder.v";
    "./MainDecoder.v";
    "./DataMemory.v";
    "./ImmExtnd.v";
    "./InstructionMemory.v";
    "./Mux2x1.v";
    "./Mux3x1.v";
    "./ProgramCounter.v";
    "./RegisterFile.v";
