// Seed: 1358315128
module module_0 ();
  wire id_1;
  parameter id_2 = -1;
  wor id_3;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd42
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  module_0 modCall_1 ();
  output logic [7:0] id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout reg id_1;
  assign id_9[id_5] = 1;
  assign id_6 = 1;
  wire id_11;
  wire id_12;
  final begin : LABEL_0
    if (1'b0) id_1 = id_10;
  end
endmodule
