boundary constraints 0.06088255540702178
interconnection length 0.06010948044487589
module placement 0.05176198542514365
related modules 0.049234617691225196
simulated annealing 0.04891740233279683
logic modules 0.04693837697013259
module placement problem 0.0460711138677852
feasibility conditions 0.04420533109603823
perturbation 0.04415133373589128
silicon area 0.041895959252920445
sequence pairs 0.04002330344538384
modules 0.0399167230649643
outputs 0.03646726364112013
algorithm 0.03587208714309019
constraints 0.03519161166367925
