;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-130
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT -1, <-10
	SUB -207, <-130
	MOV -1, <-26
	JMN <-127, 100
	DJN -207, @-110
	SUB -207, <-120
	SUB #72, @100
	SUB #72, @201
	SUB #72, @201
	SUB #72, @201
	SPL 0, <-20
	SLT 12, @10
	SUB #-127, 103
	CMP 0, -0
	SUB #-127, 103
	SUB -207, <-180
	SUB -207, <-180
	SPL -702, -10
	SUB <-127, 100
	SUB <-127, 100
	SLT 121, -70
	SLT 121, -70
	ADD #270, <1
	ADD 10, 20
	ADD 10, 20
	SUB @0, @2
	SUB #-62, @201
	ADD #273, @1
	SUB @130, 9
	SLT 12, @10
	SUB -127, 100
	SUB #72, @800
	SPL 12, <10
	ADD 210, 60
	MOV @121, 106
	SUB @0, @2
	DJN @260, @651
	CMP -207, <-120
	SPL 0, <753
	ADD #270, <1
	ADD 10, 20
	SPL 0, <753
	SLT 121, -70
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -7, @-20
	SUB #72, @200
	MOV 0, <-20
	ADD 180, 9
	CMP -207, <-120
	CMP @-127, 500
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	SLT -620, @610
	JMN @12, #201
	JMN @12, #201
	CMP #262, 61
	CMP #262, 61
	SPL 0, -2
	SUB #0, 0
	DAT #0, <332
	SPL 0, <332
	ADD <-30, 9
	SPL 0, <332
	ADD <-30, 9
	SPL 0, <332
	SPL @102, -100
	SUB @120, 606
	SUB #0, -33
	SUB @120, 606
	SUB #0, -33
	SPL 0, <332
	ADD <-30, 9
	MOV 0, <-20
	SUB @120, 606
	SLT @2, @17
	SPL 5
	MOV 0, <-20
	CMP 0, <-20
	SUB @121, 106
	SPL @102, -100
	SUB 0, -0
	SPL @102, -100
	CMP 207, <-120
	MOV -1, <-20
	ADD 200, 60
	SPL 0, <402
	CMP 207, <-120
	CMP -207, <-120
	CMP -207, <-120
