Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Mar 11 10:24:09 2019
| Host         : seychelles running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command      : report_timing_summary -max_paths 10 -file PmodJSTK_Demo_timing_summary_routed.rpt -pb PmodJSTK_Demo_timing_summary_routed.pb -rpx PmodJSTK_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodJSTK_Demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: DispCtrl/DCLK_reg/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genSndRec/CLKOUT_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 309 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.078        0.000                      0                  170        0.048        0.000                      0                  170        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.078        0.000                      0                  170        0.048        0.000                      0                  170        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 2.150ns (43.673%)  route 2.773ns (56.327%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.611     5.213    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     5.669 r  genSndRec/clkCount_reg[8]/Q
                         net (fo=2, routed)           0.910     6.580    genSndRec/clkCount_reg[8]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.704 f  genSndRec/CLKOUT_i_6/O
                         net (fo=1, routed)           1.017     7.720    genSndRec/CLKOUT_i_6_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.845     8.690    genSndRec/CLKOUT_i_2_n_0
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.124     8.814 r  genSndRec/clkCount[0]_i_6/O
                         net (fo=1, routed)           0.000     8.814    genSndRec/clkCount[0]_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.346 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.460    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  genSndRec/clkCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    genSndRec/clkCount_reg[16]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.136 r  genSndRec/clkCount_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.136    genSndRec/clkCount_reg[20]_i_1_n_6
    SLICE_X57Y103        FDCE                                         r  genSndRec/clkCount_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.489    14.911    genSndRec/CLK_0
    SLICE_X57Y103        FDCE                                         r  genSndRec/clkCount_reg[21]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X57Y103        FDCE (Setup_fdce_C_D)        0.062    15.214    genSndRec/clkCount_reg[21]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 2.129ns (43.431%)  route 2.773ns (56.569%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.611     5.213    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     5.669 r  genSndRec/clkCount_reg[8]/Q
                         net (fo=2, routed)           0.910     6.580    genSndRec/clkCount_reg[8]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.704 f  genSndRec/CLKOUT_i_6/O
                         net (fo=1, routed)           1.017     7.720    genSndRec/CLKOUT_i_6_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.845     8.690    genSndRec/CLKOUT_i_2_n_0
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.124     8.814 r  genSndRec/clkCount[0]_i_6/O
                         net (fo=1, routed)           0.000     8.814    genSndRec/clkCount[0]_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.346 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.460    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  genSndRec/clkCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    genSndRec/clkCount_reg[16]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  genSndRec/clkCount_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.115    genSndRec/clkCount_reg[20]_i_1_n_4
    SLICE_X57Y103        FDCE                                         r  genSndRec/clkCount_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.489    14.911    genSndRec/CLK_0
    SLICE_X57Y103        FDCE                                         r  genSndRec/clkCount_reg[23]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X57Y103        FDCE (Setup_fdce_C_D)        0.062    15.214    genSndRec/clkCount_reg[23]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 2.055ns (42.564%)  route 2.773ns (57.436%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.611     5.213    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     5.669 r  genSndRec/clkCount_reg[8]/Q
                         net (fo=2, routed)           0.910     6.580    genSndRec/clkCount_reg[8]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.704 f  genSndRec/CLKOUT_i_6/O
                         net (fo=1, routed)           1.017     7.720    genSndRec/CLKOUT_i_6_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.845     8.690    genSndRec/CLKOUT_i_2_n_0
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.124     8.814 r  genSndRec/clkCount[0]_i_6/O
                         net (fo=1, routed)           0.000     8.814    genSndRec/clkCount[0]_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.346 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.460    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  genSndRec/clkCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    genSndRec/clkCount_reg[16]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.041 r  genSndRec/clkCount_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.041    genSndRec/clkCount_reg[20]_i_1_n_5
    SLICE_X57Y103        FDCE                                         r  genSndRec/clkCount_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.489    14.911    genSndRec/CLK_0
    SLICE_X57Y103        FDCE                                         r  genSndRec/clkCount_reg[22]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X57Y103        FDCE (Setup_fdce_C_D)        0.062    15.214    genSndRec/clkCount_reg[22]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 2.039ns (42.373%)  route 2.773ns (57.627%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.611     5.213    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     5.669 r  genSndRec/clkCount_reg[8]/Q
                         net (fo=2, routed)           0.910     6.580    genSndRec/clkCount_reg[8]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.704 f  genSndRec/CLKOUT_i_6/O
                         net (fo=1, routed)           1.017     7.720    genSndRec/CLKOUT_i_6_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.845     8.690    genSndRec/CLKOUT_i_2_n_0
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.124     8.814 r  genSndRec/clkCount[0]_i_6/O
                         net (fo=1, routed)           0.000     8.814    genSndRec/clkCount[0]_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.346 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.460    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  genSndRec/clkCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    genSndRec/clkCount_reg[16]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.025 r  genSndRec/clkCount_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.025    genSndRec/clkCount_reg[20]_i_1_n_7
    SLICE_X57Y103        FDCE                                         r  genSndRec/clkCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.489    14.911    genSndRec/CLK_0
    SLICE_X57Y103        FDCE                                         r  genSndRec/clkCount_reg[20]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X57Y103        FDCE (Setup_fdce_C_D)        0.062    15.214    genSndRec/clkCount_reg[20]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 2.036ns (42.337%)  route 2.773ns (57.663%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.611     5.213    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     5.669 r  genSndRec/clkCount_reg[8]/Q
                         net (fo=2, routed)           0.910     6.580    genSndRec/clkCount_reg[8]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.704 f  genSndRec/CLKOUT_i_6/O
                         net (fo=1, routed)           1.017     7.720    genSndRec/CLKOUT_i_6_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.845     8.690    genSndRec/CLKOUT_i_2_n_0
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.124     8.814 r  genSndRec/clkCount[0]_i_6/O
                         net (fo=1, routed)           0.000     8.814    genSndRec/clkCount[0]_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.346 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.460    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.022 r  genSndRec/clkCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.022    genSndRec/clkCount_reg[16]_i_1_n_6
    SLICE_X57Y102        FDCE                                         r  genSndRec/clkCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.490    14.912    genSndRec/CLK_0
    SLICE_X57Y102        FDCE                                         r  genSndRec/clkCount_reg[17]/C
                         clock pessimism              0.276    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X57Y102        FDCE (Setup_fdce_C_D)        0.062    15.215    genSndRec/clkCount_reg[17]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 2.015ns (42.084%)  route 2.773ns (57.916%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.611     5.213    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     5.669 r  genSndRec/clkCount_reg[8]/Q
                         net (fo=2, routed)           0.910     6.580    genSndRec/clkCount_reg[8]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.704 f  genSndRec/CLKOUT_i_6/O
                         net (fo=1, routed)           1.017     7.720    genSndRec/CLKOUT_i_6_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.845     8.690    genSndRec/CLKOUT_i_2_n_0
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.124     8.814 r  genSndRec/clkCount[0]_i_6/O
                         net (fo=1, routed)           0.000     8.814    genSndRec/clkCount[0]_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.346 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.460    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.001 r  genSndRec/clkCount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.001    genSndRec/clkCount_reg[16]_i_1_n_4
    SLICE_X57Y102        FDCE                                         r  genSndRec/clkCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.490    14.912    genSndRec/CLK_0
    SLICE_X57Y102        FDCE                                         r  genSndRec/clkCount_reg[19]/C
                         clock pessimism              0.276    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X57Y102        FDCE (Setup_fdce_C_D)        0.062    15.215    genSndRec/clkCount_reg[19]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.941ns (41.175%)  route 2.773ns (58.825%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.611     5.213    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     5.669 r  genSndRec/clkCount_reg[8]/Q
                         net (fo=2, routed)           0.910     6.580    genSndRec/clkCount_reg[8]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.704 f  genSndRec/CLKOUT_i_6/O
                         net (fo=1, routed)           1.017     7.720    genSndRec/CLKOUT_i_6_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.845     8.690    genSndRec/CLKOUT_i_2_n_0
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.124     8.814 r  genSndRec/clkCount[0]_i_6/O
                         net (fo=1, routed)           0.000     8.814    genSndRec/clkCount[0]_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.346 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.460    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  genSndRec/clkCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.927    genSndRec/clkCount_reg[16]_i_1_n_5
    SLICE_X57Y102        FDCE                                         r  genSndRec/clkCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.490    14.912    genSndRec/CLK_0
    SLICE_X57Y102        FDCE                                         r  genSndRec/clkCount_reg[18]/C
                         clock pessimism              0.276    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X57Y102        FDCE (Setup_fdce_C_D)        0.062    15.215    genSndRec/clkCount_reg[18]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.925ns (40.975%)  route 2.773ns (59.025%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.611     5.213    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     5.669 r  genSndRec/clkCount_reg[8]/Q
                         net (fo=2, routed)           0.910     6.580    genSndRec/clkCount_reg[8]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.704 f  genSndRec/CLKOUT_i_6/O
                         net (fo=1, routed)           1.017     7.720    genSndRec/CLKOUT_i_6_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.845     8.690    genSndRec/CLKOUT_i_2_n_0
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.124     8.814 r  genSndRec/clkCount[0]_i_6/O
                         net (fo=1, routed)           0.000     8.814    genSndRec/clkCount[0]_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.346 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.460    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.911 r  genSndRec/clkCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.911    genSndRec/clkCount_reg[16]_i_1_n_7
    SLICE_X57Y102        FDCE                                         r  genSndRec/clkCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.490    14.912    genSndRec/CLK_0
    SLICE_X57Y102        FDCE                                         r  genSndRec/clkCount_reg[16]/C
                         clock pessimism              0.276    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X57Y102        FDCE (Setup_fdce_C_D)        0.062    15.215    genSndRec/clkCount_reg[16]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.922ns (40.937%)  route 2.773ns (59.063%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.611     5.213    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     5.669 r  genSndRec/clkCount_reg[8]/Q
                         net (fo=2, routed)           0.910     6.580    genSndRec/clkCount_reg[8]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.704 f  genSndRec/CLKOUT_i_6/O
                         net (fo=1, routed)           1.017     7.720    genSndRec/CLKOUT_i_6_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.845     8.690    genSndRec/CLKOUT_i_2_n_0
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.124     8.814 r  genSndRec/clkCount[0]_i_6/O
                         net (fo=1, routed)           0.000     8.814    genSndRec/clkCount[0]_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.346 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.460    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.908 r  genSndRec/clkCount_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.908    genSndRec/clkCount_reg[12]_i_1__0_n_6
    SLICE_X57Y101        FDCE                                         r  genSndRec/clkCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.490    14.912    genSndRec/CLK_0
    SLICE_X57Y101        FDCE                                         r  genSndRec/clkCount_reg[13]/C
                         clock pessimism              0.276    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X57Y101        FDCE (Setup_fdce_C_D)        0.062    15.215    genSndRec/clkCount_reg[13]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 1.901ns (40.672%)  route 2.773ns (59.328%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.611     5.213    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.456     5.669 r  genSndRec/clkCount_reg[8]/Q
                         net (fo=2, routed)           0.910     6.580    genSndRec/clkCount_reg[8]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.704 f  genSndRec/CLKOUT_i_6/O
                         net (fo=1, routed)           1.017     7.720    genSndRec/CLKOUT_i_6_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.845     8.690    genSndRec/CLKOUT_i_2_n_0
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.124     8.814 r  genSndRec/clkCount[0]_i_6/O
                         net (fo=1, routed)           0.000     8.814    genSndRec/clkCount[0]_i_6_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.346 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.460    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.887 r  genSndRec/clkCount_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.887    genSndRec/clkCount_reg[12]_i_1__0_n_4
    SLICE_X57Y101        FDCE                                         r  genSndRec/clkCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.490    14.912    genSndRec/CLK_0
    SLICE_X57Y101        FDCE                                         r  genSndRec/clkCount_reg[15]/C
                         clock pessimism              0.276    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X57Y101        FDCE (Setup_fdce_C_D)        0.062    15.215    genSndRec/clkCount_reg[15]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.377%)  route 0.236ns (62.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.484    DispCtrl/BtoBCD/CLK_0
    SLICE_X52Y97         FDCE                                         r  DispCtrl/BtoBCD/tmpSR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  DispCtrl/BtoBCD/tmpSR_reg[15]/Q
                         net (fo=4, routed)           0.236     1.862    DispCtrl/BtoBCD/L[15]
    SLICE_X50Y98         FDCE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.836     2.001    DispCtrl/BtoBCD/CLK_0
    SLICE_X50Y98         FDCE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[3]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X50Y98         FDCE (Hold_fdce_C_D)         0.063     1.813    DispCtrl/BtoBCD/BCDOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.391%)  route 0.269ns (65.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.484    DispCtrl/BtoBCD/CLK_0
    SLICE_X52Y97         FDCE                                         r  DispCtrl/BtoBCD/tmpSR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  DispCtrl/BtoBCD/tmpSR_reg[14]/Q
                         net (fo=4, routed)           0.269     1.894    DispCtrl/BtoBCD/L[14]
    SLICE_X50Y96         FDCE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.835     2.000    DispCtrl/BtoBCD/CLK_0
    SLICE_X50Y96         FDCE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[2]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.059     1.808    DispCtrl/BtoBCD/BCDOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.130%)  route 0.277ns (59.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.484    DispCtrl/BtoBCD/CLK_0
    SLICE_X51Y96         FDCE                                         r  DispCtrl/BtoBCD/tmpSR_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  DispCtrl/BtoBCD/tmpSR_reg[19]/Q
                         net (fo=4, routed)           0.277     1.903    DispCtrl/BtoBCD/tmpSR_reg_n_0_[19]
    SLICE_X53Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.948 r  DispCtrl/BtoBCD/tmpSR[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.948    DispCtrl/BtoBCD/tmpSR[20]
    SLICE_X53Y98         FDCE                                         r  DispCtrl/BtoBCD/tmpSR_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.835     2.000    DispCtrl/BtoBCD/CLK_0
    SLICE_X53Y98         FDCE                                         r  DispCtrl/BtoBCD/tmpSR_reg[20]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X53Y98         FDCE (Hold_fdce_C_D)         0.091     1.840    DispCtrl/BtoBCD/tmpSR_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.858%)  route 0.281ns (60.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.484    DispCtrl/BtoBCD/CLK_0
    SLICE_X52Y99         FDCE                                         r  DispCtrl/BtoBCD/tmpSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  DispCtrl/BtoBCD/tmpSR_reg[1]/Q
                         net (fo=1, routed)           0.281     1.906    DispCtrl/BtoBCD/tmpSR_reg_n_0_[1]
    SLICE_X52Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.951 r  DispCtrl/BtoBCD/tmpSR[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.951    DispCtrl/BtoBCD/tmpSR[2]
    SLICE_X52Y101        FDCE                                         r  DispCtrl/BtoBCD/tmpSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.828     1.994    DispCtrl/BtoBCD/CLK_0
    SLICE_X52Y101        FDCE                                         r  DispCtrl/BtoBCD/tmpSR_reg[2]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDCE (Hold_fdce_C_D)         0.091     1.839    DispCtrl/BtoBCD/tmpSR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 genSndRec/clkCount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.499%)  route 0.171ns (32.501%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.485    genSndRec/CLK_0
    SLICE_X57Y99         FDCE                                         r  genSndRec/clkCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  genSndRec/clkCount_reg[7]/Q
                         net (fo=2, routed)           0.170     1.797    genSndRec/clkCount_reg[7]
    SLICE_X57Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  genSndRec/clkCount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.842    genSndRec/clkCount[4]_i_2_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.957 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.957    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.011 r  genSndRec/clkCount_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.011    genSndRec/clkCount_reg[8]_i_1__0_n_7
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.830     1.995    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[8]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    genSndRec/clkCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.194%)  route 0.343ns (64.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.559     1.478    DispCtrl/BtoBCD/CLK_0
    SLICE_X52Y100        FDCE                                         r  DispCtrl/BtoBCD/tmpSR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  DispCtrl/BtoBCD/tmpSR_reg[9]/Q
                         net (fo=1, routed)           0.343     1.962    DispCtrl/BtoBCD/tmpSR_reg_n_0_[9]
    SLICE_X51Y99         LUT4 (Prop_lut4_I3_O)        0.045     2.007 r  DispCtrl/BtoBCD/tmpSR[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.007    DispCtrl/BtoBCD/tmpSR[10]
    SLICE_X51Y99         FDCE                                         r  DispCtrl/BtoBCD/tmpSR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.836     2.001    DispCtrl/BtoBCD/CLK_0
    SLICE_X51Y99         FDCE                                         r  DispCtrl/BtoBCD/tmpSR_reg[10]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X51Y99         FDCE (Hold_fdce_C_D)         0.092     1.847    DispCtrl/BtoBCD/tmpSR_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 genSndRec/clkCount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.165%)  route 0.171ns (31.835%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.485    genSndRec/CLK_0
    SLICE_X57Y99         FDCE                                         r  genSndRec/clkCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  genSndRec/clkCount_reg[7]/Q
                         net (fo=2, routed)           0.170     1.797    genSndRec/clkCount_reg[7]
    SLICE_X57Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  genSndRec/clkCount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.842    genSndRec/clkCount[4]_i_2_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.957 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.957    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.022 r  genSndRec/clkCount_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.022    genSndRec/clkCount_reg[8]_i_1__0_n_5
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.830     1.995    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[10]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    genSndRec/clkCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.490%)  route 0.353ns (65.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.564     1.483    DispCtrl/BtoBCD/CLK_0
    SLICE_X53Y96         FDCE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/Q
                         net (fo=25, routed)          0.353     1.978    DispCtrl/BtoBCD/STATE[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.023 r  DispCtrl/BtoBCD/tmpSR[18]_i_1__0/O
                         net (fo=1, routed)           0.000     2.023    DispCtrl/BtoBCD/tmpSR[18]
    SLICE_X51Y96         FDCE                                         r  DispCtrl/BtoBCD/tmpSR_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.835     2.000    DispCtrl/BtoBCD/CLK_0
    SLICE_X51Y96         FDCE                                         r  DispCtrl/BtoBCD/tmpSR_reg[18]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.092     1.841    DispCtrl/BtoBCD/tmpSR_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 genSndRec/clkCount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.581%)  route 0.171ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.485    genSndRec/CLK_0
    SLICE_X57Y99         FDCE                                         r  genSndRec/clkCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  genSndRec/clkCount_reg[7]/Q
                         net (fo=2, routed)           0.170     1.797    genSndRec/clkCount_reg[7]
    SLICE_X57Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  genSndRec/clkCount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.842    genSndRec/clkCount[4]_i_2_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.957 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.957    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.047 r  genSndRec/clkCount_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.047    genSndRec/clkCount_reg[8]_i_1__0_n_4
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.830     1.995    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[11]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    genSndRec/clkCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 genSndRec/clkCount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.581%)  route 0.171ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.485    genSndRec/CLK_0
    SLICE_X57Y99         FDCE                                         r  genSndRec/clkCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  genSndRec/clkCount_reg[7]/Q
                         net (fo=2, routed)           0.170     1.797    genSndRec/clkCount_reg[7]
    SLICE_X57Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  genSndRec/clkCount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.842    genSndRec/clkCount[4]_i_2_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.957 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.957    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.047 r  genSndRec/clkCount_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.047    genSndRec/clkCount_reg[8]_i_1__0_n_6
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.830     1.995    genSndRec/CLK_0
    SLICE_X57Y100        FDCE                                         r  genSndRec/clkCount_reg[9]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    genSndRec/clkCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    DispCtrl/BtoBCD/BCDOUT_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    DispCtrl/BtoBCD/BCDOUT_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98    DispCtrl/BtoBCD/BCDOUT_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98    DispCtrl/BtoBCD/BCDOUT_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    DispCtrl/BtoBCD/BCDOUT_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    DispCtrl/BtoBCD/BCDOUT_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98    DispCtrl/BtoBCD/BCDOUT_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    DispCtrl/BtoBCD/BCDOUT_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    DispCtrl/BtoBCD/BCDOUT_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   DispCtrl/BtoBCD/tmpSR_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   DispCtrl/BtoBCD/tmpSR_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   DispCtrl/BtoBCD/tmpSR_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   DispCtrl/BtoBCD/tmpSR_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   DispCtrl/BtoBCD/tmpSR_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    PmodJSTK_Int/SerialClock/CLKOUT_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    PmodJSTK_Int/SerialClock/clkCount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    PmodJSTK_Int/SerialClock/clkCount_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y98    genSndRec/clkCount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y98    genSndRec/clkCount_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y98    genSndRec/clkCount_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y98    genSndRec/clkCount_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y99    genSndRec/clkCount_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y99    genSndRec/clkCount_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y99    genSndRec/clkCount_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y99    genSndRec/clkCount_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    DispCtrl/BtoBCD/BCDOUT_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    DispCtrl/BtoBCD/BCDOUT_reg[0]/C



