============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/TD/bin/run.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     sean
   Run Date =   Thu Nov  6 13:14:15 2025

   Run on =     LAPTOP-18IJM237
============================================================
RUN-1002 : start command "import_device ph1_180.db -package PH1A180SFG676 -speed 2"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  P7/L8/N8/R6/R7  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_180.db -package PH1A180SFG676 -speed 2" in  5.568242s wall, 3.671875s user + 0.218750s system = 3.890625s CPU (69.9%)

RUN-1004 : used memory is 1192 MB, reserved memory is 1195 MB, peak memory is 1192 MB
RUN-1002 : start command "open_project imx_face_udp.prj -noanalyze"
RUN-1002 : start command "import_db ../syn_1/imx_face_udp_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db ../syn_1/imx_face_udp_gate.db" in  2.940968s wall, 1.531250s user + 0.109375s system = 1.640625s CPU (55.8%)

RUN-1004 : used memory is 1791 MB, reserved memory is 1791 MB, peak memory is 1791 MB
RUN-1002 : start command "commit_param -step place"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :       Parameters      |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :         effort        |   medium   |      medium      |        
RUN-1001 :     hfn_opt_effort    |   medium   |      medium      |        
RUN-1001 :    logic_level_opt    |    off     |       off        |        
RUN-1001 :   macro_performance   |    auto    |       auto       |        
RUN-1001 :       max_fanout      |   999999   |      999999      |        
RUN-1001 :       opt_timing      |   medium   |      medium      |        
RUN-1001 :     post_place_opt    |    auto    |       auto       |        
RUN-1001 :      pr_strategy      |     1      |        1         |        
RUN-1001 :   preplace_floorplan  |    off     |       off        |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "insert_debugger ../../chip_debugger"
RUN-1002 : start command "config_chipwatcher ../../chip_debugger/user.cwc"
KIT-5635 WARNING: chipwatcher was created with earlier version 3.01 and user configuration cannot be read, probe may need to be added again.
RUN-1002 : start command "update_timing"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 2.0000 -phase 17 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 8.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -divide_by 2.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 5.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[2]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 2.8000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[3]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -divide_by 1.0429 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[3]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[4]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 1.4286 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[4]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
USR-6136 CRITICAL-WARNING: 'derive_pll_clocks' is obsolete. Please use 'derive_clocks' instead, which handles more types of clock deriving resources. 
Launching timing wizard will update this command automatically.
5.000000
27.999000
6.000000
5.000000
RUN-1003 : finish command "start_timer" in  15.928286s wall, 15.671875s user + 0.171875s system = 15.843750s CPU (99.5%)

RUN-1004 : used memory is 2835 MB, reserved memory is 2834 MB, peak memory is 2835 MB
TMR-2502 : Net delay update with mode: Synthesized
USR-6133 CRITICAL-WARNING: Clock definition problem: primary clock rx_clk is defined on internal clock network. Please use create_generated_clock instead.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 Similar messages will be suppressed.
RUN-1003 : finish command "update_timing" in  19.921549s wall, 19.640625s user + 0.187500s system = 19.828125s CPU (99.5%)

RUN-1004 : used memory is 2835 MB, reserved memory is 2834 MB, peak memory is 2835 MB
KIT-1004 : Chipwatcher code = 0001010111101111
KIT-1004 : import watcher inst auto_created_cwc1 completed, there are 68 view node(s), 489 trigger net(s), 489 data net(s).
KIT-1004 : import watcher inst auto_created_cwc2 completed, there are 13 view node(s), 69 trigger net(s), 69 data net(s).
KIT-1004 : import watcher inst auto_created_cwc3 completed, there are 4 view node(s), 34 trigger net(s), 34 data net(s).
RUN-1003 : finish command "config_chipwatcher ../../chip_debugger/user.cwc" in  19.961773s wall, 19.687500s user + 0.187500s system = 19.875000s CPU (99.6%)

RUN-1004 : used memory is 2835 MB, reserved memory is 2834 MB, peak memory is 2835 MB
RUN-1002 : start command "compile_watcher"
KIT-5626 WARNING: ChipWatcher fails to identify the launching clock for net uidbuf_u0/W_FS, maybe it is clock net, timing undriven or another unexpected scenario, please specify a trigger clock net manually.
KIT-5626 WARNING: ChipWatcher fails to identify the launching clock for net uidbuf_u0/fram_end, maybe it is clock net, timing undriven or another unexpected scenario, please specify a trigger clock net manually.
KIT-5626 WARNING: ChipWatcher fails to identify the launching clock for net uidbuf_u0/r_tlast, maybe it is clock net, timing undriven or another unexpected scenario, please specify a trigger clock net manually.
KIT-1004 : Ooc flow for module top_debug_hub is running...
RUN-1002 : start command "import_db -mode ooc cw/debug_hub/top_debug_hub_ooc.db"
USR-1600 : Load OOC design OOC Model: top_debug_hub .
RUN-1001 : Import OOC design success TD_VERSION=6.2.168116 , DB_VERSION=46207
KIT-1004 : Ooc flow for module auto_created_cwc1 is running...
RUN-1002 : start command "import_db -mode ooc cw/auto_created_cwc1/auto_created_cwc1_ooc.db"
USR-1600 : Load OOC design OOC Model: auto_created_cwc1 .
RUN-1001 : Import OOC design success TD_VERSION=6.2.168116 , DB_VERSION=46207
KIT-1004 : Ooc flow for module auto_created_cwc2 is running...
RUN-1002 : start command "import_db -mode ooc cw/auto_created_cwc2/auto_created_cwc2_ooc.db"
USR-1600 : Load OOC design OOC Model: auto_created_cwc2 .
RUN-1001 : Import OOC design success TD_VERSION=6.2.168116 , DB_VERSION=46207
KIT-1004 : Ooc flow for module auto_created_cwc3 is running...
RUN-1002 : start command "import_db -mode ooc cw/auto_created_cwc3/auto_created_cwc3_ooc.db"
USR-1600 : Load OOC design OOC Model: auto_created_cwc3 .
RUN-1001 : Import OOC design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "compile_watcher" in  72.376402s wall, 1.265625s user + 0.125000s system = 1.390625s CPU (1.9%)

RUN-1004 : used memory is 2836 MB, reserved memory is 2835 MB, peak memory is 2836 MB
RUN-1002 : start command "pack -eco"
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Stage 1 | Legalize Phy Inst
SYN-1011 : Flatten model system_top
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst" LOCATION="X113Y79Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst" LOCATION="X113Y40Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" LOCATION="X113Y40Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes" LOCATION="X113Y0Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" LOCATION="X97Y40Z0"
SYN-1001 : ADC: Instance "u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO" LOCATION="X5Y0Z0"
SYN-1001 : End Stage 1 | Legalize Phy Inst; Time: 0.508508s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (98.3%); Memory(MB): used = 2836, reserved = 2835, peak = 2836;

RUN-1003 : finish command "insert_debugger ../../chip_debugger" in  92.905461s wall, 21.500000s user + 0.312500s system = 21.812500s CPU (23.5%)

RUN-1004 : used memory is 2836 MB, reserved memory is 2835 MB, peak memory is 2836 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
PHY-3001 : Placer runs in 16 thread(s).
PHY-1001 : Stage 1 | Initialize Design
PHY-1001 : Stage 1.1 | Build Design
PHY-1001 : 28980 luts, 59981 seqs, 1120 mslices, 11475 lslices, 90 pads(hr:17 hp:73), 137 brams, 74 dsps
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model system_top
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst" LOCATION="X113Y79Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst" LOCATION="X113Y40Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" LOCATION="X113Y40Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes" LOCATION="X113Y0Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" LOCATION="X97Y40Z0"
SYN-1001 : ADC: Instance "u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO" LOCATION="X5Y0Z0"
PHY-1001 : Remove keep and sweep redundant instances ...
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][6]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][5]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][4]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][3]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][2]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][1]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][0]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[1][6]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[1][5]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[1][4]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 Similar messages will be suppressed.
SYN-4036 : The kept net uidbuf_u0/W_FS is useless
SYN-7511 WARNING: lut1 "uidbuf_u0/W_wren_ri_syn_6" was created because of directive on signal in file "../../uisrc/03_ip/uifdmadbuf/uidbuf.v(143)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "uidbuf_u0/fram_end_syn_5" was created because of directive on signal in file "../../uisrc/03_ip/uifdmadbuf/uidbuf.v(482)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-4036 : The kept net uidbuf_u0/fram_end is useless
SYN-7511 WARNING: lut1 "uidbuf_u0/r_tlast_syn_5" was created because of directive on signal in file "../../uisrc/03_ip/uifdmadbuf/uidbuf.v(480)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-4036 : The kept net uidbuf_u0/r_tlast is useless
PHY-1001 : 26803 luts, 56994 seqs, 1112 mslices, 11458 lslices, 90 pads(hr:17 hp:73), 137 brams, 74 dsps
PHY-1001 : End Stage 1.1 | Build Design; Time: 1.260843s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (97.9%); Memory(MB): used = 2836, reserved = 2835, peak = 2836;

PHY-1001 : Stage 1.2 | Optimize Design
OPT-1001 : Stage 1.2.1 | Simplify Lut
OPT-1001 : End Stage 1.2.1 | Simplify Lut; Time: 0.234615s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.9%); Memory(MB): used = 2837, reserved = 2835, peak = 2837;

OPT-1001 : Stage 1.2.2 | Sweep
OPT-1001 : End Stage 1.2.2 | Sweep; Time: 0.108835s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.5%); Memory(MB): used = 2837, reserved = 2835, peak = 2837;

OPT-1001 : Stage 1.2.3 | Merge Lut
OPT-1001 : Start remap optimization ...
RUN-1001 :   Added 0 lut1 for undup drivers
OPT-1001 : skip lut merge since lut number 26800 is similar to or less than reg number 56994
OPT-1001 : End Stage 1.2.3 | Merge Lut; Time: 0.349951s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (98.2%); Memory(MB): used = 2837, reserved = 2835, peak = 2837;

OPT-1001 : Stage 1.2.4 | Synthesize High-fanout Net
OPT-1001 : Start high-fanout net optimization in pre-place flow with medium effort ...
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |         0          
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        TOTAL       |      0      |         0          
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  0.000986s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Current memory(MB): used = 2837, reserved = 2835, peak = 2837.
OPT-1001 : End Stage 1.2.4 | Synthesize High-fanout Net; Time: 0.001676s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 2837, reserved = 2835, peak = 2837;

OPT-1001 : End physical optimization;  0.696764s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (98.7%)

PHY-1001 : End Stage 1.2 | Optimize Design; Time: 0.697573s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (98.6%); Memory(MB): used = 2837, reserved = 2835, peak = 2837;

PHY-1001 : Stage 1.3 | Initialize Clock
PHY-1001 : Start to synthesize physical clock networks.
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  13.733998s wall, 13.656250s user + 0.031250s system = 13.687500s CPU (99.7%)

RUN-1004 : used memory is 3345 MB, reserved memory is 3349 MB, peak memory is 3345 MB
PHY-5060 CRITICAL-WARNING: Clock net candidate u_uicfg_imx415/uii2c_inst/scl_clk has mixed fanouts of 1 clock pins; 2 data/ctrl pins. Please check connection of the net in design.
PHY-5060 CRITICAL-WARNING: Clock net candidate S_hs_rx_clk_syn_5 has mixed fanouts of 37455 clock pins; 1 data/ctrl pins. Please check connection of the net in design.
PHY-1001 : Populate physical database on model system_top.
RUN-1001 : There are total 96954 instances
RUN-0007 : 26800 luts, 56994 seqs, 1112 mslices, 11458 lslices, 90 pads(hr:17 hp:73), 137 brams, 74 dsps
RUN-1001 : There are total 136628 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 96042 nets have 2 pins
RUN-1001 : 34517 nets have [3 - 5] pins
RUN-1001 : 4369 nets have [6 - 10] pins
RUN-1001 : 886 nets have [11 - 20] pins
RUN-1001 : 728 nets have [21 - 99] pins
RUN-1001 : 83 nets have 100+ pins
PHY-1001 : Start to check user instance location assignments; please refer to ADC constraint.
PHY-1001 : End Stage 1.3 | Initialize Clock; Time: 20.227325s wall, 20.093750s user + 0.046875s system = 20.140625s CPU (99.6%); Memory(MB): used = 3345, reserved = 3349, peak = 3345;

PHY-1001 : End Stage 1 | Initialize Design; Time: 22.346619s wall, 22.156250s user + 0.062500s system = 22.218750s CPU (99.4%); Memory(MB): used = 3345, reserved = 3349, peak = 3345;

PHY-1001 : Stage 2 | Global Placement
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : -------------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : -------------------------------------
RUN-1001 :   No   |  No   |  No   |    33002    
RUN-1001 :   No   |  No   |  Yes  |    6360     
RUN-1001 :   No   |  Yes  |  No   |     256     
RUN-1001 :   Yes  |  No   |  No   |    1722     
RUN-1001 :   Yes  |  No   |  Yes  |    15827    
RUN-1001 :   Yes  |  Yes  |  No   |    1235     
RUN-1001 : -------------------------------------
RUN-1001 : Control Group Statistic
RUN-1001 : -----------------------------
RUN-1001 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-1001 : -----------------------------
RUN-1001 :    11   |  336  |     69     
RUN-1001 : -----------------------------
RUN-0007 : Control Set = 417
PHY-1001 : Stage 2.1 | Place Fixed Instances
PHY-1001 : Processing 8 clock pins of DDR instance u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x113y40z0.
PHY-1001 :   Placement of ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3; location = x113y59z1.
PHY-1001 :   Placement of ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2; location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x113y0z0.
PHY-1001 :   Placement of ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5; location = x113y19z1.
PHY-1001 :   Placement of ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4; location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 : DDR MLCLK topology u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0.
PHY-1001 :   Driver: PH1_PHY_PLL u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1], user location :X113Y79Z0.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0, sectorID = 1.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0, sectorID = 0.
PHY-1001 : Placement of MLCLK instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0; location = x113y59z0,  sectorID = 1.
PHY-1001 : DDR MLCLK topology u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1.
PHY-1001 :   Driver: PH1_PHY_PLL u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2], user location :X113Y79Z0.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1, sectorID = 1.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1, sectorID = 0.
PHY-1001 : Placement of MLCLK instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1; location = x113y59z1,  sectorID = 1.
PHY-5016 WARNING: PLL clkc is not driving a clock-capable IO.
PHY-5016 WARNING: PLL clkc is driving an IO without location.
PHY-5016 WARNING: PLL clkc is not driving a clock-capable IO.
PHY-5016 WARNING: PLL clkc is driving an IO without location.
PHY-1001 : Internal bound Intnl_0_40_53_40 is being created by clock I_rx_clk through SCLK.
PHY-1001 : Internal bound Intnl_53_40_61_40 is being created by clock u_ddr_phy/dfi_clk through SCLK.
PHY-1001 : End Stage 2.1 | Place Fixed Instances; Time: 0.346647s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.2%); Memory(MB): used = 3345, reserved = 3349, peak = 3345;

PHY-1001 : Stage 2.2 | Pre-Place DRC Check
PHY-1001 : Stage 2.2.1 | Bound Check
PHY-1001 : Check Pass.
PHY-1001 : End Stage 2.2.1 | Bound Check; Time: 0.022937s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.2%); Memory(MB): used = 3345, reserved = 3349, peak = 3345;

PHY-1001 : Stage 2.2.2 | Force Route Constraint Check
PHY-1001 : Check Pass.
PHY-1001 : End Stage 2.2.2 | Force Route Constraint Check; Time: 0.014089s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.9%); Memory(MB): used = 3345, reserved = 3349, peak = 3345;

PHY-1001 : End Stage 2.2 | Pre-Place DRC Check; Time: 0.037517s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.9%); Memory(MB): used = 3345, reserved = 3349, peak = 3345;

PHY-1001 : Clock GCLK Statistics:
RUN-1001 : GCLK Index: 
RUN-1001 : -------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                                     Clock GCLK                                      |  Location   
RUN-1001 : -------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |                            S_hs_rx_clk_created_gclkinst                             |  x51y99z7   
RUN-1001 :     2    |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk                |  x51y99z1   
RUN-1001 :     3    |                              cwc_jtck_created_gclkinst                              |  x51y99z16  
RUN-1001 :     4    |                                    u_pll/bufg_c0                                    |  x51y99z2   
RUN-1001 :     5    |                         uidbuf_u0/I_R_rclk_created_gclkinst                         |  x51y99z3   
RUN-1001 :     6    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst  |  x51y99z4   
RUN-1001 :     7    |                                    u_pll/bufg_c3                                    |  x51y99z5   
RUN-1001 :     8    |                 u_uicfg_imx415/uii2c_inst/scl_clk_created_gclkinst                  |  x51y99z8   
RUN-1001 :     9    |            u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst             |  x51y99z6   
RUN-1001 :    10    |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback            |  x51y99z0   
RUN-1001 : -------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Nets Connect To GCLK Statistics: 
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                        Leading Net                        |  CLK/DATA/IO/PLL Sink(s)  |                       Following Net                       |  CLK/DATA/IO/PLL Sink(s)  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |                        S_hs_rx_clk                        |          1/0/0/0          |                     S_hs_rx_clk_syn_5                     |        37455/0/1/0        
RUN-1001 :     2    |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |          2/0/0/0          |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |        7295/0/0/0         
RUN-1001 :     3    |                         cwc_jtck                          |          1/0/0/0          |                      cwc_jtck_syn_1                       |        6097/0/0/0         
RUN-1001 :     4    |                      u_pll/clk0_buf                       |          1/0/0/0          |         udp_stack_inst/udp_layer_inst/I_W_udp_clk         |        2788/0/0/0         
RUN-1001 :     5    |                    uidbuf_u0/I_R_rclk                     |          1/0/0/0          |                 uidbuf_u0/I_R_rclk_syn_5                  |        1041/0/0/0         
RUN-1001 :     6    | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system...  |          1/0/0/0          | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system...  |        1028/0/0/0         
RUN-1001 :     7    |                      u_pll/clk3_buf                       |          1/0/0/0          |                   u_uicfg_imx415/I_clk                    |         103/0/0/0         
RUN-1001 :     8    |             u_uicfg_imx415/uii2c_inst/scl_clk             |          1/2/0/0          |          u_uicfg_imx415/uii2c_inst/scl_clk_syn_9          |         24/0/0/0          
RUN-1001 :     9    |        u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk        |          1/0/0/0          |     u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1     |         12/0/0/0          
RUN-1001 :    10    | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_...  |          1/0/0/0          |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |          2/0/0/0          
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Stage 2.3 | Global Placement Step 1
PHY-3001 : Target density is 60%
PHY-1001 : Stage 2.3.1 | Update Timing
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  13.942644s wall, 13.796875s user + 0.015625s system = 13.812500s CPU (99.1%)

RUN-1004 : used memory is 3574 MB, reserved memory is 3577 MB, peak memory is 3575 MB
PHY-1001 : SWNS: -7762, STNS: -414617, FEP: 339
PHY-1001 : End Stage 2.3.1 | Update Timing; Time: 20.784613s wall, 20.578125s user + 0.031250s system = 20.609375s CPU (99.2%); Memory(MB): used = 3575, reserved = 3578, peak = 3575;

PHY-0007 : Cell area utilization is 35%
RUN-1001 : Huge Net Statistic
RUN-1001 : -------------------------------------------------------------------------------------------------------
RUN-1001 :   Fanout  |  Slack  |                                       Net                                        
RUN-1001 : -------------------------------------------------------------------------------------------------------
RUN-1001 :    6103   |   Inf   |                          debug_hub_top/U_0_register/rst                          
RUN-1001 :    5460   |   Inf   |                               uiphyrst_inst/I_rstn                               
RUN-1001 :    3426   |  4312   |                                 cwc_slave_0_rst                                  
RUN-1001 :    2177   |  1288   |                                      reset                                       
RUN-1001 :    2005   |   875   |                  u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst                   
RUN-1001 :    1760   |   Inf   |  u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_ctl_rst_n[1]  
RUN-1001 :    1703   |   Inf   |                    debug_hub_top/U_0_register/ctrl_shift_b_n                     
RUN-1001 :    1698   |  3596   |             debug_hub_top/U_0_handshake_sync_ctrl/req_sync_pos_bclk              
RUN-1001 :    1697   |   Inf   |                      debug_hub_top/U_0_register/ip_ctrl_b_n                      
RUN-1001 :    1697   |   Inf   |               debug_hub_top/U_0_handshake_sync_ctrl/req_pulse_aclk               
RUN-1001 :    1697   |  4385   |                       debug_hub_top/slave_0_ctrl_sync_vld                        
RUN-1001 : -------------------------------------------------------------------------------------------------------
PHY-3001 : Clustering ...
PHY-3001 : End clustering;  0.503255s wall, 0.906250s user + 0.046875s system = 0.953125s CPU (189.4%)

PHY-3001 : Target density is 60%
PHY-1001 : Stage 2.3.2 | GP Iteration
PHY-1001 : End Stage 2.3.2 | GP Iteration; Time: 7.340237s wall, 55.875000s user + 1.546875s system = 57.421875s CPU (782.3%); Memory(MB): used = 3575, reserved = 3578, peak = 3575;

PHY-3001 : Target density is 60%
PHY-1001 : Stage 2.3.3 | GP Iteration
PHY-1001 : End Stage 2.3.3 | GP Iteration; Time: 7.126586s wall, 49.953125s user + 1.468750s system = 51.421875s CPU (721.5%); Memory(MB): used = 3530, reserved = 3578, peak = 3575;

PHY-3001 : Multithread accelerating rate: 7.25
TMR-2502 : Net delay update with mode: Placed
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 Similar messages will be suppressed.
PHY-3001 : No need to merge 9x9 Dsps.
PHY-1001 : Populate physical database on model system_top.
PHY-1001 : End Stage 2.3 | Global Placement Step 1; Time: 43.881551s wall, 135.343750s user + 3.156250s system = 138.500000s CPU (315.6%); Memory(MB): used = 3532, reserved = 3578, peak = 3575;

PHY-1001 : Stage 2.4 | RAM/DSP Legalization and Detailed Placement
PHY-1001 : Stage 2.4.1 | Legalization
PHY-3001 : Before Legalized: Len = 7.65517e+06
PHY-3001 : After Legalized: Len = 7.81661e+06, Over = 583.156
PHY-1001 : End Stage 2.4.1 | Legalization; Time: 6.821706s wall, 6.921875s user + 0.000000s system = 6.921875s CPU (101.5%); Memory(MB): used = 3532, reserved = 3578, peak = 3575;

PHY-1001 : Stage 2.4.2 | Detailed Placement
PHY-1001 : Stage 2.4.2.1 | Simulated Annealing Based DP
PHY-0007 : Initial: WL Cost = 678603, TD Cost = 4.88614e+06, SWNS = -3378, STNS = -239679, Nums per T = 2110, Range Limit = 5x5
PHY-0007 : Finally: WL Cost = 672701, TD Cost = 4.87712e+06, WL Ratio = 0.991303, TD Ratio = 0.998153, SWNS = -3378, STNS = -239679
RUN-1001 : Print Detailed placement's Summary information
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :             |  Total  |  Accept  |  Reject by overFlow  |  Reject by worseCost  |  Failed by noTarget  |  Failed by gridCheck  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   RAM/DSPs  |  14770  |   475    |          0           |         14295         |          0           |           0           
RUN-1001 :    Macros   |  5076   |   173    |          0           |         4903          |          0           |           0           
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : End Stage 2.4.2.1 | Simulated Annealing Based DP; Time: 9.759156s wall, 12.328125s user + 0.031250s system = 12.359375s CPU (126.6%); Memory(MB): used = 3533, reserved = 3578, peak = 3575;

PHY-3001 : End Detailed Place; 
PHY-1001 : End Stage 2.4.2 | Detailed Placement; Time: 10.417870s wall, 12.984375s user + 0.031250s system = 13.015625s CPU (124.9%); Memory(MB): used = 3533, reserved = 3578, peak = 3575;

PHY-1001 : End Stage 2.4 | RAM/DSP Legalization and Detailed Placement; Time: 17.240849s wall, 19.906250s user + 0.031250s system = 19.937500s CPU (115.6%); Memory(MB): used = 3533, reserved = 3578, peak = 3575;

PHY-1001 : Stage 2.5 | Global Placement Step 2
PHY-3001 : Target density is 60%
PHY-1001 : Stage 2.5.1 | Update Timing
PHY-1001 : SWNS: -3378, STNS: -239679, FEP: 136
PHY-1001 : End Stage 2.5.1 | Update Timing; Time: 0.564188s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.7%); Memory(MB): used = 3533, reserved = 3578, peak = 3575;

PHY-1001 : Stage 2.5.2 | Refresh Congestion
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/47050.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8.09067e+06, over cnt = 9218(2%), over = 61826, worst = 222
PHY-1001 : End global iterations;  2.554870s wall, 17.062500s user + 0.125000s system = 17.187500s CPU (672.7%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 234.35(S 152.29, N 137.27, E 156.63, W 179.32, I 318.50, O 467.30)
PHY-1001 : top5  = 136.39(S 77.45, N 69.71, E 91.40, W 93.47, I 136.82, O 210.83)
PHY-1001 : top10 = 102.24(S 53.42, N 47.66, E 66.86, W 64.88, I 80.77, O 127.05)
PHY-1001 : top15 = 83.96(S 41.11, N 36.35, E 53.42, W 50.11, I 56.61, O 89.03)
PHY-1001 : End Stage 2.5.2 | Refresh Congestion; Time: 5.400709s wall, 20.062500s user + 0.140625s system = 20.203125s CPU (374.1%); Memory(MB): used = 3545, reserved = 3578, peak = 3575;

PHY-1001 : Stage 2.5.3 | GP Iteration
PHY-1001 : End Stage 2.5.3 | GP Iteration; Time: 27.000116s wall, 173.703125s user + 2.734375s system = 176.437500s CPU (653.5%); Memory(MB): used = 3551, reserved = 3583, peak = 3575;

PHY-3001 : Multithread accelerating rate: 6.50
PHY-1001 : End Stage 2.5 | Global Placement Step 2; Time: 41.646114s wall, 203.046875s user + 2.875000s system = 205.921875s CPU (494.5%); Memory(MB): used = 3555, reserved = 3590, peak = 3575;

PHY-1001 : Stage 2.6 | RAM/DSP Detailed Placement
PHY-1001 : Stage 2.6.1 | Detailed Placement
PHY-1001 : Stage 2.6.1.1 | Simulated Annealing Based DP
PHY-0007 : Initial: WL Cost = 603976, TD Cost = 2.45872e+06, SWNS = -2860, STNS = -63034, Nums per T = 2110, Range Limit = 5x5
PHY-0007 : Finally: WL Cost = 602682, TD Cost = 2.45148e+06, WL Ratio = 0.997857, TD Ratio = 0.997054, SWNS = -2860, STNS = -63034
RUN-1001 : Print Detailed placement's Summary information
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :             |  Total  |  Accept  |  Reject by overFlow  |  Reject by worseCost  |  Failed by noTarget  |  Failed by gridCheck  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   RAM/DSPs  |  14770  |   215    |          0           |         14555         |          0           |           0           
RUN-1001 :    Macros   |  5095   |    72    |          0           |         5023          |          0           |           0           
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : End Stage 2.6.1.1 | Simulated Annealing Based DP; Time: 9.664728s wall, 10.921875s user + 0.078125s system = 11.000000s CPU (113.8%); Memory(MB): used = 3562, reserved = 3595, peak = 3575;

PHY-3001 : End Detailed Place; 
PHY-1001 : End Stage 2.6.1 | Detailed Placement; Time: 10.473807s wall, 11.734375s user + 0.078125s system = 11.812500s CPU (112.8%); Memory(MB): used = 3561, reserved = 3595, peak = 3575;

PHY-1001 : Stage 2.6.2 | Spreading
OPT-1001 : Total overflow 1938.75 peak overflow 13.31
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter 1, total overflow: 0
PHY-3001 : tot_capacity: 84, usage_cnt: 28, movable_cnt: 68
PHY-3001 : End spreading;  0.496504s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (361.9%)

PHY-1001 : End Stage 2.6.2 | Spreading; Time: 0.496644s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (361.8%); Memory(MB): used = 3562, reserved = 3595, peak = 3575;

PHY-1001 : End Stage 2.6 | RAM/DSP Detailed Placement; Time: 11.772121s wall, 14.281250s user + 0.078125s system = 14.359375s CPU (122.0%); Memory(MB): used = 3562, reserved = 3595, peak = 3575;

PHY-1001 : Stage 2.7 | Optimize Design
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 1938.75 peak overflow 13.31
OPT-1001 : Stage 2.7.1 | Synthesize High-fanout Net
OPT-1001 : Start high-fanout net optimization in pre-pack flow with medium effort ...
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  7.347392s wall, 7.296875s user + 0.015625s system = 7.312500s CPU (99.5%)

OPT-1001 : Start: SWNS -2860 STNS -63034 NUM_FEPS 32
OPT-1001 : Total overflow 1938.75 peak overflow 13.31
PHY-1001 : Populate physical database on model system_top.
OPT-1001 : 61 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model system_top.
PHY-1001 : Processing 8 clock pins of DDR instance u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x113y40z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x113y0z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-3001 : Target density is 60%
PHY-3001 : Target density is 60%
PHY-1001 : Stage 2.7.1.1 | Update Timing
PHY-1001 : SWNS: -2860, STNS: -63034, FEP: 32
PHY-1001 : End Stage 2.7.1.1 | Update Timing; Time: 0.711451s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (96.6%); Memory(MB): used = 3577, reserved = 3619, peak = 3577;

PHY-1001 : Stage 2.7.1.2 | Refresh Congestion
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 371/86539.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7.34741e+06, over cnt = 11730(2%), over = 59267, worst = 196
PHY-1001 : End global iterations;  7.187242s wall, 46.125000s user + 0.562500s system = 46.687500s CPU (649.6%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 179.37(S 118.62, N 107.64, E 125.90, W 134.75, I 120.94, O 151.81)
PHY-1001 : top5  = 112.30(S 69.31, N 64.08, E 82.43, W 80.54, I 66.95, O 91.88)
PHY-1001 : top10 = 91.24(S 52.53, N 47.97, E 64.94, W 60.89, I 49.38, O 70.38)
PHY-1001 : top15 = 79.41(S 43.31, N 39.20, E 54.69, W 50.10, I 40.06, O 58.61)
PHY-1001 : End Stage 2.7.1.2 | Refresh Congestion; Time: 8.398037s wall, 47.500000s user + 0.562500s system = 48.062500s CPU (572.3%); Memory(MB): used = 3600, reserved = 3630, peak = 3600;

PHY-1001 : Stage 2.7.1.3 | GP Iteration
PHY-1001 : End Stage 2.7.1.3 | GP Iteration; Time: 4.023567s wall, 25.984375s user + 0.171875s system = 26.156250s CPU (650.1%); Memory(MB): used = 3609, reserved = 3639, peak = 3609;

PHY-3001 : Multithread accelerating rate: 6.31
OPT-1001 : Total overflow 2001.66 peak overflow 13.22
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter 1, total overflow: 0
PHY-3001 : tot_capacity: 96, usage_cnt: 31, movable_cnt: 82
PHY-3001 : End spreading;  0.528646s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (307.4%)

PHY-3001 : Final: Len = 5.92448e+06, Over = 458.375
PHY-3001 : End incremental placement;  15.180532s wall, 77.609375s user + 0.781250s system = 78.390625s CPU (516.4%)

OPT-1001 : Total overflow 2001.66 peak overflow 13.22
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :         REG        |     39      |        261         
RUN-1001 :        LUT6        |      6      |         30         
RUN-1001 :        LUT5        |      0      |         0          
RUN-1001 :        LUT4        |      1      |         6          
RUN-1001 :        LUT3        |      4      |         18         
RUN-1001 :        LUT2        |     11      |         49         
RUN-1001 :        TOTAL       |     61      |        364         
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  28.533488s wall, 93.187500s user + 0.796875s system = 93.984375s CPU (329.4%)

OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  7.899641s wall, 7.796875s user + 0.000000s system = 7.796875s CPU (98.7%)

OPT-1001 : Current memory(MB): used = 3609, reserved = 3639, peak = 3609.
OPT-1001 : End Stage 2.7.1 | Synthesize High-fanout Net; Time: 37.118096s wall, 101.625000s user + 0.796875s system = 102.421875s CPU (275.9%); Memory(MB): used = 3609, reserved = 3639, peak = 3609;

OPT-1001 : Stage 2.7.2 | Global Optimization
OPT-1001 : Start global optimization ...
OPT-0007 : Start: SWNS -2509 STNS -56702 NUM_FEPS 32
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11171/82886.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 6.87234e+06, over cnt = 10296(2%), over = 32692, worst = 39
PHY-1002 : len = 7.26138e+06, over cnt = 8382(2%), over = 20330, worst = 39
PHY-1002 : len = 7.59942e+06, over cnt = 4667(1%), over = 10769, worst = 33
PHY-1002 : len = 7.77862e+06, over cnt = 2335(0%), over = 5465, worst = 28
PHY-1002 : len = 7.88454e+06, over cnt = 1163(0%), over = 2854, worst = 18
PHY-1001 : End global iterations;  14.086408s wall, 32.984375s user + 0.171875s system = 33.156250s CPU (235.4%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 98.77(S 89.64, N 74.14, E 86.11, W 84.48, I 129.54, O 150.23)
PHY-1001 : top5  = 78.48(S 62.71, N 53.44, E 63.58, W 63.50, I 67.83, O 89.64)
PHY-1001 : top10 = 68.95(S 49.54, N 43.19, E 52.65, W 52.11, I 50.06, O 69.10)
PHY-1001 : top15 = 62.57(S 42.13, N 36.91, E 45.83, W 44.79, I 40.67, O 58.11)
OPT-1001 : End congestion update;  15.976163s wall, 34.875000s user + 0.187500s system = 35.062500s CPU (219.5%)

OPT-0007 : Iter 1: improved SWNS -2462 STNS -56284 NUM_FEPS 32 with 306 cells processed and 17901 slack improved
OPT-0007 : Iter 2: improved SWNS -2365 STNS -54150 NUM_FEPS 32 with 92 cells processed and 4950 slack improved
OPT-0007 : Iter 3: improved SWNS -2362 STNS -54084 NUM_FEPS 32 with 37 cells processed and 1899 slack improved
OPT-0007 : Iter 4: improved SWNS -2330 STNS -53380 NUM_FEPS 32 with 20 cells processed and 512 slack improved
OPT-0007 : Iter 5: improved SWNS -2330 STNS -53380 NUM_FEPS 32 with 4 cells processed and 56 slack improved
OPT-1001 : Overall commit ratio 0.23
OPT-1001 : End global optimization;  16.796868s wall, 35.687500s user + 0.187500s system = 35.875000s CPU (213.6%)

OPT-1001 : Current memory(MB): used = 3609, reserved = 3640, peak = 3609.
OPT-1001 : End Stage 2.7.2 | Global Optimization; Time: 23.232937s wall, 42.046875s user + 0.218750s system = 42.265625s CPU (181.9%); Memory(MB): used = 3609, reserved = 3640, peak = 3609;

OPT-0007 : End flow prepack: SWNS -2330 STNS -53380 NUM_FEPS 32
OPT-1001 : End physical optimization;  60.658077s wall, 145.218750s user + 1.015625s system = 146.234375s CPU (241.1%)

PHY-1001 : End Stage 2.7 | Optimize Design; Time: 60.671308s wall, 145.234375s user + 1.015625s system = 146.250000s CPU (241.1%); Memory(MB): used = 3609, reserved = 3640, peak = 3609;

PHY-1001 : Stage 2.8 | Pack and Legalization
PHY-1001 : Stage 2.8.1 | Direct Legalization
PHY-3001 : Start Direct Legalization ...
PHY-3001 : Get top1 grid util = 0.635066, top1_avg = 0.635066.
PHY-1001 : Populate physical database on model system_top.
PHY-3001 : Target density is 60%
PHY-3001 : Before Legalization for Slice Macros, Len = 5.95979e+06.
RUN-1001 : Legalization top10 inst displacement:
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |  Bounded  |  Height  |         Location         |  Disp. (slots)  |  Disp. (grids)  |                                Name                                 
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     N     |    8     |  x49y113z6 to x46y115z0  |       34        |        5        |  u_isp_top/u_awb/div_gen[0]$div_gen_G_R_r1/al_a5806bc7[21]_syn_356  
RUN-1001 :     2    |     N     |    10    |   x8y110z6 to x4y110z4   |       34        |        4        |     u_isp_top/u_awb/div_gen[0]$div_gen_G_R_r1/al_23275c4a_syn_1     
RUN-1001 :     3    |     N     |    6     |   x78y83z6 to x75y84z4   |       30        |        4        |      face_recognition_inst/image_skin_select_inst/lt83_syn_54       
RUN-1001 :     4    |     N     |    6     |   x78y83z2 to x75y82z4   |       30        |        4        |      face_recognition_inst/image_skin_select_inst/lt45_syn_54       
RUN-1001 :     5    |     N     |    6     |   x78y84z0 to x76y85z4   |       28        |        3        |      face_recognition_inst/image_skin_select_inst/lt59_syn_54       
RUN-1001 :     6    |     N     |    6     |   x70y83z0 to x72y81z4   |       28        |        4        |      face_recognition_inst/image_skin_select_inst/lt57_syn_54       
RUN-1001 :     7    |     N     |    8     |  x50y105z5 to x53y106z0  |       27        |        4        |  u_isp_top/u_awb/div_gen[0]$div_gen_G_R_r1/al_a5806bc7[21]_syn_226  
RUN-1001 :     8    |     N     |    6     |   x79y83z6 to x79y80z4   |       26        |        3        |      face_recognition_inst/image_skin_select_inst/lt41_syn_54       
RUN-1001 :     9    |     N     |    8     |   x79y30z2 to x76y30z0   |       26        |        3        |            u_ddr_phy/u_axi_bridge/mc_rd_data[0]_syn_771             
RUN-1001 :    10    |     N     |    8     |  x50y106z6 to x53y107z0  |       26        |        4        |  u_isp_top/u_awb/div_gen[0]$div_gen_G_R_r1/al_a5806bc7[21]_syn_382  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : After Legalization for Slice Macros, Len = 6.09076e+06.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 74852/83123.
RUN-1002 : start command "update_timing -mode MANHATTAN"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 2.0000 -phase 17 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 8.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -divide_by 2.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 5.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[2]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 2.8000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[3]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -divide_by 1.0429 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[3]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[4]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 1.4286 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[4]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
USR-6136 CRITICAL-WARNING: 'derive_pll_clocks' is obsolete. Please use 'derive_clocks' instead, which handles more types of clock deriving resources. 
Launching timing wizard will update this command automatically.
5.000000
27.999000
6.000000
5.000000
RUN-1003 : finish command "start_timer" in  25.225762s wall, 24.890625s user + 0.062500s system = 24.953125s CPU (98.9%)

RUN-1004 : used memory is 4097 MB, reserved memory is 4123 MB, peak memory is 4097 MB
RUN-1003 : finish command "update_timing -mode MANHATTAN" in  32.843978s wall, 32.390625s user + 0.109375s system = 32.500000s CPU (99.0%)

RUN-1004 : used memory is 4097 MB, reserved memory is 4123 MB, peak memory is 4097 MB
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7.9864e+06, over cnt = 3574(0%), over = 8270, worst = 18
PHY-1002 : len = 8.05774e+06, over cnt = 2917(0%), over = 5401, worst = 20
PHY-1002 : len = 8.14427e+06, over cnt = 1253(0%), over = 2445, worst = 19
PHY-1002 : len = 8.17712e+06, over cnt = 593(0%), over = 1411, worst = 18
PHY-1002 : len = 8.19053e+06, over cnt = 350(0%), over = 1092, worst = 18
PHY-1001 : End global iterations;  5.780590s wall, 10.953125s user + 0.015625s system = 10.968750s CPU (189.8%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 95.49(S 88.46, N 72.94, E 84.31, W 82.97, I 117.48, O 146.48)
PHY-1001 : top5  = 77.62(S 62.80, N 53.26, E 63.41, W 63.62, I 67.41, O 90.14)
PHY-1001 : top10 = 68.65(S 49.93, N 43.31, E 53.08, W 52.70, I 50.23, O 70.37)
PHY-1001 : top15 = 62.61(S 42.57, N 37.24, E 46.60, W 45.51, I 40.84, O 59.13)
PHY-3001 : Total Iter 295, legal = 83069 / 83210 (99.83%), avg_move = 30.57, max_move = 319.
PHY-3001 : Post-LG, Legalize 141 illegal instances, avg_move = 111.42, max_move = 218.
PHY-1001 : Populate physical database on model system_top.
PHY-3001 : End Direct Legalization;  183.720612s wall, 1288.875000s user + 11.140625s system = 1300.015625s CPU (707.6%)

RUN-1001 : Summary of LUT-FF Pairs
RUN-1001 : -----------------------------------------------------------------
RUN-1001 :   Num of Fanout Seqs  |   1x    |  2x   |  3~5  |  6~10  |  >10  
RUN-1001 : -----------------------------------------------------------------
RUN-1001 :         Total         |  18998  |  168  |  232  |   28   |  46   
RUN-1001 :          Grid         |  18922  |  167  |  222  |   19   |  46   
RUN-1001 :          Bank         |  18649  |  167  |  215  |   19   |  46   
RUN-1001 :         Paired        |  18606  |  167  |  215  |   19   |  46   
RUN-1001 : -----------------------------------------------------------------
RUN-1001 : Summary of LUT Pairs
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------
RUN-1001 :            |           |           |           |           |           |  O5 + O6  |  Only O5  |  Only O6  |  Total  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------
RUN-1001 :   5 Share  |  4 Share  |  3 Share  |  2 Share  |  1 Share  |  0 Share  |           |           |           |         
RUN-1001 :     123    |    640    |    428    |   1138    |   5763    |   11486   |   19578   |   6338    |   4230    |  30146  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------
PHY-1001 : End Stage 2.8.1 | Direct Legalization; Time: 183.959196s wall, 1289.125000s user + 11.140625s system = 1300.265625s CPU (706.8%); Memory(MB): used = 4097, reserved = 4122, peak = 4098;

PHY-3001 : Target density is 60%
PHY-3001 : After Direct Legalization, Len = 7.00046e+06.
PHY-1001 : End Stage 2.8 | Pack and Legalization; Time: 184.739347s wall, 1289.875000s user + 11.156250s system = 1301.031250s CPU (704.3%); Memory(MB): used = 4097, reserved = 4122, peak = 4098;

RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  17.925758s wall, 17.687500s user + 0.062500s system = 17.750000s CPU (99.0%)

RUN-1004 : used memory is 4280 MB, reserved memory is 4311 MB, peak memory is 4280 MB
PHY-1001 : End Stage 2 | Global Placement; Time: 385.274240s wall, 1832.703125s user + 18.375000s system = 1851.078125s CPU (480.5%); Memory(MB): used = 4280, reserved = 4311, peak = 4280;

PHY-1001 : Stage 3 | Detailed Placement
PHY-1001 : Stage 3.1 | SLICE Detailed Placement
PHY-1001 : Stage 3.1.1 | Spreading
PHY-3001 : Design contains 459 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter 1, total overflow: 0
PHY-3001 : tot_capacity: 72, usage_cnt: 28, movable_cnt: 55
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 57 x 10 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 0, max displace: 0.
PHY-3001 : End spreading;  1.308946s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (100.3%)

PHY-1001 : End Stage 3.1.1 | Spreading; Time: 1.309137s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (100.3%); Memory(MB): used = 4280, reserved = 4311, peak = 4280;

PHY-1001 : Stage 3.1.2 | Simulated Annealing Based DP
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6707/64435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7.69272e+06, over cnt = 5422(1%), over = 12704, worst = 9
PHY-1002 : len = 7.82363e+06, over cnt = 3745(0%), over = 7508, worst = 9
PHY-1002 : len = 7.94382e+06, over cnt = 2076(0%), over = 3877, worst = 9
PHY-1002 : len = 8.02238e+06, over cnt = 767(0%), over = 1359, worst = 9
PHY-1002 : len = 8.04973e+06, over cnt = 412(0%), over = 761, worst = 9
PHY-1001 : End global iterations;  15.067782s wall, 19.671875s user + 0.125000s system = 19.796875s CPU (131.4%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 91.91(S 89.09, N 62.48, E 72.57, W 74.81, I 61.05, O 69.13)
PHY-1001 : top5  = 72.54(S 56.36, N 44.94, E 55.33, W 56.17, I 43.26, O 55.07)
PHY-1001 : top10 = 62.28(S 43.49, N 36.40, E 46.68, W 46.33, I 35.18, O 48.13)
PHY-1001 : top15 = 56.08(S 36.83, N 31.22, E 41.23, W 40.18, I 30.10, O 43.25)
PHY-0007 : Initial: WL Cost = 566890, TD Cost = 5.90823e+06, SWNS = -2955, STNS = -82897, Nums per T = 357990, Range Limit = 5x5
PHY-0007 : Finally: WL Cost = 521198, TD Cost = 1.68325e+06, WL Ratio = 0.919399, TD Ratio = 0.284899, SWNS = -2782, STNS = -62668
RUN-1001 : Print Detailed placement's Summary information
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :           |   Total   |  Accept  |  Reject by overFlow  |  Reject by worseCost  |  Failed by noTarget  |  Failed by gridCheck  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Slices  |  3579900  |  73631   |        29700         |        3393634        |         2821         |         80114         
RUN-1001 :   Macros  |   71618   |   425    |         1628         |         68869         |         618          |          78           
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : End Stage 3.1.2 | Simulated Annealing Based DP; Time: 97.509386s wall, 104.296875s user + 0.328125s system = 104.625000s CPU (107.3%); Memory(MB): used = 4280, reserved = 4311, peak = 4280;

PHY-3001 : End Detailed Place; 
PHY-3001 : Final: Len = 6.34447e+06, Over = 0
PHY-1001 : End Stage 3.1 | SLICE Detailed Placement; Time: 100.261467s wall, 106.984375s user + 0.359375s system = 107.343750s CPU (107.1%); Memory(MB): used = 4280, reserved = 4311, peak = 4280;

PHY-3001 : End Detailed Place; 
PHY-1001 : Stage 3.2 | Optimize Design
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Stage 3.2.1 | Physical Optimization
OPT-1001 : Start high-fanout net optimization in optimize equivalent flow with medium effort ...
OPT-1001 : Clean unloaded insts before merging registers
PHY-1001 : Populate physical database on model system_top.
PHY-1001 : Populate physical database on model system_top.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End optimize duplicated nets. Total 102 instances are merged and 2531 sinks are reconnected,  5.512972s wall, 6.156250s user + 0.000000s system = 6.156250s CPU (111.7%)

OPT-1001 : End high-fanout net optimization;  5.520399s wall, 6.156250s user + 0.000000s system = 6.156250s CPU (111.5%)

OPT-1001 : Update timing in Manhattan mode
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  14.639677s wall, 14.484375s user + 0.109375s system = 14.593750s CPU (99.7%)

RUN-1004 : used memory is 4462 MB, reserved memory is 4492 MB, peak memory is 4462 MB
OPT-1001 : End timing update;  21.377666s wall, 21.125000s user + 0.140625s system = 21.265625s CPU (99.5%)

OPT-1001 : Current memory(MB): used = 4462, reserved = 4492, peak = 4462.
OPT-1001 : End Stage 3.2.1 | Physical Optimization; Time: 27.495528s wall, 27.890625s user + 0.140625s system = 28.031250s CPU (101.9%); Memory(MB): used = 4462, reserved = 4492, peak = 4462;

OPT-1001 : Stage 3.2.2 | Synthesize High-fanout Net
OPT-1001 : Start high-fanout net optimization in post-pack flow with medium effort ...
OPT-1001 : Start: SWNS -2782 STNS -61997 NUM_FEPS 43
OPT-1001 : Total overflow 0.00 peak overflow 0.00
PHY-1001 : Populate physical database on model system_top.
OPT-1001 : 23 high-fanout net processed.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |     23      |         72         
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        TOTAL       |     23      |         72         
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  5.868944s wall, 7.125000s user + 0.031250s system = 7.156250s CPU (121.9%)

OPT-1001 : Current memory(MB): used = 4462, reserved = 4492, peak = 4462.
OPT-1001 : End Stage 3.2.2 | Synthesize High-fanout Net; Time: 6.503090s wall, 7.750000s user + 0.046875s system = 7.796875s CPU (119.9%); Memory(MB): used = 4462, reserved = 4492, peak = 4462;

OPT-1001 : Stage 3.2.3 | Optimize Path
OPT-1001 : Start unpack path based optimization ...
OPT-0007 : Start: SWNS -2782 STNS -65117 NUM_FEPS 51 with mode 2
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 22162/67294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7.27651e+06, over cnt = 5958(1%), over = 13301, worst = 9
PHY-1002 : len = 7.42181e+06, over cnt = 4192(1%), over = 8131, worst = 9
PHY-1002 : len = 7.54075e+06, over cnt = 2011(0%), over = 3922, worst = 9
PHY-1002 : len = 7.61054e+06, over cnt = 868(0%), over = 1420, worst = 9
PHY-1002 : len = 7.64354e+06, over cnt = 262(0%), over = 332, worst = 6
PHY-1001 : End global iterations;  8.321157s wall, 15.625000s user + 0.187500s system = 15.812500s CPU (190.0%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 88.08(S 85.57, N 62.56, E 70.22, W 72.62, I 60.39, O 66.93)
PHY-1001 : top5  = 71.03(S 56.98, N 45.90, E 54.01, W 55.57, I 42.84, O 52.99)
PHY-1001 : top10 = 61.69(S 44.46, N 36.92, E 45.85, W 46.08, I 35.08, O 46.63)
PHY-1001 : top15 = 55.89(S 37.71, N 31.56, E 40.60, W 39.92, I 30.22, O 42.30)
OPT-1001 : End congestion update;  10.055241s wall, 17.578125s user + 0.187500s system = 17.765625s CPU (176.7%)

OPT-0007 : Iter 1: improved SWNS -2531 STNS -60015 NUM_FEPS 51 with 25(3376) cells and 1000(3208) paths processed with 4105 slack improved, crit_thod: 415 ratio: 1.00(34/34) rt: 2.1s
OPT-0007 : Iter 2: improved SWNS -2462 STNS -57947 NUM_FEPS 51 with 18(6416) cells and 3208(3208) paths processed with 2055 slack improved, crit_thod: 415 ratio: 0.96(23/24) rt: 2.0s
OPT-0007 : Iter 3: improved SWNS -2462 STNS -57947 NUM_FEPS 51 with 8(6414) cells and 3207(3207) paths processed with 651 slack improved, crit_thod: 415 ratio: 0.92(11/12) rt: 1.8s
OPT-0007 : Iter 4: improved SWNS -2462 STNS -57947 NUM_FEPS 51 with 5(6414) cells and 3207(3207) paths processed with 606 slack improved, crit_thod: 415 ratio: 0.83(5/6) rt: 1.9s
OPT-1001 : End path based optimization;  18.030550s wall, 25.500000s user + 0.203125s system = 25.703125s CPU (142.6%)

OPT-1001 : Current memory(MB): used = 4463, reserved = 4493, peak = 4463.
OPT-1001 : End Stage 3.2.3 | Optimize Path; Time: 18.732108s wall, 26.187500s user + 0.218750s system = 26.406250s CPU (141.0%); Memory(MB): used = 4463, reserved = 4493, peak = 4463;

OPT-1001 : Stage 3.2.4 | Optimize Duplicated Nets
OPT-1001 : Start: WNS -2462 TNS -57947 NUM_FEPS 51
OPT-1001 : Clean unloaded insts before merging registers
PHY-1001 : Populate physical database on model system_top.
PHY-1001 : Populate physical database on model system_top.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End optimize duplicated nets. Total 5 instances are merged and 5497 sinks are reconnected,  6.400817s wall, 6.937500s user + 0.015625s system = 6.953125s CPU (108.6%)

OPT-1001 : Update timing in Manhattan mode
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  16.081563s wall, 15.843750s user + 0.015625s system = 15.859375s CPU (98.6%)

RUN-1004 : used memory is 4297 MB, reserved memory is 4519 MB, peak memory is 4489 MB
OPT-1001 : End timing update;  23.349895s wall, 23.000000s user + 0.015625s system = 23.015625s CPU (98.6%)

OPT-1001 : Current memory(MB): used = 4093, reserved = 4519, peak = 4489.
OPT-1001 : End Stage 3.2.4 | Optimize Duplicated Nets; Time: 30.480452s wall, 30.687500s user + 0.031250s system = 30.718750s CPU (100.8%); Memory(MB): used = 4093, reserved = 4519, peak = 4489;

OPT-1001 : Stage 3.2.5 | Swap Pins
OPT-1001 : Start pin optimization...
OPT-1001 : Start: SWNS -2462 STNS -55291 NUM_FEPS 46
OPT-1001 : Successfully optimized 7770 instances
OPT-1001 : Successfully optimized 3175 instances
OPT-1001 : End pin optimization;  10.856493s wall, 10.718750s user + 0.031250s system = 10.750000s CPU (99.0%)

OPT-1001 : Current memory(MB): used = 4093, reserved = 4519, peak = 4489.
OPT-1001 : End Stage 3.2.5 | Swap Pins; Time: 11.522279s wall, 11.375000s user + 0.031250s system = 11.406250s CPU (99.0%); Memory(MB): used = 4093, reserved = 4519, peak = 4489;

OPT-1001 : Stage 3.2.6 | Optimize Beeline
OPT-1001 : Start beeline optimization...
OPT-1001 : Start: SWNS -2462 STNS -54741 NUM_FEPS 46
PHY-1001 : Beeline DP, 2509 out of 16960 (14.79)%; hop = 3464.
PHY-1001 : Beeline DP, 842 out of 14655 (5.75)%; hop = 1226.
PHY-1001 : Beeline DP, 479 out of 14256 (3.36)%; hop = 702.
PHY-1001 : Beeline DP, 390 out of 14194 (2.75)%; hop = 576.
PHY-1001 : Beeline DP, 345 out of 14137 (2.44)%; hop = 507.
PHY-1001 : Beeline optimization intraPLB, 7874 1-hop(39.23%), 7971 2-hop(39.71%), 1256 3-hop( 6.26%), 2970 others (14.80%)
PHY-1001 :  32.063153s wall, 31.734375s user + 0.062500s system = 31.796875s CPU (99.2%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 4885, 2-hop 9692, 3-hop 6227, 4-hop 2114, other 5287 
OPT-1001 : End beeline optimization;  34.248651s wall, 33.906250s user + 0.062500s system = 33.968750s CPU (99.2%)

OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  6.894355s wall, 6.875000s user + 0.000000s system = 6.875000s CPU (99.7%)

OPT-1001 : End Stage 3.2.6 | Optimize Beeline; Time: 42.405446s wall, 42.781250s user + 0.062500s system = 42.843750s CPU (101.0%); Memory(MB): used = 4097, reserved = 4518, peak = 4489;

OPT-0007 : End flow postpack: SWNS -2325 STNS -54680 NUM_FEPS 47
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 59236/65301.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7.65166e+06, over cnt = 1428(0%), over = 2032, worst = 7
PHY-1002 : len = 7.6764e+06, over cnt = 917(0%), over = 1131, worst = 6
PHY-1002 : len = 7.68898e+06, over cnt = 481(0%), over = 549, worst = 5
PHY-1002 : len = 7.69702e+06, over cnt = 321(0%), over = 346, worst = 4
PHY-1002 : len = 7.70861e+06, over cnt = 87(0%), over = 97, worst = 3
PHY-1001 : End global iterations;  3.278007s wall, 4.578125s user + 0.015625s system = 4.593750s CPU (140.1%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 88.66(S 86.50, N 62.27, E 69.90, W 71.98, I 60.11, O 66.58)
PHY-1001 : top5  = 71.00(S 57.19, N 46.03, E 53.66, W 55.54, I 42.56, O 53.16)
PHY-1001 : top10 = 61.55(S 44.59, N 37.10, E 45.62, W 46.20, I 35.01, O 46.72)
PHY-1001 : top15 = 55.78(S 37.84, N 31.82, E 40.42, W 40.13, I 30.20, O 42.35)
RUN-1001 : top one percent high-util tile is with util 81 and average util is 88.201754
RUN-1001 : QoR Analysis:
OPT-0007 :   SWNS -2325 STNS -54680 NUM_FEPS 47
RUN-1001 :   Local congestion issue exists, and most congested 1% tile average routing util is 88.201754
OPT-1002 :   please consider adjusting placer strategy to avoid the congestion issue
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2325ps with too many logic level 17 
RUN-1001 :       #2 path slack -2323ps with too many logic level 17 
RUN-1001 :       #3 path slack -2322ps with too many logic level 16 
RUN-1001 :       #4 path slack -2320ps with too many logic level 16 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   1 HFN exist on timing critical paths out of 125576 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 125576 nets
OPT-1001 : End physical optimization;  143.376017s wall, 155.125000s user + 0.546875s system = 155.671875s CPU (108.6%)

PHY-1001 : End Stage 3.2 | Optimize Design; Time: 143.377473s wall, 155.125000s user + 0.546875s system = 155.671875s CPU (108.6%); Memory(MB): used = 4097, reserved = 4518, peak = 4489;

RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : -------------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : -------------------------------------
RUN-1001 :   No   |  No   |  No   |    1360     
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |    33391    
RUN-1001 :   Yes  |  No   |  Yes  |    22348    
RUN-1001 :   Yes  |  Yes  |  No   |    1518     
RUN-1001 : -------------------------------------
RUN-1001 : Control Group Statistic
RUN-1001 : ------------------------------
RUN-1001 :   #CLK  |  #CE   |  #SSR/ASR  
RUN-1001 : ------------------------------
RUN-1001 :    13   |  1425  |    123     
RUN-1001 : ------------------------------
RUN-0007 : Control Set = 1780
PHY-1001 : End Stage 3 | Detailed Placement; Time: 244.275403s wall, 262.750000s user + 0.906250s system = 263.656250s CPU (107.9%); Memory(MB): used = 4097, reserved = 4518, peak = 4489;

PHY-1001 : Populate physical database on model system_top.
PHY-1001 : Stage 4 | Optimize Design
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model system_top.
PHY-1001 : Processing 8 clock pins of DDR instance u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x113y40z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x113y0z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-3001 : Target density is 60%
PHY-3001 : Target density is 60%
PHY-3001 : Initial: Len = 7.27613e+06, Over = 0
PHY-1001 : Stage 4.1 | Spreading
PHY-3001 : Design contains 444 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter 1, total overflow: 0
PHY-3001 : tot_capacity: 60, usage_cnt: 26, movable_cnt: 44
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 57 x 10 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 0, max displace: 0.
PHY-3001 : End spreading;  1.288184s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.5%)

PHY-1001 : End Stage 4.1 | Spreading; Time: 1.288328s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.5%); Memory(MB): used = 4098, reserved = 4518, peak = 4489;

PHY-3001 : Final: Len = 7.27613e+06, Over = 0
PHY-3001 : End incremental legalization;  2.528542s wall, 2.734375s user + 0.000000s system = 2.734375s CPU (108.1%)

RUN-1002 : start command "report_qor -step place -file place.qor"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  13.363826s wall, 13.218750s user + 0.046875s system = 13.265625s CPU (99.3%)

RUN-1004 : used memory is 4098 MB, reserved memory is 4519 MB, peak memory is 4489 MB
RUN-1001 : Generating global routing grids ...
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        -2325                |
|     Setup TNS             |       -54680                |
|     Num of violated S-EP  |           47                |
|     FMAX                  |   120.120MHz                |
|     SWNS path clock period |       6000ps                |
|     Hold WNS              |         -208                |
|     Hold TNS              |       -18104                |
|     Num of violated H-EP  |          264                |
-----------------------------------------------------------
| Routing Resource          |                             |
|     Wire length           |      7259592                |
|     Route Net Num         |        82719                |
|     DontRoute Net Num     |        36028                |
|     RouteSinks Num        |       228003                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |        47698                |
|     slices percentage     |       40.84%                |
|     #RAMs                 |          137                |
|     #DSPs                 |           74                |
|     #DRAMHARDCON          |           51                |
-----------------------------------------------------------
| Congestion                |                             |
|     Top 1% tile util      |           81                |
|     Top 1% tile avg util  |       88.05%                |
|     Over 100% util #tile  |            5                |
|     Max level             |            3                |
|     Window                |  [104  34] - [110  64]      |
-----------------------------------------------------------
Report place stage QoR done.

RUN-0008 : Do timing check and 1 issue(s) found.
RUN-0008 : Do critical path check and 0 issue(s) found.
RUN-0008 : Do routing resoruce check and 0 issue(s) found.
RUN-0008 : Do clock related check and 1 issue(s) found.
QoR Evaluation
---------------------------------------------------------------------------------------------------------------------------------------------------------------
  ID        |  Priority  |  Description                                                     |  Suggestion
---------------------------------------------------------------------------------------------------------------------------------------------------------------
  QOR-1201  |  HIGH      |  - Place SWNS -2325ps do not have enough margin, smaller than t  |  - Please adjust placement strategy to improve timing.
            |            |    hreshold 2400ps.                                              |      set_param place effort high
            |            |                                                                  |      set_param place opt_timing high
            |            |                                                                  |      set_param place timing_driven_mode on
            |            |                                                                  |      set_param place aggressive_opt 5
            |            |                                                                  |  
  QOR-5001  |  HIGH      |  - Clock net drive both clock and data pins, which may introduc  |  - Please check design to confirm the clock net:
            |            |    e large data path delay or large clock skew, then cause bad   |    S_hs_rx_clk_syn_5
            |            |    timing.                                                       |    u_uicfg_imx415/uii2c_inst/scl_clk
            |            |                                                                  |    To separate clock and data sinks, please try following setti
            |            |                                                                  |    ng:
            |            |                                                                  |      set_param place split_data_from_clock on
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Note* (*) means this parameter has been set already.
      (+) means this parameter has been set, suggest to upgrade higher effort level.
Note** plesae resolve priority MUST FIX and HIGH issues firstly
       because these have highly possible to block the timing convergence even stop the flow.
Note*** some suggested settings are not suitable to use together
        take care of using them separately if suggestion mentioned.
RUN-1003 : finish command "report_qor -step place -file place.qor" in  25.353627s wall, 26.796875s user + 0.062500s system = 26.859375s CPU (105.9%)

RUN-1004 : used memory is 4098 MB, reserved memory is 4519 MB, peak memory is 4489 MB
PHY-1001 : End Stage 4 | Optimize Design; Time: 27.955016s wall, 29.593750s user + 0.078125s system = 29.671875s CPU (106.1%); Memory(MB): used = 4098, reserved = 4519, peak = 4489;

PHY-1001 : Stage 5 | DRC Check
PHY-1001 : Stage 5.1 | Slice Attributes Check
PHY-1035 : Redundant attributes/nets in slice detected. You can use tcl "check_slice_attr -verbose" to get full message.
PHY-1039 : Found 704 mslices getting no used reg attributes, eg: u_ddr_phy/u_axi_bridge/mc_rd_data[0]_syn_589.
PHY-1038 : Found 24 mslices connecting to no used ce, eg: udp_stack_inst/ip_layer_inst/ip_tx_inst/shift_ip_tx_inst_syn_2.
PHY-1039 : Found 704 mslices getting no used ce attributes, eg: u_ddr_phy/u_axi_bridge/mc_rd_data[0]_syn_589.
PHY-1001 : End Stage 5.1 | Slice Attributes Check; Time: 0.217861s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.4%); Memory(MB): used = 4098, reserved = 4519, peak = 4489;

PHY-1001 : Stage 5.2 | Clock Bound Check
PHY-1001 : Check pass.
PHY-1001 : End Stage 5.2 | Clock Bound Check; Time: 0.010710s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 4098, reserved = 4519, peak = 4489;

PHY-1001 : Stage 5.3 | Force Route Constraint Check
PHY-1001 : Check Pass.
PHY-1001 : End Stage 5.3 | Force Route Constraint Check; Time: 0.008027s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (194.7%); Memory(MB): used = 4098, reserved = 4519, peak = 4489;

PHY-1001 : Stage 5.4 | Bound Check
PHY-1001 : Check Pass.
PHY-1001 : End Stage 5.4 | Bound Check; Time: 0.019754s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.1%); Memory(MB): used = 4098, reserved = 4519, peak = 4489;

PHY-1001 : Stage 5.5 | Sigmap Check
PHY-1001 : Check pass.
PHY-1001 : End Stage 5.5 | Sigmap Check; Time: 0.438957s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (96.1%); Memory(MB): used = 4098, reserved = 4519, peak = 4489;

PHY-1001 : Stage 5.6 | Duplicated SelfDriven Check
PHY-1001 : Check pass.
PHY-1001 : End Stage 5.6 | Duplicated SelfDriven Check; Time: 1.093582s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (100.0%); Memory(MB): used = 4098, reserved = 4519, peak = 4489;

PHY-1001 : Stage 5.7 | Clock Rule Check
PHY-5093 CRITICAL-WARNING: The bufg "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk" cascading phenomenon occurred in "../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11260)". It may cause clock skew or waste clock resources. Please check whether the design is reasonable.
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkin net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkout net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: Detected 2 buffer(s) clkin net because they drive other clock sinks without clock buffers. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: 1 clock-net(s) because they drive other clock net, may cause clock skew. Run "analyze_clock -detail" for more infomation.
PHY-1001 : End Stage 5.7 | Clock Rule Check; Time: 0.291722s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.8%); Memory(MB): used = 4099, reserved = 4519, peak = 4489;

PHY-1001 : End Stage 5 | DRC Check; Time: 2.430444s wall, 2.390625s user + 0.015625s system = 2.406250s CPU (99.0%); Memory(MB): used = 4098, reserved = 4519, peak = 4489;

OPT-1001 : QoR tracer report on placement steps:
    SWNS [   incr ]     STNS [    incr ]    FEPS [   incr ]    CRIT [   incr ]      CELL [     incr ]        WL [     incr ]    CONG [   incr ]    PDES [   incr ]   RT(s) [   incr ]   MEM(mb) [     incr ]
       0 [      0 ]        0 [       0 ]       0 [      0 ]       0 [      0 ]     96948 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       1 [      0 ]      2837 [        0 ] : preplace:simplify_lut
       0 [      0 ]        0 [       0 ]       0 [      0 ]       0 [      0 ]     96948 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       1 [      0 ]      2837 [        0 ] : preplace:sweep
       0 [      0 ]        0 [       0 ]       0 [      0 ]       0 [      0 ]     96948 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       1 [      0 ]      2837 [        0 ] : preplace:lut_merge
       0 [      0 ]        0 [       0 ]       0 [      0 ]       0 [      0 ]     96948 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       1 [      0 ]      2837 [        0 ] : preplace:hfn_opt
   -3378 [  -3378 ]  -239679 [ -239679 ]     136 [    136 ]    2227 [   2227 ]    103783 [     6835 ]   7636158 [  7636158 ]    0.00 [   0.00 ]       0 [      0 ]      67 [     66 ]      3575 [      738 ] : step1_gp
   -3378 [      0 ]  -239679 [       0 ]     136 [      0 ]    2230 [      3 ]    103783 [        0 ]   7797370 [   161212 ]    0.00 [   0.00 ]       0 [      0 ]      74 [      7 ]      3575 [        0 ] : step1_legal
   -3378 [      0 ]  -239679 [       0 ]     136 [      0 ]    2235 [      5 ]    103783 [        0 ]   7711243 [   -86127 ]    0.00 [   0.00 ]       0 [      0 ]      84 [     10 ]      3575 [        0 ] : step1_dp
   -2860 [    518 ]   -63034 [  176645 ]      32 [   -104 ]    2507 [    272 ]    103783 [        0 ]   6613490 [ -1097753 ]  233.90 [ 233.90 ]       0 [      0 ]     126 [     42 ]      3575 [        0 ] : step2_gp
   -2860 [      0 ]   -63034 [       0 ]      32 [      0 ]    2508 [      1 ]    103783 [        0 ]   6592767 [   -20723 ]  233.90 [   0.00 ]       0 [      0 ]     136 [     10 ]      3575 [        0 ] : step2_dp
   -2860 [      0 ]   -63034 [       0 ]      32 [      0 ]    2508 [      0 ]    103783 [        0 ]   6592767 [        0 ]  233.90 [   0.00 ]       0 [      0 ]     137 [      1 ]      3575 [        0 ] : prepack_spreading
   -2509 [    351 ]   -56702 [    6332 ]      32 [      0 ]    2536 [     28 ]    104150 [      367 ]   5904680 [  -688087 ]  178.96 [ -54.95 ]       0 [      0 ]     175 [     38 ]      3609 [       34 ] : prepack:hfn_opt
   -2330 [    179 ]   -53380 [    3322 ]      32 [      0 ]    2538 [      2 ]    104150 [        0 ]   5936984 [    32304 ]   98.32 [ -80.64 ]       0 [      0 ]     198 [     23 ]      3609 [        0 ] : prepack:global_opt
   -2955 [   -625 ]   -82897 [  -29517 ]      45 [     13 ]    2572 [     34 ]     55071 [   -49079 ]   6983907 [  1046923 ]   95.01 [  -3.31 ]       0 [      0 ]     407 [    209 ]      4280 [      671 ] : direct_legalization
   -2955 [      0 ]   -82897 [       0 ]      45 [      0 ]    2572 [      0 ]     55071 [        0 ]   6983907 [        0 ]   95.01 [   0.00 ]       0 [      0 ]     409 [      2 ]      4280 [        0 ] : post_pack_spreading
   -2782 [    173 ]   -62668 [   20229 ]      44 [     -1 ]    2685 [    113 ]     55071 [        0 ]   6327915 [  -655992 ]   91.45 [  -3.57 ]       0 [      0 ]     508 [     99 ]      4280 [        0 ] : post_pack_dp
   -2782 [      0 ]   -61997 [     671 ]      43 [     -1 ]    2687 [      2 ]     55039 [      -32 ]   6315661 [   -12254 ]   91.45 [   0.00 ]       0 [      0 ]     536 [     28 ]      4462 [      182 ] : postpack:optimize_equivalent_quick
   -2782 [      0 ]   -65117 [   -3120 ]      51 [      8 ]    2679 [     -8 ]     55111 [       72 ]   6357420 [    41759 ]   91.45 [   0.00 ]       0 [      0 ]     542 [      6 ]      4462 [        0 ] : postpack:hfn_opt
   -2462 [    320 ]   -57947 [    7170 ]      51 [      0 ]    2678 [     -1 ]     55136 [       25 ]   6361988 [     4568 ]   87.62 [  -3.82 ]       0 [      0 ]     561 [     19 ]      4463 [        1 ] : postpack:path_opt
   -2462 [      0 ]   -55291 [    2656 ]      46 [     -5 ]    2684 [      6 ]     55117 [      -19 ]   6346754 [   -15234 ]   87.62 [   0.00 ]       0 [      0 ]     592 [     31 ]      4489 [       26 ] : postpack:optimize_equivalent
   -2462 [      0 ]   -54741 [     550 ]      46 [      0 ]    2771 [     87 ]     55117 [        0 ]   6346754 [        0 ]   87.62 [   0.00 ]       0 [      0 ]     603 [     11 ]      4489 [        0 ] : postpack:pin_opt
   -2325 [    137 ]   -54680 [      61 ]      47 [      1 ]    2761 [    -10 ]     55117 [        0 ]   6488767 [   142013 ]   87.62 [   0.00 ]       0 [      0 ]     645 [     42 ]      4489 [        0 ] : postpack:beeline_opt

RUN-1003 : finish command "place" in  683.087684s wall, 2150.390625s user + 19.437500s system = 2169.828125s CPU (317.7%)

RUN-1004 : used memory is 4100 MB, reserved memory is 4519 MB, peak memory is 4489 MB
RUN-1002 : start command "update_timing -mode manhattan"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  13.531339s wall, 13.359375s user + 0.015625s system = 13.375000s CPU (98.8%)

RUN-1004 : used memory is 3373 MB, reserved memory is 4519 MB, peak memory is 4489 MB
RUN-1003 : finish command "update_timing -mode manhattan" in  19.834192s wall, 19.562500s user + 0.031250s system = 19.593750s CPU (98.8%)

RUN-1004 : used memory is 3373 MB, reserved memory is 4519 MB, peak memory is 4489 MB
RUN-1002 : start command "report_timing_summary -file imx_face_udp_place.timing"
RUN-1002 : start command "report_area -io_info -file imx_face_udp_phy.area"
SYN-4034 : The count of slices with lut is 19435.
SYN-4035 : The count of slices with lut+ripple is 10760.
RUN-1001 : standard
***Report Model: system_top Device: PH1A180SFG676***

Design Statistics
#IO                        89   out of    376   23.67%
  #input                    8
  #output                  36
  #inout                   45
#lut6                   31307   out of 116800   26.80%
#reg                    57264
  #slice reg            57257   out of 233600   24.51%
  #pad reg                  7

Utilization Statistics
#slice                  47698   out of 116800   40.84%
  #used ram              1112
    #dram lut             408
    #shifter lut          704
  #used logic           46586
    #with luts          19435
    #with adder         10760
    #reg only           16391
#f7mux                     48   out of  58400    0.08%
#f8mux                     24   out of  29200    0.08%
#eram                     137   out of    646   21.21%
  #eram20k                137
  #fifo20k                  0
#dsp                       74   out of    600   12.33%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      4    0.00%
#ddr_cal                    1   out of      1  100.00%
#ddr_bank                   2   out of      3   66.67%
#pad                       90   out of    376   23.94%
#pll                        3   out of     16   18.75%
#gclk                      10   out of     32   31.25%
#lclk                       0   out of     40    0.00%
#sclk                       3   out of    120    2.50%
#mlclk                      2   out of     22    9.09%
#ioclk                      4   out of     22   18.18%

RUN-1003 : finish command "report_area -io_info -file imx_face_udp_phy.area" in  1.145223s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (99.6%)

RUN-1004 : used memory is 3373 MB, reserved memory is 4519 MB, peak memory is 4489 MB
RUN-1002 : start command "flow_status -file place_flow.status"
Location         : D:\TD\prj\imx_udp\imx_face_udp\imx_face_udp_Runs\phy_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : system_top
Device           : PH1A180SFG676
Speed            : 2

Timing Mode      : manhattan
Setup            : WNS -2325ps  TNS   -54680ps  NUM_FEPS    47
Hold             : WNS  -208ps  TNS   -18104ps  NUM_FEPS   264

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : ----------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |   wall time   |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : ----------------------------------------------------------------------------------------------------
RUN-1001 :       place      |    1     |  11m23s(98%)  |   2169(99%)   |       4100        |       4489        
RUN-1001 :   import_device  |    1     |    5s(0%)     |     3(0%)     |       1192        |       1192        
RUN-1001 :     import_db    |    5     |    2s(0%)     |     1(0%)     |       2836        |       2836        
RUN-1001 :       pack       |    1     |    0s(0%)     |     0(0%)     |       2836        |       2836        
RUN-1001 : ----------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    8     |    11m30s     |     2173      |       4100        |       4489        
RUN-1001 : ----------------------------------------------------------------------------------------------------
RUN-1002 : start command "report_clock_utilization -file place_clock_utilization.txt"
RUN-1002 : start command "export_db imx_face_udp_place.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported phy database
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db imx_face_udp_place.db" in  2.729356s wall, 3.703125s user + 0.203125s system = 3.906250s CPU (143.1%)

RUN-1004 : used memory is 3548 MB, reserved memory is 4599 MB, peak memory is 4489 MB
RUN-1002 : start command "commit_param -step route"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :       Parameters      |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :         effort        |   normal   |      normal      |        
RUN-1001 :        fix_hold       |     on     |        on        |        
RUN-1001 :   hold_fix_iteration  |     5      |        5         |        
RUN-1001 :     post_route_opt    |    auto    |       auto       |        
RUN-1001 :         timing        |     on     |        on        |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
PHY-1001 : Reconnected 25 VDD pins with routing demanding
PHY-1001 : Populate physical database on model system_top.
RUN-1001 : Dedicate pll clock connection statistics:
RUN-1001 : Clock Region s_1_r [52,40][113,79]; Utilization: 1 out of 12
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                      Leading Clock                       |                           Special Sink                           
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int  |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.fbclk  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Working orders of clock nets being processed in bank assignment:
PHY-1001 : u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int;
PHY-1001 : S_hs_rx_clk_syn_5;
PHY-1001 : u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg;
PHY-1001 : cwc_jtck_syn_1;
PHY-1001 : udp_stack_inst/udp_layer_inst/I_W_udp_clk;
PHY-1001 : u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1;
PHY-1001 : uidbuf_u0/I_R_rclk_syn_5;
PHY-1001 : u_uicfg_imx415/I_clk;
PHY-1001 : u_uicfg_imx415/uii2c_inst/scl_clk_syn_9;
PHY-1001 : u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1;
PHY-1001 : Internal bound Intnl_0_0_53_40 is being created by clock u_ddr_phy/dfi_clk through SCLK.
PHY-1001 : Internal bound Intnl_53_0_61_40 is being created by clock u_ddr_phy/dfi_clk through SCLK.
PHY-1001 : Internal bound Intnl_0_80_53_40 is being created by clock S_hs_rx_clk through SCLK.
PHY-1001 : Internal bound Intnl_53_80_61_40 is being created by clock S_hs_rx_clk through SCLK.
PHY-1001 : Internal bound Intnl_0_120_53_40 is being created by clock S_hs_rx_clk through SCLK.
PHY-1001 : Internal bound Intnl_53_120_51_40 is being created by clock S_hs_rx_clk through SCLK.
PHY-1001 : Internal bound Intnl_0_160_53_40 is being created by clock S_hs_rx_clk through SCLK.
PHY-1001 : Internal bound Intnl_53_160_51_40 is being created by clock S_hs_rx_clk through SCLK.
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][51,39]; Utilization: 9 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                              Leading Clock                               |       Type        |                                                     Buffer                                                      |  Regional Clock Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |  (infered sclk)   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk1                |           643            
RUN-1001 :    2    |                udp_stack_inst/udp_layer_inst/I_W_udp_clk                 |  (infered sclk)   |                                    u_pll/bufg_c0_auto_created_sclk_s_0_l_bk2                                    |           535            
RUN-1001 :    3    |                         uidbuf_u0/I_R_rclk_syn_5                         |  (infered sclk)   |                         uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3                         |           528            
RUN-1001 :    4    |                              cwc_jtck_syn_1                              |  (infered sclk)   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4                              |           422            
RUN-1001 :    5    |                            S_hs_rx_clk_syn_5                             |  (infered sclk)   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_l_bk5                             |           382            
RUN-1001 :    6    |                           u_uicfg_imx415/I_clk                           |  (infered sclk)   |                                    u_pll/bufg_c3_auto_created_sclk_s_0_l_bk6                                    |            71            
RUN-1001 :    7    |                 u_uicfg_imx415/uii2c_inst/scl_clk_syn_9                  |  (infered sclk)   |                 u_uicfg_imx415/uii2c_inst/scl_clk_created_gclkinst_auto_created_sclk_s_0_l_bk7                  |            17            
RUN-1001 :    8    |            u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1             |  (infered sclk)   |            u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst_auto_created_sclk_s_0_l_bk8             |            7             
RUN-1001 :    9    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |  (infered sclk)   |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_0_l_bk9  |            3             
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [52,0][113,39]; Utilization: 6 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                              Leading Clock                               |       Type        |                                                     Buffer                                                      |  Regional Clock Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |  (infered sclk)   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1                |           2576           
RUN-1001 :    2    |                            S_hs_rx_clk_syn_5                             |  (infered sclk)   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2                             |           1011           
RUN-1001 :    3    |                              cwc_jtck_syn_1                              |  (infered sclk)   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3                              |           905            
RUN-1001 :    4    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |  (infered sclk)   |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_0_r_bk4  |           689            
RUN-1001 :    5    |                         uidbuf_u0/I_R_rclk_syn_5                         |  (infered sclk)   |                         uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_r_bk5                         |           120            
RUN-1001 :    12   |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |   (user sclk)     |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk                 |           2576           
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][51,79]; Utilization: 6 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                              Leading Clock                               |       Type        |                                                     Buffer                                                      |  Regional Clock Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                            S_hs_rx_clk_syn_5                             |  (infered sclk)   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1                             |           2602           
RUN-1001 :    2    |                udp_stack_inst/udp_layer_inst/I_W_udp_clk                 |  (infered sclk)   |                                    u_pll/bufg_c0_auto_created_sclk_s_1_l_bk2                                    |           1252           
RUN-1001 :    3    |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |  (infered sclk)   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3                |           101            
RUN-1001 :    4    |                              cwc_jtck_syn_1                              |  (infered sclk)   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4                              |            35            
RUN-1001 :    5    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |  (infered sclk)   |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_1_l_bk5  |            1             
RUN-1001 :    12   |                           I_a_rgmii_rxc_dup_1                            |   (user sclk)     |                                        rgmii_interface_inst/u_rgmii_rxc                                         |           237            
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [52,40][113,79]; Utilization: 6 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                              Leading Clock                               |       Type        |                                                     Buffer                                                      |  Regional Clock Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |          u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int          |  (infered sclk)   |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_1_r_bk1            |            1             
RUN-1001 :    2    |                            S_hs_rx_clk_syn_5                             |  (infered sclk)   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2                             |           3297           
RUN-1001 :    3    |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |  (infered sclk)   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk3                |           2178           
RUN-1001 :    4    |                              cwc_jtck_syn_1                              |  (infered sclk)   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4                              |           1089           
RUN-1001 :    5    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |  (infered sclk)   |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_1_r_bk5  |            11            
RUN-1001 :    12   |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |   (user sclk)     |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk                 |           2178           
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][51,119]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |    Leading Clock    |       Type        |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  (infered sclk)   |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1  |           3040           
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [52,80][113,119]; Utilization: 2 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |    Leading Clock    |       Type        |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  (infered sclk)   |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1  |           4752           
RUN-1001 :    2    |   cwc_jtck_syn_1    |  (infered sclk)   |   cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2    |           974            
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_l [0,120][51,159]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |    Leading Clock    |       Type        |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  (infered sclk)   |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_3_l_bk1  |           3113           
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_r [52,120][103,159]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |    Leading Clock    |       Type        |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  (infered sclk)   |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_3_r_bk1  |           2198           
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_4_l [0,160][51,199]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |    Leading Clock    |       Type        |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  (infered sclk)   |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_4_l_bk1  |           366            
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_4_r [52,160][103,199]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |    Leading Clock    |       Type        |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  (infered sclk)   |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_4_r_bk1  |           234            
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model system_top.
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 49286 instances
RUN-1001 : 1112 mslices, 46586 lslices, 90 pads(hr:17 hp:73), 137 brams, 74 dsps
RUN-1001 : There are total 119756 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 79589 nets have 2 pins
RUN-1001 : 33905 nets have [3 - 5] pins
RUN-1001 : 4251 nets have [6 - 10] pins
RUN-1001 : 1310 nets have [11 - 20] pins
RUN-1001 : 630 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  16.691611s wall, 16.562500s user + 0.062500s system = 16.625000s CPU (99.6%)

RUN-1004 : used memory is 3551 MB, reserved memory is 4599 MB, peak memory is 4489 MB
PHY-1001 : 1112 mslices, 46586 lslices, 90 pads(hr:17 hp:73), 137 brams, 74 dsps

PHY-1001 : Stage 1 | Global Routing
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
RUN-1001 : Generate nets statistics:
RUN-1001 : -----------------------------
RUN-1001 :        Type       |   Nets   
RUN-1001 : -----------------------------
RUN-1001 :   TotalRouteNets  |  82753   
RUN-1001 :   DontRouteNets   |  17452   
RUN-1001 :     RouteNets     |  65301   
RUN-1001 :     RouteSinks    |  115033  
RUN-1001 : -----------------------------
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7.16931e+06, over cnt = 6470(1%), over = 16049, worst = 9
PHY-1002 : len = 7.37181e+06, over cnt = 4470(1%), over = 8918, worst = 9
PHY-1002 : len = 7.5423e+06, over cnt = 1873(0%), over = 3386, worst = 9
PHY-1002 : len = 7.59074e+06, over cnt = 1073(0%), over = 1802, worst = 9
PHY-1002 : len = 7.62474e+06, over cnt = 515(0%), over = 930, worst = 8
PHY-1002 : len = 7.62779e+06, over cnt = 433(0%), over = 803, worst = 8
PHY-1002 : len = 7.6473e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  10.891834s wall, 19.531250s user + 0.046875s system = 19.578125s CPU (179.8%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 88.89(S 86.30, N 60.55, E 70.17, W 72.40, I 61.76, O 81.43)
PHY-1001 : top5  = 70.84(S 56.68, N 44.96, E 53.74, W 55.20, I 43.07, O 56.36)
PHY-1001 : top10 = 61.31(S 44.17, N 36.40, E 45.57, W 45.69, I 35.34, O 48.33)
PHY-1001 : top15 = 55.44(S 37.41, N 31.27, E 40.35, W 39.68, I 30.44, O 43.34)
PHY-1001 : End global routing;  12.506474s wall, 21.343750s user + 0.046875s system = 21.390625s CPU (171.0%)

PHY-1001 : End Stage 1 | Global Routing; Time: 12.506575s wall, 21.343750s user + 0.046875s system = 21.390625s CPU (171.0%); Memory(MB): used = 3551, reserved = 4599, peak = 4489;

PHY-1001 : Stage 2 | Detail Routing
PHY-1001 : Stage 2.1 | Build Routing Design
PHY-1001 : Routing in high effort: false
PHY-1001 : Routing Mode: normal
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 11.530430s wall, 99.937500s user + 0.421875s system = 100.359375s CPU (870.4%)

PHY-1001 : Generate nets ...
PHY-1032 : Net uidbuf_u0/W_FS with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net uidbuf_u0/fram_end with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net uidbuf_u0/r_tlast with 1 non-virtual pins; routing is skipped.
RUN-1001 : Generate nets statistics:
RUN-1001 : -------------------------------
RUN-1001 :         Type        |   Nets   
RUN-1001 : -------------------------------
RUN-1001 :        Route        |  83733   
RUN-1001 :      DontRoute      |  36023   
RUN-1001 :      RouteSinks     |  233743  
RUN-1001 :   RouteEntitySinks  |    0     
RUN-1001 :       Lut2Dff       |    0     
RUN-1001 :       Ram2Dff       |    0     
RUN-1001 :      Carry2Dff      |    0     
RUN-1001 : -------------------------------
RUN-1001 : DR clock net summary:
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :   Net Idx  |                                   Net Name                                   |  Clock Type  
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :      1     |                             I_a_rgmii_rxc_dup_1                              |    Normal    
RUN-1001 :      2     |                               I_ddr_clk_dup_1                                |    Normal    
RUN-1001 :      3     |                             I_sys_clk_25m_dup_1                              |    Normal    
RUN-1001 :      4     |                                 S_hs_rx_clk                                  |    Normal    
RUN-1001 :      5     |                              S_hs_rx_clk_syn_5                               |    Normal    
RUN-1001 :      6     |                                   cwc_jtck                                   |    Normal    
RUN-1001 :      7     |                                cwc_jtck_syn_1                                |    Normal    
RUN-1001 :      8     |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1                |    Normal    
RUN-1001 :      9     |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2                |    Normal    
RUN-1001 :     10     |           u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg            |    Normal    
RUN-1001 :     11     |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int            |    Normal    
RUN-1001 :     12     |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk             |    Normal    
RUN-1001 :     13     |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk             |    Normal    
RUN-1001 :     14     |           u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf           |    Normal    
RUN-1001 :     15     |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk            |    Normal    
RUN-1001 :     16     |  u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0]  |    Normal    
RUN-1001 :     17     |  u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1]  |    Normal    
RUN-1001 :     18     |  u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0]  |    Normal    
RUN-1001 :     19     |  u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1]  |    Normal    
RUN-1001 :     20     |       u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk       |    Normal    
RUN-1001 :     21     |    u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1    |    Normal    
RUN-1001 :     22     |                 u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk                  |    Normal    
RUN-1001 :     23     |              u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1               |    Normal    
RUN-1001 :     24     |                                u_pll/clk0_buf                                |    Normal    
RUN-1001 :     25     |                                u_pll/clk3_buf                                |    Normal    
RUN-1001 :     26     |                             u_uicfg_imx415/I_clk                             |    Normal    
RUN-1001 :     27     |                      u_uicfg_imx415/uii2c_inst/scl_clk                       |    Normal    
RUN-1001 :     28     |                   u_uicfg_imx415/uii2c_inst/scl_clk_syn_9                    |    Normal    
RUN-1001 :     29     |                  udp_stack_inst/udp_layer_inst/I_W_udp_clk                   |    Normal    
RUN-1001 :     30     |                              uidbuf_u0/I_R_rclk                              |    Normal    
RUN-1001 :     31     |                           uidbuf_u0/I_R_rclk_syn_5                           |    Normal    
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 : DR clock buffer summary:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Idx  |                                                      Name                                                       
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1   |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk                 
RUN-1001 :    2   |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk                 
RUN-1001 :    3   |                                        rgmii_interface_inst/u_rgmii_rxc                                         
RUN-1001 :    4   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk1                
RUN-1001 :    5   |                                    u_pll/bufg_c0_auto_created_sclk_s_0_l_bk2                                    
RUN-1001 :    6   |                         uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3                         
RUN-1001 :    7   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4                              
RUN-1001 :    8   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_l_bk5                             
RUN-1001 :    9   |                                    u_pll/bufg_c3_auto_created_sclk_s_0_l_bk6                                    
RUN-1001 :   10   |                 u_uicfg_imx415/uii2c_inst/scl_clk_created_gclkinst_auto_created_sclk_s_0_l_bk7                  
RUN-1001 :   11   |            u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst_auto_created_sclk_s_0_l_bk8             
RUN-1001 :   12   |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_0_l_bk9  
RUN-1001 :   13   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1                
RUN-1001 :   14   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2                             
RUN-1001 :   15   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3                              
RUN-1001 :   16   |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_0_r_bk4  
RUN-1001 :   17   |                         uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_r_bk5                         
RUN-1001 :   18   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1                             
RUN-1001 :   19   |                                    u_pll/bufg_c0_auto_created_sclk_s_1_l_bk2                                    
RUN-1001 :   20   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3                
RUN-1001 :   21   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4                              
RUN-1001 :   22   |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_1_l_bk5  
RUN-1001 :   23   |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_1_r_bk1            
RUN-1001 :   24   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2                             
RUN-1001 :   25   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk3                
RUN-1001 :   26   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4                              
RUN-1001 :   27   |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_1_r_bk5  
RUN-1001 :   28   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1                             
RUN-1001 :   29   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1                             
RUN-1001 :   30   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2                              
RUN-1001 :   31   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_3_l_bk1                             
RUN-1001 :   32   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_3_r_bk1                             
RUN-1001 :   33   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_4_l_bk1                             
RUN-1001 :   34   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_4_r_bk1                             
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------
PHY-1001 : End Stage 2.1 | Build Routing Design; Time: 13.205152s wall, 101.484375s user + 0.531250s system = 102.015625s CPU (772.5%); Memory(MB): used = 4622, reserved = 5567, peak = 4622;

RUN-1001 : Top Percentage Crit. Net Stat.
RUN-1001 : -------------------------------------------------------
RUN-1001 :   Top %  |  Net Count  |  Avg. Fanout  |  Avg. Slack   
RUN-1001 : -------------------------------------------------------
RUN-1001 :     1    |    1197     |   4.915622    |  -164.482038  
RUN-1001 :     2    |    2395     |   2.964092    |  151.931942   
RUN-1001 :     3    |    3592     |   3.094098    |  614.283964   
RUN-1001 :     4    |    4790     |   3.179749    |  966.252610   
RUN-1001 :     5    |    5987     |   3.491565    |  1278.797561  
RUN-1001 :     6    |    7185     |   3.553375    |  1533.604454  
RUN-1001 :     7    |    8382     |   3.546648    |  1737.074922  
RUN-1001 :     8    |    9580     |   3.432255    |  1902.558768  
RUN-1001 :     9    |    10778    |   3.327241    |  2040.250974  
RUN-1001 :    10    |    11975    |   3.220292    |  2156.801336  
RUN-1001 : -------------------------------------------------------
PHY-1001 : Stage 2.2 | Tile Base Routing
PHY-1001 : 590 nets need to preroute.
PHY-1001 : len = 0, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End Stage 2.2 | Tile Base Routing; Time: 2.007235s wall, 23.203125s user + 0.218750s system = 23.421875s CPU (1166.9%); Memory(MB): used = 4648, reserved = 5594, peak = 4648;

PHY-1001 : Stage 2.3 | Clock Nets Routing
PHY-1001 : Routed 0% nets.
PHY-1001 : len = 1.73534e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End Stage 2.3 | Clock Nets Routing; Time: 7.921413s wall, 8.312500s user + 0.046875s system = 8.359375s CPU (105.5%); Memory(MB): used = 4858, reserved = 5802, peak = 4858;

PHY-1001 : Stage 2.4 | Routing Initialization
PHY-1001 : Mark 1% net(place mode slack < 415ps) as critical nets.
PHY-1001 : Stage 2.4.1 | Normal Nets Routing
PHY-1001 : Routed 68% nets.
PHY-1001 : len = 1.12723e+07, over cnt = 37230(0%), over = 39509, worst = 5, crit = 0
PHY-1001 : End Stage 2.4.1 | Normal Nets Routing; Time: 60.375372s wall, 133.000000s user + 1.593750s system = 134.593750s CPU (222.9%); Memory(MB): used = 5013, reserved = 5958, peak = 5013;

PHY-1001 : Stage 2.4.2 | Update Timing
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 2.0000 -phase 17 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 8.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -divide_by 2.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 5.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[2]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 2.8000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[3]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -divide_by 1.0429 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[3]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[4]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 1.4286 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[4]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
USR-6136 CRITICAL-WARNING: 'derive_pll_clocks' is obsolete. Please use 'derive_clocks' instead, which handles more types of clock deriving resources. 
Launching timing wizard will update this command automatically.
5.000000
27.999000
6.000000
5.000000
RUN-1003 : finish command "start_timer" in  24.210787s wall, 23.718750s user + 0.296875s system = 24.015625s CPU (99.2%)

RUN-1004 : used memory is 5296 MB, reserved memory is 6369 MB, peak memory is 5547 MB
TMR-2502 : Net delay update with mode: Routed
USR-6133 CRITICAL-WARNING: Clock definition problem: primary clock rx_clk is defined on internal clock network. Please use create_generated_clock instead.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/wr_addr_reg[6]_syn_5, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/rd_addr_reg[5]_syn_4, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_tx_frame_ctrl_inst/O_mac_pause_en_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[17]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[23]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/wr_addr_reg[6]_syn_5, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/rd_addr_reg[5]_syn_4, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_tx_frame_ctrl_inst/O_mac_pause_en_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[43]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[42]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dib) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[42]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dib_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[44]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/wr_addr_reg[5]_syn_5, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/rd_addr_reg[6]_syn_4, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_wfifo_en_info_reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_frame_type_reg[15]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_frame_type_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_wfifo_data_cnt_info_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_wfifo_data_cnt_info_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_wfifo_en_reg_syn_71, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_r4_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_wfifo_en_reg_syn_71, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_r4_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_r4_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_41, port: addra) come from ASYNC reset registers udp_tfifo_inst/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_41, port: addrb) come from ASYNC reset registers udp_tfifo_inst/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_41, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/empty_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_35, port: addra) come from ASYNC reset registers udp_tfifo_inst/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_35, port: addrb) come from ASYNC reset registers udp_tfifo_inst/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_35, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/empty_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_29, port: addra) come from ASYNC reset registers udp_tfifo_inst/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_29, port: addrb) come from ASYNC reset registers udp_tfifo_inst/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_29, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/empty_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_47, port: addra) come from ASYNC reset registers udp_tfifo_inst/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 Similar messages will be suppressed.
PHY-1001 : 715/82750(0%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -4.240, TNS(ns) = -201.619, FEP = 359 | Hold: WNS(ns) = -2.263, TNS(ns) = -1405.001, FEP = 1553.
PHY-1001 : End Stage 2.4.2 | Update Timing; Time: 40.888221s wall, 40.156250s user + 0.359375s system = 40.515625s CPU (99.1%); Memory(MB): used = 5297, reserved = 6369, peak = 5547;

PHY-1001 : Stage 2.4.3 | Deskew Clock Tree
RUN-1001 : Deskew Summary
RUN-1001 : ----------------------------------------------------
RUN-1001 :           Clock          |  Pre-Skew  |  Post-Skew  
RUN-1001 : ----------------------------------------------------
RUN-1001 :     u_ddr_phy/usr_clk    |    825     |     350     
RUN-1001 :     u_ddr_phy/fbk_clk    |    825     |     350     
RUN-1001 :     u_ddr_phy/dfi_clk    |    502     |     264     
RUN-1001 :        S_hs_rx_clk       |    374     |     136     
RUN-1001 :         a_tx_clk         |    264     |     26      
RUN-1001 :     u_ddr_phy/mcu_clk    |    264     |     26      
RUN-1001 :   config_inst.cwc_tck_o  |    364     |     126     
RUN-1001 : ----------------------------------------------------
PHY-1001 : 711/82750(0%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -4.240, TNS(ns) = -181.111, FEP = 304 | Hold: WNS(ns) = -2.263, TNS(ns) = -1381.905, FEP = 1285.
PHY-1001 : End Stage 2.4.3 | Deskew Clock Tree; Time: 15.704818s wall, 15.593750s user + 0.062500s system = 15.656250s CPU (99.7%); Memory(MB): used = 5328, reserved = 6400, peak = 5547;

PHY-1001 : End Stage 2.4 | Routing Initialization; Time: 117.570067s wall, 189.562500s user + 2.015625s system = 191.578125s CPU (162.9%); Memory(MB): used = 5328, reserved = 6400, peak = 5547;

PHY-1001 : Stage 2.5 | Routing Optimization
PHY-1001 : Build lut bridge;  1.521257s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (98.6%)

PHY-1001 : Stage 2.5.1 | Phase 1
PHY-1001 : Stage 2.5.1.1 | Hold TimeOptimization
PHY-1001 : Iter 0; Processed 1182 pins with HWNS -2.263ns HTNS -1367.549ns FEP 945 took 4.38809 seconds.
PHY-1001 : Iter 1; Processed 1395 pins with HWNS -2.263ns HTNS -1361.208ns FEP 801 took 2.29097 seconds.
PHY-1001 : len = 1.13544e+07, over cnt = 37117(0%), over = 39405, worst = 5, crit = 0
PHY-1001 : End Stage 2.5.1.1 | Hold TimeOptimization; Time: 7.218387s wall, 7.937500s user + 0.015625s system = 7.953125s CPU (110.2%); Memory(MB): used = 5415, reserved = 6487, peak = 5547;

PHY-1001 : Stage 2.5.1.2 | High Fanout Nets Optimization
PHY-1001 : High fanout net optimize summary:
PHY-1001 : Process 14 nets and 33 pins with SWNS -4.240ns STNS -147.152ns FEP 258.
PHY-1001 : len = 1.13897e+07, over cnt = 37127(0%), over = 39415, worst = 5, crit = 0
PHY-1001 : End Stage 2.5.1.2 | High Fanout Nets Optimization; Time: 7.124583s wall, 7.359375s user + 0.000000s system = 7.359375s CPU (103.3%); Memory(MB): used = 5415, reserved = 6487, peak = 5547;

PHY-1001 : Stage 2.5.1.3 | Setup TimeOptimization
PHY-1001 : Start to optimize setup violation with net base ...
PHY-1001 : Iter 1; Process 411 nets with SWNS -4.097ns STNS -141.368ns FEP 239 took 1.86083 seconds
PHY-1001 : Iter 2; Process 337 nets with SWNS -4.097ns STNS -113.334ns FEP 174 took 2.66849 seconds
PHY-1001 : Iter 3; Processed 26 pins with SWNS -3.961ns STNS -111.490ns FEP 167 took 2.14073 seconds.
PHY-1001 : Mark 3139 critical net(s) and 5322 critical pin(s).
PHY-1001 : len = 1.14391e+07, over cnt = 37131(0%), over = 39315, worst = 4, crit = 330
PHY-1001 : End Stage 2.5.1.3 | Setup TimeOptimization; Time: 8.637906s wall, 10.046875s user + 0.046875s system = 10.093750s CPU (116.9%); Memory(MB): used = 5417, reserved = 6489, peak = 5547;

PHY-1001 : Stage 2.5.1.4 | Rip-up And ReRoute
PHY-0007 : Congestion: {75.68, 65.92, 60.51, 56.65}; Timing: {-3.961ns, -111.490ns, 167}
PHY-1001 : Iter 1: len = 1.16809e+07, over cnt = 17612(0%), over = 18115, worst = 4, crit = 65, time(s) = 12.53
PHY-1001 : Iter 2: len = 1.17688e+07, over cnt = 9575(0%), over = 9690, worst = 3, crit = 11, time(s) = 12.42
PHY-1001 : Iter 3: len = 1.17928e+07, over cnt = 7017(0%), over = 7065, worst = 3, crit = 7, time(s) = 6.79
PHY-1001 : Iter 4: len = 1.18843e+07, over cnt = 3464(0%), over = 3488, worst = 3, crit = 4, time(s) = 11.43
PHY-1001 : Iter 5: len = 1.19128e+07, over cnt = 2469(0%), over = 2494, worst = 3, crit = 2, time(s) = 10.84
PHY-1001 : Iter 6: len = 1.19199e+07, over cnt = 2167(0%), over = 2192, worst = 3, crit = 2, time(s) = 6.58
PHY-1001 : Iter 7: len = 1.19233e+07, over cnt = 2033(0%), over = 2058, worst = 3, crit = 2, time(s) = 6.70
PHY-1001 : Marking 45 (0.20%) hot zones with cutoff utilization 81.25.
PHY-1001 : Iter 8: len = 1.20028e+07, over cnt = 559(0%), over = 569, worst = 2, crit = 0, time(s) = 13.49
PHY-1001 : Iter 9: len = 1.20111e+07, over cnt = 321(0%), over = 328, worst = 2, crit = 0, time(s) = 9.72
PHY-1001 : Iter 10: len = 1.20228e+07, over cnt = 187(0%), over = 192, worst = 2, crit = 0, time(s) = 5.54
PHY-1001 : Iter 11: len = 1.20246e+07, over cnt = 156(0%), over = 161, worst = 2, crit = 0, time(s) = 3.44
PHY-1001 : Iter 12: len = 1.20287e+07, over cnt = 99(0%), over = 104, worst = 2, crit = 0, time(s) = 3.97
PHY-1001 : Marking 45 (0.20%) hot zones with cutoff utilization 81.25.
PHY-1001 : Iter 13: len = 1.20295e+07, over cnt = 90(0%), over = 95, worst = 2, crit = 0, time(s) = 3.02
PHY-1001 : Iter 14: len = 1.20289e+07, over cnt = 88(0%), over = 93, worst = 2, crit = 0, time(s) = 2.29
PHY-1001 : Iter 15: len = 1.20288e+07, over cnt = 88(0%), over = 93, worst = 2, crit = 0, time(s) = 0.30
PHY-1001 : Iter 16: len = 1.20311e+07, over cnt = 71(0%), over = 73, worst = 2, crit = 0, time(s) = 2.02
PHY-1001 : Iter 17: len = 1.20319e+07, over cnt = 67(0%), over = 68, worst = 2, crit = 0, time(s) = 0.80
PHY-1001 : Iter 18: len = 1.2033e+07, over cnt = 56(0%), over = 56, worst = 1, crit = 0, time(s) = 1.76
PHY-1001 : Marking 45 (0.20%) hot zones with cutoff utilization 81.25.
PHY-1001 : Iter 19: len = 1.20336e+07, over cnt = 49(0%), over = 49, worst = 1, crit = 0, time(s) = 0.89
PHY-1001 : Iter 20: len = 1.20358e+07, over cnt = 30(0%), over = 30, worst = 1, crit = 0, time(s) = 1.98
PHY-1001 : Iter 21: len = 1.20382e+07, over cnt = 13(0%), over = 13, worst = 1, crit = 0, time(s) = 2.76
PHY-1001 : Iter 22: len = 1.20391e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0, time(s) = 1.44
PHY-1001 : Marking 45 (0.20%) hot zones with cutoff utilization 81.25.
PHY-1001 : Update congestion ...
PHY-1001 : Marking 45 (0.20%) hot zones with cutoff utilization 81.25.
PHY-1001 : Congestion index:
PHY-1001 : top1  = 81.27(S 72.85, N 63.14, E 74.21, W 76.89, I 61.76, O 81.43)
PHY-1001 : top5  = 71.19(S 56.73, N 51.45, E 62.66, W 64.28, I 43.07, O 56.36)
PHY-1001 : top10 = 65.32(S 48.94, N 45.00, E 55.10, W 56.86, I 35.34, O 48.33)
PHY-1001 : top15 = 61.24(S 44.20, N 40.60, E 50.05, W 51.09, I 30.44, O 43.34)
PHY-1001 : End update congestion; 0.175094s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (249.9%)

PHY-1001 : End Stage 2.5.1.4 | Rip-up And ReRoute; Time: 122.196420s wall, 312.718750s user + 1.640625s system = 314.359375s CPU (257.3%); Memory(MB): used = 5299, reserved = 6503, peak = 5547;

PHY-1001 : Stage 2.5.1.5 | Update Timing
PHY-1001 : 592/82750(0%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -4.519, TNS(ns) = -962.040, FEP = 669 | Hold: WNS(ns) = -2.263, TNS(ns) = -1334.147, FEP = 854.
PHY-1001 : End Stage 2.5.1.5 | Update Timing; Time: 8.565024s wall, 8.437500s user + 0.046875s system = 8.484375s CPU (99.1%); Memory(MB): used = 5343, reserved = 6547, peak = 5547;

PHY-1001 : Stage 2.5.1.6 | Commit Data
PHY-1001 : Commit better result to database ...
PHY-1001 : End Stage 2.5.1.6 | Commit Data; Time: 0.681647s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (98.6%); Memory(MB): used = 5395, reserved = 6598, peak = 5547;

PHY-1001 : End Stage 2.5.1 | Phase 1; Time: 157.982206s wall, 351.359375s user + 1.781250s system = 353.140625s CPU (223.5%); Memory(MB): used = 5395, reserved = 6598, peak = 5547;

PHY-1001 : Stage 2.5.2 | Phase 2
PHY-1001 : Stage 2.5.2.1 | Hold TimeOptimization
PHY-1001 : Iter 0; Processed 165 pins with HWNS -2.263ns HTNS -1331.848ns FEP 805 took 1.59713 seconds.
PHY-1001 : Iter 1; Processed 179 pins with HWNS -2.263ns HTNS -1331.544ns FEP 800 took 0.936819 seconds.
PHY-1001 : len = 1.20509e+07, over cnt = 62(0%), over = 74, worst = 2, crit = 0
PHY-1001 : End Stage 2.5.2.1 | Hold TimeOptimization; Time: 3.345852s wall, 4.281250s user + 0.140625s system = 4.421875s CPU (132.2%); Memory(MB): used = 5376, reserved = 6598, peak = 5547;

PHY-1001 : Stage 2.5.2.2 | High Fanout Nets Optimization
PHY-1001 : High fanout net optimize summary:
PHY-1001 : Process 66 nets and 203 pins with SWNS -4.288ns STNS -147.058ns FEP 210.
PHY-1001 : len = 1.2116e+07, over cnt = 97(0%), over = 109, worst = 2, crit = 0
PHY-1001 : End Stage 2.5.2.2 | High Fanout Nets Optimization; Time: 14.134905s wall, 14.625000s user + 0.046875s system = 14.671875s CPU (103.8%); Memory(MB): used = 5376, reserved = 6598, peak = 5547;

PHY-1001 : Stage 2.5.2.3 | Setup TimeOptimization
PHY-1001 : Start to optimize setup violation with net base ...
PHY-1001 : Iter 1; Process 82 nets with SWNS -3.972ns STNS -133.393ns FEP 168 took 1.4825 seconds
PHY-1001 : Iter 2; Processed 25 pins with SWNS -3.972ns STNS -132.708ns FEP 165 took 2.76807 seconds.
PHY-1001 : Mark 3398 critical net(s) and 5967 critical pin(s).
PHY-1001 : len = 1.21233e+07, over cnt = 181(0%), over = 192, worst = 2, crit = 6
PHY-1001 : End Stage 2.5.2.3 | Setup TimeOptimization; Time: 6.122160s wall, 6.531250s user + 0.015625s system = 6.546875s CPU (106.9%); Memory(MB): used = 5376, reserved = 6598, peak = 5547;

PHY-1001 : Stage 2.5.2.4 | Rip-up And ReRoute
PHY-1001 : Iter 1: len = 1.21216e+07, over cnt = 39(0%), over = 39, worst = 1, crit = 0, time(s) = 1.22
PHY-1001 : Iter 2: len = 1.21206e+07, over cnt = 21(0%), over = 21, worst = 1, crit = 0, time(s) = 1.57
PHY-1001 : Iter 3: len = 1.21204e+07, over cnt = 16(0%), over = 16, worst = 1, crit = 0, time(s) = 0.23
PHY-1001 : Iter 4: len = 1.21207e+07, over cnt = 10(0%), over = 10, worst = 1, crit = 0, time(s) = 0.33
PHY-1001 : Iter 5: len = 1.21207e+07, over cnt = 10(0%), over = 10, worst = 1, crit = 0, time(s) = 0.28
PHY-1001 : Iter 6: len = 1.21208e+07, over cnt = 13(0%), over = 13, worst = 1, crit = 0, time(s) = 0.25
PHY-1001 : Marking 125 (0.55%) hot zones with cutoff utilization 81.08.
PHY-1001 : Iter 7: len = 1.21209e+07, over cnt = 3(0%), over = 3, worst = 1, crit = 0, time(s) = 0.59
PHY-1001 : Iter 8: len = 1.21209e+07, over cnt = 3(0%), over = 3, worst = 1, crit = 0, time(s) = 0.23
PHY-1001 : Iter 9: len = 1.21208e+07, over cnt = 4(0%), over = 4, worst = 1, crit = 0, time(s) = 0.22
PHY-1001 : Iter 10: len = 1.21209e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0, time(s) = 0.43
PHY-1001 : Marking 125 (0.55%) hot zones with cutoff utilization 81.08.
PHY-1001 : Update congestion ...
PHY-1001 : Marking 125 (0.55%) hot zones with cutoff utilization 81.08.
PHY-1001 : Congestion index:
PHY-1001 : top1  = 81.15(S 72.84, N 63.12, E 74.10, W 77.02, I 61.76, O 81.43)
PHY-1001 : top5  = 71.33(S 56.78, N 51.54, E 62.74, W 64.54, I 43.07, O 56.36)
PHY-1001 : top10 = 65.48(S 48.97, N 45.11, E 55.16, W 57.09, I 35.34, O 48.33)
PHY-1001 : top15 = 61.39(S 44.23, N 40.72, E 50.13, W 51.31, I 30.44, O 43.34)
PHY-1001 : End update congestion; 0.161978s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (250.8%)

PHY-1001 : End Stage 2.5.2.4 | Rip-up And ReRoute; Time: 6.272868s wall, 16.312500s user + 0.093750s system = 16.406250s CPU (261.5%); Memory(MB): used = 5376, reserved = 6598, peak = 5547;

PHY-1001 : Stage 2.5.2.5 | Update Timing
PHY-1001 : 525/82750(0%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -4.257, TNS(ns) = -141.399, FEP = 175 | Hold: WNS(ns) = -2.263, TNS(ns) = -1333.239, FEP = 825.
PHY-1001 : End Stage 2.5.2.5 | Update Timing; Time: 1.963402s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (98.7%); Memory(MB): used = 5377, reserved = 6599, peak = 5547;

PHY-1001 : Stage 2.5.2.6 | Commit Data
PHY-1001 : Commit better result to database ...
PHY-1001 : End Stage 2.5.2.6 | Commit Data; Time: 0.269545s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.5%); Memory(MB): used = 5377, reserved = 6599, peak = 5547;

PHY-1001 : End Stage 2.5.2 | Phase 2; Time: 34.534107s wall, 46.906250s user + 0.359375s system = 47.265625s CPU (136.9%); Memory(MB): used = 5377, reserved = 6599, peak = 5547;

PHY-1001 : Stage 2.5.3 | Phase 3
PHY-1001 : Stage 2.5.3.1 | Hold TimeOptimization
PHY-1001 : Iter 0; Processed 55 pins with HWNS -2.263ns HTNS -1331.544ns FEP 800 took 1.06189 seconds.
PHY-1001 : Iter 1; Processed 55 pins with HWNS -2.263ns HTNS -1331.544ns FEP 800 took 0.471863 seconds.
PHY-1001 : len = 1.21249e+07, over cnt = 42(0%), over = 50, worst = 2, crit = 0
PHY-1001 : End Stage 2.5.3.1 | Hold TimeOptimization; Time: 2.177999s wall, 3.265625s user + 0.000000s system = 3.265625s CPU (149.9%); Memory(MB): used = 5377, reserved = 6599, peak = 5547;

PHY-1001 : Stage 2.5.3.2 | High Fanout Nets Optimization
PHY-1001 : High fanout net optimize summary:
PHY-1001 : Process 31 nets and 53 pins with SWNS -4.257ns STNS -141.399ns FEP 175.
PHY-1001 : len = 1.2123e+07, over cnt = 44(0%), over = 52, worst = 2, crit = 0
PHY-1001 : End Stage 2.5.3.2 | High Fanout Nets Optimization; Time: 3.708316s wall, 4.375000s user + 0.000000s system = 4.375000s CPU (118.0%); Memory(MB): used = 5377, reserved = 6599, peak = 5547;

PHY-1001 : Stage 2.5.3.3 | Setup TimeOptimization
PHY-1001 : Start to optimize setup violation with net base ...
PHY-1001 : Iter 1; Processed 18 pins with SWNS -3.972ns STNS -132.708ns FEP 165 took 0.994249 seconds.
PHY-1001 : Mark 3403 critical net(s) and 5988 critical pin(s).
PHY-1001 : len = 1.21232e+07, over cnt = 46(0%), over = 54, worst = 2, crit = 0
PHY-1001 : End Stage 2.5.3.3 | Setup TimeOptimization; Time: 2.575679s wall, 2.984375s user + 0.015625s system = 3.000000s CPU (116.5%); Memory(MB): used = 5377, reserved = 6599, peak = 5547;

PHY-1001 : Stage 2.5.3.4 | Rip-up And ReRoute
PHY-1001 : Iter 1: len = 1.21222e+07, over cnt = 18(0%), over = 20, worst = 2, crit = 0, time(s) = 0.33
PHY-1001 : Iter 2: len = 1.21212e+07, over cnt = 4(0%), over = 4, worst = 1, crit = 0, time(s) = 0.21
PHY-1001 : Iter 3: len = 1.2121e+07, over cnt = 3(0%), over = 3, worst = 1, crit = 0, time(s) = 0.37
PHY-1001 : Iter 4: len = 1.2121e+07, over cnt = 3(0%), over = 3, worst = 1, crit = 0, time(s) = 0.31
PHY-1001 : Iter 5: len = 1.21211e+07, over cnt = 5(0%), over = 5, worst = 1, crit = 0, time(s) = 0.25
PHY-1001 : Marking 126 (0.55%) hot zones with cutoff utilization 81.08.
PHY-1001 : Iter 6: len = 1.21211e+07, over cnt = 2(0%), over = 2, worst = 1, crit = 0, time(s) = 0.26
PHY-1001 : Iter 7: len = 1.21211e+07, over cnt = 2(0%), over = 2, worst = 1, crit = 0, time(s) = 0.22
PHY-1001 : Iter 8: len = 1.2121e+07, over cnt = 3(0%), over = 3, worst = 1, crit = 0, time(s) = 0.22
PHY-1001 : Iter 9: len = 1.21211e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0, time(s) = 0.47
PHY-1001 : Iter 10: len = 1.21211e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0, time(s) = 0.24
PHY-1001 : Marking 126 (0.55%) hot zones with cutoff utilization 81.08.
PHY-1001 : Update congestion ...
PHY-1001 : Marking 126 (0.55%) hot zones with cutoff utilization 81.08.
PHY-1001 : Congestion index:
PHY-1001 : top1  = 81.28(S 72.87, N 63.04, E 74.01, W 77.17, I 61.76, O 81.43)
PHY-1001 : top5  = 71.35(S 56.78, N 51.52, E 62.70, W 64.56, I 43.07, O 56.36)
PHY-1001 : top10 = 65.49(S 48.97, N 45.12, E 55.14, W 57.11, I 35.34, O 48.33)
PHY-1001 : top15 = 61.39(S 44.24, N 40.73, E 50.11, W 51.32, I 30.44, O 43.34)
PHY-1001 : End update congestion; 0.163174s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (229.8%)

PHY-1001 : End Stage 2.5.3.4 | Rip-up And ReRoute; Time: 3.761168s wall, 12.921875s user + 0.093750s system = 13.015625s CPU (346.1%); Memory(MB): used = 5377, reserved = 6599, peak = 5547;

PHY-1001 : Stage 2.5.3.5 | Update Timing
PHY-1001 : 527/82750(0%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -4.257, TNS(ns) = -141.399, FEP = 175 | Hold: WNS(ns) = -2.263, TNS(ns) = -1332.749, FEP = 817.
PHY-1001 : End Stage 2.5.3.5 | Update Timing; Time: 1.556705s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (98.4%); Memory(MB): used = 5377, reserved = 6599, peak = 5547;

PHY-1001 : Stage 2.5.3.6 | Commit Data
PHY-1001 : Commit better result to database ...
PHY-1001 : End Stage 2.5.3.6 | Commit Data; Time: 0.276000s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.9%); Memory(MB): used = 5377, reserved = 6599, peak = 5547;

PHY-1001 : End Stage 2.5.3 | Phase 3; Time: 16.040982s wall, 27.640625s user + 0.125000s system = 27.765625s CPU (173.1%); Memory(MB): used = 5377, reserved = 6599, peak = 5547;

PHY-1001 : End Stage 2.5 | Routing Optimization; Time: 225.825134s wall, 443.968750s user + 2.281250s system = 446.250000s CPU (197.6%); Memory(MB): used = 5377, reserved = 6599, peak = 5547;

PHY-1001 : Stage 2.6 | Multi-try route Optimization
PHY-1001 : Stop running multi-try route opt due to bad SWNS -4257ps or STNS -141399ps. Use parameter "set_param route multi_try_route_bad_qor_check off" to skip the check
PHY-1001 : End Stage 2.6 | Multi-try route Optimization; Time: 0.382937s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (97.9%); Memory(MB): used = 5383, reserved = 6605, peak = 5547;

PHY-1003 : Routed, final wirelength = 1.21211e+07
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][51,39]; Utilization: 9 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                              Assigned Clock                              |                               Route Clock                                |  Marking  |                                                     Buffer                                                      |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |           |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk1                |           643            
RUN-1001 :    2    |                udp_stack_inst/udp_layer_inst/I_W_udp_clk                 |                udp_stack_inst/udp_layer_inst/I_W_udp_clk                 |           |                                    u_pll/bufg_c0_auto_created_sclk_s_0_l_bk2                                    |           535            
RUN-1001 :    3    |                         uidbuf_u0/I_R_rclk_syn_5                         |                         uidbuf_u0/I_R_rclk_syn_5                         |           |                         uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3                         |           528            
RUN-1001 :    4    |                              cwc_jtck_syn_1                              |                              cwc_jtck_syn_1                              |           |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4                              |           422            
RUN-1001 :    5    |                            S_hs_rx_clk_syn_5                             |                            S_hs_rx_clk_syn_5                             |           |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_l_bk5                             |           382            
RUN-1001 :    6    |                           u_uicfg_imx415/I_clk                           |                           u_uicfg_imx415/I_clk                           |           |                                    u_pll/bufg_c3_auto_created_sclk_s_0_l_bk6                                    |            71            
RUN-1001 :    7    |                 u_uicfg_imx415/uii2c_inst/scl_clk_syn_9                  |                 u_uicfg_imx415/uii2c_inst/scl_clk_syn_9                  |           |                 u_uicfg_imx415/uii2c_inst/scl_clk_created_gclkinst_auto_created_sclk_s_0_l_bk7                  |            17            
RUN-1001 :    8    |            u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1             |            u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1             |           |            u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst_auto_created_sclk_s_0_l_bk8             |            7             
RUN-1001 :    9    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |           |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_0_l_bk9  |            3             
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [52,0][113,39]; Utilization: 6 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                              Assigned Clock                              |                               Route Clock                                |  Marking  |                                                     Buffer                                                      |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |           |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1                |           2576           
RUN-1001 :    2    |                            S_hs_rx_clk_syn_5                             |                            S_hs_rx_clk_syn_5                             |           |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2                             |           1011           
RUN-1001 :    3    |                              cwc_jtck_syn_1                              |                              cwc_jtck_syn_1                              |           |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3                              |           905            
RUN-1001 :    4    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |           |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_0_r_bk4  |           689            
RUN-1001 :    5    |                         uidbuf_u0/I_R_rclk_syn_5                         |                         uidbuf_u0/I_R_rclk_syn_5                         |           |                         uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_r_bk5                         |           120            
RUN-1001 :    12   |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |           |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk                 |           2576           
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][51,79]; Utilization: 6 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                              Assigned Clock                              |                               Route Clock                                |  Marking  |                                                     Buffer                                                      |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                            S_hs_rx_clk_syn_5                             |                            S_hs_rx_clk_syn_5                             |           |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1                             |           2602           
RUN-1001 :    2    |                udp_stack_inst/udp_layer_inst/I_W_udp_clk                 |                udp_stack_inst/udp_layer_inst/I_W_udp_clk                 |           |                                    u_pll/bufg_c0_auto_created_sclk_s_1_l_bk2                                    |           1252           
RUN-1001 :    3    |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |           |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3                |           101            
RUN-1001 :    4    |                              cwc_jtck_syn_1                              |                              cwc_jtck_syn_1                              |           |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4                              |            35            
RUN-1001 :    5    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |           |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_1_l_bk5  |            1             
RUN-1001 :    12   |                           I_a_rgmii_rxc_dup_1                            |                           I_a_rgmii_rxc_dup_1                            |           |                                        rgmii_interface_inst/u_rgmii_rxc                                         |           237            
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Sector 3, clock routing of x113y59_clk_auto_gnd.fbclk[113,79] is not in assigned region.
RUN-1001 : Clock Region s_1_r [52,40][113,79]; Utilization: 7 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                              Assigned Clock                              |                               Route Clock                                |  Marking  |                                                     Buffer                                                      |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |          u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int          |          u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int          |           |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_1_r_bk1            |            1             
RUN-1001 :    2    |                            S_hs_rx_clk_syn_5                             |                            S_hs_rx_clk_syn_5                             |           |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2                             |           3297           
RUN-1001 :    3    |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |           |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk3                |           2178           
RUN-1001 :    4    |                              cwc_jtck_syn_1                              |                              cwc_jtck_syn_1                              |           |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4                              |           1089           
RUN-1001 :    5    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |           |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_1_r_bk5  |            11            
RUN-1001 :    11   |                                    -                                     |                           x113y59_clk_auto_gnd                           |     +     |                                                        -                                                        |            0             
RUN-1001 :    12   |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |           |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk                 |           2178           
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][51,119]; Utilization: 1 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |   Assigned Clock    |     Route Clock     |  Marking  |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  S_hs_rx_clk_syn_5  |           |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1  |           3040           
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [52,80][113,119]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |   Assigned Clock    |     Route Clock     |  Marking  |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  S_hs_rx_clk_syn_5  |           |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1  |           4752           
RUN-1001 :    2    |   cwc_jtck_syn_1    |   cwc_jtck_syn_1    |           |   cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2    |           974            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_l [0,120][51,159]; Utilization: 1 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |   Assigned Clock    |     Route Clock     |  Marking  |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  S_hs_rx_clk_syn_5  |           |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_3_l_bk1  |           3113           
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_r [52,120][103,159]; Utilization: 1 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |   Assigned Clock    |     Route Clock     |  Marking  |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  S_hs_rx_clk_syn_5  |           |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_3_r_bk1  |           2198           
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_4_l [0,160][51,199]; Utilization: 1 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |   Assigned Clock    |     Route Clock     |  Marking  |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  S_hs_rx_clk_syn_5  |           |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_4_l_bk1  |           366            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_4_r [52,160][103,199]; Utilization: 1 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |   Assigned Clock    |     Route Clock     |  Marking  |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  S_hs_rx_clk_syn_5  |           |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_4_r_bk1  |           234            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1002 : start command "export_db imx_face_udp_pr.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported phy database
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db imx_face_udp_pr.db" in  4.243041s wall, 5.781250s user + 0.078125s system = 5.859375s CPU (138.1%)

RUN-1004 : used memory is 5587 MB, reserved memory is 6914 MB, peak memory is 5587 MB
PHY-1001 : Current memory(MB): used = 5587, reserved = 6914, peak = 5587.
PHY-1001 : End export database. 4.530810s wall, 6.062500s user + 0.078125s system = 6.140625s CPU (135.5%)

PHY-1001 : End detail routing;  380.025946s wall, 781.656250s user + 5.187500s system = 786.843750s CPU (207.1%)

PHY-1001 : End Stage 2 | Detail Routing; Time: 380.026433s wall, 781.656250s user + 5.187500s system = 786.843750s CPU (207.0%); Memory(MB): used = 5587, reserved = 6914, peak = 5587;

RUN-1002 : start command "phys_opt -post_route -effort low"
RUN-1002 : start command "start_timer -keep_rs"
RUN-1003 : finish command "start_timer -keep_rs" in  15.066636s wall, 14.968750s user + 0.046875s system = 15.015625s CPU (99.7%)

RUN-1004 : used memory is 5595 MB, reserved memory is 6914 MB, peak memory is 5595 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Stage 3 | Optimize Path After Routing
PHY-1034 : Refresh detailed routing grids ...
PHY-1001 : Loading existing routes ...
PHY-1032 : Net uidbuf_u0/W_FS with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net uidbuf_u0/fram_end with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net uidbuf_u0/r_tlast with 1 non-virtual pins; routing is skipped.
RUN-1001 : Clock Statistics :
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                             Clock Net                              |         Type          
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |       u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int       |       User GCLK       
RUN-1001 :     2    |      u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf      |       User GCLK       
RUN-1001 :     3    |                           u_pll/clk0_buf                           |       User GCLK       
RUN-1001 :     4    |                           u_pll/clk3_buf                           |       User GCLK       
RUN-1001 :     5    |                            S_hs_rx_clk                             |     Inferred GCLK     
RUN-1001 :     6    |                              cwc_jtck                              |     Inferred GCLK     
RUN-1001 :     7    |                         uidbuf_u0/I_R_rclk                         |     Inferred GCLK     
RUN-1001 :     8    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk  |     Inferred GCLK     
RUN-1001 :     9    |                 u_uicfg_imx415/uii2c_inst/scl_clk                  |     Inferred GCLK     
RUN-1001 :    10    |            u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk             |     Inferred GCLK     
RUN-1001 :    11    |      u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg       |      User Sector      
RUN-1001 :    12    |                        I_a_rgmii_rxc_dup_1                         |      User Sector      
RUN-1001 :    13    |      u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg       |      User Sector      
RUN-1001 :    14    |           u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1           |  User Multi-Regional  
RUN-1001 :    15    |           u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2           |  User Multi-Regional  
RUN-1001 :    16    |       u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk        |     User Regional     
RUN-1001 :    17    |       u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk        |     User Regional     
RUN-1001 :    18    |       u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk        |     User Regional     
RUN-1001 :    19    |       u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk        |     User Regional     
RUN-1001 : ------------------------------------------------------------------------------------------------------
PHY-1001 : eco open net = 0
OPT-1001 : Start post-route optimization ...
OPT-1001 : WNS -4257 TNS -141399 NUM_FEPS 175
OPT-1001 : Bail out post-route opt flow because bad initial timing.
OPT-1001 : End Stage 3 | Optimize Path After Routing; Time: 15.664525s wall, 16.015625s user + 0.046875s system = 16.062500s CPU (102.5%); Memory(MB): used = 5596, reserved = 6914, peak = 5596;

OPT-1001 : End physical optimization;  31.490493s wall, 32.187500s user + 0.093750s system = 32.281250s CPU (102.5%)

RUN-1001 : Post-route optimization summary
RUN-1001 : --------------------------------------------
RUN-1001 :   Metrics  |  Before   |   After   |  impr  
RUN-1001 : --------------------------------------------
RUN-1001 :    SWNS    |   -4257   |   -4257   |   0    
RUN-1001 :    STNS    |  -141399  |  -141399  |   0    
RUN-1001 :    FEPS    |    175    |    175    |   0    
RUN-1001 : --------------------------------------------
RUN-1001 : Attempt Statistics
RUN-1001 : -----------------------------------------------------
RUN-1001 :          Item         |  Total  |  Succ  |  Percent  
RUN-1001 : -----------------------------------------------------
RUN-1001 :   Attempt relocation  |    0    |   0    |    NA     
RUN-1001 :    Attempt reroute    |    0    |   0    |    NA     
RUN-1001 :       Attempt DR      |    0    |   0    |    NA     
RUN-1001 : -----------------------------------------------------
OPT-1001 : Total DR runtime: 0.000000
OPT-1001 : Total UT runtime: 0.163593
PHY-1001 : Stage 4 | Check And Add Lut-bridge
PHY-1001 : End Stage 4 | Check And Add Lut-bridge; Time: 0.317497s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.4%); Memory(MB): used = 5596, reserved = 6914, peak = 5596;

PHY-1001 : Stage 5 | Lut Bridge Check
PHY-1001 : End Stage 5 | Lut Bridge Check; Time: 0.645744s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (101.6%); Memory(MB): used = 5596, reserved = 6914, peak = 5596;

PHY-1001 : Stage 6 | Physical Net Status Check
PHY-1001 : End Stage 6 | Physical Net Status Check; Time: 0.383310s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (97.8%); Memory(MB): used = 5596, reserved = 6914, peak = 5596;

PHY-1001 : Start multi-drive drc check......
PHY-1001 : No multi-drive.
PHY-1001 : Stage 7 | Clock Net Status Check
PHY-1001 : 2 clock net(s) utilize local routing resource.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :         ClockName         |   DriverType    |  Clock/Fanout  |  LocalWireNum  |               NetName               |  Marked  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :             -             |  AL_PHY_LSLICE  |      1/3       |       20       |  u_uicfg_imx415/uii2c_inst/scl_clk  |    -     
RUN-1001 :   config_inst.cwc_tck_o   |  AL_PHY_CONFIG  |      1/1       |       12       |              cwc_jtck               |    -     
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkin net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkout net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: 1 clock-net(s) because they drive other clock net, may cause clock skew. Run "analyze_clock -detail" for more infomation.
PHY-1001 : End Stage 7 | Clock Net Status Check; Time: 0.311463s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.3%); Memory(MB): used = 5596, reserved = 6914, peak = 5596;

PHY-1001 : Stage 8 | Abnormal Timing Path check
PHY-5089 WARNING: Skip 724 abnormal timing path for routing due to clock skew is greater than 1000ps or hold slack is less than -1000ps, use load pr.db and report_abnormal_timing_target -file to get detail message. If need to fix these hold violation, place turn on hold fix high.
PHY-1001 : End Stage 8 | Abnormal Timing Path check; Time: 1.407930s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (97.7%); Memory(MB): used = 5596, reserved = 6914, peak = 5596;

RUN-1003 : finish command "phys_opt -post_route -effort low" in  34.978651s wall, 35.640625s user + 0.093750s system = 35.734375s CPU (102.2%)

RUN-1004 : used memory is 5596 MB, reserved memory is 6914 MB, peak memory is 5596 MB
RUN-1002 : start command "export_db imx_face_udp_pr.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported phy database
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db imx_face_udp_pr.db" in  4.338408s wall, 5.890625s user + 0.062500s system = 5.953125s CPU (137.2%)

RUN-1004 : used memory is 5596 MB, reserved memory is 6914 MB, peak memory is 5596 MB
RUN-1002 : start command "fix_hold"

PHY-1001 : Stage 9 | Hold Fix
PHY-1001 : Stage 9.1 | Load Design Data
PHY-1034 : Refresh detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1032 : Net uidbuf_u0/W_FS with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net uidbuf_u0/fram_end with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net uidbuf_u0/r_tlast with 1 non-virtual pins; routing is skipped.
PHY-1001 : eco open net = 0
PHY-1001 : End Stage 9.1 | Load Design Data; Time: 1.683561s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (119.7%); Memory(MB): used = 5596, reserved = 6914, peak = 5596;

PHY-1001 : Stage 9.2 | Hold Fix Optimization
RUN-1002 : start command "start_timer"
5.000000
27.999000
6.000000
5.000000
RUN-1003 : finish command "start_timer" in  22.439504s wall, 22.296875s user + 0.015625s system = 22.312500s CPU (99.4%)

RUN-1004 : used memory is 5596 MB, reserved memory is 6913 MB, peak memory is 5596 MB
PHY-1001 : Timing info: SWNS -4.257ns | STNS -141.399ns | HWNS -2.263ns | HTNS -1332.749ns.
PHY-1001 : Processing hold violation on 42 end-point, worst slack = -171ps, best slack = 19ps.
PHY-1001 : End timing refresh.  37.300353s wall, 37.000000s user + 0.046875s system = 37.046875s CPU (99.3%)

PHY-1001 : Stage 9.2.1 | Phase 1
PHY-1001 : Stage 9.2.1.1 | Hold Fix By LutBridge
PHY-1001 : len = 1.21222e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 26; unresolved count = 0.
PHY-1001 : 0 out of 42 ((0.00)%) EP fixed by LB.
PHY-1001 : End Stage 9.2.1.1 | Hold Fix By LutBridge; Time: 3.964376s wall, 4.125000s user + 0.031250s system = 4.156250s CPU (104.8%); Memory(MB): used = 5595, reserved = 6913, peak = 5596;

PHY-1001 : Timing info: SWNS -4.257ns | STNS -141.399ns | HWNS -2.263ns | HTNS -1332.436ns.
PHY-1001 : Processing hold violation on 26 end-point, worst slack = -171ps, best slack = 16ps.
PHY-1001 : End timing refresh.  0.679144s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (101.2%)

PHY-1001 : Stage 9.2.1.2 | Hold Fix By Pin
PHY-1001 : len = 1.21245e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 26 out of 26 ((100.00)%) EP fixed by pin delay.
PHY-1001 : End Stage 9.2.1.2 | Hold Fix By Pin; Time: 6.376135s wall, 6.921875s user + 0.000000s system = 6.921875s CPU (108.6%); Memory(MB): used = 5595, reserved = 6913, peak = 5596;

PHY-1001 : Timing info: SWNS -4.257ns | STNS -141.399ns | HWNS -2.263ns | HTNS -1331.544ns.
PHY-1001 : End timing refresh.  0.675918s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (99.4%)

PHY-1001 : End Stage 9.2.1 | Phase 1; Time: 11.932388s wall, 12.656250s user + 0.031250s system = 12.687500s CPU (106.3%); Memory(MB): used = 5595, reserved = 6913, peak = 5596;

PHY-1001 : End Stage 9.2 | Hold Fix Optimization; Time: 49.237271s wall, 49.656250s user + 0.078125s system = 49.734375s CPU (101.0%); Memory(MB): used = 5595, reserved = 6913, peak = 5596;

PHY-1001 : End Stage 9 | Hold Fix; Time: 51.708849s wall, 52.468750s user + 0.078125s system = 52.546875s CPU (101.6%); Memory(MB): used = 5595, reserved = 6913, peak = 5596;

RUN-1003 : finish command "fix_hold" in  51.902880s wall, 52.625000s user + 0.078125s system = 52.703125s CPU (101.5%)

RUN-1004 : used memory is 5595 MB, reserved memory is 6913 MB, peak memory is 5596 MB
PHY-1001 : Stage 10 | Report Route Qor
RUN-1002 : start command "report_qor -step route -file route.qor"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  15.193818s wall, 15.125000s user + 0.000000s system = 15.125000s CPU (99.5%)

RUN-1004 : used memory is 5595 MB, reserved memory is 6913 MB, peak memory is 5596 MB
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        -4257                |
|     Setup TNS             |      -141399                |
|     Num of violated S-EP  |          175                |
|     Hold WNS              |        -2263                |
|     Hold TNS              |     -1331544                |
|     Num of violated H-EP  |          800                |
-----------------------------------------------------------
| Routing Resource          |                             |
|     Wire length           |     12124544                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |        47698                |
|     slices percentage     |       40.84%                |
|     #RAMs                 |          137                |
|     #DSPs                 |           74                |
|     #DRAMHARDCON          |           51                |
-----------------------------------------------------------
Report route stage QoR done.

PHY-1034 : Refresh detailed routing grids ...
PHY-1032 : Net uidbuf_u0/W_FS with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net uidbuf_u0/fram_end with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net uidbuf_u0/r_tlast with 1 non-virtual pins; routing is skipped.
RUN-0008 : Do timing check and 1 issue(s) found.
RUN-0008 : Do critical path check and 3 issue(s) found.
RUN-0008 : Do routing resoruce check and 0 issue(s) found.
QoR Evaluation
-------------------------------------------------------------------------------------------------------------------------------------------------------------
  ID        |  Priority  |  Description                                                   |  Suggestion
-------------------------------------------------------------------------------------------------------------------------------------------------------------
  QOR-1301  |  HIGH      |  - Route SWNS -4257ps smaller than 0, do not meet timing.      |  - Try following method to drive timing meet:
            |            |                                                                |      set_param route post_route_opt medium
            |            |                                                                |      set_param route postrt_opt_extra_round 4
            |            |                                                                |  
  QOR-2601  |  HIGH      |  - There are total 2 routing detour net(s) on critical path    |  - Try following method to resolve net detour:
            |            |                                                                |    Perform extra round of post-route optimization:
            |            |                                                                |      phys_opt -post_route -effort high
            |            |                                                                |  
  QOR-2502  |  MEDIUM    |  - Large cell delay percentage 44% on critical path            |  - Routing delay is smaller enough, check following items:
            |            |                                                                |    Check design and try to reduce number of macro cell on criti
            |            |                                                                |    cal path.
            |            |                                                                |    Check design and try to reduce logic level on this clock gro
            |            |                                                                |    up.
            |            |                                                                |  
  QOR-2604  |  LOW       |  - There are total 1 large delay nets have much number fanout  |  - Try following method to improve fanout net timing:
            |            |                                                                |      set_param place opt_timing high
            |            |                                                                |      set_param place hfn_opt_effort high
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Note* (*) means this parameter has been set already.
      (+) means this parameter has been set, suggest to upgrade higher effort level.
Note** plesae resolve priority MUST FIX and HIGH issues firstly
       because these have highly possible to block the timing convergence even stop the flow.
Note*** some suggested settings are not suitable to use together
        take care of using them separately if suggestion mentioned.
RUN-1003 : finish command "report_qor -step route -file route.qor" in  33.134499s wall, 33.390625s user + 0.046875s system = 33.437500s CPU (100.9%)

RUN-1004 : used memory is 5596 MB, reserved memory is 6914 MB, peak memory is 5596 MB
RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  15.156610s wall, 15.015625s user + 0.031250s system = 15.046875s CPU (99.3%)

RUN-1004 : used memory is 5595 MB, reserved memory is 6913 MB, peak memory is 5596 MB
RUN-1003 : finish command "update_timing -mode final" in  29.466774s wall, 29.281250s user + 0.031250s system = 29.312500s CPU (99.5%)

RUN-1004 : used memory is 5596 MB, reserved memory is 6913 MB, peak memory is 5596 MB
RUN-1002 : start command "report_timing_summary -file final_timing.rpt"
OPT-1001 : QoR tracer report on route step:
    SWNS [   incr ]     STNS [    incr ]  S-FEPS [   incr ]    HWNS [   incr ]      HTNS [     incr ]    H-FEPS [     incr ]    CELL [   incr ]        WL [     incr ]   RT(s) [   incr ]   MEM(mb) [     incr ]
   -4240 [      0 ]  -181111 [       0 ]     304 [      0 ]   -2263 [      0 ]  -1381905 [        0 ]      1285 [        0 ]   49286 [      0 ]  11272336 [        0 ]     184 [      0 ]      5547 [        0 ] : dr_initialization
   -3961 [    279 ]  -111490 [   69621 ]     167 [   -137 ]   -2263 [      0 ]  -1361208 [    20697 ]       801 [     -484 ]   49286 [      0 ]  11439056 [   166720 ]     227 [     43 ]      5547 [        0 ] : dr_timing_opt_phase1
   -4519 [   -558 ]  -962040 [ -850550 ]     669 [    502 ]   -2263 [      0 ]  -1334147 [    27061 ]       854 [       53 ]   49286 [      0 ]  12039104 [   600048 ]     359 [    132 ]      5547 [        0 ] : dr_opt_phase1
   -3972 [    547 ]  -132708 [  829332 ]     165 [   -504 ]   -2263 [      0 ]  -1331544 [     2603 ]       800 [      -54 ]   49286 [      0 ]  12123344 [    84240 ]     384 [     25 ]      5547 [        0 ] : dr_timing_opt_phase2
   -4257 [   -285 ]  -141399 [   -8691 ]     175 [     10 ]   -2263 [      0 ]  -1333239 [    -1695 ]       825 [       25 ]   49286 [      0 ]  12120864 [    -2480 ]     394 [     10 ]      5547 [        0 ] : dr_opt_phase2
   -3972 [    285 ]  -132708 [    8691 ]     165 [    -10 ]   -2263 [      0 ]  -1331544 [     1695 ]       800 [      -25 ]   49286 [      0 ]  12123232 [     2368 ]     403 [      9 ]      5547 [        0 ] : dr_timing_opt_phase3
   -4257 [   -285 ]  -141399 [   -8691 ]     175 [     10 ]   -2263 [      0 ]  -1332749 [    -1205 ]       817 [       17 ]   49286 [      0 ]  12121088 [    -2144 ]     410 [      7 ]      5547 [        0 ] : dr_opt_phase3
   -4257 [      0 ]  -141399 [       0 ]     175 [      0 ]   -2263 [      0 ]  -1332749 [        0 ]       817 [        0 ]   49286 [      0 ]  12121088 [        0 ]     411 [      1 ]      5547 [        0 ] : multi_try_opt
   -4257 [      0 ]  -141399 [       0 ]     175 [      0 ]   -2263 [      0 ]  -1332749 [        0 ]       817 [        0 ]   49286 [      0 ]  12121088 [        0 ]     452 [     41 ]      5596 [       49 ] : post_route_opt
   -4257 [      0 ]  -141399 [       0 ]     175 [      0 ]   -2263 [      0 ]  -1331544 [     1205 ]       800 [      -17 ]   49286 [      0 ]  12124544 [     3456 ]     509 [     57 ]      5596 [        0 ] : fix_hold_opt

PHY-1001 : End Stage 10 | Report Route Qor; Time: 62.977967s wall, 63.031250s user + 0.093750s system = 63.125000s CPU (100.2%); Memory(MB): used = 5596, reserved = 6913, peak = 5596;

PHY-1001 : Stage 11 | Routing DRC
PHY-1001 : Stage 11.1 | Check And Add Lut-bridge
PHY-1001 : End Stage 11.1 | Check And Add Lut-bridge; Time: 0.363594s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (98.8%); Memory(MB): used = 5596, reserved = 6913, peak = 5596;

PHY-1001 : Stage 11.2 | Lut Bridge Check
PHY-1001 : End Stage 11.2 | Lut Bridge Check; Time: 0.731817s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (98.2%); Memory(MB): used = 5596, reserved = 6913, peak = 5596;

PHY-1001 : Stage 11.3 | Physical Net Status Check
PHY-1001 : End Stage 11.3 | Physical Net Status Check; Time: 0.339394s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (101.3%); Memory(MB): used = 5596, reserved = 6913, peak = 5596;

PHY-1001 : Start multi-drive drc check......
PHY-1001 : No multi-drive.
PHY-1001 : Stage 11.4 | Clock Net Status Check
PHY-1001 : 2 clock net(s) utilize local routing resource.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :         ClockName         |   DriverType    |  Clock/Fanout  |  LocalWireNum  |               NetName               |  Marked  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :             -             |  AL_PHY_LSLICE  |      1/3       |       20       |  u_uicfg_imx415/uii2c_inst/scl_clk  |    -     
RUN-1001 :   config_inst.cwc_tck_o   |  AL_PHY_CONFIG  |      1/1       |       12       |              cwc_jtck               |    -     
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkin net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkout net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: 1 clock-net(s) because they drive other clock net, may cause clock skew. Run "analyze_clock -detail" for more infomation.
PHY-1001 : End Stage 11.4 | Clock Net Status Check; Time: 0.316590s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (103.6%); Memory(MB): used = 5596, reserved = 6913, peak = 5596;

PHY-1001 : Stage 11.5 | Abnormal Timing Path check
PHY-5089 WARNING: Skip 724 abnormal timing path for routing due to clock skew is greater than 1000ps or hold slack is less than -1000ps, use load pr.db and report_abnormal_timing_target -file to get detail message. If need to fix these hold violation, place turn on hold fix high.
PHY-1001 : End Stage 11.5 | Abnormal Timing Path check; Time: 1.173424s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (99.9%); Memory(MB): used = 5596, reserved = 6913, peak = 5596;

PHY-1001 : Stage 11.6 | Bound Check
PHY-1001 : Check Pass.
PHY-1001 : End Stage 11.6 | Bound Check; Time: 0.019134s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.7%); Memory(MB): used = 5596, reserved = 6913, peak = 5596;

PHY-1001 : End Stage 11 | Routing DRC; Time: 3.206780s wall, 3.171875s user + 0.031250s system = 3.203125s CPU (99.9%); Memory(MB): used = 5596, reserved = 6913, peak = 5596;

RUN-1003 : finish command "route" in  575.485177s wall, 988.765625s user + 5.656250s system = 994.421875s CPU (172.8%)

RUN-1004 : used memory is 5596 MB, reserved memory is 6913 MB, peak memory is 5596 MB
RUN-1002 : start command "report_area -io_info -file imx_face_udp_phy.area"
SYN-4034 : The count of slices with lut is 19435.
SYN-4035 : The count of slices with lut+ripple is 10760.
RUN-1001 : standard
***Report Model: system_top Device: PH1A180SFG676***

Design Statistics
#IO                        89   out of    376   23.67%
  #input                    8
  #output                  36
  #inout                   45
#lut6                   31307   out of 116800   26.80%
#reg                    57264
  #slice reg            57257   out of 233600   24.51%
  #pad reg                  7

Utilization Statistics
#slice                  47698   out of 116800   40.84%
  #used ram              1112
    #dram lut             408
    #shifter lut          704
  #used logic           46586
    #with luts          19435
    #with adder         10760
    #reg only           16391
#feedthrough             7950
#f7mux                     48   out of  58400    0.08%
#f8mux                     24   out of  29200    0.08%
#eram                     137   out of    646   21.21%
  #eram20k                137
  #fifo20k                  0
#dsp                       74   out of    600   12.33%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      4    0.00%
#ddr_cal                    1   out of      1  100.00%
#ddr_bank                   2   out of      3   66.67%
#pad                       90   out of    376   23.94%
#pll                        3   out of     16   18.75%
#gclk                      10   out of     32   31.25%
#lclk                       0   out of     40    0.00%
#sclk                      34   out of    120   28.33%
#mlclk                      2   out of     22    9.09%
#ioclk                      4   out of     22   18.18%


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       79320  
    #2          2       27816  
    #3          3       4099   
    #4          4       1630   
    #5        5-10      4045   
    #6        11-50     1094   
    #7       51-100      43    
    #8       101-500      7    
  Average     1.76             

RUN-1003 : finish command "report_area -io_info -file imx_face_udp_phy.area" in  1.254018s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (98.4%)

RUN-1004 : used memory is 5596 MB, reserved memory is 6913 MB, peak memory is 5596 MB
RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  15.237054s wall, 15.046875s user + 0.046875s system = 15.093750s CPU (99.1%)

RUN-1004 : used memory is 5595 MB, reserved memory is 6912 MB, peak memory is 5596 MB
RUN-1003 : finish command "update_timing -mode final" in  29.388569s wall, 29.000000s user + 0.140625s system = 29.140625s CPU (99.2%)

RUN-1004 : used memory is 5594 MB, reserved memory is 6912 MB, peak memory is 5596 MB
RUN-1002 : start command "report_timing_status -file imx_face_udp_phy.ts"
RUN-1002 : start command "report_timing_summary -file imx_face_udp_pr.timing"
RUN-1002 : start command "report_timing_exception -file imx_face_udp_exception.timing"
RUN-1002 : start command "flow_status -file route_flow.status"
Location         : D:\TD\prj\imx_udp\imx_face_udp\imx_face_udp_Runs\phy_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : system_top
Device           : PH1A180SFG676
Speed            : 2

Timing Mode      : final
Setup            : WNS -4257ps  TNS  -141399ps  NUM_FEPS   175
Hold             : WNS -2263ps  TNS -1331544ps  NUM_FEPS   800

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : ----------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |   wall time   |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : ----------------------------------------------------------------------------------------------------
RUN-1001 :       place      |    1     |  11m23s(53%)  |   2169(68%)   |       4100        |       4489        
RUN-1001 :       route      |    1     |  8m10s(38%)   |   906(28%)    |       5596        |       5596        
RUN-1001 :     fix_hold     |    1     |    51s(4%)    |    52(1%)     |       5595        |       5596        
RUN-1001 :     phys_opt     |    1     |    34s(2%)    |    35(1%)     |       5596        |       5596        
RUN-1001 :   import_device  |    1     |    5s(0%)     |     3(0%)     |       1192        |       1192        
RUN-1001 :     import_db    |    5     |    2s(0%)     |     1(0%)     |       2836        |       2836        
RUN-1001 :       pack       |    1     |    0s(0%)     |     0(0%)     |       2836        |       2836        
RUN-1001 : ----------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    11    |     21m5s     |     3166      |       5596        |       5596        
RUN-1001 : ----------------------------------------------------------------------------------------------------
RUN-1002 : start command "report_clock_utilization -file route_clock_utilization.txt"
RUN-1002 : start command "export_db imx_face_udp_pr.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported phy database
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db imx_face_udp_pr.db" in  4.193576s wall, 5.656250s user + 0.109375s system = 5.765625s CPU (137.5%)

RUN-1004 : used memory is 5594 MB, reserved memory is 6912 MB, peak memory is 5596 MB
RUN-1002 : start command "commit_param -step bitgen"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1002 : start command "set_param bitgen compress on"
RUN-1001 : Print Bitgen Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :      Parameters     |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :         bin         |    off     |       off        |        
RUN-1001 :       compress      |     on     |       off        |   *    
RUN-1001 :       gen_mask      |    off     |       off        |        
RUN-1001 :      max_stream     |     on     |        on        |        
RUN-1001 :      time_info      |     on     |        on        |        
RUN-1001 :   unused_io_status  |   pullup   |      pullup      |        
RUN-1001 :       version       |    0x00    |       0x00       |        
RUN-1001 : -------------------------------------------------------------
RUN-1002 : start command "bitgen -bit imx_face_udp.bit"
RUN-1002 : start command "export_bid imx_face_udp_inst.bid"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 13 pll_pd instances.
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 49290
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 83733, pip num: 762509
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 7950
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2428304 bits set as '1'.
PRG-1501 : Bit compressed, frame number changed from 19461 to 17020, ratio 12.54%
BIT-1004 : Generate file imx_face_udp_compress.bit.
BIT-1004 : Generate file imx_face_udp.bit.
RUN-1003 : finish command "bitgen -bit imx_face_udp.bit" in  25.220616s wall, 187.125000s user + 1.671875s system = 188.796875s CPU (748.6%)

RUN-1004 : used memory is 5768 MB, reserved memory is 6911 MB, peak memory is 5768 MB
RUN-1002 : start command "setup_debugger ../../chip_debugger"
KIT-1004 : Update chipwatcher trigger condition
KIT-1004 : Generate chipwatcher configuration file: cw/compiled.cwc
KIT-1004 : Generate chipwatcher bit file: cw/compiled.bit
RUN-1002 : start command "export_bitgen_param -file .bitgen_param.f"
RUN-1002 : start command "export_flow_status -s opt_place -e bitgen"
RUN-1002 : start command "flow_status"

Location         : D:\TD\prj\imx_udp\imx_face_udp\imx_face_udp_Runs\phy_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : system_top
Device           : PH1A180SFG676
Speed            : 2

Timing Mode      : final
Setup            : WNS -4257ps  TNS  -141399ps  NUM_FEPS   175
Hold             : WNS -2263ps  TNS -1331544ps  NUM_FEPS   800

RUN-1001 : Flow Statistics:
RUN-1001 : ----------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |   wall time   |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : ----------------------------------------------------------------------------------------------------
RUN-1001 :       place      |    1     |  11m23s(52%)  |   2169(64%)   |       4100        |       4489        
RUN-1001 :       route      |    1     |  8m10s(37%)   |   906(27%)    |       5596        |       5596        
RUN-1001 :     fix_hold     |    1     |    51s(3%)    |    52(1%)     |       5595        |       5596        
RUN-1001 :     phys_opt     |    1     |    34s(2%)    |    35(1%)     |       5596        |       5596        
RUN-1001 :      bitgen      |    1     |    25s(1%)    |    188(5%)    |       5768        |       5768        
RUN-1001 :   import_device  |    1     |    5s(0%)     |     3(0%)     |       1192        |       1192        
RUN-1001 :     import_db    |    5     |    2s(0%)     |     1(0%)     |       2836        |       2836        
RUN-1001 :       pack       |    1     |    0s(0%)     |     0(0%)     |       2836        |       2836        
RUN-1001 : ----------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    12    |    21m30s     |     3354      |       5768        |       5768        
RUN-1001 : ----------------------------------------------------------------------------------------------------
