$date
	Fri Feb 21 23:27:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_design_6_4 $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ w $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ w $end
$var reg 4 % current_state [3:0] $end
$var reg 4 & next_state [3:0] $end
$var reg 1 ! z $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 '
b0 &
bx %
0$
1#
0"
0!
$end
#5000
b0 %
1"
#10000
0"
0#
#15000
1"
#20000
0"
#25000
1"
#30000
b1 &
0"
1$
#35000
b11 &
b1 %
1"
#40000
b10 &
0"
0$
#45000
b100 &
b10 %
1"
#50000
b101 &
0"
1$
#55000
b1011 &
b101 %
1"
#60000
0"
#65000
b111 &
b1011 %
1"
#70000
0"
#75000
b1111 &
b111 %
1"
#80000
0"
#85000
1!
b1111 %
1"
#90000
b1110 &
1!
0"
0$
#95000
b1100 &
0!
b1110 %
1"
#100000
0"
#105000
b1000 &
b1100 %
1"
#110000
b1001 &
0"
1$
#115000
b11 &
1!
b1001 %
1"
#120000
b10 &
1!
0"
0$
#125000
b100 &
0!
b10 %
1"
#130000
0"
#135000
b1000 &
b100 %
1"
#140000
b1001 &
0"
1$
#145000
b11 &
1!
b1001 %
1"
#150000
0"
#155000
b111 &
0!
b11 %
1"
#160000
0"
#165000
b1111 &
b111 %
1"
#170000
0"
#175000
1!
b1111 %
1"
#180000
0"
#185000
1"
#190000
0"
#195000
1"
#200000
0"
