
tf-luna_CAN_ultra.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e38  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  080070e8  080070e8  000170e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007214  08007214  00017214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800721c  0800721c  0001721c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007220  08007220  00017220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  24000000  08007224  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000270  24000078  0800729c  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240002e8  0800729c  000202e8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   000267c1  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003aaf  00000000  00000000  00046867  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000011b0  00000000  00000000  0004a318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001088  00000000  00000000  0004b4c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003188d  00000000  00000000  0004c550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000177f8  00000000  00000000  0007dddd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0013f1f4  00000000  00000000  000955d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001d47c9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004f90  00000000  00000000  001d481c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000078 	.word	0x24000078
 80002cc:	00000000 	.word	0x00000000
 80002d0:	080070d0 	.word	0x080070d0

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	2400007c 	.word	0x2400007c
 80002ec:	080070d0 	.word	0x080070d0

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96e 	b.w	8000684 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468c      	mov	ip, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8083 	bne.w	80004d6 <__udivmoddi4+0x116>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d947      	bls.n	8000466 <__udivmoddi4+0xa6>
 80003d6:	fab2 f282 	clz	r2, r2
 80003da:	b142      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003dc:	f1c2 0020 	rsb	r0, r2, #32
 80003e0:	fa24 f000 	lsr.w	r0, r4, r0
 80003e4:	4091      	lsls	r1, r2
 80003e6:	4097      	lsls	r7, r2
 80003e8:	ea40 0c01 	orr.w	ip, r0, r1
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbbc f6f8 	udiv	r6, ip, r8
 80003f8:	fa1f fe87 	uxth.w	lr, r7
 80003fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f10e 	mul.w	r1, r6, lr
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000412:	f080 8119 	bcs.w	8000648 <__udivmoddi4+0x288>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8116 	bls.w	8000648 <__udivmoddi4+0x288>
 800041c:	3e02      	subs	r6, #2
 800041e:	443b      	add	r3, r7
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	45a6      	cmp	lr, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8105 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000442:	45a6      	cmp	lr, r4
 8000444:	f240 8102 	bls.w	800064c <__udivmoddi4+0x28c>
 8000448:	3802      	subs	r0, #2
 800044a:	443c      	add	r4, r7
 800044c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	2600      	movs	r6, #0
 8000456:	b11d      	cbz	r5, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c5 4300 	strd	r4, r3, [r5]
 8000460:	4631      	mov	r1, r6
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	b902      	cbnz	r2, 800046a <__udivmoddi4+0xaa>
 8000468:	deff      	udf	#255	; 0xff
 800046a:	fab2 f282 	clz	r2, r2
 800046e:	2a00      	cmp	r2, #0
 8000470:	d150      	bne.n	8000514 <__udivmoddi4+0x154>
 8000472:	1bcb      	subs	r3, r1, r7
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	2601      	movs	r6, #1
 800047e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000482:	0c21      	lsrs	r1, r4, #16
 8000484:	fb0e 331c 	mls	r3, lr, ip, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb08 f30c 	mul.w	r3, r8, ip
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0xe4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f10c 30ff 	add.w	r0, ip, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0xe2>
 800049c:	428b      	cmp	r3, r1
 800049e:	f200 80e9 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004a2:	4684      	mov	ip, r0
 80004a4:	1ac9      	subs	r1, r1, r3
 80004a6:	b2a3      	uxth	r3, r4
 80004a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004b4:	fb08 f800 	mul.w	r8, r8, r0
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x10c>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x10a>
 80004c4:	45a0      	cmp	r8, r4
 80004c6:	f200 80d9 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004ca:	4618      	mov	r0, r3
 80004cc:	eba4 0408 	sub.w	r4, r4, r8
 80004d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004d4:	e7bf      	b.n	8000456 <__udivmoddi4+0x96>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x12e>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	f000 80b1 	beq.w	8000642 <__udivmoddi4+0x282>
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9c5 0100 	strd	r0, r1, [r5]
 80004e6:	4630      	mov	r0, r6
 80004e8:	4631      	mov	r1, r6
 80004ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ee:	fab3 f683 	clz	r6, r3
 80004f2:	2e00      	cmp	r6, #0
 80004f4:	d14a      	bne.n	800058c <__udivmoddi4+0x1cc>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d302      	bcc.n	8000500 <__udivmoddi4+0x140>
 80004fa:	4282      	cmp	r2, r0
 80004fc:	f200 80b8 	bhi.w	8000670 <__udivmoddi4+0x2b0>
 8000500:	1a84      	subs	r4, r0, r2
 8000502:	eb61 0103 	sbc.w	r1, r1, r3
 8000506:	2001      	movs	r0, #1
 8000508:	468c      	mov	ip, r1
 800050a:	2d00      	cmp	r5, #0
 800050c:	d0a8      	beq.n	8000460 <__udivmoddi4+0xa0>
 800050e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000512:	e7a5      	b.n	8000460 <__udivmoddi4+0xa0>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f603 	lsr.w	r6, r0, r3
 800051c:	4097      	lsls	r7, r2
 800051e:	fa01 f002 	lsl.w	r0, r1, r2
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	40d9      	lsrs	r1, r3
 8000528:	4330      	orrs	r0, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000530:	fa1f f887 	uxth.w	r8, r7
 8000534:	fb0e 1116 	mls	r1, lr, r6, r1
 8000538:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053c:	fb06 f108 	mul.w	r1, r6, r8
 8000540:	4299      	cmp	r1, r3
 8000542:	fa04 f402 	lsl.w	r4, r4, r2
 8000546:	d909      	bls.n	800055c <__udivmoddi4+0x19c>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f106 3cff 	add.w	ip, r6, #4294967295
 800054e:	f080 808d 	bcs.w	800066c <__udivmoddi4+0x2ac>
 8000552:	4299      	cmp	r1, r3
 8000554:	f240 808a 	bls.w	800066c <__udivmoddi4+0x2ac>
 8000558:	3e02      	subs	r6, #2
 800055a:	443b      	add	r3, r7
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b281      	uxth	r1, r0
 8000560:	fbb3 f0fe 	udiv	r0, r3, lr
 8000564:	fb0e 3310 	mls	r3, lr, r0, r3
 8000568:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056c:	fb00 f308 	mul.w	r3, r0, r8
 8000570:	428b      	cmp	r3, r1
 8000572:	d907      	bls.n	8000584 <__udivmoddi4+0x1c4>
 8000574:	1879      	adds	r1, r7, r1
 8000576:	f100 3cff 	add.w	ip, r0, #4294967295
 800057a:	d273      	bcs.n	8000664 <__udivmoddi4+0x2a4>
 800057c:	428b      	cmp	r3, r1
 800057e:	d971      	bls.n	8000664 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4439      	add	r1, r7
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800058a:	e778      	b.n	800047e <__udivmoddi4+0xbe>
 800058c:	f1c6 0c20 	rsb	ip, r6, #32
 8000590:	fa03 f406 	lsl.w	r4, r3, r6
 8000594:	fa22 f30c 	lsr.w	r3, r2, ip
 8000598:	431c      	orrs	r4, r3
 800059a:	fa20 f70c 	lsr.w	r7, r0, ip
 800059e:	fa01 f306 	lsl.w	r3, r1, r6
 80005a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005aa:	431f      	orrs	r7, r3
 80005ac:	0c3b      	lsrs	r3, r7, #16
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fa1f f884 	uxth.w	r8, r4
 80005b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005be:	fb09 fa08 	mul.w	sl, r9, r8
 80005c2:	458a      	cmp	sl, r1
 80005c4:	fa02 f206 	lsl.w	r2, r2, r6
 80005c8:	fa00 f306 	lsl.w	r3, r0, r6
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x220>
 80005ce:	1861      	adds	r1, r4, r1
 80005d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005d4:	d248      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 80005d6:	458a      	cmp	sl, r1
 80005d8:	d946      	bls.n	8000668 <__udivmoddi4+0x2a8>
 80005da:	f1a9 0902 	sub.w	r9, r9, #2
 80005de:	4421      	add	r1, r4
 80005e0:	eba1 010a 	sub.w	r1, r1, sl
 80005e4:	b2bf      	uxth	r7, r7
 80005e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80005ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005f2:	fb00 f808 	mul.w	r8, r0, r8
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d907      	bls.n	800060a <__udivmoddi4+0x24a>
 80005fa:	19e7      	adds	r7, r4, r7
 80005fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000600:	d22e      	bcs.n	8000660 <__udivmoddi4+0x2a0>
 8000602:	45b8      	cmp	r8, r7
 8000604:	d92c      	bls.n	8000660 <__udivmoddi4+0x2a0>
 8000606:	3802      	subs	r0, #2
 8000608:	4427      	add	r7, r4
 800060a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800060e:	eba7 0708 	sub.w	r7, r7, r8
 8000612:	fba0 8902 	umull	r8, r9, r0, r2
 8000616:	454f      	cmp	r7, r9
 8000618:	46c6      	mov	lr, r8
 800061a:	4649      	mov	r1, r9
 800061c:	d31a      	bcc.n	8000654 <__udivmoddi4+0x294>
 800061e:	d017      	beq.n	8000650 <__udivmoddi4+0x290>
 8000620:	b15d      	cbz	r5, 800063a <__udivmoddi4+0x27a>
 8000622:	ebb3 020e 	subs.w	r2, r3, lr
 8000626:	eb67 0701 	sbc.w	r7, r7, r1
 800062a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800062e:	40f2      	lsrs	r2, r6
 8000630:	ea4c 0202 	orr.w	r2, ip, r2
 8000634:	40f7      	lsrs	r7, r6
 8000636:	e9c5 2700 	strd	r2, r7, [r5]
 800063a:	2600      	movs	r6, #0
 800063c:	4631      	mov	r1, r6
 800063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e70b      	b.n	8000460 <__udivmoddi4+0xa0>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e9      	b.n	8000420 <__udivmoddi4+0x60>
 800064c:	4618      	mov	r0, r3
 800064e:	e6fd      	b.n	800044c <__udivmoddi4+0x8c>
 8000650:	4543      	cmp	r3, r8
 8000652:	d2e5      	bcs.n	8000620 <__udivmoddi4+0x260>
 8000654:	ebb8 0e02 	subs.w	lr, r8, r2
 8000658:	eb69 0104 	sbc.w	r1, r9, r4
 800065c:	3801      	subs	r0, #1
 800065e:	e7df      	b.n	8000620 <__udivmoddi4+0x260>
 8000660:	4608      	mov	r0, r1
 8000662:	e7d2      	b.n	800060a <__udivmoddi4+0x24a>
 8000664:	4660      	mov	r0, ip
 8000666:	e78d      	b.n	8000584 <__udivmoddi4+0x1c4>
 8000668:	4681      	mov	r9, r0
 800066a:	e7b9      	b.n	80005e0 <__udivmoddi4+0x220>
 800066c:	4666      	mov	r6, ip
 800066e:	e775      	b.n	800055c <__udivmoddi4+0x19c>
 8000670:	4630      	mov	r0, r6
 8000672:	e74a      	b.n	800050a <__udivmoddi4+0x14a>
 8000674:	f1ac 0c02 	sub.w	ip, ip, #2
 8000678:	4439      	add	r1, r7
 800067a:	e713      	b.n	80004a4 <__udivmoddi4+0xe4>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	e724      	b.n	80004cc <__udivmoddi4+0x10c>
 8000682:	bf00      	nop

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800068c:	4b56      	ldr	r3, [pc, #344]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 800068e:	4a57      	ldr	r2, [pc, #348]	; (80007ec <MX_FDCAN1_Init+0x164>)
 8000690:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8000692:	4b55      	ldr	r3, [pc, #340]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 8000694:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000698:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800069a:	4b53      	ldr	r3, [pc, #332]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 800069c:	2200      	movs	r2, #0
 800069e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80006a0:	4b51      	ldr	r3, [pc, #324]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006a2:	2201      	movs	r2, #1
 80006a4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80006a6:	4b50      	ldr	r3, [pc, #320]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80006ac:	4b4e      	ldr	r3, [pc, #312]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80006b2:	4b4d      	ldr	r3, [pc, #308]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006b4:	2201      	movs	r2, #1
 80006b6:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80006b8:	4b4b      	ldr	r3, [pc, #300]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 80006be:	4b4a      	ldr	r3, [pc, #296]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006c0:	2205      	movs	r2, #5
 80006c2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80006c4:	4b48      	ldr	r3, [pc, #288]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006c6:	2202      	movs	r2, #2
 80006c8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80006ca:	4b47      	ldr	r3, [pc, #284]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006cc:	2201      	movs	r2, #1
 80006ce:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 80006d0:	4b45      	ldr	r3, [pc, #276]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006d2:	2204      	movs	r2, #4
 80006d4:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 5;
 80006d6:	4b44      	ldr	r3, [pc, #272]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006d8:	2205      	movs	r2, #5
 80006da:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 80006dc:	4b42      	ldr	r3, [pc, #264]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006de:	2204      	movs	r2, #4
 80006e0:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80006e2:	4b41      	ldr	r3, [pc, #260]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80006e8:	4b3f      	ldr	r3, [pc, #252]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80006ee:	4b3e      	ldr	r3, [pc, #248]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 80006f4:	4b3c      	ldr	r3, [pc, #240]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006f6:	2201      	movs	r2, #1
 80006f8:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80006fa:	4b3b      	ldr	r3, [pc, #236]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 80006fc:	2204      	movs	r2, #4
 80006fe:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000700:	4b39      	ldr	r3, [pc, #228]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 8000702:	2200      	movs	r2, #0
 8000704:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000706:	4b38      	ldr	r3, [pc, #224]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 8000708:	2204      	movs	r2, #4
 800070a:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 1;
 800070c:	4b36      	ldr	r3, [pc, #216]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 800070e:	2201      	movs	r2, #1
 8000710:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000712:	4b35      	ldr	r3, [pc, #212]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 8000714:	2204      	movs	r2, #4
 8000716:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000718:	4b33      	ldr	r3, [pc, #204]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 800071a:	2200      	movs	r2, #0
 800071c:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800071e:	4b32      	ldr	r3, [pc, #200]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 8000720:	2200      	movs	r2, #0
 8000722:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000724:	4b30      	ldr	r3, [pc, #192]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 8000726:	2200      	movs	r2, #0
 8000728:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800072a:	4b2f      	ldr	r3, [pc, #188]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 800072c:	2200      	movs	r2, #0
 800072e:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000730:	4b2d      	ldr	r3, [pc, #180]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 8000732:	2204      	movs	r2, #4
 8000734:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000736:	482c      	ldr	r0, [pc, #176]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 8000738:	f000 ff56 	bl	80015e8 <HAL_FDCAN_Init>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000742:	f000 fa61 	bl	8000c08 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  sFilterConfig.IdType = FDCAN_STANDARD_ID; //IdType ?? ?ÔøΩÔøΩÔø?????? ID ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ IDÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩÔø??????Ôø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ .
 8000746:	4b2a      	ldr	r3, [pc, #168]	; (80007f0 <MX_FDCAN1_Init+0x168>)
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
     sFilterConfig.FilterIndex = 0; //Filterindex ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ Í∞úÏùò ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? Íµ¨ÏÑ±?ÔøΩÔøΩ?ÔøΩÔøΩ Í≤ΩÏö∞?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ. 1Í∞úÏùò ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩÎ¨∏Ïóê 0?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
 800074c:	4b28      	ldr	r3, [pc, #160]	; (80007f0 <MX_FDCAN1_Init+0x168>)
 800074e:	2200      	movs	r2, #0
 8000750:	605a      	str	r2, [r3, #4]
     sFilterConfig.FilterType = FDCAN_FILTER_MASK; //FilterType ?? ?ÔøΩÔøΩÎ¶¨ÔøΩ? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ. ?ÔøΩÔøΩÍ∏∞ÏÑú?ÔøΩÔøΩ MASK ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ
 8000752:	4b27      	ldr	r3, [pc, #156]	; (80007f0 <MX_FDCAN1_Init+0x168>)
 8000754:	2202      	movs	r2, #2
 8000756:	609a      	str	r2, [r3, #8]
     sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0; //FilterConfig ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩÍ≥ºÌïò?ÔøΩÔøΩ Î©îÏãúÔø???????ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ Í≤∞Ï†ï?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ. RX FIFO 0?ÔøΩÔøΩÔø?????? Î≥¥ÎÇ¥?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
 8000758:	4b25      	ldr	r3, [pc, #148]	; (80007f0 <MX_FDCAN1_Init+0x168>)
 800075a:	2201      	movs	r2, #1
 800075c:	60da      	str	r2, [r3, #12]

     sFilterConfig.FilterID1 = 0x33; // ID Node2  //?ÔøΩÔøΩ MASK ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ Í≤ΩÏö∞ ID1( 0x22 )?ÔøΩÔøΩ IDÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ID2( 0x22 )Ôø?????? ÎßàÏä§?ÔøΩÔøΩ ÎπÑÌä∏Ôø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
 800075e:	4b24      	ldr	r3, [pc, #144]	; (80007f0 <MX_FDCAN1_Init+0x168>)
 8000760:	2233      	movs	r2, #51	; 0x33
 8000762:	611a      	str	r2, [r3, #16]
     sFilterConfig.FilterID2 = 0x7ff; // Ignore because FDCAN_FILTER_TO_RXBUFFER
 8000764:	4b22      	ldr	r3, [pc, #136]	; (80007f0 <MX_FDCAN1_Init+0x168>)
 8000766:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800076a:	615a      	str	r2, [r3, #20]
     sFilterConfig.RxBufferIndex = 0; //RxBufferIndex ?ÔøΩÔøΩ FIFO ???ÔøΩÔøΩ RX BufferÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ Í≤ΩÏö∞ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø??????Ôø?????? 0?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
 800076c:	4b20      	ldr	r3, [pc, #128]	; (80007f0 <MX_FDCAN1_Init+0x168>)
 800076e:	2200      	movs	r2, #0
 8000770:	619a      	str	r2, [r3, #24]
       if(HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000772:	491f      	ldr	r1, [pc, #124]	; (80007f0 <MX_FDCAN1_Init+0x168>)
 8000774:	481c      	ldr	r0, [pc, #112]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 8000776:	f001 f919 	bl	80019ac <HAL_FDCAN_ConfigFilter>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <MX_FDCAN1_Init+0xfc>
       {
         Error_Handler();
 8000780:	f000 fa42 	bl	8000c08 <Error_Handler>
       }
       if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK)
 8000784:	4818      	ldr	r0, [pc, #96]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 8000786:	f001 f987 	bl	8001a98 <HAL_FDCAN_Start>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_FDCAN1_Init+0x10c>
              {
               Error_Handler();
 8000790:	f000 fa3a 	bl	8000c08 <Error_Handler>

              // STart FDCAN2


              // Activate the notification for new data in FIFO0 for FDCAN1
              if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000794:	2200      	movs	r2, #0
 8000796:	2101      	movs	r1, #1
 8000798:	4813      	ldr	r0, [pc, #76]	; (80007e8 <MX_FDCAN1_Init+0x160>)
 800079a:	f001 fa03 	bl	8001ba4 <HAL_FDCAN_ActivateNotification>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_FDCAN1_Init+0x120>
              {
                /* Notification Error */
                Error_Handler();
 80007a4:	f000 fa30 	bl	8000c08 <Error_Handler>
              }


              // Configure TX Header for FDCAN1
              TxHeader.Identifier = 0x11;
 80007a8:	4b12      	ldr	r3, [pc, #72]	; (80007f4 <MX_FDCAN1_Init+0x16c>)
 80007aa:	2211      	movs	r2, #17
 80007ac:	601a      	str	r2, [r3, #0]
              TxHeader.IdType = FDCAN_STANDARD_ID;
 80007ae:	4b11      	ldr	r3, [pc, #68]	; (80007f4 <MX_FDCAN1_Init+0x16c>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	605a      	str	r2, [r3, #4]
              TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80007b4:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <MX_FDCAN1_Init+0x16c>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
              TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80007ba:	4b0e      	ldr	r3, [pc, #56]	; (80007f4 <MX_FDCAN1_Init+0x16c>)
 80007bc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80007c0:	60da      	str	r2, [r3, #12]
              TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80007c2:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <MX_FDCAN1_Init+0x16c>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
              TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80007c8:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <MX_FDCAN1_Init+0x16c>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	615a      	str	r2, [r3, #20]
              TxHeader.FDFormat = FDCAN_FD_CAN;
 80007ce:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <MX_FDCAN1_Init+0x16c>)
 80007d0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80007d4:	619a      	str	r2, [r3, #24]
              TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80007d6:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <MX_FDCAN1_Init+0x16c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	61da      	str	r2, [r3, #28]
              TxHeader.MessageMarker = 0x0;
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <MX_FDCAN1_Init+0x16c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	621a      	str	r2, [r3, #32]
  /* USER CODE END FDCAN1_Init 2 */

}
 80007e2:	bf00      	nop
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	240000c8 	.word	0x240000c8
 80007ec:	4000a000 	.word	0x4000a000
 80007f0:	240000a8 	.word	0x240000a8
 80007f4:	24000168 	.word	0x24000168

080007f8 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b0b8      	sub	sp, #224	; 0xe0
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000800:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
 8000808:	605a      	str	r2, [r3, #4]
 800080a:	609a      	str	r2, [r3, #8]
 800080c:	60da      	str	r2, [r3, #12]
 800080e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000810:	f107 0314 	add.w	r3, r7, #20
 8000814:	22b8      	movs	r2, #184	; 0xb8
 8000816:	2100      	movs	r1, #0
 8000818:	4618      	mov	r0, r3
 800081a:	f006 f831 	bl	8006880 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4a25      	ldr	r2, [pc, #148]	; (80008b8 <HAL_FDCAN_MspInit+0xc0>)
 8000824:	4293      	cmp	r3, r2
 8000826:	d143      	bne.n	80008b0 <HAL_FDCAN_MspInit+0xb8>
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000828:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800082c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800082e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000832:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4618      	mov	r0, r3
 800083c:	f003 fb54 	bl	8003ee8 <HAL_RCCEx_PeriphCLKConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <HAL_FDCAN_MspInit+0x52>
    {
      Error_Handler();
 8000846:	f000 f9df 	bl	8000c08 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800084a:	4b1c      	ldr	r3, [pc, #112]	; (80008bc <HAL_FDCAN_MspInit+0xc4>)
 800084c:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8000850:	4a1a      	ldr	r2, [pc, #104]	; (80008bc <HAL_FDCAN_MspInit+0xc4>)
 8000852:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000856:	f8c2 314c 	str.w	r3, [r2, #332]	; 0x14c
 800085a:	4b18      	ldr	r3, [pc, #96]	; (80008bc <HAL_FDCAN_MspInit+0xc4>)
 800085c:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8000860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000864:	613b      	str	r3, [r7, #16]
 8000866:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000868:	4b14      	ldr	r3, [pc, #80]	; (80008bc <HAL_FDCAN_MspInit+0xc4>)
 800086a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800086e:	4a13      	ldr	r2, [pc, #76]	; (80008bc <HAL_FDCAN_MspInit+0xc4>)
 8000870:	f043 0308 	orr.w	r3, r3, #8
 8000874:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000878:	4b10      	ldr	r3, [pc, #64]	; (80008bc <HAL_FDCAN_MspInit+0xc4>)
 800087a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800087e:	f003 0308 	and.w	r3, r3, #8
 8000882:	60fb      	str	r3, [r7, #12]
 8000884:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000886:	2303      	movs	r3, #3
 8000888:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088c:	2302      	movs	r3, #2
 800088e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000892:	2300      	movs	r3, #0
 8000894:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	2300      	movs	r3, #0
 800089a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800089e:	2309      	movs	r3, #9
 80008a0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008a4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80008a8:	4619      	mov	r1, r3
 80008aa:	4805      	ldr	r0, [pc, #20]	; (80008c0 <HAL_FDCAN_MspInit+0xc8>)
 80008ac:	f001 fbf8 	bl	80020a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 80008b0:	bf00      	nop
 80008b2:	37e0      	adds	r7, #224	; 0xe0
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	4000a000 	.word	0x4000a000
 80008bc:	58024400 	.word	0x58024400
 80008c0:	58020c00 	.word	0x58020c00

080008c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ca:	4b19      	ldr	r3, [pc, #100]	; (8000930 <MX_GPIO_Init+0x6c>)
 80008cc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80008d0:	4a17      	ldr	r2, [pc, #92]	; (8000930 <MX_GPIO_Init+0x6c>)
 80008d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008d6:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80008da:	4b15      	ldr	r3, [pc, #84]	; (8000930 <MX_GPIO_Init+0x6c>)
 80008dc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80008e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008e4:	60fb      	str	r3, [r7, #12]
 80008e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008e8:	4b11      	ldr	r3, [pc, #68]	; (8000930 <MX_GPIO_Init+0x6c>)
 80008ea:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80008ee:	4a10      	ldr	r2, [pc, #64]	; (8000930 <MX_GPIO_Init+0x6c>)
 80008f0:	f043 0308 	orr.w	r3, r3, #8
 80008f4:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80008f8:	4b0d      	ldr	r3, [pc, #52]	; (8000930 <MX_GPIO_Init+0x6c>)
 80008fa:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80008fe:	f003 0308 	and.w	r3, r3, #8
 8000902:	60bb      	str	r3, [r7, #8]
 8000904:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000906:	4b0a      	ldr	r3, [pc, #40]	; (8000930 <MX_GPIO_Init+0x6c>)
 8000908:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800090c:	4a08      	ldr	r2, [pc, #32]	; (8000930 <MX_GPIO_Init+0x6c>)
 800090e:	f043 0302 	orr.w	r3, r3, #2
 8000912:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000916:	4b06      	ldr	r3, [pc, #24]	; (8000930 <MX_GPIO_Init+0x6c>)
 8000918:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800091c:	f003 0302 	and.w	r3, r3, #2
 8000920:	607b      	str	r3, [r7, #4]
 8000922:	687b      	ldr	r3, [r7, #4]

}
 8000924:	bf00      	nop
 8000926:	3714      	adds	r7, #20
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr
 8000930:	58024400 	.word	0x58024400

08000934 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000938:	4b1b      	ldr	r3, [pc, #108]	; (80009a8 <MX_I2C1_Init+0x74>)
 800093a:	4a1c      	ldr	r2, [pc, #112]	; (80009ac <MX_I2C1_Init+0x78>)
 800093c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 800093e:	4b1a      	ldr	r3, [pc, #104]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000940:	4a1b      	ldr	r2, [pc, #108]	; (80009b0 <MX_I2C1_Init+0x7c>)
 8000942:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000944:	4b18      	ldr	r3, [pc, #96]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000946:	2200      	movs	r2, #0
 8000948:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800094a:	4b17      	ldr	r3, [pc, #92]	; (80009a8 <MX_I2C1_Init+0x74>)
 800094c:	2201      	movs	r2, #1
 800094e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000950:	4b15      	ldr	r3, [pc, #84]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000952:	2200      	movs	r2, #0
 8000954:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000956:	4b14      	ldr	r3, [pc, #80]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000958:	2200      	movs	r2, #0
 800095a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800095c:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <MX_I2C1_Init+0x74>)
 800095e:	2200      	movs	r2, #0
 8000960:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000962:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000964:	2200      	movs	r2, #0
 8000966:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000968:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <MX_I2C1_Init+0x74>)
 800096a:	2200      	movs	r2, #0
 800096c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800096e:	480e      	ldr	r0, [pc, #56]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000970:	f001 fd46 	bl	8002400 <HAL_I2C_Init>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800097a:	f000 f945 	bl	8000c08 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800097e:	2100      	movs	r1, #0
 8000980:	4809      	ldr	r0, [pc, #36]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000982:	f002 fa2f 	bl	8002de4 <HAL_I2CEx_ConfigAnalogFilter>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800098c:	f000 f93c 	bl	8000c08 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000990:	2100      	movs	r1, #0
 8000992:	4805      	ldr	r0, [pc, #20]	; (80009a8 <MX_I2C1_Init+0x74>)
 8000994:	f002 fa71 	bl	8002e7a <HAL_I2CEx_ConfigDigitalFilter>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800099e:	f000 f933 	bl	8000c08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	240001b4 	.word	0x240001b4
 80009ac:	40005400 	.word	0x40005400
 80009b0:	00707cbb 	.word	0x00707cbb

080009b4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b0b8      	sub	sp, #224	; 0xe0
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009bc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
 80009c4:	605a      	str	r2, [r3, #4]
 80009c6:	609a      	str	r2, [r3, #8]
 80009c8:	60da      	str	r2, [r3, #12]
 80009ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009cc:	f107 0314 	add.w	r3, r7, #20
 80009d0:	22b8      	movs	r2, #184	; 0xb8
 80009d2:	2100      	movs	r1, #0
 80009d4:	4618      	mov	r0, r3
 80009d6:	f005 ff53 	bl	8006880 <memset>
  if(i2cHandle->Instance==I2C1)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a24      	ldr	r2, [pc, #144]	; (8000a70 <HAL_I2C_MspInit+0xbc>)
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d141      	bne.n	8000a68 <HAL_I2C_MspInit+0xb4>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80009e4:	2308      	movs	r3, #8
 80009e6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80009e8:	2300      	movs	r3, #0
 80009ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	4618      	mov	r0, r3
 80009f4:	f003 fa78 	bl	8003ee8 <HAL_RCCEx_PeriphCLKConfig>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80009fe:	f000 f903 	bl	8000c08 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a02:	4b1c      	ldr	r3, [pc, #112]	; (8000a74 <HAL_I2C_MspInit+0xc0>)
 8000a04:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000a08:	4a1a      	ldr	r2, [pc, #104]	; (8000a74 <HAL_I2C_MspInit+0xc0>)
 8000a0a:	f043 0302 	orr.w	r3, r3, #2
 8000a0e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000a12:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <HAL_I2C_MspInit+0xc0>)
 8000a14:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000a18:	f003 0302 	and.w	r3, r3, #2
 8000a1c:	613b      	str	r3, [r7, #16]
 8000a1e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a20:	23c0      	movs	r3, #192	; 0xc0
 8000a22:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a26:	2312      	movs	r3, #18
 8000a28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a32:	2300      	movs	r3, #0
 8000a34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a38:	2304      	movs	r3, #4
 8000a3a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a3e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000a42:	4619      	mov	r1, r3
 8000a44:	480c      	ldr	r0, [pc, #48]	; (8000a78 <HAL_I2C_MspInit+0xc4>)
 8000a46:	f001 fb2b 	bl	80020a0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a4a:	4b0a      	ldr	r3, [pc, #40]	; (8000a74 <HAL_I2C_MspInit+0xc0>)
 8000a4c:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000a50:	4a08      	ldr	r2, [pc, #32]	; (8000a74 <HAL_I2C_MspInit+0xc0>)
 8000a52:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a56:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8000a5a:	4b06      	ldr	r3, [pc, #24]	; (8000a74 <HAL_I2C_MspInit+0xc0>)
 8000a5c:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000a60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a64:	60fb      	str	r3, [r7, #12]
 8000a66:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000a68:	bf00      	nop
 8000a6a:	37e0      	adds	r7, #224	; 0xe0
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40005400 	.word	0x40005400
 8000a74:	58024400 	.word	0x58024400
 8000a78:	58020400 	.word	0x58020400

08000a7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a80:	f000 fc18 	bl	80012b4 <HAL_Init>

  /* USER CODE BEGIN Init */
  TF_Luna_init(&TF_Luna_1, &hi2c1, 0x10);
 8000a84:	2210      	movs	r2, #16
 8000a86:	491c      	ldr	r1, [pc, #112]	; (8000af8 <main+0x7c>)
 8000a88:	481c      	ldr	r0, [pc, #112]	; (8000afc <main+0x80>)
 8000a8a:	f000 f9b5 	bl	8000df8 <TF_Luna_init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a8e:	f000 f84d 	bl	8000b2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a92:	f7ff ff17 	bl	80008c4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000a96:	f7ff ff4d 	bl	8000934 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8000a9a:	f000 fb2f 	bl	80010fc <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8000a9e:	f7ff fdf3 	bl	8000688 <MX_FDCAN1_Init>
     *   TF_Luna_init(&TF_Luna_5, &hi2c1, 0x14);
     */



        Get_Frame_Rate( &TF_Luna_1,&tfFrame);
 8000aa2:	4917      	ldr	r1, [pc, #92]	; (8000b00 <main+0x84>)
 8000aa4:	4815      	ldr	r0, [pc, #84]	; (8000afc <main+0x80>)
 8000aa6:	f000 fabd 	bl	8001024 <Get_Frame_Rate>
        Get_Firmware_Version(&TF_Luna_1, tfVer);
 8000aaa:	4916      	ldr	r1, [pc, #88]	; (8000b04 <main+0x88>)
 8000aac:	4813      	ldr	r0, [pc, #76]	; (8000afc <main+0x80>)
 8000aae:	f000 fa8f 	bl	8000fd0 <Get_Firmware_Version>
        Get_Prod_Code(&TF_Luna_1, tfCode);
 8000ab2:	4915      	ldr	r1, [pc, #84]	; (8000b08 <main+0x8c>)
 8000ab4:	4811      	ldr	r0, [pc, #68]	; (8000afc <main+0x80>)
 8000ab6:	f000 fa61 	bl	8000f7c <Get_Prod_Code>
        Get_Time(&TF_Luna_1, &tfTime);
 8000aba:	4914      	ldr	r1, [pc, #80]	; (8000b0c <main+0x90>)
 8000abc:	480f      	ldr	r0, [pc, #60]	; (8000afc <main+0x80>)
 8000abe:	f000 fa2d 	bl	8000f1c <Get_Time>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  getData(&TF_Luna_1, &tfDist, &tfFlux, &tfTemp);
 8000ac2:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <main+0x94>)
 8000ac4:	4a13      	ldr	r2, [pc, #76]	; (8000b14 <main+0x98>)
 8000ac6:	4914      	ldr	r1, [pc, #80]	; (8000b18 <main+0x9c>)
 8000ac8:	480c      	ldr	r0, [pc, #48]	; (8000afc <main+0x80>)
 8000aca:	f000 f9a9 	bl	8000e20 <getData>
//	  printDataArray();
//	  printf("%d",tfDist); // Open your SVW ITM Data Console
	  	  HAL_Delay(100); // 250Hz
 8000ace:	2064      	movs	r0, #100	; 0x64
 8000ad0:	f000 fc82 	bl	80013d8 <HAL_Delay>
	  	sprintf ((char *)TxData_Node1_To_Node3, "%d",tfDist );
 8000ad4:	4b10      	ldr	r3, [pc, #64]	; (8000b18 <main+0x9c>)
 8000ad6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ada:	461a      	mov	r2, r3
 8000adc:	490f      	ldr	r1, [pc, #60]	; (8000b1c <main+0xa0>)
 8000ade:	4810      	ldr	r0, [pc, #64]	; (8000b20 <main+0xa4>)
 8000ae0:	f005 fed6 	bl	8006890 <siprintf>
//	  	"%d",tfDist
	  		  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData_Node1_To_Node3)!= HAL_OK)
 8000ae4:	4a0e      	ldr	r2, [pc, #56]	; (8000b20 <main+0xa4>)
 8000ae6:	490f      	ldr	r1, [pc, #60]	; (8000b24 <main+0xa8>)
 8000ae8:	480f      	ldr	r0, [pc, #60]	; (8000b28 <main+0xac>)
 8000aea:	f001 f800 	bl	8001aee <HAL_FDCAN_AddMessageToTxFifoQ>
	  		              {
//	  		                 Error_Handler();
	  		                }
	  		HAL_Delay(100);
 8000aee:	2064      	movs	r0, #100	; 0x64
 8000af0:	f000 fc72 	bl	80013d8 <HAL_Delay>
	  getData(&TF_Luna_1, &tfDist, &tfFlux, &tfTemp);
 8000af4:	e7e5      	b.n	8000ac2 <main+0x46>
 8000af6:	bf00      	nop
 8000af8:	240001b4 	.word	0x240001b4
 8000afc:	2400021c 	.word	0x2400021c
 8000b00:	24000000 	.word	0x24000000
 8000b04:	24000218 	.word	0x24000218
 8000b08:	24000200 	.word	0x24000200
 8000b0c:	2400009a 	.word	0x2400009a
 8000b10:	24000098 	.word	0x24000098
 8000b14:	24000096 	.word	0x24000096
 8000b18:	24000094 	.word	0x24000094
 8000b1c:	080070e8 	.word	0x080070e8
 8000b20:	2400022c 	.word	0x2400022c
 8000b24:	24000168 	.word	0x24000168
 8000b28:	240000c8 	.word	0x240000c8

08000b2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b09c      	sub	sp, #112	; 0x70
 8000b30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b36:	224c      	movs	r2, #76	; 0x4c
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f005 fea0 	bl	8006880 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	2220      	movs	r2, #32
 8000b44:	2100      	movs	r1, #0
 8000b46:	4618      	mov	r0, r3
 8000b48:	f005 fe9a 	bl	8006880 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000b4c:	2004      	movs	r0, #4
 8000b4e:	f002 f9e1 	bl	8002f14 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b52:	2300      	movs	r3, #0
 8000b54:	603b      	str	r3, [r7, #0]
 8000b56:	4b2b      	ldr	r3, [pc, #172]	; (8000c04 <SystemClock_Config+0xd8>)
 8000b58:	699b      	ldr	r3, [r3, #24]
 8000b5a:	4a2a      	ldr	r2, [pc, #168]	; (8000c04 <SystemClock_Config+0xd8>)
 8000b5c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000b60:	6193      	str	r3, [r2, #24]
 8000b62:	4b28      	ldr	r3, [pc, #160]	; (8000c04 <SystemClock_Config+0xd8>)
 8000b64:	699b      	ldr	r3, [r3, #24]
 8000b66:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b6a:	603b      	str	r3, [r7, #0]
 8000b6c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b6e:	bf00      	nop
 8000b70:	4b24      	ldr	r3, [pc, #144]	; (8000c04 <SystemClock_Config+0xd8>)
 8000b72:	699b      	ldr	r3, [r3, #24]
 8000b74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000b78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000b7c:	d1f8      	bne.n	8000b70 <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b82:	2301      	movs	r3, #1
 8000b84:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b86:	2340      	movs	r3, #64	; 0x40
 8000b88:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b92:	2304      	movs	r3, #4
 8000b94:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000b96:	2308      	movs	r3, #8
 8000b98:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 32;
 8000b9e:	2320      	movs	r3, #32
 8000ba0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000ba6:	230c      	movs	r3, #12
 8000ba8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000baa:	2300      	movs	r3, #0
 8000bac:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f002 fa06 	bl	8002fc8 <HAL_RCC_OscConfig>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000bc2:	f000 f821 	bl	8000c08 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bc6:	233f      	movs	r3, #63	; 0x3f
 8000bc8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000bd6:	2340      	movs	r3, #64	; 0x40
 8000bd8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000bda:	2340      	movs	r3, #64	; 0x40
 8000bdc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000bde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000be2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000be4:	2340      	movs	r3, #64	; 0x40
 8000be6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000be8:	1d3b      	adds	r3, r7, #4
 8000bea:	2102      	movs	r1, #2
 8000bec:	4618      	mov	r0, r3
 8000bee:	f002 fdef 	bl	80037d0 <HAL_RCC_ClockConfig>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000bf8:	f000 f806 	bl	8000c08 <Error_Handler>
  }
}
 8000bfc:	bf00      	nop
 8000bfe:	3770      	adds	r7, #112	; 0x70
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	58024800 	.word	0x58024800

08000c08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c0c:	b672      	cpsid	i
}
 8000c0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c10:	e7fe      	b.n	8000c10 <Error_Handler+0x8>
	...

08000c14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c1a:	4b0a      	ldr	r3, [pc, #40]	; (8000c44 <HAL_MspInit+0x30>)
 8000c1c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000c20:	4a08      	ldr	r2, [pc, #32]	; (8000c44 <HAL_MspInit+0x30>)
 8000c22:	f043 0302 	orr.w	r3, r3, #2
 8000c26:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000c2a:	4b06      	ldr	r3, [pc, #24]	; (8000c44 <HAL_MspInit+0x30>)
 8000c2c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000c30:	f003 0302 	and.w	r3, r3, #2
 8000c34:	607b      	str	r3, [r7, #4]
 8000c36:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	58024400 	.word	0x58024400

08000c48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c4c:	e7fe      	b.n	8000c4c <NMI_Handler+0x4>

08000c4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c52:	e7fe      	b.n	8000c52 <HardFault_Handler+0x4>

08000c54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c58:	e7fe      	b.n	8000c58 <MemManage_Handler+0x4>

08000c5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c5e:	e7fe      	b.n	8000c5e <BusFault_Handler+0x4>

08000c60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c64:	e7fe      	b.n	8000c64 <UsageFault_Handler+0x4>

08000c66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c66:	b480      	push	{r7}
 8000c68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c6a:	bf00      	nop
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr

08000c74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr

08000c82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c82:	b480      	push	{r7}
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c94:	f000 fb80 	bl	8001398 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c98:	bf00      	nop
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b086      	sub	sp, #24
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ca4:	4a14      	ldr	r2, [pc, #80]	; (8000cf8 <_sbrk+0x5c>)
 8000ca6:	4b15      	ldr	r3, [pc, #84]	; (8000cfc <_sbrk+0x60>)
 8000ca8:	1ad3      	subs	r3, r2, r3
 8000caa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cb0:	4b13      	ldr	r3, [pc, #76]	; (8000d00 <_sbrk+0x64>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d102      	bne.n	8000cbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cb8:	4b11      	ldr	r3, [pc, #68]	; (8000d00 <_sbrk+0x64>)
 8000cba:	4a12      	ldr	r2, [pc, #72]	; (8000d04 <_sbrk+0x68>)
 8000cbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cbe:	4b10      	ldr	r3, [pc, #64]	; (8000d00 <_sbrk+0x64>)
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	693a      	ldr	r2, [r7, #16]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d207      	bcs.n	8000cdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ccc:	f005 fda0 	bl	8006810 <__errno>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	220c      	movs	r2, #12
 8000cd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cda:	e009      	b.n	8000cf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cdc:	4b08      	ldr	r3, [pc, #32]	; (8000d00 <_sbrk+0x64>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ce2:	4b07      	ldr	r3, [pc, #28]	; (8000d00 <_sbrk+0x64>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	4413      	add	r3, r2
 8000cea:	4a05      	ldr	r2, [pc, #20]	; (8000d00 <_sbrk+0x64>)
 8000cec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cee:	68fb      	ldr	r3, [r7, #12]
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3718      	adds	r7, #24
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	24100000 	.word	0x24100000
 8000cfc:	00000400 	.word	0x00000400
 8000d00:	2400009c 	.word	0x2400009c
 8000d04:	240002e8 	.word	0x240002e8

08000d08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d0c:	4b32      	ldr	r3, [pc, #200]	; (8000dd8 <SystemInit+0xd0>)
 8000d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d12:	4a31      	ldr	r2, [pc, #196]	; (8000dd8 <SystemInit+0xd0>)
 8000d14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d1c:	4b2f      	ldr	r3, [pc, #188]	; (8000ddc <SystemInit+0xd4>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f003 030f 	and.w	r3, r3, #15
 8000d24:	2b02      	cmp	r3, #2
 8000d26:	d807      	bhi.n	8000d38 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d28:	4b2c      	ldr	r3, [pc, #176]	; (8000ddc <SystemInit+0xd4>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f023 030f 	bic.w	r3, r3, #15
 8000d30:	4a2a      	ldr	r2, [pc, #168]	; (8000ddc <SystemInit+0xd4>)
 8000d32:	f043 0303 	orr.w	r3, r3, #3
 8000d36:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d38:	4b29      	ldr	r3, [pc, #164]	; (8000de0 <SystemInit+0xd8>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a28      	ldr	r2, [pc, #160]	; (8000de0 <SystemInit+0xd8>)
 8000d3e:	f043 0301 	orr.w	r3, r3, #1
 8000d42:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d44:	4b26      	ldr	r3, [pc, #152]	; (8000de0 <SystemInit+0xd8>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000d4a:	4b25      	ldr	r3, [pc, #148]	; (8000de0 <SystemInit+0xd8>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	4924      	ldr	r1, [pc, #144]	; (8000de0 <SystemInit+0xd8>)
 8000d50:	4b24      	ldr	r3, [pc, #144]	; (8000de4 <SystemInit+0xdc>)
 8000d52:	4013      	ands	r3, r2
 8000d54:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d56:	4b21      	ldr	r3, [pc, #132]	; (8000ddc <SystemInit+0xd4>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f003 030c 	and.w	r3, r3, #12
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d007      	beq.n	8000d72 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d62:	4b1e      	ldr	r3, [pc, #120]	; (8000ddc <SystemInit+0xd4>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f023 030f 	bic.w	r3, r3, #15
 8000d6a:	4a1c      	ldr	r2, [pc, #112]	; (8000ddc <SystemInit+0xd4>)
 8000d6c:	f043 0303 	orr.w	r3, r3, #3
 8000d70:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8000d72:	4b1b      	ldr	r3, [pc, #108]	; (8000de0 <SystemInit+0xd8>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8000d78:	4b19      	ldr	r3, [pc, #100]	; (8000de0 <SystemInit+0xd8>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8000d7e:	4b18      	ldr	r3, [pc, #96]	; (8000de0 <SystemInit+0xd8>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000d84:	4b16      	ldr	r3, [pc, #88]	; (8000de0 <SystemInit+0xd8>)
 8000d86:	4a18      	ldr	r2, [pc, #96]	; (8000de8 <SystemInit+0xe0>)
 8000d88:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000d8a:	4b15      	ldr	r3, [pc, #84]	; (8000de0 <SystemInit+0xd8>)
 8000d8c:	4a17      	ldr	r2, [pc, #92]	; (8000dec <SystemInit+0xe4>)
 8000d8e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000d90:	4b13      	ldr	r3, [pc, #76]	; (8000de0 <SystemInit+0xd8>)
 8000d92:	4a17      	ldr	r2, [pc, #92]	; (8000df0 <SystemInit+0xe8>)
 8000d94:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000d96:	4b12      	ldr	r3, [pc, #72]	; (8000de0 <SystemInit+0xd8>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000d9c:	4b10      	ldr	r3, [pc, #64]	; (8000de0 <SystemInit+0xd8>)
 8000d9e:	4a14      	ldr	r2, [pc, #80]	; (8000df0 <SystemInit+0xe8>)
 8000da0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000da2:	4b0f      	ldr	r3, [pc, #60]	; (8000de0 <SystemInit+0xd8>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000da8:	4b0d      	ldr	r3, [pc, #52]	; (8000de0 <SystemInit+0xd8>)
 8000daa:	4a11      	ldr	r2, [pc, #68]	; (8000df0 <SystemInit+0xe8>)
 8000dac:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000dae:	4b0c      	ldr	r3, [pc, #48]	; (8000de0 <SystemInit+0xd8>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000db4:	4b0a      	ldr	r3, [pc, #40]	; (8000de0 <SystemInit+0xd8>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a09      	ldr	r2, [pc, #36]	; (8000de0 <SystemInit+0xd8>)
 8000dba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dbe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000dc0:	4b07      	ldr	r3, [pc, #28]	; (8000de0 <SystemInit+0xd8>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000dc6:	4b0b      	ldr	r3, [pc, #44]	; (8000df4 <SystemInit+0xec>)
 8000dc8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000dcc:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8000dce:	bf00      	nop
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	e000ed00 	.word	0xe000ed00
 8000ddc:	52002000 	.word	0x52002000
 8000de0:	58024400 	.word	0x58024400
 8000de4:	eaf6ed7f 	.word	0xeaf6ed7f
 8000de8:	02020200 	.word	0x02020200
 8000dec:	01ff0000 	.word	0x01ff0000
 8000df0:	01010280 	.word	0x01010280
 8000df4:	52004000 	.word	0x52004000

08000df8 <TF_Luna_init>:

// Init your device or devices.
// Supported multiple devices on one i2c line.

bool TF_Luna_init(TF_Luna_Lidar *tf_luna,I2C_HandleTypeDef *i2c,uint8_t TF_Luna_address)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	60b9      	str	r1, [r7, #8]
 8000e02:	4613      	mov	r3, r2
 8000e04:	71fb      	strb	r3, [r7, #7]

	  tf_luna->i2c = i2c;
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	68ba      	ldr	r2, [r7, #8]
 8000e0a:	601a      	str	r2, [r3, #0]
	  tf_luna->TF_Luna_address=TF_Luna_address;
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	79fa      	ldrb	r2, [r7, #7]
 8000e10:	711a      	strb	r2, [r3, #4]
	  return 1;
 8000e12:	2301      	movs	r3, #1

}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3714      	adds	r7, #20
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr

08000e20 <getData>:
//             GET DATA FROM THE DEVICE
// - - - - - - - - - - - - - - - - - - - - - - - - - -


bool getData(TF_Luna_Lidar *tf_luna, int16_t *dist, int16_t *flux, int16_t *temp)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
 8000e2c:	603b      	str	r3, [r7, #0]
    tfStatus = TFL_READY;    // clear status of any error condition
 8000e2e:	4b37      	ldr	r3, [pc, #220]	; (8000f0c <getData+0xec>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	701a      	strb	r2, [r3, #0]
    // - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
    // Step 1 - Use the `HAL_I2C_MASTER_Receive` function `readReg` to fill the six byte
    // `dataArray` from the contiguous sequence of registers `TFL_DIST_LO`
    // to `TFL_TEMP_HI` that declared in the header file 'tfluna_i2c.h`.
    // - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
    for (uint8_t reg = TFL_DIST_LO; reg <= TFL_TEMP_HI; reg++)
 8000e34:	2300      	movs	r3, #0
 8000e36:	75fb      	strb	r3, [r7, #23]
 8000e38:	e014      	b.n	8000e64 <getData+0x44>
    {
      if( !readReg(tf_luna, reg)) return false;
 8000e3a:	7dfb      	ldrb	r3, [r7, #23]
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	68f8      	ldr	r0, [r7, #12]
 8000e40:	f000 f920 	bl	8001084 <readReg>
 8000e44:	4603      	mov	r3, r0
 8000e46:	f083 0301 	eor.w	r3, r3, #1
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <getData+0x34>
 8000e50:	2300      	movs	r3, #0
 8000e52:	e056      	b.n	8000f02 <getData+0xe2>
          else dataArray[ reg] = regReply;
 8000e54:	7dfb      	ldrb	r3, [r7, #23]
 8000e56:	4a2e      	ldr	r2, [pc, #184]	; (8000f10 <getData+0xf0>)
 8000e58:	7811      	ldrb	r1, [r2, #0]
 8000e5a:	4a2e      	ldr	r2, [pc, #184]	; (8000f14 <getData+0xf4>)
 8000e5c:	54d1      	strb	r1, [r2, r3]
    for (uint8_t reg = TFL_DIST_LO; reg <= TFL_TEMP_HI; reg++)
 8000e5e:	7dfb      	ldrb	r3, [r7, #23]
 8000e60:	3301      	adds	r3, #1
 8000e62:	75fb      	strb	r3, [r7, #23]
 8000e64:	7dfb      	ldrb	r3, [r7, #23]
 8000e66:	2b05      	cmp	r3, #5
 8000e68:	d9e7      	bls.n	8000e3a <getData+0x1a>
    }

    // - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
    // Step 2 - Shift data from read array into the three variables
    // - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
   *dist = dataArray[ 0] + ( dataArray[ 1] << 8);
 8000e6a:	4b2a      	ldr	r3, [pc, #168]	; (8000f14 <getData+0xf4>)
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	b29a      	uxth	r2, r3
 8000e70:	4b28      	ldr	r3, [pc, #160]	; (8000f14 <getData+0xf4>)
 8000e72:	785b      	ldrb	r3, [r3, #1]
 8000e74:	b29b      	uxth	r3, r3
 8000e76:	021b      	lsls	r3, r3, #8
 8000e78:	b29b      	uxth	r3, r3
 8000e7a:	4413      	add	r3, r2
 8000e7c:	b29b      	uxth	r3, r3
 8000e7e:	b21a      	sxth	r2, r3
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	801a      	strh	r2, [r3, #0]
   *flux = dataArray[ 2] + ( dataArray[ 3] << 8);
 8000e84:	4b23      	ldr	r3, [pc, #140]	; (8000f14 <getData+0xf4>)
 8000e86:	789b      	ldrb	r3, [r3, #2]
 8000e88:	b29a      	uxth	r2, r3
 8000e8a:	4b22      	ldr	r3, [pc, #136]	; (8000f14 <getData+0xf4>)
 8000e8c:	78db      	ldrb	r3, [r3, #3]
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	021b      	lsls	r3, r3, #8
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	4413      	add	r3, r2
 8000e96:	b29b      	uxth	r3, r3
 8000e98:	b21a      	sxth	r2, r3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	801a      	strh	r2, [r3, #0]
   *temp = dataArray[ 4] + ( dataArray[ 5] << 8);
 8000e9e:	4b1d      	ldr	r3, [pc, #116]	; (8000f14 <getData+0xf4>)
 8000ea0:	791b      	ldrb	r3, [r3, #4]
 8000ea2:	b29a      	uxth	r2, r3
 8000ea4:	4b1b      	ldr	r3, [pc, #108]	; (8000f14 <getData+0xf4>)
 8000ea6:	795b      	ldrb	r3, [r3, #5]
 8000ea8:	b29b      	uxth	r3, r3
 8000eaa:	021b      	lsls	r3, r3, #8
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	4413      	add	r3, r2
 8000eb0:	b29b      	uxth	r3, r3
 8000eb2:	b21a      	sxth	r2, r3
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	801a      	strh	r2, [r3, #0]



    // Convert temperature from hundredths
    // of a degree to a whole number
   *temp = *temp / 100;
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ebe:	4a16      	ldr	r2, [pc, #88]	; (8000f18 <getData+0xf8>)
 8000ec0:	fb82 1203 	smull	r1, r2, r2, r3
 8000ec4:	1152      	asrs	r2, r2, #5
 8000ec6:	17db      	asrs	r3, r3, #31
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	b21a      	sxth	r2, r3
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	801a      	strh	r2, [r3, #0]
    // Then convert Celsius to degrees Fahrenheit


    // - - Evaluate Abnormal Data Values - -
    // Signal strength <= 100
    if( *flux < (int16_t)100)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ed6:	2b63      	cmp	r3, #99	; 0x63
 8000ed8:	dc04      	bgt.n	8000ee4 <getData+0xc4>
    {
      tfStatus = TFL_WEAK;
 8000eda:	4b0c      	ldr	r3, [pc, #48]	; (8000f0c <getData+0xec>)
 8000edc:	220a      	movs	r2, #10
 8000ede:	701a      	strb	r2, [r3, #0]
      return false;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	e00e      	b.n	8000f02 <getData+0xe2>
    }
    // Signal Strength saturation
    else if( *flux == (int16_t)0xFFFF)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eee:	d104      	bne.n	8000efa <getData+0xda>
    {
      tfStatus = TFL_STRONG;
 8000ef0:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <getData+0xec>)
 8000ef2:	220b      	movs	r2, #11
 8000ef4:	701a      	strb	r2, [r3, #0]
      return false;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	e003      	b.n	8000f02 <getData+0xe2>
    }
    else
    {
      tfStatus = TFL_READY;
 8000efa:	4b04      	ldr	r3, [pc, #16]	; (8000f0c <getData+0xec>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	701a      	strb	r2, [r3, #0]
      return true;
 8000f00:	2301      	movs	r3, #1
    }

}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3718      	adds	r7, #24
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	24000216 	.word	0x24000216
 8000f10:	2400021b 	.word	0x2400021b
 8000f14:	24000210 	.word	0x24000210
 8000f18:	51eb851f 	.word	0x51eb851f

08000f1c <Get_Time>:
// - - - - - - - - - - - - - - - - - - - - - - - - - -

//  = =  GET DEVICE TIME (in milliseconds) = = =
//  Pass back time as an unsigned 16-bit variable
bool Get_Time(TF_Luna_Lidar *tf_luna, uint16_t *tim)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
    // Recast the address of the unsigned integer `tim`
    // as a pointer to an unsigned byte `p_tim`...
    uint8_t * p_tim = (uint8_t *) *&tim;
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	60fb      	str	r3, [r7, #12]

    // ... then address the pointer as an array.
    if( !readReg( tf_luna, TFL_TICK_LO)) return false;
 8000f2a:	2106      	movs	r1, #6
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f000 f8a9 	bl	8001084 <readReg>
 8000f32:	4603      	mov	r3, r0
 8000f34:	f083 0301 	eor.w	r3, r3, #1
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <Get_Time+0x26>
 8000f3e:	2300      	movs	r3, #0
 8000f40:	e015      	b.n	8000f6e <Get_Time+0x52>
        else p_tim[ 0] = regReply;  // Read into `tim` array
 8000f42:	4b0d      	ldr	r3, [pc, #52]	; (8000f78 <Get_Time+0x5c>)
 8000f44:	781a      	ldrb	r2, [r3, #0]
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	701a      	strb	r2, [r3, #0]
    if( !readReg( tf_luna, TFL_TICK_HI)) return false;
 8000f4a:	2107      	movs	r1, #7
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f000 f899 	bl	8001084 <readReg>
 8000f52:	4603      	mov	r3, r0
 8000f54:	f083 0301 	eor.w	r3, r3, #1
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <Get_Time+0x46>
 8000f5e:	2300      	movs	r3, #0
 8000f60:	e005      	b.n	8000f6e <Get_Time+0x52>
        else p_tim[ 1] = regReply;  // Read into `tim` array
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	3301      	adds	r3, #1
 8000f66:	4a04      	ldr	r2, [pc, #16]	; (8000f78 <Get_Time+0x5c>)
 8000f68:	7812      	ldrb	r2, [r2, #0]
 8000f6a:	701a      	strb	r2, [r3, #0]
    return true;
 8000f6c:	2301      	movs	r3, #1
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	2400021b 	.word	0x2400021b

08000f7c <Get_Prod_Code>:
// When you pass an array as a parameter to a function
// it decays into a pointer to the first element of the array.
// The 14 byte array variable `tfCode` declared in the example
// sketch decays to the array pointer `p_cod`.
bool Get_Prod_Code(TF_Luna_Lidar *tf_luna, uint8_t * p_cod)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
   for (uint8_t i = 0; i < 14; ++i)
 8000f86:	2300      	movs	r3, #0
 8000f88:	73fb      	strb	r3, [r7, #15]
 8000f8a:	e017      	b.n	8000fbc <Get_Prod_Code+0x40>
    {
      if( !readReg(tf_luna, ( 0x10 + i))) return false;
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
 8000f8e:	3310      	adds	r3, #16
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	4619      	mov	r1, r3
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f000 f875 	bl	8001084 <readReg>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	f083 0301 	eor.w	r3, r3, #1
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <Get_Prod_Code+0x2e>
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	e00c      	b.n	8000fc4 <Get_Prod_Code+0x48>
        else p_cod[ i] = regReply;  // Read into product code array
 8000faa:	7bfb      	ldrb	r3, [r7, #15]
 8000fac:	683a      	ldr	r2, [r7, #0]
 8000fae:	4413      	add	r3, r2
 8000fb0:	4a06      	ldr	r2, [pc, #24]	; (8000fcc <Get_Prod_Code+0x50>)
 8000fb2:	7812      	ldrb	r2, [r2, #0]
 8000fb4:	701a      	strb	r2, [r3, #0]
   for (uint8_t i = 0; i < 14; ++i)
 8000fb6:	7bfb      	ldrb	r3, [r7, #15]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	73fb      	strb	r3, [r7, #15]
 8000fbc:	7bfb      	ldrb	r3, [r7, #15]
 8000fbe:	2b0d      	cmp	r3, #13
 8000fc0:	d9e4      	bls.n	8000f8c <Get_Prod_Code+0x10>
    }
    return true;
 8000fc2:	2301      	movs	r3, #1
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3710      	adds	r7, #16
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	2400021b 	.word	0x2400021b

08000fd0 <Get_Firmware_Version>:

//  = = = =    GET FIRMWARE VERSION   = = = =
// The 3 byte array variable `tfVer` declared in the
// example sketch decays to the array pointer `p_ver`.
bool Get_Firmware_Version(TF_Luna_Lidar *tf_luna, uint8_t * p_ver)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
    for (uint8_t i = 0; i < 3; ++i)
 8000fda:	2300      	movs	r3, #0
 8000fdc:	73fb      	strb	r3, [r7, #15]
 8000fde:	e017      	b.n	8001010 <Get_Firmware_Version+0x40>
    {
      if( !readReg( tf_luna, ( 0x0A + i))) return false;
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	330a      	adds	r3, #10
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f000 f84b 	bl	8001084 <readReg>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	f083 0301 	eor.w	r3, r3, #1
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <Get_Firmware_Version+0x2e>
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	e00c      	b.n	8001018 <Get_Firmware_Version+0x48>
        else p_ver[ i] = regReply;  // Read into version array
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	683a      	ldr	r2, [r7, #0]
 8001002:	4413      	add	r3, r2
 8001004:	4a06      	ldr	r2, [pc, #24]	; (8001020 <Get_Firmware_Version+0x50>)
 8001006:	7812      	ldrb	r2, [r2, #0]
 8001008:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 3; ++i)
 800100a:	7bfb      	ldrb	r3, [r7, #15]
 800100c:	3301      	adds	r3, #1
 800100e:	73fb      	strb	r3, [r7, #15]
 8001010:	7bfb      	ldrb	r3, [r7, #15]
 8001012:	2b02      	cmp	r3, #2
 8001014:	d9e4      	bls.n	8000fe0 <Get_Firmware_Version+0x10>
    }
    return true;
 8001016:	2301      	movs	r3, #1
}
 8001018:	4618      	mov	r0, r3
 800101a:	3710      	adds	r7, #16
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	2400021b 	.word	0x2400021b

08001024 <Get_Frame_Rate>:
    return true;
}

//  = = = = = =    GET FRAME RATE   = = = = = =
bool Get_Frame_Rate( TF_Luna_Lidar *tf_luna, uint16_t *frm)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	6039      	str	r1, [r7, #0]
    uint8_t * p_frm = (uint8_t *) *&frm;
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	60fb      	str	r3, [r7, #12]
    if( !readReg( tf_luna, TFL_FPS_LO)) return false;
 8001032:	2126      	movs	r1, #38	; 0x26
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f000 f825 	bl	8001084 <readReg>
 800103a:	4603      	mov	r3, r0
 800103c:	f083 0301 	eor.w	r3, r3, #1
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <Get_Frame_Rate+0x26>
 8001046:	2300      	movs	r3, #0
 8001048:	e015      	b.n	8001076 <Get_Frame_Rate+0x52>
        else p_frm[ 0] = regReply;  // Read into `frm` array
 800104a:	4b0d      	ldr	r3, [pc, #52]	; (8001080 <Get_Frame_Rate+0x5c>)
 800104c:	781a      	ldrb	r2, [r3, #0]
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	701a      	strb	r2, [r3, #0]
    if( !readReg( tf_luna, TFL_FPS_HI)) return false;
 8001052:	2127      	movs	r1, #39	; 0x27
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f000 f815 	bl	8001084 <readReg>
 800105a:	4603      	mov	r3, r0
 800105c:	f083 0301 	eor.w	r3, r3, #1
 8001060:	b2db      	uxtb	r3, r3
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <Get_Frame_Rate+0x46>
 8001066:	2300      	movs	r3, #0
 8001068:	e005      	b.n	8001076 <Get_Frame_Rate+0x52>
        else p_frm[ 1] = regReply;  // Read into `frm` array
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	3301      	adds	r3, #1
 800106e:	4a04      	ldr	r2, [pc, #16]	; (8001080 <Get_Frame_Rate+0x5c>)
 8001070:	7812      	ldrb	r2, [r2, #0]
 8001072:	701a      	strb	r2, [r3, #0]
    return true;
 8001074:	2301      	movs	r3, #1
}
 8001076:	4618      	mov	r0, r3
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	2400021b 	.word	0x2400021b

08001084 <readReg>:

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
//       READ OR WRITE A GIVEN REGISTER OF THE SLAVE DEVICE
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
bool readReg( TF_Luna_Lidar *tf_luna, uint8_t nmbr)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af02      	add	r7, sp, #8
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	460b      	mov	r3, r1
 800108e:	70fb      	strb	r3, [r7, #3]


  if( HAL_I2C_Master_Transmit(tf_luna->i2c, tf_luna->TF_Luna_address<<1, &nmbr, 1, 1000) != 0)  // If write error...
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6818      	ldr	r0, [r3, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	791b      	ldrb	r3, [r3, #4]
 8001098:	b29b      	uxth	r3, r3
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	b299      	uxth	r1, r3
 800109e:	1cfa      	adds	r2, r7, #3
 80010a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010a4:	9300      	str	r3, [sp, #0]
 80010a6:	2301      	movs	r3, #1
 80010a8:	f001 fa3a 	bl	8002520 <HAL_I2C_Master_Transmit>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d004      	beq.n	80010bc <readReg+0x38>
  {
    tfStatus = TFL_I2CWRITE;        // then set status code...
 80010b2:	4b10      	ldr	r3, [pc, #64]	; (80010f4 <readReg+0x70>)
 80010b4:	2208      	movs	r2, #8
 80010b6:	701a      	strb	r2, [r3, #0]
    return false;                   // and return `false`.
 80010b8:	2300      	movs	r3, #0
 80010ba:	e016      	b.n	80010ea <readReg+0x66>
  }
  // Request 1 byte from the device
  // and release bus when finished.


   if( HAL_I2C_Master_Receive(tf_luna->i2c, tf_luna->TF_Luna_address<<1, &regReply, 1, 1000) != 0)            // If read error...
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6818      	ldr	r0, [r3, #0]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	791b      	ldrb	r3, [r3, #4]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	b299      	uxth	r1, r3
 80010ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	2301      	movs	r3, #1
 80010d2:	4a09      	ldr	r2, [pc, #36]	; (80010f8 <readReg+0x74>)
 80010d4:	f001 fb18 	bl	8002708 <HAL_I2C_Master_Receive>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d004      	beq.n	80010e8 <readReg+0x64>
    {
      tfStatus = TFL_I2CREAD;         // then set status code.
 80010de:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <readReg+0x70>)
 80010e0:	2207      	movs	r2, #7
 80010e2:	701a      	strb	r2, [r3, #0]
      return false;
 80010e4:	2300      	movs	r3, #0
 80010e6:	e000      	b.n	80010ea <readReg+0x66>
    }

  return true;
 80010e8:	2301      	movs	r3, #1
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	24000216 	.word	0x24000216
 80010f8:	2400021b 	.word	0x2400021b

080010fc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001100:	4b22      	ldr	r3, [pc, #136]	; (800118c <MX_USART3_UART_Init+0x90>)
 8001102:	4a23      	ldr	r2, [pc, #140]	; (8001190 <MX_USART3_UART_Init+0x94>)
 8001104:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001106:	4b21      	ldr	r3, [pc, #132]	; (800118c <MX_USART3_UART_Init+0x90>)
 8001108:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800110c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800110e:	4b1f      	ldr	r3, [pc, #124]	; (800118c <MX_USART3_UART_Init+0x90>)
 8001110:	2200      	movs	r2, #0
 8001112:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001114:	4b1d      	ldr	r3, [pc, #116]	; (800118c <MX_USART3_UART_Init+0x90>)
 8001116:	2200      	movs	r2, #0
 8001118:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800111a:	4b1c      	ldr	r3, [pc, #112]	; (800118c <MX_USART3_UART_Init+0x90>)
 800111c:	2200      	movs	r2, #0
 800111e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001120:	4b1a      	ldr	r3, [pc, #104]	; (800118c <MX_USART3_UART_Init+0x90>)
 8001122:	220c      	movs	r2, #12
 8001124:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001126:	4b19      	ldr	r3, [pc, #100]	; (800118c <MX_USART3_UART_Init+0x90>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800112c:	4b17      	ldr	r3, [pc, #92]	; (800118c <MX_USART3_UART_Init+0x90>)
 800112e:	2200      	movs	r2, #0
 8001130:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001132:	4b16      	ldr	r3, [pc, #88]	; (800118c <MX_USART3_UART_Init+0x90>)
 8001134:	2200      	movs	r2, #0
 8001136:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001138:	4b14      	ldr	r3, [pc, #80]	; (800118c <MX_USART3_UART_Init+0x90>)
 800113a:	2200      	movs	r2, #0
 800113c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800113e:	4b13      	ldr	r3, [pc, #76]	; (800118c <MX_USART3_UART_Init+0x90>)
 8001140:	2200      	movs	r2, #0
 8001142:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001144:	4811      	ldr	r0, [pc, #68]	; (800118c <MX_USART3_UART_Init+0x90>)
 8001146:	f004 f9fd 	bl	8005544 <HAL_UART_Init>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001150:	f7ff fd5a 	bl	8000c08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001154:	2100      	movs	r1, #0
 8001156:	480d      	ldr	r0, [pc, #52]	; (800118c <MX_USART3_UART_Init+0x90>)
 8001158:	f005 fa90 	bl	800667c <HAL_UARTEx_SetTxFifoThreshold>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001162:	f7ff fd51 	bl	8000c08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001166:	2100      	movs	r1, #0
 8001168:	4808      	ldr	r0, [pc, #32]	; (800118c <MX_USART3_UART_Init+0x90>)
 800116a:	f005 fac5 	bl	80066f8 <HAL_UARTEx_SetRxFifoThreshold>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001174:	f7ff fd48 	bl	8000c08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001178:	4804      	ldr	r0, [pc, #16]	; (800118c <MX_USART3_UART_Init+0x90>)
 800117a:	f005 fa46 	bl	800660a <HAL_UARTEx_DisableFifoMode>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001184:	f7ff fd40 	bl	8000c08 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	bd80      	pop	{r7, pc}
 800118c:	24000244 	.word	0x24000244
 8001190:	40004800 	.word	0x40004800

08001194 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b0b8      	sub	sp, #224	; 0xe0
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
 80011aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	22b8      	movs	r2, #184	; 0xb8
 80011b2:	2100      	movs	r1, #0
 80011b4:	4618      	mov	r0, r3
 80011b6:	f005 fb63 	bl	8006880 <memset>
  if(uartHandle->Instance==USART3)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a25      	ldr	r2, [pc, #148]	; (8001254 <HAL_UART_MspInit+0xc0>)
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d142      	bne.n	800124a <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80011c4:	2302      	movs	r3, #2
 80011c6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80011c8:	2300      	movs	r3, #0
 80011ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4618      	mov	r0, r3
 80011d4:	f002 fe88 	bl	8003ee8 <HAL_RCCEx_PeriphCLKConfig>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80011de:	f7ff fd13 	bl	8000c08 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80011e2:	4b1d      	ldr	r3, [pc, #116]	; (8001258 <HAL_UART_MspInit+0xc4>)
 80011e4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80011e8:	4a1b      	ldr	r2, [pc, #108]	; (8001258 <HAL_UART_MspInit+0xc4>)
 80011ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011ee:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80011f2:	4b19      	ldr	r3, [pc, #100]	; (8001258 <HAL_UART_MspInit+0xc4>)
 80011f4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80011f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011fc:	613b      	str	r3, [r7, #16]
 80011fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001200:	4b15      	ldr	r3, [pc, #84]	; (8001258 <HAL_UART_MspInit+0xc4>)
 8001202:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001206:	4a14      	ldr	r2, [pc, #80]	; (8001258 <HAL_UART_MspInit+0xc4>)
 8001208:	f043 0308 	orr.w	r3, r3, #8
 800120c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001210:	4b11      	ldr	r3, [pc, #68]	; (8001258 <HAL_UART_MspInit+0xc4>)
 8001212:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001216:	f003 0308 	and.w	r3, r3, #8
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800121e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001222:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001226:	2302      	movs	r3, #2
 8001228:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001232:	2300      	movs	r3, #0
 8001234:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001238:	2307      	movs	r3, #7
 800123a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800123e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001242:	4619      	mov	r1, r3
 8001244:	4805      	ldr	r0, [pc, #20]	; (800125c <HAL_UART_MspInit+0xc8>)
 8001246:	f000 ff2b 	bl	80020a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800124a:	bf00      	nop
 800124c:	37e0      	adds	r7, #224	; 0xe0
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40004800 	.word	0x40004800
 8001258:	58024400 	.word	0x58024400
 800125c:	58020c00 	.word	0x58020c00

08001260 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001260:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001298 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001264:	f7ff fd50 	bl	8000d08 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001268:	480c      	ldr	r0, [pc, #48]	; (800129c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800126a:	490d      	ldr	r1, [pc, #52]	; (80012a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800126c:	4a0d      	ldr	r2, [pc, #52]	; (80012a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800126e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001270:	e002      	b.n	8001278 <LoopCopyDataInit>

08001272 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001272:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001274:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001276:	3304      	adds	r3, #4

08001278 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8001278:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800127a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800127c:	d3f9      	bcc.n	8001272 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800127e:	4a0a      	ldr	r2, [pc, #40]	; (80012a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001280:	4c0a      	ldr	r4, [pc, #40]	; (80012ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001282:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001284:	e001      	b.n	800128a <LoopFillZerobss>

08001286 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001286:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001288:	3204      	adds	r2, #4

0800128a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800128a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800128c:	d3fb      	bcc.n	8001286 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800128e:	f005 fac5 	bl	800681c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001292:	f7ff fbf3 	bl	8000a7c <main>
  bx  lr
 8001296:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001298:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 800129c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80012a0:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 80012a4:	08007224 	.word	0x08007224
  ldr r2, =_sbss
 80012a8:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 80012ac:	240002e8 	.word	0x240002e8

080012b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012b0:	e7fe      	b.n	80012b0 <ADC_IRQHandler>
	...

080012b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ba:	2003      	movs	r0, #3
 80012bc:	f000 f962 	bl	8001584 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80012c0:	f002 fc3c 	bl	8003b3c <HAL_RCC_GetSysClockFreq>
 80012c4:	4602      	mov	r2, r0
 80012c6:	4b15      	ldr	r3, [pc, #84]	; (800131c <HAL_Init+0x68>)
 80012c8:	699b      	ldr	r3, [r3, #24]
 80012ca:	0a1b      	lsrs	r3, r3, #8
 80012cc:	f003 030f 	and.w	r3, r3, #15
 80012d0:	4913      	ldr	r1, [pc, #76]	; (8001320 <HAL_Init+0x6c>)
 80012d2:	5ccb      	ldrb	r3, [r1, r3]
 80012d4:	f003 031f 	and.w	r3, r3, #31
 80012d8:	fa22 f303 	lsr.w	r3, r2, r3
 80012dc:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80012de:	4b0f      	ldr	r3, [pc, #60]	; (800131c <HAL_Init+0x68>)
 80012e0:	699b      	ldr	r3, [r3, #24]
 80012e2:	f003 030f 	and.w	r3, r3, #15
 80012e6:	4a0e      	ldr	r2, [pc, #56]	; (8001320 <HAL_Init+0x6c>)
 80012e8:	5cd3      	ldrb	r3, [r2, r3]
 80012ea:	f003 031f 	and.w	r3, r3, #31
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	fa22 f303 	lsr.w	r3, r2, r3
 80012f4:	4a0b      	ldr	r2, [pc, #44]	; (8001324 <HAL_Init+0x70>)
 80012f6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80012f8:	4a0b      	ldr	r2, [pc, #44]	; (8001328 <HAL_Init+0x74>)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012fe:	200f      	movs	r0, #15
 8001300:	f000 f814 	bl	800132c <HAL_InitTick>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e002      	b.n	8001314 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800130e:	f7ff fc81 	bl	8000c14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001312:	2300      	movs	r3, #0
}
 8001314:	4618      	mov	r0, r3
 8001316:	3708      	adds	r7, #8
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	58024400 	.word	0x58024400
 8001320:	08007138 	.word	0x08007138
 8001324:	24000008 	.word	0x24000008
 8001328:	24000004 	.word	0x24000004

0800132c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001334:	4b15      	ldr	r3, [pc, #84]	; (800138c <HAL_InitTick+0x60>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d101      	bne.n	8001340 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e021      	b.n	8001384 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001340:	4b13      	ldr	r3, [pc, #76]	; (8001390 <HAL_InitTick+0x64>)
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	4b11      	ldr	r3, [pc, #68]	; (800138c <HAL_InitTick+0x60>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	4619      	mov	r1, r3
 800134a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800134e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001352:	fbb2 f3f3 	udiv	r3, r2, r3
 8001356:	4618      	mov	r0, r3
 8001358:	f000 f939 	bl	80015ce <HAL_SYSTICK_Config>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e00e      	b.n	8001384 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2b0f      	cmp	r3, #15
 800136a:	d80a      	bhi.n	8001382 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800136c:	2200      	movs	r2, #0
 800136e:	6879      	ldr	r1, [r7, #4]
 8001370:	f04f 30ff 	mov.w	r0, #4294967295
 8001374:	f000 f911 	bl	800159a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001378:	4a06      	ldr	r2, [pc, #24]	; (8001394 <HAL_InitTick+0x68>)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800137e:	2300      	movs	r3, #0
 8001380:	e000      	b.n	8001384 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
}
 8001384:	4618      	mov	r0, r3
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	24000010 	.word	0x24000010
 8001390:	24000004 	.word	0x24000004
 8001394:	2400000c 	.word	0x2400000c

08001398 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800139c:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <HAL_IncTick+0x20>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	461a      	mov	r2, r3
 80013a2:	4b06      	ldr	r3, [pc, #24]	; (80013bc <HAL_IncTick+0x24>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4413      	add	r3, r2
 80013a8:	4a04      	ldr	r2, [pc, #16]	; (80013bc <HAL_IncTick+0x24>)
 80013aa:	6013      	str	r3, [r2, #0]
}
 80013ac:	bf00      	nop
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	24000010 	.word	0x24000010
 80013bc:	240002d4 	.word	0x240002d4

080013c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  return uwTick;
 80013c4:	4b03      	ldr	r3, [pc, #12]	; (80013d4 <HAL_GetTick+0x14>)
 80013c6:	681b      	ldr	r3, [r3, #0]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	240002d4 	.word	0x240002d4

080013d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013e0:	f7ff ffee 	bl	80013c0 <HAL_GetTick>
 80013e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013f0:	d005      	beq.n	80013fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013f2:	4b0a      	ldr	r3, [pc, #40]	; (800141c <HAL_Delay+0x44>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	461a      	mov	r2, r3
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	4413      	add	r3, r2
 80013fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013fe:	bf00      	nop
 8001400:	f7ff ffde 	bl	80013c0 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	68fa      	ldr	r2, [r7, #12]
 800140c:	429a      	cmp	r2, r3
 800140e:	d8f7      	bhi.n	8001400 <HAL_Delay+0x28>
  {
  }
}
 8001410:	bf00      	nop
 8001412:	bf00      	nop
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	24000010 	.word	0x24000010

08001420 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001420:	b480      	push	{r7}
 8001422:	b085      	sub	sp, #20
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001430:	4b0b      	ldr	r3, [pc, #44]	; (8001460 <__NVIC_SetPriorityGrouping+0x40>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001436:	68ba      	ldr	r2, [r7, #8]
 8001438:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800143c:	4013      	ands	r3, r2
 800143e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001448:	4b06      	ldr	r3, [pc, #24]	; (8001464 <__NVIC_SetPriorityGrouping+0x44>)
 800144a:	4313      	orrs	r3, r2
 800144c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800144e:	4a04      	ldr	r2, [pc, #16]	; (8001460 <__NVIC_SetPriorityGrouping+0x40>)
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	60d3      	str	r3, [r2, #12]
}
 8001454:	bf00      	nop
 8001456:	3714      	adds	r7, #20
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	e000ed00 	.word	0xe000ed00
 8001464:	05fa0000 	.word	0x05fa0000

08001468 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800146c:	4b04      	ldr	r3, [pc, #16]	; (8001480 <__NVIC_GetPriorityGrouping+0x18>)
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	0a1b      	lsrs	r3, r3, #8
 8001472:	f003 0307 	and.w	r3, r3, #7
}
 8001476:	4618      	mov	r0, r3
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	e000ed00 	.word	0xe000ed00

08001484 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	6039      	str	r1, [r7, #0]
 800148e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001490:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001494:	2b00      	cmp	r3, #0
 8001496:	db0a      	blt.n	80014ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	b2da      	uxtb	r2, r3
 800149c:	490c      	ldr	r1, [pc, #48]	; (80014d0 <__NVIC_SetPriority+0x4c>)
 800149e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014a2:	0112      	lsls	r2, r2, #4
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	440b      	add	r3, r1
 80014a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014ac:	e00a      	b.n	80014c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	4908      	ldr	r1, [pc, #32]	; (80014d4 <__NVIC_SetPriority+0x50>)
 80014b4:	88fb      	ldrh	r3, [r7, #6]
 80014b6:	f003 030f 	and.w	r3, r3, #15
 80014ba:	3b04      	subs	r3, #4
 80014bc:	0112      	lsls	r2, r2, #4
 80014be:	b2d2      	uxtb	r2, r2
 80014c0:	440b      	add	r3, r1
 80014c2:	761a      	strb	r2, [r3, #24]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	e000e100 	.word	0xe000e100
 80014d4:	e000ed00 	.word	0xe000ed00

080014d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014d8:	b480      	push	{r7}
 80014da:	b089      	sub	sp, #36	; 0x24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f003 0307 	and.w	r3, r3, #7
 80014ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	f1c3 0307 	rsb	r3, r3, #7
 80014f2:	2b04      	cmp	r3, #4
 80014f4:	bf28      	it	cs
 80014f6:	2304      	movcs	r3, #4
 80014f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	3304      	adds	r3, #4
 80014fe:	2b06      	cmp	r3, #6
 8001500:	d902      	bls.n	8001508 <NVIC_EncodePriority+0x30>
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	3b03      	subs	r3, #3
 8001506:	e000      	b.n	800150a <NVIC_EncodePriority+0x32>
 8001508:	2300      	movs	r3, #0
 800150a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800150c:	f04f 32ff 	mov.w	r2, #4294967295
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	fa02 f303 	lsl.w	r3, r2, r3
 8001516:	43da      	mvns	r2, r3
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	401a      	ands	r2, r3
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001520:	f04f 31ff 	mov.w	r1, #4294967295
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	fa01 f303 	lsl.w	r3, r1, r3
 800152a:	43d9      	mvns	r1, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001530:	4313      	orrs	r3, r2
         );
}
 8001532:	4618      	mov	r0, r3
 8001534:	3724      	adds	r7, #36	; 0x24
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
	...

08001540 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	3b01      	subs	r3, #1
 800154c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001550:	d301      	bcc.n	8001556 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001552:	2301      	movs	r3, #1
 8001554:	e00f      	b.n	8001576 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001556:	4a0a      	ldr	r2, [pc, #40]	; (8001580 <SysTick_Config+0x40>)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3b01      	subs	r3, #1
 800155c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800155e:	210f      	movs	r1, #15
 8001560:	f04f 30ff 	mov.w	r0, #4294967295
 8001564:	f7ff ff8e 	bl	8001484 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001568:	4b05      	ldr	r3, [pc, #20]	; (8001580 <SysTick_Config+0x40>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800156e:	4b04      	ldr	r3, [pc, #16]	; (8001580 <SysTick_Config+0x40>)
 8001570:	2207      	movs	r2, #7
 8001572:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	e000e010 	.word	0xe000e010

08001584 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff ff47 	bl	8001420 <__NVIC_SetPriorityGrouping>
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b086      	sub	sp, #24
 800159e:	af00      	add	r7, sp, #0
 80015a0:	4603      	mov	r3, r0
 80015a2:	60b9      	str	r1, [r7, #8]
 80015a4:	607a      	str	r2, [r7, #4]
 80015a6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015a8:	f7ff ff5e 	bl	8001468 <__NVIC_GetPriorityGrouping>
 80015ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	68b9      	ldr	r1, [r7, #8]
 80015b2:	6978      	ldr	r0, [r7, #20]
 80015b4:	f7ff ff90 	bl	80014d8 <NVIC_EncodePriority>
 80015b8:	4602      	mov	r2, r0
 80015ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015be:	4611      	mov	r1, r2
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff ff5f 	bl	8001484 <__NVIC_SetPriority>
}
 80015c6:	bf00      	nop
 80015c8:	3718      	adds	r7, #24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff ffb2 	bl	8001540 <SysTick_Config>
 80015dc:	4603      	mov	r3, r0
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
	...

080015e8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b098      	sub	sp, #96	; 0x60
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80015f0:	4a84      	ldr	r2, [pc, #528]	; (8001804 <HAL_FDCAN_Init+0x21c>)
 80015f2:	f107 030c 	add.w	r3, r7, #12
 80015f6:	4611      	mov	r1, r2
 80015f8:	224c      	movs	r2, #76	; 0x4c
 80015fa:	4618      	mov	r0, r3
 80015fc:	f005 f932 	bl	8006864 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d101      	bne.n	800160a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e1ca      	b.n	80019a0 <HAL_FDCAN_Init+0x3b8>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a7e      	ldr	r2, [pc, #504]	; (8001808 <HAL_FDCAN_Init+0x220>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d106      	bne.n	8001622 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800161c:	461a      	mov	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001628:	b2db      	uxtb	r3, r3
 800162a:	2b00      	cmp	r3, #0
 800162c:	d106      	bne.n	800163c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2200      	movs	r2, #0
 8001632:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001636:	6878      	ldr	r0, [r7, #4]
 8001638:	f7ff f8de 	bl	80007f8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	699a      	ldr	r2, [r3, #24]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f022 0210 	bic.w	r2, r2, #16
 800164a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800164c:	f7ff feb8 	bl	80013c0 <HAL_GetTick>
 8001650:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001652:	e014      	b.n	800167e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001654:	f7ff feb4 	bl	80013c0 <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b0a      	cmp	r3, #10
 8001660:	d90d      	bls.n	800167e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001668:	f043 0201 	orr.w	r2, r3, #1
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2203      	movs	r2, #3
 8001676:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e190      	b.n	80019a0 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f003 0308 	and.w	r3, r3, #8
 8001688:	2b08      	cmp	r3, #8
 800168a:	d0e3      	beq.n	8001654 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	699a      	ldr	r2, [r3, #24]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f042 0201 	orr.w	r2, r2, #1
 800169a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800169c:	f7ff fe90 	bl	80013c0 <HAL_GetTick>
 80016a0:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80016a2:	e014      	b.n	80016ce <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80016a4:	f7ff fe8c 	bl	80013c0 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b0a      	cmp	r3, #10
 80016b0:	d90d      	bls.n	80016ce <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80016b8:	f043 0201 	orr.w	r2, r3, #1
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2203      	movs	r2, #3
 80016c6:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e168      	b.n	80019a0 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0e3      	beq.n	80016a4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	699a      	ldr	r2, [r3, #24]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f042 0202 	orr.w	r2, r2, #2
 80016ea:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	7c1b      	ldrb	r3, [r3, #16]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d108      	bne.n	8001706 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	699a      	ldr	r2, [r3, #24]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001702:	619a      	str	r2, [r3, #24]
 8001704:	e007      	b.n	8001716 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	699a      	ldr	r2, [r3, #24]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001714:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	7c5b      	ldrb	r3, [r3, #17]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d108      	bne.n	8001730 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	699a      	ldr	r2, [r3, #24]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800172c:	619a      	str	r2, [r3, #24]
 800172e:	e007      	b.n	8001740 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	699a      	ldr	r2, [r3, #24]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800173e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	7c9b      	ldrb	r3, [r3, #18]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d108      	bne.n	800175a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	699a      	ldr	r2, [r3, #24]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001756:	619a      	str	r2, [r3, #24]
 8001758:	e007      	b.n	800176a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	699a      	ldr	r2, [r3, #24]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001768:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	689a      	ldr	r2, [r3, #8]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	430a      	orrs	r2, r1
 800177e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	699a      	ldr	r2, [r3, #24]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 800178e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	691a      	ldr	r2, [r3, #16]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f022 0210 	bic.w	r2, r2, #16
 800179e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d108      	bne.n	80017ba <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	699a      	ldr	r2, [r3, #24]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f042 0204 	orr.w	r2, r2, #4
 80017b6:	619a      	str	r2, [r3, #24]
 80017b8:	e030      	b.n	800181c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	68db      	ldr	r3, [r3, #12]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d02c      	beq.n	800181c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d020      	beq.n	800180c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	699a      	ldr	r2, [r3, #24]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80017d8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	691a      	ldr	r2, [r3, #16]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f042 0210 	orr.w	r2, r2, #16
 80017e8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	2b03      	cmp	r3, #3
 80017f0:	d114      	bne.n	800181c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	699a      	ldr	r2, [r3, #24]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f042 0220 	orr.w	r2, r2, #32
 8001800:	619a      	str	r2, [r3, #24]
 8001802:	e00b      	b.n	800181c <HAL_FDCAN_Init+0x234>
 8001804:	080070ec 	.word	0x080070ec
 8001808:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	699a      	ldr	r2, [r3, #24]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f042 0220 	orr.w	r2, r2, #32
 800181a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	3b01      	subs	r3, #1
 8001822:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	69db      	ldr	r3, [r3, #28]
 8001828:	3b01      	subs	r3, #1
 800182a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800182c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6a1b      	ldr	r3, [r3, #32]
 8001832:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001834:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	695b      	ldr	r3, [r3, #20]
 800183c:	3b01      	subs	r3, #1
 800183e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001844:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001846:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001850:	d115      	bne.n	800187e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001856:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800185c:	3b01      	subs	r3, #1
 800185e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001860:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	3b01      	subs	r3, #1
 8001868:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 800186a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001872:	3b01      	subs	r3, #1
 8001874:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 800187a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 800187c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001882:	2b00      	cmp	r3, #0
 8001884:	d00a      	beq.n	800189c <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	430a      	orrs	r2, r1
 8001898:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018a4:	4413      	add	r3, r2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d012      	beq.n	80018d0 <HAL_FDCAN_Init+0x2e8>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80018b2:	f023 0107 	bic.w	r1, r3, #7
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80018c0:	4413      	add	r3, r2
 80018c2:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	430a      	orrs	r2, r1
 80018cc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d012      	beq.n	80018fe <HAL_FDCAN_Init+0x316>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80018e0:	f023 0107 	bic.w	r1, r3, #7
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80018ee:	4413      	add	r3, r2
 80018f0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	430a      	orrs	r2, r1
 80018fa:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001902:	2b00      	cmp	r3, #0
 8001904:	d013      	beq.n	800192e <HAL_FDCAN_Init+0x346>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800190e:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800191c:	4413      	add	r3, r2
 800191e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001922:	011a      	lsls	r2, r3, #4
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	430a      	orrs	r2, r1
 800192a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001932:	2b00      	cmp	r3, #0
 8001934:	d013      	beq.n	800195e <HAL_FDCAN_Init+0x376>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800193e:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800194c:	4413      	add	r3, r2
 800194e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001952:	021a      	lsls	r2, r3, #8
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	430a      	orrs	r2, r1
 800195a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a11      	ldr	r2, [pc, #68]	; (80019a8 <HAL_FDCAN_Init+0x3c0>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d107      	bne.n	8001978 <HAL_FDCAN_Init+0x390>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	689a      	ldr	r2, [r3, #8]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f022 0203 	bic.w	r2, r2, #3
 8001976:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2200      	movs	r2, #0
 8001984:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2201      	movs	r2, #1
 800198c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f000 f981 	bl	8001c98 <FDCAN_CalcultateRamBlockAddresses>
 8001996:	4603      	mov	r3, r0
 8001998:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 800199c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3760      	adds	r7, #96	; 0x60
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	4000a000 	.word	0x4000a000

080019ac <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b087      	sub	sp, #28
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80019bc:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80019be:	7bfb      	ldrb	r3, [r7, #15]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d002      	beq.n	80019ca <HAL_FDCAN_ConfigFilter+0x1e>
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d157      	bne.n	8001a7a <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d12b      	bne.n	8001a2a <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	2b07      	cmp	r3, #7
 80019d8:	d10d      	bne.n	80019f6 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	691b      	ldr	r3, [r3, #16]
 80019de:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	69db      	ldr	r3, [r3, #28]
 80019e4:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80019e6:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80019ec:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80019ee:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	e00e      	b.n	8001a14 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001a02:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	691b      	ldr	r3, [r3, #16]
 8001a08:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8001a0a:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001a10:	4313      	orrs	r3, r2
 8001a12:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	009b      	lsls	r3, r3, #2
 8001a1e:	4413      	add	r3, r2
 8001a20:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	697a      	ldr	r2, [r7, #20]
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	e025      	b.n	8001a76 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	075a      	lsls	r2, r3, #29
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	691b      	ldr	r3, [r3, #16]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	2b07      	cmp	r3, #7
 8001a3e:	d103      	bne.n	8001a48 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	613b      	str	r3, [r7, #16]
 8001a46:	e006      	b.n	8001a56 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	079a      	lsls	r2, r3, #30
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	695b      	ldr	r3, [r3, #20]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	00db      	lsls	r3, r3, #3
 8001a60:	4413      	add	r3, r2
 8001a62:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	697a      	ldr	r2, [r7, #20]
 8001a68:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	693a      	ldr	r2, [r7, #16]
 8001a74:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001a76:	2300      	movs	r3, #0
 8001a78:	e008      	b.n	8001a8c <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001a80:	f043 0202 	orr.w	r2, r3, #2
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
  }
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	371c      	adds	r7, #28
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d111      	bne.n	8001ad0 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2202      	movs	r2, #2
 8001ab0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	699a      	ldr	r2, [r3, #24]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f022 0201 	bic.w	r2, r2, #1
 8001ac2:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Return function status */
    return HAL_OK;
 8001acc:	2300      	movs	r3, #0
 8001ace:	e008      	b.n	8001ae2 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001ad6:	f043 0204 	orr.w	r2, r3, #4
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
  }
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr

08001aee <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxHeader pointer to a FDCAN_TxHeaderTypeDef structure.
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b086      	sub	sp, #24
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	60f8      	str	r0, [r7, #12]
 8001af6:	60b9      	str	r1, [r7, #8]
 8001af8:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d141      	bne.n	8001b8a <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001b0e:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d109      	bne.n	8001b2a <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001b1c:	f043 0220 	orr.w	r2, r3, #32
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e038      	b.n	8001b9c <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001b32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d009      	beq.n	8001b4e <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001b40:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e026      	b.n	8001b9c <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001b56:	0c1b      	lsrs	r3, r3, #16
 8001b58:	f003 031f 	and.w	r3, r3, #31
 8001b5c:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	68b9      	ldr	r1, [r7, #8]
 8001b64:	68f8      	ldr	r0, [r7, #12]
 8001b66:	f000 fa1d 	bl	8001fa4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2101      	movs	r1, #1
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	fa01 f202 	lsl.w	r2, r1, r2
 8001b76:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	409a      	lsls	r2, r3
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    }

    /* Return function status */
    return HAL_OK;
 8001b86:	2300      	movs	r3, #0
 8001b88:	e008      	b.n	8001b9c <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001b90:	f043 0208 	orr.w	r2, r3, #8
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
  }
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b087      	sub	sp, #28
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001bb6:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001bb8:	7dfb      	ldrb	r3, [r7, #23]
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d002      	beq.n	8001bc4 <HAL_FDCAN_ActivateNotification+0x20>
 8001bbe:	7dfb      	ldrb	r3, [r7, #23]
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d155      	bne.n	8001c70 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	4013      	ands	r3, r2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d108      	bne.n	8001be4 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f042 0201 	orr.w	r2, r2, #1
 8001be0:	65da      	str	r2, [r3, #92]	; 0x5c
 8001be2:	e014      	b.n	8001c0e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	4013      	ands	r3, r2
 8001bee:	68ba      	ldr	r2, [r7, #8]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d108      	bne.n	8001c06 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f042 0202 	orr.w	r2, r2, #2
 8001c02:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c04:	e003      	b.n	8001c0e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2203      	movs	r2, #3
 8001c0c:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d009      	beq.n	8001c2c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	430a      	orrs	r2, r1
 8001c28:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d009      	beq.n	8001c4a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	430a      	orrs	r2, r1
 8001c46:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001c50:	68ba      	ldr	r2, [r7, #8]
 8001c52:	4b0f      	ldr	r3, [pc, #60]	; (8001c90 <HAL_FDCAN_ActivateNotification+0xec>)
 8001c54:	4013      	ands	r3, r2
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	6812      	ldr	r2, [r2, #0]
 8001c5a:	430b      	orrs	r3, r1
 8001c5c:	6553      	str	r3, [r2, #84]	; 0x54
 8001c5e:	4b0d      	ldr	r3, [pc, #52]	; (8001c94 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001c60:	695a      	ldr	r2, [r3, #20]
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	0f9b      	lsrs	r3, r3, #30
 8001c66:	490b      	ldr	r1, [pc, #44]	; (8001c94 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	e008      	b.n	8001c82 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001c76:	f043 0202 	orr.w	r2, r3, #2
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
  }
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	371c      	adds	r7, #28
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	3fcfffff 	.word	0x3fcfffff
 8001c94:	4000a800 	.word	0x4000a800

08001c98 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ca4:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001cae:	4ba7      	ldr	r3, [pc, #668]	; (8001f4c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	68ba      	ldr	r2, [r7, #8]
 8001cb4:	0091      	lsls	r1, r2, #2
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	6812      	ldr	r2, [r2, #0]
 8001cba:	430b      	orrs	r3, r1
 8001cbc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001cc8:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cd0:	041a      	lsls	r2, r3, #16
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001cee:	4b97      	ldr	r3, [pc, #604]	; (8001f4c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	68ba      	ldr	r2, [r7, #8]
 8001cf4:	0091      	lsls	r1, r2, #2
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	6812      	ldr	r2, [r2, #0]
 8001cfa:	430b      	orrs	r3, r1
 8001cfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d08:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d10:	041a      	lsls	r2, r3, #16
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	430a      	orrs	r2, r1
 8001d18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d20:	005b      	lsls	r3, r3, #1
 8001d22:	68ba      	ldr	r2, [r7, #8]
 8001d24:	4413      	add	r3, r2
 8001d26:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8001d30:	4b86      	ldr	r3, [pc, #536]	; (8001f4c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001d32:	4013      	ands	r3, r2
 8001d34:	68ba      	ldr	r2, [r7, #8]
 8001d36:	0091      	lsls	r1, r2, #2
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	6812      	ldr	r2, [r2, #0]
 8001d3c:	430b      	orrs	r3, r1
 8001d3e:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8001d4a:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	041a      	lsls	r2, r3, #16
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	430a      	orrs	r2, r1
 8001d5a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001d78:	4b74      	ldr	r3, [pc, #464]	; (8001f4c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	68ba      	ldr	r2, [r7, #8]
 8001d7e:	0091      	lsls	r1, r2, #2
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	6812      	ldr	r2, [r2, #0]
 8001d84:	430b      	orrs	r3, r1
 8001d86:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001d92:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d9a:	041a      	lsls	r2, r3, #16
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001dae:	fb02 f303 	mul.w	r3, r2, r3
 8001db2:	68ba      	ldr	r2, [r7, #8]
 8001db4:	4413      	add	r3, r2
 8001db6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8001dc0:	4b62      	ldr	r3, [pc, #392]	; (8001f4c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	68ba      	ldr	r2, [r7, #8]
 8001dc6:	0091      	lsls	r1, r2, #2
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	6812      	ldr	r2, [r2, #0]
 8001dcc:	430b      	orrs	r3, r1
 8001dce:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8001dda:	fb02 f303 	mul.w	r3, r2, r3
 8001dde:	68ba      	ldr	r2, [r7, #8]
 8001de0:	4413      	add	r3, r2
 8001de2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8001dec:	4b57      	ldr	r3, [pc, #348]	; (8001f4c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001dee:	4013      	ands	r3, r2
 8001df0:	68ba      	ldr	r2, [r7, #8]
 8001df2:	0091      	lsls	r1, r2, #2
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	6812      	ldr	r2, [r2, #0]
 8001df8:	430b      	orrs	r3, r1
 8001dfa:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001e06:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e0e:	041a      	lsls	r2, r3, #16
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	430a      	orrs	r2, r1
 8001e16:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	68ba      	ldr	r2, [r7, #8]
 8001e22:	4413      	add	r3, r2
 8001e24:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8001e2e:	4b47      	ldr	r3, [pc, #284]	; (8001f4c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001e30:	4013      	ands	r3, r2
 8001e32:	68ba      	ldr	r2, [r7, #8]
 8001e34:	0091      	lsls	r1, r2, #2
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	6812      	ldr	r2, [r2, #0]
 8001e3a:	430b      	orrs	r3, r1
 8001e3c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001e48:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e50:	041a      	lsls	r2, r3, #16
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	430a      	orrs	r2, r1
 8001e58:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001e64:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e6c:	061a      	lsls	r2, r3, #24
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	430a      	orrs	r2, r1
 8001e74:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e7c:	4b34      	ldr	r3, [pc, #208]	; (8001f50 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8001e7e:	4413      	add	r3, r2
 8001e80:	009a      	lsls	r2, r3, #2
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	441a      	add	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e9e:	00db      	lsls	r3, r3, #3
 8001ea0:	441a      	add	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eae:	6879      	ldr	r1, [r7, #4]
 8001eb0:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8001eb2:	fb01 f303 	mul.w	r3, r1, r3
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	441a      	add	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ec6:	6879      	ldr	r1, [r7, #4]
 8001ec8:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8001eca:	fb01 f303 	mul.w	r3, r1, r3
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	441a      	add	r2, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ede:	6879      	ldr	r1, [r7, #4]
 8001ee0:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8001ee2:	fb01 f303 	mul.w	r3, r1, r3
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	441a      	add	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	441a      	add	r2, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f0e:	6879      	ldr	r1, [r7, #4]
 8001f10:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8001f12:	fb01 f303 	mul.w	r3, r1, r3
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	441a      	add	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f2a:	6879      	ldr	r1, [r7, #4]
 8001f2c:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8001f2e:	fb01 f303 	mul.w	r3, r1, r3
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	441a      	add	r2, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f42:	4a04      	ldr	r2, [pc, #16]	; (8001f54 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d915      	bls.n	8001f74 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8001f48:	e006      	b.n	8001f58 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8001f4a:	bf00      	nop
 8001f4c:	ffff0003 	.word	0xffff0003
 8001f50:	10002b00 	.word	0x10002b00
 8001f54:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001f5e:	f043 0220 	orr.w	r2, r3, #32
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2203      	movs	r2, #3
 8001f6c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e010      	b.n	8001f96 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f78:	60fb      	str	r3, [r7, #12]
 8001f7a:	e005      	b.n	8001f88 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	3304      	adds	r3, #4
 8001f86:	60fb      	str	r3, [r7, #12]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d3f3      	bcc.n	8001f7c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop

08001fa4 <FDCAN_CopyMessageToRAM>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @param  BufferIndex index of the buffer to be configured.
  * @retval HAL status
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b089      	sub	sp, #36	; 0x24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
 8001fb0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d10a      	bne.n	8001fd0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8001fc2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18));
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	61fb      	str	r3, [r7, #28]
 8001fce:	e00a      	b.n	8001fe6 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001fd8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8001fde:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001fe0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001fe4:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	6a1b      	ldr	r3, [r3, #32]
 8001fea:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 8001ff0:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8001ff6:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001ffc:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 8002002:	4313      	orrs	r3, r2
 8002004:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002010:	6839      	ldr	r1, [r7, #0]
 8002012:	fb01 f303 	mul.w	r3, r1, r3
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	4413      	add	r3, r2
 800201a:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	69fa      	ldr	r2, [r7, #28]
 8002020:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	3304      	adds	r3, #4
 8002026:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	3304      	adds	r3, #4
 8002032:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 8002034:	2300      	movs	r3, #0
 8002036:	617b      	str	r3, [r7, #20]
 8002038:	e020      	b.n	800207c <FDCAN_CopyMessageToRAM+0xd8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	3303      	adds	r3, #3
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	4413      	add	r3, r2
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	3302      	adds	r3, #2
 800204a:	6879      	ldr	r1, [r7, #4]
 800204c:	440b      	add	r3, r1
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 8002052:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	3301      	adds	r3, #1
 8002058:	6879      	ldr	r1, [r7, #4]
 800205a:	440b      	add	r3, r1
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 8002060:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8002062:	6879      	ldr	r1, [r7, #4]
 8002064:	697a      	ldr	r2, [r7, #20]
 8002066:	440a      	add	r2, r1
 8002068:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 800206a:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	3304      	adds	r3, #4
 8002074:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	3304      	adds	r3, #4
 800207a:	617b      	str	r3, [r7, #20]
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	0c1b      	lsrs	r3, r3, #16
 8002082:	4a06      	ldr	r2, [pc, #24]	; (800209c <FDCAN_CopyMessageToRAM+0xf8>)
 8002084:	5cd3      	ldrb	r3, [r2, r3]
 8002086:	461a      	mov	r2, r3
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	4293      	cmp	r3, r2
 800208c:	d3d5      	bcc.n	800203a <FDCAN_CopyMessageToRAM+0x96>
  }
}
 800208e:	bf00      	nop
 8002090:	bf00      	nop
 8002092:	3724      	adds	r7, #36	; 0x24
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr
 800209c:	08007148 	.word	0x08007148

080020a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b089      	sub	sp, #36	; 0x24
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80020aa:	2300      	movs	r3, #0
 80020ac:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80020ae:	4b89      	ldr	r3, [pc, #548]	; (80022d4 <HAL_GPIO_Init+0x234>)
 80020b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80020b2:	e194      	b.n	80023de <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	2101      	movs	r1, #1
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	fa01 f303 	lsl.w	r3, r1, r3
 80020c0:	4013      	ands	r3, r2
 80020c2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f000 8186 	beq.w	80023d8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f003 0303 	and.w	r3, r3, #3
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d005      	beq.n	80020e4 <HAL_GPIO_Init+0x44>
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f003 0303 	and.w	r3, r3, #3
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d130      	bne.n	8002146 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	2203      	movs	r2, #3
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	43db      	mvns	r3, r3
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	4013      	ands	r3, r2
 80020fa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	68da      	ldr	r2, [r3, #12]
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	4313      	orrs	r3, r2
 800210c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800211a:	2201      	movs	r2, #1
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	43db      	mvns	r3, r3
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	4013      	ands	r3, r2
 8002128:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	091b      	lsrs	r3, r3, #4
 8002130:	f003 0201 	and.w	r2, r3, #1
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	fa02 f303 	lsl.w	r3, r2, r3
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	4313      	orrs	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	69ba      	ldr	r2, [r7, #24]
 8002144:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f003 0303 	and.w	r3, r3, #3
 800214e:	2b03      	cmp	r3, #3
 8002150:	d017      	beq.n	8002182 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	68db      	ldr	r3, [r3, #12]
 8002156:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	2203      	movs	r2, #3
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	43db      	mvns	r3, r3
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	4013      	ands	r3, r2
 8002168:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	689a      	ldr	r2, [r3, #8]
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	69ba      	ldr	r2, [r7, #24]
 8002178:	4313      	orrs	r3, r2
 800217a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f003 0303 	and.w	r3, r3, #3
 800218a:	2b02      	cmp	r3, #2
 800218c:	d123      	bne.n	80021d6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	08da      	lsrs	r2, r3, #3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	3208      	adds	r2, #8
 8002196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800219a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	f003 0307 	and.w	r3, r3, #7
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	220f      	movs	r2, #15
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	43db      	mvns	r3, r3
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	4013      	ands	r3, r2
 80021b0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	691a      	ldr	r2, [r3, #16]
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	f003 0307 	and.w	r3, r3, #7
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	08da      	lsrs	r2, r3, #3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	3208      	adds	r2, #8
 80021d0:	69b9      	ldr	r1, [r7, #24]
 80021d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	2203      	movs	r2, #3
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43db      	mvns	r3, r3
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	4013      	ands	r3, r2
 80021ec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f003 0203 	and.w	r2, r3, #3
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	4313      	orrs	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002212:	2b00      	cmp	r3, #0
 8002214:	f000 80e0 	beq.w	80023d8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002218:	4b2f      	ldr	r3, [pc, #188]	; (80022d8 <HAL_GPIO_Init+0x238>)
 800221a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800221e:	4a2e      	ldr	r2, [pc, #184]	; (80022d8 <HAL_GPIO_Init+0x238>)
 8002220:	f043 0302 	orr.w	r3, r3, #2
 8002224:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8002228:	4b2b      	ldr	r3, [pc, #172]	; (80022d8 <HAL_GPIO_Init+0x238>)
 800222a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002236:	4a29      	ldr	r2, [pc, #164]	; (80022dc <HAL_GPIO_Init+0x23c>)
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	089b      	lsrs	r3, r3, #2
 800223c:	3302      	adds	r3, #2
 800223e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002242:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	f003 0303 	and.w	r3, r3, #3
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	220f      	movs	r2, #15
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	43db      	mvns	r3, r3
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	4013      	ands	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a20      	ldr	r2, [pc, #128]	; (80022e0 <HAL_GPIO_Init+0x240>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d052      	beq.n	8002308 <HAL_GPIO_Init+0x268>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a1f      	ldr	r2, [pc, #124]	; (80022e4 <HAL_GPIO_Init+0x244>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d031      	beq.n	80022ce <HAL_GPIO_Init+0x22e>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a1e      	ldr	r2, [pc, #120]	; (80022e8 <HAL_GPIO_Init+0x248>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d02b      	beq.n	80022ca <HAL_GPIO_Init+0x22a>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a1d      	ldr	r2, [pc, #116]	; (80022ec <HAL_GPIO_Init+0x24c>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d025      	beq.n	80022c6 <HAL_GPIO_Init+0x226>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a1c      	ldr	r2, [pc, #112]	; (80022f0 <HAL_GPIO_Init+0x250>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d01f      	beq.n	80022c2 <HAL_GPIO_Init+0x222>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a1b      	ldr	r2, [pc, #108]	; (80022f4 <HAL_GPIO_Init+0x254>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d019      	beq.n	80022be <HAL_GPIO_Init+0x21e>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a1a      	ldr	r2, [pc, #104]	; (80022f8 <HAL_GPIO_Init+0x258>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d013      	beq.n	80022ba <HAL_GPIO_Init+0x21a>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a19      	ldr	r2, [pc, #100]	; (80022fc <HAL_GPIO_Init+0x25c>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d00d      	beq.n	80022b6 <HAL_GPIO_Init+0x216>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a18      	ldr	r2, [pc, #96]	; (8002300 <HAL_GPIO_Init+0x260>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d007      	beq.n	80022b2 <HAL_GPIO_Init+0x212>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a17      	ldr	r2, [pc, #92]	; (8002304 <HAL_GPIO_Init+0x264>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d101      	bne.n	80022ae <HAL_GPIO_Init+0x20e>
 80022aa:	2309      	movs	r3, #9
 80022ac:	e02d      	b.n	800230a <HAL_GPIO_Init+0x26a>
 80022ae:	230a      	movs	r3, #10
 80022b0:	e02b      	b.n	800230a <HAL_GPIO_Init+0x26a>
 80022b2:	2308      	movs	r3, #8
 80022b4:	e029      	b.n	800230a <HAL_GPIO_Init+0x26a>
 80022b6:	2307      	movs	r3, #7
 80022b8:	e027      	b.n	800230a <HAL_GPIO_Init+0x26a>
 80022ba:	2306      	movs	r3, #6
 80022bc:	e025      	b.n	800230a <HAL_GPIO_Init+0x26a>
 80022be:	2305      	movs	r3, #5
 80022c0:	e023      	b.n	800230a <HAL_GPIO_Init+0x26a>
 80022c2:	2304      	movs	r3, #4
 80022c4:	e021      	b.n	800230a <HAL_GPIO_Init+0x26a>
 80022c6:	2303      	movs	r3, #3
 80022c8:	e01f      	b.n	800230a <HAL_GPIO_Init+0x26a>
 80022ca:	2302      	movs	r3, #2
 80022cc:	e01d      	b.n	800230a <HAL_GPIO_Init+0x26a>
 80022ce:	2301      	movs	r3, #1
 80022d0:	e01b      	b.n	800230a <HAL_GPIO_Init+0x26a>
 80022d2:	bf00      	nop
 80022d4:	58000080 	.word	0x58000080
 80022d8:	58024400 	.word	0x58024400
 80022dc:	58000400 	.word	0x58000400
 80022e0:	58020000 	.word	0x58020000
 80022e4:	58020400 	.word	0x58020400
 80022e8:	58020800 	.word	0x58020800
 80022ec:	58020c00 	.word	0x58020c00
 80022f0:	58021000 	.word	0x58021000
 80022f4:	58021400 	.word	0x58021400
 80022f8:	58021800 	.word	0x58021800
 80022fc:	58021c00 	.word	0x58021c00
 8002300:	58022000 	.word	0x58022000
 8002304:	58022400 	.word	0x58022400
 8002308:	2300      	movs	r3, #0
 800230a:	69fa      	ldr	r2, [r7, #28]
 800230c:	f002 0203 	and.w	r2, r2, #3
 8002310:	0092      	lsls	r2, r2, #2
 8002312:	4093      	lsls	r3, r2
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4313      	orrs	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800231a:	4938      	ldr	r1, [pc, #224]	; (80023fc <HAL_GPIO_Init+0x35c>)
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	089b      	lsrs	r3, r3, #2
 8002320:	3302      	adds	r3, #2
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002328:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	43db      	mvns	r3, r3
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	4013      	ands	r3, r2
 8002338:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d003      	beq.n	800234e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	4313      	orrs	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800234e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002352:	69bb      	ldr	r3, [r7, #24]
 8002354:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002356:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	43db      	mvns	r3, r3
 8002362:	69ba      	ldr	r2, [r7, #24]
 8002364:	4013      	ands	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d003      	beq.n	800237c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	4313      	orrs	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800237c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	43db      	mvns	r3, r3
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	4013      	ands	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d003      	beq.n	80023a8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	43db      	mvns	r3, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4013      	ands	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d003      	beq.n	80023d2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	3301      	adds	r3, #1
 80023dc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	fa22 f303 	lsr.w	r3, r2, r3
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	f47f ae63 	bne.w	80020b4 <HAL_GPIO_Init+0x14>
  }
}
 80023ee:	bf00      	nop
 80023f0:	bf00      	nop
 80023f2:	3724      	adds	r7, #36	; 0x24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	58000400 	.word	0x58000400

08002400 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d101      	bne.n	8002412 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e07f      	b.n	8002512 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b00      	cmp	r3, #0
 800241c:	d106      	bne.n	800242c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f7fe fac4 	bl	80009b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2224      	movs	r2, #36	; 0x24
 8002430:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f022 0201 	bic.w	r2, r2, #1
 8002442:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002450:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	689a      	ldr	r2, [r3, #8]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002460:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	2b01      	cmp	r3, #1
 8002468:	d107      	bne.n	800247a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689a      	ldr	r2, [r3, #8]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002476:	609a      	str	r2, [r3, #8]
 8002478:	e006      	b.n	8002488 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689a      	ldr	r2, [r3, #8]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002486:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	2b02      	cmp	r3, #2
 800248e:	d104      	bne.n	800249a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002498:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	6859      	ldr	r1, [r3, #4]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	4b1d      	ldr	r3, [pc, #116]	; (800251c <HAL_I2C_Init+0x11c>)
 80024a6:	430b      	orrs	r3, r1
 80024a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68da      	ldr	r2, [r3, #12]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	691a      	ldr	r2, [r3, #16]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	699b      	ldr	r3, [r3, #24]
 80024ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	430a      	orrs	r2, r1
 80024d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	69d9      	ldr	r1, [r3, #28]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a1a      	ldr	r2, [r3, #32]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	430a      	orrs	r2, r1
 80024e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 0201 	orr.w	r2, r2, #1
 80024f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2220      	movs	r2, #32
 80024fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	02008000 	.word	0x02008000

08002520 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b088      	sub	sp, #32
 8002524:	af02      	add	r7, sp, #8
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	607a      	str	r2, [r7, #4]
 800252a:	461a      	mov	r2, r3
 800252c:	460b      	mov	r3, r1
 800252e:	817b      	strh	r3, [r7, #10]
 8002530:	4613      	mov	r3, r2
 8002532:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800253a:	b2db      	uxtb	r3, r3
 800253c:	2b20      	cmp	r3, #32
 800253e:	f040 80da 	bne.w	80026f6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002548:	2b01      	cmp	r3, #1
 800254a:	d101      	bne.n	8002550 <HAL_I2C_Master_Transmit+0x30>
 800254c:	2302      	movs	r3, #2
 800254e:	e0d3      	b.n	80026f8 <HAL_I2C_Master_Transmit+0x1d8>
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002558:	f7fe ff32 	bl	80013c0 <HAL_GetTick>
 800255c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	9300      	str	r3, [sp, #0]
 8002562:	2319      	movs	r3, #25
 8002564:	2201      	movs	r2, #1
 8002566:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800256a:	68f8      	ldr	r0, [r7, #12]
 800256c:	f000 f9e6 	bl	800293c <I2C_WaitOnFlagUntilTimeout>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e0be      	b.n	80026f8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2221      	movs	r2, #33	; 0x21
 800257e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2210      	movs	r2, #16
 8002586:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2200      	movs	r2, #0
 800258e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	893a      	ldrh	r2, [r7, #8]
 800259a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2200      	movs	r2, #0
 80025a0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	2bff      	cmp	r3, #255	; 0xff
 80025aa:	d90e      	bls.n	80025ca <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	22ff      	movs	r2, #255	; 0xff
 80025b0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	8979      	ldrh	r1, [r7, #10]
 80025ba:	4b51      	ldr	r3, [pc, #324]	; (8002700 <HAL_I2C_Master_Transmit+0x1e0>)
 80025bc:	9300      	str	r3, [sp, #0]
 80025be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025c2:	68f8      	ldr	r0, [r7, #12]
 80025c4:	f000 fbdc 	bl	8002d80 <I2C_TransferConfig>
 80025c8:	e06c      	b.n	80026a4 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ce:	b29a      	uxth	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	8979      	ldrh	r1, [r7, #10]
 80025dc:	4b48      	ldr	r3, [pc, #288]	; (8002700 <HAL_I2C_Master_Transmit+0x1e0>)
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025e4:	68f8      	ldr	r0, [r7, #12]
 80025e6:	f000 fbcb 	bl	8002d80 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80025ea:	e05b      	b.n	80026a4 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025ec:	697a      	ldr	r2, [r7, #20]
 80025ee:	6a39      	ldr	r1, [r7, #32]
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 f9e3 	bl	80029bc <I2C_WaitOnTXISFlagUntilTimeout>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e07b      	b.n	80026f8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002604:	781a      	ldrb	r2, [r3, #0]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002610:	1c5a      	adds	r2, r3, #1
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800261a:	b29b      	uxth	r3, r3
 800261c:	3b01      	subs	r3, #1
 800261e:	b29a      	uxth	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002628:	3b01      	subs	r3, #1
 800262a:	b29a      	uxth	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002634:	b29b      	uxth	r3, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d034      	beq.n	80026a4 <HAL_I2C_Master_Transmit+0x184>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800263e:	2b00      	cmp	r3, #0
 8002640:	d130      	bne.n	80026a4 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	6a3b      	ldr	r3, [r7, #32]
 8002648:	2200      	movs	r2, #0
 800264a:	2180      	movs	r1, #128	; 0x80
 800264c:	68f8      	ldr	r0, [r7, #12]
 800264e:	f000 f975 	bl	800293c <I2C_WaitOnFlagUntilTimeout>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d001      	beq.n	800265c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e04d      	b.n	80026f8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002660:	b29b      	uxth	r3, r3
 8002662:	2bff      	cmp	r3, #255	; 0xff
 8002664:	d90e      	bls.n	8002684 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	22ff      	movs	r2, #255	; 0xff
 800266a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002670:	b2da      	uxtb	r2, r3
 8002672:	8979      	ldrh	r1, [r7, #10]
 8002674:	2300      	movs	r3, #0
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f000 fb7f 	bl	8002d80 <I2C_TransferConfig>
 8002682:	e00f      	b.n	80026a4 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002688:	b29a      	uxth	r2, r3
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002692:	b2da      	uxtb	r2, r3
 8002694:	8979      	ldrh	r1, [r7, #10]
 8002696:	2300      	movs	r3, #0
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800269e:	68f8      	ldr	r0, [r7, #12]
 80026a0:	f000 fb6e 	bl	8002d80 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d19e      	bne.n	80025ec <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026ae:	697a      	ldr	r2, [r7, #20]
 80026b0:	6a39      	ldr	r1, [r7, #32]
 80026b2:	68f8      	ldr	r0, [r7, #12]
 80026b4:	f000 f9c2 	bl	8002a3c <I2C_WaitOnSTOPFlagUntilTimeout>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e01a      	b.n	80026f8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2220      	movs	r2, #32
 80026c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6859      	ldr	r1, [r3, #4]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	4b0b      	ldr	r3, [pc, #44]	; (8002704 <HAL_I2C_Master_Transmit+0x1e4>)
 80026d6:	400b      	ands	r3, r1
 80026d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2220      	movs	r2, #32
 80026de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80026f2:	2300      	movs	r3, #0
 80026f4:	e000      	b.n	80026f8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80026f6:	2302      	movs	r3, #2
  }
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3718      	adds	r7, #24
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	80002000 	.word	0x80002000
 8002704:	fe00e800 	.word	0xfe00e800

08002708 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b088      	sub	sp, #32
 800270c:	af02      	add	r7, sp, #8
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	607a      	str	r2, [r7, #4]
 8002712:	461a      	mov	r2, r3
 8002714:	460b      	mov	r3, r1
 8002716:	817b      	strh	r3, [r7, #10]
 8002718:	4613      	mov	r3, r2
 800271a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b20      	cmp	r3, #32
 8002726:	f040 80db 	bne.w	80028e0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002730:	2b01      	cmp	r3, #1
 8002732:	d101      	bne.n	8002738 <HAL_I2C_Master_Receive+0x30>
 8002734:	2302      	movs	r3, #2
 8002736:	e0d4      	b.n	80028e2 <HAL_I2C_Master_Receive+0x1da>
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002740:	f7fe fe3e 	bl	80013c0 <HAL_GetTick>
 8002744:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	2319      	movs	r3, #25
 800274c:	2201      	movs	r2, #1
 800274e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f000 f8f2 	bl	800293c <I2C_WaitOnFlagUntilTimeout>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e0bf      	b.n	80028e2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2222      	movs	r2, #34	; 0x22
 8002766:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2210      	movs	r2, #16
 800276e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2200      	movs	r2, #0
 8002776:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	893a      	ldrh	r2, [r7, #8]
 8002782:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2200      	movs	r2, #0
 8002788:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800278e:	b29b      	uxth	r3, r3
 8002790:	2bff      	cmp	r3, #255	; 0xff
 8002792:	d90e      	bls.n	80027b2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	22ff      	movs	r2, #255	; 0xff
 8002798:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800279e:	b2da      	uxtb	r2, r3
 80027a0:	8979      	ldrh	r1, [r7, #10]
 80027a2:	4b52      	ldr	r3, [pc, #328]	; (80028ec <HAL_I2C_Master_Receive+0x1e4>)
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f000 fae8 	bl	8002d80 <I2C_TransferConfig>
 80027b0:	e06d      	b.n	800288e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027b6:	b29a      	uxth	r2, r3
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027c0:	b2da      	uxtb	r2, r3
 80027c2:	8979      	ldrh	r1, [r7, #10]
 80027c4:	4b49      	ldr	r3, [pc, #292]	; (80028ec <HAL_I2C_Master_Receive+0x1e4>)
 80027c6:	9300      	str	r3, [sp, #0]
 80027c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027cc:	68f8      	ldr	r0, [r7, #12]
 80027ce:	f000 fad7 	bl	8002d80 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80027d2:	e05c      	b.n	800288e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027d4:	697a      	ldr	r2, [r7, #20]
 80027d6:	6a39      	ldr	r1, [r7, #32]
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f000 f96b 	bl	8002ab4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e07c      	b.n	80028e2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f2:	b2d2      	uxtb	r2, r2
 80027f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fa:	1c5a      	adds	r2, r3, #1
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002804:	3b01      	subs	r3, #1
 8002806:	b29a      	uxth	r2, r3
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002810:	b29b      	uxth	r3, r3
 8002812:	3b01      	subs	r3, #1
 8002814:	b29a      	uxth	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800281e:	b29b      	uxth	r3, r3
 8002820:	2b00      	cmp	r3, #0
 8002822:	d034      	beq.n	800288e <HAL_I2C_Master_Receive+0x186>
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002828:	2b00      	cmp	r3, #0
 800282a:	d130      	bne.n	800288e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	9300      	str	r3, [sp, #0]
 8002830:	6a3b      	ldr	r3, [r7, #32]
 8002832:	2200      	movs	r2, #0
 8002834:	2180      	movs	r1, #128	; 0x80
 8002836:	68f8      	ldr	r0, [r7, #12]
 8002838:	f000 f880 	bl	800293c <I2C_WaitOnFlagUntilTimeout>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e04d      	b.n	80028e2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284a:	b29b      	uxth	r3, r3
 800284c:	2bff      	cmp	r3, #255	; 0xff
 800284e:	d90e      	bls.n	800286e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	22ff      	movs	r2, #255	; 0xff
 8002854:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800285a:	b2da      	uxtb	r2, r3
 800285c:	8979      	ldrh	r1, [r7, #10]
 800285e:	2300      	movs	r3, #0
 8002860:	9300      	str	r3, [sp, #0]
 8002862:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002866:	68f8      	ldr	r0, [r7, #12]
 8002868:	f000 fa8a 	bl	8002d80 <I2C_TransferConfig>
 800286c:	e00f      	b.n	800288e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002872:	b29a      	uxth	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800287c:	b2da      	uxtb	r2, r3
 800287e:	8979      	ldrh	r1, [r7, #10]
 8002880:	2300      	movs	r3, #0
 8002882:	9300      	str	r3, [sp, #0]
 8002884:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002888:	68f8      	ldr	r0, [r7, #12]
 800288a:	f000 fa79 	bl	8002d80 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002892:	b29b      	uxth	r3, r3
 8002894:	2b00      	cmp	r3, #0
 8002896:	d19d      	bne.n	80027d4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002898:	697a      	ldr	r2, [r7, #20]
 800289a:	6a39      	ldr	r1, [r7, #32]
 800289c:	68f8      	ldr	r0, [r7, #12]
 800289e:	f000 f8cd 	bl	8002a3c <I2C_WaitOnSTOPFlagUntilTimeout>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e01a      	b.n	80028e2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2220      	movs	r2, #32
 80028b2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	6859      	ldr	r1, [r3, #4]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	4b0c      	ldr	r3, [pc, #48]	; (80028f0 <HAL_I2C_Master_Receive+0x1e8>)
 80028c0:	400b      	ands	r3, r1
 80028c2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2220      	movs	r2, #32
 80028c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80028dc:	2300      	movs	r3, #0
 80028de:	e000      	b.n	80028e2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80028e0:	2302      	movs	r3, #2
  }
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3718      	adds	r7, #24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	80002400 	.word	0x80002400
 80028f0:	fe00e800 	.word	0xfe00e800

080028f4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	f003 0302 	and.w	r3, r3, #2
 8002906:	2b02      	cmp	r3, #2
 8002908:	d103      	bne.n	8002912 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2200      	movs	r2, #0
 8002910:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	2b01      	cmp	r3, #1
 800291e:	d007      	beq.n	8002930 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	699a      	ldr	r2, [r3, #24]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f042 0201 	orr.w	r2, r2, #1
 800292e:	619a      	str	r2, [r3, #24]
  }
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	603b      	str	r3, [r7, #0]
 8002948:	4613      	mov	r3, r2
 800294a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800294c:	e022      	b.n	8002994 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002954:	d01e      	beq.n	8002994 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002956:	f7fe fd33 	bl	80013c0 <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	683a      	ldr	r2, [r7, #0]
 8002962:	429a      	cmp	r2, r3
 8002964:	d302      	bcc.n	800296c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d113      	bne.n	8002994 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002970:	f043 0220 	orr.w	r2, r3, #32
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2220      	movs	r2, #32
 800297c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e00f      	b.n	80029b4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	699a      	ldr	r2, [r3, #24]
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	4013      	ands	r3, r2
 800299e:	68ba      	ldr	r2, [r7, #8]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	bf0c      	ite	eq
 80029a4:	2301      	moveq	r3, #1
 80029a6:	2300      	movne	r3, #0
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	461a      	mov	r2, r3
 80029ac:	79fb      	ldrb	r3, [r7, #7]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d0cd      	beq.n	800294e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029b2:	2300      	movs	r3, #0
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3710      	adds	r7, #16
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80029c8:	e02c      	b.n	8002a24 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	68b9      	ldr	r1, [r7, #8]
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f000 f8ea 	bl	8002ba8 <I2C_IsErrorOccurred>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e02a      	b.n	8002a34 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e4:	d01e      	beq.n	8002a24 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029e6:	f7fe fceb 	bl	80013c0 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	68ba      	ldr	r2, [r7, #8]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d302      	bcc.n	80029fc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d113      	bne.n	8002a24 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a00:	f043 0220 	orr.w	r2, r3, #32
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2220      	movs	r2, #32
 8002a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e007      	b.n	8002a34 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d1cb      	bne.n	80029ca <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3710      	adds	r7, #16
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a48:	e028      	b.n	8002a9c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	68b9      	ldr	r1, [r7, #8]
 8002a4e:	68f8      	ldr	r0, [r7, #12]
 8002a50:	f000 f8aa 	bl	8002ba8 <I2C_IsErrorOccurred>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e026      	b.n	8002aac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a5e:	f7fe fcaf 	bl	80013c0 <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	68ba      	ldr	r2, [r7, #8]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d302      	bcc.n	8002a74 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d113      	bne.n	8002a9c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a78:	f043 0220 	orr.w	r2, r3, #32
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2220      	movs	r2, #32
 8002a84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e007      	b.n	8002aac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	f003 0320 	and.w	r3, r3, #32
 8002aa6:	2b20      	cmp	r3, #32
 8002aa8:	d1cf      	bne.n	8002a4a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002aaa:	2300      	movs	r3, #0
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ac0:	e064      	b.n	8002b8c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	68b9      	ldr	r1, [r7, #8]
 8002ac6:	68f8      	ldr	r0, [r7, #12]
 8002ac8:	f000 f86e 	bl	8002ba8 <I2C_IsErrorOccurred>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e062      	b.n	8002b9c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	f003 0320 	and.w	r3, r3, #32
 8002ae0:	2b20      	cmp	r3, #32
 8002ae2:	d138      	bne.n	8002b56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	f003 0304 	and.w	r3, r3, #4
 8002aee:	2b04      	cmp	r3, #4
 8002af0:	d105      	bne.n	8002afe <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002afa:	2300      	movs	r3, #0
 8002afc:	e04e      	b.n	8002b9c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	f003 0310 	and.w	r3, r3, #16
 8002b08:	2b10      	cmp	r3, #16
 8002b0a:	d107      	bne.n	8002b1c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2210      	movs	r2, #16
 8002b12:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2204      	movs	r2, #4
 8002b18:	645a      	str	r2, [r3, #68]	; 0x44
 8002b1a:	e002      	b.n	8002b22 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2220      	movs	r2, #32
 8002b28:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	6859      	ldr	r1, [r3, #4]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	4b1b      	ldr	r3, [pc, #108]	; (8002ba4 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8002b36:	400b      	ands	r3, r1
 8002b38:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e022      	b.n	8002b9c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b56:	f7fe fc33 	bl	80013c0 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	68ba      	ldr	r2, [r7, #8]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d302      	bcc.n	8002b6c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10f      	bne.n	8002b8c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b70:	f043 0220 	orr.w	r2, r3, #32
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2220      	movs	r2, #32
 8002b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e007      	b.n	8002b9c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	699b      	ldr	r3, [r3, #24]
 8002b92:	f003 0304 	and.w	r3, r3, #4
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	d193      	bne.n	8002ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3710      	adds	r7, #16
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	fe00e800 	.word	0xfe00e800

08002ba8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b08a      	sub	sp, #40	; 0x28
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	f003 0310 	and.w	r3, r3, #16
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d075      	beq.n	8002cc0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2210      	movs	r2, #16
 8002bda:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002bdc:	e056      	b.n	8002c8c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be4:	d052      	beq.n	8002c8c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002be6:	f7fe fbeb 	bl	80013c0 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	68ba      	ldr	r2, [r7, #8]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d302      	bcc.n	8002bfc <I2C_IsErrorOccurred+0x54>
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d147      	bne.n	8002c8c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c06:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c0e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c1e:	d12e      	bne.n	8002c7e <I2C_IsErrorOccurred+0xd6>
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c26:	d02a      	beq.n	8002c7e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002c28:	7cfb      	ldrb	r3, [r7, #19]
 8002c2a:	2b20      	cmp	r3, #32
 8002c2c:	d027      	beq.n	8002c7e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c3c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002c3e:	f7fe fbbf 	bl	80013c0 <HAL_GetTick>
 8002c42:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c44:	e01b      	b.n	8002c7e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002c46:	f7fe fbbb 	bl	80013c0 <HAL_GetTick>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	2b19      	cmp	r3, #25
 8002c52:	d914      	bls.n	8002c7e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c58:	f043 0220 	orr.w	r2, r3, #32
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2220      	movs	r2, #32
 8002c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	699b      	ldr	r3, [r3, #24]
 8002c84:	f003 0320 	and.w	r3, r3, #32
 8002c88:	2b20      	cmp	r3, #32
 8002c8a:	d1dc      	bne.n	8002c46 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	f003 0320 	and.w	r3, r3, #32
 8002c96:	2b20      	cmp	r3, #32
 8002c98:	d003      	beq.n	8002ca2 <I2C_IsErrorOccurred+0xfa>
 8002c9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d09d      	beq.n	8002bde <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002ca2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d103      	bne.n	8002cb2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2220      	movs	r2, #32
 8002cb0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002cb2:	6a3b      	ldr	r3, [r7, #32]
 8002cb4:	f043 0304 	orr.w	r3, r3, #4
 8002cb8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	699b      	ldr	r3, [r3, #24]
 8002cc6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d00b      	beq.n	8002cea <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002cd2:	6a3b      	ldr	r3, [r7, #32]
 8002cd4:	f043 0301 	orr.w	r3, r3, #1
 8002cd8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ce2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00b      	beq.n	8002d0c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002cf4:	6a3b      	ldr	r3, [r7, #32]
 8002cf6:	f043 0308 	orr.w	r3, r3, #8
 8002cfa:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00b      	beq.n	8002d2e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d16:	6a3b      	ldr	r3, [r7, #32]
 8002d18:	f043 0302 	orr.w	r3, r3, #2
 8002d1c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d26:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002d2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d01c      	beq.n	8002d70 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f7ff fddc 	bl	80028f4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	6859      	ldr	r1, [r3, #4]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	4b0d      	ldr	r3, [pc, #52]	; (8002d7c <I2C_IsErrorOccurred+0x1d4>)
 8002d48:	400b      	ands	r3, r1
 8002d4a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d50:	6a3b      	ldr	r3, [r7, #32]
 8002d52:	431a      	orrs	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2220      	movs	r2, #32
 8002d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002d70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3728      	adds	r7, #40	; 0x28
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	fe00e800 	.word	0xfe00e800

08002d80 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b087      	sub	sp, #28
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	607b      	str	r3, [r7, #4]
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	817b      	strh	r3, [r7, #10]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d92:	897b      	ldrh	r3, [r7, #10]
 8002d94:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d98:	7a7b      	ldrb	r3, [r7, #9]
 8002d9a:	041b      	lsls	r3, r3, #16
 8002d9c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002da0:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002da6:	6a3b      	ldr	r3, [r7, #32]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dae:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	685a      	ldr	r2, [r3, #4]
 8002db6:	6a3b      	ldr	r3, [r7, #32]
 8002db8:	0d5b      	lsrs	r3, r3, #21
 8002dba:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002dbe:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <I2C_TransferConfig+0x60>)
 8002dc0:	430b      	orrs	r3, r1
 8002dc2:	43db      	mvns	r3, r3
 8002dc4:	ea02 0103 	and.w	r1, r2, r3
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	697a      	ldr	r2, [r7, #20]
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002dd2:	bf00      	nop
 8002dd4:	371c      	adds	r7, #28
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	03ff63ff 	.word	0x03ff63ff

08002de4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b20      	cmp	r3, #32
 8002df8:	d138      	bne.n	8002e6c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d101      	bne.n	8002e08 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e04:	2302      	movs	r3, #2
 8002e06:	e032      	b.n	8002e6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2224      	movs	r2, #36	; 0x24
 8002e14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f022 0201 	bic.w	r2, r2, #1
 8002e26:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e36:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	6819      	ldr	r1, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	683a      	ldr	r2, [r7, #0]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f042 0201 	orr.w	r2, r2, #1
 8002e56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2220      	movs	r2, #32
 8002e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	e000      	b.n	8002e6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e6c:	2302      	movs	r3, #2
  }
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b085      	sub	sp, #20
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
 8002e82:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	2b20      	cmp	r3, #32
 8002e8e:	d139      	bne.n	8002f04 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d101      	bne.n	8002e9e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	e033      	b.n	8002f06 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2224      	movs	r2, #36	; 0x24
 8002eaa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 0201 	bic.w	r2, r2, #1
 8002ebc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002ecc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	021b      	lsls	r3, r3, #8
 8002ed2:	68fa      	ldr	r2, [r7, #12]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68fa      	ldr	r2, [r7, #12]
 8002ede:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f042 0201 	orr.w	r2, r2, #1
 8002eee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2220      	movs	r2, #32
 8002ef4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f00:	2300      	movs	r3, #0
 8002f02:	e000      	b.n	8002f06 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f04:	2302      	movs	r3, #2
  }
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3714      	adds	r7, #20
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
	...

08002f14 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002f1c:	4b29      	ldr	r3, [pc, #164]	; (8002fc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	2b06      	cmp	r3, #6
 8002f26:	d00a      	beq.n	8002f3e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002f28:	4b26      	ldr	r3, [pc, #152]	; (8002fc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d001      	beq.n	8002f3a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e040      	b.n	8002fbc <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	e03e      	b.n	8002fbc <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002f3e:	4b21      	ldr	r3, [pc, #132]	; (8002fc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8002f46:	491f      	ldr	r1, [pc, #124]	; (8002fc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002f4e:	f7fe fa37 	bl	80013c0 <HAL_GetTick>
 8002f52:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002f54:	e009      	b.n	8002f6a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002f56:	f7fe fa33 	bl	80013c0 <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f64:	d901      	bls.n	8002f6a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e028      	b.n	8002fbc <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002f6a:	4b16      	ldr	r3, [pc, #88]	; (8002fc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f76:	d1ee      	bne.n	8002f56 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2b1e      	cmp	r3, #30
 8002f7c:	d008      	beq.n	8002f90 <HAL_PWREx_ConfigSupply+0x7c>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2b2e      	cmp	r3, #46	; 0x2e
 8002f82:	d005      	beq.n	8002f90 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2b1d      	cmp	r3, #29
 8002f88:	d002      	beq.n	8002f90 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2b2d      	cmp	r3, #45	; 0x2d
 8002f8e:	d114      	bne.n	8002fba <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002f90:	f7fe fa16 	bl	80013c0 <HAL_GetTick>
 8002f94:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002f96:	e009      	b.n	8002fac <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002f98:	f7fe fa12 	bl	80013c0 <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fa6:	d901      	bls.n	8002fac <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e007      	b.n	8002fbc <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002fac:	4b05      	ldr	r3, [pc, #20]	; (8002fc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fb8:	d1ee      	bne.n	8002f98 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	58024800 	.word	0x58024800

08002fc8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b08c      	sub	sp, #48	; 0x30
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e3f3      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	f000 80b3 	beq.w	800314e <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fe8:	4b9e      	ldr	r3, [pc, #632]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002ff2:	4b9c      	ldr	r3, [pc, #624]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8002ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff6:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ffa:	2b10      	cmp	r3, #16
 8002ffc:	d007      	beq.n	800300e <HAL_RCC_OscConfig+0x46>
 8002ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003000:	2b18      	cmp	r3, #24
 8003002:	d112      	bne.n	800302a <HAL_RCC_OscConfig+0x62>
 8003004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003006:	f003 0303 	and.w	r3, r3, #3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d10d      	bne.n	800302a <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800300e:	4b95      	ldr	r3, [pc, #596]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003016:	2b00      	cmp	r3, #0
 8003018:	f000 8098 	beq.w	800314c <HAL_RCC_OscConfig+0x184>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	f040 8093 	bne.w	800314c <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e3cb      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003032:	d106      	bne.n	8003042 <HAL_RCC_OscConfig+0x7a>
 8003034:	4b8b      	ldr	r3, [pc, #556]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a8a      	ldr	r2, [pc, #552]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 800303a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800303e:	6013      	str	r3, [r2, #0]
 8003040:	e058      	b.n	80030f4 <HAL_RCC_OscConfig+0x12c>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d112      	bne.n	8003070 <HAL_RCC_OscConfig+0xa8>
 800304a:	4b86      	ldr	r3, [pc, #536]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a85      	ldr	r2, [pc, #532]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003050:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003054:	6013      	str	r3, [r2, #0]
 8003056:	4b83      	ldr	r3, [pc, #524]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a82      	ldr	r2, [pc, #520]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 800305c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003060:	6013      	str	r3, [r2, #0]
 8003062:	4b80      	ldr	r3, [pc, #512]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a7f      	ldr	r2, [pc, #508]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003068:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800306c:	6013      	str	r3, [r2, #0]
 800306e:	e041      	b.n	80030f4 <HAL_RCC_OscConfig+0x12c>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003078:	d112      	bne.n	80030a0 <HAL_RCC_OscConfig+0xd8>
 800307a:	4b7a      	ldr	r3, [pc, #488]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a79      	ldr	r2, [pc, #484]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003080:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003084:	6013      	str	r3, [r2, #0]
 8003086:	4b77      	ldr	r3, [pc, #476]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a76      	ldr	r2, [pc, #472]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 800308c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003090:	6013      	str	r3, [r2, #0]
 8003092:	4b74      	ldr	r3, [pc, #464]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a73      	ldr	r2, [pc, #460]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003098:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800309c:	6013      	str	r3, [r2, #0]
 800309e:	e029      	b.n	80030f4 <HAL_RCC_OscConfig+0x12c>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 80030a8:	d112      	bne.n	80030d0 <HAL_RCC_OscConfig+0x108>
 80030aa:	4b6e      	ldr	r3, [pc, #440]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a6d      	ldr	r2, [pc, #436]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80030b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030b4:	6013      	str	r3, [r2, #0]
 80030b6:	4b6b      	ldr	r3, [pc, #428]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a6a      	ldr	r2, [pc, #424]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80030bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030c0:	6013      	str	r3, [r2, #0]
 80030c2:	4b68      	ldr	r3, [pc, #416]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a67      	ldr	r2, [pc, #412]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80030c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030cc:	6013      	str	r3, [r2, #0]
 80030ce:	e011      	b.n	80030f4 <HAL_RCC_OscConfig+0x12c>
 80030d0:	4b64      	ldr	r3, [pc, #400]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a63      	ldr	r2, [pc, #396]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80030d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030da:	6013      	str	r3, [r2, #0]
 80030dc:	4b61      	ldr	r3, [pc, #388]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a60      	ldr	r2, [pc, #384]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80030e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030e6:	6013      	str	r3, [r2, #0]
 80030e8:	4b5e      	ldr	r3, [pc, #376]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a5d      	ldr	r2, [pc, #372]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80030ee:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80030f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d013      	beq.n	8003124 <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030fc:	f7fe f960 	bl	80013c0 <HAL_GetTick>
 8003100:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003102:	e008      	b.n	8003116 <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003104:	f7fe f95c 	bl	80013c0 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b64      	cmp	r3, #100	; 0x64
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e355      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003116:	4b53      	ldr	r3, [pc, #332]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d0f0      	beq.n	8003104 <HAL_RCC_OscConfig+0x13c>
 8003122:	e014      	b.n	800314e <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003124:	f7fe f94c 	bl	80013c0 <HAL_GetTick>
 8003128:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800312a:	e008      	b.n	800313e <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800312c:	f7fe f948 	bl	80013c0 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	2b64      	cmp	r3, #100	; 0x64
 8003138:	d901      	bls.n	800313e <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e341      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800313e:	4b49      	ldr	r3, [pc, #292]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1f0      	bne.n	800312c <HAL_RCC_OscConfig+0x164>
 800314a:	e000      	b.n	800314e <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800314c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	f000 808c 	beq.w	8003274 <HAL_RCC_OscConfig+0x2ac>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800315c:	4b41      	ldr	r3, [pc, #260]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003164:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003166:	4b3f      	ldr	r3, [pc, #252]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800316a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800316c:	6a3b      	ldr	r3, [r7, #32]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d007      	beq.n	8003182 <HAL_RCC_OscConfig+0x1ba>
 8003172:	6a3b      	ldr	r3, [r7, #32]
 8003174:	2b18      	cmp	r3, #24
 8003176:	d137      	bne.n	80031e8 <HAL_RCC_OscConfig+0x220>
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	f003 0303 	and.w	r3, r3, #3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d132      	bne.n	80031e8 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003182:	4b38      	ldr	r3, [pc, #224]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0304 	and.w	r3, r3, #4
 800318a:	2b00      	cmp	r3, #0
 800318c:	d005      	beq.n	800319a <HAL_RCC_OscConfig+0x1d2>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <HAL_RCC_OscConfig+0x1d2>
      {
        return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e313      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800319a:	4b32      	ldr	r3, [pc, #200]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f023 0219 	bic.w	r2, r3, #25
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	492f      	ldr	r1, [pc, #188]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80031ac:	f7fe f908 	bl	80013c0 <HAL_GetTick>
 80031b0:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031b2:	e008      	b.n	80031c6 <HAL_RCC_OscConfig+0x1fe>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031b4:	f7fe f904 	bl	80013c0 <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_OscConfig+0x1fe>
            {
              return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e2fd      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031c6:	4b27      	ldr	r3, [pc, #156]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0304 	and.w	r3, r3, #4
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d0f0      	beq.n	80031b4 <HAL_RCC_OscConfig+0x1ec>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031d2:	4b24      	ldr	r3, [pc, #144]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	061b      	lsls	r3, r3, #24
 80031e0:	4920      	ldr	r1, [pc, #128]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031e6:	e045      	b.n	8003274 <HAL_RCC_OscConfig+0x2ac>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d026      	beq.n	800323e <HAL_RCC_OscConfig+0x276>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80031f0:	4b1c      	ldr	r3, [pc, #112]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f023 0219 	bic.w	r2, r3, #25
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	4919      	ldr	r1, [pc, #100]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003202:	f7fe f8dd 	bl	80013c0 <HAL_GetTick>
 8003206:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003208:	e008      	b.n	800321c <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800320a:	f7fe f8d9 	bl	80013c0 <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b02      	cmp	r3, #2
 8003216:	d901      	bls.n	800321c <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e2d2      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800321c:	4b11      	ldr	r3, [pc, #68]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0304 	and.w	r3, r3, #4
 8003224:	2b00      	cmp	r3, #0
 8003226:	d0f0      	beq.n	800320a <HAL_RCC_OscConfig+0x242>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003228:	4b0e      	ldr	r3, [pc, #56]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	061b      	lsls	r3, r3, #24
 8003236:	490b      	ldr	r1, [pc, #44]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003238:	4313      	orrs	r3, r2
 800323a:	604b      	str	r3, [r1, #4]
 800323c:	e01a      	b.n	8003274 <HAL_RCC_OscConfig+0x2ac>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800323e:	4b09      	ldr	r3, [pc, #36]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a08      	ldr	r2, [pc, #32]	; (8003264 <HAL_RCC_OscConfig+0x29c>)
 8003244:	f023 0301 	bic.w	r3, r3, #1
 8003248:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324a:	f7fe f8b9 	bl	80013c0 <HAL_GetTick>
 800324e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003250:	e00a      	b.n	8003268 <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003252:	f7fe f8b5 	bl	80013c0 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d903      	bls.n	8003268 <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e2ae      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
 8003264:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003268:	4b99      	ldr	r3, [pc, #612]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0304 	and.w	r3, r3, #4
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1ee      	bne.n	8003252 <HAL_RCC_OscConfig+0x28a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0310 	and.w	r3, r3, #16
 800327c:	2b00      	cmp	r3, #0
 800327e:	d06a      	beq.n	8003356 <HAL_RCC_OscConfig+0x38e>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003280:	4b93      	ldr	r3, [pc, #588]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 8003282:	691b      	ldr	r3, [r3, #16]
 8003284:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003288:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800328a:	4b91      	ldr	r3, [pc, #580]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 800328c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800328e:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	2b08      	cmp	r3, #8
 8003294:	d007      	beq.n	80032a6 <HAL_RCC_OscConfig+0x2de>
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	2b18      	cmp	r3, #24
 800329a:	d11b      	bne.n	80032d4 <HAL_RCC_OscConfig+0x30c>
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d116      	bne.n	80032d4 <HAL_RCC_OscConfig+0x30c>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80032a6:	4b8a      	ldr	r3, [pc, #552]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d005      	beq.n	80032be <HAL_RCC_OscConfig+0x2f6>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	69db      	ldr	r3, [r3, #28]
 80032b6:	2b80      	cmp	r3, #128	; 0x80
 80032b8:	d001      	beq.n	80032be <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e281      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80032be:	4b84      	ldr	r3, [pc, #528]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a1b      	ldr	r3, [r3, #32]
 80032ca:	061b      	lsls	r3, r3, #24
 80032cc:	4980      	ldr	r1, [pc, #512]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80032d2:	e040      	b.n	8003356 <HAL_RCC_OscConfig+0x38e>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	69db      	ldr	r3, [r3, #28]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d023      	beq.n	8003324 <HAL_RCC_OscConfig+0x35c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80032dc:	4b7c      	ldr	r3, [pc, #496]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a7b      	ldr	r2, [pc, #492]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80032e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e8:	f7fe f86a 	bl	80013c0 <HAL_GetTick>
 80032ec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80032ee:	e008      	b.n	8003302 <HAL_RCC_OscConfig+0x33a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80032f0:	f7fe f866 	bl	80013c0 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d901      	bls.n	8003302 <HAL_RCC_OscConfig+0x33a>
          {
            return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e25f      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003302:	4b73      	ldr	r3, [pc, #460]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800330a:	2b00      	cmp	r3, #0
 800330c:	d0f0      	beq.n	80032f0 <HAL_RCC_OscConfig+0x328>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800330e:	4b70      	ldr	r3, [pc, #448]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	061b      	lsls	r3, r3, #24
 800331c:	496c      	ldr	r1, [pc, #432]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 800331e:	4313      	orrs	r3, r2
 8003320:	60cb      	str	r3, [r1, #12]
 8003322:	e018      	b.n	8003356 <HAL_RCC_OscConfig+0x38e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003324:	4b6a      	ldr	r3, [pc, #424]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a69      	ldr	r2, [pc, #420]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 800332a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800332e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003330:	f7fe f846 	bl	80013c0 <HAL_GetTick>
 8003334:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0x382>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003338:	f7fe f842 	bl	80013c0 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b02      	cmp	r3, #2
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0x382>
          {
            return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e23b      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800334a:	4b61      	ldr	r3, [pc, #388]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1f0      	bne.n	8003338 <HAL_RCC_OscConfig+0x370>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0308 	and.w	r3, r3, #8
 800335e:	2b00      	cmp	r3, #0
 8003360:	d036      	beq.n	80033d0 <HAL_RCC_OscConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	695b      	ldr	r3, [r3, #20]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d019      	beq.n	800339e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800336a:	4b59      	ldr	r3, [pc, #356]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 800336c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800336e:	4a58      	ldr	r2, [pc, #352]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 8003370:	f043 0301 	orr.w	r3, r3, #1
 8003374:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003376:	f7fe f823 	bl	80013c0 <HAL_GetTick>
 800337a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800337c:	e008      	b.n	8003390 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800337e:	f7fe f81f 	bl	80013c0 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b02      	cmp	r3, #2
 800338a:	d901      	bls.n	8003390 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e218      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003390:	4b4f      	ldr	r3, [pc, #316]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 8003392:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0f0      	beq.n	800337e <HAL_RCC_OscConfig+0x3b6>
 800339c:	e018      	b.n	80033d0 <HAL_RCC_OscConfig+0x408>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800339e:	4b4c      	ldr	r3, [pc, #304]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80033a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033a2:	4a4b      	ldr	r2, [pc, #300]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80033a4:	f023 0301 	bic.w	r3, r3, #1
 80033a8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033aa:	f7fe f809 	bl	80013c0 <HAL_GetTick>
 80033ae:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033b0:	e008      	b.n	80033c4 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033b2:	f7fe f805 	bl	80013c0 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e1fe      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033c4:	4b42      	ldr	r3, [pc, #264]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80033c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033c8:	f003 0302 	and.w	r3, r3, #2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1f0      	bne.n	80033b2 <HAL_RCC_OscConfig+0x3ea>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0320 	and.w	r3, r3, #32
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d036      	beq.n	800344a <HAL_RCC_OscConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	699b      	ldr	r3, [r3, #24]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d019      	beq.n	8003418 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80033e4:	4b3a      	ldr	r3, [pc, #232]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a39      	ldr	r2, [pc, #228]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80033ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80033ee:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80033f0:	f7fd ffe6 	bl	80013c0 <HAL_GetTick>
 80033f4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80033f6:	e008      	b.n	800340a <HAL_RCC_OscConfig+0x442>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80033f8:	f7fd ffe2 	bl	80013c0 <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	2b02      	cmp	r3, #2
 8003404:	d901      	bls.n	800340a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e1db      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800340a:	4b31      	ldr	r3, [pc, #196]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d0f0      	beq.n	80033f8 <HAL_RCC_OscConfig+0x430>
 8003416:	e018      	b.n	800344a <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003418:	4b2d      	ldr	r3, [pc, #180]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a2c      	ldr	r2, [pc, #176]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 800341e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003422:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003424:	f7fd ffcc 	bl	80013c0 <HAL_GetTick>
 8003428:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800342a:	e008      	b.n	800343e <HAL_RCC_OscConfig+0x476>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800342c:	f7fd ffc8 	bl	80013c0 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b02      	cmp	r3, #2
 8003438:	d901      	bls.n	800343e <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e1c1      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800343e:	4b24      	ldr	r3, [pc, #144]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d1f0      	bne.n	800342c <HAL_RCC_OscConfig+0x464>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0304 	and.w	r3, r3, #4
 8003452:	2b00      	cmp	r3, #0
 8003454:	f000 80af 	beq.w	80035b6 <HAL_RCC_OscConfig+0x5ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003458:	4b1e      	ldr	r3, [pc, #120]	; (80034d4 <HAL_RCC_OscConfig+0x50c>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a1d      	ldr	r2, [pc, #116]	; (80034d4 <HAL_RCC_OscConfig+0x50c>)
 800345e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003462:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003464:	f7fd ffac 	bl	80013c0 <HAL_GetTick>
 8003468:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0x4b6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800346c:	f7fd ffa8 	bl	80013c0 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b64      	cmp	r3, #100	; 0x64
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x4b6>
      {
        return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e1a1      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800347e:	4b15      	ldr	r3, [pc, #84]	; (80034d4 <HAL_RCC_OscConfig+0x50c>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003486:	2b00      	cmp	r3, #0
 8003488:	d0f0      	beq.n	800346c <HAL_RCC_OscConfig+0x4a4>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	2b01      	cmp	r3, #1
 8003490:	d106      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4d8>
 8003492:	4b0f      	ldr	r3, [pc, #60]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 8003494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003496:	4a0e      	ldr	r2, [pc, #56]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 8003498:	f043 0301 	orr.w	r3, r3, #1
 800349c:	6713      	str	r3, [r2, #112]	; 0x70
 800349e:	e05b      	b.n	8003558 <HAL_RCC_OscConfig+0x590>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d117      	bne.n	80034d8 <HAL_RCC_OscConfig+0x510>
 80034a8:	4b09      	ldr	r3, [pc, #36]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80034aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ac:	4a08      	ldr	r2, [pc, #32]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80034ae:	f023 0301 	bic.w	r3, r3, #1
 80034b2:	6713      	str	r3, [r2, #112]	; 0x70
 80034b4:	4b06      	ldr	r3, [pc, #24]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80034b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b8:	4a05      	ldr	r2, [pc, #20]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80034ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034be:	6713      	str	r3, [r2, #112]	; 0x70
 80034c0:	4b03      	ldr	r3, [pc, #12]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80034c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034c4:	4a02      	ldr	r2, [pc, #8]	; (80034d0 <HAL_RCC_OscConfig+0x508>)
 80034c6:	f023 0304 	bic.w	r3, r3, #4
 80034ca:	6713      	str	r3, [r2, #112]	; 0x70
 80034cc:	e044      	b.n	8003558 <HAL_RCC_OscConfig+0x590>
 80034ce:	bf00      	nop
 80034d0:	58024400 	.word	0x58024400
 80034d4:	58024800 	.word	0x58024800
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	2b05      	cmp	r3, #5
 80034de:	d112      	bne.n	8003506 <HAL_RCC_OscConfig+0x53e>
 80034e0:	4b95      	ldr	r3, [pc, #596]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80034e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e4:	4a94      	ldr	r2, [pc, #592]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80034e6:	f043 0304 	orr.w	r3, r3, #4
 80034ea:	6713      	str	r3, [r2, #112]	; 0x70
 80034ec:	4b92      	ldr	r3, [pc, #584]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80034ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034f0:	4a91      	ldr	r2, [pc, #580]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80034f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034f6:	6713      	str	r3, [r2, #112]	; 0x70
 80034f8:	4b8f      	ldr	r3, [pc, #572]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80034fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034fc:	4a8e      	ldr	r2, [pc, #568]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80034fe:	f043 0301 	orr.w	r3, r3, #1
 8003502:	6713      	str	r3, [r2, #112]	; 0x70
 8003504:	e028      	b.n	8003558 <HAL_RCC_OscConfig+0x590>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	2b85      	cmp	r3, #133	; 0x85
 800350c:	d112      	bne.n	8003534 <HAL_RCC_OscConfig+0x56c>
 800350e:	4b8a      	ldr	r3, [pc, #552]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003512:	4a89      	ldr	r2, [pc, #548]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003514:	f043 0304 	orr.w	r3, r3, #4
 8003518:	6713      	str	r3, [r2, #112]	; 0x70
 800351a:	4b87      	ldr	r3, [pc, #540]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 800351c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800351e:	4a86      	ldr	r2, [pc, #536]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003520:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003524:	6713      	str	r3, [r2, #112]	; 0x70
 8003526:	4b84      	ldr	r3, [pc, #528]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800352a:	4a83      	ldr	r2, [pc, #524]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 800352c:	f043 0301 	orr.w	r3, r3, #1
 8003530:	6713      	str	r3, [r2, #112]	; 0x70
 8003532:	e011      	b.n	8003558 <HAL_RCC_OscConfig+0x590>
 8003534:	4b80      	ldr	r3, [pc, #512]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003538:	4a7f      	ldr	r2, [pc, #508]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 800353a:	f023 0301 	bic.w	r3, r3, #1
 800353e:	6713      	str	r3, [r2, #112]	; 0x70
 8003540:	4b7d      	ldr	r3, [pc, #500]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003544:	4a7c      	ldr	r2, [pc, #496]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003546:	f023 0304 	bic.w	r3, r3, #4
 800354a:	6713      	str	r3, [r2, #112]	; 0x70
 800354c:	4b7a      	ldr	r3, [pc, #488]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 800354e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003550:	4a79      	ldr	r2, [pc, #484]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003552:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003556:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d015      	beq.n	800358c <HAL_RCC_OscConfig+0x5c4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003560:	f7fd ff2e 	bl	80013c0 <HAL_GetTick>
 8003564:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003566:	e00a      	b.n	800357e <HAL_RCC_OscConfig+0x5b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003568:	f7fd ff2a 	bl	80013c0 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	f241 3288 	movw	r2, #5000	; 0x1388
 8003576:	4293      	cmp	r3, r2
 8003578:	d901      	bls.n	800357e <HAL_RCC_OscConfig+0x5b6>
        {
          return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e121      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800357e:	4b6e      	ldr	r3, [pc, #440]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d0ee      	beq.n	8003568 <HAL_RCC_OscConfig+0x5a0>
 800358a:	e014      	b.n	80035b6 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800358c:	f7fd ff18 	bl	80013c0 <HAL_GetTick>
 8003590:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003592:	e00a      	b.n	80035aa <HAL_RCC_OscConfig+0x5e2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003594:	f7fd ff14 	bl	80013c0 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	f241 3288 	movw	r2, #5000	; 0x1388
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d901      	bls.n	80035aa <HAL_RCC_OscConfig+0x5e2>
        {
          return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e10b      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80035aa:	4b63      	ldr	r3, [pc, #396]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80035ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ae:	f003 0302 	and.w	r3, r3, #2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1ee      	bne.n	8003594 <HAL_RCC_OscConfig+0x5cc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f000 8100 	beq.w	80037c0 <HAL_RCC_OscConfig+0x7f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80035c0:	4b5d      	ldr	r3, [pc, #372]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80035c8:	2b18      	cmp	r3, #24
 80035ca:	f000 80bb 	beq.w	8003744 <HAL_RCC_OscConfig+0x77c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	f040 8095 	bne.w	8003702 <HAL_RCC_OscConfig+0x73a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035d8:	4b57      	ldr	r3, [pc, #348]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a56      	ldr	r2, [pc, #344]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80035de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e4:	f7fd feec 	bl	80013c0 <HAL_GetTick>
 80035e8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80035ea:	e008      	b.n	80035fe <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035ec:	f7fd fee8 	bl	80013c0 <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e0e1      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80035fe:	4b4e      	ldr	r3, [pc, #312]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1f0      	bne.n	80035ec <HAL_RCC_OscConfig+0x624>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800360a:	4b4b      	ldr	r3, [pc, #300]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 800360c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800360e:	4b4b      	ldr	r3, [pc, #300]	; (800373c <HAL_RCC_OscConfig+0x774>)
 8003610:	4013      	ands	r3, r2
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800361a:	0112      	lsls	r2, r2, #4
 800361c:	430a      	orrs	r2, r1
 800361e:	4946      	ldr	r1, [pc, #280]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003620:	4313      	orrs	r3, r2
 8003622:	628b      	str	r3, [r1, #40]	; 0x28
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003628:	3b01      	subs	r3, #1
 800362a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003632:	3b01      	subs	r3, #1
 8003634:	025b      	lsls	r3, r3, #9
 8003636:	b29b      	uxth	r3, r3
 8003638:	431a      	orrs	r2, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800363e:	3b01      	subs	r3, #1
 8003640:	041b      	lsls	r3, r3, #16
 8003642:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003646:	431a      	orrs	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800364c:	3b01      	subs	r3, #1
 800364e:	061b      	lsls	r3, r3, #24
 8003650:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003654:	4938      	ldr	r1, [pc, #224]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003656:	4313      	orrs	r3, r2
 8003658:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800365a:	4b37      	ldr	r3, [pc, #220]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 800365c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365e:	4a36      	ldr	r2, [pc, #216]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003660:	f023 0301 	bic.w	r3, r3, #1
 8003664:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003666:	4b34      	ldr	r3, [pc, #208]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003668:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800366a:	4b35      	ldr	r3, [pc, #212]	; (8003740 <HAL_RCC_OscConfig+0x778>)
 800366c:	4013      	ands	r3, r2
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003672:	00d2      	lsls	r2, r2, #3
 8003674:	4930      	ldr	r1, [pc, #192]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003676:	4313      	orrs	r3, r2
 8003678:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800367a:	4b2f      	ldr	r3, [pc, #188]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 800367c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367e:	f023 020c 	bic.w	r2, r3, #12
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	492c      	ldr	r1, [pc, #176]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003688:	4313      	orrs	r3, r2
 800368a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800368c:	4b2a      	ldr	r3, [pc, #168]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 800368e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003690:	f023 0202 	bic.w	r2, r3, #2
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003698:	4927      	ldr	r1, [pc, #156]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 800369a:	4313      	orrs	r3, r2
 800369c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800369e:	4b26      	ldr	r3, [pc, #152]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80036a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a2:	4a25      	ldr	r2, [pc, #148]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80036a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036a8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036aa:	4b23      	ldr	r3, [pc, #140]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80036ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ae:	4a22      	ldr	r2, [pc, #136]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80036b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036b4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80036b6:	4b20      	ldr	r3, [pc, #128]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80036b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ba:	4a1f      	ldr	r2, [pc, #124]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80036bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036c0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80036c2:	4b1d      	ldr	r3, [pc, #116]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80036c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c6:	4a1c      	ldr	r2, [pc, #112]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80036c8:	f043 0301 	orr.w	r3, r3, #1
 80036cc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036ce:	4b1a      	ldr	r3, [pc, #104]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a19      	ldr	r2, [pc, #100]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80036d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036da:	f7fd fe71 	bl	80013c0 <HAL_GetTick>
 80036de:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80036e0:	e008      	b.n	80036f4 <HAL_RCC_OscConfig+0x72c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036e2:	f7fd fe6d 	bl	80013c0 <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d901      	bls.n	80036f4 <HAL_RCC_OscConfig+0x72c>
          {
            return HAL_TIMEOUT;
 80036f0:	2303      	movs	r3, #3
 80036f2:	e066      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80036f4:	4b10      	ldr	r3, [pc, #64]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d0f0      	beq.n	80036e2 <HAL_RCC_OscConfig+0x71a>
 8003700:	e05e      	b.n	80037c0 <HAL_RCC_OscConfig+0x7f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003702:	4b0d      	ldr	r3, [pc, #52]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a0c      	ldr	r2, [pc, #48]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 8003708:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800370c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800370e:	f7fd fe57 	bl	80013c0 <HAL_GetTick>
 8003712:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003714:	e008      	b.n	8003728 <HAL_RCC_OscConfig+0x760>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003716:	f7fd fe53 	bl	80013c0 <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	2b02      	cmp	r3, #2
 8003722:	d901      	bls.n	8003728 <HAL_RCC_OscConfig+0x760>
          {
            return HAL_TIMEOUT;
 8003724:	2303      	movs	r3, #3
 8003726:	e04c      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003728:	4b03      	ldr	r3, [pc, #12]	; (8003738 <HAL_RCC_OscConfig+0x770>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d1f0      	bne.n	8003716 <HAL_RCC_OscConfig+0x74e>
 8003734:	e044      	b.n	80037c0 <HAL_RCC_OscConfig+0x7f8>
 8003736:	bf00      	nop
 8003738:	58024400 	.word	0x58024400
 800373c:	fffffc0c 	.word	0xfffffc0c
 8003740:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003744:	4b21      	ldr	r3, [pc, #132]	; (80037cc <HAL_RCC_OscConfig+0x804>)
 8003746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003748:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800374a:	4b20      	ldr	r3, [pc, #128]	; (80037cc <HAL_RCC_OscConfig+0x804>)
 800374c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003754:	2b01      	cmp	r3, #1
 8003756:	d031      	beq.n	80037bc <HAL_RCC_OscConfig+0x7f4>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	f003 0203 	and.w	r2, r3, #3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003762:	429a      	cmp	r2, r3
 8003764:	d12a      	bne.n	80037bc <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	091b      	lsrs	r3, r3, #4
 800376a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003772:	429a      	cmp	r2, r3
 8003774:	d122      	bne.n	80037bc <HAL_RCC_OscConfig+0x7f4>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003780:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003782:	429a      	cmp	r2, r3
 8003784:	d11a      	bne.n	80037bc <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	0a5b      	lsrs	r3, r3, #9
 800378a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003792:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003794:	429a      	cmp	r2, r3
 8003796:	d111      	bne.n	80037bc <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	0c1b      	lsrs	r3, r3, #16
 800379c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037a4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d108      	bne.n	80037bc <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	0e1b      	lsrs	r3, r3, #24
 80037ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037b6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d001      	beq.n	80037c0 <HAL_RCC_OscConfig+0x7f8>
      {
        return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e000      	b.n	80037c2 <HAL_RCC_OscConfig+0x7fa>
      }
    }
  }
  return HAL_OK;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3730      	adds	r7, #48	; 0x30
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	58024400 	.word	0x58024400

080037d0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b086      	sub	sp, #24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d101      	bne.n	80037e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e19c      	b.n	8003b1e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037e4:	4b8a      	ldr	r3, [pc, #552]	; (8003a10 <HAL_RCC_ClockConfig+0x240>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 030f 	and.w	r3, r3, #15
 80037ec:	683a      	ldr	r2, [r7, #0]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d910      	bls.n	8003814 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037f2:	4b87      	ldr	r3, [pc, #540]	; (8003a10 <HAL_RCC_ClockConfig+0x240>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f023 020f 	bic.w	r2, r3, #15
 80037fa:	4985      	ldr	r1, [pc, #532]	; (8003a10 <HAL_RCC_ClockConfig+0x240>)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	4313      	orrs	r3, r2
 8003800:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003802:	4b83      	ldr	r3, [pc, #524]	; (8003a10 <HAL_RCC_ClockConfig+0x240>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 030f 	and.w	r3, r3, #15
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	429a      	cmp	r2, r3
 800380e:	d001      	beq.n	8003814 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e184      	b.n	8003b1e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0304 	and.w	r3, r3, #4
 800381c:	2b00      	cmp	r3, #0
 800381e:	d010      	beq.n	8003842 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	691a      	ldr	r2, [r3, #16]
 8003824:	4b7b      	ldr	r3, [pc, #492]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 8003826:	699b      	ldr	r3, [r3, #24]
 8003828:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800382c:	429a      	cmp	r2, r3
 800382e:	d908      	bls.n	8003842 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003830:	4b78      	ldr	r3, [pc, #480]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 8003832:	699b      	ldr	r3, [r3, #24]
 8003834:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	4975      	ldr	r1, [pc, #468]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 800383e:	4313      	orrs	r3, r2
 8003840:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0308 	and.w	r3, r3, #8
 800384a:	2b00      	cmp	r3, #0
 800384c:	d010      	beq.n	8003870 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	695a      	ldr	r2, [r3, #20]
 8003852:	4b70      	ldr	r3, [pc, #448]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 8003854:	69db      	ldr	r3, [r3, #28]
 8003856:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800385a:	429a      	cmp	r2, r3
 800385c:	d908      	bls.n	8003870 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800385e:	4b6d      	ldr	r3, [pc, #436]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 8003860:	69db      	ldr	r3, [r3, #28]
 8003862:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	496a      	ldr	r1, [pc, #424]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 800386c:	4313      	orrs	r3, r2
 800386e:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0310 	and.w	r3, r3, #16
 8003878:	2b00      	cmp	r3, #0
 800387a:	d010      	beq.n	800389e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	699a      	ldr	r2, [r3, #24]
 8003880:	4b64      	ldr	r3, [pc, #400]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 8003882:	69db      	ldr	r3, [r3, #28]
 8003884:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003888:	429a      	cmp	r2, r3
 800388a:	d908      	bls.n	800389e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800388c:	4b61      	ldr	r3, [pc, #388]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 800388e:	69db      	ldr	r3, [r3, #28]
 8003890:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	495e      	ldr	r1, [pc, #376]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 800389a:	4313      	orrs	r3, r2
 800389c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 0320 	and.w	r3, r3, #32
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d010      	beq.n	80038cc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	69da      	ldr	r2, [r3, #28]
 80038ae:	4b59      	ldr	r3, [pc, #356]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d908      	bls.n	80038cc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80038ba:	4b56      	ldr	r3, [pc, #344]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	69db      	ldr	r3, [r3, #28]
 80038c6:	4953      	ldr	r1, [pc, #332]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 80038c8:	4313      	orrs	r3, r2
 80038ca:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0302 	and.w	r3, r3, #2
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d010      	beq.n	80038fa <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	68da      	ldr	r2, [r3, #12]
 80038dc:	4b4d      	ldr	r3, [pc, #308]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 80038de:	699b      	ldr	r3, [r3, #24]
 80038e0:	f003 030f 	and.w	r3, r3, #15
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d908      	bls.n	80038fa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038e8:	4b4a      	ldr	r3, [pc, #296]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	f023 020f 	bic.w	r2, r3, #15
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	4947      	ldr	r1, [pc, #284]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 80038f6:	4313      	orrs	r3, r2
 80038f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b00      	cmp	r3, #0
 8003904:	d055      	beq.n	80039b2 <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003906:	4b43      	ldr	r3, [pc, #268]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 8003908:	699b      	ldr	r3, [r3, #24]
 800390a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	4940      	ldr	r1, [pc, #256]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 8003914:	4313      	orrs	r3, r2
 8003916:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	2b02      	cmp	r3, #2
 800391e:	d107      	bne.n	8003930 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003920:	4b3c      	ldr	r3, [pc, #240]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d121      	bne.n	8003970 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e0f6      	b.n	8003b1e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	2b03      	cmp	r3, #3
 8003936:	d107      	bne.n	8003948 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003938:	4b36      	ldr	r3, [pc, #216]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d115      	bne.n	8003970 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e0ea      	b.n	8003b1e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	2b01      	cmp	r3, #1
 800394e:	d107      	bne.n	8003960 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003950:	4b30      	ldr	r3, [pc, #192]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003958:	2b00      	cmp	r3, #0
 800395a:	d109      	bne.n	8003970 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e0de      	b.n	8003b1e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003960:	4b2c      	ldr	r3, [pc, #176]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0304 	and.w	r3, r3, #4
 8003968:	2b00      	cmp	r3, #0
 800396a:	d101      	bne.n	8003970 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e0d6      	b.n	8003b1e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003970:	4b28      	ldr	r3, [pc, #160]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 8003972:	691b      	ldr	r3, [r3, #16]
 8003974:	f023 0207 	bic.w	r2, r3, #7
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	4925      	ldr	r1, [pc, #148]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 800397e:	4313      	orrs	r3, r2
 8003980:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003982:	f7fd fd1d 	bl	80013c0 <HAL_GetTick>
 8003986:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003988:	e00a      	b.n	80039a0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800398a:	f7fd fd19 	bl	80013c0 <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	f241 3288 	movw	r2, #5000	; 0x1388
 8003998:	4293      	cmp	r3, r2
 800399a:	d901      	bls.n	80039a0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800399c:	2303      	movs	r3, #3
 800399e:	e0be      	b.n	8003b1e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039a0:	4b1c      	ldr	r3, [pc, #112]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	00db      	lsls	r3, r3, #3
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d1eb      	bne.n	800398a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d010      	beq.n	80039e0 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68da      	ldr	r2, [r3, #12]
 80039c2:	4b14      	ldr	r3, [pc, #80]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	f003 030f 	and.w	r3, r3, #15
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d208      	bcs.n	80039e0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039ce:	4b11      	ldr	r3, [pc, #68]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 80039d0:	699b      	ldr	r3, [r3, #24]
 80039d2:	f023 020f 	bic.w	r2, r3, #15
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	490e      	ldr	r1, [pc, #56]	; (8003a14 <HAL_RCC_ClockConfig+0x244>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039e0:	4b0b      	ldr	r3, [pc, #44]	; (8003a10 <HAL_RCC_ClockConfig+0x240>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 030f 	and.w	r3, r3, #15
 80039e8:	683a      	ldr	r2, [r7, #0]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d214      	bcs.n	8003a18 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ee:	4b08      	ldr	r3, [pc, #32]	; (8003a10 <HAL_RCC_ClockConfig+0x240>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f023 020f 	bic.w	r2, r3, #15
 80039f6:	4906      	ldr	r1, [pc, #24]	; (8003a10 <HAL_RCC_ClockConfig+0x240>)
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039fe:	4b04      	ldr	r3, [pc, #16]	; (8003a10 <HAL_RCC_ClockConfig+0x240>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 030f 	and.w	r3, r3, #15
 8003a06:	683a      	ldr	r2, [r7, #0]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d005      	beq.n	8003a18 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e086      	b.n	8003b1e <HAL_RCC_ClockConfig+0x34e>
 8003a10:	52002000 	.word	0x52002000
 8003a14:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0304 	and.w	r3, r3, #4
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d010      	beq.n	8003a46 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	691a      	ldr	r2, [r3, #16]
 8003a28:	4b3f      	ldr	r3, [pc, #252]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d208      	bcs.n	8003a46 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003a34:	4b3c      	ldr	r3, [pc, #240]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003a36:	699b      	ldr	r3, [r3, #24]
 8003a38:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	4939      	ldr	r1, [pc, #228]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0308 	and.w	r3, r3, #8
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d010      	beq.n	8003a74 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	695a      	ldr	r2, [r3, #20]
 8003a56:	4b34      	ldr	r3, [pc, #208]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003a58:	69db      	ldr	r3, [r3, #28]
 8003a5a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d208      	bcs.n	8003a74 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003a62:	4b31      	ldr	r3, [pc, #196]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003a64:	69db      	ldr	r3, [r3, #28]
 8003a66:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	492e      	ldr	r1, [pc, #184]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0310 	and.w	r3, r3, #16
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d010      	beq.n	8003aa2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	699a      	ldr	r2, [r3, #24]
 8003a84:	4b28      	ldr	r3, [pc, #160]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003a86:	69db      	ldr	r3, [r3, #28]
 8003a88:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d208      	bcs.n	8003aa2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003a90:	4b25      	ldr	r3, [pc, #148]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003a92:	69db      	ldr	r3, [r3, #28]
 8003a94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	4922      	ldr	r1, [pc, #136]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0320 	and.w	r3, r3, #32
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d010      	beq.n	8003ad0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	69da      	ldr	r2, [r3, #28]
 8003ab2:	4b1d      	ldr	r3, [pc, #116]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003ab4:	6a1b      	ldr	r3, [r3, #32]
 8003ab6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d208      	bcs.n	8003ad0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8003abe:	4b1a      	ldr	r3, [pc, #104]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003ac0:	6a1b      	ldr	r3, [r3, #32]
 8003ac2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	69db      	ldr	r3, [r3, #28]
 8003aca:	4917      	ldr	r1, [pc, #92]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003ad0:	f000 f834 	bl	8003b3c <HAL_RCC_GetSysClockFreq>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	4b14      	ldr	r3, [pc, #80]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	0a1b      	lsrs	r3, r3, #8
 8003adc:	f003 030f 	and.w	r3, r3, #15
 8003ae0:	4912      	ldr	r1, [pc, #72]	; (8003b2c <HAL_RCC_ClockConfig+0x35c>)
 8003ae2:	5ccb      	ldrb	r3, [r1, r3]
 8003ae4:	f003 031f 	and.w	r3, r3, #31
 8003ae8:	fa22 f303 	lsr.w	r3, r2, r3
 8003aec:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003aee:	4b0e      	ldr	r3, [pc, #56]	; (8003b28 <HAL_RCC_ClockConfig+0x358>)
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	f003 030f 	and.w	r3, r3, #15
 8003af6:	4a0d      	ldr	r2, [pc, #52]	; (8003b2c <HAL_RCC_ClockConfig+0x35c>)
 8003af8:	5cd3      	ldrb	r3, [r2, r3]
 8003afa:	f003 031f 	and.w	r3, r3, #31
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	fa22 f303 	lsr.w	r3, r2, r3
 8003b04:	4a0a      	ldr	r2, [pc, #40]	; (8003b30 <HAL_RCC_ClockConfig+0x360>)
 8003b06:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003b08:	4a0a      	ldr	r2, [pc, #40]	; (8003b34 <HAL_RCC_ClockConfig+0x364>)
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8003b0e:	4b0a      	ldr	r3, [pc, #40]	; (8003b38 <HAL_RCC_ClockConfig+0x368>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fd fc0a 	bl	800132c <HAL_InitTick>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3718      	adds	r7, #24
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	58024400 	.word	0x58024400
 8003b2c:	08007138 	.word	0x08007138
 8003b30:	24000008 	.word	0x24000008
 8003b34:	24000004 	.word	0x24000004
 8003b38:	2400000c 	.word	0x2400000c

08003b3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b089      	sub	sp, #36	; 0x24
 8003b40:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b42:	4bb3      	ldr	r3, [pc, #716]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b44:	691b      	ldr	r3, [r3, #16]
 8003b46:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003b4a:	2b18      	cmp	r3, #24
 8003b4c:	f200 8155 	bhi.w	8003dfa <HAL_RCC_GetSysClockFreq+0x2be>
 8003b50:	a201      	add	r2, pc, #4	; (adr r2, 8003b58 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b56:	bf00      	nop
 8003b58:	08003bbd 	.word	0x08003bbd
 8003b5c:	08003dfb 	.word	0x08003dfb
 8003b60:	08003dfb 	.word	0x08003dfb
 8003b64:	08003dfb 	.word	0x08003dfb
 8003b68:	08003dfb 	.word	0x08003dfb
 8003b6c:	08003dfb 	.word	0x08003dfb
 8003b70:	08003dfb 	.word	0x08003dfb
 8003b74:	08003dfb 	.word	0x08003dfb
 8003b78:	08003be3 	.word	0x08003be3
 8003b7c:	08003dfb 	.word	0x08003dfb
 8003b80:	08003dfb 	.word	0x08003dfb
 8003b84:	08003dfb 	.word	0x08003dfb
 8003b88:	08003dfb 	.word	0x08003dfb
 8003b8c:	08003dfb 	.word	0x08003dfb
 8003b90:	08003dfb 	.word	0x08003dfb
 8003b94:	08003dfb 	.word	0x08003dfb
 8003b98:	08003be9 	.word	0x08003be9
 8003b9c:	08003dfb 	.word	0x08003dfb
 8003ba0:	08003dfb 	.word	0x08003dfb
 8003ba4:	08003dfb 	.word	0x08003dfb
 8003ba8:	08003dfb 	.word	0x08003dfb
 8003bac:	08003dfb 	.word	0x08003dfb
 8003bb0:	08003dfb 	.word	0x08003dfb
 8003bb4:	08003dfb 	.word	0x08003dfb
 8003bb8:	08003bef 	.word	0x08003bef
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003bbc:	4b94      	ldr	r3, [pc, #592]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0320 	and.w	r3, r3, #32
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d009      	beq.n	8003bdc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003bc8:	4b91      	ldr	r3, [pc, #580]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	08db      	lsrs	r3, r3, #3
 8003bce:	f003 0303 	and.w	r3, r3, #3
 8003bd2:	4a90      	ldr	r2, [pc, #576]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8003bda:	e111      	b.n	8003e00 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003bdc:	4b8d      	ldr	r3, [pc, #564]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003bde:	61bb      	str	r3, [r7, #24]
    break;
 8003be0:	e10e      	b.n	8003e00 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003be2:	4b8d      	ldr	r3, [pc, #564]	; (8003e18 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003be4:	61bb      	str	r3, [r7, #24]
    break;
 8003be6:	e10b      	b.n	8003e00 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8003be8:	4b8c      	ldr	r3, [pc, #560]	; (8003e1c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003bea:	61bb      	str	r3, [r7, #24]
    break;
 8003bec:	e108      	b.n	8003e00 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003bee:	4b88      	ldr	r3, [pc, #544]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf2:	f003 0303 	and.w	r3, r3, #3
 8003bf6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003bf8:	4b85      	ldr	r3, [pc, #532]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bfc:	091b      	lsrs	r3, r3, #4
 8003bfe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c02:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003c04:	4b82      	ldr	r3, [pc, #520]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003c0e:	4b80      	ldr	r3, [pc, #512]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c12:	08db      	lsrs	r3, r3, #3
 8003c14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c18:	68fa      	ldr	r2, [r7, #12]
 8003c1a:	fb02 f303 	mul.w	r3, r2, r3
 8003c1e:	ee07 3a90 	vmov	s15, r3
 8003c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c26:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f000 80e1 	beq.w	8003df4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	f000 8083 	beq.w	8003d40 <HAL_RCC_GetSysClockFreq+0x204>
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	f200 80a1 	bhi.w	8003d84 <HAL_RCC_GetSysClockFreq+0x248>
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d003      	beq.n	8003c50 <HAL_RCC_GetSysClockFreq+0x114>
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d056      	beq.n	8003cfc <HAL_RCC_GetSysClockFreq+0x1c0>
 8003c4e:	e099      	b.n	8003d84 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003c50:	4b6f      	ldr	r3, [pc, #444]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0320 	and.w	r3, r3, #32
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d02d      	beq.n	8003cb8 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003c5c:	4b6c      	ldr	r3, [pc, #432]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	08db      	lsrs	r3, r3, #3
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	4a6b      	ldr	r2, [pc, #428]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003c68:	fa22 f303 	lsr.w	r3, r2, r3
 8003c6c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	ee07 3a90 	vmov	s15, r3
 8003c74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	ee07 3a90 	vmov	s15, r3
 8003c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c86:	4b62      	ldr	r3, [pc, #392]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c8e:	ee07 3a90 	vmov	s15, r3
 8003c92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c96:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c9a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003e20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ca2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ca6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003caa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cb2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8003cb6:	e087      	b.n	8003dc8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	ee07 3a90 	vmov	s15, r3
 8003cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cc2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003e24 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003cc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cca:	4b51      	ldr	r3, [pc, #324]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cd2:	ee07 3a90 	vmov	s15, r3
 8003cd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cda:	ed97 6a02 	vldr	s12, [r7, #8]
 8003cde:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003e20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ce2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ce6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003cee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cf6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003cfa:	e065      	b.n	8003dc8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	ee07 3a90 	vmov	s15, r3
 8003d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d06:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003e28 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003d0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d0e:	4b40      	ldr	r3, [pc, #256]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d16:	ee07 3a90 	vmov	s15, r3
 8003d1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d22:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003e20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d3e:	e043      	b.n	8003dc8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	ee07 3a90 	vmov	s15, r3
 8003d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d4a:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003e2c <HAL_RCC_GetSysClockFreq+0x2f0>
 8003d4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d52:	4b2f      	ldr	r3, [pc, #188]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d5a:	ee07 3a90 	vmov	s15, r3
 8003d5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d62:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d66:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003e20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d82:	e021      	b.n	8003dc8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	ee07 3a90 	vmov	s15, r3
 8003d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d8e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003e28 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003d92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d96:	4b1e      	ldr	r3, [pc, #120]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d9e:	ee07 3a90 	vmov	s15, r3
 8003da2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003da6:	ed97 6a02 	vldr	s12, [r7, #8]
 8003daa:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003e20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003dae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003db2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003db6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003dba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003dc6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003dc8:	4b11      	ldr	r3, [pc, #68]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dcc:	0a5b      	lsrs	r3, r3, #9
 8003dce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	ee07 3a90 	vmov	s15, r3
 8003ddc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003de0:	edd7 6a07 	vldr	s13, [r7, #28]
 8003de4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003de8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003dec:	ee17 3a90 	vmov	r3, s15
 8003df0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003df2:	e005      	b.n	8003e00 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003df4:	2300      	movs	r3, #0
 8003df6:	61bb      	str	r3, [r7, #24]
    break;
 8003df8:	e002      	b.n	8003e00 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8003dfa:	4b07      	ldr	r3, [pc, #28]	; (8003e18 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003dfc:	61bb      	str	r3, [r7, #24]
    break;
 8003dfe:	bf00      	nop
  }

  return sysclockfreq;
 8003e00:	69bb      	ldr	r3, [r7, #24]
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3724      	adds	r7, #36	; 0x24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	58024400 	.word	0x58024400
 8003e14:	03d09000 	.word	0x03d09000
 8003e18:	003d0900 	.word	0x003d0900
 8003e1c:	016e3600 	.word	0x016e3600
 8003e20:	46000000 	.word	0x46000000
 8003e24:	4c742400 	.word	0x4c742400
 8003e28:	4a742400 	.word	0x4a742400
 8003e2c:	4bb71b00 	.word	0x4bb71b00

08003e30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8003e36:	f7ff fe81 	bl	8003b3c <HAL_RCC_GetSysClockFreq>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	4b10      	ldr	r3, [pc, #64]	; (8003e80 <HAL_RCC_GetHCLKFreq+0x50>)
 8003e3e:	699b      	ldr	r3, [r3, #24]
 8003e40:	0a1b      	lsrs	r3, r3, #8
 8003e42:	f003 030f 	and.w	r3, r3, #15
 8003e46:	490f      	ldr	r1, [pc, #60]	; (8003e84 <HAL_RCC_GetHCLKFreq+0x54>)
 8003e48:	5ccb      	ldrb	r3, [r1, r3]
 8003e4a:	f003 031f 	and.w	r3, r3, #31
 8003e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e52:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003e54:	4b0a      	ldr	r3, [pc, #40]	; (8003e80 <HAL_RCC_GetHCLKFreq+0x50>)
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	f003 030f 	and.w	r3, r3, #15
 8003e5c:	4a09      	ldr	r2, [pc, #36]	; (8003e84 <HAL_RCC_GetHCLKFreq+0x54>)
 8003e5e:	5cd3      	ldrb	r3, [r2, r3]
 8003e60:	f003 031f 	and.w	r3, r3, #31
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	fa22 f303 	lsr.w	r3, r2, r3
 8003e6a:	4a07      	ldr	r2, [pc, #28]	; (8003e88 <HAL_RCC_GetHCLKFreq+0x58>)
 8003e6c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003e6e:	4a07      	ldr	r2, [pc, #28]	; (8003e8c <HAL_RCC_GetHCLKFreq+0x5c>)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003e74:	4b04      	ldr	r3, [pc, #16]	; (8003e88 <HAL_RCC_GetHCLKFreq+0x58>)
 8003e76:	681b      	ldr	r3, [r3, #0]
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3708      	adds	r7, #8
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	58024400 	.word	0x58024400
 8003e84:	08007138 	.word	0x08007138
 8003e88:	24000008 	.word	0x24000008
 8003e8c:	24000004 	.word	0x24000004

08003e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8003e94:	f7ff ffcc 	bl	8003e30 <HAL_RCC_GetHCLKFreq>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	4b06      	ldr	r3, [pc, #24]	; (8003eb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	091b      	lsrs	r3, r3, #4
 8003ea0:	f003 0307 	and.w	r3, r3, #7
 8003ea4:	4904      	ldr	r1, [pc, #16]	; (8003eb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ea6:	5ccb      	ldrb	r3, [r1, r3]
 8003ea8:	f003 031f 	and.w	r3, r3, #31
 8003eac:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	58024400 	.word	0x58024400
 8003eb8:	08007138 	.word	0x08007138

08003ebc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8003ec0:	f7ff ffb6 	bl	8003e30 <HAL_RCC_GetHCLKFreq>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	4b06      	ldr	r3, [pc, #24]	; (8003ee0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ec8:	69db      	ldr	r3, [r3, #28]
 8003eca:	0a1b      	lsrs	r3, r3, #8
 8003ecc:	f003 0307 	and.w	r3, r3, #7
 8003ed0:	4904      	ldr	r1, [pc, #16]	; (8003ee4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003ed2:	5ccb      	ldrb	r3, [r1, r3]
 8003ed4:	f003 031f 	and.w	r3, r3, #31
 8003ed8:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	58024400 	.word	0x58024400
 8003ee4:	08007138 	.word	0x08007138

08003ee8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d03f      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f08:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003f0c:	d02a      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003f0e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003f12:	d824      	bhi.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f14:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003f18:	d018      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003f1a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003f1e:	d81e      	bhi.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d003      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003f24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f28:	d007      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003f2a:	e018      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f2c:	4ba6      	ldr	r3, [pc, #664]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f30:	4aa5      	ldr	r2, [pc, #660]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003f32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f36:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003f38:	e015      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	2102      	movs	r1, #2
 8003f40:	4618      	mov	r0, r3
 8003f42:	f001 f99b 	bl	800527c <RCCEx_PLL2_Config>
 8003f46:	4603      	mov	r3, r0
 8003f48:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003f4a:	e00c      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	3324      	adds	r3, #36	; 0x24
 8003f50:	2102      	movs	r1, #2
 8003f52:	4618      	mov	r0, r3
 8003f54:	f001 fa44 	bl	80053e0 <RCCEx_PLL3_Config>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003f5c:	e003      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	75fb      	strb	r3, [r7, #23]
      break;
 8003f62:	e000      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003f64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f66:	7dfb      	ldrb	r3, [r7, #23]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d109      	bne.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003f6c:	4b96      	ldr	r3, [pc, #600]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003f6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f70:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f78:	4993      	ldr	r1, [pc, #588]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	650b      	str	r3, [r1, #80]	; 0x50
 8003f7e:	e001      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f80:	7dfb      	ldrb	r3, [r7, #23]
 8003f82:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d03d      	beq.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f94:	2b04      	cmp	r3, #4
 8003f96:	d826      	bhi.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003f98:	a201      	add	r2, pc, #4	; (adr r2, 8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8003f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f9e:	bf00      	nop
 8003fa0:	08003fb5 	.word	0x08003fb5
 8003fa4:	08003fc3 	.word	0x08003fc3
 8003fa8:	08003fd5 	.word	0x08003fd5
 8003fac:	08003fed 	.word	0x08003fed
 8003fb0:	08003fed 	.word	0x08003fed
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fb4:	4b84      	ldr	r3, [pc, #528]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb8:	4a83      	ldr	r2, [pc, #524]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003fba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fbe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003fc0:	e015      	b.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	3304      	adds	r3, #4
 8003fc6:	2100      	movs	r1, #0
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f001 f957 	bl	800527c <RCCEx_PLL2_Config>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003fd2:	e00c      	b.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	3324      	adds	r3, #36	; 0x24
 8003fd8:	2100      	movs	r1, #0
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f001 fa00 	bl	80053e0 <RCCEx_PLL3_Config>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003fe4:	e003      	b.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	75fb      	strb	r3, [r7, #23]
      break;
 8003fea:	e000      	b.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003fec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fee:	7dfb      	ldrb	r3, [r7, #23]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d109      	bne.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ff4:	4b74      	ldr	r3, [pc, #464]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003ff6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ff8:	f023 0207 	bic.w	r2, r3, #7
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004000:	4971      	ldr	r1, [pc, #452]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004002:	4313      	orrs	r3, r2
 8004004:	650b      	str	r3, [r1, #80]	; 0x50
 8004006:	e001      	b.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004008:	7dfb      	ldrb	r3, [r7, #23]
 800400a:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004014:	2b00      	cmp	r3, #0
 8004016:	d04a      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800401c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8004020:	d031      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8004022:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8004026:	d82b      	bhi.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8004028:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800402c:	d02d      	beq.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800402e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004032:	d825      	bhi.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8004034:	2bc0      	cmp	r3, #192	; 0xc0
 8004036:	d02a      	beq.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004038:	2bc0      	cmp	r3, #192	; 0xc0
 800403a:	d821      	bhi.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800403c:	2b80      	cmp	r3, #128	; 0x80
 800403e:	d016      	beq.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004040:	2b80      	cmp	r3, #128	; 0x80
 8004042:	d81d      	bhi.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8004044:	2b00      	cmp	r3, #0
 8004046:	d002      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004048:	2b40      	cmp	r3, #64	; 0x40
 800404a:	d007      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x174>
 800404c:	e018      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800404e:	4b5e      	ldr	r3, [pc, #376]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004052:	4a5d      	ldr	r2, [pc, #372]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004054:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004058:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 800405a:	e019      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	3304      	adds	r3, #4
 8004060:	2100      	movs	r1, #0
 8004062:	4618      	mov	r0, r3
 8004064:	f001 f90a 	bl	800527c <RCCEx_PLL2_Config>
 8004068:	4603      	mov	r3, r0
 800406a:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 800406c:	e010      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	3324      	adds	r3, #36	; 0x24
 8004072:	2100      	movs	r1, #0
 8004074:	4618      	mov	r0, r3
 8004076:	f001 f9b3 	bl	80053e0 <RCCEx_PLL3_Config>
 800407a:	4603      	mov	r3, r0
 800407c:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 800407e:	e007      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	75fb      	strb	r3, [r7, #23]
      break;
 8004084:	e004      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8004086:	bf00      	nop
 8004088:	e002      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 800408a:	bf00      	nop
 800408c:	e000      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 800408e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004090:	7dfb      	ldrb	r3, [r7, #23]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d109      	bne.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8004096:	4b4c      	ldr	r3, [pc, #304]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004098:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800409a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040a2:	4949      	ldr	r1, [pc, #292]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	650b      	str	r3, [r1, #80]	; 0x50
 80040a8:	e001      	b.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040aa:	7dfb      	ldrb	r3, [r7, #23]
 80040ac:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d04f      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040be:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80040c2:	d036      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x24a>
 80040c4:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80040c8:	d830      	bhi.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x244>
 80040ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040ce:	d032      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 80040d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040d4:	d82a      	bhi.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x244>
 80040d6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80040da:	d02e      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x252>
 80040dc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80040e0:	d824      	bhi.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x244>
 80040e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040e6:	d018      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x232>
 80040e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040ec:	d81e      	bhi.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x244>
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d003      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x212>
 80040f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040f6:	d007      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x220>
 80040f8:	e018      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x244>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040fa:	4b33      	ldr	r3, [pc, #204]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80040fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fe:	4a32      	ldr	r2, [pc, #200]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004100:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004104:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8004106:	e019      	b.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3304      	adds	r3, #4
 800410c:	2100      	movs	r1, #0
 800410e:	4618      	mov	r0, r3
 8004110:	f001 f8b4 	bl	800527c <RCCEx_PLL2_Config>
 8004114:	4603      	mov	r3, r0
 8004116:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8004118:	e010      	b.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	3324      	adds	r3, #36	; 0x24
 800411e:	2100      	movs	r1, #0
 8004120:	4618      	mov	r0, r3
 8004122:	f001 f95d 	bl	80053e0 <RCCEx_PLL3_Config>
 8004126:	4603      	mov	r3, r0
 8004128:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 800412a:	e007      	b.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x254>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	75fb      	strb	r3, [r7, #23]
      break;
 8004130:	e004      	b.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8004132:	bf00      	nop
 8004134:	e002      	b.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8004136:	bf00      	nop
 8004138:	e000      	b.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 800413a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800413c:	7dfb      	ldrb	r3, [r7, #23]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d109      	bne.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x26e>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8004142:	4b21      	ldr	r3, [pc, #132]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004144:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004146:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800414e:	491e      	ldr	r1, [pc, #120]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004150:	4313      	orrs	r3, r2
 8004152:	650b      	str	r3, [r1, #80]	; 0x50
 8004154:	e001      	b.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x272>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004156:	7dfb      	ldrb	r3, [r7, #23]
 8004158:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d034      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800416a:	2b30      	cmp	r3, #48	; 0x30
 800416c:	d01c      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 800416e:	2b30      	cmp	r3, #48	; 0x30
 8004170:	d817      	bhi.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8004172:	2b20      	cmp	r3, #32
 8004174:	d00c      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004176:	2b20      	cmp	r3, #32
 8004178:	d813      	bhi.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 800417a:	2b00      	cmp	r3, #0
 800417c:	d016      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 800417e:	2b10      	cmp	r3, #16
 8004180:	d10f      	bne.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004182:	4b11      	ldr	r3, [pc, #68]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004186:	4a10      	ldr	r2, [pc, #64]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004188:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800418c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800418e:	e00e      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x2c6>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	3304      	adds	r3, #4
 8004194:	2102      	movs	r1, #2
 8004196:	4618      	mov	r0, r3
 8004198:	f001 f870 	bl	800527c <RCCEx_PLL2_Config>
 800419c:	4603      	mov	r3, r0
 800419e:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80041a0:	e005      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	75fb      	strb	r3, [r7, #23]
      break;
 80041a6:	e002      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 80041a8:	bf00      	nop
 80041aa:	e000      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 80041ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041ae:	7dfb      	ldrb	r3, [r7, #23]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d10b      	bne.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80041b4:	4b04      	ldr	r3, [pc, #16]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80041b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041b8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041c0:	4901      	ldr	r1, [pc, #4]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	64cb      	str	r3, [r1, #76]	; 0x4c
 80041c6:	e003      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 80041c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041cc:	7dfb      	ldrb	r3, [r7, #23]
 80041ce:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d047      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041e4:	d030      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80041e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041ea:	d82a      	bhi.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80041ec:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80041f0:	d02c      	beq.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x364>
 80041f2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80041f6:	d824      	bhi.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80041f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041fc:	d018      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x348>
 80041fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004202:	d81e      	bhi.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8004204:	2b00      	cmp	r3, #0
 8004206:	d003      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8004208:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800420c:	d007      	beq.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x336>
 800420e:	e018      	b.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004210:	4bb0      	ldr	r3, [pc, #704]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8004212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004214:	4aaf      	ldr	r2, [pc, #700]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8004216:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800421a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800421c:	e017      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	3304      	adds	r3, #4
 8004222:	2100      	movs	r1, #0
 8004224:	4618      	mov	r0, r3
 8004226:	f001 f829 	bl	800527c <RCCEx_PLL2_Config>
 800422a:	4603      	mov	r3, r0
 800422c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800422e:	e00e      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	3324      	adds	r3, #36	; 0x24
 8004234:	2100      	movs	r1, #0
 8004236:	4618      	mov	r0, r3
 8004238:	f001 f8d2 	bl	80053e0 <RCCEx_PLL3_Config>
 800423c:	4603      	mov	r3, r0
 800423e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004240:	e005      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x366>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	75fb      	strb	r3, [r7, #23]
      break;
 8004246:	e002      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8004248:	bf00      	nop
 800424a:	e000      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 800424c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800424e:	7dfb      	ldrb	r3, [r7, #23]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d109      	bne.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004254:	4b9f      	ldr	r3, [pc, #636]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8004256:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004258:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004260:	499c      	ldr	r1, [pc, #624]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8004262:	4313      	orrs	r3, r2
 8004264:	650b      	str	r3, [r1, #80]	; 0x50
 8004266:	e001      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x384>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004268:	7dfb      	ldrb	r3, [r7, #23]
 800426a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d049      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x424>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800427c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004280:	d02e      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004282:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004286:	d828      	bhi.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8004288:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800428c:	d02a      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800428e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004292:	d822      	bhi.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8004294:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004298:	d026      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800429a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800429e:	d81c      	bhi.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 80042a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80042a4:	d010      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80042a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80042aa:	d816      	bhi.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d01d      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x404>
 80042b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042b4:	d111      	bne.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	3304      	adds	r3, #4
 80042ba:	2101      	movs	r1, #1
 80042bc:	4618      	mov	r0, r3
 80042be:	f000 ffdd 	bl	800527c <RCCEx_PLL2_Config>
 80042c2:	4603      	mov	r3, r0
 80042c4:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80042c6:	e012      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x406>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	3324      	adds	r3, #36	; 0x24
 80042cc:	2101      	movs	r1, #1
 80042ce:	4618      	mov	r0, r3
 80042d0:	f001 f886 	bl	80053e0 <RCCEx_PLL3_Config>
 80042d4:	4603      	mov	r3, r0
 80042d6:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80042d8:	e009      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	75fb      	strb	r3, [r7, #23]
      break;
 80042de:	e006      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 80042e0:	bf00      	nop
 80042e2:	e004      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 80042e4:	bf00      	nop
 80042e6:	e002      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 80042e8:	bf00      	nop
 80042ea:	e000      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 80042ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042ee:	7dfb      	ldrb	r3, [r7, #23]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d109      	bne.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x420>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80042f4:	4b77      	ldr	r3, [pc, #476]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80042f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042f8:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004300:	4974      	ldr	r1, [pc, #464]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8004302:	4313      	orrs	r3, r2
 8004304:	650b      	str	r3, [r1, #80]	; 0x50
 8004306:	e001      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x424>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004308:	7dfb      	ldrb	r3, [r7, #23]
 800430a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d053      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800431e:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8004322:	d034      	beq.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004324:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8004328:	d82e      	bhi.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 800432a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800432e:	d030      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8004330:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004334:	d828      	bhi.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8004336:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800433a:	d02c      	beq.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800433c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004340:	d822      	bhi.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8004342:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004346:	d028      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8004348:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800434c:	d81c      	bhi.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 800434e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004352:	d010      	beq.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8004354:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004358:	d816      	bhi.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 800435a:	2b00      	cmp	r3, #0
 800435c:	d01f      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 800435e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004362:	d111      	bne.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	3304      	adds	r3, #4
 8004368:	2101      	movs	r1, #1
 800436a:	4618      	mov	r0, r3
 800436c:	f000 ff86 	bl	800527c <RCCEx_PLL2_Config>
 8004370:	4603      	mov	r3, r0
 8004372:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004374:	e014      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	3324      	adds	r3, #36	; 0x24
 800437a:	2101      	movs	r1, #1
 800437c:	4618      	mov	r0, r3
 800437e:	f001 f82f 	bl	80053e0 <RCCEx_PLL3_Config>
 8004382:	4603      	mov	r3, r0
 8004384:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004386:	e00b      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	75fb      	strb	r3, [r7, #23]
      break;
 800438c:	e008      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800438e:	bf00      	nop
 8004390:	e006      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8004392:	bf00      	nop
 8004394:	e004      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8004396:	bf00      	nop
 8004398:	e002      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800439a:	bf00      	nop
 800439c:	e000      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800439e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043a0:	7dfb      	ldrb	r3, [r7, #23]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10a      	bne.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80043a6:	4b4b      	ldr	r3, [pc, #300]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80043a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043aa:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80043b4:	4947      	ldr	r1, [pc, #284]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	658b      	str	r3, [r1, #88]	; 0x58
 80043ba:	e001      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043bc:	7dfb      	ldrb	r3, [r7, #23]
 80043be:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d02f      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x544>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80043d4:	d00e      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80043d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80043da:	d814      	bhi.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d015      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x524>
 80043e0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80043e4:	d10f      	bne.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x51e>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043e6:	4b3b      	ldr	r3, [pc, #236]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80043e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ea:	4a3a      	ldr	r2, [pc, #232]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80043ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043f0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80043f2:	e00c      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x526>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	3304      	adds	r3, #4
 80043f8:	2101      	movs	r1, #1
 80043fa:	4618      	mov	r0, r3
 80043fc:	f000 ff3e 	bl	800527c <RCCEx_PLL2_Config>
 8004400:	4603      	mov	r3, r0
 8004402:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004404:	e003      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x526>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	75fb      	strb	r3, [r7, #23]
      break;
 800440a:	e000      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x526>
      break;
 800440c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800440e:	7dfb      	ldrb	r3, [r7, #23]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d109      	bne.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x540>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004414:	4b2f      	ldr	r3, [pc, #188]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8004416:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004418:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004420:	492c      	ldr	r1, [pc, #176]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8004422:	4313      	orrs	r3, r2
 8004424:	650b      	str	r3, [r1, #80]	; 0x50
 8004426:	e001      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x544>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004428:	7dfb      	ldrb	r3, [r7, #23]
 800442a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d032      	beq.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x5b6>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800443c:	2b03      	cmp	r3, #3
 800443e:	d81b      	bhi.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x590>
 8004440:	a201      	add	r2, pc, #4	; (adr r2, 8004448 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8004442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004446:	bf00      	nop
 8004448:	0800447f 	.word	0x0800447f
 800444c:	08004459 	.word	0x08004459
 8004450:	08004467 	.word	0x08004467
 8004454:	0800447f 	.word	0x0800447f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004458:	4b1e      	ldr	r3, [pc, #120]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 800445a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800445c:	4a1d      	ldr	r2, [pc, #116]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 800445e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004462:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004464:	e00c      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x598>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	3304      	adds	r3, #4
 800446a:	2102      	movs	r1, #2
 800446c:	4618      	mov	r0, r3
 800446e:	f000 ff05 	bl	800527c <RCCEx_PLL2_Config>
 8004472:	4603      	mov	r3, r0
 8004474:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004476:	e003      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x598>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	75fb      	strb	r3, [r7, #23]
      break;
 800447c:	e000      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x598>
      break;
 800447e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004480:	7dfb      	ldrb	r3, [r7, #23]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d109      	bne.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x5b2>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004486:	4b13      	ldr	r3, [pc, #76]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8004488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800448a:	f023 0203 	bic.w	r2, r3, #3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004492:	4910      	ldr	r1, [pc, #64]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8004494:	4313      	orrs	r3, r2
 8004496:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004498:	e001      	b.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800449a:	7dfb      	ldrb	r3, [r7, #23]
 800449c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	f000 808a 	beq.w	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044ac:	4b0a      	ldr	r3, [pc, #40]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a09      	ldr	r2, [pc, #36]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80044b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80044b8:	f7fc ff82 	bl	80013c0 <HAL_GetTick>
 80044bc:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044be:	e00d      	b.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044c0:	f7fc ff7e 	bl	80013c0 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b64      	cmp	r3, #100	; 0x64
 80044cc:	d906      	bls.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	75fb      	strb	r3, [r7, #23]
        break;
 80044d2:	e009      	b.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x600>
 80044d4:	58024400 	.word	0x58024400
 80044d8:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044dc:	4bba      	ldr	r3, [pc, #744]	; (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d0eb      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x5d8>
      }
    }

    if(ret == HAL_OK)
 80044e8:	7dfb      	ldrb	r3, [r7, #23]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d166      	bne.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80044ee:	4bb7      	ldr	r3, [pc, #732]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80044f0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80044f8:	4053      	eors	r3, r2
 80044fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d013      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004502:	4bb2      	ldr	r3, [pc, #712]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004506:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800450a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800450c:	4baf      	ldr	r3, [pc, #700]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800450e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004510:	4aae      	ldr	r2, [pc, #696]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004512:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004516:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004518:	4bac      	ldr	r3, [pc, #688]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800451a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800451c:	4aab      	ldr	r2, [pc, #684]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800451e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004522:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004524:	4aa9      	ldr	r2, [pc, #676]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004530:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004534:	d115      	bne.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004536:	f7fc ff43 	bl	80013c0 <HAL_GetTick>
 800453a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800453c:	e00b      	b.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800453e:	f7fc ff3f 	bl	80013c0 <HAL_GetTick>
 8004542:	4602      	mov	r2, r0
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	f241 3288 	movw	r2, #5000	; 0x1388
 800454c:	4293      	cmp	r3, r2
 800454e:	d902      	bls.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	75fb      	strb	r3, [r7, #23]
            break;
 8004554:	e005      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004556:	4b9d      	ldr	r3, [pc, #628]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d0ed      	beq.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 8004562:	7dfb      	ldrb	r3, [r7, #23]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d126      	bne.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800456e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004572:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004576:	d10d      	bne.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 8004578:	4b94      	ldr	r3, [pc, #592]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004586:	0919      	lsrs	r1, r3, #4
 8004588:	4b91      	ldr	r3, [pc, #580]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800458a:	400b      	ands	r3, r1
 800458c:	498f      	ldr	r1, [pc, #572]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800458e:	4313      	orrs	r3, r2
 8004590:	610b      	str	r3, [r1, #16]
 8004592:	e005      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 8004594:	4b8d      	ldr	r3, [pc, #564]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004596:	691b      	ldr	r3, [r3, #16]
 8004598:	4a8c      	ldr	r2, [pc, #560]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800459a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800459e:	6113      	str	r3, [r2, #16]
 80045a0:	4b8a      	ldr	r3, [pc, #552]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80045a2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80045aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045ae:	4987      	ldr	r1, [pc, #540]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80045b0:	4313      	orrs	r3, r2
 80045b2:	670b      	str	r3, [r1, #112]	; 0x70
 80045b4:	e004      	b.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80045b6:	7dfb      	ldrb	r3, [r7, #23]
 80045b8:	75bb      	strb	r3, [r7, #22]
 80045ba:	e001      	b.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045bc:	7dfb      	ldrb	r3, [r7, #23]
 80045be:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0301 	and.w	r3, r3, #1
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d07f      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80045d2:	2b28      	cmp	r3, #40	; 0x28
 80045d4:	d866      	bhi.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 80045d6:	a201      	add	r2, pc, #4	; (adr r2, 80045dc <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 80045d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045dc:	080046ab 	.word	0x080046ab
 80045e0:	080046a5 	.word	0x080046a5
 80045e4:	080046a5 	.word	0x080046a5
 80045e8:	080046a5 	.word	0x080046a5
 80045ec:	080046a5 	.word	0x080046a5
 80045f0:	080046a5 	.word	0x080046a5
 80045f4:	080046a5 	.word	0x080046a5
 80045f8:	080046a5 	.word	0x080046a5
 80045fc:	08004681 	.word	0x08004681
 8004600:	080046a5 	.word	0x080046a5
 8004604:	080046a5 	.word	0x080046a5
 8004608:	080046a5 	.word	0x080046a5
 800460c:	080046a5 	.word	0x080046a5
 8004610:	080046a5 	.word	0x080046a5
 8004614:	080046a5 	.word	0x080046a5
 8004618:	080046a5 	.word	0x080046a5
 800461c:	08004693 	.word	0x08004693
 8004620:	080046a5 	.word	0x080046a5
 8004624:	080046a5 	.word	0x080046a5
 8004628:	080046a5 	.word	0x080046a5
 800462c:	080046a5 	.word	0x080046a5
 8004630:	080046a5 	.word	0x080046a5
 8004634:	080046a5 	.word	0x080046a5
 8004638:	080046a5 	.word	0x080046a5
 800463c:	080046ab 	.word	0x080046ab
 8004640:	080046a5 	.word	0x080046a5
 8004644:	080046a5 	.word	0x080046a5
 8004648:	080046a5 	.word	0x080046a5
 800464c:	080046a5 	.word	0x080046a5
 8004650:	080046a5 	.word	0x080046a5
 8004654:	080046a5 	.word	0x080046a5
 8004658:	080046a5 	.word	0x080046a5
 800465c:	080046ab 	.word	0x080046ab
 8004660:	080046a5 	.word	0x080046a5
 8004664:	080046a5 	.word	0x080046a5
 8004668:	080046a5 	.word	0x080046a5
 800466c:	080046a5 	.word	0x080046a5
 8004670:	080046a5 	.word	0x080046a5
 8004674:	080046a5 	.word	0x080046a5
 8004678:	080046a5 	.word	0x080046a5
 800467c:	080046ab 	.word	0x080046ab
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	3304      	adds	r3, #4
 8004684:	2101      	movs	r1, #1
 8004686:	4618      	mov	r0, r3
 8004688:	f000 fdf8 	bl	800527c <RCCEx_PLL2_Config>
 800468c:	4603      	mov	r3, r0
 800468e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8004690:	e00c      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	3324      	adds	r3, #36	; 0x24
 8004696:	2101      	movs	r1, #1
 8004698:	4618      	mov	r0, r3
 800469a:	f000 fea1 	bl	80053e0 <RCCEx_PLL3_Config>
 800469e:	4603      	mov	r3, r0
 80046a0:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80046a2:	e003      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	75fb      	strb	r3, [r7, #23]
      break;
 80046a8:	e000      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 80046aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80046ac:	7dfb      	ldrb	r3, [r7, #23]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10a      	bne.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80046b2:	4b46      	ldr	r3, [pc, #280]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80046b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b6:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046c0:	4942      	ldr	r1, [pc, #264]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	654b      	str	r3, [r1, #84]	; 0x54
 80046c6:	e001      	b.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x7e4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c8:	7dfb      	ldrb	r3, [r7, #23]
 80046ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d038      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046dc:	2b05      	cmp	r3, #5
 80046de:	d821      	bhi.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80046e0:	a201      	add	r2, pc, #4	; (adr r2, 80046e8 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 80046e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e6:	bf00      	nop
 80046e8:	0800472b 	.word	0x0800472b
 80046ec:	08004701 	.word	0x08004701
 80046f0:	08004713 	.word	0x08004713
 80046f4:	0800472b 	.word	0x0800472b
 80046f8:	0800472b 	.word	0x0800472b
 80046fc:	0800472b 	.word	0x0800472b
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	3304      	adds	r3, #4
 8004704:	2101      	movs	r1, #1
 8004706:	4618      	mov	r0, r3
 8004708:	f000 fdb8 	bl	800527c <RCCEx_PLL2_Config>
 800470c:	4603      	mov	r3, r0
 800470e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8004710:	e00c      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	3324      	adds	r3, #36	; 0x24
 8004716:	2101      	movs	r1, #1
 8004718:	4618      	mov	r0, r3
 800471a:	f000 fe61 	bl	80053e0 <RCCEx_PLL3_Config>
 800471e:	4603      	mov	r3, r0
 8004720:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8004722:	e003      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	75fb      	strb	r3, [r7, #23]
      break;
 8004728:	e000      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 800472a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800472c:	7dfb      	ldrb	r3, [r7, #23]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d109      	bne.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004732:	4b26      	ldr	r3, [pc, #152]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004736:	f023 0207 	bic.w	r2, r3, #7
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800473e:	4923      	ldr	r1, [pc, #140]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004740:	4313      	orrs	r3, r2
 8004742:	654b      	str	r3, [r1, #84]	; 0x54
 8004744:	e001      	b.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004746:	7dfb      	ldrb	r3, [r7, #23]
 8004748:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0304 	and.w	r3, r3, #4
 8004752:	2b00      	cmp	r3, #0
 8004754:	d040      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800475c:	2b05      	cmp	r3, #5
 800475e:	d821      	bhi.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8004760:	a201      	add	r2, pc, #4	; (adr r2, 8004768 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8004762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004766:	bf00      	nop
 8004768:	080047ab 	.word	0x080047ab
 800476c:	08004781 	.word	0x08004781
 8004770:	08004793 	.word	0x08004793
 8004774:	080047ab 	.word	0x080047ab
 8004778:	080047ab 	.word	0x080047ab
 800477c:	080047ab 	.word	0x080047ab
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	3304      	adds	r3, #4
 8004784:	2101      	movs	r1, #1
 8004786:	4618      	mov	r0, r3
 8004788:	f000 fd78 	bl	800527c <RCCEx_PLL2_Config>
 800478c:	4603      	mov	r3, r0
 800478e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8004790:	e00c      	b.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	3324      	adds	r3, #36	; 0x24
 8004796:	2101      	movs	r1, #1
 8004798:	4618      	mov	r0, r3
 800479a:	f000 fe21 	bl	80053e0 <RCCEx_PLL3_Config>
 800479e:	4603      	mov	r3, r0
 80047a0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80047a2:	e003      	b.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	75fb      	strb	r3, [r7, #23]
      break;
 80047a8:	e000      	b.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 80047aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047ac:	7dfb      	ldrb	r3, [r7, #23]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d110      	bne.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047b2:	4b06      	ldr	r3, [pc, #24]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80047b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047b6:	f023 0207 	bic.w	r2, r3, #7
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80047c0:	4902      	ldr	r1, [pc, #8]	; (80047cc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80047c2:	4313      	orrs	r3, r2
 80047c4:	658b      	str	r3, [r1, #88]	; 0x58
 80047c6:	e007      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 80047c8:	58024800 	.word	0x58024800
 80047cc:	58024400 	.word	0x58024400
 80047d0:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047d4:	7dfb      	ldrb	r3, [r7, #23]
 80047d6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0320 	and.w	r3, r3, #32
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d04b      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047ee:	d02e      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x966>
 80047f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047f4:	d828      	bhi.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80047f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047fa:	d02a      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 80047fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004800:	d822      	bhi.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8004802:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004806:	d026      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004808:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800480c:	d81c      	bhi.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800480e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004812:	d010      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8004814:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004818:	d816      	bhi.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800481a:	2b00      	cmp	r3, #0
 800481c:	d01d      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x972>
 800481e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004822:	d111      	bne.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	3304      	adds	r3, #4
 8004828:	2100      	movs	r1, #0
 800482a:	4618      	mov	r0, r3
 800482c:	f000 fd26 	bl	800527c <RCCEx_PLL2_Config>
 8004830:	4603      	mov	r3, r0
 8004832:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004834:	e012      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	3324      	adds	r3, #36	; 0x24
 800483a:	2102      	movs	r1, #2
 800483c:	4618      	mov	r0, r3
 800483e:	f000 fdcf 	bl	80053e0 <RCCEx_PLL3_Config>
 8004842:	4603      	mov	r3, r0
 8004844:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004846:	e009      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	75fb      	strb	r3, [r7, #23]
      break;
 800484c:	e006      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800484e:	bf00      	nop
 8004850:	e004      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8004852:	bf00      	nop
 8004854:	e002      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8004856:	bf00      	nop
 8004858:	e000      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800485a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800485c:	7dfb      	ldrb	r3, [r7, #23]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d10a      	bne.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004862:	4bb3      	ldr	r3, [pc, #716]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004866:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004870:	49af      	ldr	r1, [pc, #700]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004872:	4313      	orrs	r3, r2
 8004874:	654b      	str	r3, [r1, #84]	; 0x54
 8004876:	e001      	b.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004878:	7dfb      	ldrb	r3, [r7, #23]
 800487a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004884:	2b00      	cmp	r3, #0
 8004886:	d04b      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800488e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004892:	d02e      	beq.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8004894:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004898:	d828      	bhi.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800489a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800489e:	d02a      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 80048a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048a4:	d822      	bhi.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80048a6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80048aa:	d026      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0xa12>
 80048ac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80048b0:	d81c      	bhi.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80048b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048b6:	d010      	beq.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 80048b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048bc:	d816      	bhi.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d01d      	beq.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0xa16>
 80048c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048c6:	d111      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	3304      	adds	r3, #4
 80048cc:	2100      	movs	r1, #0
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 fcd4 	bl	800527c <RCCEx_PLL2_Config>
 80048d4:	4603      	mov	r3, r0
 80048d6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80048d8:	e012      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	3324      	adds	r3, #36	; 0x24
 80048de:	2102      	movs	r1, #2
 80048e0:	4618      	mov	r0, r3
 80048e2:	f000 fd7d 	bl	80053e0 <RCCEx_PLL3_Config>
 80048e6:	4603      	mov	r3, r0
 80048e8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80048ea:	e009      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	75fb      	strb	r3, [r7, #23]
      break;
 80048f0:	e006      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80048f2:	bf00      	nop
 80048f4:	e004      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80048f6:	bf00      	nop
 80048f8:	e002      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80048fa:	bf00      	nop
 80048fc:	e000      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80048fe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004900:	7dfb      	ldrb	r3, [r7, #23]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d10a      	bne.n	800491c <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004906:	4b8a      	ldr	r3, [pc, #552]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800490a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004914:	4986      	ldr	r1, [pc, #536]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004916:	4313      	orrs	r3, r2
 8004918:	658b      	str	r3, [r1, #88]	; 0x58
 800491a:	e001      	b.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800491c:	7dfb      	ldrb	r3, [r7, #23]
 800491e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004928:	2b00      	cmp	r3, #0
 800492a:	d04b      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004932:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004936:	d02e      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8004938:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800493c:	d828      	bhi.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800493e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004942:	d02a      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8004944:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004948:	d822      	bhi.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800494a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800494e:	d026      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8004950:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004954:	d81c      	bhi.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8004956:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800495a:	d010      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0xa96>
 800495c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004960:	d816      	bhi.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8004962:	2b00      	cmp	r3, #0
 8004964:	d01d      	beq.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8004966:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800496a:	d111      	bne.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	3304      	adds	r3, #4
 8004970:	2100      	movs	r1, #0
 8004972:	4618      	mov	r0, r3
 8004974:	f000 fc82 	bl	800527c <RCCEx_PLL2_Config>
 8004978:	4603      	mov	r3, r0
 800497a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800497c:	e012      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	3324      	adds	r3, #36	; 0x24
 8004982:	2102      	movs	r1, #2
 8004984:	4618      	mov	r0, r3
 8004986:	f000 fd2b 	bl	80053e0 <RCCEx_PLL3_Config>
 800498a:	4603      	mov	r3, r0
 800498c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800498e:	e009      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	75fb      	strb	r3, [r7, #23]
      break;
 8004994:	e006      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8004996:	bf00      	nop
 8004998:	e004      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800499a:	bf00      	nop
 800499c:	e002      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800499e:	bf00      	nop
 80049a0:	e000      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80049a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80049a4:	7dfb      	ldrb	r3, [r7, #23]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d10a      	bne.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80049aa:	4b61      	ldr	r3, [pc, #388]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80049ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80049b8:	495d      	ldr	r1, [pc, #372]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	658b      	str	r3, [r1, #88]	; 0x58
 80049be:	e001      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049c0:	7dfb      	ldrb	r3, [r7, #23]
 80049c2:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0308 	and.w	r3, r3, #8
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d01a      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049da:	d10a      	bne.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	3324      	adds	r3, #36	; 0x24
 80049e0:	2102      	movs	r1, #2
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 fcfc 	bl	80053e0 <RCCEx_PLL3_Config>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        {
          status = HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80049f2:	4b4f      	ldr	r3, [pc, #316]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80049f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049f6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a00:	494b      	ldr	r1, [pc, #300]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004a02:	4313      	orrs	r3, r2
 8004a04:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0310 	and.w	r3, r3, #16
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d01a      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0xb60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004a18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a1c:	d10a      	bne.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	3324      	adds	r3, #36	; 0x24
 8004a22:	2102      	movs	r1, #2
 8004a24:	4618      	mov	r0, r3
 8004a26:	f000 fcdb 	bl	80053e0 <RCCEx_PLL3_Config>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d001      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
      {
        status = HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a34:	4b3e      	ldr	r3, [pc, #248]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a38:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004a42:	493b      	ldr	r1, [pc, #236]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d034      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004a5a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004a5e:	d01d      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 8004a60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004a64:	d817      	bhi.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d003      	beq.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
 8004a6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a6e:	d009      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8004a70:	e011      	b.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0xbae>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	3304      	adds	r3, #4
 8004a76:	2100      	movs	r1, #0
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f000 fbff 	bl	800527c <RCCEx_PLL2_Config>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004a82:	e00c      	b.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0xbb6>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	3324      	adds	r3, #36	; 0x24
 8004a88:	2102      	movs	r1, #2
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f000 fca8 	bl	80053e0 <RCCEx_PLL3_Config>
 8004a90:	4603      	mov	r3, r0
 8004a92:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004a94:	e003      	b.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	75fb      	strb	r3, [r7, #23]
      break;
 8004a9a:	e000      	b.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      break;
 8004a9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a9e:	7dfb      	ldrb	r3, [r7, #23]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10a      	bne.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004aa4:	4b22      	ldr	r3, [pc, #136]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aa8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004ab2:	491f      	ldr	r1, [pc, #124]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	658b      	str	r3, [r1, #88]	; 0x58
 8004ab8:	e001      	b.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aba:	7dfb      	ldrb	r3, [r7, #23]
 8004abc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d036      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0xc50>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ad0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004ad4:	d01c      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8004ad6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004ada:	d816      	bhi.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8004adc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ae0:	d003      	beq.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8004ae2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ae6:	d007      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8004ae8:	e00f      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004aea:	4b11      	ldr	r3, [pc, #68]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aee:	4a10      	ldr	r2, [pc, #64]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004af0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004af4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8004af6:	e00c      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	3324      	adds	r3, #36	; 0x24
 8004afc:	2101      	movs	r1, #1
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 fc6e 	bl	80053e0 <RCCEx_PLL3_Config>
 8004b04:	4603      	mov	r3, r0
 8004b06:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8004b08:	e003      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	75fb      	strb	r3, [r7, #23]
      break;
 8004b0e:	e000      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8004b10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b12:	7dfb      	ldrb	r3, [r7, #23]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d10d      	bne.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b18:	4b05      	ldr	r3, [pc, #20]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b1c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b26:	4902      	ldr	r1, [pc, #8]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	654b      	str	r3, [r1, #84]	; 0x54
 8004b2c:	e004      	b.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8004b2e:	bf00      	nop
 8004b30:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b34:	7dfb      	ldrb	r3, [r7, #23]
 8004b36:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d029      	beq.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d003      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8004b4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b50:	d007      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 8004b52:	e00f      	b.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b54:	4b69      	ldr	r3, [pc, #420]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b58:	4a68      	ldr	r2, [pc, #416]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004b5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b5e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004b60:	e00b      	b.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0xc92>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	3304      	adds	r3, #4
 8004b66:	2102      	movs	r1, #2
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f000 fb87 	bl	800527c <RCCEx_PLL2_Config>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004b72:	e002      	b.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0xc92>

    default:
      ret = HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	75fb      	strb	r3, [r7, #23]
      break;
 8004b78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b7a:	7dfb      	ldrb	r3, [r7, #23]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d109      	bne.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004b80:	4b5e      	ldr	r3, [pc, #376]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004b82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b84:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b8c:	495b      	ldr	r1, [pc, #364]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004b92:	e001      	b.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b94:	7dfb      	ldrb	r3, [r7, #23]
 8004b96:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d00a      	beq.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0xcd2>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	3324      	adds	r3, #36	; 0x24
 8004ba8:	2102      	movs	r1, #2
 8004baa:	4618      	mov	r0, r3
 8004bac:	f000 fc18 	bl	80053e0 <RCCEx_PLL3_Config>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d001      	beq.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0xcd2>
    {
      status=HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d032      	beq.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {

    switch(PeriphClkInit->RngClockSelection)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bcc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bd0:	d017      	beq.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
 8004bd2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bd6:	d811      	bhi.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004bd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bdc:	d013      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
 8004bde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004be2:	d80b      	bhi.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d010      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0xd22>
 8004be8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bec:	d106      	bne.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0xd14>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bee:	4b43      	ldr	r3, [pc, #268]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf2:	4a42      	ldr	r2, [pc, #264]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004bf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bf8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8004bfa:	e007      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0xd24>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	75fb      	strb	r3, [r7, #23]
      break;
 8004c00:	e004      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 8004c02:	bf00      	nop
 8004c04:	e002      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 8004c06:	bf00      	nop
 8004c08:	e000      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 8004c0a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c0c:	7dfb      	ldrb	r3, [r7, #23]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d10a      	bne.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c12:	4b3a      	ldr	r3, [pc, #232]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c16:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c20:	4936      	ldr	r1, [pc, #216]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004c22:	4313      	orrs	r3, r2
 8004c24:	654b      	str	r3, [r1, #84]	; 0x54
 8004c26:	e001      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xd44>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c28:	7dfb      	ldrb	r3, [r7, #23]
 8004c2a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d008      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c38:	4b30      	ldr	r3, [pc, #192]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004c3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c3c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c44:	492d      	ldr	r1, [pc, #180]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004c46:	4313      	orrs	r3, r2
 8004c48:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d008      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0xd80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c56:	4b29      	ldr	r3, [pc, #164]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004c58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c5a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c62:	4926      	ldr	r1, [pc, #152]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d008      	beq.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0xd9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8004c74:	4b21      	ldr	r3, [pc, #132]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004c76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c78:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c80:	491e      	ldr	r1, [pc, #120]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00d      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004c92:	4b1a      	ldr	r3, [pc, #104]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004c94:	691b      	ldr	r3, [r3, #16]
 8004c96:	4a19      	ldr	r2, [pc, #100]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004c98:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004c9c:	6113      	str	r3, [r2, #16]
 8004c9e:	4b17      	ldr	r3, [pc, #92]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004ca0:	691a      	ldr	r2, [r3, #16]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004ca8:	4914      	ldr	r1, [pc, #80]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004caa:	4313      	orrs	r3, r2
 8004cac:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	da08      	bge.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xde0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004cb6:	4b11      	ldr	r3, [pc, #68]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cba:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cc2:	490e      	ldr	r1, [pc, #56]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d009      	beq.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0xe00>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004cd4:	4b09      	ldr	r3, [pc, #36]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cd8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ce2:	4906      	ldr	r1, [pc, #24]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8004ce8:	7dbb      	ldrb	r3, [r7, #22]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d101      	bne.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
  {
    return HAL_OK;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	e000      	b.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0xe0c>
  }
  return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3718      	adds	r7, #24
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	58024400 	.word	0x58024400

08004d00 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8004d04:	f7ff f894 	bl	8003e30 <HAL_RCC_GetHCLKFreq>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	4b06      	ldr	r3, [pc, #24]	; (8004d24 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004d0c:	6a1b      	ldr	r3, [r3, #32]
 8004d0e:	091b      	lsrs	r3, r3, #4
 8004d10:	f003 0307 	and.w	r3, r3, #7
 8004d14:	4904      	ldr	r1, [pc, #16]	; (8004d28 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004d16:	5ccb      	ldrb	r3, [r1, r3]
 8004d18:	f003 031f 	and.w	r3, r3, #31
 8004d1c:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	58024400 	.word	0x58024400
 8004d28:	08007138 	.word	0x08007138

08004d2c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b089      	sub	sp, #36	; 0x24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d34:	4ba1      	ldr	r3, [pc, #644]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d38:	f003 0303 	and.w	r3, r3, #3
 8004d3c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8004d3e:	4b9f      	ldr	r3, [pc, #636]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d42:	0b1b      	lsrs	r3, r3, #12
 8004d44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d48:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004d4a:	4b9c      	ldr	r3, [pc, #624]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d4e:	091b      	lsrs	r3, r3, #4
 8004d50:	f003 0301 	and.w	r3, r3, #1
 8004d54:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8004d56:	4b99      	ldr	r3, [pc, #612]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d5a:	08db      	lsrs	r3, r3, #3
 8004d5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	fb02 f303 	mul.w	r3, r2, r3
 8004d66:	ee07 3a90 	vmov	s15, r3
 8004d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d6e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f000 8111 	beq.w	8004f9c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	f000 8083 	beq.w	8004e88 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	f200 80a1 	bhi.w	8004ecc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d003      	beq.n	8004d98 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d056      	beq.n	8004e44 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004d96:	e099      	b.n	8004ecc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d98:	4b88      	ldr	r3, [pc, #544]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0320 	and.w	r3, r3, #32
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d02d      	beq.n	8004e00 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004da4:	4b85      	ldr	r3, [pc, #532]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	08db      	lsrs	r3, r3, #3
 8004daa:	f003 0303 	and.w	r3, r3, #3
 8004dae:	4a84      	ldr	r2, [pc, #528]	; (8004fc0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004db0:	fa22 f303 	lsr.w	r3, r2, r3
 8004db4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	ee07 3a90 	vmov	s15, r3
 8004dbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	ee07 3a90 	vmov	s15, r3
 8004dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dce:	4b7b      	ldr	r3, [pc, #492]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dd6:	ee07 3a90 	vmov	s15, r3
 8004dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dde:	ed97 6a03 	vldr	s12, [r7, #12]
 8004de2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004df2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dfa:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004dfe:	e087      	b.n	8004f10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	ee07 3a90 	vmov	s15, r3
 8004e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e0a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e12:	4b6a      	ldr	r3, [pc, #424]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e1a:	ee07 3a90 	vmov	s15, r3
 8004e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e22:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e26:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004e42:	e065      	b.n	8004f10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	ee07 3a90 	vmov	s15, r3
 8004e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e4e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004fcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e56:	4b59      	ldr	r3, [pc, #356]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e5e:	ee07 3a90 	vmov	s15, r3
 8004e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e66:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e6a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e82:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004e86:	e043      	b.n	8004f10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	ee07 3a90 	vmov	s15, r3
 8004e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e92:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004e96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e9a:	4b48      	ldr	r3, [pc, #288]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ea2:	ee07 3a90 	vmov	s15, r3
 8004ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eaa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004eae:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004eb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004eb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004eba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ebe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ec6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004eca:	e021      	b.n	8004f10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	ee07 3a90 	vmov	s15, r3
 8004ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ed6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004fcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004eda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ede:	4b37      	ldr	r3, [pc, #220]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ee6:	ee07 3a90 	vmov	s15, r3
 8004eea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eee:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ef2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004ef6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004efa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004efe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004f02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f0a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004f0e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8004f10:	4b2a      	ldr	r3, [pc, #168]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f14:	0a5b      	lsrs	r3, r3, #9
 8004f16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f1a:	ee07 3a90 	vmov	s15, r3
 8004f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f22:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004f26:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f36:	ee17 2a90 	vmov	r2, s15
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8004f3e:	4b1f      	ldr	r3, [pc, #124]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f42:	0c1b      	lsrs	r3, r3, #16
 8004f44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f48:	ee07 3a90 	vmov	s15, r3
 8004f4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f50:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004f54:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f58:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f64:	ee17 2a90 	vmov	r2, s15
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8004f6c:	4b13      	ldr	r3, [pc, #76]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f70:	0e1b      	lsrs	r3, r3, #24
 8004f72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f76:	ee07 3a90 	vmov	s15, r3
 8004f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004f82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f86:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f92:	ee17 2a90 	vmov	r2, s15
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004f9a:	e008      	b.n	8004fae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	609a      	str	r2, [r3, #8]
}
 8004fae:	bf00      	nop
 8004fb0:	3724      	adds	r7, #36	; 0x24
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	58024400 	.word	0x58024400
 8004fc0:	03d09000 	.word	0x03d09000
 8004fc4:	46000000 	.word	0x46000000
 8004fc8:	4c742400 	.word	0x4c742400
 8004fcc:	4a742400 	.word	0x4a742400
 8004fd0:	4bb71b00 	.word	0x4bb71b00

08004fd4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b089      	sub	sp, #36	; 0x24
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004fdc:	4ba1      	ldr	r3, [pc, #644]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe0:	f003 0303 	and.w	r3, r3, #3
 8004fe4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8004fe6:	4b9f      	ldr	r3, [pc, #636]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fea:	0d1b      	lsrs	r3, r3, #20
 8004fec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ff0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004ff2:	4b9c      	ldr	r3, [pc, #624]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff6:	0a1b      	lsrs	r3, r3, #8
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8004ffe:	4b99      	ldr	r3, [pc, #612]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005002:	08db      	lsrs	r3, r3, #3
 8005004:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	fb02 f303 	mul.w	r3, r2, r3
 800500e:	ee07 3a90 	vmov	s15, r3
 8005012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005016:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	2b00      	cmp	r3, #0
 800501e:	f000 8111 	beq.w	8005244 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	2b02      	cmp	r3, #2
 8005026:	f000 8083 	beq.w	8005130 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800502a:	69bb      	ldr	r3, [r7, #24]
 800502c:	2b02      	cmp	r3, #2
 800502e:	f200 80a1 	bhi.w	8005174 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005032:	69bb      	ldr	r3, [r7, #24]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d003      	beq.n	8005040 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d056      	beq.n	80050ec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800503e:	e099      	b.n	8005174 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005040:	4b88      	ldr	r3, [pc, #544]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0320 	and.w	r3, r3, #32
 8005048:	2b00      	cmp	r3, #0
 800504a:	d02d      	beq.n	80050a8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800504c:	4b85      	ldr	r3, [pc, #532]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	08db      	lsrs	r3, r3, #3
 8005052:	f003 0303 	and.w	r3, r3, #3
 8005056:	4a84      	ldr	r2, [pc, #528]	; (8005268 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005058:	fa22 f303 	lsr.w	r3, r2, r3
 800505c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	ee07 3a90 	vmov	s15, r3
 8005064:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	ee07 3a90 	vmov	s15, r3
 800506e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005072:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005076:	4b7b      	ldr	r3, [pc, #492]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800507a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800507e:	ee07 3a90 	vmov	s15, r3
 8005082:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005086:	ed97 6a03 	vldr	s12, [r7, #12]
 800508a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800526c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800508e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005092:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005096:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800509a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800509e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050a2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80050a6:	e087      	b.n	80051b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	ee07 3a90 	vmov	s15, r3
 80050ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050b2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005270 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80050b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050ba:	4b6a      	ldr	r3, [pc, #424]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050c2:	ee07 3a90 	vmov	s15, r3
 80050c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80050ce:	eddf 5a67 	vldr	s11, [pc, #412]	; 800526c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80050d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80050de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80050ea:	e065      	b.n	80051b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	ee07 3a90 	vmov	s15, r3
 80050f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050f6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005274 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80050fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050fe:	4b59      	ldr	r3, [pc, #356]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005102:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005106:	ee07 3a90 	vmov	s15, r3
 800510a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800510e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005112:	eddf 5a56 	vldr	s11, [pc, #344]	; 800526c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005116:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800511a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800511e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005122:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800512a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800512e:	e043      	b.n	80051b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	ee07 3a90 	vmov	s15, r3
 8005136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800513a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800513e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005142:	4b48      	ldr	r3, [pc, #288]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005146:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800514a:	ee07 3a90 	vmov	s15, r3
 800514e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005152:	ed97 6a03 	vldr	s12, [r7, #12]
 8005156:	eddf 5a45 	vldr	s11, [pc, #276]	; 800526c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800515a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800515e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005162:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005166:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800516a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800516e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005172:	e021      	b.n	80051b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	ee07 3a90 	vmov	s15, r3
 800517a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800517e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005274 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005186:	4b37      	ldr	r3, [pc, #220]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800518e:	ee07 3a90 	vmov	s15, r3
 8005192:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005196:	ed97 6a03 	vldr	s12, [r7, #12]
 800519a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800526c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800519e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80051aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80051b6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80051b8:	4b2a      	ldr	r3, [pc, #168]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051bc:	0a5b      	lsrs	r3, r3, #9
 80051be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051c2:	ee07 3a90 	vmov	s15, r3
 80051c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80051ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80051d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80051d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80051da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051de:	ee17 2a90 	vmov	r2, s15
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80051e6:	4b1f      	ldr	r3, [pc, #124]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ea:	0c1b      	lsrs	r3, r3, #16
 80051ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051f0:	ee07 3a90 	vmov	s15, r3
 80051f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80051fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005200:	edd7 6a07 	vldr	s13, [r7, #28]
 8005204:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005208:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800520c:	ee17 2a90 	vmov	r2, s15
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8005214:	4b13      	ldr	r3, [pc, #76]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005218:	0e1b      	lsrs	r3, r3, #24
 800521a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800521e:	ee07 3a90 	vmov	s15, r3
 8005222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005226:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800522a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800522e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005232:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005236:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800523a:	ee17 2a90 	vmov	r2, s15
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005242:	e008      	b.n	8005256 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	609a      	str	r2, [r3, #8]
}
 8005256:	bf00      	nop
 8005258:	3724      	adds	r7, #36	; 0x24
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
 8005262:	bf00      	nop
 8005264:	58024400 	.word	0x58024400
 8005268:	03d09000 	.word	0x03d09000
 800526c:	46000000 	.word	0x46000000
 8005270:	4c742400 	.word	0x4c742400
 8005274:	4a742400 	.word	0x4a742400
 8005278:	4bb71b00 	.word	0x4bb71b00

0800527c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005286:	2300      	movs	r3, #0
 8005288:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800528a:	4b53      	ldr	r3, [pc, #332]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800528c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800528e:	f003 0303 	and.w	r3, r3, #3
 8005292:	2b03      	cmp	r3, #3
 8005294:	d101      	bne.n	800529a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e099      	b.n	80053ce <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800529a:	4b4f      	ldr	r3, [pc, #316]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a4e      	ldr	r2, [pc, #312]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 80052a0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80052a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052a6:	f7fc f88b 	bl	80013c0 <HAL_GetTick>
 80052aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80052ac:	e008      	b.n	80052c0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80052ae:	f7fc f887 	bl	80013c0 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	2b02      	cmp	r3, #2
 80052ba:	d901      	bls.n	80052c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80052bc:	2303      	movs	r3, #3
 80052be:	e086      	b.n	80053ce <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80052c0:	4b45      	ldr	r3, [pc, #276]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d1f0      	bne.n	80052ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80052cc:	4b42      	ldr	r3, [pc, #264]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 80052ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	031b      	lsls	r3, r3, #12
 80052da:	493f      	ldr	r1, [pc, #252]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	628b      	str	r3, [r1, #40]	; 0x28
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	3b01      	subs	r3, #1
 80052e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	3b01      	subs	r3, #1
 80052f0:	025b      	lsls	r3, r3, #9
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	431a      	orrs	r2, r3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	3b01      	subs	r3, #1
 80052fc:	041b      	lsls	r3, r3, #16
 80052fe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005302:	431a      	orrs	r2, r3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	3b01      	subs	r3, #1
 800530a:	061b      	lsls	r3, r3, #24
 800530c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005310:	4931      	ldr	r1, [pc, #196]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005312:	4313      	orrs	r3, r2
 8005314:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005316:	4b30      	ldr	r3, [pc, #192]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800531a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	492d      	ldr	r1, [pc, #180]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005324:	4313      	orrs	r3, r2
 8005326:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005328:	4b2b      	ldr	r3, [pc, #172]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800532a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800532c:	f023 0220 	bic.w	r2, r3, #32
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	699b      	ldr	r3, [r3, #24]
 8005334:	4928      	ldr	r1, [pc, #160]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005336:	4313      	orrs	r3, r2
 8005338:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800533a:	4b27      	ldr	r3, [pc, #156]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800533c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800533e:	4a26      	ldr	r2, [pc, #152]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005340:	f023 0310 	bic.w	r3, r3, #16
 8005344:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005346:	4b24      	ldr	r3, [pc, #144]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005348:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800534a:	4b24      	ldr	r3, [pc, #144]	; (80053dc <RCCEx_PLL2_Config+0x160>)
 800534c:	4013      	ands	r3, r2
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	69d2      	ldr	r2, [r2, #28]
 8005352:	00d2      	lsls	r2, r2, #3
 8005354:	4920      	ldr	r1, [pc, #128]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005356:	4313      	orrs	r3, r2
 8005358:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800535a:	4b1f      	ldr	r3, [pc, #124]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800535c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800535e:	4a1e      	ldr	r2, [pc, #120]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005360:	f043 0310 	orr.w	r3, r3, #16
 8005364:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d106      	bne.n	800537a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800536c:	4b1a      	ldr	r3, [pc, #104]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800536e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005370:	4a19      	ldr	r2, [pc, #100]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005372:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005376:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005378:	e00f      	b.n	800539a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	2b01      	cmp	r3, #1
 800537e:	d106      	bne.n	800538e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005380:	4b15      	ldr	r3, [pc, #84]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005384:	4a14      	ldr	r2, [pc, #80]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005386:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800538a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800538c:	e005      	b.n	800539a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800538e:	4b12      	ldr	r3, [pc, #72]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005392:	4a11      	ldr	r2, [pc, #68]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005394:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005398:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800539a:	4b0f      	ldr	r3, [pc, #60]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a0e      	ldr	r2, [pc, #56]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 80053a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80053a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053a6:	f7fc f80b 	bl	80013c0 <HAL_GetTick>
 80053aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80053ac:	e008      	b.n	80053c0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80053ae:	f7fc f807 	bl	80013c0 <HAL_GetTick>
 80053b2:	4602      	mov	r2, r0
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	1ad3      	subs	r3, r2, r3
 80053b8:	2b02      	cmp	r3, #2
 80053ba:	d901      	bls.n	80053c0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80053bc:	2303      	movs	r3, #3
 80053be:	e006      	b.n	80053ce <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80053c0:	4b05      	ldr	r3, [pc, #20]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d0f0      	beq.n	80053ae <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80053cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3710      	adds	r7, #16
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	58024400 	.word	0x58024400
 80053dc:	ffff0007 	.word	0xffff0007

080053e0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80053ea:	2300      	movs	r3, #0
 80053ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80053ee:	4b53      	ldr	r3, [pc, #332]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80053f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053f2:	f003 0303 	and.w	r3, r3, #3
 80053f6:	2b03      	cmp	r3, #3
 80053f8:	d101      	bne.n	80053fe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e099      	b.n	8005532 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80053fe:	4b4f      	ldr	r3, [pc, #316]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a4e      	ldr	r2, [pc, #312]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005404:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005408:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800540a:	f7fb ffd9 	bl	80013c0 <HAL_GetTick>
 800540e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005410:	e008      	b.n	8005424 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005412:	f7fb ffd5 	bl	80013c0 <HAL_GetTick>
 8005416:	4602      	mov	r2, r0
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	2b02      	cmp	r3, #2
 800541e:	d901      	bls.n	8005424 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e086      	b.n	8005532 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005424:	4b45      	ldr	r3, [pc, #276]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1f0      	bne.n	8005412 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005430:	4b42      	ldr	r3, [pc, #264]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005434:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	051b      	lsls	r3, r3, #20
 800543e:	493f      	ldr	r1, [pc, #252]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005440:	4313      	orrs	r3, r2
 8005442:	628b      	str	r3, [r1, #40]	; 0x28
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	3b01      	subs	r3, #1
 800544a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	3b01      	subs	r3, #1
 8005454:	025b      	lsls	r3, r3, #9
 8005456:	b29b      	uxth	r3, r3
 8005458:	431a      	orrs	r2, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	3b01      	subs	r3, #1
 8005460:	041b      	lsls	r3, r3, #16
 8005462:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005466:	431a      	orrs	r2, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	691b      	ldr	r3, [r3, #16]
 800546c:	3b01      	subs	r3, #1
 800546e:	061b      	lsls	r3, r3, #24
 8005470:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005474:	4931      	ldr	r1, [pc, #196]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005476:	4313      	orrs	r3, r2
 8005478:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800547a:	4b30      	ldr	r3, [pc, #192]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 800547c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	492d      	ldr	r1, [pc, #180]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005488:	4313      	orrs	r3, r2
 800548a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800548c:	4b2b      	ldr	r3, [pc, #172]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 800548e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005490:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	699b      	ldr	r3, [r3, #24]
 8005498:	4928      	ldr	r1, [pc, #160]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 800549a:	4313      	orrs	r3, r2
 800549c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800549e:	4b27      	ldr	r3, [pc, #156]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054a2:	4a26      	ldr	r2, [pc, #152]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054a8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80054aa:	4b24      	ldr	r3, [pc, #144]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054ae:	4b24      	ldr	r3, [pc, #144]	; (8005540 <RCCEx_PLL3_Config+0x160>)
 80054b0:	4013      	ands	r3, r2
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	69d2      	ldr	r2, [r2, #28]
 80054b6:	00d2      	lsls	r2, r2, #3
 80054b8:	4920      	ldr	r1, [pc, #128]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054ba:	4313      	orrs	r3, r2
 80054bc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80054be:	4b1f      	ldr	r3, [pc, #124]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054c2:	4a1e      	ldr	r2, [pc, #120]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054c8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d106      	bne.n	80054de <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80054d0:	4b1a      	ldr	r3, [pc, #104]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054d4:	4a19      	ldr	r2, [pc, #100]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054d6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80054da:	62d3      	str	r3, [r2, #44]	; 0x2c
 80054dc:	e00f      	b.n	80054fe <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d106      	bne.n	80054f2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80054e4:	4b15      	ldr	r3, [pc, #84]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e8:	4a14      	ldr	r2, [pc, #80]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054ea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80054ee:	62d3      	str	r3, [r2, #44]	; 0x2c
 80054f0:	e005      	b.n	80054fe <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80054f2:	4b12      	ldr	r3, [pc, #72]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f6:	4a11      	ldr	r2, [pc, #68]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80054fc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80054fe:	4b0f      	ldr	r3, [pc, #60]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a0e      	ldr	r2, [pc, #56]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005508:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800550a:	f7fb ff59 	bl	80013c0 <HAL_GetTick>
 800550e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005510:	e008      	b.n	8005524 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005512:	f7fb ff55 	bl	80013c0 <HAL_GetTick>
 8005516:	4602      	mov	r2, r0
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	2b02      	cmp	r3, #2
 800551e:	d901      	bls.n	8005524 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e006      	b.n	8005532 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005524:	4b05      	ldr	r3, [pc, #20]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d0f0      	beq.n	8005512 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005530:	7bfb      	ldrb	r3, [r7, #15]
}
 8005532:	4618      	mov	r0, r3
 8005534:	3710      	adds	r7, #16
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	58024400 	.word	0x58024400
 8005540:	ffff0007 	.word	0xffff0007

08005544 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d101      	bne.n	8005556 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e042      	b.n	80055dc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800555c:	2b00      	cmp	r3, #0
 800555e:	d106      	bne.n	800556e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f7fb fe13 	bl	8001194 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2224      	movs	r2, #36	; 0x24
 8005572:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f022 0201 	bic.w	r2, r2, #1
 8005584:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 f82c 	bl	80055e4 <UART_SetConfig>
 800558c:	4603      	mov	r3, r0
 800558e:	2b01      	cmp	r3, #1
 8005590:	d101      	bne.n	8005596 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e022      	b.n	80055dc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800559a:	2b00      	cmp	r3, #0
 800559c:	d002      	beq.n	80055a4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 fe7e 	bl	80062a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	685a      	ldr	r2, [r3, #4]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80055b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	689a      	ldr	r2, [r3, #8]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80055c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f042 0201 	orr.w	r2, r2, #1
 80055d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f000 ff05 	bl	80063e4 <UART_CheckIdleState>
 80055da:	4603      	mov	r3, r0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3708      	adds	r7, #8
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055e4:	b5b0      	push	{r4, r5, r7, lr}
 80055e6:	b08e      	sub	sp, #56	; 0x38
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055ec:	2300      	movs	r3, #0
 80055ee:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	689a      	ldr	r2, [r3, #8]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	431a      	orrs	r2, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	695b      	ldr	r3, [r3, #20]
 8005600:	431a      	orrs	r2, r3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	69db      	ldr	r3, [r3, #28]
 8005606:	4313      	orrs	r3, r2
 8005608:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	4bbf      	ldr	r3, [pc, #764]	; (8005910 <UART_SetConfig+0x32c>)
 8005612:	4013      	ands	r3, r2
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	6812      	ldr	r2, [r2, #0]
 8005618:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800561a:	430b      	orrs	r3, r1
 800561c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	68da      	ldr	r2, [r3, #12]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	430a      	orrs	r2, r1
 8005632:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	699b      	ldr	r3, [r3, #24]
 8005638:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4ab5      	ldr	r2, [pc, #724]	; (8005914 <UART_SetConfig+0x330>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d004      	beq.n	800564e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6a1b      	ldr	r3, [r3, #32]
 8005648:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800564a:	4313      	orrs	r3, r2
 800564c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	689a      	ldr	r2, [r3, #8]
 8005654:	4bb0      	ldr	r3, [pc, #704]	; (8005918 <UART_SetConfig+0x334>)
 8005656:	4013      	ands	r3, r2
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	6812      	ldr	r2, [r2, #0]
 800565c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800565e:	430b      	orrs	r3, r1
 8005660:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005668:	f023 010f 	bic.w	r1, r3, #15
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	430a      	orrs	r2, r1
 8005676:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4aa7      	ldr	r2, [pc, #668]	; (800591c <UART_SetConfig+0x338>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d176      	bne.n	8005770 <UART_SetConfig+0x18c>
 8005682:	4ba7      	ldr	r3, [pc, #668]	; (8005920 <UART_SetConfig+0x33c>)
 8005684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005686:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800568a:	2b28      	cmp	r3, #40	; 0x28
 800568c:	d86c      	bhi.n	8005768 <UART_SetConfig+0x184>
 800568e:	a201      	add	r2, pc, #4	; (adr r2, 8005694 <UART_SetConfig+0xb0>)
 8005690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005694:	08005739 	.word	0x08005739
 8005698:	08005769 	.word	0x08005769
 800569c:	08005769 	.word	0x08005769
 80056a0:	08005769 	.word	0x08005769
 80056a4:	08005769 	.word	0x08005769
 80056a8:	08005769 	.word	0x08005769
 80056ac:	08005769 	.word	0x08005769
 80056b0:	08005769 	.word	0x08005769
 80056b4:	08005741 	.word	0x08005741
 80056b8:	08005769 	.word	0x08005769
 80056bc:	08005769 	.word	0x08005769
 80056c0:	08005769 	.word	0x08005769
 80056c4:	08005769 	.word	0x08005769
 80056c8:	08005769 	.word	0x08005769
 80056cc:	08005769 	.word	0x08005769
 80056d0:	08005769 	.word	0x08005769
 80056d4:	08005749 	.word	0x08005749
 80056d8:	08005769 	.word	0x08005769
 80056dc:	08005769 	.word	0x08005769
 80056e0:	08005769 	.word	0x08005769
 80056e4:	08005769 	.word	0x08005769
 80056e8:	08005769 	.word	0x08005769
 80056ec:	08005769 	.word	0x08005769
 80056f0:	08005769 	.word	0x08005769
 80056f4:	08005751 	.word	0x08005751
 80056f8:	08005769 	.word	0x08005769
 80056fc:	08005769 	.word	0x08005769
 8005700:	08005769 	.word	0x08005769
 8005704:	08005769 	.word	0x08005769
 8005708:	08005769 	.word	0x08005769
 800570c:	08005769 	.word	0x08005769
 8005710:	08005769 	.word	0x08005769
 8005714:	08005759 	.word	0x08005759
 8005718:	08005769 	.word	0x08005769
 800571c:	08005769 	.word	0x08005769
 8005720:	08005769 	.word	0x08005769
 8005724:	08005769 	.word	0x08005769
 8005728:	08005769 	.word	0x08005769
 800572c:	08005769 	.word	0x08005769
 8005730:	08005769 	.word	0x08005769
 8005734:	08005761 	.word	0x08005761
 8005738:	2301      	movs	r3, #1
 800573a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800573e:	e326      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005740:	2304      	movs	r3, #4
 8005742:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005746:	e322      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005748:	2308      	movs	r3, #8
 800574a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800574e:	e31e      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005750:	2310      	movs	r3, #16
 8005752:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005756:	e31a      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005758:	2320      	movs	r3, #32
 800575a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800575e:	e316      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005760:	2340      	movs	r3, #64	; 0x40
 8005762:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005766:	e312      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005768:	2380      	movs	r3, #128	; 0x80
 800576a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800576e:	e30e      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a6b      	ldr	r2, [pc, #428]	; (8005924 <UART_SetConfig+0x340>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d130      	bne.n	80057dc <UART_SetConfig+0x1f8>
 800577a:	4b69      	ldr	r3, [pc, #420]	; (8005920 <UART_SetConfig+0x33c>)
 800577c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800577e:	f003 0307 	and.w	r3, r3, #7
 8005782:	2b05      	cmp	r3, #5
 8005784:	d826      	bhi.n	80057d4 <UART_SetConfig+0x1f0>
 8005786:	a201      	add	r2, pc, #4	; (adr r2, 800578c <UART_SetConfig+0x1a8>)
 8005788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800578c:	080057a5 	.word	0x080057a5
 8005790:	080057ad 	.word	0x080057ad
 8005794:	080057b5 	.word	0x080057b5
 8005798:	080057bd 	.word	0x080057bd
 800579c:	080057c5 	.word	0x080057c5
 80057a0:	080057cd 	.word	0x080057cd
 80057a4:	2300      	movs	r3, #0
 80057a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057aa:	e2f0      	b.n	8005d8e <UART_SetConfig+0x7aa>
 80057ac:	2304      	movs	r3, #4
 80057ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057b2:	e2ec      	b.n	8005d8e <UART_SetConfig+0x7aa>
 80057b4:	2308      	movs	r3, #8
 80057b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057ba:	e2e8      	b.n	8005d8e <UART_SetConfig+0x7aa>
 80057bc:	2310      	movs	r3, #16
 80057be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057c2:	e2e4      	b.n	8005d8e <UART_SetConfig+0x7aa>
 80057c4:	2320      	movs	r3, #32
 80057c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057ca:	e2e0      	b.n	8005d8e <UART_SetConfig+0x7aa>
 80057cc:	2340      	movs	r3, #64	; 0x40
 80057ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057d2:	e2dc      	b.n	8005d8e <UART_SetConfig+0x7aa>
 80057d4:	2380      	movs	r3, #128	; 0x80
 80057d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057da:	e2d8      	b.n	8005d8e <UART_SetConfig+0x7aa>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a51      	ldr	r2, [pc, #324]	; (8005928 <UART_SetConfig+0x344>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d130      	bne.n	8005848 <UART_SetConfig+0x264>
 80057e6:	4b4e      	ldr	r3, [pc, #312]	; (8005920 <UART_SetConfig+0x33c>)
 80057e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ea:	f003 0307 	and.w	r3, r3, #7
 80057ee:	2b05      	cmp	r3, #5
 80057f0:	d826      	bhi.n	8005840 <UART_SetConfig+0x25c>
 80057f2:	a201      	add	r2, pc, #4	; (adr r2, 80057f8 <UART_SetConfig+0x214>)
 80057f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f8:	08005811 	.word	0x08005811
 80057fc:	08005819 	.word	0x08005819
 8005800:	08005821 	.word	0x08005821
 8005804:	08005829 	.word	0x08005829
 8005808:	08005831 	.word	0x08005831
 800580c:	08005839 	.word	0x08005839
 8005810:	2300      	movs	r3, #0
 8005812:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005816:	e2ba      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005818:	2304      	movs	r3, #4
 800581a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800581e:	e2b6      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005820:	2308      	movs	r3, #8
 8005822:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005826:	e2b2      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005828:	2310      	movs	r3, #16
 800582a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800582e:	e2ae      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005830:	2320      	movs	r3, #32
 8005832:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005836:	e2aa      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005838:	2340      	movs	r3, #64	; 0x40
 800583a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800583e:	e2a6      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005840:	2380      	movs	r3, #128	; 0x80
 8005842:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005846:	e2a2      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a37      	ldr	r2, [pc, #220]	; (800592c <UART_SetConfig+0x348>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d130      	bne.n	80058b4 <UART_SetConfig+0x2d0>
 8005852:	4b33      	ldr	r3, [pc, #204]	; (8005920 <UART_SetConfig+0x33c>)
 8005854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005856:	f003 0307 	and.w	r3, r3, #7
 800585a:	2b05      	cmp	r3, #5
 800585c:	d826      	bhi.n	80058ac <UART_SetConfig+0x2c8>
 800585e:	a201      	add	r2, pc, #4	; (adr r2, 8005864 <UART_SetConfig+0x280>)
 8005860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005864:	0800587d 	.word	0x0800587d
 8005868:	08005885 	.word	0x08005885
 800586c:	0800588d 	.word	0x0800588d
 8005870:	08005895 	.word	0x08005895
 8005874:	0800589d 	.word	0x0800589d
 8005878:	080058a5 	.word	0x080058a5
 800587c:	2300      	movs	r3, #0
 800587e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005882:	e284      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005884:	2304      	movs	r3, #4
 8005886:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800588a:	e280      	b.n	8005d8e <UART_SetConfig+0x7aa>
 800588c:	2308      	movs	r3, #8
 800588e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005892:	e27c      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005894:	2310      	movs	r3, #16
 8005896:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800589a:	e278      	b.n	8005d8e <UART_SetConfig+0x7aa>
 800589c:	2320      	movs	r3, #32
 800589e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058a2:	e274      	b.n	8005d8e <UART_SetConfig+0x7aa>
 80058a4:	2340      	movs	r3, #64	; 0x40
 80058a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058aa:	e270      	b.n	8005d8e <UART_SetConfig+0x7aa>
 80058ac:	2380      	movs	r3, #128	; 0x80
 80058ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058b2:	e26c      	b.n	8005d8e <UART_SetConfig+0x7aa>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a1d      	ldr	r2, [pc, #116]	; (8005930 <UART_SetConfig+0x34c>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d142      	bne.n	8005944 <UART_SetConfig+0x360>
 80058be:	4b18      	ldr	r3, [pc, #96]	; (8005920 <UART_SetConfig+0x33c>)
 80058c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058c2:	f003 0307 	and.w	r3, r3, #7
 80058c6:	2b05      	cmp	r3, #5
 80058c8:	d838      	bhi.n	800593c <UART_SetConfig+0x358>
 80058ca:	a201      	add	r2, pc, #4	; (adr r2, 80058d0 <UART_SetConfig+0x2ec>)
 80058cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d0:	080058e9 	.word	0x080058e9
 80058d4:	080058f1 	.word	0x080058f1
 80058d8:	080058f9 	.word	0x080058f9
 80058dc:	08005901 	.word	0x08005901
 80058e0:	08005909 	.word	0x08005909
 80058e4:	08005935 	.word	0x08005935
 80058e8:	2300      	movs	r3, #0
 80058ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058ee:	e24e      	b.n	8005d8e <UART_SetConfig+0x7aa>
 80058f0:	2304      	movs	r3, #4
 80058f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058f6:	e24a      	b.n	8005d8e <UART_SetConfig+0x7aa>
 80058f8:	2308      	movs	r3, #8
 80058fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058fe:	e246      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005900:	2310      	movs	r3, #16
 8005902:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005906:	e242      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005908:	2320      	movs	r3, #32
 800590a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800590e:	e23e      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005910:	cfff69f3 	.word	0xcfff69f3
 8005914:	58000c00 	.word	0x58000c00
 8005918:	11fff4ff 	.word	0x11fff4ff
 800591c:	40011000 	.word	0x40011000
 8005920:	58024400 	.word	0x58024400
 8005924:	40004400 	.word	0x40004400
 8005928:	40004800 	.word	0x40004800
 800592c:	40004c00 	.word	0x40004c00
 8005930:	40005000 	.word	0x40005000
 8005934:	2340      	movs	r3, #64	; 0x40
 8005936:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800593a:	e228      	b.n	8005d8e <UART_SetConfig+0x7aa>
 800593c:	2380      	movs	r3, #128	; 0x80
 800593e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005942:	e224      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4ab1      	ldr	r2, [pc, #708]	; (8005c10 <UART_SetConfig+0x62c>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d176      	bne.n	8005a3c <UART_SetConfig+0x458>
 800594e:	4bb1      	ldr	r3, [pc, #708]	; (8005c14 <UART_SetConfig+0x630>)
 8005950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005952:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005956:	2b28      	cmp	r3, #40	; 0x28
 8005958:	d86c      	bhi.n	8005a34 <UART_SetConfig+0x450>
 800595a:	a201      	add	r2, pc, #4	; (adr r2, 8005960 <UART_SetConfig+0x37c>)
 800595c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005960:	08005a05 	.word	0x08005a05
 8005964:	08005a35 	.word	0x08005a35
 8005968:	08005a35 	.word	0x08005a35
 800596c:	08005a35 	.word	0x08005a35
 8005970:	08005a35 	.word	0x08005a35
 8005974:	08005a35 	.word	0x08005a35
 8005978:	08005a35 	.word	0x08005a35
 800597c:	08005a35 	.word	0x08005a35
 8005980:	08005a0d 	.word	0x08005a0d
 8005984:	08005a35 	.word	0x08005a35
 8005988:	08005a35 	.word	0x08005a35
 800598c:	08005a35 	.word	0x08005a35
 8005990:	08005a35 	.word	0x08005a35
 8005994:	08005a35 	.word	0x08005a35
 8005998:	08005a35 	.word	0x08005a35
 800599c:	08005a35 	.word	0x08005a35
 80059a0:	08005a15 	.word	0x08005a15
 80059a4:	08005a35 	.word	0x08005a35
 80059a8:	08005a35 	.word	0x08005a35
 80059ac:	08005a35 	.word	0x08005a35
 80059b0:	08005a35 	.word	0x08005a35
 80059b4:	08005a35 	.word	0x08005a35
 80059b8:	08005a35 	.word	0x08005a35
 80059bc:	08005a35 	.word	0x08005a35
 80059c0:	08005a1d 	.word	0x08005a1d
 80059c4:	08005a35 	.word	0x08005a35
 80059c8:	08005a35 	.word	0x08005a35
 80059cc:	08005a35 	.word	0x08005a35
 80059d0:	08005a35 	.word	0x08005a35
 80059d4:	08005a35 	.word	0x08005a35
 80059d8:	08005a35 	.word	0x08005a35
 80059dc:	08005a35 	.word	0x08005a35
 80059e0:	08005a25 	.word	0x08005a25
 80059e4:	08005a35 	.word	0x08005a35
 80059e8:	08005a35 	.word	0x08005a35
 80059ec:	08005a35 	.word	0x08005a35
 80059f0:	08005a35 	.word	0x08005a35
 80059f4:	08005a35 	.word	0x08005a35
 80059f8:	08005a35 	.word	0x08005a35
 80059fc:	08005a35 	.word	0x08005a35
 8005a00:	08005a2d 	.word	0x08005a2d
 8005a04:	2301      	movs	r3, #1
 8005a06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a0a:	e1c0      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005a0c:	2304      	movs	r3, #4
 8005a0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a12:	e1bc      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005a14:	2308      	movs	r3, #8
 8005a16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a1a:	e1b8      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005a1c:	2310      	movs	r3, #16
 8005a1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a22:	e1b4      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005a24:	2320      	movs	r3, #32
 8005a26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a2a:	e1b0      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005a2c:	2340      	movs	r3, #64	; 0x40
 8005a2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a32:	e1ac      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005a34:	2380      	movs	r3, #128	; 0x80
 8005a36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a3a:	e1a8      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a75      	ldr	r2, [pc, #468]	; (8005c18 <UART_SetConfig+0x634>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d130      	bne.n	8005aa8 <UART_SetConfig+0x4c4>
 8005a46:	4b73      	ldr	r3, [pc, #460]	; (8005c14 <UART_SetConfig+0x630>)
 8005a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a4a:	f003 0307 	and.w	r3, r3, #7
 8005a4e:	2b05      	cmp	r3, #5
 8005a50:	d826      	bhi.n	8005aa0 <UART_SetConfig+0x4bc>
 8005a52:	a201      	add	r2, pc, #4	; (adr r2, 8005a58 <UART_SetConfig+0x474>)
 8005a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a58:	08005a71 	.word	0x08005a71
 8005a5c:	08005a79 	.word	0x08005a79
 8005a60:	08005a81 	.word	0x08005a81
 8005a64:	08005a89 	.word	0x08005a89
 8005a68:	08005a91 	.word	0x08005a91
 8005a6c:	08005a99 	.word	0x08005a99
 8005a70:	2300      	movs	r3, #0
 8005a72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a76:	e18a      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005a78:	2304      	movs	r3, #4
 8005a7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a7e:	e186      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005a80:	2308      	movs	r3, #8
 8005a82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a86:	e182      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005a88:	2310      	movs	r3, #16
 8005a8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a8e:	e17e      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005a90:	2320      	movs	r3, #32
 8005a92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a96:	e17a      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005a98:	2340      	movs	r3, #64	; 0x40
 8005a9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a9e:	e176      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005aa0:	2380      	movs	r3, #128	; 0x80
 8005aa2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005aa6:	e172      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a5b      	ldr	r2, [pc, #364]	; (8005c1c <UART_SetConfig+0x638>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d130      	bne.n	8005b14 <UART_SetConfig+0x530>
 8005ab2:	4b58      	ldr	r3, [pc, #352]	; (8005c14 <UART_SetConfig+0x630>)
 8005ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ab6:	f003 0307 	and.w	r3, r3, #7
 8005aba:	2b05      	cmp	r3, #5
 8005abc:	d826      	bhi.n	8005b0c <UART_SetConfig+0x528>
 8005abe:	a201      	add	r2, pc, #4	; (adr r2, 8005ac4 <UART_SetConfig+0x4e0>)
 8005ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac4:	08005add 	.word	0x08005add
 8005ac8:	08005ae5 	.word	0x08005ae5
 8005acc:	08005aed 	.word	0x08005aed
 8005ad0:	08005af5 	.word	0x08005af5
 8005ad4:	08005afd 	.word	0x08005afd
 8005ad8:	08005b05 	.word	0x08005b05
 8005adc:	2300      	movs	r3, #0
 8005ade:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ae2:	e154      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005ae4:	2304      	movs	r3, #4
 8005ae6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005aea:	e150      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005aec:	2308      	movs	r3, #8
 8005aee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005af2:	e14c      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005af4:	2310      	movs	r3, #16
 8005af6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005afa:	e148      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005afc:	2320      	movs	r3, #32
 8005afe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005b02:	e144      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005b04:	2340      	movs	r3, #64	; 0x40
 8005b06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005b0a:	e140      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005b0c:	2380      	movs	r3, #128	; 0x80
 8005b0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005b12:	e13c      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a41      	ldr	r2, [pc, #260]	; (8005c20 <UART_SetConfig+0x63c>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	f040 8082 	bne.w	8005c24 <UART_SetConfig+0x640>
 8005b20:	4b3c      	ldr	r3, [pc, #240]	; (8005c14 <UART_SetConfig+0x630>)
 8005b22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b24:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b28:	2b28      	cmp	r3, #40	; 0x28
 8005b2a:	d86d      	bhi.n	8005c08 <UART_SetConfig+0x624>
 8005b2c:	a201      	add	r2, pc, #4	; (adr r2, 8005b34 <UART_SetConfig+0x550>)
 8005b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b32:	bf00      	nop
 8005b34:	08005bd9 	.word	0x08005bd9
 8005b38:	08005c09 	.word	0x08005c09
 8005b3c:	08005c09 	.word	0x08005c09
 8005b40:	08005c09 	.word	0x08005c09
 8005b44:	08005c09 	.word	0x08005c09
 8005b48:	08005c09 	.word	0x08005c09
 8005b4c:	08005c09 	.word	0x08005c09
 8005b50:	08005c09 	.word	0x08005c09
 8005b54:	08005be1 	.word	0x08005be1
 8005b58:	08005c09 	.word	0x08005c09
 8005b5c:	08005c09 	.word	0x08005c09
 8005b60:	08005c09 	.word	0x08005c09
 8005b64:	08005c09 	.word	0x08005c09
 8005b68:	08005c09 	.word	0x08005c09
 8005b6c:	08005c09 	.word	0x08005c09
 8005b70:	08005c09 	.word	0x08005c09
 8005b74:	08005be9 	.word	0x08005be9
 8005b78:	08005c09 	.word	0x08005c09
 8005b7c:	08005c09 	.word	0x08005c09
 8005b80:	08005c09 	.word	0x08005c09
 8005b84:	08005c09 	.word	0x08005c09
 8005b88:	08005c09 	.word	0x08005c09
 8005b8c:	08005c09 	.word	0x08005c09
 8005b90:	08005c09 	.word	0x08005c09
 8005b94:	08005bf1 	.word	0x08005bf1
 8005b98:	08005c09 	.word	0x08005c09
 8005b9c:	08005c09 	.word	0x08005c09
 8005ba0:	08005c09 	.word	0x08005c09
 8005ba4:	08005c09 	.word	0x08005c09
 8005ba8:	08005c09 	.word	0x08005c09
 8005bac:	08005c09 	.word	0x08005c09
 8005bb0:	08005c09 	.word	0x08005c09
 8005bb4:	08005bf9 	.word	0x08005bf9
 8005bb8:	08005c09 	.word	0x08005c09
 8005bbc:	08005c09 	.word	0x08005c09
 8005bc0:	08005c09 	.word	0x08005c09
 8005bc4:	08005c09 	.word	0x08005c09
 8005bc8:	08005c09 	.word	0x08005c09
 8005bcc:	08005c09 	.word	0x08005c09
 8005bd0:	08005c09 	.word	0x08005c09
 8005bd4:	08005c01 	.word	0x08005c01
 8005bd8:	2301      	movs	r3, #1
 8005bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005bde:	e0d6      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005be0:	2304      	movs	r3, #4
 8005be2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005be6:	e0d2      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005be8:	2308      	movs	r3, #8
 8005bea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005bee:	e0ce      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005bf0:	2310      	movs	r3, #16
 8005bf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005bf6:	e0ca      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005bf8:	2320      	movs	r3, #32
 8005bfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005bfe:	e0c6      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005c00:	2340      	movs	r3, #64	; 0x40
 8005c02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005c06:	e0c2      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005c08:	2380      	movs	r3, #128	; 0x80
 8005c0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005c0e:	e0be      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005c10:	40011400 	.word	0x40011400
 8005c14:	58024400 	.word	0x58024400
 8005c18:	40007800 	.word	0x40007800
 8005c1c:	40007c00 	.word	0x40007c00
 8005c20:	40011800 	.word	0x40011800
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4aad      	ldr	r2, [pc, #692]	; (8005ee0 <UART_SetConfig+0x8fc>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d176      	bne.n	8005d1c <UART_SetConfig+0x738>
 8005c2e:	4bad      	ldr	r3, [pc, #692]	; (8005ee4 <UART_SetConfig+0x900>)
 8005c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c32:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005c36:	2b28      	cmp	r3, #40	; 0x28
 8005c38:	d86c      	bhi.n	8005d14 <UART_SetConfig+0x730>
 8005c3a:	a201      	add	r2, pc, #4	; (adr r2, 8005c40 <UART_SetConfig+0x65c>)
 8005c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c40:	08005ce5 	.word	0x08005ce5
 8005c44:	08005d15 	.word	0x08005d15
 8005c48:	08005d15 	.word	0x08005d15
 8005c4c:	08005d15 	.word	0x08005d15
 8005c50:	08005d15 	.word	0x08005d15
 8005c54:	08005d15 	.word	0x08005d15
 8005c58:	08005d15 	.word	0x08005d15
 8005c5c:	08005d15 	.word	0x08005d15
 8005c60:	08005ced 	.word	0x08005ced
 8005c64:	08005d15 	.word	0x08005d15
 8005c68:	08005d15 	.word	0x08005d15
 8005c6c:	08005d15 	.word	0x08005d15
 8005c70:	08005d15 	.word	0x08005d15
 8005c74:	08005d15 	.word	0x08005d15
 8005c78:	08005d15 	.word	0x08005d15
 8005c7c:	08005d15 	.word	0x08005d15
 8005c80:	08005cf5 	.word	0x08005cf5
 8005c84:	08005d15 	.word	0x08005d15
 8005c88:	08005d15 	.word	0x08005d15
 8005c8c:	08005d15 	.word	0x08005d15
 8005c90:	08005d15 	.word	0x08005d15
 8005c94:	08005d15 	.word	0x08005d15
 8005c98:	08005d15 	.word	0x08005d15
 8005c9c:	08005d15 	.word	0x08005d15
 8005ca0:	08005cfd 	.word	0x08005cfd
 8005ca4:	08005d15 	.word	0x08005d15
 8005ca8:	08005d15 	.word	0x08005d15
 8005cac:	08005d15 	.word	0x08005d15
 8005cb0:	08005d15 	.word	0x08005d15
 8005cb4:	08005d15 	.word	0x08005d15
 8005cb8:	08005d15 	.word	0x08005d15
 8005cbc:	08005d15 	.word	0x08005d15
 8005cc0:	08005d05 	.word	0x08005d05
 8005cc4:	08005d15 	.word	0x08005d15
 8005cc8:	08005d15 	.word	0x08005d15
 8005ccc:	08005d15 	.word	0x08005d15
 8005cd0:	08005d15 	.word	0x08005d15
 8005cd4:	08005d15 	.word	0x08005d15
 8005cd8:	08005d15 	.word	0x08005d15
 8005cdc:	08005d15 	.word	0x08005d15
 8005ce0:	08005d0d 	.word	0x08005d0d
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005cea:	e050      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005cec:	2304      	movs	r3, #4
 8005cee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005cf2:	e04c      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005cf4:	2308      	movs	r3, #8
 8005cf6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005cfa:	e048      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005cfc:	2310      	movs	r3, #16
 8005cfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d02:	e044      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005d04:	2320      	movs	r3, #32
 8005d06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d0a:	e040      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005d0c:	2340      	movs	r3, #64	; 0x40
 8005d0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d12:	e03c      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005d14:	2380      	movs	r3, #128	; 0x80
 8005d16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d1a:	e038      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a71      	ldr	r2, [pc, #452]	; (8005ee8 <UART_SetConfig+0x904>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d130      	bne.n	8005d88 <UART_SetConfig+0x7a4>
 8005d26:	4b6f      	ldr	r3, [pc, #444]	; (8005ee4 <UART_SetConfig+0x900>)
 8005d28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d2a:	f003 0307 	and.w	r3, r3, #7
 8005d2e:	2b05      	cmp	r3, #5
 8005d30:	d826      	bhi.n	8005d80 <UART_SetConfig+0x79c>
 8005d32:	a201      	add	r2, pc, #4	; (adr r2, 8005d38 <UART_SetConfig+0x754>)
 8005d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d38:	08005d51 	.word	0x08005d51
 8005d3c:	08005d59 	.word	0x08005d59
 8005d40:	08005d61 	.word	0x08005d61
 8005d44:	08005d69 	.word	0x08005d69
 8005d48:	08005d71 	.word	0x08005d71
 8005d4c:	08005d79 	.word	0x08005d79
 8005d50:	2302      	movs	r3, #2
 8005d52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d56:	e01a      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005d58:	2304      	movs	r3, #4
 8005d5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d5e:	e016      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005d60:	2308      	movs	r3, #8
 8005d62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d66:	e012      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005d68:	2310      	movs	r3, #16
 8005d6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d6e:	e00e      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005d70:	2320      	movs	r3, #32
 8005d72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d76:	e00a      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005d78:	2340      	movs	r3, #64	; 0x40
 8005d7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d7e:	e006      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005d80:	2380      	movs	r3, #128	; 0x80
 8005d82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d86:	e002      	b.n	8005d8e <UART_SetConfig+0x7aa>
 8005d88:	2380      	movs	r3, #128	; 0x80
 8005d8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a55      	ldr	r2, [pc, #340]	; (8005ee8 <UART_SetConfig+0x904>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	f040 80f0 	bne.w	8005f7a <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d9a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005d9e:	2b20      	cmp	r3, #32
 8005da0:	dc46      	bgt.n	8005e30 <UART_SetConfig+0x84c>
 8005da2:	2b02      	cmp	r3, #2
 8005da4:	db75      	blt.n	8005e92 <UART_SetConfig+0x8ae>
 8005da6:	3b02      	subs	r3, #2
 8005da8:	2b1e      	cmp	r3, #30
 8005daa:	d872      	bhi.n	8005e92 <UART_SetConfig+0x8ae>
 8005dac:	a201      	add	r2, pc, #4	; (adr r2, 8005db4 <UART_SetConfig+0x7d0>)
 8005dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db2:	bf00      	nop
 8005db4:	08005e37 	.word	0x08005e37
 8005db8:	08005e93 	.word	0x08005e93
 8005dbc:	08005e3f 	.word	0x08005e3f
 8005dc0:	08005e93 	.word	0x08005e93
 8005dc4:	08005e93 	.word	0x08005e93
 8005dc8:	08005e93 	.word	0x08005e93
 8005dcc:	08005e4f 	.word	0x08005e4f
 8005dd0:	08005e93 	.word	0x08005e93
 8005dd4:	08005e93 	.word	0x08005e93
 8005dd8:	08005e93 	.word	0x08005e93
 8005ddc:	08005e93 	.word	0x08005e93
 8005de0:	08005e93 	.word	0x08005e93
 8005de4:	08005e93 	.word	0x08005e93
 8005de8:	08005e93 	.word	0x08005e93
 8005dec:	08005e5f 	.word	0x08005e5f
 8005df0:	08005e93 	.word	0x08005e93
 8005df4:	08005e93 	.word	0x08005e93
 8005df8:	08005e93 	.word	0x08005e93
 8005dfc:	08005e93 	.word	0x08005e93
 8005e00:	08005e93 	.word	0x08005e93
 8005e04:	08005e93 	.word	0x08005e93
 8005e08:	08005e93 	.word	0x08005e93
 8005e0c:	08005e93 	.word	0x08005e93
 8005e10:	08005e93 	.word	0x08005e93
 8005e14:	08005e93 	.word	0x08005e93
 8005e18:	08005e93 	.word	0x08005e93
 8005e1c:	08005e93 	.word	0x08005e93
 8005e20:	08005e93 	.word	0x08005e93
 8005e24:	08005e93 	.word	0x08005e93
 8005e28:	08005e93 	.word	0x08005e93
 8005e2c:	08005e85 	.word	0x08005e85
 8005e30:	2b40      	cmp	r3, #64	; 0x40
 8005e32:	d02a      	beq.n	8005e8a <UART_SetConfig+0x8a6>
 8005e34:	e02d      	b.n	8005e92 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005e36:	f7fe ff63 	bl	8004d00 <HAL_RCCEx_GetD3PCLK1Freq>
 8005e3a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005e3c:	e02f      	b.n	8005e9e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e3e:	f107 0314 	add.w	r3, r7, #20
 8005e42:	4618      	mov	r0, r3
 8005e44:	f7fe ff72 	bl	8004d2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005e4c:	e027      	b.n	8005e9e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e4e:	f107 0308 	add.w	r3, r7, #8
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7ff f8be 	bl	8004fd4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005e5c:	e01f      	b.n	8005e9e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e5e:	4b21      	ldr	r3, [pc, #132]	; (8005ee4 <UART_SetConfig+0x900>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0320 	and.w	r3, r3, #32
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d009      	beq.n	8005e7e <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005e6a:	4b1e      	ldr	r3, [pc, #120]	; (8005ee4 <UART_SetConfig+0x900>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	08db      	lsrs	r3, r3, #3
 8005e70:	f003 0303 	and.w	r3, r3, #3
 8005e74:	4a1d      	ldr	r2, [pc, #116]	; (8005eec <UART_SetConfig+0x908>)
 8005e76:	fa22 f303 	lsr.w	r3, r2, r3
 8005e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005e7c:	e00f      	b.n	8005e9e <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 8005e7e:	4b1b      	ldr	r3, [pc, #108]	; (8005eec <UART_SetConfig+0x908>)
 8005e80:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005e82:	e00c      	b.n	8005e9e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005e84:	4b1a      	ldr	r3, [pc, #104]	; (8005ef0 <UART_SetConfig+0x90c>)
 8005e86:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005e88:	e009      	b.n	8005e9e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005e90:	e005      	b.n	8005e9e <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 8005e92:	2300      	movs	r3, #0
 8005e94:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8005e9c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	f000 81e6 	beq.w	8006272 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eaa:	4a12      	ldr	r2, [pc, #72]	; (8005ef4 <UART_SetConfig+0x910>)
 8005eac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005eb0:	461a      	mov	r2, r3
 8005eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8005eb8:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	685a      	ldr	r2, [r3, #4]
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	005b      	lsls	r3, r3, #1
 8005ec2:	4413      	add	r3, r2
 8005ec4:	6a3a      	ldr	r2, [r7, #32]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d305      	bcc.n	8005ed6 <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ed0:	6a3a      	ldr	r2, [r7, #32]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d910      	bls.n	8005ef8 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005edc:	e1c9      	b.n	8006272 <UART_SetConfig+0xc8e>
 8005ede:	bf00      	nop
 8005ee0:	40011c00 	.word	0x40011c00
 8005ee4:	58024400 	.word	0x58024400
 8005ee8:	58000c00 	.word	0x58000c00
 8005eec:	03d09000 	.word	0x03d09000
 8005ef0:	003d0900 	.word	0x003d0900
 8005ef4:	08007158 	.word	0x08007158
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005efa:	4618      	mov	r0, r3
 8005efc:	f04f 0100 	mov.w	r1, #0
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f04:	4ac1      	ldr	r2, [pc, #772]	; (800620c <UART_SetConfig+0xc28>)
 8005f06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f0a:	b29a      	uxth	r2, r3
 8005f0c:	f04f 0300 	mov.w	r3, #0
 8005f10:	f7fa fa3e 	bl	8000390 <__aeabi_uldivmod>
 8005f14:	4602      	mov	r2, r0
 8005f16:	460b      	mov	r3, r1
 8005f18:	4610      	mov	r0, r2
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	f04f 0200 	mov.w	r2, #0
 8005f20:	f04f 0300 	mov.w	r3, #0
 8005f24:	020b      	lsls	r3, r1, #8
 8005f26:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005f2a:	0202      	lsls	r2, r0, #8
 8005f2c:	6879      	ldr	r1, [r7, #4]
 8005f2e:	6849      	ldr	r1, [r1, #4]
 8005f30:	0849      	lsrs	r1, r1, #1
 8005f32:	4608      	mov	r0, r1
 8005f34:	f04f 0100 	mov.w	r1, #0
 8005f38:	1814      	adds	r4, r2, r0
 8005f3a:	eb43 0501 	adc.w	r5, r3, r1
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	461a      	mov	r2, r3
 8005f44:	f04f 0300 	mov.w	r3, #0
 8005f48:	4620      	mov	r0, r4
 8005f4a:	4629      	mov	r1, r5
 8005f4c:	f7fa fa20 	bl	8000390 <__aeabi_uldivmod>
 8005f50:	4602      	mov	r2, r0
 8005f52:	460b      	mov	r3, r1
 8005f54:	4613      	mov	r3, r2
 8005f56:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f5a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f5e:	d308      	bcc.n	8005f72 <UART_SetConfig+0x98e>
 8005f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f66:	d204      	bcs.n	8005f72 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f6e:	60da      	str	r2, [r3, #12]
 8005f70:	e17f      	b.n	8006272 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005f78:	e17b      	b.n	8006272 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	69db      	ldr	r3, [r3, #28]
 8005f7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f82:	f040 80bd 	bne.w	8006100 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 8005f86:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005f8a:	2b20      	cmp	r3, #32
 8005f8c:	dc48      	bgt.n	8006020 <UART_SetConfig+0xa3c>
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	db7b      	blt.n	800608a <UART_SetConfig+0xaa6>
 8005f92:	2b20      	cmp	r3, #32
 8005f94:	d879      	bhi.n	800608a <UART_SetConfig+0xaa6>
 8005f96:	a201      	add	r2, pc, #4	; (adr r2, 8005f9c <UART_SetConfig+0x9b8>)
 8005f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f9c:	08006027 	.word	0x08006027
 8005fa0:	0800602f 	.word	0x0800602f
 8005fa4:	0800608b 	.word	0x0800608b
 8005fa8:	0800608b 	.word	0x0800608b
 8005fac:	08006037 	.word	0x08006037
 8005fb0:	0800608b 	.word	0x0800608b
 8005fb4:	0800608b 	.word	0x0800608b
 8005fb8:	0800608b 	.word	0x0800608b
 8005fbc:	08006047 	.word	0x08006047
 8005fc0:	0800608b 	.word	0x0800608b
 8005fc4:	0800608b 	.word	0x0800608b
 8005fc8:	0800608b 	.word	0x0800608b
 8005fcc:	0800608b 	.word	0x0800608b
 8005fd0:	0800608b 	.word	0x0800608b
 8005fd4:	0800608b 	.word	0x0800608b
 8005fd8:	0800608b 	.word	0x0800608b
 8005fdc:	08006057 	.word	0x08006057
 8005fe0:	0800608b 	.word	0x0800608b
 8005fe4:	0800608b 	.word	0x0800608b
 8005fe8:	0800608b 	.word	0x0800608b
 8005fec:	0800608b 	.word	0x0800608b
 8005ff0:	0800608b 	.word	0x0800608b
 8005ff4:	0800608b 	.word	0x0800608b
 8005ff8:	0800608b 	.word	0x0800608b
 8005ffc:	0800608b 	.word	0x0800608b
 8006000:	0800608b 	.word	0x0800608b
 8006004:	0800608b 	.word	0x0800608b
 8006008:	0800608b 	.word	0x0800608b
 800600c:	0800608b 	.word	0x0800608b
 8006010:	0800608b 	.word	0x0800608b
 8006014:	0800608b 	.word	0x0800608b
 8006018:	0800608b 	.word	0x0800608b
 800601c:	0800607d 	.word	0x0800607d
 8006020:	2b40      	cmp	r3, #64	; 0x40
 8006022:	d02e      	beq.n	8006082 <UART_SetConfig+0xa9e>
 8006024:	e031      	b.n	800608a <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006026:	f7fd ff33 	bl	8003e90 <HAL_RCC_GetPCLK1Freq>
 800602a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800602c:	e033      	b.n	8006096 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800602e:	f7fd ff45 	bl	8003ebc <HAL_RCC_GetPCLK2Freq>
 8006032:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006034:	e02f      	b.n	8006096 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006036:	f107 0314 	add.w	r3, r7, #20
 800603a:	4618      	mov	r0, r3
 800603c:	f7fe fe76 	bl	8004d2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006040:	69bb      	ldr	r3, [r7, #24]
 8006042:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006044:	e027      	b.n	8006096 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006046:	f107 0308 	add.w	r3, r7, #8
 800604a:	4618      	mov	r0, r3
 800604c:	f7fe ffc2 	bl	8004fd4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006054:	e01f      	b.n	8006096 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006056:	4b6e      	ldr	r3, [pc, #440]	; (8006210 <UART_SetConfig+0xc2c>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0320 	and.w	r3, r3, #32
 800605e:	2b00      	cmp	r3, #0
 8006060:	d009      	beq.n	8006076 <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006062:	4b6b      	ldr	r3, [pc, #428]	; (8006210 <UART_SetConfig+0xc2c>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	08db      	lsrs	r3, r3, #3
 8006068:	f003 0303 	and.w	r3, r3, #3
 800606c:	4a69      	ldr	r2, [pc, #420]	; (8006214 <UART_SetConfig+0xc30>)
 800606e:	fa22 f303 	lsr.w	r3, r2, r3
 8006072:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006074:	e00f      	b.n	8006096 <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 8006076:	4b67      	ldr	r3, [pc, #412]	; (8006214 <UART_SetConfig+0xc30>)
 8006078:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800607a:	e00c      	b.n	8006096 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800607c:	4b66      	ldr	r3, [pc, #408]	; (8006218 <UART_SetConfig+0xc34>)
 800607e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006080:	e009      	b.n	8006096 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006082:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006086:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006088:	e005      	b.n	8006096 <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 800608a:	2300      	movs	r3, #0
 800608c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006094:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006098:	2b00      	cmp	r3, #0
 800609a:	f000 80ea 	beq.w	8006272 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a2:	4a5a      	ldr	r2, [pc, #360]	; (800620c <UART_SetConfig+0xc28>)
 80060a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060a8:	461a      	mov	r2, r3
 80060aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80060b0:	005a      	lsls	r2, r3, #1
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	085b      	lsrs	r3, r3, #1
 80060b8:	441a      	add	r2, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	fbb2 f3f3 	udiv	r3, r2, r3
 80060c2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060c6:	2b0f      	cmp	r3, #15
 80060c8:	d916      	bls.n	80060f8 <UART_SetConfig+0xb14>
 80060ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060d0:	d212      	bcs.n	80060f8 <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	f023 030f 	bic.w	r3, r3, #15
 80060da:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060de:	085b      	lsrs	r3, r3, #1
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	f003 0307 	and.w	r3, r3, #7
 80060e6:	b29a      	uxth	r2, r3
 80060e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80060ea:	4313      	orrs	r3, r2
 80060ec:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80060f4:	60da      	str	r2, [r3, #12]
 80060f6:	e0bc      	b.n	8006272 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80060fe:	e0b8      	b.n	8006272 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006100:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006104:	2b20      	cmp	r3, #32
 8006106:	dc4b      	bgt.n	80061a0 <UART_SetConfig+0xbbc>
 8006108:	2b00      	cmp	r3, #0
 800610a:	f2c0 8087 	blt.w	800621c <UART_SetConfig+0xc38>
 800610e:	2b20      	cmp	r3, #32
 8006110:	f200 8084 	bhi.w	800621c <UART_SetConfig+0xc38>
 8006114:	a201      	add	r2, pc, #4	; (adr r2, 800611c <UART_SetConfig+0xb38>)
 8006116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800611a:	bf00      	nop
 800611c:	080061a7 	.word	0x080061a7
 8006120:	080061af 	.word	0x080061af
 8006124:	0800621d 	.word	0x0800621d
 8006128:	0800621d 	.word	0x0800621d
 800612c:	080061b7 	.word	0x080061b7
 8006130:	0800621d 	.word	0x0800621d
 8006134:	0800621d 	.word	0x0800621d
 8006138:	0800621d 	.word	0x0800621d
 800613c:	080061c7 	.word	0x080061c7
 8006140:	0800621d 	.word	0x0800621d
 8006144:	0800621d 	.word	0x0800621d
 8006148:	0800621d 	.word	0x0800621d
 800614c:	0800621d 	.word	0x0800621d
 8006150:	0800621d 	.word	0x0800621d
 8006154:	0800621d 	.word	0x0800621d
 8006158:	0800621d 	.word	0x0800621d
 800615c:	080061d7 	.word	0x080061d7
 8006160:	0800621d 	.word	0x0800621d
 8006164:	0800621d 	.word	0x0800621d
 8006168:	0800621d 	.word	0x0800621d
 800616c:	0800621d 	.word	0x0800621d
 8006170:	0800621d 	.word	0x0800621d
 8006174:	0800621d 	.word	0x0800621d
 8006178:	0800621d 	.word	0x0800621d
 800617c:	0800621d 	.word	0x0800621d
 8006180:	0800621d 	.word	0x0800621d
 8006184:	0800621d 	.word	0x0800621d
 8006188:	0800621d 	.word	0x0800621d
 800618c:	0800621d 	.word	0x0800621d
 8006190:	0800621d 	.word	0x0800621d
 8006194:	0800621d 	.word	0x0800621d
 8006198:	0800621d 	.word	0x0800621d
 800619c:	080061fd 	.word	0x080061fd
 80061a0:	2b40      	cmp	r3, #64	; 0x40
 80061a2:	d02e      	beq.n	8006202 <UART_SetConfig+0xc1e>
 80061a4:	e03a      	b.n	800621c <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061a6:	f7fd fe73 	bl	8003e90 <HAL_RCC_GetPCLK1Freq>
 80061aa:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80061ac:	e03c      	b.n	8006228 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061ae:	f7fd fe85 	bl	8003ebc <HAL_RCC_GetPCLK2Freq>
 80061b2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80061b4:	e038      	b.n	8006228 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80061b6:	f107 0314 	add.w	r3, r7, #20
 80061ba:	4618      	mov	r0, r3
 80061bc:	f7fe fdb6 	bl	8004d2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80061c0:	69bb      	ldr	r3, [r7, #24]
 80061c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80061c4:	e030      	b.n	8006228 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80061c6:	f107 0308 	add.w	r3, r7, #8
 80061ca:	4618      	mov	r0, r3
 80061cc:	f7fe ff02 	bl	8004fd4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80061d4:	e028      	b.n	8006228 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80061d6:	4b0e      	ldr	r3, [pc, #56]	; (8006210 <UART_SetConfig+0xc2c>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f003 0320 	and.w	r3, r3, #32
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d009      	beq.n	80061f6 <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80061e2:	4b0b      	ldr	r3, [pc, #44]	; (8006210 <UART_SetConfig+0xc2c>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	08db      	lsrs	r3, r3, #3
 80061e8:	f003 0303 	and.w	r3, r3, #3
 80061ec:	4a09      	ldr	r2, [pc, #36]	; (8006214 <UART_SetConfig+0xc30>)
 80061ee:	fa22 f303 	lsr.w	r3, r2, r3
 80061f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80061f4:	e018      	b.n	8006228 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 80061f6:	4b07      	ldr	r3, [pc, #28]	; (8006214 <UART_SetConfig+0xc30>)
 80061f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80061fa:	e015      	b.n	8006228 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80061fc:	4b06      	ldr	r3, [pc, #24]	; (8006218 <UART_SetConfig+0xc34>)
 80061fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006200:	e012      	b.n	8006228 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006202:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006206:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006208:	e00e      	b.n	8006228 <UART_SetConfig+0xc44>
 800620a:	bf00      	nop
 800620c:	08007158 	.word	0x08007158
 8006210:	58024400 	.word	0x58024400
 8006214:	03d09000 	.word	0x03d09000
 8006218:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 800621c:	2300      	movs	r3, #0
 800621e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006226:	bf00      	nop
    }

    if (pclk != 0U)
 8006228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800622a:	2b00      	cmp	r3, #0
 800622c:	d021      	beq.n	8006272 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006232:	4a1a      	ldr	r2, [pc, #104]	; (800629c <UART_SetConfig+0xcb8>)
 8006234:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006238:	461a      	mov	r2, r3
 800623a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800623c:	fbb3 f2f2 	udiv	r2, r3, r2
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	085b      	lsrs	r3, r3, #1
 8006246:	441a      	add	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006250:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006254:	2b0f      	cmp	r3, #15
 8006256:	d909      	bls.n	800626c <UART_SetConfig+0xc88>
 8006258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800625a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800625e:	d205      	bcs.n	800626c <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006262:	b29a      	uxth	r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	60da      	str	r2, [r3, #12]
 800626a:	e002      	b.n	8006272 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2201      	movs	r2, #1
 8006276:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2201      	movs	r2, #1
 800627e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800628e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8006292:	4618      	mov	r0, r3
 8006294:	3738      	adds	r7, #56	; 0x38
 8006296:	46bd      	mov	sp, r7
 8006298:	bdb0      	pop	{r4, r5, r7, pc}
 800629a:	bf00      	nop
 800629c:	08007158 	.word	0x08007158

080062a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ac:	f003 0301 	and.w	r3, r3, #1
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d00a      	beq.n	80062ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	430a      	orrs	r2, r1
 80062c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ce:	f003 0302 	and.w	r3, r3, #2
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00a      	beq.n	80062ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	430a      	orrs	r2, r1
 80062ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062f0:	f003 0304 	and.w	r3, r3, #4
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00a      	beq.n	800630e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	430a      	orrs	r2, r1
 800630c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006312:	f003 0308 	and.w	r3, r3, #8
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00a      	beq.n	8006330 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	430a      	orrs	r2, r1
 800632e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006334:	f003 0310 	and.w	r3, r3, #16
 8006338:	2b00      	cmp	r3, #0
 800633a:	d00a      	beq.n	8006352 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	430a      	orrs	r2, r1
 8006350:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006356:	f003 0320 	and.w	r3, r3, #32
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00a      	beq.n	8006374 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	430a      	orrs	r2, r1
 8006372:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800637c:	2b00      	cmp	r3, #0
 800637e:	d01a      	beq.n	80063b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	430a      	orrs	r2, r1
 8006394:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800639a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800639e:	d10a      	bne.n	80063b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	430a      	orrs	r2, r1
 80063b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00a      	beq.n	80063d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	430a      	orrs	r2, r1
 80063d6:	605a      	str	r2, [r3, #4]
  }
}
 80063d8:	bf00      	nop
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b086      	sub	sp, #24
 80063e8:	af02      	add	r7, sp, #8
 80063ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80063f4:	f7fa ffe4 	bl	80013c0 <HAL_GetTick>
 80063f8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0308 	and.w	r3, r3, #8
 8006404:	2b08      	cmp	r3, #8
 8006406:	d10e      	bne.n	8006426 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006408:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800640c:	9300      	str	r3, [sp, #0]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2200      	movs	r2, #0
 8006412:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f82f 	bl	800647a <UART_WaitOnFlagUntilTimeout>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	d001      	beq.n	8006426 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006422:	2303      	movs	r3, #3
 8006424:	e025      	b.n	8006472 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 0304 	and.w	r3, r3, #4
 8006430:	2b04      	cmp	r3, #4
 8006432:	d10e      	bne.n	8006452 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006434:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006438:	9300      	str	r3, [sp, #0]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 f819 	bl	800647a <UART_WaitOnFlagUntilTimeout>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d001      	beq.n	8006452 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800644e:	2303      	movs	r3, #3
 8006450:	e00f      	b.n	8006472 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2220      	movs	r2, #32
 8006456:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2220      	movs	r2, #32
 800645e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006470:	2300      	movs	r3, #0
}
 8006472:	4618      	mov	r0, r3
 8006474:	3710      	adds	r7, #16
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}

0800647a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800647a:	b580      	push	{r7, lr}
 800647c:	b09c      	sub	sp, #112	; 0x70
 800647e:	af00      	add	r7, sp, #0
 8006480:	60f8      	str	r0, [r7, #12]
 8006482:	60b9      	str	r1, [r7, #8]
 8006484:	603b      	str	r3, [r7, #0]
 8006486:	4613      	mov	r3, r2
 8006488:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800648a:	e0a9      	b.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800648c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800648e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006492:	f000 80a5 	beq.w	80065e0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006496:	f7fa ff93 	bl	80013c0 <HAL_GetTick>
 800649a:	4602      	mov	r2, r0
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	1ad3      	subs	r3, r2, r3
 80064a0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d302      	bcc.n	80064ac <UART_WaitOnFlagUntilTimeout+0x32>
 80064a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d140      	bne.n	800652e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064b4:	e853 3f00 	ldrex	r3, [r3]
 80064b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80064ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064bc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80064c0:	667b      	str	r3, [r7, #100]	; 0x64
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	461a      	mov	r2, r3
 80064c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80064ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80064cc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80064d0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80064d2:	e841 2300 	strex	r3, r2, [r1]
 80064d6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80064d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d1e6      	bne.n	80064ac <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	3308      	adds	r3, #8
 80064e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064e8:	e853 3f00 	ldrex	r3, [r3]
 80064ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80064ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064f0:	f023 0301 	bic.w	r3, r3, #1
 80064f4:	663b      	str	r3, [r7, #96]	; 0x60
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	3308      	adds	r3, #8
 80064fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80064fe:	64ba      	str	r2, [r7, #72]	; 0x48
 8006500:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006502:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006504:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006506:	e841 2300 	strex	r3, r2, [r1]
 800650a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800650c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800650e:	2b00      	cmp	r3, #0
 8006510:	d1e5      	bne.n	80064de <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2220      	movs	r2, #32
 8006516:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2220      	movs	r2, #32
 800651e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e069      	b.n	8006602 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f003 0304 	and.w	r3, r3, #4
 8006538:	2b00      	cmp	r3, #0
 800653a:	d051      	beq.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	69db      	ldr	r3, [r3, #28]
 8006542:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006546:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800654a:	d149      	bne.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006554:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800655c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800655e:	e853 3f00 	ldrex	r3, [r3]
 8006562:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006566:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800656a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	461a      	mov	r2, r3
 8006572:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006574:	637b      	str	r3, [r7, #52]	; 0x34
 8006576:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006578:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800657a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800657c:	e841 2300 	strex	r3, r2, [r1]
 8006580:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006584:	2b00      	cmp	r3, #0
 8006586:	d1e6      	bne.n	8006556 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	3308      	adds	r3, #8
 800658e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	e853 3f00 	ldrex	r3, [r3]
 8006596:	613b      	str	r3, [r7, #16]
   return(result);
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	f023 0301 	bic.w	r3, r3, #1
 800659e:	66bb      	str	r3, [r7, #104]	; 0x68
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	3308      	adds	r3, #8
 80065a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80065a8:	623a      	str	r2, [r7, #32]
 80065aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ac:	69f9      	ldr	r1, [r7, #28]
 80065ae:	6a3a      	ldr	r2, [r7, #32]
 80065b0:	e841 2300 	strex	r3, r2, [r1]
 80065b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d1e5      	bne.n	8006588 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2220      	movs	r2, #32
 80065c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2220      	movs	r2, #32
 80065c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2220      	movs	r2, #32
 80065d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80065dc:	2303      	movs	r3, #3
 80065de:	e010      	b.n	8006602 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	69da      	ldr	r2, [r3, #28]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	4013      	ands	r3, r2
 80065ea:	68ba      	ldr	r2, [r7, #8]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	bf0c      	ite	eq
 80065f0:	2301      	moveq	r3, #1
 80065f2:	2300      	movne	r3, #0
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	461a      	mov	r2, r3
 80065f8:	79fb      	ldrb	r3, [r7, #7]
 80065fa:	429a      	cmp	r2, r3
 80065fc:	f43f af46 	beq.w	800648c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3770      	adds	r7, #112	; 0x70
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}

0800660a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800660a:	b480      	push	{r7}
 800660c:	b085      	sub	sp, #20
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006618:	2b01      	cmp	r3, #1
 800661a:	d101      	bne.n	8006620 <HAL_UARTEx_DisableFifoMode+0x16>
 800661c:	2302      	movs	r3, #2
 800661e:	e027      	b.n	8006670 <HAL_UARTEx_DisableFifoMode+0x66>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2224      	movs	r2, #36	; 0x24
 800662c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f022 0201 	bic.w	r2, r2, #1
 8006646:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800664e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	68fa      	ldr	r2, [r7, #12]
 800665c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2220      	movs	r2, #32
 8006662:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800666e:	2300      	movs	r3, #0
}
 8006670:	4618      	mov	r0, r3
 8006672:	3714      	adds	r7, #20
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800668c:	2b01      	cmp	r3, #1
 800668e:	d101      	bne.n	8006694 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006690:	2302      	movs	r3, #2
 8006692:	e02d      	b.n	80066f0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2224      	movs	r2, #36	; 0x24
 80066a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f022 0201 	bic.w	r2, r2, #1
 80066ba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	683a      	ldr	r2, [r7, #0]
 80066cc:	430a      	orrs	r2, r1
 80066ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f000 f84f 	bl	8006774 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	68fa      	ldr	r2, [r7, #12]
 80066dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2220      	movs	r2, #32
 80066e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80066ee:	2300      	movs	r3, #0
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3710      	adds	r7, #16
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b084      	sub	sp, #16
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006708:	2b01      	cmp	r3, #1
 800670a:	d101      	bne.n	8006710 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800670c:	2302      	movs	r3, #2
 800670e:	e02d      	b.n	800676c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2224      	movs	r2, #36	; 0x24
 800671c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	681a      	ldr	r2, [r3, #0]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f022 0201 	bic.w	r2, r2, #1
 8006736:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	683a      	ldr	r2, [r7, #0]
 8006748:	430a      	orrs	r2, r1
 800674a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 f811 	bl	8006774 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2220      	movs	r2, #32
 800675e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006774:	b480      	push	{r7}
 8006776:	b085      	sub	sp, #20
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006780:	2b00      	cmp	r3, #0
 8006782:	d108      	bne.n	8006796 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006794:	e031      	b.n	80067fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006796:	2310      	movs	r3, #16
 8006798:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800679a:	2310      	movs	r3, #16
 800679c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	0e5b      	lsrs	r3, r3, #25
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	f003 0307 	and.w	r3, r3, #7
 80067ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	0f5b      	lsrs	r3, r3, #29
 80067b6:	b2db      	uxtb	r3, r3
 80067b8:	f003 0307 	and.w	r3, r3, #7
 80067bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80067be:	7bbb      	ldrb	r3, [r7, #14]
 80067c0:	7b3a      	ldrb	r2, [r7, #12]
 80067c2:	4911      	ldr	r1, [pc, #68]	; (8006808 <UARTEx_SetNbDataToProcess+0x94>)
 80067c4:	5c8a      	ldrb	r2, [r1, r2]
 80067c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80067ca:	7b3a      	ldrb	r2, [r7, #12]
 80067cc:	490f      	ldr	r1, [pc, #60]	; (800680c <UARTEx_SetNbDataToProcess+0x98>)
 80067ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80067d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80067d4:	b29a      	uxth	r2, r3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80067dc:	7bfb      	ldrb	r3, [r7, #15]
 80067de:	7b7a      	ldrb	r2, [r7, #13]
 80067e0:	4909      	ldr	r1, [pc, #36]	; (8006808 <UARTEx_SetNbDataToProcess+0x94>)
 80067e2:	5c8a      	ldrb	r2, [r1, r2]
 80067e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80067e8:	7b7a      	ldrb	r2, [r7, #13]
 80067ea:	4908      	ldr	r1, [pc, #32]	; (800680c <UARTEx_SetNbDataToProcess+0x98>)
 80067ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80067ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80067f2:	b29a      	uxth	r2, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80067fa:	bf00      	nop
 80067fc:	3714      	adds	r7, #20
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr
 8006806:	bf00      	nop
 8006808:	08007170 	.word	0x08007170
 800680c:	08007178 	.word	0x08007178

08006810 <__errno>:
 8006810:	4b01      	ldr	r3, [pc, #4]	; (8006818 <__errno+0x8>)
 8006812:	6818      	ldr	r0, [r3, #0]
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	24000014 	.word	0x24000014

0800681c <__libc_init_array>:
 800681c:	b570      	push	{r4, r5, r6, lr}
 800681e:	4d0d      	ldr	r5, [pc, #52]	; (8006854 <__libc_init_array+0x38>)
 8006820:	4c0d      	ldr	r4, [pc, #52]	; (8006858 <__libc_init_array+0x3c>)
 8006822:	1b64      	subs	r4, r4, r5
 8006824:	10a4      	asrs	r4, r4, #2
 8006826:	2600      	movs	r6, #0
 8006828:	42a6      	cmp	r6, r4
 800682a:	d109      	bne.n	8006840 <__libc_init_array+0x24>
 800682c:	4d0b      	ldr	r5, [pc, #44]	; (800685c <__libc_init_array+0x40>)
 800682e:	4c0c      	ldr	r4, [pc, #48]	; (8006860 <__libc_init_array+0x44>)
 8006830:	f000 fc4e 	bl	80070d0 <_init>
 8006834:	1b64      	subs	r4, r4, r5
 8006836:	10a4      	asrs	r4, r4, #2
 8006838:	2600      	movs	r6, #0
 800683a:	42a6      	cmp	r6, r4
 800683c:	d105      	bne.n	800684a <__libc_init_array+0x2e>
 800683e:	bd70      	pop	{r4, r5, r6, pc}
 8006840:	f855 3b04 	ldr.w	r3, [r5], #4
 8006844:	4798      	blx	r3
 8006846:	3601      	adds	r6, #1
 8006848:	e7ee      	b.n	8006828 <__libc_init_array+0xc>
 800684a:	f855 3b04 	ldr.w	r3, [r5], #4
 800684e:	4798      	blx	r3
 8006850:	3601      	adds	r6, #1
 8006852:	e7f2      	b.n	800683a <__libc_init_array+0x1e>
 8006854:	0800721c 	.word	0x0800721c
 8006858:	0800721c 	.word	0x0800721c
 800685c:	0800721c 	.word	0x0800721c
 8006860:	08007220 	.word	0x08007220

08006864 <memcpy>:
 8006864:	440a      	add	r2, r1
 8006866:	4291      	cmp	r1, r2
 8006868:	f100 33ff 	add.w	r3, r0, #4294967295
 800686c:	d100      	bne.n	8006870 <memcpy+0xc>
 800686e:	4770      	bx	lr
 8006870:	b510      	push	{r4, lr}
 8006872:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006876:	f803 4f01 	strb.w	r4, [r3, #1]!
 800687a:	4291      	cmp	r1, r2
 800687c:	d1f9      	bne.n	8006872 <memcpy+0xe>
 800687e:	bd10      	pop	{r4, pc}

08006880 <memset>:
 8006880:	4402      	add	r2, r0
 8006882:	4603      	mov	r3, r0
 8006884:	4293      	cmp	r3, r2
 8006886:	d100      	bne.n	800688a <memset+0xa>
 8006888:	4770      	bx	lr
 800688a:	f803 1b01 	strb.w	r1, [r3], #1
 800688e:	e7f9      	b.n	8006884 <memset+0x4>

08006890 <siprintf>:
 8006890:	b40e      	push	{r1, r2, r3}
 8006892:	b500      	push	{lr}
 8006894:	b09c      	sub	sp, #112	; 0x70
 8006896:	ab1d      	add	r3, sp, #116	; 0x74
 8006898:	9002      	str	r0, [sp, #8]
 800689a:	9006      	str	r0, [sp, #24]
 800689c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80068a0:	4809      	ldr	r0, [pc, #36]	; (80068c8 <siprintf+0x38>)
 80068a2:	9107      	str	r1, [sp, #28]
 80068a4:	9104      	str	r1, [sp, #16]
 80068a6:	4909      	ldr	r1, [pc, #36]	; (80068cc <siprintf+0x3c>)
 80068a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80068ac:	9105      	str	r1, [sp, #20]
 80068ae:	6800      	ldr	r0, [r0, #0]
 80068b0:	9301      	str	r3, [sp, #4]
 80068b2:	a902      	add	r1, sp, #8
 80068b4:	f000 f8c4 	bl	8006a40 <_svfiprintf_r>
 80068b8:	9b02      	ldr	r3, [sp, #8]
 80068ba:	2200      	movs	r2, #0
 80068bc:	701a      	strb	r2, [r3, #0]
 80068be:	b01c      	add	sp, #112	; 0x70
 80068c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80068c4:	b003      	add	sp, #12
 80068c6:	4770      	bx	lr
 80068c8:	24000014 	.word	0x24000014
 80068cc:	ffff0208 	.word	0xffff0208

080068d0 <__retarget_lock_acquire_recursive>:
 80068d0:	4770      	bx	lr

080068d2 <__retarget_lock_release_recursive>:
 80068d2:	4770      	bx	lr

080068d4 <_malloc_r>:
 80068d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068d6:	1ccd      	adds	r5, r1, #3
 80068d8:	f025 0503 	bic.w	r5, r5, #3
 80068dc:	3508      	adds	r5, #8
 80068de:	2d0c      	cmp	r5, #12
 80068e0:	bf38      	it	cc
 80068e2:	250c      	movcc	r5, #12
 80068e4:	2d00      	cmp	r5, #0
 80068e6:	4606      	mov	r6, r0
 80068e8:	db01      	blt.n	80068ee <_malloc_r+0x1a>
 80068ea:	42a9      	cmp	r1, r5
 80068ec:	d903      	bls.n	80068f6 <_malloc_r+0x22>
 80068ee:	230c      	movs	r3, #12
 80068f0:	6033      	str	r3, [r6, #0]
 80068f2:	2000      	movs	r0, #0
 80068f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068f6:	f000 fb61 	bl	8006fbc <__malloc_lock>
 80068fa:	4921      	ldr	r1, [pc, #132]	; (8006980 <_malloc_r+0xac>)
 80068fc:	680a      	ldr	r2, [r1, #0]
 80068fe:	4614      	mov	r4, r2
 8006900:	b99c      	cbnz	r4, 800692a <_malloc_r+0x56>
 8006902:	4f20      	ldr	r7, [pc, #128]	; (8006984 <_malloc_r+0xb0>)
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	b923      	cbnz	r3, 8006912 <_malloc_r+0x3e>
 8006908:	4621      	mov	r1, r4
 800690a:	4630      	mov	r0, r6
 800690c:	f000 fb2c 	bl	8006f68 <_sbrk_r>
 8006910:	6038      	str	r0, [r7, #0]
 8006912:	4629      	mov	r1, r5
 8006914:	4630      	mov	r0, r6
 8006916:	f000 fb27 	bl	8006f68 <_sbrk_r>
 800691a:	1c43      	adds	r3, r0, #1
 800691c:	d123      	bne.n	8006966 <_malloc_r+0x92>
 800691e:	230c      	movs	r3, #12
 8006920:	6033      	str	r3, [r6, #0]
 8006922:	4630      	mov	r0, r6
 8006924:	f000 fb50 	bl	8006fc8 <__malloc_unlock>
 8006928:	e7e3      	b.n	80068f2 <_malloc_r+0x1e>
 800692a:	6823      	ldr	r3, [r4, #0]
 800692c:	1b5b      	subs	r3, r3, r5
 800692e:	d417      	bmi.n	8006960 <_malloc_r+0x8c>
 8006930:	2b0b      	cmp	r3, #11
 8006932:	d903      	bls.n	800693c <_malloc_r+0x68>
 8006934:	6023      	str	r3, [r4, #0]
 8006936:	441c      	add	r4, r3
 8006938:	6025      	str	r5, [r4, #0]
 800693a:	e004      	b.n	8006946 <_malloc_r+0x72>
 800693c:	6863      	ldr	r3, [r4, #4]
 800693e:	42a2      	cmp	r2, r4
 8006940:	bf0c      	ite	eq
 8006942:	600b      	streq	r3, [r1, #0]
 8006944:	6053      	strne	r3, [r2, #4]
 8006946:	4630      	mov	r0, r6
 8006948:	f000 fb3e 	bl	8006fc8 <__malloc_unlock>
 800694c:	f104 000b 	add.w	r0, r4, #11
 8006950:	1d23      	adds	r3, r4, #4
 8006952:	f020 0007 	bic.w	r0, r0, #7
 8006956:	1ac2      	subs	r2, r0, r3
 8006958:	d0cc      	beq.n	80068f4 <_malloc_r+0x20>
 800695a:	1a1b      	subs	r3, r3, r0
 800695c:	50a3      	str	r3, [r4, r2]
 800695e:	e7c9      	b.n	80068f4 <_malloc_r+0x20>
 8006960:	4622      	mov	r2, r4
 8006962:	6864      	ldr	r4, [r4, #4]
 8006964:	e7cc      	b.n	8006900 <_malloc_r+0x2c>
 8006966:	1cc4      	adds	r4, r0, #3
 8006968:	f024 0403 	bic.w	r4, r4, #3
 800696c:	42a0      	cmp	r0, r4
 800696e:	d0e3      	beq.n	8006938 <_malloc_r+0x64>
 8006970:	1a21      	subs	r1, r4, r0
 8006972:	4630      	mov	r0, r6
 8006974:	f000 faf8 	bl	8006f68 <_sbrk_r>
 8006978:	3001      	adds	r0, #1
 800697a:	d1dd      	bne.n	8006938 <_malloc_r+0x64>
 800697c:	e7cf      	b.n	800691e <_malloc_r+0x4a>
 800697e:	bf00      	nop
 8006980:	240000a0 	.word	0x240000a0
 8006984:	240000a4 	.word	0x240000a4

08006988 <__ssputs_r>:
 8006988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800698c:	688e      	ldr	r6, [r1, #8]
 800698e:	429e      	cmp	r6, r3
 8006990:	4682      	mov	sl, r0
 8006992:	460c      	mov	r4, r1
 8006994:	4690      	mov	r8, r2
 8006996:	461f      	mov	r7, r3
 8006998:	d838      	bhi.n	8006a0c <__ssputs_r+0x84>
 800699a:	898a      	ldrh	r2, [r1, #12]
 800699c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80069a0:	d032      	beq.n	8006a08 <__ssputs_r+0x80>
 80069a2:	6825      	ldr	r5, [r4, #0]
 80069a4:	6909      	ldr	r1, [r1, #16]
 80069a6:	eba5 0901 	sub.w	r9, r5, r1
 80069aa:	6965      	ldr	r5, [r4, #20]
 80069ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80069b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80069b4:	3301      	adds	r3, #1
 80069b6:	444b      	add	r3, r9
 80069b8:	106d      	asrs	r5, r5, #1
 80069ba:	429d      	cmp	r5, r3
 80069bc:	bf38      	it	cc
 80069be:	461d      	movcc	r5, r3
 80069c0:	0553      	lsls	r3, r2, #21
 80069c2:	d531      	bpl.n	8006a28 <__ssputs_r+0xa0>
 80069c4:	4629      	mov	r1, r5
 80069c6:	f7ff ff85 	bl	80068d4 <_malloc_r>
 80069ca:	4606      	mov	r6, r0
 80069cc:	b950      	cbnz	r0, 80069e4 <__ssputs_r+0x5c>
 80069ce:	230c      	movs	r3, #12
 80069d0:	f8ca 3000 	str.w	r3, [sl]
 80069d4:	89a3      	ldrh	r3, [r4, #12]
 80069d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069da:	81a3      	strh	r3, [r4, #12]
 80069dc:	f04f 30ff 	mov.w	r0, #4294967295
 80069e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069e4:	6921      	ldr	r1, [r4, #16]
 80069e6:	464a      	mov	r2, r9
 80069e8:	f7ff ff3c 	bl	8006864 <memcpy>
 80069ec:	89a3      	ldrh	r3, [r4, #12]
 80069ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80069f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069f6:	81a3      	strh	r3, [r4, #12]
 80069f8:	6126      	str	r6, [r4, #16]
 80069fa:	6165      	str	r5, [r4, #20]
 80069fc:	444e      	add	r6, r9
 80069fe:	eba5 0509 	sub.w	r5, r5, r9
 8006a02:	6026      	str	r6, [r4, #0]
 8006a04:	60a5      	str	r5, [r4, #8]
 8006a06:	463e      	mov	r6, r7
 8006a08:	42be      	cmp	r6, r7
 8006a0a:	d900      	bls.n	8006a0e <__ssputs_r+0x86>
 8006a0c:	463e      	mov	r6, r7
 8006a0e:	4632      	mov	r2, r6
 8006a10:	6820      	ldr	r0, [r4, #0]
 8006a12:	4641      	mov	r1, r8
 8006a14:	f000 fab8 	bl	8006f88 <memmove>
 8006a18:	68a3      	ldr	r3, [r4, #8]
 8006a1a:	6822      	ldr	r2, [r4, #0]
 8006a1c:	1b9b      	subs	r3, r3, r6
 8006a1e:	4432      	add	r2, r6
 8006a20:	60a3      	str	r3, [r4, #8]
 8006a22:	6022      	str	r2, [r4, #0]
 8006a24:	2000      	movs	r0, #0
 8006a26:	e7db      	b.n	80069e0 <__ssputs_r+0x58>
 8006a28:	462a      	mov	r2, r5
 8006a2a:	f000 fb23 	bl	8007074 <_realloc_r>
 8006a2e:	4606      	mov	r6, r0
 8006a30:	2800      	cmp	r0, #0
 8006a32:	d1e1      	bne.n	80069f8 <__ssputs_r+0x70>
 8006a34:	6921      	ldr	r1, [r4, #16]
 8006a36:	4650      	mov	r0, sl
 8006a38:	f000 facc 	bl	8006fd4 <_free_r>
 8006a3c:	e7c7      	b.n	80069ce <__ssputs_r+0x46>
	...

08006a40 <_svfiprintf_r>:
 8006a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a44:	4698      	mov	r8, r3
 8006a46:	898b      	ldrh	r3, [r1, #12]
 8006a48:	061b      	lsls	r3, r3, #24
 8006a4a:	b09d      	sub	sp, #116	; 0x74
 8006a4c:	4607      	mov	r7, r0
 8006a4e:	460d      	mov	r5, r1
 8006a50:	4614      	mov	r4, r2
 8006a52:	d50e      	bpl.n	8006a72 <_svfiprintf_r+0x32>
 8006a54:	690b      	ldr	r3, [r1, #16]
 8006a56:	b963      	cbnz	r3, 8006a72 <_svfiprintf_r+0x32>
 8006a58:	2140      	movs	r1, #64	; 0x40
 8006a5a:	f7ff ff3b 	bl	80068d4 <_malloc_r>
 8006a5e:	6028      	str	r0, [r5, #0]
 8006a60:	6128      	str	r0, [r5, #16]
 8006a62:	b920      	cbnz	r0, 8006a6e <_svfiprintf_r+0x2e>
 8006a64:	230c      	movs	r3, #12
 8006a66:	603b      	str	r3, [r7, #0]
 8006a68:	f04f 30ff 	mov.w	r0, #4294967295
 8006a6c:	e0d1      	b.n	8006c12 <_svfiprintf_r+0x1d2>
 8006a6e:	2340      	movs	r3, #64	; 0x40
 8006a70:	616b      	str	r3, [r5, #20]
 8006a72:	2300      	movs	r3, #0
 8006a74:	9309      	str	r3, [sp, #36]	; 0x24
 8006a76:	2320      	movs	r3, #32
 8006a78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a80:	2330      	movs	r3, #48	; 0x30
 8006a82:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006c2c <_svfiprintf_r+0x1ec>
 8006a86:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a8a:	f04f 0901 	mov.w	r9, #1
 8006a8e:	4623      	mov	r3, r4
 8006a90:	469a      	mov	sl, r3
 8006a92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a96:	b10a      	cbz	r2, 8006a9c <_svfiprintf_r+0x5c>
 8006a98:	2a25      	cmp	r2, #37	; 0x25
 8006a9a:	d1f9      	bne.n	8006a90 <_svfiprintf_r+0x50>
 8006a9c:	ebba 0b04 	subs.w	fp, sl, r4
 8006aa0:	d00b      	beq.n	8006aba <_svfiprintf_r+0x7a>
 8006aa2:	465b      	mov	r3, fp
 8006aa4:	4622      	mov	r2, r4
 8006aa6:	4629      	mov	r1, r5
 8006aa8:	4638      	mov	r0, r7
 8006aaa:	f7ff ff6d 	bl	8006988 <__ssputs_r>
 8006aae:	3001      	adds	r0, #1
 8006ab0:	f000 80aa 	beq.w	8006c08 <_svfiprintf_r+0x1c8>
 8006ab4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ab6:	445a      	add	r2, fp
 8006ab8:	9209      	str	r2, [sp, #36]	; 0x24
 8006aba:	f89a 3000 	ldrb.w	r3, [sl]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	f000 80a2 	beq.w	8006c08 <_svfiprintf_r+0x1c8>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	f04f 32ff 	mov.w	r2, #4294967295
 8006aca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ace:	f10a 0a01 	add.w	sl, sl, #1
 8006ad2:	9304      	str	r3, [sp, #16]
 8006ad4:	9307      	str	r3, [sp, #28]
 8006ad6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ada:	931a      	str	r3, [sp, #104]	; 0x68
 8006adc:	4654      	mov	r4, sl
 8006ade:	2205      	movs	r2, #5
 8006ae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ae4:	4851      	ldr	r0, [pc, #324]	; (8006c2c <_svfiprintf_r+0x1ec>)
 8006ae6:	f7f9 fc03 	bl	80002f0 <memchr>
 8006aea:	9a04      	ldr	r2, [sp, #16]
 8006aec:	b9d8      	cbnz	r0, 8006b26 <_svfiprintf_r+0xe6>
 8006aee:	06d0      	lsls	r0, r2, #27
 8006af0:	bf44      	itt	mi
 8006af2:	2320      	movmi	r3, #32
 8006af4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006af8:	0711      	lsls	r1, r2, #28
 8006afa:	bf44      	itt	mi
 8006afc:	232b      	movmi	r3, #43	; 0x2b
 8006afe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b02:	f89a 3000 	ldrb.w	r3, [sl]
 8006b06:	2b2a      	cmp	r3, #42	; 0x2a
 8006b08:	d015      	beq.n	8006b36 <_svfiprintf_r+0xf6>
 8006b0a:	9a07      	ldr	r2, [sp, #28]
 8006b0c:	4654      	mov	r4, sl
 8006b0e:	2000      	movs	r0, #0
 8006b10:	f04f 0c0a 	mov.w	ip, #10
 8006b14:	4621      	mov	r1, r4
 8006b16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b1a:	3b30      	subs	r3, #48	; 0x30
 8006b1c:	2b09      	cmp	r3, #9
 8006b1e:	d94e      	bls.n	8006bbe <_svfiprintf_r+0x17e>
 8006b20:	b1b0      	cbz	r0, 8006b50 <_svfiprintf_r+0x110>
 8006b22:	9207      	str	r2, [sp, #28]
 8006b24:	e014      	b.n	8006b50 <_svfiprintf_r+0x110>
 8006b26:	eba0 0308 	sub.w	r3, r0, r8
 8006b2a:	fa09 f303 	lsl.w	r3, r9, r3
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	9304      	str	r3, [sp, #16]
 8006b32:	46a2      	mov	sl, r4
 8006b34:	e7d2      	b.n	8006adc <_svfiprintf_r+0x9c>
 8006b36:	9b03      	ldr	r3, [sp, #12]
 8006b38:	1d19      	adds	r1, r3, #4
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	9103      	str	r1, [sp, #12]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	bfbb      	ittet	lt
 8006b42:	425b      	neglt	r3, r3
 8006b44:	f042 0202 	orrlt.w	r2, r2, #2
 8006b48:	9307      	strge	r3, [sp, #28]
 8006b4a:	9307      	strlt	r3, [sp, #28]
 8006b4c:	bfb8      	it	lt
 8006b4e:	9204      	strlt	r2, [sp, #16]
 8006b50:	7823      	ldrb	r3, [r4, #0]
 8006b52:	2b2e      	cmp	r3, #46	; 0x2e
 8006b54:	d10c      	bne.n	8006b70 <_svfiprintf_r+0x130>
 8006b56:	7863      	ldrb	r3, [r4, #1]
 8006b58:	2b2a      	cmp	r3, #42	; 0x2a
 8006b5a:	d135      	bne.n	8006bc8 <_svfiprintf_r+0x188>
 8006b5c:	9b03      	ldr	r3, [sp, #12]
 8006b5e:	1d1a      	adds	r2, r3, #4
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	9203      	str	r2, [sp, #12]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	bfb8      	it	lt
 8006b68:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b6c:	3402      	adds	r4, #2
 8006b6e:	9305      	str	r3, [sp, #20]
 8006b70:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006c3c <_svfiprintf_r+0x1fc>
 8006b74:	7821      	ldrb	r1, [r4, #0]
 8006b76:	2203      	movs	r2, #3
 8006b78:	4650      	mov	r0, sl
 8006b7a:	f7f9 fbb9 	bl	80002f0 <memchr>
 8006b7e:	b140      	cbz	r0, 8006b92 <_svfiprintf_r+0x152>
 8006b80:	2340      	movs	r3, #64	; 0x40
 8006b82:	eba0 000a 	sub.w	r0, r0, sl
 8006b86:	fa03 f000 	lsl.w	r0, r3, r0
 8006b8a:	9b04      	ldr	r3, [sp, #16]
 8006b8c:	4303      	orrs	r3, r0
 8006b8e:	3401      	adds	r4, #1
 8006b90:	9304      	str	r3, [sp, #16]
 8006b92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b96:	4826      	ldr	r0, [pc, #152]	; (8006c30 <_svfiprintf_r+0x1f0>)
 8006b98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b9c:	2206      	movs	r2, #6
 8006b9e:	f7f9 fba7 	bl	80002f0 <memchr>
 8006ba2:	2800      	cmp	r0, #0
 8006ba4:	d038      	beq.n	8006c18 <_svfiprintf_r+0x1d8>
 8006ba6:	4b23      	ldr	r3, [pc, #140]	; (8006c34 <_svfiprintf_r+0x1f4>)
 8006ba8:	bb1b      	cbnz	r3, 8006bf2 <_svfiprintf_r+0x1b2>
 8006baa:	9b03      	ldr	r3, [sp, #12]
 8006bac:	3307      	adds	r3, #7
 8006bae:	f023 0307 	bic.w	r3, r3, #7
 8006bb2:	3308      	adds	r3, #8
 8006bb4:	9303      	str	r3, [sp, #12]
 8006bb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bb8:	4433      	add	r3, r6
 8006bba:	9309      	str	r3, [sp, #36]	; 0x24
 8006bbc:	e767      	b.n	8006a8e <_svfiprintf_r+0x4e>
 8006bbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8006bc2:	460c      	mov	r4, r1
 8006bc4:	2001      	movs	r0, #1
 8006bc6:	e7a5      	b.n	8006b14 <_svfiprintf_r+0xd4>
 8006bc8:	2300      	movs	r3, #0
 8006bca:	3401      	adds	r4, #1
 8006bcc:	9305      	str	r3, [sp, #20]
 8006bce:	4619      	mov	r1, r3
 8006bd0:	f04f 0c0a 	mov.w	ip, #10
 8006bd4:	4620      	mov	r0, r4
 8006bd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bda:	3a30      	subs	r2, #48	; 0x30
 8006bdc:	2a09      	cmp	r2, #9
 8006bde:	d903      	bls.n	8006be8 <_svfiprintf_r+0x1a8>
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d0c5      	beq.n	8006b70 <_svfiprintf_r+0x130>
 8006be4:	9105      	str	r1, [sp, #20]
 8006be6:	e7c3      	b.n	8006b70 <_svfiprintf_r+0x130>
 8006be8:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bec:	4604      	mov	r4, r0
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e7f0      	b.n	8006bd4 <_svfiprintf_r+0x194>
 8006bf2:	ab03      	add	r3, sp, #12
 8006bf4:	9300      	str	r3, [sp, #0]
 8006bf6:	462a      	mov	r2, r5
 8006bf8:	4b0f      	ldr	r3, [pc, #60]	; (8006c38 <_svfiprintf_r+0x1f8>)
 8006bfa:	a904      	add	r1, sp, #16
 8006bfc:	4638      	mov	r0, r7
 8006bfe:	f3af 8000 	nop.w
 8006c02:	1c42      	adds	r2, r0, #1
 8006c04:	4606      	mov	r6, r0
 8006c06:	d1d6      	bne.n	8006bb6 <_svfiprintf_r+0x176>
 8006c08:	89ab      	ldrh	r3, [r5, #12]
 8006c0a:	065b      	lsls	r3, r3, #25
 8006c0c:	f53f af2c 	bmi.w	8006a68 <_svfiprintf_r+0x28>
 8006c10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c12:	b01d      	add	sp, #116	; 0x74
 8006c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c18:	ab03      	add	r3, sp, #12
 8006c1a:	9300      	str	r3, [sp, #0]
 8006c1c:	462a      	mov	r2, r5
 8006c1e:	4b06      	ldr	r3, [pc, #24]	; (8006c38 <_svfiprintf_r+0x1f8>)
 8006c20:	a904      	add	r1, sp, #16
 8006c22:	4638      	mov	r0, r7
 8006c24:	f000 f87a 	bl	8006d1c <_printf_i>
 8006c28:	e7eb      	b.n	8006c02 <_svfiprintf_r+0x1c2>
 8006c2a:	bf00      	nop
 8006c2c:	080071e0 	.word	0x080071e0
 8006c30:	080071ea 	.word	0x080071ea
 8006c34:	00000000 	.word	0x00000000
 8006c38:	08006989 	.word	0x08006989
 8006c3c:	080071e6 	.word	0x080071e6

08006c40 <_printf_common>:
 8006c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c44:	4616      	mov	r6, r2
 8006c46:	4699      	mov	r9, r3
 8006c48:	688a      	ldr	r2, [r1, #8]
 8006c4a:	690b      	ldr	r3, [r1, #16]
 8006c4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c50:	4293      	cmp	r3, r2
 8006c52:	bfb8      	it	lt
 8006c54:	4613      	movlt	r3, r2
 8006c56:	6033      	str	r3, [r6, #0]
 8006c58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c5c:	4607      	mov	r7, r0
 8006c5e:	460c      	mov	r4, r1
 8006c60:	b10a      	cbz	r2, 8006c66 <_printf_common+0x26>
 8006c62:	3301      	adds	r3, #1
 8006c64:	6033      	str	r3, [r6, #0]
 8006c66:	6823      	ldr	r3, [r4, #0]
 8006c68:	0699      	lsls	r1, r3, #26
 8006c6a:	bf42      	ittt	mi
 8006c6c:	6833      	ldrmi	r3, [r6, #0]
 8006c6e:	3302      	addmi	r3, #2
 8006c70:	6033      	strmi	r3, [r6, #0]
 8006c72:	6825      	ldr	r5, [r4, #0]
 8006c74:	f015 0506 	ands.w	r5, r5, #6
 8006c78:	d106      	bne.n	8006c88 <_printf_common+0x48>
 8006c7a:	f104 0a19 	add.w	sl, r4, #25
 8006c7e:	68e3      	ldr	r3, [r4, #12]
 8006c80:	6832      	ldr	r2, [r6, #0]
 8006c82:	1a9b      	subs	r3, r3, r2
 8006c84:	42ab      	cmp	r3, r5
 8006c86:	dc26      	bgt.n	8006cd6 <_printf_common+0x96>
 8006c88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c8c:	1e13      	subs	r3, r2, #0
 8006c8e:	6822      	ldr	r2, [r4, #0]
 8006c90:	bf18      	it	ne
 8006c92:	2301      	movne	r3, #1
 8006c94:	0692      	lsls	r2, r2, #26
 8006c96:	d42b      	bmi.n	8006cf0 <_printf_common+0xb0>
 8006c98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c9c:	4649      	mov	r1, r9
 8006c9e:	4638      	mov	r0, r7
 8006ca0:	47c0      	blx	r8
 8006ca2:	3001      	adds	r0, #1
 8006ca4:	d01e      	beq.n	8006ce4 <_printf_common+0xa4>
 8006ca6:	6823      	ldr	r3, [r4, #0]
 8006ca8:	68e5      	ldr	r5, [r4, #12]
 8006caa:	6832      	ldr	r2, [r6, #0]
 8006cac:	f003 0306 	and.w	r3, r3, #6
 8006cb0:	2b04      	cmp	r3, #4
 8006cb2:	bf08      	it	eq
 8006cb4:	1aad      	subeq	r5, r5, r2
 8006cb6:	68a3      	ldr	r3, [r4, #8]
 8006cb8:	6922      	ldr	r2, [r4, #16]
 8006cba:	bf0c      	ite	eq
 8006cbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006cc0:	2500      	movne	r5, #0
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	bfc4      	itt	gt
 8006cc6:	1a9b      	subgt	r3, r3, r2
 8006cc8:	18ed      	addgt	r5, r5, r3
 8006cca:	2600      	movs	r6, #0
 8006ccc:	341a      	adds	r4, #26
 8006cce:	42b5      	cmp	r5, r6
 8006cd0:	d11a      	bne.n	8006d08 <_printf_common+0xc8>
 8006cd2:	2000      	movs	r0, #0
 8006cd4:	e008      	b.n	8006ce8 <_printf_common+0xa8>
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	4652      	mov	r2, sl
 8006cda:	4649      	mov	r1, r9
 8006cdc:	4638      	mov	r0, r7
 8006cde:	47c0      	blx	r8
 8006ce0:	3001      	adds	r0, #1
 8006ce2:	d103      	bne.n	8006cec <_printf_common+0xac>
 8006ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cec:	3501      	adds	r5, #1
 8006cee:	e7c6      	b.n	8006c7e <_printf_common+0x3e>
 8006cf0:	18e1      	adds	r1, r4, r3
 8006cf2:	1c5a      	adds	r2, r3, #1
 8006cf4:	2030      	movs	r0, #48	; 0x30
 8006cf6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006cfa:	4422      	add	r2, r4
 8006cfc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d04:	3302      	adds	r3, #2
 8006d06:	e7c7      	b.n	8006c98 <_printf_common+0x58>
 8006d08:	2301      	movs	r3, #1
 8006d0a:	4622      	mov	r2, r4
 8006d0c:	4649      	mov	r1, r9
 8006d0e:	4638      	mov	r0, r7
 8006d10:	47c0      	blx	r8
 8006d12:	3001      	adds	r0, #1
 8006d14:	d0e6      	beq.n	8006ce4 <_printf_common+0xa4>
 8006d16:	3601      	adds	r6, #1
 8006d18:	e7d9      	b.n	8006cce <_printf_common+0x8e>
	...

08006d1c <_printf_i>:
 8006d1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d20:	460c      	mov	r4, r1
 8006d22:	4691      	mov	r9, r2
 8006d24:	7e27      	ldrb	r7, [r4, #24]
 8006d26:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006d28:	2f78      	cmp	r7, #120	; 0x78
 8006d2a:	4680      	mov	r8, r0
 8006d2c:	469a      	mov	sl, r3
 8006d2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d32:	d807      	bhi.n	8006d44 <_printf_i+0x28>
 8006d34:	2f62      	cmp	r7, #98	; 0x62
 8006d36:	d80a      	bhi.n	8006d4e <_printf_i+0x32>
 8006d38:	2f00      	cmp	r7, #0
 8006d3a:	f000 80d8 	beq.w	8006eee <_printf_i+0x1d2>
 8006d3e:	2f58      	cmp	r7, #88	; 0x58
 8006d40:	f000 80a3 	beq.w	8006e8a <_printf_i+0x16e>
 8006d44:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006d48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d4c:	e03a      	b.n	8006dc4 <_printf_i+0xa8>
 8006d4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d52:	2b15      	cmp	r3, #21
 8006d54:	d8f6      	bhi.n	8006d44 <_printf_i+0x28>
 8006d56:	a001      	add	r0, pc, #4	; (adr r0, 8006d5c <_printf_i+0x40>)
 8006d58:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006d5c:	08006db5 	.word	0x08006db5
 8006d60:	08006dc9 	.word	0x08006dc9
 8006d64:	08006d45 	.word	0x08006d45
 8006d68:	08006d45 	.word	0x08006d45
 8006d6c:	08006d45 	.word	0x08006d45
 8006d70:	08006d45 	.word	0x08006d45
 8006d74:	08006dc9 	.word	0x08006dc9
 8006d78:	08006d45 	.word	0x08006d45
 8006d7c:	08006d45 	.word	0x08006d45
 8006d80:	08006d45 	.word	0x08006d45
 8006d84:	08006d45 	.word	0x08006d45
 8006d88:	08006ed5 	.word	0x08006ed5
 8006d8c:	08006df9 	.word	0x08006df9
 8006d90:	08006eb7 	.word	0x08006eb7
 8006d94:	08006d45 	.word	0x08006d45
 8006d98:	08006d45 	.word	0x08006d45
 8006d9c:	08006ef7 	.word	0x08006ef7
 8006da0:	08006d45 	.word	0x08006d45
 8006da4:	08006df9 	.word	0x08006df9
 8006da8:	08006d45 	.word	0x08006d45
 8006dac:	08006d45 	.word	0x08006d45
 8006db0:	08006ebf 	.word	0x08006ebf
 8006db4:	680b      	ldr	r3, [r1, #0]
 8006db6:	1d1a      	adds	r2, r3, #4
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	600a      	str	r2, [r1, #0]
 8006dbc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006dc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e0a3      	b.n	8006f10 <_printf_i+0x1f4>
 8006dc8:	6825      	ldr	r5, [r4, #0]
 8006dca:	6808      	ldr	r0, [r1, #0]
 8006dcc:	062e      	lsls	r6, r5, #24
 8006dce:	f100 0304 	add.w	r3, r0, #4
 8006dd2:	d50a      	bpl.n	8006dea <_printf_i+0xce>
 8006dd4:	6805      	ldr	r5, [r0, #0]
 8006dd6:	600b      	str	r3, [r1, #0]
 8006dd8:	2d00      	cmp	r5, #0
 8006dda:	da03      	bge.n	8006de4 <_printf_i+0xc8>
 8006ddc:	232d      	movs	r3, #45	; 0x2d
 8006dde:	426d      	negs	r5, r5
 8006de0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006de4:	485e      	ldr	r0, [pc, #376]	; (8006f60 <_printf_i+0x244>)
 8006de6:	230a      	movs	r3, #10
 8006de8:	e019      	b.n	8006e1e <_printf_i+0x102>
 8006dea:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006dee:	6805      	ldr	r5, [r0, #0]
 8006df0:	600b      	str	r3, [r1, #0]
 8006df2:	bf18      	it	ne
 8006df4:	b22d      	sxthne	r5, r5
 8006df6:	e7ef      	b.n	8006dd8 <_printf_i+0xbc>
 8006df8:	680b      	ldr	r3, [r1, #0]
 8006dfa:	6825      	ldr	r5, [r4, #0]
 8006dfc:	1d18      	adds	r0, r3, #4
 8006dfe:	6008      	str	r0, [r1, #0]
 8006e00:	0628      	lsls	r0, r5, #24
 8006e02:	d501      	bpl.n	8006e08 <_printf_i+0xec>
 8006e04:	681d      	ldr	r5, [r3, #0]
 8006e06:	e002      	b.n	8006e0e <_printf_i+0xf2>
 8006e08:	0669      	lsls	r1, r5, #25
 8006e0a:	d5fb      	bpl.n	8006e04 <_printf_i+0xe8>
 8006e0c:	881d      	ldrh	r5, [r3, #0]
 8006e0e:	4854      	ldr	r0, [pc, #336]	; (8006f60 <_printf_i+0x244>)
 8006e10:	2f6f      	cmp	r7, #111	; 0x6f
 8006e12:	bf0c      	ite	eq
 8006e14:	2308      	moveq	r3, #8
 8006e16:	230a      	movne	r3, #10
 8006e18:	2100      	movs	r1, #0
 8006e1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006e1e:	6866      	ldr	r6, [r4, #4]
 8006e20:	60a6      	str	r6, [r4, #8]
 8006e22:	2e00      	cmp	r6, #0
 8006e24:	bfa2      	ittt	ge
 8006e26:	6821      	ldrge	r1, [r4, #0]
 8006e28:	f021 0104 	bicge.w	r1, r1, #4
 8006e2c:	6021      	strge	r1, [r4, #0]
 8006e2e:	b90d      	cbnz	r5, 8006e34 <_printf_i+0x118>
 8006e30:	2e00      	cmp	r6, #0
 8006e32:	d04d      	beq.n	8006ed0 <_printf_i+0x1b4>
 8006e34:	4616      	mov	r6, r2
 8006e36:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e3a:	fb03 5711 	mls	r7, r3, r1, r5
 8006e3e:	5dc7      	ldrb	r7, [r0, r7]
 8006e40:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e44:	462f      	mov	r7, r5
 8006e46:	42bb      	cmp	r3, r7
 8006e48:	460d      	mov	r5, r1
 8006e4a:	d9f4      	bls.n	8006e36 <_printf_i+0x11a>
 8006e4c:	2b08      	cmp	r3, #8
 8006e4e:	d10b      	bne.n	8006e68 <_printf_i+0x14c>
 8006e50:	6823      	ldr	r3, [r4, #0]
 8006e52:	07df      	lsls	r7, r3, #31
 8006e54:	d508      	bpl.n	8006e68 <_printf_i+0x14c>
 8006e56:	6923      	ldr	r3, [r4, #16]
 8006e58:	6861      	ldr	r1, [r4, #4]
 8006e5a:	4299      	cmp	r1, r3
 8006e5c:	bfde      	ittt	le
 8006e5e:	2330      	movle	r3, #48	; 0x30
 8006e60:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e64:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e68:	1b92      	subs	r2, r2, r6
 8006e6a:	6122      	str	r2, [r4, #16]
 8006e6c:	f8cd a000 	str.w	sl, [sp]
 8006e70:	464b      	mov	r3, r9
 8006e72:	aa03      	add	r2, sp, #12
 8006e74:	4621      	mov	r1, r4
 8006e76:	4640      	mov	r0, r8
 8006e78:	f7ff fee2 	bl	8006c40 <_printf_common>
 8006e7c:	3001      	adds	r0, #1
 8006e7e:	d14c      	bne.n	8006f1a <_printf_i+0x1fe>
 8006e80:	f04f 30ff 	mov.w	r0, #4294967295
 8006e84:	b004      	add	sp, #16
 8006e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e8a:	4835      	ldr	r0, [pc, #212]	; (8006f60 <_printf_i+0x244>)
 8006e8c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006e90:	6823      	ldr	r3, [r4, #0]
 8006e92:	680e      	ldr	r6, [r1, #0]
 8006e94:	061f      	lsls	r7, r3, #24
 8006e96:	f856 5b04 	ldr.w	r5, [r6], #4
 8006e9a:	600e      	str	r6, [r1, #0]
 8006e9c:	d514      	bpl.n	8006ec8 <_printf_i+0x1ac>
 8006e9e:	07d9      	lsls	r1, r3, #31
 8006ea0:	bf44      	itt	mi
 8006ea2:	f043 0320 	orrmi.w	r3, r3, #32
 8006ea6:	6023      	strmi	r3, [r4, #0]
 8006ea8:	b91d      	cbnz	r5, 8006eb2 <_printf_i+0x196>
 8006eaa:	6823      	ldr	r3, [r4, #0]
 8006eac:	f023 0320 	bic.w	r3, r3, #32
 8006eb0:	6023      	str	r3, [r4, #0]
 8006eb2:	2310      	movs	r3, #16
 8006eb4:	e7b0      	b.n	8006e18 <_printf_i+0xfc>
 8006eb6:	6823      	ldr	r3, [r4, #0]
 8006eb8:	f043 0320 	orr.w	r3, r3, #32
 8006ebc:	6023      	str	r3, [r4, #0]
 8006ebe:	2378      	movs	r3, #120	; 0x78
 8006ec0:	4828      	ldr	r0, [pc, #160]	; (8006f64 <_printf_i+0x248>)
 8006ec2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006ec6:	e7e3      	b.n	8006e90 <_printf_i+0x174>
 8006ec8:	065e      	lsls	r6, r3, #25
 8006eca:	bf48      	it	mi
 8006ecc:	b2ad      	uxthmi	r5, r5
 8006ece:	e7e6      	b.n	8006e9e <_printf_i+0x182>
 8006ed0:	4616      	mov	r6, r2
 8006ed2:	e7bb      	b.n	8006e4c <_printf_i+0x130>
 8006ed4:	680b      	ldr	r3, [r1, #0]
 8006ed6:	6826      	ldr	r6, [r4, #0]
 8006ed8:	6960      	ldr	r0, [r4, #20]
 8006eda:	1d1d      	adds	r5, r3, #4
 8006edc:	600d      	str	r5, [r1, #0]
 8006ede:	0635      	lsls	r5, r6, #24
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	d501      	bpl.n	8006ee8 <_printf_i+0x1cc>
 8006ee4:	6018      	str	r0, [r3, #0]
 8006ee6:	e002      	b.n	8006eee <_printf_i+0x1d2>
 8006ee8:	0671      	lsls	r1, r6, #25
 8006eea:	d5fb      	bpl.n	8006ee4 <_printf_i+0x1c8>
 8006eec:	8018      	strh	r0, [r3, #0]
 8006eee:	2300      	movs	r3, #0
 8006ef0:	6123      	str	r3, [r4, #16]
 8006ef2:	4616      	mov	r6, r2
 8006ef4:	e7ba      	b.n	8006e6c <_printf_i+0x150>
 8006ef6:	680b      	ldr	r3, [r1, #0]
 8006ef8:	1d1a      	adds	r2, r3, #4
 8006efa:	600a      	str	r2, [r1, #0]
 8006efc:	681e      	ldr	r6, [r3, #0]
 8006efe:	6862      	ldr	r2, [r4, #4]
 8006f00:	2100      	movs	r1, #0
 8006f02:	4630      	mov	r0, r6
 8006f04:	f7f9 f9f4 	bl	80002f0 <memchr>
 8006f08:	b108      	cbz	r0, 8006f0e <_printf_i+0x1f2>
 8006f0a:	1b80      	subs	r0, r0, r6
 8006f0c:	6060      	str	r0, [r4, #4]
 8006f0e:	6863      	ldr	r3, [r4, #4]
 8006f10:	6123      	str	r3, [r4, #16]
 8006f12:	2300      	movs	r3, #0
 8006f14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f18:	e7a8      	b.n	8006e6c <_printf_i+0x150>
 8006f1a:	6923      	ldr	r3, [r4, #16]
 8006f1c:	4632      	mov	r2, r6
 8006f1e:	4649      	mov	r1, r9
 8006f20:	4640      	mov	r0, r8
 8006f22:	47d0      	blx	sl
 8006f24:	3001      	adds	r0, #1
 8006f26:	d0ab      	beq.n	8006e80 <_printf_i+0x164>
 8006f28:	6823      	ldr	r3, [r4, #0]
 8006f2a:	079b      	lsls	r3, r3, #30
 8006f2c:	d413      	bmi.n	8006f56 <_printf_i+0x23a>
 8006f2e:	68e0      	ldr	r0, [r4, #12]
 8006f30:	9b03      	ldr	r3, [sp, #12]
 8006f32:	4298      	cmp	r0, r3
 8006f34:	bfb8      	it	lt
 8006f36:	4618      	movlt	r0, r3
 8006f38:	e7a4      	b.n	8006e84 <_printf_i+0x168>
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	4632      	mov	r2, r6
 8006f3e:	4649      	mov	r1, r9
 8006f40:	4640      	mov	r0, r8
 8006f42:	47d0      	blx	sl
 8006f44:	3001      	adds	r0, #1
 8006f46:	d09b      	beq.n	8006e80 <_printf_i+0x164>
 8006f48:	3501      	adds	r5, #1
 8006f4a:	68e3      	ldr	r3, [r4, #12]
 8006f4c:	9903      	ldr	r1, [sp, #12]
 8006f4e:	1a5b      	subs	r3, r3, r1
 8006f50:	42ab      	cmp	r3, r5
 8006f52:	dcf2      	bgt.n	8006f3a <_printf_i+0x21e>
 8006f54:	e7eb      	b.n	8006f2e <_printf_i+0x212>
 8006f56:	2500      	movs	r5, #0
 8006f58:	f104 0619 	add.w	r6, r4, #25
 8006f5c:	e7f5      	b.n	8006f4a <_printf_i+0x22e>
 8006f5e:	bf00      	nop
 8006f60:	080071f1 	.word	0x080071f1
 8006f64:	08007202 	.word	0x08007202

08006f68 <_sbrk_r>:
 8006f68:	b538      	push	{r3, r4, r5, lr}
 8006f6a:	4d06      	ldr	r5, [pc, #24]	; (8006f84 <_sbrk_r+0x1c>)
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	4604      	mov	r4, r0
 8006f70:	4608      	mov	r0, r1
 8006f72:	602b      	str	r3, [r5, #0]
 8006f74:	f7f9 fe92 	bl	8000c9c <_sbrk>
 8006f78:	1c43      	adds	r3, r0, #1
 8006f7a:	d102      	bne.n	8006f82 <_sbrk_r+0x1a>
 8006f7c:	682b      	ldr	r3, [r5, #0]
 8006f7e:	b103      	cbz	r3, 8006f82 <_sbrk_r+0x1a>
 8006f80:	6023      	str	r3, [r4, #0]
 8006f82:	bd38      	pop	{r3, r4, r5, pc}
 8006f84:	240002e4 	.word	0x240002e4

08006f88 <memmove>:
 8006f88:	4288      	cmp	r0, r1
 8006f8a:	b510      	push	{r4, lr}
 8006f8c:	eb01 0402 	add.w	r4, r1, r2
 8006f90:	d902      	bls.n	8006f98 <memmove+0x10>
 8006f92:	4284      	cmp	r4, r0
 8006f94:	4623      	mov	r3, r4
 8006f96:	d807      	bhi.n	8006fa8 <memmove+0x20>
 8006f98:	1e43      	subs	r3, r0, #1
 8006f9a:	42a1      	cmp	r1, r4
 8006f9c:	d008      	beq.n	8006fb0 <memmove+0x28>
 8006f9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006fa2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006fa6:	e7f8      	b.n	8006f9a <memmove+0x12>
 8006fa8:	4402      	add	r2, r0
 8006faa:	4601      	mov	r1, r0
 8006fac:	428a      	cmp	r2, r1
 8006fae:	d100      	bne.n	8006fb2 <memmove+0x2a>
 8006fb0:	bd10      	pop	{r4, pc}
 8006fb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006fb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006fba:	e7f7      	b.n	8006fac <memmove+0x24>

08006fbc <__malloc_lock>:
 8006fbc:	4801      	ldr	r0, [pc, #4]	; (8006fc4 <__malloc_lock+0x8>)
 8006fbe:	f7ff bc87 	b.w	80068d0 <__retarget_lock_acquire_recursive>
 8006fc2:	bf00      	nop
 8006fc4:	240002dc 	.word	0x240002dc

08006fc8 <__malloc_unlock>:
 8006fc8:	4801      	ldr	r0, [pc, #4]	; (8006fd0 <__malloc_unlock+0x8>)
 8006fca:	f7ff bc82 	b.w	80068d2 <__retarget_lock_release_recursive>
 8006fce:	bf00      	nop
 8006fd0:	240002dc 	.word	0x240002dc

08006fd4 <_free_r>:
 8006fd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006fd6:	2900      	cmp	r1, #0
 8006fd8:	d048      	beq.n	800706c <_free_r+0x98>
 8006fda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006fde:	9001      	str	r0, [sp, #4]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	f1a1 0404 	sub.w	r4, r1, #4
 8006fe6:	bfb8      	it	lt
 8006fe8:	18e4      	addlt	r4, r4, r3
 8006fea:	f7ff ffe7 	bl	8006fbc <__malloc_lock>
 8006fee:	4a20      	ldr	r2, [pc, #128]	; (8007070 <_free_r+0x9c>)
 8006ff0:	9801      	ldr	r0, [sp, #4]
 8006ff2:	6813      	ldr	r3, [r2, #0]
 8006ff4:	4615      	mov	r5, r2
 8006ff6:	b933      	cbnz	r3, 8007006 <_free_r+0x32>
 8006ff8:	6063      	str	r3, [r4, #4]
 8006ffa:	6014      	str	r4, [r2, #0]
 8006ffc:	b003      	add	sp, #12
 8006ffe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007002:	f7ff bfe1 	b.w	8006fc8 <__malloc_unlock>
 8007006:	42a3      	cmp	r3, r4
 8007008:	d90b      	bls.n	8007022 <_free_r+0x4e>
 800700a:	6821      	ldr	r1, [r4, #0]
 800700c:	1862      	adds	r2, r4, r1
 800700e:	4293      	cmp	r3, r2
 8007010:	bf04      	itt	eq
 8007012:	681a      	ldreq	r2, [r3, #0]
 8007014:	685b      	ldreq	r3, [r3, #4]
 8007016:	6063      	str	r3, [r4, #4]
 8007018:	bf04      	itt	eq
 800701a:	1852      	addeq	r2, r2, r1
 800701c:	6022      	streq	r2, [r4, #0]
 800701e:	602c      	str	r4, [r5, #0]
 8007020:	e7ec      	b.n	8006ffc <_free_r+0x28>
 8007022:	461a      	mov	r2, r3
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	b10b      	cbz	r3, 800702c <_free_r+0x58>
 8007028:	42a3      	cmp	r3, r4
 800702a:	d9fa      	bls.n	8007022 <_free_r+0x4e>
 800702c:	6811      	ldr	r1, [r2, #0]
 800702e:	1855      	adds	r5, r2, r1
 8007030:	42a5      	cmp	r5, r4
 8007032:	d10b      	bne.n	800704c <_free_r+0x78>
 8007034:	6824      	ldr	r4, [r4, #0]
 8007036:	4421      	add	r1, r4
 8007038:	1854      	adds	r4, r2, r1
 800703a:	42a3      	cmp	r3, r4
 800703c:	6011      	str	r1, [r2, #0]
 800703e:	d1dd      	bne.n	8006ffc <_free_r+0x28>
 8007040:	681c      	ldr	r4, [r3, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	6053      	str	r3, [r2, #4]
 8007046:	4421      	add	r1, r4
 8007048:	6011      	str	r1, [r2, #0]
 800704a:	e7d7      	b.n	8006ffc <_free_r+0x28>
 800704c:	d902      	bls.n	8007054 <_free_r+0x80>
 800704e:	230c      	movs	r3, #12
 8007050:	6003      	str	r3, [r0, #0]
 8007052:	e7d3      	b.n	8006ffc <_free_r+0x28>
 8007054:	6825      	ldr	r5, [r4, #0]
 8007056:	1961      	adds	r1, r4, r5
 8007058:	428b      	cmp	r3, r1
 800705a:	bf04      	itt	eq
 800705c:	6819      	ldreq	r1, [r3, #0]
 800705e:	685b      	ldreq	r3, [r3, #4]
 8007060:	6063      	str	r3, [r4, #4]
 8007062:	bf04      	itt	eq
 8007064:	1949      	addeq	r1, r1, r5
 8007066:	6021      	streq	r1, [r4, #0]
 8007068:	6054      	str	r4, [r2, #4]
 800706a:	e7c7      	b.n	8006ffc <_free_r+0x28>
 800706c:	b003      	add	sp, #12
 800706e:	bd30      	pop	{r4, r5, pc}
 8007070:	240000a0 	.word	0x240000a0

08007074 <_realloc_r>:
 8007074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007076:	4607      	mov	r7, r0
 8007078:	4614      	mov	r4, r2
 800707a:	460e      	mov	r6, r1
 800707c:	b921      	cbnz	r1, 8007088 <_realloc_r+0x14>
 800707e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007082:	4611      	mov	r1, r2
 8007084:	f7ff bc26 	b.w	80068d4 <_malloc_r>
 8007088:	b922      	cbnz	r2, 8007094 <_realloc_r+0x20>
 800708a:	f7ff ffa3 	bl	8006fd4 <_free_r>
 800708e:	4625      	mov	r5, r4
 8007090:	4628      	mov	r0, r5
 8007092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007094:	f000 f814 	bl	80070c0 <_malloc_usable_size_r>
 8007098:	42a0      	cmp	r0, r4
 800709a:	d20f      	bcs.n	80070bc <_realloc_r+0x48>
 800709c:	4621      	mov	r1, r4
 800709e:	4638      	mov	r0, r7
 80070a0:	f7ff fc18 	bl	80068d4 <_malloc_r>
 80070a4:	4605      	mov	r5, r0
 80070a6:	2800      	cmp	r0, #0
 80070a8:	d0f2      	beq.n	8007090 <_realloc_r+0x1c>
 80070aa:	4631      	mov	r1, r6
 80070ac:	4622      	mov	r2, r4
 80070ae:	f7ff fbd9 	bl	8006864 <memcpy>
 80070b2:	4631      	mov	r1, r6
 80070b4:	4638      	mov	r0, r7
 80070b6:	f7ff ff8d 	bl	8006fd4 <_free_r>
 80070ba:	e7e9      	b.n	8007090 <_realloc_r+0x1c>
 80070bc:	4635      	mov	r5, r6
 80070be:	e7e7      	b.n	8007090 <_realloc_r+0x1c>

080070c0 <_malloc_usable_size_r>:
 80070c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070c4:	1f18      	subs	r0, r3, #4
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	bfbc      	itt	lt
 80070ca:	580b      	ldrlt	r3, [r1, r0]
 80070cc:	18c0      	addlt	r0, r0, r3
 80070ce:	4770      	bx	lr

080070d0 <_init>:
 80070d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d2:	bf00      	nop
 80070d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070d6:	bc08      	pop	{r3}
 80070d8:	469e      	mov	lr, r3
 80070da:	4770      	bx	lr

080070dc <_fini>:
 80070dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070de:	bf00      	nop
 80070e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070e2:	bc08      	pop	{r3}
 80070e4:	469e      	mov	lr, r3
 80070e6:	4770      	bx	lr
