// Seed: 922968764
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd86,
    parameter id_1 = 32'd53
) (
    input  wor   _id_0,
    input  tri0  _id_1,
    input  wor   id_2
    , id_5,
    output uwire id_3
);
  logic [id_1 : 1] id_6;
  ;
  wire id_7;
  wire id_8;
  uwire id_9;
  wire [1 : id_0] id_10;
  assign id_5 = id_0;
  assign id_9 = -1;
  parameter id_11 = 1;
  assign id_3 = id_8;
  module_0 modCall_1 (
      id_10,
      id_11,
      id_11,
      id_9,
      id_6
  );
  genvar id_12;
  logic id_13, id_14, id_15, id_16;
endmodule
