Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/University/13971/SD/e2/top_testBench_isim_beh.exe -prj D:/University/13971/SD/e2/top_testBench_beh.prj work.top_testBench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/University/13971/SD/e2/top.vhd" into library work
Parsing VHDL file "D:/University/13971/SD/e2/top_testBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity top_testbench
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable D:/University/13971/SD/e2/top_testBench_isim_beh.exe
Fuse Memory Usage: 34016 KB
Fuse CPU Usage: 514 ms
