Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Div4bLogic/Div4BitLogic_tb_isim_beh.exe -prj C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Div4bLogic/Div4BitLogic_tb_beh.prj work.Div4BitLogic_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Div4bLogic/Div4bLogic.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Div4bLogic/Div4BitLogic_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity divider [divider_default]
Compiling architecture behavior of entity div4bitlogic_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Div4bLogic/Div4BitLogic_tb_isim_beh.exe
Fuse Memory Usage: 37924 KB
Fuse CPU Usage: 436 ms
