for the example verilog implementation, the maximum OSR is 1024. Once can change the register bitwidth as needed.