{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/sys_clock_1:false|/reset_rtl_1:false|/clk_wiz_1_clk_out1:false|/clk_wiz_clk_out1:false|/i_Rst_0_1:false|/reset_rtl_0_1_2_1:false|/clk_wiz_2_clk_out1:false|/reset_rtl_0_1_1:false|/clk_wiz_3_clk_out1:false|/reset_rtl_0_1:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"1355,-543",
   "Default View_Layers":"/sys_clock_1:true|/reset_rtl_1:true|/clk_wiz_1_clk_out1:true|/clk_wiz_clk_out1:true|/i_Rst_0_1:true|/reset_rtl_0_1_2_1:true|/clk_wiz_2_clk_out1:true|/reset_rtl_0_1_1:true|/clk_wiz_3_clk_out1:true|/reset_rtl_0_1:true|",
   "Default View_ScaleFactor":"0.828654",
   "Default View_TopLeft":"-188,1078",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_o_Tx_0 -pg 1 -lvl 0 -x 0 -y 840 -defaultsOSRD -left
preplace port port-id_i_Rx_0 -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace port port-id_PS2C_0 -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port port-id_PS2D_0 -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_o_TimerOverflow_0 -pg 1 -lvl 0 -x 0 -y 1610 -defaultsOSRD -left
preplace port port-id_o_PWMChannel1_0 -pg 1 -lvl 0 -x 0 -y 1590 -defaultsOSRD -left
preplace port port-id_o_PWMChannel2_0 -pg 1 -lvl 0 -x 0 -y 1570 -defaultsOSRD -left
preplace port port-id_o_PWMChannel3_0 -pg 1 -lvl 0 -x 0 -y 1550 -defaultsOSRD -left
preplace port port-id_o_PWMChannel4_0 -pg 1 -lvl 0 -x 0 -y 1530 -defaultsOSRD -left
preplace port port-id_o_OnePulse_0 -pg 1 -lvl 0 -x 0 -y 1510 -defaultsOSRD -left
preplace port port-id_i_Clk_0 -pg 1 -lvl 0 -x 0 -y 1330 -defaultsOSRD
preplace port port-id_i_Rst_0 -pg 1 -lvl 0 -x 0 -y 1350 -defaultsOSRD
preplace port port-id_int_source3_0 -pg 1 -lvl 0 -x 0 -y 1370 -defaultsOSRD
preplace port port-id_int_source2_0 -pg 1 -lvl 0 -x 0 -y 1430 -defaultsOSRD
preplace port port-id_int_source1_0 -pg 1 -lvl 0 -x 0 -y 1410 -defaultsOSRD
preplace port port-id_int_source0_0 -pg 1 -lvl 0 -x 0 -y 1390 -defaultsOSRD
preplace port port-id_led_teste_0 -pg 1 -lvl 5 -x 1970 -y 1080 -defaultsOSRD
preplace portBus pin_0 -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD -left
preplace portBus o_Data_0 -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD -left
preplace inst PS2_Slave_0 -pg 1 -lvl 1 -x 240 -y 330 -defaultsOSRD -orient R180
preplace inst timerSlave_0 -pg 1 -lvl 1 -x 240 -y 1580 -defaultsOSRD -orient R180
preplace inst DataMemory_0 -pg 1 -lvl 3 -x 1300 -y 1110 -defaultsOSRD -orient R180
preplace inst UartSlave_0 -pg 1 -lvl 1 -x 240 -y 860 -defaultsOSRD -orient R180
preplace inst CustomInterconnect_0 -pg 1 -lvl 2 -x 850 -y 470 -defaultsOSRD -orient R180
preplace inst GPIO_Slave_0 -pg 1 -lvl 1 -x 240 -y 600 -defaultsOSRD -orient R180
preplace inst interruptControllerS_0 -pg 1 -lvl 1 -x 240 -y 1170 -defaultsOSRD -orient R180
preplace inst CPU_0 -pg 1 -lvl 4 -x 1730 -y 1250 -defaultsOSRD -orient R180
preplace netloc CPU_0_led_teste 1 3 2 1570 1080 NJ
preplace netloc CPU_0_o_IntAckAttended 1 1 3 620J 970 NJ 970 1530
preplace netloc CPU_0_o_IntAckComplete 1 1 3 NJ 1070 1070J 1230 1510
preplace netloc CPU_0_o_RAddr 1 2 2 1140 910 1560J
preplace netloc CPU_0_o_REnable 1 2 2 1130 920 1550J
preplace netloc CPU_0_o_WAddr 1 2 2 1100 940 1520J
preplace netloc CPU_0_o_WData 1 2 2 1110 930 1540J
preplace netloc CPU_0_o_WEnable 1 2 2 1090 950 1490J
preplace netloc CPU_1_o_Clk 1 1 3 440 1370 NJ 1370 1470
preplace netloc CPU_1_o_Rst 1 1 3 450 1330 NJ 1330 1480
preplace netloc CustomInterconnect_0_o_RAddr_0 1 1 3 690 960 NJ 960 1440
preplace netloc CustomInterconnect_0_o_RAddr_1 1 1 1 560 670n
preplace netloc CustomInterconnect_0_o_RAddr_2 1 1 1 560 540n
preplace netloc CustomInterconnect_0_o_RAddr_3 1 1 1 410 470n
preplace netloc CustomInterconnect_0_o_RAddr_4 1 1 1 690 290n
preplace netloc CustomInterconnect_0_o_RAddr_7 1 1 1 480 70n
preplace netloc CustomInterconnect_0_o_RData 1 1 4 650 1440 NJ 1440 NJ 1440 1920
preplace netloc CustomInterconnect_0_o_REnable_0 1 1 3 670 1250 NJ 1250 1450
preplace netloc CustomInterconnect_0_o_REnable_1 1 1 1 580 690n
preplace netloc CustomInterconnect_0_o_REnable_2 1 1 1 540 560n
preplace netloc CustomInterconnect_0_o_REnable_3 1 1 1 420 490n
preplace netloc CustomInterconnect_0_o_REnable_4 1 1 1 680 310n
preplace netloc CustomInterconnect_0_o_REnable_7 1 1 1 520 90n
preplace netloc CustomInterconnect_0_o_WAddr_0 1 1 3 660 1260 NJ 1260 1440
preplace netloc CustomInterconnect_0_o_WAddr_1 1 1 1 630 730n
preplace netloc CustomInterconnect_0_o_WAddr_2 1 1 1 470 600n
preplace netloc CustomInterconnect_0_o_WAddr_3 1 1 1 490 530n
preplace netloc CustomInterconnect_0_o_WAddr_4 1 1 1 640 350n
preplace netloc CustomInterconnect_0_o_WAddr_7 1 1 1 570 130n
preplace netloc CustomInterconnect_0_o_WData_0 1 1 3 700 980 NJ 980 1460
preplace netloc CustomInterconnect_0_o_WData_1 1 1 1 610 710n
preplace netloc CustomInterconnect_0_o_WData_2 1 1 1 500 580n
preplace netloc CustomInterconnect_0_o_WData_3 1 1 1 460 510n
preplace netloc CustomInterconnect_0_o_WData_4 1 1 1 670 330n
preplace netloc CustomInterconnect_0_o_WData_7 1 1 1 550 110n
preplace netloc CustomInterconnect_0_o_WEnable_0 1 1 3 680 990 NJ 990 1470
preplace netloc CustomInterconnect_0_o_WEnable_1 1 1 1 640 750n
preplace netloc CustomInterconnect_0_o_WEnable_2 1 1 1 430 620n
preplace netloc CustomInterconnect_0_o_WEnable_3 1 1 1 530 550n
preplace netloc CustomInterconnect_0_o_WEnable_4 1 1 1 630 370n
preplace netloc CustomInterconnect_0_o_WEnable_7 1 1 1 600 150n
preplace netloc DataMemory_0_o_MemBusy 1 2 3 1160 1240 1500J 1090 1900
preplace netloc DataMemory_0_o_RData 1 2 1 1120 470n
preplace netloc GPIO_Slave_0_o_RData 1 0 3 80 480 510J 930 1000
preplace netloc Net 1 0 1 NJ 580
preplace netloc PS2C_0_1 1 0 2 NJ 190 400
preplace netloc PS2D_0_1 1 0 2 NJ 170 390
preplace netloc PS2_Slave_0_o_Data 1 0 1 NJ 310
preplace netloc PS2_Slave_0_o_RData 1 0 3 80 180 590J 940 1020
preplace netloc UartSlave_0_o_RData 1 0 3 60 1350 NJ 1350 1030
preplace netloc UartSlave_0_o_Tx 1 0 1 NJ 840
preplace netloc i_Clk_0_1 1 0 5 30J 1360 NJ 1360 1080 1400 1570J 1410 1890
preplace netloc i_Rst_0_1 1 0 5 20J 1400 NJ 1400 1060 1420 NJ 1420 1910
preplace netloc i_Rx_0_1 1 0 2 NJ 720 390
preplace netloc int_source0_0_1 1 0 2 NJ 1390 390
preplace netloc int_source1_0_1 1 0 2 NJ 1410 410
preplace netloc int_source2_0_1 1 0 2 20J 1420 420
preplace netloc int_source3_0_1 1 0 2 NJ 1370 400
preplace netloc interruptControllerS_0_int_attending 1 0 5 90 1380 NJ 1380 1050J 1410 1460J 1430 1940
preplace netloc interruptControllerS_0_int_pending 1 0 5 50 1450 NJ 1450 NJ 1450 NJ 1450 1950
preplace netloc interruptControllerS_0_irq_number 1 0 5 70 1440 400J 1460 NJ 1460 NJ 1460 1930
preplace netloc interruptControllerS_0_irq_req 1 0 5 50 10 NJ 10 NJ 10 NJ 10 1890
preplace netloc interruptControllerS_0_o_RData 1 0 3 80 990 400J 1000 1010
preplace netloc timerSlave_0_o_OnePulse 1 0 1 NJ 1510
preplace netloc timerSlave_0_o_PWMChannel1 1 0 1 NJ 1590
preplace netloc timerSlave_0_o_PWMChannel2 1 0 1 NJ 1570
preplace netloc timerSlave_0_o_PWMChannel3 1 0 1 NJ 1550
preplace netloc timerSlave_0_o_PWMChannel4 1 0 1 NJ 1530
preplace netloc timerSlave_0_o_RData 1 0 3 80 1430 NJ 1430 1040
preplace netloc timerSlave_0_o_TimerOverflow 1 0 1 NJ 1610
levelinfo -pg 1 0 240 850 1300 1730 1970
pagesize -pg 1 -db -bbox -sgen -190 0 2100 1710
"
}
{
   "da_board_cnt":"12",
   "da_clkrst_cnt":"8"
}
