# RAM-designing
I have tried to design Single port and Dual port RAM using verilog and simulated it verify the correctness of the code.
