

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_32_4'
================================================================
* Date:           Mon Aug 12 18:56:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.871 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      209|      209|  1.045 us|  1.045 us|  209|  209|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_4  |      207|      207|        10|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%phi_urem22 = alloca i32 1"   --->   Operation 13 'alloca' 'phi_urem22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul20 = alloca i32 1"   --->   Operation 14 'alloca' 'phi_mul20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul18 = alloca i32 1"   --->   Operation 15 'alloca' 'phi_mul18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln29_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln29_1"   --->   Operation 17 'read' 'zext_ln29_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln29_1_cast = zext i7 %zext_ln29_1_read"   --->   Operation 18 'zext' 'zext_ln29_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data1 = alloca i64 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14]   --->   Operation 19 'alloca' 'data1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln32 = store i7 0, i7 %i" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 20 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %phi_mul18"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %phi_mul20"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %phi_urem22"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc40"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 25 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.87ns)   --->   "%icmp_ln32 = icmp_eq  i7 %i_1, i7 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 26 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc40.split, void %for.inc43.loopexit.exitStub" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 27 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_urem22_load = load i7 %phi_urem22" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 28 'load' 'phi_urem22_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul20_load = load i14 %phi_mul20" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 29 'load' 'phi_mul20_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul18_load = load i15 %phi_mul18" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 30 'load' 'phi_mul18_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.87ns)   --->   "%add_ln32_1 = add i7 %phi_urem22_load, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 31 'add' 'add_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.94ns)   --->   "%add_ln32_2 = add i15 %phi_mul18_load, i15 171" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 32 'add' 'add_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %phi_mul18_load, i32 9, i32 14" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 33 'partselect' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i6 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 34 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i7 %phi_urem22_load" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 35 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.81ns)   --->   "%add_ln33_3 = add i14 %phi_mul20_load, i14 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 36 'add' 'add_ln33_3' <Predicate = (!icmp_ln32)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.81ns)   --->   "%add_ln33 = add i14 %phi_mul20_load, i14 %zext_ln29_1_cast" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 37 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln32_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 38 'getelementptr' 'data_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln32_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 39 'getelementptr' 'data_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln32_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 40 'getelementptr' 'data_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%data_load = load i7 %data_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 41 'load' 'data_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 42 'load' 'data_1_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 43 'load' 'data_2_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln32 = store i15 %add_ln32_2, i15 %phi_mul18" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 44 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln33 = store i14 %add_ln33_3, i14 %phi_mul20" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 45 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 46 [1/1] (1.87ns)   --->   "%add_ln32 = add i7 %i_1, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 46 'add' 'add_ln32' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.87ns)   --->   "%icmp_ln32_1 = icmp_ult  i7 %add_ln32_1, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 47 'icmp' 'icmp_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.99ns)   --->   "%select_ln32 = select i1 %icmp_ln32_1, i7 %add_ln32_1, i7 0" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 48 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i14 %add_ln33" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 49 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i4 %w, i64 0, i64 %zext_ln33" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 50 'getelementptr' 'w_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 51 'load' 'w_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10000> <ROM>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%data_load = load i7 %data_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 52 'load' 'data_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_3 : Operation 53 [1/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 53 'load' 'data_1_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 54 'load' 'data_2_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln32 = store i7 %add_ln32, i7 %i" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 55 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i7 %i_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 56 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 57 'load' 'w_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10000> <ROM>
ST_4 : Operation 58 [1/1] (1.70ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3i32.i32.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i32 0, i2 %trunc_ln32" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 58 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.91ns)   --->   "%add_ln33_1 = add i8 %zext_ln32, i8 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 59 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln32 = store i7 %select_ln32, i7 %phi_urem22" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 60 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i4 %w_load" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 61 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [5/5] (3.87ns)   --->   "%mul_ln33 = mul i32 %zext_ln33_1, i32 %tmp_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 62 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 63 [4/5] (3.87ns)   --->   "%mul_ln33 = mul i32 %zext_ln33_1, i32 %tmp_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 63 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.87>
ST_7 : Operation 64 [3/5] (3.87ns)   --->   "%mul_ln33 = mul i32 %zext_ln33_1, i32 %tmp_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 64 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i8 %add_ln33_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 65 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr i32 %data1, i64 0, i64 %zext_ln33_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 66 'getelementptr' 'data1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (3.25ns)   --->   "%data1_load = load i8 %data1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 67 'load' 'data1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 8 <SV = 7> <Delay = 3.87>
ST_8 : Operation 68 [2/5] (3.87ns)   --->   "%mul_ln33 = mul i32 %zext_ln33_1, i32 %tmp_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 68 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/2] (3.25ns)   --->   "%data1_load = load i8 %data1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 69 'load' 'data1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 9 <SV = 8> <Delay = 3.87>
ST_9 : Operation 70 [1/5] (3.87ns)   --->   "%mul_ln33 = mul i32 %zext_ln33_1, i32 %tmp_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 70 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln33_2 = add i32 %data1_load, i32 %mul_ln33" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 71 'add' 'add_ln33_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 72 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 74 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %add_ln33_2, i8 %data1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 75 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc40" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 76 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32) [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln32', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32) of constant 0 on local variable 'i', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32 [13]  (1.588 ns)

 <State 2>: 3.532ns
The critical path consists of the following:
	'load' operation 15 bit ('phi_mul18_load', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32) on local variable 'phi_mul18' [26]  (0.000 ns)
	'add' operation 15 bit ('add_ln32_2', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32) [34]  (1.944 ns)
	'store' operation 0 bit ('store_ln32', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32) of variable 'add_ln32_2', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32 on local variable 'phi_mul18' [59]  (1.588 ns)

 <State 3>: 3.458ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln32', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32) [21]  (1.870 ns)
	'store' operation 0 bit ('store_ln32', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32) of variable 'add_ln32', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32 on local variable 'i', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32 [58]  (1.588 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 4 bit ('w_load', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33) on array 'w' [42]  (3.254 ns)

 <State 5>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln33', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33) [51]  (3.871 ns)

 <State 6>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln33', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33) [51]  (3.871 ns)

 <State 7>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln33', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33) [51]  (3.871 ns)

 <State 8>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln33', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33) [51]  (3.871 ns)

 <State 9>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln33', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33) [51]  (3.871 ns)

 <State 10>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln33_2', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33) [56]  (2.552 ns)

 <State 11>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln33', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33) of variable 'add_ln33_2', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33 on array 'data1', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14 [57]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
