{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495750120733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495750120749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 19:08:40 2017 " "Processing started: Thu May 25 19:08:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495750120749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495750120749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CanBus -c CanBus " "Command: quartus_map --read_settings_files=on --write_settings_files=off CanBus -c CanBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495750120749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1495750121151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495750121151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file can_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_tx " "Found entity 1: can_tx" {  } { { "can_tx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495750133486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495750133486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file can_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_rx " "Found entity 1: can_rx" {  } { { "can_rx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495750133489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495750133489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "can_rx " "Elaborating entity \"can_rx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495750133511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 can_rx.v(84) " "Verilog HDL assignment warning at can_rx.v(84): truncated value with size 32 to match size of target (8)" {  } { { "can_rx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_rx.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495750133511 "|can_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 can_rx.v(110) " "Verilog HDL assignment warning at can_rx.v(110): truncated value with size 32 to match size of target (8)" {  } { { "can_rx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_rx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495750133511 "|can_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 can_rx.v(138) " "Verilog HDL assignment warning at can_rx.v(138): truncated value with size 32 to match size of target (8)" {  } { { "can_rx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_rx.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495750133511 "|can_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 can_rx.v(157) " "Verilog HDL assignment warning at can_rx.v(157): truncated value with size 32 to match size of target (8)" {  } { { "can_rx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_rx.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495750133511 "|can_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 can_rx.v(176) " "Verilog HDL assignment warning at can_rx.v(176): truncated value with size 32 to match size of target (8)" {  } { { "can_rx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_rx.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495750133527 "|can_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 can_rx.v(195) " "Verilog HDL assignment warning at can_rx.v(195): truncated value with size 32 to match size of target (8)" {  } { { "can_rx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_rx.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495750133527 "|can_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 can_rx.v(223) " "Verilog HDL assignment warning at can_rx.v(223): truncated value with size 32 to match size of target (8)" {  } { { "can_rx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_rx.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495750133527 "|can_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 can_rx.v(250) " "Verilog HDL assignment warning at can_rx.v(250): truncated value with size 32 to match size of target (8)" {  } { { "can_rx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_rx.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495750133527 "|can_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 can_rx.v(277) " "Verilog HDL assignment warning at can_rx.v(277): truncated value with size 32 to match size of target (8)" {  } { { "can_rx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_rx.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495750133527 "|can_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 can_rx.v(296) " "Verilog HDL assignment warning at can_rx.v(296): truncated value with size 32 to match size of target (8)" {  } { { "can_rx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_rx.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495750133527 "|can_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 can_rx.v(315) " "Verilog HDL assignment warning at can_rx.v(315): truncated value with size 32 to match size of target (8)" {  } { { "can_rx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_rx.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495750133527 "|can_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 can_rx.v(337) " "Verilog HDL assignment warning at can_rx.v(337): truncated value with size 32 to match size of target (8)" {  } { { "can_rx.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_rx.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495750133527 "|can_rx"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1495750135200 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495750135933 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1495750136117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495750136117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "665 " "Implemented 665 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1495750136233 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1495750136233 ""} { "Info" "ICUT_CUT_TM_LCELLS" "560 " "Implemented 560 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1495750136233 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1495750136233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495750136280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 19:08:56 2017 " "Processing ended: Thu May 25 19:08:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495750136280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495750136280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495750136280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495750136280 ""}
