$date
Sunday, 21 February 2021 7:56:23 PM
$end
$version
Quokka VCD Generator
$end
$timescale
1s
$end
$scope module TOP $end
$scope module Control $end
$var wire 1 TOP_Control_Clock TOP_Control_Clock $end
$upscope
$end
$scope module Inputs $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_Outputs_Counter TOP_Outputs_Counter[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 3 TOP_Internals_CombinedModuleIsActive TOP_Internals_CombinedModuleIsActive[2:0] $end
$var wire 2 TOP_Internals_internalMemAccessMode TOP_Internals_internalMemAccessMode[1:0] $end
$var wire 32 TOP_Internals_ModuleCommon_Address TOP_Internals_ModuleCommon_Address[31:0] $end
$var wire 32 TOP_Internals_ModuleCommon_WriteValue TOP_Internals_ModuleCommon_WriteValue[31:0] $end
$var wire 1 TOP_Internals_ModuleCommon_WE TOP_Internals_ModuleCommon_WE $end
$var wire 1 TOP_Internals_ModuleCommon_RE TOP_Internals_ModuleCommon_RE $end
$var wire 2 TOP_Internals_ModuleCommon_MemAccessMode TOP_Internals_ModuleCommon_MemAccessMode[1:0] $end
$var wire 8 TOP_Internals_BusCS_Item1 TOP_Internals_BusCS_Item1[7:0] $end
$var wire 1 TOP_Internals_BusCS_Item2 TOP_Internals_BusCS_Item2 $end
$var wire 8 TOP_Internals_ModuleIndex TOP_Internals_ModuleIndex[7:0] $end
$var wire 1 TOP_Internals_HasActiveModule TOP_Internals_HasActiveModule $end
$var wire 32 TOP_Internals_internalModuleReadData TOP_Internals_internalModuleReadData[31:0] $end
$var wire 1 TOP_Internals_internalModuleIsReady TOP_Internals_internalModuleIsReady $end
$var wire 1 TOP_Internals_internalMemReady TOP_Internals_internalMemReady $end
$upscope
$end
$scope module CPU $end
$scope module Inputs $end
$var wire 32 TOP_CPU_Inputs_BaseAddress TOP_CPU_Inputs_BaseAddress[31:0] $end
$var wire 32 TOP_CPU_Inputs_MemReadData TOP_CPU_Inputs_MemReadData[31:0] $end
$var wire 1 TOP_CPU_Inputs_MemReady TOP_CPU_Inputs_MemReady $end
$var wire 1 TOP_CPU_Inputs_ExtIRQ TOP_CPU_Inputs_ExtIRQ $end
$upscope
$end
$scope module Outputs $end
$var wire 1 TOP_CPU_Outputs_IsHalted TOP_CPU_Outputs_IsHalted $end
$var wire 32 TOP_CPU_Outputs_MemWriteData TOP_CPU_Outputs_MemWriteData[31:0] $end
$var wire 3 TOP_CPU_Outputs_MemAccessMode TOP_CPU_Outputs_MemAccessMode[2:0] $end
$var wire 1 TOP_CPU_Outputs_MemRead TOP_CPU_Outputs_MemRead $end
$var wire 1 TOP_CPU_Outputs_MemWrite TOP_CPU_Outputs_MemWrite $end
$var wire 32 TOP_CPU_Outputs_MemAddress TOP_CPU_Outputs_MemAddress[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 32 TOP_CPU_Internals_ALUOp1 TOP_CPU_Internals_ALUOp1[31:0] $end
$var wire 32 TOP_CPU_Internals_ALUOp2 TOP_CPU_Internals_ALUOp2[31:0] $end
$var wire 5 TOP_CPU_Internals_ALUSHAMT TOP_CPU_Internals_ALUSHAMT[4:0] $end
$var wire 1 TOP_CPU_Internals_RegsRead TOP_CPU_Internals_RegsRead $end
$var wire 1 TOP_CPU_Internals_RegsWE TOP_CPU_Internals_RegsWE $end
$var wire 32 TOP_CPU_Internals_CMPLhs TOP_CPU_Internals_CMPLhs[31:0] $end
$var wire 32 TOP_CPU_Internals_CMPRhs TOP_CPU_Internals_CMPRhs[31:0] $end
$var wire 4 TOP_CPU_Internals_CSRAddress TOP_CPU_Internals_CSRAddress[3:0] $end
$var wire 1 TOP_CPU_Internals_CSRWriteFault TOP_CPU_Internals_CSRWriteFault $end
$var wire 4 TOP_CPU_Internals_CSRData_Item1 TOP_CPU_Internals_CSRData_Item1[3:0] $end
$var wire 1 TOP_CPU_Internals_CSRData_Item2 TOP_CPU_Internals_CSRData_Item2 $end
$var wire 32 TOP_CPU_Internals_CSRWriteData TOP_CPU_Internals_CSRWriteData[31:0] $end
$var wire 33 TOP_CPU_Internals_NextSequentialPC TOP_CPU_Internals_NextSequentialPC[32:0] $end
$var wire 1 TOP_CPU_Internals_MemAddressMisaligned TOP_CPU_Internals_MemAddressMisaligned $end
$var wire 1 TOP_CPU_Internals_IsIF TOP_CPU_Internals_IsIF $end
$var wire 1 TOP_CPU_Internals_IsLoadOp TOP_CPU_Internals_IsLoadOp $end
$var wire 1 TOP_CPU_Internals_IsStoreOp TOP_CPU_Internals_IsStoreOp $end
$var wire 32 TOP_CPU_Internals_internalMemAddress TOP_CPU_Internals_internalMemAddress[31:0] $end
$var wire 1 TOP_CPU_Internals_HasMTVEC TOP_CPU_Internals_HasMTVEC $end
$var wire 32 TOP_CPU_Internals_InstructionOffset TOP_CPU_Internals_InstructionOffset[31:0] $end
$var wire 33 TOP_CPU_Internals_internalNextPC TOP_CPU_Internals_internalNextPC[32:0] $end
$var wire 32 TOP_CPU_Internals_MSTATUS TOP_CPU_Internals_MSTATUS[31:0] $end
$var wire 1 TOP_CPU_Internals_isMIE TOP_CPU_Internals_isMIE $end
$upscope
$end
$scope module ID $end
$scope module Inputs $end
$var wire 32 TOP_CPU_ID_Inputs_Instruction TOP_CPU_ID_Inputs_Instruction[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 7 TOP_CPU_ID_Outputs_OpCode TOP_CPU_ID_Outputs_OpCode[6:0] $end
$var wire 5 TOP_CPU_ID_Outputs_RD TOP_CPU_ID_Outputs_RD[4:0] $end
$var wire 5 TOP_CPU_ID_Outputs_RS1 TOP_CPU_ID_Outputs_RS1[4:0] $end
$var wire 5 TOP_CPU_ID_Outputs_RS2 TOP_CPU_ID_Outputs_RS2[4:0] $end
$var wire 3 TOP_CPU_ID_Outputs_Funct3 TOP_CPU_ID_Outputs_Funct3[2:0] $end
$var wire 7 TOP_CPU_ID_Outputs_Funct7 TOP_CPU_ID_Outputs_Funct7[6:0] $end
$var wire 32 TOP_CPU_ID_Outputs_RTypeImm TOP_CPU_ID_Outputs_RTypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_ITypeImm TOP_CPU_ID_Outputs_ITypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_STypeImm TOP_CPU_ID_Outputs_STypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_BTypeImm TOP_CPU_ID_Outputs_BTypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_UTypeImm TOP_CPU_ID_Outputs_UTypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_JTypeImm TOP_CPU_ID_Outputs_JTypeImm[31:0] $end
$var wire 5 TOP_CPU_ID_Outputs_SHAMT TOP_CPU_ID_Outputs_SHAMT[4:0] $end
$var wire 1 TOP_CPU_ID_Outputs_SHARITH TOP_CPU_ID_Outputs_SHARITH $end
$var wire 1 TOP_CPU_ID_Outputs_SUB TOP_CPU_ID_Outputs_SUB $end
$var string 1 TOP_CPU_ID_Outputs_OpTypeCodeToString TOP_CPU_ID_Outputs_OpTypeCodeToString $end
$var wire 7 TOP_CPU_ID_Outputs_OpTypeCode TOP_CPU_ID_Outputs_OpTypeCode[6:0] $end
$var string 1 TOP_CPU_ID_Outputs_OPIMMCodeToString TOP_CPU_ID_Outputs_OPIMMCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_OPIMMCode TOP_CPU_ID_Outputs_OPIMMCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_OPCodeToString TOP_CPU_ID_Outputs_OPCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_OPCode TOP_CPU_ID_Outputs_OPCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_BranchTypeCodeToString TOP_CPU_ID_Outputs_BranchTypeCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_BranchTypeCode TOP_CPU_ID_Outputs_BranchTypeCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_LoadTypeCodeToString TOP_CPU_ID_Outputs_LoadTypeCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_LoadTypeCode TOP_CPU_ID_Outputs_LoadTypeCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_SysTypeCodeToString TOP_CPU_ID_Outputs_SysTypeCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_SysTypeCode TOP_CPU_ID_Outputs_SysTypeCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_RetTypeCodeToString TOP_CPU_ID_Outputs_RetTypeCodeToString $end
$var wire 5 TOP_CPU_ID_Outputs_RetTypeCode TOP_CPU_ID_Outputs_RetTypeCode[4:0] $end
$var string 1 TOP_CPU_ID_Outputs_IRQTypeCodeToString TOP_CPU_ID_Outputs_IRQTypeCodeToString $end
$var wire 4 TOP_CPU_ID_Outputs_IRQTypeCode TOP_CPU_ID_Outputs_IRQTypeCode[3:0] $end
$var string 1 TOP_CPU_ID_Outputs_SystemCodeToString TOP_CPU_ID_Outputs_SystemCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_SystemCode TOP_CPU_ID_Outputs_SystemCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_CSRAddressToString TOP_CPU_ID_Outputs_CSRAddressToString $end
$var wire 12 TOP_CPU_ID_Outputs_CSRAddress TOP_CPU_ID_Outputs_CSRAddress[11:0] $end
$var wire 1 TOP_CPU_ID_Outputs_CSRWE TOP_CPU_ID_Outputs_CSRWE $end
$upscope
$end
$scope module Internals $end
$var wire 32 TOP_CPU_ID_Internals_internalBits TOP_CPU_ID_Internals_internalBits[31:0] $end
$var wire 32 TOP_CPU_ID_Internals_internalITypeImm TOP_CPU_ID_Internals_internalITypeImm[31:0] $end
$var wire 7 TOP_CPU_ID_Internals_internalOpCode TOP_CPU_ID_Internals_internalOpCode[6:0] $end
$var wire 3 TOP_CPU_ID_Internals_internalFunct3 TOP_CPU_ID_Internals_internalFunct3[2:0] $end
$var wire 7 TOP_CPU_ID_Internals_internalFunct7 TOP_CPU_ID_Internals_internalFunct7[6:0] $end
$var wire 5 TOP_CPU_ID_Internals_internalRS2 TOP_CPU_ID_Internals_internalRS2[4:0] $end
$var wire 32 TOP_CPU_ID_Internals_ZeroU32 TOP_CPU_ID_Internals_ZeroU32[31:0] $end
$upscope
$end
$upscope
$end
$scope module Regs $end
$scope module Inputs $end
$var wire 1 TOP_CPU_Regs_Inputs_Read TOP_CPU_Regs_Inputs_Read $end
$var wire 5 TOP_CPU_Regs_Inputs_RS1Addr TOP_CPU_Regs_Inputs_RS1Addr[4:0] $end
$var wire 5 TOP_CPU_Regs_Inputs_RS2Addr TOP_CPU_Regs_Inputs_RS2Addr[4:0] $end
$var wire 5 TOP_CPU_Regs_Inputs_RD TOP_CPU_Regs_Inputs_RD[4:0] $end
$var wire 1 TOP_CPU_Regs_Inputs_WE TOP_CPU_Regs_Inputs_WE $end
$var wire 32 TOP_CPU_Regs_Inputs_WriteData TOP_CPU_Regs_Inputs_WriteData[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_CPU_Regs_Outputs_RS1 TOP_CPU_Regs_Outputs_RS1[31:0] $end
$var wire 32 TOP_CPU_Regs_Outputs_RS2 TOP_CPU_Regs_Outputs_RS2[31:0] $end
$var wire 1 TOP_CPU_Regs_Outputs_Ready TOP_CPU_Regs_Outputs_Ready $end
$upscope
$end
$scope module Internals $end
$upscope
$end
$scope module State $end
$var wire 32 TOP_CPU_Regs_State_ReadData TOP_CPU_Regs_State_ReadData[31:0] $end
$var wire 8 TOP_CPU_Regs_State_Mode TOP_CPU_Regs_State_Mode[7:0] $end
$var wire 32 TOP_CPU_Regs_State_RS1 TOP_CPU_Regs_State_RS1[31:0] $end
$var wire 32 TOP_CPU_Regs_State_RS2 TOP_CPU_Regs_State_RS2[31:0] $end
$var wire 1 TOP_CPU_Regs_State_Ready TOP_CPU_Regs_State_Ready $end
$upscope
$end
$scope module NextState $end
$var wire 32 TOP_CPU_Regs_NextState_ReadData TOP_CPU_Regs_NextState_ReadData[31:0] $end
$var wire 8 TOP_CPU_Regs_NextState_Mode TOP_CPU_Regs_NextState_Mode[7:0] $end
$var wire 32 TOP_CPU_Regs_NextState_RS1 TOP_CPU_Regs_NextState_RS1[31:0] $end
$var wire 32 TOP_CPU_Regs_NextState_RS2 TOP_CPU_Regs_NextState_RS2[31:0] $end
$var wire 1 TOP_CPU_Regs_NextState_Ready TOP_CPU_Regs_NextState_Ready $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module ALU $end
$scope module Inputs $end
$var wire 32 TOP_CPU_ALU_Inputs_Op1 TOP_CPU_ALU_Inputs_Op1[31:0] $end
$var wire 32 TOP_CPU_ALU_Inputs_Op2 TOP_CPU_ALU_Inputs_Op2[31:0] $end
$var wire 5 TOP_CPU_ALU_Inputs_SHAMT TOP_CPU_ALU_Inputs_SHAMT[4:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_CPU_ALU_Outputs_ADD TOP_CPU_ALU_Outputs_ADD[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SUB TOP_CPU_ALU_Outputs_SUB[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_resAND TOP_CPU_ALU_Outputs_resAND[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_resOR TOP_CPU_ALU_Outputs_resOR[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_resXOR TOP_CPU_ALU_Outputs_resXOR[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SHLL TOP_CPU_ALU_Outputs_SHLL[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SHRL TOP_CPU_ALU_Outputs_SHRL[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SHRA TOP_CPU_ALU_Outputs_SHRA[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 33 TOP_CPU_ALU_Internals_internalAdd TOP_CPU_ALU_Internals_internalAdd[32:0] $end
$var wire 34 TOP_CPU_ALU_Internals_internalSub TOP_CPU_ALU_Internals_internalSub[33:0] $end
$upscope
$end
$upscope
$end
$scope module CMP $end
$scope module Inputs $end
$var wire 32 TOP_CPU_CMP_Inputs_Lhs TOP_CPU_CMP_Inputs_Lhs[31:0] $end
$var wire 32 TOP_CPU_CMP_Inputs_Rhs TOP_CPU_CMP_Inputs_Rhs[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 1 TOP_CPU_CMP_Outputs_EQ TOP_CPU_CMP_Outputs_EQ $end
$var wire 1 TOP_CPU_CMP_Outputs_NE TOP_CPU_CMP_Outputs_NE $end
$var wire 1 TOP_CPU_CMP_Outputs_GTU TOP_CPU_CMP_Outputs_GTU $end
$var wire 1 TOP_CPU_CMP_Outputs_LTU TOP_CPU_CMP_Outputs_LTU $end
$var wire 1 TOP_CPU_CMP_Outputs_GTS TOP_CPU_CMP_Outputs_GTS $end
$var wire 1 TOP_CPU_CMP_Outputs_LTS TOP_CPU_CMP_Outputs_LTS $end
$upscope
$end
$scope module Internals $end
$var wire 1 TOP_CPU_CMP_Internals_internalEQ TOP_CPU_CMP_Internals_internalEQ $end
$upscope
$end
$upscope
$end
$scope module State $end
$var string 1 TOP_CPU_State_StateToString TOP_CPU_State_StateToString $end
$var wire 3 TOP_CPU_State_State TOP_CPU_State_State[2:0] $end
$var string 1 TOP_CPU_State_HaltCodeToString TOP_CPU_State_HaltCodeToString $end
$var wire 4 TOP_CPU_State_HaltCode TOP_CPU_State_HaltCode[3:0] $end
$var wire 32 TOP_CPU_State_Instruction TOP_CPU_State_Instruction[31:0] $end
$var wire 1 TOP_CPU_State_WBDataReady TOP_CPU_State_WBDataReady $end
$var wire 32 TOP_CPU_State_WBData TOP_CPU_State_WBData[31:0] $end
$var wire 32 TOP_CPU_State_PC TOP_CPU_State_PC[31:0] $end
$var wire 32 TOP_CPU_State_PCOffset TOP_CPU_State_PCOffset[31:0] $end
$upscope
$end
$scope module NextState $end
$var string 1 TOP_CPU_NextState_StateToString TOP_CPU_NextState_StateToString $end
$var wire 3 TOP_CPU_NextState_State TOP_CPU_NextState_State[2:0] $end
$var string 1 TOP_CPU_NextState_HaltCodeToString TOP_CPU_NextState_HaltCodeToString $end
$var wire 4 TOP_CPU_NextState_HaltCode TOP_CPU_NextState_HaltCode[3:0] $end
$var wire 32 TOP_CPU_NextState_Instruction TOP_CPU_NextState_Instruction[31:0] $end
$var wire 1 TOP_CPU_NextState_WBDataReady TOP_CPU_NextState_WBDataReady $end
$var wire 32 TOP_CPU_NextState_WBData TOP_CPU_NextState_WBData[31:0] $end
$var wire 32 TOP_CPU_NextState_PC TOP_CPU_NextState_PC[31:0] $end
$var wire 32 TOP_CPU_NextState_PCOffset TOP_CPU_NextState_PCOffset[31:0] $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module InstructionsRAM $end
$scope module Inputs $end
$var wire 32 TOP_InstructionsRAM_Inputs_Common_Address TOP_InstructionsRAM_Inputs_Common_Address[31:0] $end
$var wire 32 TOP_InstructionsRAM_Inputs_Common_WriteValue TOP_InstructionsRAM_Inputs_Common_WriteValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_Inputs_Common_WE TOP_InstructionsRAM_Inputs_Common_WE $end
$var wire 1 TOP_InstructionsRAM_Inputs_Common_RE TOP_InstructionsRAM_Inputs_Common_RE $end
$var wire 2 TOP_InstructionsRAM_Inputs_Common_MemAccessMode TOP_InstructionsRAM_Inputs_Common_MemAccessMode[1:0] $end
$var wire 32 TOP_InstructionsRAM_Inputs_DeviceAddress TOP_InstructionsRAM_Inputs_DeviceAddress[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_InstructionsRAM_Outputs_ReadValue TOP_InstructionsRAM_Outputs_ReadValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_Outputs_IsReady TOP_InstructionsRAM_Outputs_IsReady $end
$var wire 1 TOP_InstructionsRAM_Outputs_IsActive TOP_InstructionsRAM_Outputs_IsActive $end
$upscope
$end
$scope module Internals $end
$var wire 1 TOP_InstructionsRAM_Internals_addressMatch TOP_InstructionsRAM_Internals_addressMatch $end
$var wire 32 TOP_InstructionsRAM_Internals_internalAddressBits TOP_InstructionsRAM_Internals_internalAddressBits[31:0] $end
$var wire 5 TOP_InstructionsRAM_Internals_internalByteAddress TOP_InstructionsRAM_Internals_internalByteAddress[4:0] $end
$var wire 32 TOP_InstructionsRAM_Internals_addressSpan TOP_InstructionsRAM_Internals_addressSpan[31:0] $end
$var wire 10 TOP_InstructionsRAM_Internals_internalWordAddress TOP_InstructionsRAM_Internals_internalWordAddress[9:0] $end
$var wire 1 TOP_InstructionsRAM_Internals_internalIsActive TOP_InstructionsRAM_Internals_internalIsActive $end
$var wire 32 TOP_InstructionsRAM_Internals_internalWriteValueBits TOP_InstructionsRAM_Internals_internalWriteValueBits[31:0] $end
$var wire 32 TOP_InstructionsRAM_Internals_writeMask TOP_InstructionsRAM_Internals_writeMask[31:0] $end
$var wire 32 TOP_InstructionsRAM_Internals_internalWriteData TOP_InstructionsRAM_Internals_internalWriteData[31:0] $end
$var wire 1 TOP_InstructionsRAM_Internals_readBeforeWrite TOP_InstructionsRAM_Internals_readBeforeWrite $end
$var wire 1 TOP_InstructionsRAM_Internals_internalWE TOP_InstructionsRAM_Internals_internalWE $end
$var wire 32 TOP_InstructionsRAM_Internals_memAccessMask TOP_InstructionsRAM_Internals_memAccessMask[31:0] $end
$upscope
$end
$scope module State $end
$var wire 32 TOP_InstructionsRAM_State_ReadValue TOP_InstructionsRAM_State_ReadValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_State_Ready TOP_InstructionsRAM_State_Ready $end
$var wire 1 TOP_InstructionsRAM_State_ReadBeforeWrite TOP_InstructionsRAM_State_ReadBeforeWrite $end
$upscope
$end
$scope module NextState $end
$var wire 32 TOP_InstructionsRAM_NextState_ReadValue TOP_InstructionsRAM_NextState_ReadValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_NextState_Ready TOP_InstructionsRAM_NextState_Ready $end
$var wire 1 TOP_InstructionsRAM_NextState_ReadBeforeWrite TOP_InstructionsRAM_NextState_ReadBeforeWrite $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module UARTSim $end
$scope module Inputs $end
$var wire 32 TOP_UARTSim_Inputs_Common_Address TOP_UARTSim_Inputs_Common_Address[31:0] $end
$var wire 32 TOP_UARTSim_Inputs_Common_WriteValue TOP_UARTSim_Inputs_Common_WriteValue[31:0] $end
$var wire 1 TOP_UARTSim_Inputs_Common_WE TOP_UARTSim_Inputs_Common_WE $end
$var wire 1 TOP_UARTSim_Inputs_Common_RE TOP_UARTSim_Inputs_Common_RE $end
$var wire 2 TOP_UARTSim_Inputs_Common_MemAccessMode TOP_UARTSim_Inputs_Common_MemAccessMode[1:0] $end
$var wire 32 TOP_UARTSim_Inputs_DeviceAddress TOP_UARTSim_Inputs_DeviceAddress[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 1 TOP_UARTSim_Outputs_IsActive TOP_UARTSim_Outputs_IsActive $end
$var wire 1 TOP_UARTSim_Outputs_IsReady TOP_UARTSim_Outputs_IsReady $end
$var wire 32 TOP_UARTSim_Outputs_ReadValue TOP_UARTSim_Outputs_ReadValue[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 1 TOP_UARTSim_Internals_addressMatch TOP_UARTSim_Internals_addressMatch $end
$var wire 32 TOP_UARTSim_Internals_internalAddressBits TOP_UARTSim_Internals_internalAddressBits[31:0] $end
$var wire 5 TOP_UARTSim_Internals_internalByteAddress TOP_UARTSim_Internals_internalByteAddress[4:0] $end
$var wire 32 TOP_UARTSim_Internals_addressSpan TOP_UARTSim_Internals_addressSpan[31:0] $end
$var wire 1 TOP_UARTSim_Internals_internalIsActive TOP_UARTSim_Internals_internalIsActive $end
$var wire 1 TOP_UARTSim_Internals_internalIsReady TOP_UARTSim_Internals_internalIsReady $end
$upscope
$end
$scope module State $end
$var wire 1 TOP_UARTSim_State_UART_TX TOP_UARTSim_State_UART_TX $end
$var wire 8 TOP_UARTSim_State_txSimCounter TOP_UARTSim_State_txSimCounter[7:0] $end
$upscope
$end
$scope module NextState $end
$var wire 1 TOP_UARTSim_NextState_UART_TX TOP_UARTSim_NextState_UART_TX $end
$var wire 8 TOP_UARTSim_NextState_txSimCounter TOP_UARTSim_NextState_txSimCounter[7:0] $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module CounterModule $end
$scope module Inputs $end
$var wire 32 TOP_CounterModule_Inputs_Common_Address TOP_CounterModule_Inputs_Common_Address[31:0] $end
$var wire 32 TOP_CounterModule_Inputs_Common_WriteValue TOP_CounterModule_Inputs_Common_WriteValue[31:0] $end
$var wire 1 TOP_CounterModule_Inputs_Common_WE TOP_CounterModule_Inputs_Common_WE $end
$var wire 1 TOP_CounterModule_Inputs_Common_RE TOP_CounterModule_Inputs_Common_RE $end
$var wire 2 TOP_CounterModule_Inputs_Common_MemAccessMode TOP_CounterModule_Inputs_Common_MemAccessMode[1:0] $end
$var wire 32 TOP_CounterModule_Inputs_DeviceAddress TOP_CounterModule_Inputs_DeviceAddress[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_CounterModule_Outputs_ReadValue TOP_CounterModule_Outputs_ReadValue[31:0] $end
$var wire 1 TOP_CounterModule_Outputs_IsReady TOP_CounterModule_Outputs_IsReady $end
$var wire 1 TOP_CounterModule_Outputs_IsActive TOP_CounterModule_Outputs_IsActive $end
$var wire 32 TOP_CounterModule_Outputs_Value TOP_CounterModule_Outputs_Value[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 1 TOP_CounterModule_Internals_addressMatch TOP_CounterModule_Internals_addressMatch $end
$var wire 32 TOP_CounterModule_Internals_internalAddressBits TOP_CounterModule_Internals_internalAddressBits[31:0] $end
$var wire 5 TOP_CounterModule_Internals_internalByteAddress TOP_CounterModule_Internals_internalByteAddress[4:0] $end
$var wire 32 TOP_CounterModule_Internals_addressSpan TOP_CounterModule_Internals_addressSpan[31:0] $end
$var wire 1 TOP_CounterModule_Internals_internalIsActive TOP_CounterModule_Internals_internalIsActive $end
$upscope
$end
$scope module State $end
$var wire 32 TOP_CounterModule_State_Value TOP_CounterModule_State_Value[31:0] $end
$upscope
$end
$scope module NextState $end
$var wire 32 TOP_CounterModule_NextState_Value TOP_CounterModule_NextState_Value[31:0] $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module State $end
$var wire 1 TOP_State_MemReady TOP_State_MemReady $end
$upscope
$end
$scope module NextState $end
$var wire 1 TOP_NextState_MemReady TOP_NextState_MemReady $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$enddefinitions
$end
#0
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Outputs_Counter
b000 TOP_Internals_CombinedModuleIsActive
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_ModuleCommon_WE
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b00000000 TOP_Internals_BusCS_Item1
0TOP_Internals_BusCS_Item2
b00000000 TOP_Internals_ModuleIndex
0TOP_Internals_HasActiveModule
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Inputs_BaseAddress
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Inputs_ExtIRQ
0TOP_CPU_Outputs_IsHalted
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
0TOP_CPU_Outputs_MemWrite
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b0000 TOP_CPU_Internals_CSRAddress
1TOP_CPU_Internals_CSRWriteFault
b0000 TOP_CPU_Internals_CSRData_Item1
1TOP_CPU_Internals_CSRData_Item2
b00000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
b000000000000000000000000000000100 TOP_CPU_Internals_NextSequentialPC
0TOP_CPU_Internals_MemAddressMisaligned
1TOP_CPU_Internals_IsIF
0TOP_CPU_Internals_IsLoadOp
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
0TOP_CPU_Internals_HasMTVEC
b00000000000000000000000000000100 TOP_CPU_Internals_InstructionOffset
b000000000000000000000000000000000 TOP_CPU_Internals_internalNextPC
b00000000000000000000000000000000 TOP_CPU_Internals_MSTATUS
0TOP_CPU_Internals_isMIE
b00000000000000000000000000000000 TOP_CPU_ID_Inputs_Instruction
b0000000 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
s0 TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000000 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000000 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
b00000000000000000000000000000000 TOP_CPU_ID_Internals_ZeroU32
0TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
0TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
sNone TOP_CPU_State_HaltCodeToString
b0000 TOP_CPU_State_HaltCode
b00000000000000000000000000000000 TOP_CPU_State_Instruction
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
b00000000000000000000000000000000 TOP_CPU_State_PC
b00000000000000000000000000000000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
sNone TOP_CPU_NextState_HaltCodeToString
b0000 TOP_CPU_NextState_HaltCode
b00000000000000000000000000000000 TOP_CPU_NextState_Instruction
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
b00000000000000000000000000000000 TOP_CPU_NextState_PC
b00000000000000000000000000000000 TOP_CPU_NextState_PCOffset
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_DeviceAddress
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000001000000000000 TOP_InstructionsRAM_Internals_addressSpan
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b10010000000000000000000000000000 TOP_UARTSim_Inputs_DeviceAddress
0TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000100 TOP_UARTSim_Internals_addressSpan
0TOP_UARTSim_Internals_internalIsActive
1TOP_UARTSim_Internals_internalIsReady
0TOP_UARTSim_State_UART_TX
b00000000 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b00000000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
0TOP_CounterModule_Inputs_Common_WE
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b10000000000000000000000000000000 TOP_CounterModule_Inputs_DeviceAddress
b00000000000000000000000000000000 TOP_CounterModule_Outputs_ReadValue
1TOP_CounterModule_Outputs_IsReady
0TOP_CounterModule_Outputs_IsActive
b00000000000000000000000000000000 TOP_CounterModule_Outputs_Value
0TOP_CounterModule_Internals_addressMatch
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
b00000000000000000000000000000100 TOP_CounterModule_Internals_addressSpan
0TOP_CounterModule_Internals_internalIsActive
b00000000000000000000000000000000 TOP_CounterModule_State_Value
b00000000000000000000000000000000 TOP_CounterModule_NextState_Value
0TOP_State_MemReady
0TOP_NextState_MemReady
#2001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
1TOP_NextState_MemReady
#2002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#3000
0TOP_Control_Clock
#4000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#4001
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b10000000000000000000000010110111 TOP_CPU_NextState_Instruction
#5000
0TOP_Control_Clock
#6000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b10000000000000000000000010110111 TOP_CPU_State_Instruction
#6001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
b10000000000000000000000010110111 TOP_CPU_ID_Inputs_Instruction
b0110111 TOP_CPU_ID_Outputs_OpCode
b00001 TOP_CPU_ID_Outputs_RD
b1000000 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111100000000000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111100000000000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111100000000001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111100000000000 TOP_CPU_ID_Outputs_BTypeImm
b10000000000000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100000000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sLUI TOP_CPU_ID_Outputs_OpTypeCodeToString
b0110111 TOP_CPU_ID_Outputs_OpTypeCode
s64 TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s64 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s2048 TOP_CPU_ID_Outputs_CSRAddressToString
b100000000000 TOP_CPU_ID_Outputs_CSRAddress
b10000000000000000000000010110111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111100000000000 TOP_CPU_ID_Internals_internalITypeImm
b0110111 TOP_CPU_ID_Internals_internalOpCode
b1000000 TOP_CPU_ID_Internals_internalFunct7
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
0TOP_NextState_MemReady
#6002
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#7000
0TOP_Control_Clock
#8000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#8001
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#9000
0TOP_Control_Clock
#10000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#10001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#11000
0TOP_Control_Clock
#12000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#12001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#13000
0TOP_Control_Clock
#14000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#14001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b10000000000000000000000000000000 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#15000
0TOP_Control_Clock
#16000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b000000000000000000000000000000100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b10000000000000000000000000000000 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#16001
1TOP_CPU_Regs_Inputs_WE
b10000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#17000
0TOP_Control_Clock
#18000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000001000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000000100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000001000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#18001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000110010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#18002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#19000
0TOP_Control_Clock
#20000
1TOP_Control_Clock
b00000000000000000000000110010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000110010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000110010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#20001
b00000000000000000000000110010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000000000000110010011 TOP_CPU_NextState_Instruction
#21000
0TOP_Control_Clock
#22000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000000000000110010011 TOP_CPU_State_Instruction
#22001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b00000000000000000000000110010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00011 TOP_CPU_ID_Outputs_RD
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
b00000000000000000000000110010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
1TOP_CPU_Regs_Inputs_Read
b00011 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#22002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#23000
0TOP_Control_Clock
#24000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#24001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#25000
0TOP_Control_Clock
#26000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#26001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#27000
0TOP_Control_Clock
#28000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#28001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#29000
0TOP_Control_Clock
#30000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#30001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#31000
0TOP_Control_Clock
#32000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#32001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000001000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#33000
0TOP_Control_Clock
#34000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000001000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000001100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000001000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000001100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000001000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#34001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000001000010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000001000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000001000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#34002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#35000
0TOP_Control_Clock
#36000
1TOP_Control_Clock
b00000000000000000000001000010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000001000010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000001000010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#36001
b00000000000000000000001000010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000000000001000010011 TOP_CPU_NextState_Instruction
#37000
0TOP_Control_Clock
#38000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000000000001000010011 TOP_CPU_State_Instruction
#38001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000001000010011 TOP_CPU_ID_Inputs_Instruction
b00100 TOP_CPU_ID_Outputs_RD
b00000000000000000000000000000100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000000000001000010011 TOP_CPU_ID_Internals_internalBits
1TOP_CPU_Regs_Inputs_Read
b00100 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#38002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#39000
0TOP_Control_Clock
#40000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#40001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#41000
0TOP_Control_Clock
#42000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#42001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#43000
0TOP_Control_Clock
#44000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#44001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#45000
0TOP_Control_Clock
#46000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#46001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#47000
0TOP_Control_Clock
#48000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#48001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000001100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#49000
0TOP_Control_Clock
#50000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000001100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000001100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000010000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000001100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000001100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#50001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000001100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000001100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001100000000101000010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000001100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000001100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000001100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000001100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#50002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#51000
0TOP_Control_Clock
#52000
1TOP_Control_Clock
b00000000001100000000101000010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001100000000101000010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001100000000101000010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#52001
b00000000001100000000101000010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001100000000101000010011 TOP_CPU_NextState_Instruction
#53000
0TOP_Control_Clock
#54000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001100000000101000010011 TOP_CPU_State_Instruction
#54001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000001100000000101000010011 TOP_CPU_ID_Inputs_Instruction
b10100 TOP_CPU_ID_Outputs_RD
b00011 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000010100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000010100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001100000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000100000000010 TOP_CPU_ID_Outputs_JTypeImm
b00011 TOP_CPU_ID_Outputs_SHAMT
s3 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
s3 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000011 TOP_CPU_ID_Outputs_CSRAddress
b00000000001100000000101000010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000011 TOP_CPU_ID_Internals_internalITypeImm
b00011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00011 TOP_CPU_Regs_Inputs_RS2Addr
b10100 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000001100000000101000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#54002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#55000
0TOP_Control_Clock
#56000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#56001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#57000
0TOP_Control_Clock
#58000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#58001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#59000
0TOP_Control_Clock
#60000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#60001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#61000
0TOP_Control_Clock
#62000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#62001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#63000
0TOP_Control_Clock
#64000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000011 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#64001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000011 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#65000
0TOP_Control_Clock
#66000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#66001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000010100000000101010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#66002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#67000
0TOP_Control_Clock
#68000
1TOP_Control_Clock
b00000000010100000000101010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000010100000000101010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000010100000000101010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#68001
b00000000010100000000101010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000010100000000101010010011 TOP_CPU_NextState_Instruction
#69000
0TOP_Control_Clock
#70000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000010100000000101010010011 TOP_CPU_State_Instruction
#70001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000101 TOP_CPU_Internals_ALUOp2
b00101 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000101 TOP_CPU_Internals_CMPRhs
b00000000010100000000101010010011 TOP_CPU_ID_Inputs_Instruction
b10101 TOP_CPU_ID_Outputs_RD
b00101 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000010101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000010100 TOP_CPU_ID_Outputs_BTypeImm
b00000000010100000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000100000000100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s5 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000101 TOP_CPU_ID_Outputs_CSRAddress
b00000000010100000000101010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000101 TOP_CPU_ID_Internals_internalITypeImm
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b10101 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000101 TOP_CPU_ALU_Inputs_Op2
b00101 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000101 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000101 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000010100000000101000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#70002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#71000
0TOP_Control_Clock
#72000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#72001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#73000
0TOP_Control_Clock
#74000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#74001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#75000
0TOP_Control_Clock
#76000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#76001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#77000
0TOP_Control_Clock
#78000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#78001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000101 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#79000
0TOP_Control_Clock
#80000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000101 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#80001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000101 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#81000
0TOP_Control_Clock
#82000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#82001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000001010111110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#82002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#83000
0TOP_Control_Clock
#84000
1TOP_Control_Clock
b00000000000000001010111110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000001010111110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000001010111110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#84001
b00000000000000001010111110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000001010111110000011 TOP_CPU_NextState_Instruction
#85000
0TOP_Control_Clock
#86000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000001010111110000011 TOP_CPU_State_Instruction
#86001
b000 TOP_Internals_CombinedModuleIsActive
b10 TOP_Internals_internalMemAccessMode
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b010 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
1TOP_CPU_Internals_IsLoadOp
b00000000000000001010111110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b11111 TOP_CPU_ID_Outputs_RD
b00001 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b010 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000011110 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000001010000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000001010000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sSLTI TOP_CPU_ID_Outputs_OPIMMCodeToString
b010 TOP_CPU_ID_Outputs_OPIMMCode
sSLT TOP_CPU_ID_Outputs_OPCodeToString
b010 TOP_CPU_ID_Outputs_OPCode
s2 TOP_CPU_ID_Outputs_BranchTypeCodeToString
b010 TOP_CPU_ID_Outputs_BranchTypeCode
sLW TOP_CPU_ID_Outputs_LoadTypeCodeToString
b010 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRS TOP_CPU_ID_Outputs_SystemCodeToString
b010 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
b00000000000000001010111110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b010 TOP_CPU_ID_Internals_internalFunct3
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11111 TOP_CPU_Regs_Inputs_RD
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#87000
0TOP_Control_Clock
#88000
1TOP_Control_Clock
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
0TOP_State_MemReady
#88001
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
#89000
0TOP_Control_Clock
#90000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS1
#90001
b010 TOP_Internals_CombinedModuleIsActive
b00000001 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000001 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b10000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Outputs_IsActive
1TOP_CounterModule_Internals_addressMatch
b10000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
1TOP_CounterModule_Internals_internalIsActive
#90002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#91000
0TOP_Control_Clock
#92000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
#92001
0TOP_CPU_Regs_Inputs_Read
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
#93000
0TOP_Control_Clock
#94000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
#94001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
#95000
0TOP_Control_Clock
#96000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
#96001
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#97000
0TOP_Control_Clock
#98000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
1TOP_State_MemReady
#98001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
#99000
0TOP_Control_Clock
#100000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
#100001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#101000
0TOP_Control_Clock
#102000
1TOP_Control_Clock
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
0TOP_Internals_internalMemReady
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_State_MemReady
#102001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b00000000000111111000111110010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
0TOP_CounterModule_Outputs_IsActive
0TOP_CounterModule_Internals_addressMatch
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
0TOP_CounterModule_Internals_internalIsActive
1TOP_NextState_MemReady
#102002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#103000
0TOP_Control_Clock
#104000
1TOP_Control_Clock
b00000000000111111000111110010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000111111000111110010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000111111000111110010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#104001
b00000000000111111000111110010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000111111000111110010011 TOP_CPU_NextState_Instruction
#105000
0TOP_Control_Clock
#106000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000111111000111110010011 TOP_CPU_State_Instruction
#106001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000111111000111110010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b11111 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000111111000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000011111000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000111111000111110010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000111111000111100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#106002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#107000
0TOP_Control_Clock
#108000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#108001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#109000
0TOP_Control_Clock
#110000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#110001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#111000
0TOP_Control_Clock
#112000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#112001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#113000
0TOP_Control_Clock
#114000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#114001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000001 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#115000
0TOP_Control_Clock
#116000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000001 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#116001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000001 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#117000
0TOP_Control_Clock
#118000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#118001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000001111100001010000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#118002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#119000
0TOP_Control_Clock
#120000
1TOP_Control_Clock
b00000001111100001010000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
b00000001111100001010000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000001111100001010000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#120001
b00000001111100001010000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000001111100001010000000100011 TOP_CPU_NextState_Instruction
#121000
0TOP_Control_Clock
#122000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000001111100001010000000100011 TOP_CPU_State_Instruction
#122001
b000 TOP_Internals_CombinedModuleIsActive
b10 TOP_Internals_internalMemAccessMode
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b010 TOP_CPU_Outputs_MemAccessMode
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
1TOP_CPU_Internals_IsStoreOp
b00000001111100001010000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b00001 TOP_CPU_ID_Outputs_RS1
b11111 TOP_CPU_ID_Outputs_RS2
b010 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000001111100001010000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000001010100000011110 TOP_CPU_ID_Outputs_JTypeImm
b11111 TOP_CPU_ID_Outputs_SHAMT
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
sSLTI TOP_CPU_ID_Outputs_OPIMMCodeToString
b010 TOP_CPU_ID_Outputs_OPIMMCode
sSLT TOP_CPU_ID_Outputs_OPCodeToString
b010 TOP_CPU_ID_Outputs_OPCode
s2 TOP_CPU_ID_Outputs_BranchTypeCodeToString
b010 TOP_CPU_ID_Outputs_BranchTypeCode
sLW TOP_CPU_ID_Outputs_LoadTypeCodeToString
b010 TOP_CPU_ID_Outputs_LoadTypeCode
s31 TOP_CPU_ID_Outputs_SysTypeCodeToString
b111 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRS TOP_CPU_ID_Outputs_SystemCodeToString
b010 TOP_CPU_ID_Outputs_SystemCode
s31 TOP_CPU_ID_Outputs_CSRAddressToString
b000000011111 TOP_CPU_ID_Outputs_CSRAddress
b00000001111100001010000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000011111 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b010 TOP_CPU_ID_Internals_internalFunct3
b11111 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RS1Addr
b11111 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#123000
0TOP_Control_Clock
#124000
1TOP_Control_Clock
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
0TOP_State_MemReady
#124001
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
#125000
0TOP_Control_Clock
#126000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS1
#126001
b010 TOP_Internals_CombinedModuleIsActive
b00000001 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000001 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b100000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b10000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Outputs_IsActive
1TOP_CounterModule_Internals_addressMatch
b10000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
1TOP_CounterModule_Internals_internalIsActive
#126002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#127000
0TOP_Control_Clock
#128000
1TOP_Control_Clock
b00000000000000000000000000000001 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000001 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000001 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
#128001
0TOP_CPU_Regs_Inputs_Read
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000001 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000001 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000001 TOP_InstructionsRAM_Internals_internalWriteData
b00000000000000000000000000000001 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000001 TOP_CounterModule_Inputs_Common_WriteValue
#129000
0TOP_Control_Clock
#130000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
#130001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
#131000
0TOP_Control_Clock
#132000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
#132001
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_UARTSim_Inputs_Common_WE
1TOP_CounterModule_Inputs_Common_WE
b00000000000000000000000000000001 TOP_CounterModule_NextState_Value
1TOP_NextState_MemReady
#133000
0TOP_Control_Clock
#134000
1TOP_Control_Clock
b00000000000000000000000000000001 TOP_Outputs_Counter
b00000000000000000000000000000001 TOP_Internals_internalModuleReadData
1TOP_Internals_internalMemReady
b00000000000000000000000000000001 TOP_CounterModule_Outputs_ReadValue
b00000000000000000000000000000001 TOP_CounterModule_Outputs_Value
b00000000000000000000000000000001 TOP_CounterModule_State_Value
1TOP_State_MemReady
#134001
b00000000000000000000000000000001 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
#135000
0TOP_Control_Clock
#136000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
#136001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_UARTSim_Inputs_Common_WE
0TOP_CounterModule_Inputs_Common_WE
0TOP_NextState_MemReady
#137000
0TOP_Control_Clock
#138000
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
0TOP_Internals_internalMemReady
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_State_MemReady
#138001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b00000000000100100000001000010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
0TOP_CounterModule_Outputs_IsActive
0TOP_CounterModule_Internals_addressMatch
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
0TOP_CounterModule_Internals_internalIsActive
1TOP_NextState_MemReady
#138002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#139000
0TOP_Control_Clock
#140000
1TOP_Control_Clock
b00000000000100100000001000010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100100000001000010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100100000001000010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#140001
b00000000000100100000001000010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100100000001000010011 TOP_CPU_NextState_Instruction
#141000
0TOP_Control_Clock
#142000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100100000001000010011 TOP_CPU_State_Instruction
#142001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000100100000001000010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00100 TOP_CPU_ID_Outputs_RD
b00100 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000100100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000100000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000100100000001000010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00100 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100100000001000000001 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#142002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#143000
0TOP_Control_Clock
#144000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000001 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#144001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#145000
0TOP_Control_Clock
#146000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#146001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#147000
0TOP_Control_Clock
#148000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#148001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#149000
0TOP_Control_Clock
#150000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#150001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#151000
0TOP_Control_Clock
#152000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#152001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#153000
0TOP_Control_Clock
#154000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#154001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000001010100100000101001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#154002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#155000
0TOP_Control_Clock
#156000
1TOP_Control_Clock
b00000001010100100000101001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
b00000001010100100000101001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000001010100100000101001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#156001
b00000001010100100000101001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000001010100100000101001100011 TOP_CPU_NextState_Instruction
#157000
0TOP_Control_Clock
#158000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000001010100100000101001100011 TOP_CPU_State_Instruction
#158001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000001010100100000101001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RD
b10101 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000010101 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000010101 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000010100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000010100 TOP_CPU_ID_Outputs_BTypeImm
b00000001010100100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000100000100000010100 TOP_CPU_ID_Outputs_JTypeImm
b10101 TOP_CPU_ID_Outputs_SHAMT
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s21 TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s21 TOP_CPU_ID_Outputs_CSRAddressToString
b000000010101 TOP_CPU_ID_Outputs_CSRAddress
b00000001010100100000101001100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000010101 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b10101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10101 TOP_CPU_Regs_Inputs_RS2Addr
b10100 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000001010100100000101000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#158002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#159000
0TOP_Control_Clock
#160000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#160001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#161000
0TOP_Control_Clock
#162000
1TOP_Control_Clock
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000001 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000101 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#162001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#163000
0TOP_Control_Clock
#164000
1TOP_Control_Clock
b00000000000000000000000000000101 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000101 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000101 TOP_CPU_Internals_ALUOp2
b00101 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000101 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000101 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#164001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000101 TOP_CPU_ALU_Inputs_Op2
b00101 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000110 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000110 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000101 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000101 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000101 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000101 TOP_CounterModule_Inputs_Common_WriteValue
#165000
0TOP_Control_Clock
#166000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#166001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#167000
0TOP_Control_Clock
#168000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#168001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#169000
0TOP_Control_Clock
#170000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#170001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#170002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#171000
0TOP_Control_Clock
#172000
1TOP_Control_Clock
b00000000000000000000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#172001
b00000000000000000000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000000000001010010011 TOP_CPU_NextState_Instruction
#173000
0TOP_Control_Clock
#174000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000000000001010010011 TOP_CPU_State_Instruction
#174001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000001010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00101 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
b00000000000000000000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b00101 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000001000000101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#174002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#175000
0TOP_Control_Clock
#176000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#176001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#177000
0TOP_Control_Clock
#178000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#178001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#179000
0TOP_Control_Clock
#180000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#180001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#181000
0TOP_Control_Clock
#182000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#182001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#183000
0TOP_Control_Clock
#184000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#184001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#185000
0TOP_Control_Clock
#186000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#186001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000100101000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#186002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#187000
0TOP_Control_Clock
#188000
1TOP_Control_Clock
b00000000000100101000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100101000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100101000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#188001
b00000000000100101000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100101000001010010011 TOP_CPU_NextState_Instruction
#189000
0TOP_Control_Clock
#190000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100101000001010010011 TOP_CPU_State_Instruction
#190001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000100101000001010010011 TOP_CPU_ID_Inputs_Instruction
b00101 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000100101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000101000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000100101000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00101 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#190002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#191000
0TOP_Control_Clock
#192000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#192001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#193000
0TOP_Control_Clock
#194000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#194001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#195000
0TOP_Control_Clock
#196000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#196001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#197000
0TOP_Control_Clock
#198000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#198001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000001 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#199000
0TOP_Control_Clock
#200000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000001 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#200001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000001 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#201000
0TOP_Control_Clock
#202000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#202001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111010000101000001011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#202002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#203000
0TOP_Control_Clock
#204000
1TOP_Control_Clock
b11111111010000101000001011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
b11111111010000101000001011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111010000101000001011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#204001
b11111111010000101000001011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111010000101000001011100011 TOP_CPU_NextState_Instruction
#205000
0TOP_Control_Clock
#206000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111010000101000001011100011 TOP_CPU_State_Instruction
#206001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111111010000101000001011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RS2
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_BTypeImm
b11111111010000101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100101000011111110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
s4084 TOP_CPU_ID_Outputs_CSRAddressToString
b111111110100 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111111010000101000001011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111110100 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b1111111 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111111010000101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#206002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#207000
0TOP_Control_Clock
#208000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#208001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#209000
0TOP_Control_Clock
#210000
1TOP_Control_Clock
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000001 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#210001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#211000
0TOP_Control_Clock
#212000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000011 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#212001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_WriteValue
#213000
0TOP_Control_Clock
#214000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#214001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#215000
0TOP_Control_Clock
#216000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#216001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000110100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#217000
0TOP_Control_Clock
#218000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000111000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000111000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000110100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#218001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000110100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111100111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#218002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#219000
0TOP_Control_Clock
#220000
1TOP_Control_Clock
b11111111100111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111111100111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111100111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#220001
b11111111100111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111100111111111000001101111 TOP_CPU_NextState_Instruction
#221000
0TOP_Control_Clock
#222000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111100111111111000001101111 TOP_CPU_State_Instruction
#222001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b11111111100111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b11001 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111111100111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_JTypeImm
b11001 TOP_CPU_ID_Outputs_SHAMT
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
s25 TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4089 TOP_CPU_ID_Outputs_CSRAddressToString
b111111111001 TOP_CPU_ID_Outputs_CSRAddress
b11111111100111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111111001 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b11001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b11001 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#223000
0TOP_Control_Clock
#224000
1TOP_Control_Clock
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#224001
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#225000
0TOP_Control_Clock
#226000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#226001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#227000
0TOP_Control_Clock
#228000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#228001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#229000
0TOP_Control_Clock
#230000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#230001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111000 TOP_CPU_NextState_WBData
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#231000
0TOP_Control_Clock
#232000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111000 TOP_CPU_State_WBData
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#232001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#233000
0TOP_Control_Clock
#234000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#234001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000100101000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#235000
0TOP_Control_Clock
#236000
1TOP_Control_Clock
b00000000000100101000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100101000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100101000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#236001
b00000000000100101000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100101000001010010011 TOP_CPU_NextState_Instruction
#237000
0TOP_Control_Clock
#238000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100101000001010010011 TOP_CPU_State_Instruction
#238001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000100101000001010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00101 TOP_CPU_ID_Outputs_RD
b00101 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000100101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000101000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000100101000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00101 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00101 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#238002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#239000
0TOP_Control_Clock
#240000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#240001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#241000
0TOP_Control_Clock
#242000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#242001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#243000
0TOP_Control_Clock
#244000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#244001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#245000
0TOP_Control_Clock
#246000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#246001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#247000
0TOP_Control_Clock
#248000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000010 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#248001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#249000
0TOP_Control_Clock
#250000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#250001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111010000101000001011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#250002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#251000
0TOP_Control_Clock
#252000
1TOP_Control_Clock
b11111111010000101000001011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b11111111010000101000001011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111010000101000001011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#252001
b11111111010000101000001011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111010000101000001011100011 TOP_CPU_NextState_Instruction
#253000
0TOP_Control_Clock
#254000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111010000101000001011100011 TOP_CPU_State_Instruction
#254001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111111010000101000001011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RS2
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_BTypeImm
b11111111010000101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100101000011111110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
s4084 TOP_CPU_ID_Outputs_CSRAddressToString
b111111110100 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111111010000101000001011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111110100 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b1111111 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111111010000101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#254002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#255000
0TOP_Control_Clock
#256000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#256001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#257000
0TOP_Control_Clock
#258000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#258001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#259000
0TOP_Control_Clock
#260000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000011 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#260001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000010000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000101 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_WriteValue
#261000
0TOP_Control_Clock
#262000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#262001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#263000
0TOP_Control_Clock
#264000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#264001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000110100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#265000
0TOP_Control_Clock
#266000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000110100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#266001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000110100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111100111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#266002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#267000
0TOP_Control_Clock
#268000
1TOP_Control_Clock
b11111111100111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111111100111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111100111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#268001
b11111111100111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111100111111111000001101111 TOP_CPU_NextState_Instruction
#269000
0TOP_Control_Clock
#270000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111100111111111000001101111 TOP_CPU_State_Instruction
#270001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b11111111100111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b11001 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111111100111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_JTypeImm
b11001 TOP_CPU_ID_Outputs_SHAMT
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
s25 TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4089 TOP_CPU_ID_Outputs_CSRAddressToString
b111111111001 TOP_CPU_ID_Outputs_CSRAddress
b11111111100111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111111001 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b11001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b11001 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#271000
0TOP_Control_Clock
#272000
1TOP_Control_Clock
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#272001
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#273000
0TOP_Control_Clock
#274000
1TOP_Control_Clock
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000001 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#274001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#275000
0TOP_Control_Clock
#276000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#276001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#277000
0TOP_Control_Clock
#278000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#278001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111000 TOP_CPU_NextState_WBData
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#279000
0TOP_Control_Clock
#280000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111000 TOP_CPU_State_WBData
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#280001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#281000
0TOP_Control_Clock
#282000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#282001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000100101000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#283000
0TOP_Control_Clock
#284000
1TOP_Control_Clock
b00000000000100101000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100101000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100101000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#284001
b00000000000100101000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100101000001010010011 TOP_CPU_NextState_Instruction
#285000
0TOP_Control_Clock
#286000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100101000001010010011 TOP_CPU_State_Instruction
#286001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000100101000001010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00101 TOP_CPU_ID_Outputs_RD
b00101 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000100101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000101000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000100101000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00101 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00101 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#286002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#287000
0TOP_Control_Clock
#288000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#288001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#289000
0TOP_Control_Clock
#290000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#290001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#291000
0TOP_Control_Clock
#292000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#292001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#293000
0TOP_Control_Clock
#294000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#294001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#295000
0TOP_Control_Clock
#296000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000011 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#296001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000011 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#297000
0TOP_Control_Clock
#298000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#298001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111010000101000001011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#298002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#299000
0TOP_Control_Clock
#300000
1TOP_Control_Clock
b11111111010000101000001011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b11111111010000101000001011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111010000101000001011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#300001
b11111111010000101000001011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111010000101000001011100011 TOP_CPU_NextState_Instruction
#301000
0TOP_Control_Clock
#302000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111010000101000001011100011 TOP_CPU_State_Instruction
#302001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111111010000101000001011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RS2
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_BTypeImm
b11111111010000101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100101000011111110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
s4084 TOP_CPU_ID_Outputs_CSRAddressToString
b111111110100 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111111010000101000001011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111110100 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b1111111 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111111010000101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#302002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#303000
0TOP_Control_Clock
#304000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#304001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#305000
0TOP_Control_Clock
#306000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#306001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#307000
0TOP_Control_Clock
#308000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000011 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#308001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000011000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000110 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_WriteValue
#309000
0TOP_Control_Clock
#310000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#310001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#311000
0TOP_Control_Clock
#312000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#312001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#313000
0TOP_Control_Clock
#314000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#314001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000001010111110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#314002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#315000
0TOP_Control_Clock
#316000
1TOP_Control_Clock
b00000000000000001010111110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000001010111110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000001010111110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#316001
b00000000000000001010111110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000001010111110000011 TOP_CPU_NextState_Instruction
#317000
0TOP_Control_Clock
#318000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000001010111110000011 TOP_CPU_State_Instruction
#318001
b000 TOP_Internals_CombinedModuleIsActive
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_Address
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b010 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000011 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000011 TOP_CPU_Internals_CSRWriteData
1TOP_CPU_Internals_MemAddressMisaligned
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000011 TOP_CPU_Internals_internalMemAddress
b00000000000000001010111110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b11111 TOP_CPU_ID_Outputs_RD
b00001 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b010 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000011110 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000001010000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000001010000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sSLTI TOP_CPU_ID_Outputs_OPIMMCodeToString
b010 TOP_CPU_ID_Outputs_OPIMMCode
sSLT TOP_CPU_ID_Outputs_OPCodeToString
b010 TOP_CPU_ID_Outputs_OPCode
s2 TOP_CPU_ID_Outputs_BranchTypeCodeToString
b010 TOP_CPU_ID_Outputs_BranchTypeCode
sLW TOP_CPU_ID_Outputs_LoadTypeCodeToString
b010 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRS TOP_CPU_ID_Outputs_SystemCodeToString
b010 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000000001010111110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b010 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11111 TOP_CPU_Regs_Inputs_RD
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalAddressBits
b11000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b11111111000000000000000000000000 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000011 TOP_UARTSim_Internals_internalAddressBits
b11000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00000000000000000000000000000000 TOP_CounterModule_Outputs_ReadValue
b00000000000000000000000000000011 TOP_CounterModule_Internals_internalAddressBits
b11000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#318002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#319000
0TOP_Control_Clock
#320000
1TOP_Control_Clock
b00000000000000000000000010000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
0TOP_State_MemReady
#320001
b00000000000000000000000010000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
#321000
0TOP_Control_Clock
#322000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_MemAddressMisaligned
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS1
#322001
b010 TOP_Internals_CombinedModuleIsActive
b00000001 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000001 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000001 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11110000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111101 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
b10000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000000001 TOP_CounterModule_Outputs_ReadValue
1TOP_CounterModule_Outputs_IsActive
1TOP_CounterModule_Internals_addressMatch
b10000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_CounterModule_Internals_internalIsActive
#322002
b00000000000000000000000000000001 TOP_CPU_Inputs_MemReadData
#323000
0TOP_Control_Clock
#324000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
#324001
0TOP_CPU_Regs_Inputs_Read
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#325000
0TOP_Control_Clock
#326000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
#326001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
#327000
0TOP_Control_Clock
#328000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
#328001
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#329000
0TOP_Control_Clock
#330000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
1TOP_State_MemReady
#330001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000001 TOP_CPU_NextState_WBData
#331000
0TOP_Control_Clock
#332000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000001 TOP_CPU_State_WBData
#332001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000001 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#333000
0TOP_Control_Clock
#334000
1TOP_Control_Clock
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
0TOP_Internals_internalMemReady
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_State_MemReady
#334001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b00000000000111111000111110010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
0TOP_CounterModule_Outputs_IsActive
0TOP_CounterModule_Internals_addressMatch
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
0TOP_CounterModule_Internals_internalIsActive
1TOP_NextState_MemReady
#334002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#335000
0TOP_Control_Clock
#336000
1TOP_Control_Clock
b00000000000111111000111110010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000111111000111110010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000111111000111110010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#336001
b00000000000111111000111110010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000111111000111110010011 TOP_CPU_NextState_Instruction
#337000
0TOP_Control_Clock
#338000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000111111000111110010011 TOP_CPU_State_Instruction
#338001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000111111000111110010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b11111 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000111111000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000011111000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000111111000111110010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000111111000111100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#338002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#339000
0TOP_Control_Clock
#340000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#340001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#341000
0TOP_Control_Clock
#342000
1TOP_Control_Clock
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000001 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#342001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#343000
0TOP_Control_Clock
#344000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#344001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#345000
0TOP_Control_Clock
#346000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#346001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#347000
0TOP_Control_Clock
#348000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#348001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#349000
0TOP_Control_Clock
#350000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#350001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000001111100001010000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#350002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#351000
0TOP_Control_Clock
#352000
1TOP_Control_Clock
b00000001111100001010000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001111100001010000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000001111100001010000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#352001
b00000001111100001010000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000001111100001010000000100011 TOP_CPU_NextState_Instruction
#353000
0TOP_Control_Clock
#354000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000001111100001010000000100011 TOP_CPU_State_Instruction
#354001
b000 TOP_Internals_CombinedModuleIsActive
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000001 TOP_Internals_ModuleCommon_Address
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000011111000010100000 TOP_Internals_internalModuleReadData
b010 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000001 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000001 TOP_CPU_Internals_CSRWriteData
1TOP_CPU_Internals_MemAddressMisaligned
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000001 TOP_CPU_Internals_internalMemAddress
b00000001111100001010000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b00001 TOP_CPU_ID_Outputs_RS1
b11111 TOP_CPU_ID_Outputs_RS2
b010 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000001111100001010000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000001010100000011110 TOP_CPU_ID_Outputs_JTypeImm
b11111 TOP_CPU_ID_Outputs_SHAMT
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
sSLTI TOP_CPU_ID_Outputs_OPIMMCodeToString
b010 TOP_CPU_ID_Outputs_OPIMMCode
sSLT TOP_CPU_ID_Outputs_OPCodeToString
b010 TOP_CPU_ID_Outputs_OPCode
s2 TOP_CPU_ID_Outputs_BranchTypeCodeToString
b010 TOP_CPU_ID_Outputs_BranchTypeCode
sLW TOP_CPU_ID_Outputs_LoadTypeCodeToString
b010 TOP_CPU_ID_Outputs_LoadTypeCode
s31 TOP_CPU_ID_Outputs_SysTypeCodeToString
b111 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRS TOP_CPU_ID_Outputs_SystemCodeToString
b010 TOP_CPU_ID_Outputs_SystemCode
s31 TOP_CPU_ID_Outputs_CSRAddressToString
b000000011111 TOP_CPU_ID_Outputs_CSRAddress
b00000001111100001010000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000011111 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b010 TOP_CPU_ID_Internals_internalFunct3
b11111 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RS1Addr
b11111 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000001 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00000000000000011111000010100000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000001 TOP_InstructionsRAM_Internals_internalAddressBits
b01000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111100000000 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000001 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00000000000000000000001000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000001 TOP_UARTSim_Internals_internalAddressBits
b01000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000001 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00000000000000000000000000000000 TOP_CounterModule_Outputs_ReadValue
b00000000000000000000000000000001 TOP_CounterModule_Internals_internalAddressBits
b01000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#354002
b00000000000000011111000010100000 TOP_CPU_Inputs_MemReadData
#355000
0TOP_Control_Clock
#356000
1TOP_Control_Clock
b00000000100000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000100000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
0TOP_State_MemReady
#356001
b00000000100000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
#357000
0TOP_Control_Clock
#358000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_MemAddressMisaligned
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS1
#358001
b010 TOP_Internals_CombinedModuleIsActive
b00000001 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000001 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000001 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b100000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
b10000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000000001 TOP_CounterModule_Outputs_ReadValue
1TOP_CounterModule_Outputs_IsActive
1TOP_CounterModule_Internals_addressMatch
b10000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_CounterModule_Internals_internalIsActive
#358002
b00000000000000000000000000000001 TOP_CPU_Inputs_MemReadData
#359000
0TOP_Control_Clock
#360000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000010 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
#360001
0TOP_CPU_Regs_Inputs_Read
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalWriteData
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_WriteValue
#361000
0TOP_Control_Clock
#362000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
#362001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
#363000
0TOP_Control_Clock
#364000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
#364001
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_UARTSim_Inputs_Common_WE
1TOP_CounterModule_Inputs_Common_WE
b00000000000000000000000000000010 TOP_CounterModule_NextState_Value
1TOP_NextState_MemReady
#365000
0TOP_Control_Clock
#366000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_Outputs_Counter
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CounterModule_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Outputs_Value
b00000000000000000000000000000010 TOP_CounterModule_State_Value
1TOP_State_MemReady
#366001
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
#367000
0TOP_Control_Clock
#368000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
#368001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_UARTSim_Inputs_Common_WE
0TOP_CounterModule_Inputs_Common_WE
0TOP_NextState_MemReady
#369000
0TOP_Control_Clock
#370000
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
0TOP_Internals_internalMemReady
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_State_MemReady
#370001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b00000000000100100000001000010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
0TOP_CounterModule_Outputs_IsActive
0TOP_CounterModule_Internals_addressMatch
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
0TOP_CounterModule_Internals_internalIsActive
1TOP_NextState_MemReady
#370002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#371000
0TOP_Control_Clock
#372000
1TOP_Control_Clock
b00000000000100100000001000010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100100000001000010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100100000001000010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#372001
b00000000000100100000001000010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100100000001000010011 TOP_CPU_NextState_Instruction
#373000
0TOP_Control_Clock
#374000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100100000001000010011 TOP_CPU_State_Instruction
#374001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000100100000001000010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00100 TOP_CPU_ID_Outputs_RD
b00100 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000100100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000100000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000100100000001000010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00100 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100100000001000000010 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#374002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#375000
0TOP_Control_Clock
#376000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#376001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#377000
0TOP_Control_Clock
#378000
1TOP_Control_Clock
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000001 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#378001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#379000
0TOP_Control_Clock
#380000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#380001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#381000
0TOP_Control_Clock
#382000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#382001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#383000
0TOP_Control_Clock
#384000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#384001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#385000
0TOP_Control_Clock
#386000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#386001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000001010100100000101001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#386002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#387000
0TOP_Control_Clock
#388000
1TOP_Control_Clock
b00000001010100100000101001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001010100100000101001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000001010100100000101001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#388001
b00000001010100100000101001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000001010100100000101001100011 TOP_CPU_NextState_Instruction
#389000
0TOP_Control_Clock
#390000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000001010100100000101001100011 TOP_CPU_State_Instruction
#390001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000001010100100000101001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RD
b10101 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000010101 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000010101 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000010100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000010100 TOP_CPU_ID_Outputs_BTypeImm
b00000001010100100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000100000100000010100 TOP_CPU_ID_Outputs_JTypeImm
b10101 TOP_CPU_ID_Outputs_SHAMT
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s21 TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s21 TOP_CPU_ID_Outputs_CSRAddressToString
b000000010101 TOP_CPU_ID_Outputs_CSRAddress
b00000001010100100000101001100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000010101 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b10101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10101 TOP_CPU_Regs_Inputs_RS2Addr
b10100 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000001010100100000101000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#390002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#391000
0TOP_Control_Clock
#392000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#392001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#393000
0TOP_Control_Clock
#394000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000101 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#394001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#395000
0TOP_Control_Clock
#396000
1TOP_Control_Clock
b00000000000000000000000000000101 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000101 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000101 TOP_CPU_Internals_ALUOp2
b00101 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000101 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000101 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#396001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000101 TOP_CPU_ALU_Inputs_Op2
b00101 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000111 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000111 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000101 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000101 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000101 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000101 TOP_CounterModule_Inputs_Common_WriteValue
#397000
0TOP_Control_Clock
#398000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#398001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#399000
0TOP_Control_Clock
#400000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#400001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#401000
0TOP_Control_Clock
#402000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#402001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#402002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#403000
0TOP_Control_Clock
#404000
1TOP_Control_Clock
b00000000000000000000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#404001
b00000000000000000000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000000000001010010011 TOP_CPU_NextState_Instruction
#405000
0TOP_Control_Clock
#406000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000000000001010010011 TOP_CPU_State_Instruction
#406001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000001010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00101 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
b00000000000000000000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b00101 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000001000000101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#406002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#407000
0TOP_Control_Clock
#408000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#408001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#409000
0TOP_Control_Clock
#410000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#410001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#411000
0TOP_Control_Clock
#412000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#412001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#413000
0TOP_Control_Clock
#414000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#414001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#415000
0TOP_Control_Clock
#416000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#416001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#417000
0TOP_Control_Clock
#418000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#418001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000100101000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#418002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#419000
0TOP_Control_Clock
#420000
1TOP_Control_Clock
b00000000000100101000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100101000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100101000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#420001
b00000000000100101000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100101000001010010011 TOP_CPU_NextState_Instruction
#421000
0TOP_Control_Clock
#422000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100101000001010010011 TOP_CPU_State_Instruction
#422001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000100101000001010010011 TOP_CPU_ID_Inputs_Instruction
b00101 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000100101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000101000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000100101000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00101 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#422002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#423000
0TOP_Control_Clock
#424000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#424001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#425000
0TOP_Control_Clock
#426000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#426001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#427000
0TOP_Control_Clock
#428000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#428001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#429000
0TOP_Control_Clock
#430000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#430001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000001 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#431000
0TOP_Control_Clock
#432000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000001 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#432001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000001 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#433000
0TOP_Control_Clock
#434000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#434001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111010000101000001011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#434002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#435000
0TOP_Control_Clock
#436000
1TOP_Control_Clock
b11111111010000101000001011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
b11111111010000101000001011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111010000101000001011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#436001
b11111111010000101000001011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111010000101000001011100011 TOP_CPU_NextState_Instruction
#437000
0TOP_Control_Clock
#438000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111010000101000001011100011 TOP_CPU_State_Instruction
#438001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111111010000101000001011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RS2
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_BTypeImm
b11111111010000101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100101000011111110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
s4084 TOP_CPU_ID_Outputs_CSRAddressToString
b111111110100 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111111010000101000001011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111110100 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b1111111 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111111010000101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#438002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#439000
0TOP_Control_Clock
#440000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#440001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#441000
0TOP_Control_Clock
#442000
1TOP_Control_Clock
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000001 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#442001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#443000
0TOP_Control_Clock
#444000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000011 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#444001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_WriteValue
#445000
0TOP_Control_Clock
#446000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#446001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#447000
0TOP_Control_Clock
#448000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#448001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#449000
0TOP_Control_Clock
#450000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#450001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000110100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111100111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#450002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#451000
0TOP_Control_Clock
#452000
1TOP_Control_Clock
b11111111100111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111111100111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111100111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#452001
b11111111100111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111100111111111000001101111 TOP_CPU_NextState_Instruction
#453000
0TOP_Control_Clock
#454000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111100111111111000001101111 TOP_CPU_State_Instruction
#454001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b11111111100111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b11001 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111111100111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_JTypeImm
b11001 TOP_CPU_ID_Outputs_SHAMT
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
s25 TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4089 TOP_CPU_ID_Outputs_CSRAddressToString
b111111111001 TOP_CPU_ID_Outputs_CSRAddress
b11111111100111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111111001 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b11001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b11001 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#455000
0TOP_Control_Clock
#456000
1TOP_Control_Clock
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#456001
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#457000
0TOP_Control_Clock
#458000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#458001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000010000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000101 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#459000
0TOP_Control_Clock
#460000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#460001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#461000
0TOP_Control_Clock
#462000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#462001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111000 TOP_CPU_NextState_WBData
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#463000
0TOP_Control_Clock
#464000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111000 TOP_CPU_State_WBData
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#464001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#465000
0TOP_Control_Clock
#466000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#466001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000100101000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#467000
0TOP_Control_Clock
#468000
1TOP_Control_Clock
b00000000000100101000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100101000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100101000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#468001
b00000000000100101000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100101000001010010011 TOP_CPU_NextState_Instruction
#469000
0TOP_Control_Clock
#470000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100101000001010010011 TOP_CPU_State_Instruction
#470001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000100101000001010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00101 TOP_CPU_ID_Outputs_RD
b00101 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000100101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000101000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000100101000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00101 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00101 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#470002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#471000
0TOP_Control_Clock
#472000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#472001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#473000
0TOP_Control_Clock
#474000
1TOP_Control_Clock
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000001 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#474001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#475000
0TOP_Control_Clock
#476000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#476001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#477000
0TOP_Control_Clock
#478000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#478001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#479000
0TOP_Control_Clock
#480000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000010 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#480001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#481000
0TOP_Control_Clock
#482000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#482001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111010000101000001011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#482002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#483000
0TOP_Control_Clock
#484000
1TOP_Control_Clock
b11111111010000101000001011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b11111111010000101000001011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111010000101000001011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#484001
b11111111010000101000001011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111010000101000001011100011 TOP_CPU_NextState_Instruction
#485000
0TOP_Control_Clock
#486000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111010000101000001011100011 TOP_CPU_State_Instruction
#486001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111111010000101000001011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RS2
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_BTypeImm
b11111111010000101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100101000011111110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
s4084 TOP_CPU_ID_Outputs_CSRAddressToString
b111111110100 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111111010000101000001011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111110100 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b1111111 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111111010000101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#486002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#487000
0TOP_Control_Clock
#488000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#488001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#489000
0TOP_Control_Clock
#490000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#490001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#491000
0TOP_Control_Clock
#492000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000011 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#492001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000010000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000101 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_WriteValue
#493000
0TOP_Control_Clock
#494000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#494001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#495000
0TOP_Control_Clock
#496000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#496001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#497000
0TOP_Control_Clock
#498000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110100 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#498001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000110100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111100111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#498002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#499000
0TOP_Control_Clock
#500000
1TOP_Control_Clock
b11111111100111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111111100111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111100111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#500001
b11111111100111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111100111111111000001101111 TOP_CPU_NextState_Instruction
#501000
0TOP_Control_Clock
#502000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111100111111111000001101111 TOP_CPU_State_Instruction
#502001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b11111111100111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b11001 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111111100111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_JTypeImm
b11001 TOP_CPU_ID_Outputs_SHAMT
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
s25 TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4089 TOP_CPU_ID_Outputs_CSRAddressToString
b111111111001 TOP_CPU_ID_Outputs_CSRAddress
b11111111100111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111111001 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b11001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b11001 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#503000
0TOP_Control_Clock
#504000
1TOP_Control_Clock
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#504001
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#505000
0TOP_Control_Clock
#506000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#506001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#507000
0TOP_Control_Clock
#508000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#508001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#509000
0TOP_Control_Clock
#510000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#510001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111000 TOP_CPU_NextState_WBData
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#511000
0TOP_Control_Clock
#512000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111000 TOP_CPU_State_WBData
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#512001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#513000
0TOP_Control_Clock
#514000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#514001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000100101000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#515000
0TOP_Control_Clock
#516000
1TOP_Control_Clock
b00000000000100101000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100101000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100101000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#516001
b00000000000100101000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100101000001010010011 TOP_CPU_NextState_Instruction
#517000
0TOP_Control_Clock
#518000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100101000001010010011 TOP_CPU_State_Instruction
#518001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000100101000001010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00101 TOP_CPU_ID_Outputs_RD
b00101 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000100101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000101000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000100101000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00101 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00101 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#518002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#519000
0TOP_Control_Clock
#520000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#520001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#521000
0TOP_Control_Clock
#522000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#522001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#523000
0TOP_Control_Clock
#524000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#524001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#525000
0TOP_Control_Clock
#526000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#526001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#527000
0TOP_Control_Clock
#528000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000011 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#528001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000011 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#529000
0TOP_Control_Clock
#530000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#530001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111010000101000001011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#530002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#531000
0TOP_Control_Clock
#532000
1TOP_Control_Clock
b11111111010000101000001011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b11111111010000101000001011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111010000101000001011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#532001
b11111111010000101000001011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111010000101000001011100011 TOP_CPU_NextState_Instruction
#533000
0TOP_Control_Clock
#534000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111010000101000001011100011 TOP_CPU_State_Instruction
#534001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111111010000101000001011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RS2
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_BTypeImm
b11111111010000101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100101000011111110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
s4084 TOP_CPU_ID_Outputs_CSRAddressToString
b111111110100 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111111010000101000001011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111110100 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b1111111 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111111010000101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#534002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#535000
0TOP_Control_Clock
#536000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#536001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#537000
0TOP_Control_Clock
#538000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#538001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#539000
0TOP_Control_Clock
#540000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000011 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#540001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000011000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000110 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_WriteValue
#541000
0TOP_Control_Clock
#542000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#542001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#543000
0TOP_Control_Clock
#544000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#544001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#545000
0TOP_Control_Clock
#546000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b111111111111111111111111111111111111111111111111111111111111111111111111111111000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#546001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000001010111110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#546002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#547000
0TOP_Control_Clock
#548000
1TOP_Control_Clock
b00000000000000001010111110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000001010111110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000001010111110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#548001
b00000000000000001010111110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000001010111110000011 TOP_CPU_NextState_Instruction
#549000
0TOP_Control_Clock
#550000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000001010111110000011 TOP_CPU_State_Instruction
#550001
b000 TOP_Internals_CombinedModuleIsActive
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_Address
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b010 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000011 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000011 TOP_CPU_Internals_CSRWriteData
1TOP_CPU_Internals_MemAddressMisaligned
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000011 TOP_CPU_Internals_internalMemAddress
b00000000000000001010111110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b11111 TOP_CPU_ID_Outputs_RD
b00001 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b010 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000011110 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000001010000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000001010000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sSLTI TOP_CPU_ID_Outputs_OPIMMCodeToString
b010 TOP_CPU_ID_Outputs_OPIMMCode
sSLT TOP_CPU_ID_Outputs_OPCodeToString
b010 TOP_CPU_ID_Outputs_OPCode
s2 TOP_CPU_ID_Outputs_BranchTypeCodeToString
b010 TOP_CPU_ID_Outputs_BranchTypeCode
sLW TOP_CPU_ID_Outputs_LoadTypeCodeToString
b010 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRS TOP_CPU_ID_Outputs_SystemCodeToString
b010 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000000001010111110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b010 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11111 TOP_CPU_Regs_Inputs_RD
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalAddressBits
b11000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b11111111000000000000000000000000 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000011 TOP_UARTSim_Internals_internalAddressBits
b11000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00000000000000000000000000000000 TOP_CounterModule_Outputs_ReadValue
b00000000000000000000000000000011 TOP_CounterModule_Internals_internalAddressBits
b11000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#550002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#551000
0TOP_Control_Clock
#552000
1TOP_Control_Clock
b00000000000000000000000010000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
0TOP_State_MemReady
#552001
b00000000000000000000000010000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
#553000
0TOP_Control_Clock
#554000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_MemAddressMisaligned
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS1
#554001
b010 TOP_Internals_CombinedModuleIsActive
b00000001 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000001 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11110000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111101 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
b10000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000000010 TOP_CounterModule_Outputs_ReadValue
1TOP_CounterModule_Outputs_IsActive
1TOP_CounterModule_Internals_addressMatch
b10000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_CounterModule_Internals_internalIsActive
#554002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#555000
0TOP_Control_Clock
#556000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
#556001
0TOP_CPU_Regs_Inputs_Read
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#557000
0TOP_Control_Clock
#558000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
#558001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
#559000
0TOP_Control_Clock
#560000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
#560001
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#561000
0TOP_Control_Clock
#562000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
1TOP_State_MemReady
#562001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
#563000
0TOP_Control_Clock
#564000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
#564001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#565000
0TOP_Control_Clock
#566000
1TOP_Control_Clock
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
0TOP_Internals_internalMemReady
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_State_MemReady
#566001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b00000000000111111000111110010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
0TOP_CounterModule_Outputs_IsActive
0TOP_CounterModule_Internals_addressMatch
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
0TOP_CounterModule_Internals_internalIsActive
1TOP_NextState_MemReady
#566002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#567000
0TOP_Control_Clock
#568000
1TOP_Control_Clock
b00000000000111111000111110010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000111111000111110010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000111111000111110010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#568001
b00000000000111111000111110010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000111111000111110010011 TOP_CPU_NextState_Instruction
#569000
0TOP_Control_Clock
#570000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000111111000111110010011 TOP_CPU_State_Instruction
#570001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000111111000111110010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b11111 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000111111000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000011111000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000111111000111110010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000111111000111100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#570002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#571000
0TOP_Control_Clock
#572000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#572001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#573000
0TOP_Control_Clock
#574000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#574001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#575000
0TOP_Control_Clock
#576000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#576001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#577000
0TOP_Control_Clock
#578000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#578001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#579000
0TOP_Control_Clock
#580000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000011 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#580001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000011 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#581000
0TOP_Control_Clock
#582000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#582001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000001111100001010000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#582002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#583000
0TOP_Control_Clock
#584000
1TOP_Control_Clock
b00000001111100001010000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000001111100001010000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000001111100001010000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#584001
b00000001111100001010000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000001111100001010000000100011 TOP_CPU_NextState_Instruction
#585000
0TOP_Control_Clock
#586000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000001111100001010000000100011 TOP_CPU_State_Instruction
#586001
b000 TOP_Internals_CombinedModuleIsActive
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000111110000 TOP_Internals_internalModuleReadData
b010 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000010 TOP_CPU_Internals_CSRWriteData
1TOP_CPU_Internals_MemAddressMisaligned
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000001111100001010000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b00001 TOP_CPU_ID_Outputs_RS1
b11111 TOP_CPU_ID_Outputs_RS2
b010 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000001111100001010000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000001010100000011110 TOP_CPU_ID_Outputs_JTypeImm
b11111 TOP_CPU_ID_Outputs_SHAMT
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
sSLTI TOP_CPU_ID_Outputs_OPIMMCodeToString
b010 TOP_CPU_ID_Outputs_OPIMMCode
sSLT TOP_CPU_ID_Outputs_OPCodeToString
b010 TOP_CPU_ID_Outputs_OPCode
s2 TOP_CPU_ID_Outputs_BranchTypeCodeToString
b010 TOP_CPU_ID_Outputs_BranchTypeCode
sLW TOP_CPU_ID_Outputs_LoadTypeCodeToString
b010 TOP_CPU_ID_Outputs_LoadTypeCode
s31 TOP_CPU_ID_Outputs_SysTypeCodeToString
b111 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRS TOP_CPU_ID_Outputs_SystemCodeToString
b010 TOP_CPU_ID_Outputs_SystemCode
s31 TOP_CPU_ID_Outputs_CSRAddressToString
b000000011111 TOP_CPU_ID_Outputs_CSRAddress
b00000001111100001010000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000011111 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b010 TOP_CPU_ID_Internals_internalFunct3
b11111 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RS1Addr
b11111 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00000000000000000000000111110000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00000000000000000000000000000000 TOP_CounterModule_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#586002
b00000000000000000000000111110000 TOP_CPU_Inputs_MemReadData
#587000
0TOP_Control_Clock
#588000
1TOP_Control_Clock
b00000000000000001000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000001000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
0TOP_State_MemReady
#588001
b00000000000000001000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
#589000
0TOP_Control_Clock
#590000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_MemAddressMisaligned
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS1
#590001
b010 TOP_Internals_CombinedModuleIsActive
b00000001 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000001 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b100000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
b10000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000000010 TOP_CounterModule_Outputs_ReadValue
1TOP_CounterModule_Outputs_IsActive
1TOP_CounterModule_Internals_addressMatch
b10000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_CounterModule_Internals_internalIsActive
#590002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#591000
0TOP_Control_Clock
#592000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000011 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
#592001
0TOP_CPU_Regs_Inputs_Read
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11110000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_WriteValue
#593000
0TOP_Control_Clock
#594000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
#594001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
#595000
0TOP_Control_Clock
#596000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
#596001
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_UARTSim_Inputs_Common_WE
1TOP_CounterModule_Inputs_Common_WE
b00000000000000000000000000000011 TOP_CounterModule_NextState_Value
1TOP_NextState_MemReady
#597000
0TOP_Control_Clock
#598000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Outputs_Counter
b00000000000000000000000000000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalMemReady
b00000000000000000000000000000011 TOP_CounterModule_Outputs_ReadValue
b00000000000000000000000000000011 TOP_CounterModule_Outputs_Value
b00000000000000000000000000000011 TOP_CounterModule_State_Value
1TOP_State_MemReady
#598001
b00000000000000000000000000000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
#599000
0TOP_Control_Clock
#600000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
#600001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_UARTSim_Inputs_Common_WE
0TOP_CounterModule_Inputs_Common_WE
0TOP_NextState_MemReady
#601000
0TOP_Control_Clock
#602000
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
0TOP_Internals_internalMemReady
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_State_MemReady
#602001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b00000000000100100000001000010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
0TOP_CounterModule_Outputs_IsActive
0TOP_CounterModule_Internals_addressMatch
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
0TOP_CounterModule_Internals_internalIsActive
1TOP_NextState_MemReady
#602002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#603000
0TOP_Control_Clock
#604000
1TOP_Control_Clock
b00000000000100100000001000010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100100000001000010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100100000001000010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#604001
b00000000000100100000001000010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100100000001000010011 TOP_CPU_NextState_Instruction
#605000
0TOP_Control_Clock
#606000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100100000001000010011 TOP_CPU_State_Instruction
#606001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000100100000001000010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00100 TOP_CPU_ID_Outputs_RD
b00100 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000100100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000100000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000100100000001000010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00100 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100100000001000000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#606002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#607000
0TOP_Control_Clock
#608000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#608001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#609000
0TOP_Control_Clock
#610000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#610001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#611000
0TOP_Control_Clock
#612000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#612001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#613000
0TOP_Control_Clock
#614000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#614001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#615000
0TOP_Control_Clock
#616000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#616001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#617000
0TOP_Control_Clock
#618000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#618001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000001010100100000101001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#618002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#619000
0TOP_Control_Clock
#620000
1TOP_Control_Clock
b00000001010100100000101001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000001010100100000101001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000001010100100000101001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#620001
b00000001010100100000101001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000001010100100000101001100011 TOP_CPU_NextState_Instruction
#621000
0TOP_Control_Clock
#622000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000001010100100000101001100011 TOP_CPU_State_Instruction
#622001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000001010100100000101001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RD
b10101 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000010101 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000010101 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000010100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000010100 TOP_CPU_ID_Outputs_BTypeImm
b00000001010100100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000100000100000010100 TOP_CPU_ID_Outputs_JTypeImm
b10101 TOP_CPU_ID_Outputs_SHAMT
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s21 TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s21 TOP_CPU_ID_Outputs_CSRAddressToString
b000000010101 TOP_CPU_ID_Outputs_CSRAddress
b00000001010100100000101001100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000010101 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b10101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10101 TOP_CPU_Regs_Inputs_RS2Addr
b10100 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000001010100100000101000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#622002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#623000
0TOP_Control_Clock
#624000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#624001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#625000
0TOP_Control_Clock
#626000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000101 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#626001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#627000
0TOP_Control_Clock
#628000
1TOP_Control_Clock
b00000000000000000000000000000101 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000101 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000101 TOP_CPU_Internals_ALUOp2
b00101 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000101 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000101 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#628001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000101 TOP_CPU_ALU_Inputs_Op2
b00101 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001100000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000101 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000101 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000101 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000101 TOP_CounterModule_Inputs_Common_WriteValue
#629000
0TOP_Control_Clock
#630000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#630001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#631000
0TOP_Control_Clock
#632000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#632001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#633000
0TOP_Control_Clock
#634000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#634001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#634002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#635000
0TOP_Control_Clock
#636000
1TOP_Control_Clock
b00000000000000000000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#636001
b00000000000000000000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000000000001010010011 TOP_CPU_NextState_Instruction
#637000
0TOP_Control_Clock
#638000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000000000001010010011 TOP_CPU_State_Instruction
#638001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000001010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00101 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
b00000000000000000000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b00101 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000001000000101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#638002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#639000
0TOP_Control_Clock
#640000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#640001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#641000
0TOP_Control_Clock
#642000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#642001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#643000
0TOP_Control_Clock
#644000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#644001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#645000
0TOP_Control_Clock
#646000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#646001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#647000
0TOP_Control_Clock
#648000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#648001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#649000
0TOP_Control_Clock
#650000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#650001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000100101000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#650002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#651000
0TOP_Control_Clock
#652000
1TOP_Control_Clock
b00000000000100101000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100101000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100101000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#652001
b00000000000100101000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100101000001010010011 TOP_CPU_NextState_Instruction
#653000
0TOP_Control_Clock
#654000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100101000001010010011 TOP_CPU_State_Instruction
#654001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000100101000001010010011 TOP_CPU_ID_Inputs_Instruction
b00101 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000100101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000101000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000100101000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00101 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#654002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#655000
0TOP_Control_Clock
#656000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#656001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#657000
0TOP_Control_Clock
#658000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#658001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#659000
0TOP_Control_Clock
#660000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#660001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#661000
0TOP_Control_Clock
#662000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#662001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000001 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#663000
0TOP_Control_Clock
#664000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000001 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#664001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000001 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#665000
0TOP_Control_Clock
#666000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#666001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111010000101000001011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#666002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#667000
0TOP_Control_Clock
#668000
1TOP_Control_Clock
b11111111010000101000001011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
b11111111010000101000001011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111010000101000001011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#668001
b11111111010000101000001011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111010000101000001011100011 TOP_CPU_NextState_Instruction
#669000
0TOP_Control_Clock
#670000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111010000101000001011100011 TOP_CPU_State_Instruction
#670001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111111010000101000001011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RS2
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_BTypeImm
b11111111010000101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100101000011111110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
s4084 TOP_CPU_ID_Outputs_CSRAddressToString
b111111110100 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111111010000101000001011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111110100 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b1111111 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111111010000101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#670002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#671000
0TOP_Control_Clock
#672000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#672001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#673000
0TOP_Control_Clock
#674000
1TOP_Control_Clock
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000001 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#674001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#675000
0TOP_Control_Clock
#676000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000011 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#676001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_WriteValue
#677000
0TOP_Control_Clock
#678000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#678001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#679000
0TOP_Control_Clock
#680000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#680001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#681000
0TOP_Control_Clock
#682000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#682001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000110100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111100111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#682002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#683000
0TOP_Control_Clock
#684000
1TOP_Control_Clock
b11111111100111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111111100111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111100111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#684001
b11111111100111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111100111111111000001101111 TOP_CPU_NextState_Instruction
#685000
0TOP_Control_Clock
#686000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111100111111111000001101111 TOP_CPU_State_Instruction
#686001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b11111111100111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b11001 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111111100111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_JTypeImm
b11001 TOP_CPU_ID_Outputs_SHAMT
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
s25 TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4089 TOP_CPU_ID_Outputs_CSRAddressToString
b111111111001 TOP_CPU_ID_Outputs_CSRAddress
b11111111100111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111111001 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b11001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b11001 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#687000
0TOP_Control_Clock
#688000
1TOP_Control_Clock
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#688001
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#689000
0TOP_Control_Clock
#690000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#690001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000011000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000110 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#691000
0TOP_Control_Clock
#692000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#692001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#693000
0TOP_Control_Clock
#694000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#694001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111000 TOP_CPU_NextState_WBData
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#695000
0TOP_Control_Clock
#696000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111000 TOP_CPU_State_WBData
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#696001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#697000
0TOP_Control_Clock
#698000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#698001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000100101000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#699000
0TOP_Control_Clock
#700000
1TOP_Control_Clock
b00000000000100101000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100101000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100101000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#700001
b00000000000100101000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100101000001010010011 TOP_CPU_NextState_Instruction
#701000
0TOP_Control_Clock
#702000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100101000001010010011 TOP_CPU_State_Instruction
#702001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000100101000001010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00101 TOP_CPU_ID_Outputs_RD
b00101 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000100101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000101000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000100101000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00101 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00101 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#702002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#703000
0TOP_Control_Clock
#704000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#704001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#705000
0TOP_Control_Clock
#706000
1TOP_Control_Clock
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000001 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#706001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#707000
0TOP_Control_Clock
#708000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#708001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#709000
0TOP_Control_Clock
#710000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#710001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#711000
0TOP_Control_Clock
#712000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000010 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#712001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#713000
0TOP_Control_Clock
#714000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#714001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111010000101000001011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#714002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#715000
0TOP_Control_Clock
#716000
1TOP_Control_Clock
b11111111010000101000001011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b11111111010000101000001011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111010000101000001011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#716001
b11111111010000101000001011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111010000101000001011100011 TOP_CPU_NextState_Instruction
#717000
0TOP_Control_Clock
#718000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111010000101000001011100011 TOP_CPU_State_Instruction
#718001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111111010000101000001011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RS2
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_BTypeImm
b11111111010000101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100101000011111110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
s4084 TOP_CPU_ID_Outputs_CSRAddressToString
b111111110100 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111111010000101000001011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111110100 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b1111111 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111111010000101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#718002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#719000
0TOP_Control_Clock
#720000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#720001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#721000
0TOP_Control_Clock
#722000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#722001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#723000
0TOP_Control_Clock
#724000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000011 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#724001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000010000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000101 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_WriteValue
#725000
0TOP_Control_Clock
#726000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#726001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#727000
0TOP_Control_Clock
#728000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#728001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#729000
0TOP_Control_Clock
#730000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#730001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000110100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111100111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#730002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#731000
0TOP_Control_Clock
#732000
1TOP_Control_Clock
b11111111100111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111111100111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111100111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#732001
b11111111100111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111100111111111000001101111 TOP_CPU_NextState_Instruction
#733000
0TOP_Control_Clock
#734000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111100111111111000001101111 TOP_CPU_State_Instruction
#734001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b11111111100111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b11001 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111111100111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_JTypeImm
b11001 TOP_CPU_ID_Outputs_SHAMT
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
s25 TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4089 TOP_CPU_ID_Outputs_CSRAddressToString
b111111111001 TOP_CPU_ID_Outputs_CSRAddress
b11111111100111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111111001 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b11001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b11001 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#735000
0TOP_Control_Clock
#736000
1TOP_Control_Clock
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#736001
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#737000
0TOP_Control_Clock
#738000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#738001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000011000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000110 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#739000
0TOP_Control_Clock
#740000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#740001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#741000
0TOP_Control_Clock
#742000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#742001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111000 TOP_CPU_NextState_WBData
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#743000
0TOP_Control_Clock
#744000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111000 TOP_CPU_State_WBData
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#744001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#745000
0TOP_Control_Clock
#746000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#746001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000100101000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#747000
0TOP_Control_Clock
#748000
1TOP_Control_Clock
b00000000000100101000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100101000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100101000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#748001
b00000000000100101000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100101000001010010011 TOP_CPU_NextState_Instruction
#749000
0TOP_Control_Clock
#750000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100101000001010010011 TOP_CPU_State_Instruction
#750001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000100101000001010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00101 TOP_CPU_ID_Outputs_RD
b00101 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000100101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000101000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000100101000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00101 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00101 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#750002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#751000
0TOP_Control_Clock
#752000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#752001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#753000
0TOP_Control_Clock
#754000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#754001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#755000
0TOP_Control_Clock
#756000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#756001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#757000
0TOP_Control_Clock
#758000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#758001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#759000
0TOP_Control_Clock
#760000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000011 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#760001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000011 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#761000
0TOP_Control_Clock
#762000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#762001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111010000101000001011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#762002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#763000
0TOP_Control_Clock
#764000
1TOP_Control_Clock
b11111111010000101000001011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b11111111010000101000001011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111010000101000001011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#764001
b11111111010000101000001011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111010000101000001011100011 TOP_CPU_NextState_Instruction
#765000
0TOP_Control_Clock
#766000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111010000101000001011100011 TOP_CPU_State_Instruction
#766001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111111010000101000001011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RS2
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_BTypeImm
b11111111010000101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100101000011111110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
s4084 TOP_CPU_ID_Outputs_CSRAddressToString
b111111110100 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111111010000101000001011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111110100 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b1111111 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111111010000101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#766002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#767000
0TOP_Control_Clock
#768000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#768001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#769000
0TOP_Control_Clock
#770000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#770001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#771000
0TOP_Control_Clock
#772000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000011 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#772001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000011000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000110 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_WriteValue
#773000
0TOP_Control_Clock
#774000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#774001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#775000
0TOP_Control_Clock
#776000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#776001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#777000
0TOP_Control_Clock
#778000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#778001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000001010111110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#778002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#779000
0TOP_Control_Clock
#780000
1TOP_Control_Clock
b00000000000000001010111110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000001010111110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000001010111110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#780001
b00000000000000001010111110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000001010111110000011 TOP_CPU_NextState_Instruction
#781000
0TOP_Control_Clock
#782000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000001010111110000011 TOP_CPU_State_Instruction
#782001
b000 TOP_Internals_CombinedModuleIsActive
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_Address
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b010 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000011 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000011 TOP_CPU_Internals_CSRWriteData
1TOP_CPU_Internals_MemAddressMisaligned
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000011 TOP_CPU_Internals_internalMemAddress
b00000000000000001010111110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b11111 TOP_CPU_ID_Outputs_RD
b00001 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b010 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000011110 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000001010000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000001010000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sSLTI TOP_CPU_ID_Outputs_OPIMMCodeToString
b010 TOP_CPU_ID_Outputs_OPIMMCode
sSLT TOP_CPU_ID_Outputs_OPCodeToString
b010 TOP_CPU_ID_Outputs_OPCode
s2 TOP_CPU_ID_Outputs_BranchTypeCodeToString
b010 TOP_CPU_ID_Outputs_BranchTypeCode
sLW TOP_CPU_ID_Outputs_LoadTypeCodeToString
b010 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRS TOP_CPU_ID_Outputs_SystemCodeToString
b010 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000000001010111110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b010 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11111 TOP_CPU_Regs_Inputs_RD
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalAddressBits
b11000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b11111111000000000000000000000000 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000011 TOP_UARTSim_Internals_internalAddressBits
b11000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00000000000000000000000000000000 TOP_CounterModule_Outputs_ReadValue
b00000000000000000000000000000011 TOP_CounterModule_Internals_internalAddressBits
b11000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#782002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#783000
0TOP_Control_Clock
#784000
1TOP_Control_Clock
b00000000000000000000000010000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
0TOP_State_MemReady
#784001
b00000000000000000000000010000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
#785000
0TOP_Control_Clock
#786000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_MemAddressMisaligned
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS1
#786001
b010 TOP_Internals_CombinedModuleIsActive
b00000001 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000001 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11110000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111101 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
b10000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000000011 TOP_CounterModule_Outputs_ReadValue
1TOP_CounterModule_Outputs_IsActive
1TOP_CounterModule_Internals_addressMatch
b10000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_CounterModule_Internals_internalIsActive
#786002
b00000000000000000000000000000011 TOP_CPU_Inputs_MemReadData
#787000
0TOP_Control_Clock
#788000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
#788001
0TOP_CPU_Regs_Inputs_Read
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#789000
0TOP_Control_Clock
#790000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
#790001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
#791000
0TOP_Control_Clock
#792000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
#792001
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#793000
0TOP_Control_Clock
#794000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
1TOP_State_MemReady
#794001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
#795000
0TOP_Control_Clock
#796000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
#796001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#797000
0TOP_Control_Clock
#798000
1TOP_Control_Clock
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
0TOP_Internals_internalMemReady
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_State_MemReady
#798001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b00000000000111111000111110010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
0TOP_CounterModule_Outputs_IsActive
0TOP_CounterModule_Internals_addressMatch
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
0TOP_CounterModule_Internals_internalIsActive
1TOP_NextState_MemReady
#798002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#799000
0TOP_Control_Clock
#800000
1TOP_Control_Clock
b00000000000111111000111110010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000111111000111110010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000111111000111110010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#800001
b00000000000111111000111110010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000111111000111110010011 TOP_CPU_NextState_Instruction
#801000
0TOP_Control_Clock
#802000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000111111000111110010011 TOP_CPU_State_Instruction
#802001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000111111000111110010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b11111 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000111111000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000011111000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000111111000111110010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000111111000111100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#802002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#803000
0TOP_Control_Clock
#804000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#804001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#805000
0TOP_Control_Clock
#806000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#806001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#807000
0TOP_Control_Clock
#808000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#808001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#809000
0TOP_Control_Clock
#810000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#810001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#811000
0TOP_Control_Clock
#812000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#812001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#813000
0TOP_Control_Clock
#814000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#814001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000001111100001010000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#814002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#815000
0TOP_Control_Clock
#816000
1TOP_Control_Clock
b00000001111100001010000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000100 TOP_CPU_Regs_State_ReadData
b00000001111100001010000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000001111100001010000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#816001
b00000001111100001010000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000001111100001010000000100011 TOP_CPU_NextState_Instruction
#817000
0TOP_Control_Clock
#818000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000001111100001010000000100011 TOP_CPU_State_Instruction
#818001
b000 TOP_Internals_CombinedModuleIsActive
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_Address
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000000001 TOP_Internals_internalModuleReadData
b010 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000011 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Internals_CSRWriteData
1TOP_CPU_Internals_MemAddressMisaligned
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000011 TOP_CPU_Internals_internalMemAddress
b00000001111100001010000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b00001 TOP_CPU_ID_Outputs_RS1
b11111 TOP_CPU_ID_Outputs_RS2
b010 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000001111100001010000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000001010100000011110 TOP_CPU_ID_Outputs_JTypeImm
b11111 TOP_CPU_ID_Outputs_SHAMT
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
sSLTI TOP_CPU_ID_Outputs_OPIMMCodeToString
b010 TOP_CPU_ID_Outputs_OPIMMCode
sSLT TOP_CPU_ID_Outputs_OPCodeToString
b010 TOP_CPU_ID_Outputs_OPCode
s2 TOP_CPU_ID_Outputs_BranchTypeCodeToString
b010 TOP_CPU_ID_Outputs_BranchTypeCode
sLW TOP_CPU_ID_Outputs_LoadTypeCodeToString
b010 TOP_CPU_ID_Outputs_LoadTypeCode
s31 TOP_CPU_ID_Outputs_SysTypeCodeToString
b111 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRS TOP_CPU_ID_Outputs_SystemCodeToString
b010 TOP_CPU_ID_Outputs_SystemCode
s31 TOP_CPU_ID_Outputs_CSRAddressToString
b000000011111 TOP_CPU_ID_Outputs_CSRAddress
b00000001111100001010000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000011111 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b010 TOP_CPU_ID_Internals_internalFunct3
b11111 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RS1Addr
b11111 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00000000000000000000000000000001 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalAddressBits
b11000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b11111111000000000000000000000000 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000011 TOP_UARTSim_Internals_internalAddressBits
b11000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00000000000000000000000000000000 TOP_CounterModule_Outputs_ReadValue
b00000000000000000000000000000011 TOP_CounterModule_Internals_internalAddressBits
b11000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#818002
b00000000000000000000000000000001 TOP_CPU_Inputs_MemReadData
#819000
0TOP_Control_Clock
#820000
1TOP_Control_Clock
b00000000000000000000000010000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
0TOP_State_MemReady
#820001
b00000000000000000000000010000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
#821000
0TOP_Control_Clock
#822000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_MemAddressMisaligned
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000100 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS1
#822001
b010 TOP_Internals_CombinedModuleIsActive
b00000001 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000001 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b100000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
b10000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000000011 TOP_CounterModule_Outputs_ReadValue
1TOP_CounterModule_Outputs_IsActive
1TOP_CounterModule_Internals_addressMatch
b10000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_CounterModule_Internals_internalIsActive
#822002
b00000000000000000000000000000011 TOP_CPU_Inputs_MemReadData
#823000
0TOP_Control_Clock
#824000
1TOP_Control_Clock
b00000000000000000000000000000100 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000100 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000100 TOP_CPU_Internals_ALUOp2
b00100 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000100 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000100 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000100 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
#824001
0TOP_CPU_Regs_Inputs_Read
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000100 TOP_CPU_ALU_Inputs_Op2
b00100 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000100 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000100 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000100 TOP_InstructionsRAM_Internals_internalWriteData
b00000000000000000000000000000100 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000100 TOP_CounterModule_Inputs_Common_WriteValue
#825000
0TOP_Control_Clock
#826000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
#826001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
#827000
0TOP_Control_Clock
#828000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
#828001
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_UARTSim_Inputs_Common_WE
1TOP_CounterModule_Inputs_Common_WE
b00000000000000000000000000000100 TOP_CounterModule_NextState_Value
1TOP_NextState_MemReady
#829000
0TOP_Control_Clock
#830000
1TOP_Control_Clock
b00000000000000000000000000000100 TOP_Outputs_Counter
b00000000000000000000000000000100 TOP_Internals_internalModuleReadData
1TOP_Internals_internalMemReady
b00000000000000000000000000000100 TOP_CounterModule_Outputs_ReadValue
b00000000000000000000000000000100 TOP_CounterModule_Outputs_Value
b00000000000000000000000000000100 TOP_CounterModule_State_Value
1TOP_State_MemReady
#830001
b00000000000000000000000000000100 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
#831000
0TOP_Control_Clock
#832000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
#832001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_UARTSim_Inputs_Common_WE
0TOP_CounterModule_Inputs_Common_WE
0TOP_NextState_MemReady
#833000
0TOP_Control_Clock
#834000
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
0TOP_Internals_internalMemReady
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_State_MemReady
#834001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b00000000000100100000001000010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
0TOP_CounterModule_Outputs_IsActive
0TOP_CounterModule_Internals_addressMatch
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
0TOP_CounterModule_Internals_internalIsActive
1TOP_NextState_MemReady
#834002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#835000
0TOP_Control_Clock
#836000
1TOP_Control_Clock
b00000000000100100000001000010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100100000001000010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100100000001000010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#836001
b00000000000100100000001000010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100100000001000010011 TOP_CPU_NextState_Instruction
#837000
0TOP_Control_Clock
#838000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100100000001000010011 TOP_CPU_State_Instruction
#838001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000100100000001000010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00100 TOP_CPU_ID_Outputs_RD
b00100 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000100100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000100000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000100100000001000010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00100 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100100000001000000100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#838002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#839000
0TOP_Control_Clock
#840000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#840001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#841000
0TOP_Control_Clock
#842000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#842001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#843000
0TOP_Control_Clock
#844000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#844001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#845000
0TOP_Control_Clock
#846000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#846001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#847000
0TOP_Control_Clock
#848000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#848001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#849000
0TOP_Control_Clock
#850000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#850001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000001010100100000101001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#850002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#851000
0TOP_Control_Clock
#852000
1TOP_Control_Clock
b00000001010100100000101001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000100 TOP_CPU_Regs_State_ReadData
b00000001010100100000101001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000001010100100000101001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#852001
b00000001010100100000101001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000001010100100000101001100011 TOP_CPU_NextState_Instruction
#853000
0TOP_Control_Clock
#854000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000001010100100000101001100011 TOP_CPU_State_Instruction
#854001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000001010100100000101001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RD
b10101 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000010101 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000010101 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000010100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000010100 TOP_CPU_ID_Outputs_BTypeImm
b00000001010100100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000100000100000010100 TOP_CPU_ID_Outputs_JTypeImm
b10101 TOP_CPU_ID_Outputs_SHAMT
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s21 TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s21 TOP_CPU_ID_Outputs_CSRAddressToString
b000000010101 TOP_CPU_ID_Outputs_CSRAddress
b00000001010100100000101001100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000010101 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b10101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10101 TOP_CPU_Regs_Inputs_RS2Addr
b10100 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000001010100100000101000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#854002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#855000
0TOP_Control_Clock
#856000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#856001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#857000
0TOP_Control_Clock
#858000
1TOP_Control_Clock
b00000000000000000000000000000100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000101 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000100 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#858001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000100 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000100 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#859000
0TOP_Control_Clock
#860000
1TOP_Control_Clock
b00000000000000000000000000000101 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000101 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000101 TOP_CPU_Internals_ALUOp2
b00101 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000101 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000101 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#860001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000101 TOP_CPU_ALU_Inputs_Op2
b00101 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000001001 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000010000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000001001 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000101 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000101 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000101 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000101 TOP_CounterModule_Inputs_Common_WriteValue
#861000
0TOP_Control_Clock
#862000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#862001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#863000
0TOP_Control_Clock
#864000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#864001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#865000
0TOP_Control_Clock
#866000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#866001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#866002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#867000
0TOP_Control_Clock
#868000
1TOP_Control_Clock
b00000000000000000000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#868001
b00000000000000000000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000000000001010010011 TOP_CPU_NextState_Instruction
#869000
0TOP_Control_Clock
#870000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000000000001010010011 TOP_CPU_State_Instruction
#870001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000001010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00101 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
b00000000000000000000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b00101 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000001000000101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#870002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#871000
0TOP_Control_Clock
#872000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#872001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#873000
0TOP_Control_Clock
#874000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#874001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#875000
0TOP_Control_Clock
#876000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#876001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#877000
0TOP_Control_Clock
#878000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#878001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#879000
0TOP_Control_Clock
#880000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#880001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#881000
0TOP_Control_Clock
#882000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#882001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000100101000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#882002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#883000
0TOP_Control_Clock
#884000
1TOP_Control_Clock
b00000000000100101000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100101000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100101000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#884001
b00000000000100101000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100101000001010010011 TOP_CPU_NextState_Instruction
#885000
0TOP_Control_Clock
#886000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100101000001010010011 TOP_CPU_State_Instruction
#886001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000100101000001010010011 TOP_CPU_ID_Inputs_Instruction
b00101 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000100101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000101000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000100101000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00101 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#886002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#887000
0TOP_Control_Clock
#888000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#888001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#889000
0TOP_Control_Clock
#890000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#890001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#891000
0TOP_Control_Clock
#892000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#892001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#893000
0TOP_Control_Clock
#894000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#894001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000001 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#895000
0TOP_Control_Clock
#896000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000001 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#896001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000001 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#897000
0TOP_Control_Clock
#898000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#898001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111010000101000001011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#898002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#899000
0TOP_Control_Clock
#900000
1TOP_Control_Clock
b11111111010000101000001011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
b11111111010000101000001011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111010000101000001011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#900001
b11111111010000101000001011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111010000101000001011100011 TOP_CPU_NextState_Instruction
#901000
0TOP_Control_Clock
#902000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111010000101000001011100011 TOP_CPU_State_Instruction
#902001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111111010000101000001011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RS2
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_BTypeImm
b11111111010000101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100101000011111110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
s4084 TOP_CPU_ID_Outputs_CSRAddressToString
b111111110100 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111111010000101000001011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111110100 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b1111111 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111111010000101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#902002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#903000
0TOP_Control_Clock
#904000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#904001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#905000
0TOP_Control_Clock
#906000
1TOP_Control_Clock
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000001 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#906001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#907000
0TOP_Control_Clock
#908000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000011 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#908001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_WriteValue
#909000
0TOP_Control_Clock
#910000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#910001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#911000
0TOP_Control_Clock
#912000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#912001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#913000
0TOP_Control_Clock
#914000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110100 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#914001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000110100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111100111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#914002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#915000
0TOP_Control_Clock
#916000
1TOP_Control_Clock
b11111111100111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111111100111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111100111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#916001
b11111111100111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111100111111111000001101111 TOP_CPU_NextState_Instruction
#917000
0TOP_Control_Clock
#918000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111100111111111000001101111 TOP_CPU_State_Instruction
#918001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b11111111100111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b11001 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111111100111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_JTypeImm
b11001 TOP_CPU_ID_Outputs_SHAMT
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
s25 TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4089 TOP_CPU_ID_Outputs_CSRAddressToString
b111111111001 TOP_CPU_ID_Outputs_CSRAddress
b11111111100111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111111001 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b11001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b11001 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#919000
0TOP_Control_Clock
#920000
1TOP_Control_Clock
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#920001
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#921000
0TOP_Control_Clock
#922000
1TOP_Control_Clock
b00000000000000000000000000000100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000100 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#922001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000111 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000100 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#923000
0TOP_Control_Clock
#924000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#924001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#925000
0TOP_Control_Clock
#926000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#926001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111000 TOP_CPU_NextState_WBData
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#927000
0TOP_Control_Clock
#928000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111000 TOP_CPU_State_WBData
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#928001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#929000
0TOP_Control_Clock
#930000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#930001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000100101000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#931000
0TOP_Control_Clock
#932000
1TOP_Control_Clock
b00000000000100101000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100101000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100101000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#932001
b00000000000100101000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100101000001010010011 TOP_CPU_NextState_Instruction
#933000
0TOP_Control_Clock
#934000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100101000001010010011 TOP_CPU_State_Instruction
#934001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000100101000001010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00101 TOP_CPU_ID_Outputs_RD
b00101 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000100101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000101000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000100101000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00101 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00101 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000101 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#934002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#935000
0TOP_Control_Clock
#936000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#936001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#937000
0TOP_Control_Clock
#938000
1TOP_Control_Clock
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000001 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000001 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#938001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#939000
0TOP_Control_Clock
#940000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#940001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#941000
0TOP_Control_Clock
#942000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#942001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#943000
0TOP_Control_Clock
#944000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000010 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#944001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#945000
0TOP_Control_Clock
#946000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#946001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111010000101000001011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#946002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#947000
0TOP_Control_Clock
#948000
1TOP_Control_Clock
b11111111010000101000001011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b11111111010000101000001011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111010000101000001011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#948001
b11111111010000101000001011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111010000101000001011100011 TOP_CPU_NextState_Instruction
#949000
0TOP_Control_Clock
#950000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111010000101000001011100011 TOP_CPU_State_Instruction
#950001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111111010000101000001011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RS2
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_BTypeImm
b11111111010000101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100101000011111110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
s4084 TOP_CPU_ID_Outputs_CSRAddressToString
b111111110100 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111111010000101000001011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111110100 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b1111111 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111111010000101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#950002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#951000
0TOP_Control_Clock
#952000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#952001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#953000
0TOP_Control_Clock
#954000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#954001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#955000
0TOP_Control_Clock
#956000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000011 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#956001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000010000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000101 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_WriteValue
#957000
0TOP_Control_Clock
#958000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#958001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#959000
0TOP_Control_Clock
#960000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#960001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#961000
0TOP_Control_Clock
#962000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#962001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000110100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111100111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#962002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#963000
0TOP_Control_Clock
#964000
1TOP_Control_Clock
b11111111100111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111111100111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111100111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#964001
b11111111100111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111100111111111000001101111 TOP_CPU_NextState_Instruction
#965000
0TOP_Control_Clock
#966000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111100111111111000001101111 TOP_CPU_State_Instruction
#966001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b11111111100111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b11001 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111111100111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_JTypeImm
b11001 TOP_CPU_ID_Outputs_SHAMT
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
s25 TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4089 TOP_CPU_ID_Outputs_CSRAddressToString
b111111111001 TOP_CPU_ID_Outputs_CSRAddress
b11111111100111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111111001 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b11001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b11001 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#967000
0TOP_Control_Clock
#968000
1TOP_Control_Clock
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#968001
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#969000
0TOP_Control_Clock
#970000
1TOP_Control_Clock
b00000000000000000000000000000100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000100 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#970001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000111 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000100 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#971000
0TOP_Control_Clock
#972000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#972001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#973000
0TOP_Control_Clock
#974000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#974001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111000 TOP_CPU_NextState_WBData
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#975000
0TOP_Control_Clock
#976000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111000 TOP_CPU_State_WBData
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#976001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#977000
0TOP_Control_Clock
#978000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#978001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000100101000001010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#979000
0TOP_Control_Clock
#980000
1TOP_Control_Clock
b00000000000100101000001010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100101000001010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100101000001010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#980001
b00000000000100101000001010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100101000001010010011 TOP_CPU_NextState_Instruction
#981000
0TOP_Control_Clock
#982000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100101000001010010011 TOP_CPU_State_Instruction
#982001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000100101000001010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00101 TOP_CPU_ID_Outputs_RD
b00101 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000100101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000101000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000100101000001010010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00101 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00101 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000101 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#982002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#983000
0TOP_Control_Clock
#984000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#984001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#985000
0TOP_Control_Clock
#986000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#986001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#987000
0TOP_Control_Clock
#988000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#988001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#989000
0TOP_Control_Clock
#990000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#990001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#991000
0TOP_Control_Clock
#992000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000011 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#992001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000011 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#993000
0TOP_Control_Clock
#994000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#994001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111111010000101000001011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#994002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#995000
0TOP_Control_Clock
#996000
1TOP_Control_Clock
b11111111010000101000001011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000011 TOP_CPU_Regs_State_ReadData
b11111111010000101000001011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111111010000101000001011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#996001
b11111111010000101000001011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111111010000101000001011100011 TOP_CPU_NextState_Instruction
#997000
0TOP_Control_Clock
#998000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111111010000101000001011100011 TOP_CPU_State_Instruction
#998001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111111010000101000001011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RS2
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111110100 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_BTypeImm
b11111111010000101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100101000011111110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
s4084 TOP_CPU_ID_Outputs_CSRAddressToString
b111111110100 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111111010000101000001011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111110100 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b1111111 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111111010000101000001000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#998002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#999000
0TOP_Control_Clock
#1000000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1000001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1001000
0TOP_Control_Clock
#1002000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1002001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1003000
0TOP_Control_Clock
#1004000
1TOP_Control_Clock
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000011 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000011 TOP_CPU_Internals_ALUOp2
b00011 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000011 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000011 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000011 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1004001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000011 TOP_CPU_ALU_Inputs_Op2
b00011 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000011000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000110 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000011 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_WriteValue
#1005000
0TOP_Control_Clock
#1006000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1006001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1007000
0TOP_Control_Clock
#1008000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1008001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1009000
0TOP_Control_Clock
#1010000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1010001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000001010111110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1010002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#1011000
0TOP_Control_Clock
#1012000
1TOP_Control_Clock
b00000000000000001010111110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000001010111110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000001010111110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1012001
b00000000000000001010111110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000001010111110000011 TOP_CPU_NextState_Instruction
#1013000
0TOP_Control_Clock
#1014000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000001010111110000011 TOP_CPU_State_Instruction
#1014001
b000 TOP_Internals_CombinedModuleIsActive
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000011 TOP_Internals_ModuleCommon_Address
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b010 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000011 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000011 TOP_CPU_Internals_CSRWriteData
1TOP_CPU_Internals_MemAddressMisaligned
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000011 TOP_CPU_Internals_internalMemAddress
b00000000000000001010111110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b11111 TOP_CPU_ID_Outputs_RD
b00001 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b010 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000011110 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000001010000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000001010000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sSLTI TOP_CPU_ID_Outputs_OPIMMCodeToString
b010 TOP_CPU_ID_Outputs_OPIMMCode
sSLT TOP_CPU_ID_Outputs_OPCodeToString
b010 TOP_CPU_ID_Outputs_OPCode
s2 TOP_CPU_ID_Outputs_BranchTypeCodeToString
b010 TOP_CPU_ID_Outputs_BranchTypeCode
sLW TOP_CPU_ID_Outputs_LoadTypeCodeToString
b010 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRS TOP_CPU_ID_Outputs_SystemCodeToString
b010 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000000001010111110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b010 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11111 TOP_CPU_Regs_Inputs_RD
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000011 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000011 TOP_InstructionsRAM_Internals_internalAddressBits
b11000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b11111111000000000000000000000000 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000011 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000011 TOP_UARTSim_Internals_internalAddressBits
b11000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000011 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00000000000000000000000000000000 TOP_CounterModule_Outputs_ReadValue
b00000000000000000000000000000011 TOP_CounterModule_Internals_internalAddressBits
b11000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1014002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1015000
0TOP_Control_Clock
#1016000
1TOP_Control_Clock
b00000000000000000000000010000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
0TOP_State_MemReady
#1016001
b00000000000000000000000010000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
#1017000
0TOP_Control_Clock
#1018000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_MemAddressMisaligned
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS1
#1018001
b010 TOP_Internals_CombinedModuleIsActive
b00000001 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000001 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000100 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11110000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000011 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111101 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
b10000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000000100 TOP_CounterModule_Outputs_ReadValue
1TOP_CounterModule_Outputs_IsActive
1TOP_CounterModule_Internals_addressMatch
b10000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_CounterModule_Internals_internalIsActive
#1018002
b00000000000000000000000000000100 TOP_CPU_Inputs_MemReadData
#1019000
0TOP_Control_Clock
#1020000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
#1020001
0TOP_CPU_Regs_Inputs_Read
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1021000
0TOP_Control_Clock
#1022000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
#1022001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
#1023000
0TOP_Control_Clock
#1024000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
#1024001
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1025000
0TOP_Control_Clock
#1026000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
1TOP_State_MemReady
#1026001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_WBData
#1027000
0TOP_Control_Clock
#1028000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_WBData
#1028001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1029000
0TOP_Control_Clock
#1030000
1TOP_Control_Clock
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
0TOP_Internals_internalMemReady
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_State_MemReady
#1030001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b00000000000111111000111110010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
0TOP_CounterModule_Outputs_IsActive
0TOP_CounterModule_Internals_addressMatch
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
0TOP_CounterModule_Internals_internalIsActive
1TOP_NextState_MemReady
#1030002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#1031000
0TOP_Control_Clock
#1032000
1TOP_Control_Clock
b00000000000111111000111110010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000111111000111110010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000111111000111110010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1032001
b00000000000111111000111110010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000111111000111110010011 TOP_CPU_NextState_Instruction
#1033000
0TOP_Control_Clock
#1034000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000111111000111110010011 TOP_CPU_State_Instruction
#1034001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000111111000111110010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b11111 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000111111000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000011111000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000111111000111110010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000111111000111100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1034002
b00000000000000000000000010010011 TOP_CPU_Inputs_MemReadData
#1035000
0TOP_Control_Clock
#1036000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1036001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1037000
0TOP_Control_Clock
#1038000
1TOP_Control_Clock
b00000000000000000000000000000100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000100 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000100 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1038001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000101 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000100 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1039000
0TOP_Control_Clock
#1040000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1040001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1041000
0TOP_Control_Clock
#1042000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1042001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000000101 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1043000
0TOP_Control_Clock
#1044000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000000101 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1044001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000101 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1045000
0TOP_Control_Clock
#1046000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1046001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000001111100001010000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1046002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#1047000
0TOP_Control_Clock
#1048000
1TOP_Control_Clock
b00000001111100001010000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000101 TOP_CPU_Regs_State_ReadData
b00000001111100001010000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000001111100001010000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1048001
b00000001111100001010000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000001111100001010000000100011 TOP_CPU_NextState_Instruction
#1049000
0TOP_Control_Clock
#1050000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000001111100001010000000100011 TOP_CPU_State_Instruction
#1050001
b000 TOP_Internals_CombinedModuleIsActive
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000100 TOP_Internals_ModuleCommon_Address
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b010 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000100 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000100 TOP_CPU_Internals_CSRWriteData
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000100 TOP_CPU_Internals_internalMemAddress
b00000001111100001010000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b00001 TOP_CPU_ID_Outputs_RS1
b11111 TOP_CPU_ID_Outputs_RS2
b010 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000011111 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000001111100001010000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000001010100000011110 TOP_CPU_ID_Outputs_JTypeImm
b11111 TOP_CPU_ID_Outputs_SHAMT
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
sSLTI TOP_CPU_ID_Outputs_OPIMMCodeToString
b010 TOP_CPU_ID_Outputs_OPIMMCode
sSLT TOP_CPU_ID_Outputs_OPCodeToString
b010 TOP_CPU_ID_Outputs_OPCode
s2 TOP_CPU_ID_Outputs_BranchTypeCodeToString
b010 TOP_CPU_ID_Outputs_BranchTypeCode
sLW TOP_CPU_ID_Outputs_LoadTypeCodeToString
b010 TOP_CPU_ID_Outputs_LoadTypeCode
s31 TOP_CPU_ID_Outputs_SysTypeCodeToString
b111 TOP_CPU_ID_Outputs_SysTypeCode
sCSRRS TOP_CPU_ID_Outputs_SystemCodeToString
b010 TOP_CPU_ID_Outputs_SystemCode
s31 TOP_CPU_ID_Outputs_CSRAddressToString
b000000011111 TOP_CPU_ID_Outputs_CSRAddress
b00000001111100001010000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000011111 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b010 TOP_CPU_ID_Internals_internalFunct3
b11111 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RS1Addr
b11111 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000100 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
b00000000000000000000000000000100 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000001 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000110010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000100 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000000100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000100 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00000000000000000000000000000100 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1051000
0TOP_Control_Clock
#1052000
1TOP_Control_Clock
b00000000000000000000000110010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000110010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000110010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
0TOP_State_MemReady
#1052001
b00000000000000000000000110010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
#1053000
0TOP_Control_Clock
#1054000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000101 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS1
#1054001
b010 TOP_Internals_CombinedModuleIsActive
b00000001 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000001 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000100 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b100000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b10000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Outputs_IsActive
1TOP_CounterModule_Internals_addressMatch
b10000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
1TOP_CounterModule_Internals_internalIsActive
#1054002
b00000000000000000000000000000100 TOP_CPU_Inputs_MemReadData
#1055000
0TOP_Control_Clock
#1056000
1TOP_Control_Clock
b00000000000000000000000000000101 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000101 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000101 TOP_CPU_Internals_ALUOp2
b00101 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000101 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000101 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
#1056001
0TOP_CPU_Regs_Inputs_Read
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000101 TOP_CPU_ALU_Inputs_Op2
b00101 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000101 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b10000000000000000000000000000101 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000101 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000101 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000101 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
b00000000000000000000000000000101 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000101 TOP_CounterModule_Inputs_Common_WriteValue
#1057000
0TOP_Control_Clock
#1058000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
#1058001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
#1059000
0TOP_Control_Clock
#1060000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
#1060001
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_UARTSim_Inputs_Common_WE
1TOP_CounterModule_Inputs_Common_WE
b00000000000000000000000000000101 TOP_CounterModule_NextState_Value
1TOP_NextState_MemReady
#1061000
0TOP_Control_Clock
#1062000
1TOP_Control_Clock
b00000000000000000000000000000101 TOP_Outputs_Counter
b00000000000000000000000000000101 TOP_Internals_internalModuleReadData
1TOP_Internals_internalMemReady
b00000000000000000000000000000101 TOP_CounterModule_Outputs_ReadValue
b00000000000000000000000000000101 TOP_CounterModule_Outputs_Value
b00000000000000000000000000000101 TOP_CounterModule_State_Value
1TOP_State_MemReady
#1062001
b00000000000000000000000000000101 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
#1063000
0TOP_Control_Clock
#1064000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
#1064001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_UARTSim_Inputs_Common_WE
0TOP_CounterModule_Inputs_Common_WE
0TOP_NextState_MemReady
#1065000
0TOP_Control_Clock
#1066000
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
0TOP_Internals_internalMemReady
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_State_MemReady
#1066001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b00000000000100100000001000010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
0TOP_CounterModule_Outputs_IsActive
0TOP_CounterModule_Internals_addressMatch
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
0TOP_CounterModule_Internals_internalIsActive
1TOP_NextState_MemReady
#1066002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#1067000
0TOP_Control_Clock
#1068000
1TOP_Control_Clock
b00000000000100100000001000010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000100100000001000010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000100100000001000010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1068001
b00000000000100100000001000010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000100100000001000010011 TOP_CPU_NextState_Instruction
#1069000
0TOP_Control_Clock
#1070000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
b10000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000100100000001000010011 TOP_CPU_State_Instruction
#1070001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000100100000001000010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b00100 TOP_CPU_ID_Outputs_RD
b00100 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000100100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000100000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000100100000001000010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00100 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b00100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b01111111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1101111111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000100100000001000000101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1070002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#1071000
0TOP_Control_Clock
#1072000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1072001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1073000
0TOP_Control_Clock
#1074000
1TOP_Control_Clock
b00000000000000000000000000000100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000100 TOP_CPU_Regs_Outputs_RS1
b10000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000100 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1074001
b00000000 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000101 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000100 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1075000
0TOP_Control_Clock
#1076000
1TOP_Control_Clock
b10000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b10000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b10000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b10000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1076001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b10000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1077000
0TOP_Control_Clock
#1078000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1078001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1079000
0TOP_Control_Clock
#1080000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1080001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1081000
0TOP_Control_Clock
#1082000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1082001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b10000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b10000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000001010100100000101001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1082002
b10000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
#1083000
0TOP_Control_Clock
#1084000
1TOP_Control_Clock
b00000001010100100000101001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000000101 TOP_CPU_Regs_State_ReadData
b00000001010100100000101001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000001010100100000101001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1084001
b00000001010100100000101001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000001010100100000101001100011 TOP_CPU_NextState_Instruction
#1085000
0TOP_Control_Clock
#1086000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000001010100100000101001100011 TOP_CPU_State_Instruction
#1086001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b10000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b10000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000001010100100000101001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b10100 TOP_CPU_ID_Outputs_RD
b10101 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000010101 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000010101 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000010100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000010100 TOP_CPU_ID_Outputs_BTypeImm
b00000001010100100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000100000100000010100 TOP_CPU_ID_Outputs_JTypeImm
b10101 TOP_CPU_ID_Outputs_SHAMT
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
s21 TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s21 TOP_CPU_ID_Outputs_CSRAddressToString
b000000010101 TOP_CPU_ID_Outputs_CSRAddress
b00000001010100100000101001100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000010101 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b10101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10101 TOP_CPU_Regs_Inputs_RS2Addr
b10100 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b10000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000100 TOP_CPU_ALU_Internals_internalSub
b10000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000001010100100000101000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10000000000000000000000010110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1086002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#1087000
0TOP_Control_Clock
#1088000
1TOP_Control_Clock
b00000000000000000000000010110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000010110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10000000000000000000000010110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1088001
b00000000000000000000000010110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1089000
0TOP_Control_Clock
#1090000
1TOP_Control_Clock
b00000000000000000000000000000101 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000101 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000101 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1090001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000101 TOP_CPU_ALU_Inputs_Op1
b10000000000000000000000000000101 TOP_CPU_ALU_Outputs_ADD
b10000000000000000000000000000101 TOP_CPU_ALU_Outputs_SUB
b10000000000000000000000000000101 TOP_CPU_ALU_Outputs_resOR
b10000000000000000000000000000101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_SHRA
b110000000000000000000000000000101 TOP_CPU_ALU_Internals_internalAdd
b0010000000000000000000000000000101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000101 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1091000
0TOP_Control_Clock
#1092000
1TOP_Control_Clock
b00000000000000000000000000000101 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000101 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000101 TOP_CPU_Internals_ALUOp2
b00101 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000101 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000101 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000101 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1092001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000101 TOP_CPU_ALU_Inputs_Op2
b00101 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000010100000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000001010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000101 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000101 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteValueBits
b10000000000000000000000000000101 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000101 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000000101 TOP_CounterModule_Inputs_Common_WriteValue
#1093000
0TOP_Control_Clock
#1094000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1094001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000010100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1095000
0TOP_Control_Clock
#1096000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000010100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1096001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1097000
0TOP_Control_Clock
#1098000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000111000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000111000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
