$date
	Sun Dec 01 13:50:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! v $end
$var wire 3 " b [2:0] $end
$var reg 8 # a [7:0] $end
$var integer 32 $ seed [31:0] $end
$scope module dut $end
$var wire 8 % a [7:0] $end
$var reg 3 & b [2:0] $end
$var reg 1 ! v $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b0 %
b11010100111000111100010 $
b0 #
bx "
0!
$end
#2
b110 "
b110 &
1!
b1011101 #
b1011101 %
b101110111001111010101111111011 $
#4
b111 "
b111 &
b11111110 #
b11111110 %
b11111111001110110111011100000000 $
#6
b111 "
b111 &
b10111101 #
b10111101 %
b11011110101010010100101100000001 $
#8
b110 "
b110 &
b1100010 #
b1100010 %
b110001011000010001110011001110 $
#10
b101 "
b101 &
b101100 #
b101100 %
b10010110000010001000011011110111 $
#12
b101 "
b101 &
b110101 #
b110101 %
b11010101001011001111011001100 $
#14
b111 "
b111 &
b10111100 #
b10111100 %
b1011110011111001000010101011101 $
#16
b1 "
b1 &
b11 #
b11 %
b10000001110110011000010001111010 $
#18
b100 "
b100 &
b10110 #
b10110 %
b10001011011000110100011110110011 $
#20
b111 "
b111 &
b11100001 #
b11100001 %
b11110000110101111000000101011000 $
#22
b111 "
b111 &
b10011110 #
b10011110 %
b1001111011111000000101101111001 $
#24
b111 "
b111 &
b11111100 #
b11111100 %
b11111110011000110101010011100110 $
#26
b101 "
b101 &
b101011 #
b101011 %
b10101110000001010101000101111 $
#28
b111 "
b111 &
b10111100 #
b10111100 %
b11011110000110111010101010100100 $
#30
b111 "
b111 &
b11011100 #
b11011100 %
b11101110011101011111100101010101 $
#32
b111 "
b111 &
b11010110 #
b11010110 %
b11101011011101101111101000010010 $
#34
b101 "
b101 &
b100110 #
b100110 %
b10010011000010110010101001101011 $
#36
b111 "
b111 &
b11110111 #
b11110111 %
b1111011100000110110011010110000 $
#38
b111 "
b111 &
b11110110 #
b11110110 %
b11111011001000000010101011110001 $
#40
