// Seed: 1069698955
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    output supply0 id_2,
    output tri id_3
    , id_8,
    output supply1 id_4,
    input wire id_5,
    output tri1 id_6
);
  assign id_4 = 1;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output tri  id_0,
    input  tri1 id_1,
    input  tri1 id_2,
    output tri0 id_3
);
  generate
    assign id_3 = 1 % 1;
  endgenerate
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3
  );
endmodule
