{"vcs1":{"timestamp_begin":1769494804.439211038, "rt":0.36, "ut":0.08, "st":0.08}}
{"vcselab":{"timestamp_begin":1769494804.855693092, "rt":0.27, "ut":0.09, "st":0.01}}
{"link":{"timestamp_begin":1769494805.170389297, "rt":0.16, "ut":0.11, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769494804.124047192}
{"VCS_COMP_START_TIME": 1769494804.124047192}
{"VCS_COMP_END_TIME": 1769494805.413217000}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access+all -kdb -lca -timescale=1ns/100ps -o ./build/simv -l ./build/comp.log -f files.f"}
{"vcs1": {"peak_mem": 450952}}
{"vcselab": {"peak_mem": 145808}}
