

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sat Aug  3 21:42:25 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp2_ap_d1_c
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  975948|  975948|  975948|  975948|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_422      |conv_1      |    2073|    2073|    2073|    2073|   none  |
        |grp_dense_out_fu_430   |dense_out   |    2414|    2414|    2414|    2414|   none  |
        |grp_conv_2_fu_442      |conv_2      |  792089|  792089|  792089|  792089|   none  |
        |grp_max_pool_1_fu_454  |max_pool_1  |   18421|   18421|   18421|   18421|   none  |
        |grp_max_pool_2_fu_462  |max_pool_2  |    7393|    7393|    7393|    7393|   none  |
        |grp_flat_fu_470        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    1624|    1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1   |      56|      56|         2|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    2800|    2800|         7|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   10710|   10710|       357|          -|          -|    30|    no    |
        | + FLAT_LOOP  |     350|     350|         7|          -|          -|    50|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    410|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|    119|   17155|  26282|    0|
|Memory           |       90|      -|      96|     30|    0|
|Multiplexer      |        -|      -|       -|    682|    -|
|Register         |        -|      -|     347|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       93|    119|   17598|  27404|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       33|     54|      16|     51|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |cnn_CRTL_BUS_s_axi_U      |cnn_CRTL_BUS_s_axi    |        0|      0|     36|     40|    0|
    |cnn_fadd_32ns_32nbkb_U76  |cnn_fadd_32ns_32nbkb  |        0|      2|    227|    403|    0|
    |cnn_fcmp_32ns_32ndEe_U78  |cnn_fcmp_32ns_32ndEe  |        0|      0|     66|    239|    0|
    |cnn_fmul_32ns_32ncud_U77  |cnn_fmul_32ns_32ncud  |        0|      3|    128|    320|    0|
    |grp_conv_1_fu_422         |conv_1                |        0|     95|  13909|  18671|    0|
    |grp_conv_2_fu_442         |conv_2                |        2|      5|    743|   1570|    0|
    |grp_dense_out_fu_430      |dense_out             |        1|     14|   1493|   3440|    0|
    |grp_flat_fu_470           |flat                  |        0|      0|     84|    244|    0|
    |grp_max_pool_1_fu_454     |max_pool_1            |        0|      0|    239|    695|    0|
    |grp_max_pool_2_fu_462     |max_pool_2            |        0|      0|    230|    660|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                     |                      |        3|    119|  17155|  26282|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv_1_input_0_U   |cnn_conv_1_input_0   |        2|   0|   0|    0|    392|   32|     1|        12544|
    |conv_1_input_1_U   |cnn_conv_1_input_0   |        2|   0|   0|    0|    392|   32|     1|        12544|
    |conv_1_out_U       |cnn_conv_1_out       |        8|   0|   0|    0|   4056|   32|     1|       129792|
    |conv_2_out_U       |cnn_conv_2_out       |        4|   0|   0|    0|   1936|   32|     1|        61952|
    |dense_1_bias_U     |cnn_dense_1_bias     |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_out_U      |cnn_dense_1_out      |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U  |cnn_dense_1_weights  |       64|   0|   0|    0|  20000|   32|     1|       640000|
    |dense_2_bias_U     |cnn_dense_2_bias     |        0|  32|  15|    0|     30|   32|     1|          960|
    |dense_2_out_U      |cnn_dense_2_out      |        0|  64|  15|    0|     30|   32|     1|          960|
    |dense_2_weights_U  |cnn_dense_2_weights  |        4|   0|   0|    0|   1500|   32|     1|        48000|
    |max_pool_1_out_U   |cnn_max_pool_1_out   |        2|   0|   0|    0|   1014|   32|     1|        32448|
    |max_pool_2_out_U   |cnn_max_pool_2_out   |        1|   0|   0|    0|    400|   32|     1|        12800|
    |flat_array_U       |cnn_max_pool_2_out   |        1|   0|   0|    0|    400|   32|     1|        12800|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                     |       90|  96|  30|    0|  30250|  416|    13|       968000|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_3_fu_786_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln14_4_fu_652_p2   |     +    |      0|  0|  21|          15|           6|
    |add_ln14_fu_658_p2     |     +    |      0|  0|  21|          15|          15|
    |add_ln27_fu_599_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_fu_609_p2     |     +    |      0|  0|  14|          10|           1|
    |i_1_fu_621_p2          |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_725_p2          |     +    |      0|  0|  15|           5|           1|
    |i_fu_522_p2            |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_528_p2        |     +    |      0|  0|  14|           5|          10|
    |j_1_fu_584_p2          |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_745_p2          |     +    |      0|  0|  15|           6|           1|
    |j_fu_641_p2            |     +    |      0|  0|  15|           9|           1|
    |sub_ln14_fu_780_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln27_fu_572_p2     |     -    |      0|  0|  14|          10|          10|
    |and_ln19_1_fu_832_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln19_fu_704_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_739_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_635_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_692_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_2_fu_814_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln19_3_fu_820_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_686_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_fu_516_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_578_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln9_1_fu_719_p2   |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln9_fu_615_p2     |   icmp   |      0|  0|  11|           6|           5|
    |or_ln19_1_fu_826_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_698_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0         |  select  |      0|  0|  32|           1|           1|
    |dense_2_out_d0         |  select  |      0|  0|  32|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 410|         229|         123|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  181|         41|    1|         41|
    |conv_1_input_0_address0  |   15|          3|    9|         27|
    |conv_1_input_0_ce0       |   15|          3|    1|          3|
    |conv_1_input_0_ce1       |    9|          2|    1|          2|
    |conv_1_input_1_address0  |   15|          3|    9|         27|
    |conv_1_input_1_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_ce1       |    9|          2|    1|          2|
    |conv_1_out_address0      |   15|          3|   12|         36|
    |conv_1_out_ce0           |   15|          3|    1|          3|
    |conv_1_out_ce1           |    9|          2|    1|          2|
    |conv_1_out_we0           |    9|          2|    1|          2|
    |conv_1_out_we1           |    9|          2|    1|          2|
    |conv_2_out_address0      |   15|          3|   11|         33|
    |conv_2_out_ce0           |   15|          3|    1|          3|
    |conv_2_out_we0           |    9|          2|    1|          2|
    |dense_1_out_address0     |   15|          3|    6|         18|
    |dense_2_out_address0     |   15|          3|    5|         15|
    |dense_2_out_ce0          |   15|          3|    1|          3|
    |flat_array_address0      |   15|          3|    9|         27|
    |flat_array_ce0           |   15|          3|    1|          3|
    |flat_array_we0           |    9|          2|    1|          2|
    |grp_fu_478_p0            |   15|          3|   32|         96|
    |grp_fu_478_p1            |   21|          4|   32|        128|
    |grp_fu_486_p0            |   15|          3|   32|         96|
    |grp_fu_486_p1            |   15|          3|   32|         96|
    |i_0_i5_reg_388           |    9|          2|    5|         10|
    |i_0_i_reg_343            |    9|          2|    6|         12|
    |i_0_reg_310              |    9|          2|    5|         10|
    |ix_in_0_reg_298          |    9|          2|   10|         20|
    |ix_in_1_reg_321          |    9|          2|   10|         20|
    |j_0_i9_reg_411           |    9|          2|    6|         12|
    |j_0_i_reg_366            |    9|          2|    9|         18|
    |j_0_reg_332              |    9|          2|    5|         10|
    |max_pool_1_out_address0  |   15|          3|   10|         30|
    |max_pool_1_out_ce0       |   15|          3|    1|          3|
    |max_pool_1_out_we0       |    9|          2|    1|          2|
    |max_pool_2_out_address0  |   15|          3|    9|         27|
    |max_pool_2_out_ce0       |   15|          3|    1|          3|
    |max_pool_2_out_we0       |    9|          2|    1|          2|
    |phi_mul_reg_377          |    9|          2|   15|         30|
    |sum_0_i8_reg_399         |    9|          2|   32|         64|
    |sum_0_i_reg_354          |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  682|        145|  361|       1009|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln14_4_reg_919                  |  15|   0|   15|          0|
    |add_ln27_reg_882                    |  10|   0|   10|          0|
    |ap_CS_fsm                           |  40|   0|   40|          0|
    |grp_conv_1_fu_422_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_442_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_out_fu_430_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_470_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_454_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_462_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i5_reg_388                      |   5|   0|    5|          0|
    |i_0_i_reg_343                       |   6|   0|    6|          0|
    |i_0_reg_310                         |   5|   0|    5|          0|
    |i_1_reg_895                         |   6|   0|    6|          0|
    |i_2_reg_957                         |   5|   0|    5|          0|
    |i_reg_850                           |   5|   0|    5|          0|
    |ix_in_0_reg_298                     |  10|   0|   10|          0|
    |ix_in_1_reg_321                     |  10|   0|   10|          0|
    |ix_in_reg_855                       |  10|   0|   10|          0|
    |j_0_i9_reg_411                      |   6|   0|    6|          0|
    |j_0_i_reg_366                       |   9|   0|    9|          0|
    |j_0_reg_332                         |   5|   0|    5|          0|
    |j_1_reg_872                         |   5|   0|    5|          0|
    |j_2_reg_976                         |   6|   0|    6|          0|
    |j_reg_914                           |   9|   0|    9|          0|
    |phi_mul_reg_377                     |  15|   0|   15|          0|
    |reg_500                             |  32|   0|   32|          0|
    |reg_511                             |  32|   0|   32|          0|
    |sub_ln27_reg_864                    |   8|   0|   10|          2|
    |sum_0_i8_reg_399                    |  32|   0|   32|          0|
    |sum_0_i_reg_354                     |  32|   0|   32|          0|
    |trunc_ln27_reg_860                  |   1|   0|    1|          0|
    |zext_ln13_3_reg_968                 |   5|   0|   12|          7|
    |zext_ln13_reg_906                   |   6|   0|   15|          9|
    |zext_ln14_4_reg_962                 |   5|   0|   64|         59|
    |zext_ln14_reg_900                   |   6|   0|   64|         58|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 347|   0|  482|        135|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

