# Reading G:/software/FPGA13.1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do clock_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying G:\software\FPGA13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied G:\software\FPGA13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+G:/software/FPGA13.1/FPGA13.1_example/CLOCK {G:/software/FPGA13.1/FPGA13.1_example/CLOCK/clock.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# vlog -vlog01compat -work work +incdir+G:/software/FPGA13.1/FPGA13.1_example/CLOCK {G:/software/FPGA13.1/FPGA13.1_example/CLOCK/time_devide_timer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module time_devide_timer
# 
# Top level modules:
# 	time_devide_timer
# vlog -vlog01compat -work work +incdir+G:/software/FPGA13.1/FPGA13.1_example/CLOCK {G:/software/FPGA13.1/FPGA13.1_example/CLOCK/digital_show.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module digital_show
# 
# Top level modules:
# 	digital_show
# vlog -vlog01compat -work work +incdir+G:/software/FPGA13.1/FPGA13.1_example/CLOCK {G:/software/FPGA13.1/FPGA13.1_example/CLOCK/eliminate_jitters.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module eliminate_jitters
# 
# Top level modules:
# 	eliminate_jitters
# vlog -vlog01compat -work work +incdir+G:/software/FPGA13.1/FPGA13.1_example/CLOCK {G:/software/FPGA13.1/FPGA13.1_example/CLOCK/key_time.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module key_time
# 
# Top level modules:
# 	key_time
# vlog -vlog01compat -work work +incdir+G:/software/FPGA13.1/FPGA13.1_example/CLOCK {G:/software/FPGA13.1/FPGA13.1_example/CLOCK/data_show.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module data_show
# 
# Top level modules:
# 	data_show
# 
# vlog -vlog01compat -work work +incdir+G:/software/FPGA13.1/FPGA13.1_example/CLOCK/simulation/modelsim {G:/software/FPGA13.1/FPGA13.1_example/CLOCK/simulation/modelsim/clock.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock_vlg_tst
# 
# Top level modules:
# 	clock_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  clock_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps clock_vlg_tst 
# Loading work.clock_vlg_tst
# Loading work.clock
# Loading work.eliminate_jitters
# Loading work.time_devide_timer
# Loading work.key_time
# Loading work.digital_show
# Loading work.data_show
# ** Warning: (vsim-3017) G:/software/FPGA13.1/FPGA13.1_example/CLOCK/clock.v(37): [TFMPC] - Too few port connections. Expected 5, found 4.
# 
#         Region: /clock_vlg_tst/i1/u1
# ** Warning: (vsim-3722) G:/software/FPGA13.1/FPGA13.1_example/CLOCK/clock.v(37): [TFMPC] - Missing connection for port 'clk_5KHz'.
# 
# ** Warning: (vsim-3017) G:/software/FPGA13.1/FPGA13.1_example/CLOCK/clock.v(45): [TFMPC] - Too few port connections. Expected 5, found 4.
# 
#         Region: /clock_vlg_tst/i1/u2
# ** Warning: (vsim-3722) G:/software/FPGA13.1/FPGA13.1_example/CLOCK/clock.v(45): [TFMPC] - Missing connection for port 'clk_5KHz'.
# 
# ** Warning: (vsim-3017) G:/software/FPGA13.1/FPGA13.1_example/CLOCK/clock.v(53): [TFMPC] - Too few port connections. Expected 5, found 4.
# 
#         Region: /clock_vlg_tst/i1/u3
# ** Warning: (vsim-3722) G:/software/FPGA13.1/FPGA13.1_example/CLOCK/clock.v(53): [TFMPC] - Missing connection for port 'clk_5KHz'.
# 
# ** Warning: (vsim-3017) G:/software/FPGA13.1/FPGA13.1_example/CLOCK/clock.v(60): [TFMPC] - Too few port connections. Expected 5, found 4.
# 
#         Region: /clock_vlg_tst/i1/u4
# ** Warning: (vsim-3722) G:/software/FPGA13.1/FPGA13.1_example/CLOCK/clock.v(60): [TFMPC] - Missing connection for port 'clk_5KHz'.
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 sec
# Running testbench
# Break key hit 
# Break in Module clock_vlg_tst in file G:/software/FPGA13.1/FPGA13.1_example/CLOCK/simulation/modelsim/clock.vt
